
---------- Begin Simulation Statistics ----------
final_tick                               2542216851500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229944                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   229942                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.26                       # Real time elapsed on the host
host_tick_rate                              668692543                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197603                       # Number of instructions simulated
sim_ops                                       4197603                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012207                       # Number of seconds simulated
sim_ticks                                 12207006500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.796106                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  380545                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               813198                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2718                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122184                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            891760                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39884                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279076                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239192                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1104424                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72687                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32504                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197603                       # Number of instructions committed
system.cpu.committedOps                       4197603                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.812932                       # CPI: cycles per instruction
system.cpu.discardedOps                        314288                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   622664                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1481665                       # DTB hits
system.cpu.dtb.data_misses                       8861                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   420293                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       877071                       # DTB read hits
system.cpu.dtb.read_misses                       7870                       # DTB read misses
system.cpu.dtb.write_accesses                  202371                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604594                       # DTB write hits
system.cpu.dtb.write_misses                       991                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18209                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3704610                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1175700                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           692912                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17104241                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172030                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1012026                       # ITB accesses
system.cpu.itb.fetch_acv                          582                       # ITB acv
system.cpu.itb.fetch_hits                     1004981                       # ITB hits
system.cpu.itb.fetch_misses                      7045                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4233     69.40%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.05% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.16% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6099                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14443                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5148                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4862                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11256209000     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9679500      0.08%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19477500      0.16%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               925879000      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12211245000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898701                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944444                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8190870500     67.08%     67.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4020374500     32.92%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24400380                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85423      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542348     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839717     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592840     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197603                       # Class of committed instruction
system.cpu.quiesceCycles                        13633                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7296139                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318796                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22852457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22852457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22852457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22852457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117192.087179                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117192.087179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117192.087179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117192.087179                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13091489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13091489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13091489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13091489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67135.841026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67135.841026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67135.841026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67135.841026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22502960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22502960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117202.916667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117202.916667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12891992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12891992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67145.791667                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67145.791667                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.277363                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539715349000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.277363                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204835                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204835                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131139                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34897                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89109                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28981                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28981                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89699                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41335                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11439488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11439488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18173177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160430                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002743                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052298                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159990     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160430                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837835035                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378294000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475649000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5736512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10236352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5736512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5736512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34897                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469936016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368627640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838563656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469936016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469936016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182961154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182961154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182961154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469936016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368627640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021524810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000160914750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7487                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414657                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114313                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159943                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123782                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159943                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123782                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10603                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2066                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5827                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2048456500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4848581500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13716.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32466.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82229                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159943                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123782                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.554511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.297812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.775858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35171     42.29%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24680     29.68%     71.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10250     12.33%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4750      5.71%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2432      2.92%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1530      1.84%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          923      1.11%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          596      0.72%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2826      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83158                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.944971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.325832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.850636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1334     17.82%     17.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5666     75.68%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           303      4.05%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.14%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.48%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.25%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.13%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           15      0.20%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7487                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.756251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6643     88.73%     88.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.28%     90.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              513      6.85%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.34%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               54      0.72%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7487                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9557760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  678592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7787968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10236352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7922048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12207001500                       # Total gap between requests
system.mem_ctrls.avgGap                      43024.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5091904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7787968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417129621.418650031090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365843665.275348246098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637991632.100793957710                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123782                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2586725000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2261856500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299819724500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28859.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32169.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2422159.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319086600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169571985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569707740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314948700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     963140880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5341374810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189491040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7867321755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.492305                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    440952000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11358634500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274754340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146012625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496579860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320257440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     963140880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5265702750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        253214880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7719662775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.396057                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    603708500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11195878000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12199806500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1726350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1726350                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1726350                       # number of overall hits
system.cpu.icache.overall_hits::total         1726350                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89700                       # number of overall misses
system.cpu.icache.overall_misses::total         89700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5520096500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5520096500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5520096500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5520096500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1816050                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1816050                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1816050                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1816050                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049393                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049393                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049393                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049393                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61539.537347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61539.537347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61539.537347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61539.537347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89109                       # number of writebacks
system.cpu.icache.writebacks::total             89109                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5430397500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5430397500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5430397500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5430397500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049393                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049393                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049393                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049393                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60539.548495                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60539.548495                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60539.548495                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60539.548495                       # average overall mshr miss latency
system.cpu.icache.replacements                  89109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1726350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1726350                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5520096500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5520096500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1816050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1816050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049393                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049393                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61539.537347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61539.537347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5430397500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5430397500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60539.548495                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60539.548495                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.857571                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1776938                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89187                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.923733                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.857571                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3721799                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3721799                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1338275                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1338275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1338275                       # number of overall hits
system.cpu.dcache.overall_hits::total         1338275                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106003                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106003                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106003                       # number of overall misses
system.cpu.dcache.overall_misses::total        106003                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6794897000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6794897000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6794897000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6794897000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1444278                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1444278                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1444278                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1444278                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073395                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073395                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073395                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073395                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64100.987708                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64100.987708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64100.987708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64100.987708                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34721                       # number of writebacks
system.cpu.dcache.writebacks::total             34721                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36555                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36555                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36555                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36555                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4425002500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4425002500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4425002500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4425002500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048085                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048085                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048085                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048085                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63716.773701                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63716.773701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63716.773701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63716.773701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69286                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       807103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          807103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3324001500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3324001500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67052.659714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67052.659714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704900000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704900000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66863.598161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66863.598161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3470895500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3470895500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61507.983342                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61507.983342                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28994                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28994                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720102500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720102500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59326.153687                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59326.153687                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62258000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62258000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078656                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078656                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70747.727273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70747.727273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61378000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61378000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078656                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078656                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69747.727273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69747.727273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542216851500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.377429                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399911                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69286                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.204818                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.377429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3003486                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3003486                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548983402500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1063183                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                  1063162                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.85                       # Real time elapsed on the host
host_tick_rate                              763507845                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6214967                       # Number of instructions simulated
sim_ops                                       6214967                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004463                       # Number of seconds simulated
sim_ticks                                  4463282000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.818301                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   99740                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               278461                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                893                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34804                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            285226                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              15011                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          128823                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           113812                       # Number of indirect misses.
system.cpu.branchPred.lookups                  362444                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30064                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13592                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1278139                       # Number of instructions committed
system.cpu.committedOps                       1278139                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.923023                       # CPI: cycles per instruction
system.cpu.discardedOps                         94443                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57853                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       423177                       # DTB hits
system.cpu.dtb.data_misses                       1690                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37346                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       256311                       # DTB read hits
system.cpu.dtb.read_misses                       1409                       # DTB read misses
system.cpu.dtb.write_accesses                   20507                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166866                       # DTB write hits
system.cpu.dtb.write_misses                       281                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 735                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1098948                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            325445                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           189036                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6650254                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.144446                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  162409                       # ITB accesses
system.cpu.itb.fetch_acv                           96                       # ITB acv
system.cpu.itb.fetch_hits                      160835                       # ITB hits
system.cpu.itb.fetch_misses                      1574                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.33%      4.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3000     79.62%     84.16% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.81%     86.97% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     87.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.02% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.16%     93.18% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.19%     94.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.49%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3768                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5473                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1327     40.71%     40.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1905     58.44%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3260                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1326     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1326     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2680                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2948776500     66.02%     66.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                39800000      0.89%     66.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6810500      0.15%     67.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1470771000     32.93%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4466158000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999246                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.696063                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.822086                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 207                      
system.cpu.kern.mode_good::user                   207                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 207                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.524051                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.687708                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3929170500     87.98%     87.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            536987500     12.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8848586                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21471      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804249     62.92%     64.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2353      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251483     19.68%     84.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165673     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30668      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1278139                       # Class of committed instruction
system.cpu.quiesceCycles                        77978                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2198332                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2206895663                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2206895663                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2206895663                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2206895663                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118237.110260                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118237.110260                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118237.110260                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118237.110260                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            91                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    18.200000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1272582200                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1272582200                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1272582200                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1272582200                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68180.133941                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68180.133941                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68180.133941                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68180.133941                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4781481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4781481                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116621.487805                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116621.487805                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2731481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2731481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66621.487805                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66621.487805                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2202114182                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2202114182                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118240.666989                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118240.666989                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1269850719                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1269850719                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68183.565238                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68183.565238                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51749                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27430                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42695                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6239                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6461                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6461                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42696                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8584                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       128087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       128087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        45014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1192000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1192000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5465024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5465024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1523712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1525199                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8182223                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               42                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77259                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001437                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037877                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77148     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     111      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77259                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1504500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           440221552                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             223482                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82504500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          226790000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2732544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         960128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3692736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2732544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2732544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1755520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1755520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27430                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27430                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         612227504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         215117037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide          14339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             827358881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    612227504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        612227504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      393324912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            393324912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      393324912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        612227504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        215117037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide         14339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1220683793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000091550750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4258                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4258                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157546                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57699                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      70087                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70087                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2902                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   764                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3350                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    860739250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  273985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1888183000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15707.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34457.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39027                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49040                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57699                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70087                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    359                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.365936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.685686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.034865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14665     40.68%     40.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10810     29.99%     70.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4568     12.67%     83.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2016      5.59%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1073      2.98%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          570      1.58%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          380      1.05%     94.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          260      0.72%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1708      4.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36050                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.868483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.868366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.356435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1175     27.60%     27.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              27      0.63%     28.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            107      2.51%     30.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           432     10.15%     40.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2068     48.57%     89.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           297      6.98%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            69      1.62%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            26      0.61%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            23      0.54%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            11      0.26%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            10      0.23%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             3      0.07%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4258                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.279709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.260791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.835813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3659     85.93%     85.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              241      5.66%     91.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              231      5.43%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               78      1.83%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.63%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.14%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.07%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.21%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4258                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3507008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  185728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4436416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3692736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4485568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       993.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    827.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1004.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4463282000                       # Total gap between requests
system.mem_ctrls.avgGap                      34927.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2550080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       956864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide           64                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4436416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 571346376.948622107506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 214385736.773970365524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 14339.223916391571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 993980662.660347342491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70087                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1356775000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    531375500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113242533500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31777.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35420.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1615742.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            146919780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78066945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           221211480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          189423360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     352188720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1946780850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         76115520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3010706655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.549951                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    180955750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    148980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4137538750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            110734260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58837680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           170446080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172755900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     352188720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1917909210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        100398720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2883270570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.997849                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    244582250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    148980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4073834750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               114500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97260663                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              788500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              539000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6725751000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       480094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           480094                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       480094                       # number of overall hits
system.cpu.icache.overall_hits::total          480094                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42696                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42696                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42696                       # number of overall misses
system.cpu.icache.overall_misses::total         42696                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2784790000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2784790000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2784790000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2784790000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       522790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       522790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       522790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       522790                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081670                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081670                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081670                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081670                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65223.674349                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65223.674349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65223.674349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65223.674349                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42695                       # number of writebacks
system.cpu.icache.writebacks::total             42695                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42696                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42696                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42696                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42696                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2742094000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2742094000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2742094000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2742094000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081670                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081670                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081670                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081670                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64223.674349                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64223.674349                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64223.674349                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64223.674349                       # average overall mshr miss latency
system.cpu.icache.replacements                  42695                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       480094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          480094                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42696                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42696                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2784790000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2784790000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       522790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       522790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65223.674349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65223.674349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2742094000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2742094000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081670                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081670                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64223.674349                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64223.674349                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997421                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              571833                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42695                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.393442                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1088276                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1088276                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       386368                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           386368                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       386368                       # number of overall hits
system.cpu.dcache.overall_hits::total          386368                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21954                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21954                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21954                       # number of overall misses
system.cpu.dcache.overall_misses::total         21954                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1455494000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1455494000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1455494000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1455494000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       408322                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       408322                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       408322                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       408322                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053766                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053766                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053766                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66297.440102                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66297.440102                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66297.440102                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66297.440102                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8806                       # number of writebacks
system.cpu.dcache.writebacks::total              8806                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7253                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7253                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14701                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14701                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14701                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14701                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    986302500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    986302500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    986302500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    986302500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91336000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91336000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036003                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67090.844160                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67090.844160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67090.844160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67090.844160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102624.719101                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102624.719101                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  15004                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       238907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          238907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    691877500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    691877500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       248530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       248530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038720                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038720                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71898.316533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71898.316533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1385                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1385                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    596546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    596546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91336000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91336000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72413.996116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72413.996116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194746.268657                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194746.268657                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147461                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147461                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    763616500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    763616500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61926.567188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61926.567188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5868                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5868                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    389756000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    389756000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040446                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040446                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60305.740368                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60305.740368                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5010                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5010                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          308                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          308                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23530500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23530500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76397.727273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76397.727273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          307                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          307                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23166500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23166500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057728                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057728                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75460.912052                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75460.912052                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5199                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5199                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5199                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5199                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6766551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              367935                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.522461                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          652                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            852682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           852682                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2934574359000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 313568                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   313568                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.52                       # Real time elapsed on the host
host_tick_rate                              217783589                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   555179230                       # Number of instructions simulated
sim_ops                                     555179230                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.385591                       # Number of seconds simulated
sim_ticks                                385590956500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             24.330031                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                37368175                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            153588686                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2447                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4025530                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         162683286                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12534596                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        84348731                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         71814135                       # Number of indirect misses.
system.cpu.branchPred.lookups               177657097                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6266460                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       135458                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   548964263                       # Number of instructions committed
system.cpu.committedOps                     548964263                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.404356                       # CPI: cycles per instruction
system.cpu.discardedOps                      30472375                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                193927677                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    197117729                       # DTB hits
system.cpu.dtb.data_misses                       2866                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                129274321                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    131035115                       # DTB read hits
system.cpu.dtb.read_misses                       1265                       # DTB read misses
system.cpu.dtb.write_accesses                64653356                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    66082614                       # DTB write hits
system.cpu.dtb.write_misses                      1601                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1833                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          335338450                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         151673169                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         76743943                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89347107                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.712070                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               172956512                       # ITB accesses
system.cpu.itb.fetch_acv                          159                       # ITB acv
system.cpu.itb.fetch_hits                   172956269                       # ITB hits
system.cpu.itb.fetch_misses                       243                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    31      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15788      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                    1058      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2443      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1242      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             6093641     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                6114204                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    6116788                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      159                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6688     35.80%     35.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      53      0.28%     36.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     395      2.11%     38.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11543     61.80%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18679                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6687     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       53      0.38%     48.76% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      395      2.86%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6688     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13823                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             376796854000     97.72%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               106755500      0.03%     97.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               430028000      0.11%     97.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8254764500      2.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         385588402000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.579399                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.740029                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2375                      
system.cpu.kern.mode_good::user                  2373                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              2473                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2373                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.960372                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.979579                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        34854020000      9.04%      9.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         350691852000     90.95%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             41440000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       31                       # number of times the context was actually changed
system.cpu.numCycles                        770941506                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       159                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25219179      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               305910604     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15367      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1469      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              145519330     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              66081364     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               732      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              710      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              6215500      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                548964263                       # Class of committed instruction
system.cpu.quiesceCycles                       240407                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       681594399                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  5181440                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 631                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        634                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          151                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       798168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1596025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        81127                       # number of demand (read+write) misses
system.iocache.demand_misses::total             81127                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        81127                       # number of overall misses
system.iocache.overall_misses::total            81127                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   9561301181                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   9561301181                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   9561301181                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   9561301181                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        81127                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           81127                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        81127                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          81127                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117855.968802                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117855.968802                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117855.968802                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117855.968802                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           258                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   12                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          80960                       # number of writebacks
system.iocache.writebacks::total                80960                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        81127                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        81127                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        81127                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        81127                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5500364696                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5500364696                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5500364696                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5500364696                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67799.434171                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67799.434171                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67799.434171                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67799.434171                       # average overall mshr miss latency
system.iocache.replacements                     81127                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          167                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              167                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     21283447                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     21283447                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          167                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            167                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 127445.790419                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 127445.790419                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          167                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     12933447                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     12933447                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 77445.790419                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77445.790419                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        80960                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        80960                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   9540017734                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   9540017734                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        80960                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        80960                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117836.187426                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117836.187426                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        80960                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        80960                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5487431249                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5487431249                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67779.536178                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67779.536178                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  81143                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                81143                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               730143                       # Number of tag accesses
system.iocache.tags.data_accesses              730143                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 541                       # Transaction distribution
system.membus.trans_dist::ReadResp             585340                       # Transaction distribution
system.membus.trans_dist::WriteReq               1307                       # Transaction distribution
system.membus.trans_dist::WriteResp              1307                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       384969                       # Transaction distribution
system.membus.trans_dist::WritebackClean       264681                       # Transaction distribution
system.membus.trans_dist::CleanEvict           148205                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq            132096                       # Transaction distribution
system.membus.trans_dist::ReadExResp           132096                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         264681                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        320120                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         80960                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       162271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       162271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       794043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       794043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1356152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1359850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2316164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5182528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5182528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     33879168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     33879168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6039                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     48387584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     48393623                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87455319                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              150                       # Total snoops (count)
system.membus.snoopTraffic                       9600                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            799715                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000189                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013740                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  799564     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     151      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              799715                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3763000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4280134068                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             894447                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2435149499                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1412327500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       16939584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28931008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45871680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     16939584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16939584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24638016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24638016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          264681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          452047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              716745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       384969                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             384969                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          43931487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          75030307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             118964616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     43931487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43931487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       63896768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63896768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       63896768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         43931487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         75030307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            182861384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    648289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    251317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    440176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000590498750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39101                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39101                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2003114                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             611582                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      716746                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     649650                       # Number of write requests accepted
system.mem_ctrls.readBursts                    716746                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   649650                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1361                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             40245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            50435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            71503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            48911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            57922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             46081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            45400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            51242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32543                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10661127500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3457550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23626940000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15417.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34167.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       303                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   406891                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  443533                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                716746                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               649650                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  628237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    979                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       489375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.216732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.682975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.852950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       252385     51.57%     51.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       141139     28.84%     80.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42981      8.78%     89.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17763      3.63%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8692      1.78%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4976      1.02%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3011      0.62%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2240      0.46%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16188      3.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       489375                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.685200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.571630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4772     12.20%     12.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4117     10.53%     22.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         23590     60.33%     83.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4467     11.42%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1602      4.10%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           407      1.04%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            97      0.25%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            26      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            11      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39101                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.579883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.494863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.674268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         38487     98.43%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           456      1.17%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            41      0.10%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            17      0.04%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            27      0.07%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             6      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             7      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             6      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             6      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             5      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             5      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             7      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39101                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               44256640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1615104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41490560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45871744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41577600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       114.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    118.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  385590953500                       # Total gap between requests
system.mem_ctrls.avgGap                     282195.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16084288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28171264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41490560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 41713343.450781889260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 73059970.741300299764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2821.642939647108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107602523.608460187912                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       264681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       452048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       649650                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8717094500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14908075000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1770500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9140384155750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32934.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32978.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    104147.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14069705.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2117959620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1125726030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2814552300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1841078340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30438202080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     120591221220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46516425600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205445165190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.805974                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 119804833250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12875720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 252910403250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1376185020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            731452095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2122829100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1542995460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30438202080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      72221829480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      87248544960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       195682038195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.486068                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 226088166500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12875720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 146627070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  708                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 708                       # Transaction distribution
system.iobus.trans_dist::WriteReq               82267                       # Transaction distribution
system.iobus.trans_dist::WriteResp              82267                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       162254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       162254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  165950                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1431                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6039                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      5182776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      5182776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  5188815                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1281500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            81294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2389000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           422733181                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2443000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 318                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           159                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283736.372561                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          159    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             159                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    385463756500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    127200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    176515164                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        176515164                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    176515164                       # number of overall hits
system.cpu.icache.overall_hits::total       176515164                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       264681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         264681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       264681                       # number of overall misses
system.cpu.icache.overall_misses::total        264681                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17581598000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17581598000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17581598000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17581598000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    176779845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    176779845                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    176779845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    176779845                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001497                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001497                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001497                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001497                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66425.614230                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66425.614230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66425.614230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66425.614230                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       264681                       # number of writebacks
system.cpu.icache.writebacks::total            264681                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       264681                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       264681                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       264681                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       264681                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17316917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17316917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17316917000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17316917000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001497                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001497                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001497                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001497                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65425.614230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65425.614230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65425.614230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65425.614230                       # average overall mshr miss latency
system.cpu.icache.replacements                 264681                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    176515164                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       176515164                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       264681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        264681                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17581598000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17581598000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    176779845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    176779845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001497                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001497                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66425.614230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66425.614230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       264681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       264681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17316917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17316917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001497                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001497                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65425.614230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65425.614230                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           176788057                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            265193                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            666.639229                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         353824371                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        353824371                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    177201224                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        177201224                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    177201224                       # number of overall hits
system.cpu.dcache.overall_hits::total       177201224                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       559828                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         559828                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       559828                       # number of overall misses
system.cpu.dcache.overall_misses::total        559828                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36133005000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36133005000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36133005000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36133005000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    177761052                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    177761052                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    177761052                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    177761052                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003149                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003149                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003149                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64543.047150                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64543.047150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64543.047150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64543.047150                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       304009                       # number of writebacks
system.cpu.dcache.writebacks::total            304009                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       110990                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       110990                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       110990                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       110990                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       448838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       448838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       448838                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448838                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1848                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1848                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28870777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28870777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28870777000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28870777000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84418000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84418000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002525                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002525                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64323.379482                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64323.379482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64323.379482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64323.379482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 45680.735931                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 45680.735931                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 452047                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    123582291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       123582291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       317273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        317273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21506189000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21506189000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    123899564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    123899564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67784.491589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67784.491589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       316738                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       316738                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          541                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          541                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21151855500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21151855500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84418000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84418000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66780.290019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66780.290019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156040.665434                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156040.665434                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     53618933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       53618933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       242555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       242555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14626816000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14626816000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     53861488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     53861488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60303.090021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60303.090021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       110455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       110455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       132100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       132100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1307                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1307                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7718921500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7718921500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002453                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002453                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58432.411052                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58432.411052                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     12209126                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     12209126                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3228                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3228                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    256614500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    256614500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     12212354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     12212354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000264                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000264                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79496.437423                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79496.437423                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    252957000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    252957000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000264                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000264                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78533.685191                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78533.685191                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     12212330                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     12212330                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     12212330                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     12212330                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 385590956500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           202150044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            453071                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.177407                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          580                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         404823519                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        404823519                       # Number of data accesses

---------- End Simulation Statistics   ----------
