
VCU-APP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08020000  08020000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000233bc  080201e0  080201e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013138  080435a0  080435a0  000335a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080566d8  080566d8  00050498  2**0
                  CONTENTS
  4 .ARM          00000008  080566d8  080566d8  000466d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080566e0  080566e0  00050498  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080566e0  080566e0  000466e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080566e4  080566e4  000466e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000498  20000000  080566e8  00050000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008c54  20000498  08056b80  00050498  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200090ec  08056b80  000590ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00050498  2**0
                  CONTENTS, READONLY
 12 .debug_info   00051f7e  00000000  00000000  000504c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00009b83  00000000  00000000  000a2446  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002fb0  00000000  00000000  000abfd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0003395c  00000000  00000000  000aef80  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0003af0d  00000000  00000000  000e28dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000f4f7f  00000000  00000000  0011d7e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  00212768  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00002ba8  00000000  00000000  002127e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  0000d110  00000000  00000000  00215390  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080201e0 <__do_global_dtors_aux>:
 80201e0:	b510      	push	{r4, lr}
 80201e2:	4c05      	ldr	r4, [pc, #20]	; (80201f8 <__do_global_dtors_aux+0x18>)
 80201e4:	7823      	ldrb	r3, [r4, #0]
 80201e6:	b933      	cbnz	r3, 80201f6 <__do_global_dtors_aux+0x16>
 80201e8:	4b04      	ldr	r3, [pc, #16]	; (80201fc <__do_global_dtors_aux+0x1c>)
 80201ea:	b113      	cbz	r3, 80201f2 <__do_global_dtors_aux+0x12>
 80201ec:	4804      	ldr	r0, [pc, #16]	; (8020200 <__do_global_dtors_aux+0x20>)
 80201ee:	f3af 8000 	nop.w
 80201f2:	2301      	movs	r3, #1
 80201f4:	7023      	strb	r3, [r4, #0]
 80201f6:	bd10      	pop	{r4, pc}
 80201f8:	20000498 	.word	0x20000498
 80201fc:	00000000 	.word	0x00000000
 8020200:	08043584 	.word	0x08043584

08020204 <frame_dummy>:
 8020204:	b508      	push	{r3, lr}
 8020206:	4b03      	ldr	r3, [pc, #12]	; (8020214 <frame_dummy+0x10>)
 8020208:	b11b      	cbz	r3, 8020212 <frame_dummy+0xe>
 802020a:	4903      	ldr	r1, [pc, #12]	; (8020218 <frame_dummy+0x14>)
 802020c:	4803      	ldr	r0, [pc, #12]	; (802021c <frame_dummy+0x18>)
 802020e:	f3af 8000 	nop.w
 8020212:	bd08      	pop	{r3, pc}
 8020214:	00000000 	.word	0x00000000
 8020218:	2000049c 	.word	0x2000049c
 802021c:	08043584 	.word	0x08043584

08020220 <strcmp>:
 8020220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020228:	2a01      	cmp	r2, #1
 802022a:	bf28      	it	cs
 802022c:	429a      	cmpcs	r2, r3
 802022e:	d0f7      	beq.n	8020220 <strcmp>
 8020230:	1ad0      	subs	r0, r2, r3
 8020232:	4770      	bx	lr

08020234 <strlen>:
 8020234:	4603      	mov	r3, r0
 8020236:	f813 2b01 	ldrb.w	r2, [r3], #1
 802023a:	2a00      	cmp	r2, #0
 802023c:	d1fb      	bne.n	8020236 <strlen+0x2>
 802023e:	1a18      	subs	r0, r3, r0
 8020240:	3801      	subs	r0, #1
 8020242:	4770      	bx	lr
	...

08020250 <memchr>:
 8020250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8020254:	2a10      	cmp	r2, #16
 8020256:	db2b      	blt.n	80202b0 <memchr+0x60>
 8020258:	f010 0f07 	tst.w	r0, #7
 802025c:	d008      	beq.n	8020270 <memchr+0x20>
 802025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020262:	3a01      	subs	r2, #1
 8020264:	428b      	cmp	r3, r1
 8020266:	d02d      	beq.n	80202c4 <memchr+0x74>
 8020268:	f010 0f07 	tst.w	r0, #7
 802026c:	b342      	cbz	r2, 80202c0 <memchr+0x70>
 802026e:	d1f6      	bne.n	802025e <memchr+0xe>
 8020270:	b4f0      	push	{r4, r5, r6, r7}
 8020272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8020276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 802027a:	f022 0407 	bic.w	r4, r2, #7
 802027e:	f07f 0700 	mvns.w	r7, #0
 8020282:	2300      	movs	r3, #0
 8020284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8020288:	3c08      	subs	r4, #8
 802028a:	ea85 0501 	eor.w	r5, r5, r1
 802028e:	ea86 0601 	eor.w	r6, r6, r1
 8020292:	fa85 f547 	uadd8	r5, r5, r7
 8020296:	faa3 f587 	sel	r5, r3, r7
 802029a:	fa86 f647 	uadd8	r6, r6, r7
 802029e:	faa5 f687 	sel	r6, r5, r7
 80202a2:	b98e      	cbnz	r6, 80202c8 <memchr+0x78>
 80202a4:	d1ee      	bne.n	8020284 <memchr+0x34>
 80202a6:	bcf0      	pop	{r4, r5, r6, r7}
 80202a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80202ac:	f002 0207 	and.w	r2, r2, #7
 80202b0:	b132      	cbz	r2, 80202c0 <memchr+0x70>
 80202b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80202b6:	3a01      	subs	r2, #1
 80202b8:	ea83 0301 	eor.w	r3, r3, r1
 80202bc:	b113      	cbz	r3, 80202c4 <memchr+0x74>
 80202be:	d1f8      	bne.n	80202b2 <memchr+0x62>
 80202c0:	2000      	movs	r0, #0
 80202c2:	4770      	bx	lr
 80202c4:	3801      	subs	r0, #1
 80202c6:	4770      	bx	lr
 80202c8:	2d00      	cmp	r5, #0
 80202ca:	bf06      	itte	eq
 80202cc:	4635      	moveq	r5, r6
 80202ce:	3803      	subeq	r0, #3
 80202d0:	3807      	subne	r0, #7
 80202d2:	f015 0f01 	tst.w	r5, #1
 80202d6:	d107      	bne.n	80202e8 <memchr+0x98>
 80202d8:	3001      	adds	r0, #1
 80202da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80202de:	bf02      	ittt	eq
 80202e0:	3001      	addeq	r0, #1
 80202e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80202e6:	3001      	addeq	r0, #1
 80202e8:	bcf0      	pop	{r4, r5, r6, r7}
 80202ea:	3801      	subs	r0, #1
 80202ec:	4770      	bx	lr
 80202ee:	bf00      	nop

080202f0 <__aeabi_drsub>:
 80202f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80202f4:	e002      	b.n	80202fc <__adddf3>
 80202f6:	bf00      	nop

080202f8 <__aeabi_dsub>:
 80202f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080202fc <__adddf3>:
 80202fc:	b530      	push	{r4, r5, lr}
 80202fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8020302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8020306:	ea94 0f05 	teq	r4, r5
 802030a:	bf08      	it	eq
 802030c:	ea90 0f02 	teqeq	r0, r2
 8020310:	bf1f      	itttt	ne
 8020312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8020316:	ea55 0c02 	orrsne.w	ip, r5, r2
 802031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 802031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8020322:	f000 80e2 	beq.w	80204ea <__adddf3+0x1ee>
 8020326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 802032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 802032e:	bfb8      	it	lt
 8020330:	426d      	neglt	r5, r5
 8020332:	dd0c      	ble.n	802034e <__adddf3+0x52>
 8020334:	442c      	add	r4, r5
 8020336:	ea80 0202 	eor.w	r2, r0, r2
 802033a:	ea81 0303 	eor.w	r3, r1, r3
 802033e:	ea82 0000 	eor.w	r0, r2, r0
 8020342:	ea83 0101 	eor.w	r1, r3, r1
 8020346:	ea80 0202 	eor.w	r2, r0, r2
 802034a:	ea81 0303 	eor.w	r3, r1, r3
 802034e:	2d36      	cmp	r5, #54	; 0x36
 8020350:	bf88      	it	hi
 8020352:	bd30      	pophi	{r4, r5, pc}
 8020354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8020358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 802035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8020360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8020364:	d002      	beq.n	802036c <__adddf3+0x70>
 8020366:	4240      	negs	r0, r0
 8020368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 802036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8020370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8020378:	d002      	beq.n	8020380 <__adddf3+0x84>
 802037a:	4252      	negs	r2, r2
 802037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020380:	ea94 0f05 	teq	r4, r5
 8020384:	f000 80a7 	beq.w	80204d6 <__adddf3+0x1da>
 8020388:	f1a4 0401 	sub.w	r4, r4, #1
 802038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8020390:	db0d      	blt.n	80203ae <__adddf3+0xb2>
 8020392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8020396:	fa22 f205 	lsr.w	r2, r2, r5
 802039a:	1880      	adds	r0, r0, r2
 802039c:	f141 0100 	adc.w	r1, r1, #0
 80203a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80203a4:	1880      	adds	r0, r0, r2
 80203a6:	fa43 f305 	asr.w	r3, r3, r5
 80203aa:	4159      	adcs	r1, r3
 80203ac:	e00e      	b.n	80203cc <__adddf3+0xd0>
 80203ae:	f1a5 0520 	sub.w	r5, r5, #32
 80203b2:	f10e 0e20 	add.w	lr, lr, #32
 80203b6:	2a01      	cmp	r2, #1
 80203b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80203bc:	bf28      	it	cs
 80203be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80203c2:	fa43 f305 	asr.w	r3, r3, r5
 80203c6:	18c0      	adds	r0, r0, r3
 80203c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80203cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80203d0:	d507      	bpl.n	80203e2 <__adddf3+0xe6>
 80203d2:	f04f 0e00 	mov.w	lr, #0
 80203d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80203da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80203de:	eb6e 0101 	sbc.w	r1, lr, r1
 80203e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80203e6:	d31b      	bcc.n	8020420 <__adddf3+0x124>
 80203e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80203ec:	d30c      	bcc.n	8020408 <__adddf3+0x10c>
 80203ee:	0849      	lsrs	r1, r1, #1
 80203f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80203f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80203f8:	f104 0401 	add.w	r4, r4, #1
 80203fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8020400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8020404:	f080 809a 	bcs.w	802053c <__adddf3+0x240>
 8020408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 802040c:	bf08      	it	eq
 802040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8020412:	f150 0000 	adcs.w	r0, r0, #0
 8020416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802041a:	ea41 0105 	orr.w	r1, r1, r5
 802041e:	bd30      	pop	{r4, r5, pc}
 8020420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8020424:	4140      	adcs	r0, r0
 8020426:	eb41 0101 	adc.w	r1, r1, r1
 802042a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 802042e:	f1a4 0401 	sub.w	r4, r4, #1
 8020432:	d1e9      	bne.n	8020408 <__adddf3+0x10c>
 8020434:	f091 0f00 	teq	r1, #0
 8020438:	bf04      	itt	eq
 802043a:	4601      	moveq	r1, r0
 802043c:	2000      	moveq	r0, #0
 802043e:	fab1 f381 	clz	r3, r1
 8020442:	bf08      	it	eq
 8020444:	3320      	addeq	r3, #32
 8020446:	f1a3 030b 	sub.w	r3, r3, #11
 802044a:	f1b3 0220 	subs.w	r2, r3, #32
 802044e:	da0c      	bge.n	802046a <__adddf3+0x16e>
 8020450:	320c      	adds	r2, #12
 8020452:	dd08      	ble.n	8020466 <__adddf3+0x16a>
 8020454:	f102 0c14 	add.w	ip, r2, #20
 8020458:	f1c2 020c 	rsb	r2, r2, #12
 802045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8020460:	fa21 f102 	lsr.w	r1, r1, r2
 8020464:	e00c      	b.n	8020480 <__adddf3+0x184>
 8020466:	f102 0214 	add.w	r2, r2, #20
 802046a:	bfd8      	it	le
 802046c:	f1c2 0c20 	rsble	ip, r2, #32
 8020470:	fa01 f102 	lsl.w	r1, r1, r2
 8020474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8020478:	bfdc      	itt	le
 802047a:	ea41 010c 	orrle.w	r1, r1, ip
 802047e:	4090      	lslle	r0, r2
 8020480:	1ae4      	subs	r4, r4, r3
 8020482:	bfa2      	ittt	ge
 8020484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8020488:	4329      	orrge	r1, r5
 802048a:	bd30      	popge	{r4, r5, pc}
 802048c:	ea6f 0404 	mvn.w	r4, r4
 8020490:	3c1f      	subs	r4, #31
 8020492:	da1c      	bge.n	80204ce <__adddf3+0x1d2>
 8020494:	340c      	adds	r4, #12
 8020496:	dc0e      	bgt.n	80204b6 <__adddf3+0x1ba>
 8020498:	f104 0414 	add.w	r4, r4, #20
 802049c:	f1c4 0220 	rsb	r2, r4, #32
 80204a0:	fa20 f004 	lsr.w	r0, r0, r4
 80204a4:	fa01 f302 	lsl.w	r3, r1, r2
 80204a8:	ea40 0003 	orr.w	r0, r0, r3
 80204ac:	fa21 f304 	lsr.w	r3, r1, r4
 80204b0:	ea45 0103 	orr.w	r1, r5, r3
 80204b4:	bd30      	pop	{r4, r5, pc}
 80204b6:	f1c4 040c 	rsb	r4, r4, #12
 80204ba:	f1c4 0220 	rsb	r2, r4, #32
 80204be:	fa20 f002 	lsr.w	r0, r0, r2
 80204c2:	fa01 f304 	lsl.w	r3, r1, r4
 80204c6:	ea40 0003 	orr.w	r0, r0, r3
 80204ca:	4629      	mov	r1, r5
 80204cc:	bd30      	pop	{r4, r5, pc}
 80204ce:	fa21 f004 	lsr.w	r0, r1, r4
 80204d2:	4629      	mov	r1, r5
 80204d4:	bd30      	pop	{r4, r5, pc}
 80204d6:	f094 0f00 	teq	r4, #0
 80204da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80204de:	bf06      	itte	eq
 80204e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80204e4:	3401      	addeq	r4, #1
 80204e6:	3d01      	subne	r5, #1
 80204e8:	e74e      	b.n	8020388 <__adddf3+0x8c>
 80204ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80204ee:	bf18      	it	ne
 80204f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80204f4:	d029      	beq.n	802054a <__adddf3+0x24e>
 80204f6:	ea94 0f05 	teq	r4, r5
 80204fa:	bf08      	it	eq
 80204fc:	ea90 0f02 	teqeq	r0, r2
 8020500:	d005      	beq.n	802050e <__adddf3+0x212>
 8020502:	ea54 0c00 	orrs.w	ip, r4, r0
 8020506:	bf04      	itt	eq
 8020508:	4619      	moveq	r1, r3
 802050a:	4610      	moveq	r0, r2
 802050c:	bd30      	pop	{r4, r5, pc}
 802050e:	ea91 0f03 	teq	r1, r3
 8020512:	bf1e      	ittt	ne
 8020514:	2100      	movne	r1, #0
 8020516:	2000      	movne	r0, #0
 8020518:	bd30      	popne	{r4, r5, pc}
 802051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 802051e:	d105      	bne.n	802052c <__adddf3+0x230>
 8020520:	0040      	lsls	r0, r0, #1
 8020522:	4149      	adcs	r1, r1
 8020524:	bf28      	it	cs
 8020526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 802052a:	bd30      	pop	{r4, r5, pc}
 802052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8020530:	bf3c      	itt	cc
 8020532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8020536:	bd30      	popcc	{r4, r5, pc}
 8020538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 802053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8020540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8020544:	f04f 0000 	mov.w	r0, #0
 8020548:	bd30      	pop	{r4, r5, pc}
 802054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 802054e:	bf1a      	itte	ne
 8020550:	4619      	movne	r1, r3
 8020552:	4610      	movne	r0, r2
 8020554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8020558:	bf1c      	itt	ne
 802055a:	460b      	movne	r3, r1
 802055c:	4602      	movne	r2, r0
 802055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8020562:	bf06      	itte	eq
 8020564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8020568:	ea91 0f03 	teqeq	r1, r3
 802056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8020570:	bd30      	pop	{r4, r5, pc}
 8020572:	bf00      	nop

08020574 <__aeabi_ui2d>:
 8020574:	f090 0f00 	teq	r0, #0
 8020578:	bf04      	itt	eq
 802057a:	2100      	moveq	r1, #0
 802057c:	4770      	bxeq	lr
 802057e:	b530      	push	{r4, r5, lr}
 8020580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8020584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8020588:	f04f 0500 	mov.w	r5, #0
 802058c:	f04f 0100 	mov.w	r1, #0
 8020590:	e750      	b.n	8020434 <__adddf3+0x138>
 8020592:	bf00      	nop

08020594 <__aeabi_i2d>:
 8020594:	f090 0f00 	teq	r0, #0
 8020598:	bf04      	itt	eq
 802059a:	2100      	moveq	r1, #0
 802059c:	4770      	bxeq	lr
 802059e:	b530      	push	{r4, r5, lr}
 80205a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80205a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80205a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80205ac:	bf48      	it	mi
 80205ae:	4240      	negmi	r0, r0
 80205b0:	f04f 0100 	mov.w	r1, #0
 80205b4:	e73e      	b.n	8020434 <__adddf3+0x138>
 80205b6:	bf00      	nop

080205b8 <__aeabi_f2d>:
 80205b8:	0042      	lsls	r2, r0, #1
 80205ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80205be:	ea4f 0131 	mov.w	r1, r1, rrx
 80205c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80205c6:	bf1f      	itttt	ne
 80205c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80205cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80205d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80205d4:	4770      	bxne	lr
 80205d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80205da:	bf08      	it	eq
 80205dc:	4770      	bxeq	lr
 80205de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80205e2:	bf04      	itt	eq
 80205e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80205e8:	4770      	bxeq	lr
 80205ea:	b530      	push	{r4, r5, lr}
 80205ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80205f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80205f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80205f8:	e71c      	b.n	8020434 <__adddf3+0x138>
 80205fa:	bf00      	nop

080205fc <__aeabi_ul2d>:
 80205fc:	ea50 0201 	orrs.w	r2, r0, r1
 8020600:	bf08      	it	eq
 8020602:	4770      	bxeq	lr
 8020604:	b530      	push	{r4, r5, lr}
 8020606:	f04f 0500 	mov.w	r5, #0
 802060a:	e00a      	b.n	8020622 <__aeabi_l2d+0x16>

0802060c <__aeabi_l2d>:
 802060c:	ea50 0201 	orrs.w	r2, r0, r1
 8020610:	bf08      	it	eq
 8020612:	4770      	bxeq	lr
 8020614:	b530      	push	{r4, r5, lr}
 8020616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 802061a:	d502      	bpl.n	8020622 <__aeabi_l2d+0x16>
 802061c:	4240      	negs	r0, r0
 802061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8020622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8020626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 802062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 802062e:	f43f aed8 	beq.w	80203e2 <__adddf3+0xe6>
 8020632:	f04f 0203 	mov.w	r2, #3
 8020636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 802063a:	bf18      	it	ne
 802063c:	3203      	addne	r2, #3
 802063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8020642:	bf18      	it	ne
 8020644:	3203      	addne	r2, #3
 8020646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 802064a:	f1c2 0320 	rsb	r3, r2, #32
 802064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8020652:	fa20 f002 	lsr.w	r0, r0, r2
 8020656:	fa01 fe03 	lsl.w	lr, r1, r3
 802065a:	ea40 000e 	orr.w	r0, r0, lr
 802065e:	fa21 f102 	lsr.w	r1, r1, r2
 8020662:	4414      	add	r4, r2
 8020664:	e6bd      	b.n	80203e2 <__adddf3+0xe6>
 8020666:	bf00      	nop

08020668 <__aeabi_dmul>:
 8020668:	b570      	push	{r4, r5, r6, lr}
 802066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 802066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8020672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8020676:	bf1d      	ittte	ne
 8020678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 802067c:	ea94 0f0c 	teqne	r4, ip
 8020680:	ea95 0f0c 	teqne	r5, ip
 8020684:	f000 f8de 	bleq	8020844 <__aeabi_dmul+0x1dc>
 8020688:	442c      	add	r4, r5
 802068a:	ea81 0603 	eor.w	r6, r1, r3
 802068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8020692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8020696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 802069a:	bf18      	it	ne
 802069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80206a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80206a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80206a8:	d038      	beq.n	802071c <__aeabi_dmul+0xb4>
 80206aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80206ae:	f04f 0500 	mov.w	r5, #0
 80206b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80206b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80206ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80206be:	f04f 0600 	mov.w	r6, #0
 80206c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80206c6:	f09c 0f00 	teq	ip, #0
 80206ca:	bf18      	it	ne
 80206cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80206d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80206d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80206d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80206dc:	d204      	bcs.n	80206e8 <__aeabi_dmul+0x80>
 80206de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80206e2:	416d      	adcs	r5, r5
 80206e4:	eb46 0606 	adc.w	r6, r6, r6
 80206e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80206ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80206f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80206f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80206f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80206fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8020700:	bf88      	it	hi
 8020702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8020706:	d81e      	bhi.n	8020746 <__aeabi_dmul+0xde>
 8020708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 802070c:	bf08      	it	eq
 802070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8020712:	f150 0000 	adcs.w	r0, r0, #0
 8020716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802071a:	bd70      	pop	{r4, r5, r6, pc}
 802071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8020720:	ea46 0101 	orr.w	r1, r6, r1
 8020724:	ea40 0002 	orr.w	r0, r0, r2
 8020728:	ea81 0103 	eor.w	r1, r1, r3
 802072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8020730:	bfc2      	ittt	gt
 8020732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 802073a:	bd70      	popgt	{r4, r5, r6, pc}
 802073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020740:	f04f 0e00 	mov.w	lr, #0
 8020744:	3c01      	subs	r4, #1
 8020746:	f300 80ab 	bgt.w	80208a0 <__aeabi_dmul+0x238>
 802074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 802074e:	bfde      	ittt	le
 8020750:	2000      	movle	r0, #0
 8020752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8020756:	bd70      	pople	{r4, r5, r6, pc}
 8020758:	f1c4 0400 	rsb	r4, r4, #0
 802075c:	3c20      	subs	r4, #32
 802075e:	da35      	bge.n	80207cc <__aeabi_dmul+0x164>
 8020760:	340c      	adds	r4, #12
 8020762:	dc1b      	bgt.n	802079c <__aeabi_dmul+0x134>
 8020764:	f104 0414 	add.w	r4, r4, #20
 8020768:	f1c4 0520 	rsb	r5, r4, #32
 802076c:	fa00 f305 	lsl.w	r3, r0, r5
 8020770:	fa20 f004 	lsr.w	r0, r0, r4
 8020774:	fa01 f205 	lsl.w	r2, r1, r5
 8020778:	ea40 0002 	orr.w	r0, r0, r2
 802077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8020780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8020784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8020788:	fa21 f604 	lsr.w	r6, r1, r4
 802078c:	eb42 0106 	adc.w	r1, r2, r6
 8020790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020794:	bf08      	it	eq
 8020796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802079a:	bd70      	pop	{r4, r5, r6, pc}
 802079c:	f1c4 040c 	rsb	r4, r4, #12
 80207a0:	f1c4 0520 	rsb	r5, r4, #32
 80207a4:	fa00 f304 	lsl.w	r3, r0, r4
 80207a8:	fa20 f005 	lsr.w	r0, r0, r5
 80207ac:	fa01 f204 	lsl.w	r2, r1, r4
 80207b0:	ea40 0002 	orr.w	r0, r0, r2
 80207b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80207b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80207bc:	f141 0100 	adc.w	r1, r1, #0
 80207c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80207c4:	bf08      	it	eq
 80207c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80207ca:	bd70      	pop	{r4, r5, r6, pc}
 80207cc:	f1c4 0520 	rsb	r5, r4, #32
 80207d0:	fa00 f205 	lsl.w	r2, r0, r5
 80207d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80207d8:	fa20 f304 	lsr.w	r3, r0, r4
 80207dc:	fa01 f205 	lsl.w	r2, r1, r5
 80207e0:	ea43 0302 	orr.w	r3, r3, r2
 80207e4:	fa21 f004 	lsr.w	r0, r1, r4
 80207e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80207ec:	fa21 f204 	lsr.w	r2, r1, r4
 80207f0:	ea20 0002 	bic.w	r0, r0, r2
 80207f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80207f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80207fc:	bf08      	it	eq
 80207fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8020802:	bd70      	pop	{r4, r5, r6, pc}
 8020804:	f094 0f00 	teq	r4, #0
 8020808:	d10f      	bne.n	802082a <__aeabi_dmul+0x1c2>
 802080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 802080e:	0040      	lsls	r0, r0, #1
 8020810:	eb41 0101 	adc.w	r1, r1, r1
 8020814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8020818:	bf08      	it	eq
 802081a:	3c01      	subeq	r4, #1
 802081c:	d0f7      	beq.n	802080e <__aeabi_dmul+0x1a6>
 802081e:	ea41 0106 	orr.w	r1, r1, r6
 8020822:	f095 0f00 	teq	r5, #0
 8020826:	bf18      	it	ne
 8020828:	4770      	bxne	lr
 802082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 802082e:	0052      	lsls	r2, r2, #1
 8020830:	eb43 0303 	adc.w	r3, r3, r3
 8020834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8020838:	bf08      	it	eq
 802083a:	3d01      	subeq	r5, #1
 802083c:	d0f7      	beq.n	802082e <__aeabi_dmul+0x1c6>
 802083e:	ea43 0306 	orr.w	r3, r3, r6
 8020842:	4770      	bx	lr
 8020844:	ea94 0f0c 	teq	r4, ip
 8020848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 802084c:	bf18      	it	ne
 802084e:	ea95 0f0c 	teqne	r5, ip
 8020852:	d00c      	beq.n	802086e <__aeabi_dmul+0x206>
 8020854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020858:	bf18      	it	ne
 802085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802085e:	d1d1      	bne.n	8020804 <__aeabi_dmul+0x19c>
 8020860:	ea81 0103 	eor.w	r1, r1, r3
 8020864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8020868:	f04f 0000 	mov.w	r0, #0
 802086c:	bd70      	pop	{r4, r5, r6, pc}
 802086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020872:	bf06      	itte	eq
 8020874:	4610      	moveq	r0, r2
 8020876:	4619      	moveq	r1, r3
 8020878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802087c:	d019      	beq.n	80208b2 <__aeabi_dmul+0x24a>
 802087e:	ea94 0f0c 	teq	r4, ip
 8020882:	d102      	bne.n	802088a <__aeabi_dmul+0x222>
 8020884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8020888:	d113      	bne.n	80208b2 <__aeabi_dmul+0x24a>
 802088a:	ea95 0f0c 	teq	r5, ip
 802088e:	d105      	bne.n	802089c <__aeabi_dmul+0x234>
 8020890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8020894:	bf1c      	itt	ne
 8020896:	4610      	movne	r0, r2
 8020898:	4619      	movne	r1, r3
 802089a:	d10a      	bne.n	80208b2 <__aeabi_dmul+0x24a>
 802089c:	ea81 0103 	eor.w	r1, r1, r3
 80208a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80208a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80208a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80208ac:	f04f 0000 	mov.w	r0, #0
 80208b0:	bd70      	pop	{r4, r5, r6, pc}
 80208b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80208b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80208ba:	bd70      	pop	{r4, r5, r6, pc}

080208bc <__aeabi_ddiv>:
 80208bc:	b570      	push	{r4, r5, r6, lr}
 80208be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80208c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80208c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80208ca:	bf1d      	ittte	ne
 80208cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80208d0:	ea94 0f0c 	teqne	r4, ip
 80208d4:	ea95 0f0c 	teqne	r5, ip
 80208d8:	f000 f8a7 	bleq	8020a2a <__aeabi_ddiv+0x16e>
 80208dc:	eba4 0405 	sub.w	r4, r4, r5
 80208e0:	ea81 0e03 	eor.w	lr, r1, r3
 80208e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80208e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80208ec:	f000 8088 	beq.w	8020a00 <__aeabi_ddiv+0x144>
 80208f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80208f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80208f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80208fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8020900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8020904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8020908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 802090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8020910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8020914:	429d      	cmp	r5, r3
 8020916:	bf08      	it	eq
 8020918:	4296      	cmpeq	r6, r2
 802091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 802091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8020922:	d202      	bcs.n	802092a <__aeabi_ddiv+0x6e>
 8020924:	085b      	lsrs	r3, r3, #1
 8020926:	ea4f 0232 	mov.w	r2, r2, rrx
 802092a:	1ab6      	subs	r6, r6, r2
 802092c:	eb65 0503 	sbc.w	r5, r5, r3
 8020930:	085b      	lsrs	r3, r3, #1
 8020932:	ea4f 0232 	mov.w	r2, r2, rrx
 8020936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 802093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 802093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8020942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020946:	bf22      	ittt	cs
 8020948:	1ab6      	subcs	r6, r6, r2
 802094a:	4675      	movcs	r5, lr
 802094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8020950:	085b      	lsrs	r3, r3, #1
 8020952:	ea4f 0232 	mov.w	r2, r2, rrx
 8020956:	ebb6 0e02 	subs.w	lr, r6, r2
 802095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802095e:	bf22      	ittt	cs
 8020960:	1ab6      	subcs	r6, r6, r2
 8020962:	4675      	movcs	r5, lr
 8020964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8020968:	085b      	lsrs	r3, r3, #1
 802096a:	ea4f 0232 	mov.w	r2, r2, rrx
 802096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8020972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020976:	bf22      	ittt	cs
 8020978:	1ab6      	subcs	r6, r6, r2
 802097a:	4675      	movcs	r5, lr
 802097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8020980:	085b      	lsrs	r3, r3, #1
 8020982:	ea4f 0232 	mov.w	r2, r2, rrx
 8020986:	ebb6 0e02 	subs.w	lr, r6, r2
 802098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802098e:	bf22      	ittt	cs
 8020990:	1ab6      	subcs	r6, r6, r2
 8020992:	4675      	movcs	r5, lr
 8020994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8020998:	ea55 0e06 	orrs.w	lr, r5, r6
 802099c:	d018      	beq.n	80209d0 <__aeabi_ddiv+0x114>
 802099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80209a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80209a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80209aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80209ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80209b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80209b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80209ba:	d1c0      	bne.n	802093e <__aeabi_ddiv+0x82>
 80209bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80209c0:	d10b      	bne.n	80209da <__aeabi_ddiv+0x11e>
 80209c2:	ea41 0100 	orr.w	r1, r1, r0
 80209c6:	f04f 0000 	mov.w	r0, #0
 80209ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80209ce:	e7b6      	b.n	802093e <__aeabi_ddiv+0x82>
 80209d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80209d4:	bf04      	itt	eq
 80209d6:	4301      	orreq	r1, r0
 80209d8:	2000      	moveq	r0, #0
 80209da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80209de:	bf88      	it	hi
 80209e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80209e4:	f63f aeaf 	bhi.w	8020746 <__aeabi_dmul+0xde>
 80209e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80209ec:	bf04      	itt	eq
 80209ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80209f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80209f6:	f150 0000 	adcs.w	r0, r0, #0
 80209fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80209fe:	bd70      	pop	{r4, r5, r6, pc}
 8020a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8020a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8020a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8020a0c:	bfc2      	ittt	gt
 8020a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8020a16:	bd70      	popgt	{r4, r5, r6, pc}
 8020a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020a1c:	f04f 0e00 	mov.w	lr, #0
 8020a20:	3c01      	subs	r4, #1
 8020a22:	e690      	b.n	8020746 <__aeabi_dmul+0xde>
 8020a24:	ea45 0e06 	orr.w	lr, r5, r6
 8020a28:	e68d      	b.n	8020746 <__aeabi_dmul+0xde>
 8020a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8020a2e:	ea94 0f0c 	teq	r4, ip
 8020a32:	bf08      	it	eq
 8020a34:	ea95 0f0c 	teqeq	r5, ip
 8020a38:	f43f af3b 	beq.w	80208b2 <__aeabi_dmul+0x24a>
 8020a3c:	ea94 0f0c 	teq	r4, ip
 8020a40:	d10a      	bne.n	8020a58 <__aeabi_ddiv+0x19c>
 8020a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8020a46:	f47f af34 	bne.w	80208b2 <__aeabi_dmul+0x24a>
 8020a4a:	ea95 0f0c 	teq	r5, ip
 8020a4e:	f47f af25 	bne.w	802089c <__aeabi_dmul+0x234>
 8020a52:	4610      	mov	r0, r2
 8020a54:	4619      	mov	r1, r3
 8020a56:	e72c      	b.n	80208b2 <__aeabi_dmul+0x24a>
 8020a58:	ea95 0f0c 	teq	r5, ip
 8020a5c:	d106      	bne.n	8020a6c <__aeabi_ddiv+0x1b0>
 8020a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8020a62:	f43f aefd 	beq.w	8020860 <__aeabi_dmul+0x1f8>
 8020a66:	4610      	mov	r0, r2
 8020a68:	4619      	mov	r1, r3
 8020a6a:	e722      	b.n	80208b2 <__aeabi_dmul+0x24a>
 8020a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020a70:	bf18      	it	ne
 8020a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8020a76:	f47f aec5 	bne.w	8020804 <__aeabi_dmul+0x19c>
 8020a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8020a7e:	f47f af0d 	bne.w	802089c <__aeabi_dmul+0x234>
 8020a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8020a86:	f47f aeeb 	bne.w	8020860 <__aeabi_dmul+0x1f8>
 8020a8a:	e712      	b.n	80208b2 <__aeabi_dmul+0x24a>

08020a8c <__gedf2>:
 8020a8c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8020a90:	e006      	b.n	8020aa0 <__cmpdf2+0x4>
 8020a92:	bf00      	nop

08020a94 <__ledf2>:
 8020a94:	f04f 0c01 	mov.w	ip, #1
 8020a98:	e002      	b.n	8020aa0 <__cmpdf2+0x4>
 8020a9a:	bf00      	nop

08020a9c <__cmpdf2>:
 8020a9c:	f04f 0c01 	mov.w	ip, #1
 8020aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8020aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020ab0:	bf18      	it	ne
 8020ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8020ab6:	d01b      	beq.n	8020af0 <__cmpdf2+0x54>
 8020ab8:	b001      	add	sp, #4
 8020aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8020abe:	bf0c      	ite	eq
 8020ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8020ac4:	ea91 0f03 	teqne	r1, r3
 8020ac8:	bf02      	ittt	eq
 8020aca:	ea90 0f02 	teqeq	r0, r2
 8020ace:	2000      	moveq	r0, #0
 8020ad0:	4770      	bxeq	lr
 8020ad2:	f110 0f00 	cmn.w	r0, #0
 8020ad6:	ea91 0f03 	teq	r1, r3
 8020ada:	bf58      	it	pl
 8020adc:	4299      	cmppl	r1, r3
 8020ade:	bf08      	it	eq
 8020ae0:	4290      	cmpeq	r0, r2
 8020ae2:	bf2c      	ite	cs
 8020ae4:	17d8      	asrcs	r0, r3, #31
 8020ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8020aea:	f040 0001 	orr.w	r0, r0, #1
 8020aee:	4770      	bx	lr
 8020af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020af8:	d102      	bne.n	8020b00 <__cmpdf2+0x64>
 8020afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020afe:	d107      	bne.n	8020b10 <__cmpdf2+0x74>
 8020b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020b08:	d1d6      	bne.n	8020ab8 <__cmpdf2+0x1c>
 8020b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020b0e:	d0d3      	beq.n	8020ab8 <__cmpdf2+0x1c>
 8020b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8020b14:	4770      	bx	lr
 8020b16:	bf00      	nop

08020b18 <__aeabi_cdrcmple>:
 8020b18:	4684      	mov	ip, r0
 8020b1a:	4610      	mov	r0, r2
 8020b1c:	4662      	mov	r2, ip
 8020b1e:	468c      	mov	ip, r1
 8020b20:	4619      	mov	r1, r3
 8020b22:	4663      	mov	r3, ip
 8020b24:	e000      	b.n	8020b28 <__aeabi_cdcmpeq>
 8020b26:	bf00      	nop

08020b28 <__aeabi_cdcmpeq>:
 8020b28:	b501      	push	{r0, lr}
 8020b2a:	f7ff ffb7 	bl	8020a9c <__cmpdf2>
 8020b2e:	2800      	cmp	r0, #0
 8020b30:	bf48      	it	mi
 8020b32:	f110 0f00 	cmnmi.w	r0, #0
 8020b36:	bd01      	pop	{r0, pc}

08020b38 <__aeabi_dcmpeq>:
 8020b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b3c:	f7ff fff4 	bl	8020b28 <__aeabi_cdcmpeq>
 8020b40:	bf0c      	ite	eq
 8020b42:	2001      	moveq	r0, #1
 8020b44:	2000      	movne	r0, #0
 8020b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b4a:	bf00      	nop

08020b4c <__aeabi_dcmplt>:
 8020b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b50:	f7ff ffea 	bl	8020b28 <__aeabi_cdcmpeq>
 8020b54:	bf34      	ite	cc
 8020b56:	2001      	movcc	r0, #1
 8020b58:	2000      	movcs	r0, #0
 8020b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b5e:	bf00      	nop

08020b60 <__aeabi_dcmple>:
 8020b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b64:	f7ff ffe0 	bl	8020b28 <__aeabi_cdcmpeq>
 8020b68:	bf94      	ite	ls
 8020b6a:	2001      	movls	r0, #1
 8020b6c:	2000      	movhi	r0, #0
 8020b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b72:	bf00      	nop

08020b74 <__aeabi_dcmpge>:
 8020b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b78:	f7ff ffce 	bl	8020b18 <__aeabi_cdrcmple>
 8020b7c:	bf94      	ite	ls
 8020b7e:	2001      	movls	r0, #1
 8020b80:	2000      	movhi	r0, #0
 8020b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b86:	bf00      	nop

08020b88 <__aeabi_dcmpgt>:
 8020b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b8c:	f7ff ffc4 	bl	8020b18 <__aeabi_cdrcmple>
 8020b90:	bf34      	ite	cc
 8020b92:	2001      	movcc	r0, #1
 8020b94:	2000      	movcs	r0, #0
 8020b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b9a:	bf00      	nop

08020b9c <__aeabi_dcmpun>:
 8020b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020ba4:	d102      	bne.n	8020bac <__aeabi_dcmpun+0x10>
 8020ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020baa:	d10a      	bne.n	8020bc2 <__aeabi_dcmpun+0x26>
 8020bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020bb4:	d102      	bne.n	8020bbc <__aeabi_dcmpun+0x20>
 8020bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020bba:	d102      	bne.n	8020bc2 <__aeabi_dcmpun+0x26>
 8020bbc:	f04f 0000 	mov.w	r0, #0
 8020bc0:	4770      	bx	lr
 8020bc2:	f04f 0001 	mov.w	r0, #1
 8020bc6:	4770      	bx	lr

08020bc8 <__aeabi_d2iz>:
 8020bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8020bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8020bd0:	d215      	bcs.n	8020bfe <__aeabi_d2iz+0x36>
 8020bd2:	d511      	bpl.n	8020bf8 <__aeabi_d2iz+0x30>
 8020bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8020bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8020bdc:	d912      	bls.n	8020c04 <__aeabi_d2iz+0x3c>
 8020bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8020be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8020bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8020bee:	fa23 f002 	lsr.w	r0, r3, r2
 8020bf2:	bf18      	it	ne
 8020bf4:	4240      	negne	r0, r0
 8020bf6:	4770      	bx	lr
 8020bf8:	f04f 0000 	mov.w	r0, #0
 8020bfc:	4770      	bx	lr
 8020bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8020c02:	d105      	bne.n	8020c10 <__aeabi_d2iz+0x48>
 8020c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8020c08:	bf08      	it	eq
 8020c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8020c0e:	4770      	bx	lr
 8020c10:	f04f 0000 	mov.w	r0, #0
 8020c14:	4770      	bx	lr
 8020c16:	bf00      	nop

08020c18 <__aeabi_d2uiz>:
 8020c18:	004a      	lsls	r2, r1, #1
 8020c1a:	d211      	bcs.n	8020c40 <__aeabi_d2uiz+0x28>
 8020c1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8020c20:	d211      	bcs.n	8020c46 <__aeabi_d2uiz+0x2e>
 8020c22:	d50d      	bpl.n	8020c40 <__aeabi_d2uiz+0x28>
 8020c24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8020c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8020c2c:	d40e      	bmi.n	8020c4c <__aeabi_d2uiz+0x34>
 8020c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020c32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8020c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8020c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8020c3e:	4770      	bx	lr
 8020c40:	f04f 0000 	mov.w	r0, #0
 8020c44:	4770      	bx	lr
 8020c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8020c4a:	d102      	bne.n	8020c52 <__aeabi_d2uiz+0x3a>
 8020c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020c50:	4770      	bx	lr
 8020c52:	f04f 0000 	mov.w	r0, #0
 8020c56:	4770      	bx	lr

08020c58 <__aeabi_d2f>:
 8020c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8020c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8020c60:	bf24      	itt	cs
 8020c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8020c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8020c6a:	d90d      	bls.n	8020c88 <__aeabi_d2f+0x30>
 8020c6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8020c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8020c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8020c78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8020c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8020c80:	bf08      	it	eq
 8020c82:	f020 0001 	biceq.w	r0, r0, #1
 8020c86:	4770      	bx	lr
 8020c88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8020c8c:	d121      	bne.n	8020cd2 <__aeabi_d2f+0x7a>
 8020c8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8020c92:	bfbc      	itt	lt
 8020c94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8020c98:	4770      	bxlt	lr
 8020c9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8020ca2:	f1c2 0218 	rsb	r2, r2, #24
 8020ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8020caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8020cae:	fa20 f002 	lsr.w	r0, r0, r2
 8020cb2:	bf18      	it	ne
 8020cb4:	f040 0001 	orrne.w	r0, r0, #1
 8020cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8020cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8020cc4:	ea40 000c 	orr.w	r0, r0, ip
 8020cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8020ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8020cd0:	e7cc      	b.n	8020c6c <__aeabi_d2f+0x14>
 8020cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8020cd6:	d107      	bne.n	8020ce8 <__aeabi_d2f+0x90>
 8020cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8020cdc:	bf1e      	ittt	ne
 8020cde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8020ce2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8020ce6:	4770      	bxne	lr
 8020ce8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8020cec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8020cf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8020cf4:	4770      	bx	lr
 8020cf6:	bf00      	nop

08020cf8 <__aeabi_uldivmod>:
 8020cf8:	b953      	cbnz	r3, 8020d10 <__aeabi_uldivmod+0x18>
 8020cfa:	b94a      	cbnz	r2, 8020d10 <__aeabi_uldivmod+0x18>
 8020cfc:	2900      	cmp	r1, #0
 8020cfe:	bf08      	it	eq
 8020d00:	2800      	cmpeq	r0, #0
 8020d02:	bf1c      	itt	ne
 8020d04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8020d08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8020d0c:	f000 b994 	b.w	8021038 <__aeabi_idiv0>
 8020d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8020d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020d18:	f000 f828 	bl	8020d6c <__udivmoddi4>
 8020d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020d24:	b004      	add	sp, #16
 8020d26:	4770      	bx	lr

08020d28 <__aeabi_d2ulz>:
 8020d28:	b5d0      	push	{r4, r6, r7, lr}
 8020d2a:	2200      	movs	r2, #0
 8020d2c:	4b0d      	ldr	r3, [pc, #52]	; (8020d64 <__aeabi_d2ulz+0x3c>)
 8020d2e:	4606      	mov	r6, r0
 8020d30:	460f      	mov	r7, r1
 8020d32:	f7ff fc99 	bl	8020668 <__aeabi_dmul>
 8020d36:	f7ff ff6f 	bl	8020c18 <__aeabi_d2uiz>
 8020d3a:	4604      	mov	r4, r0
 8020d3c:	f7ff fc1a 	bl	8020574 <__aeabi_ui2d>
 8020d40:	2200      	movs	r2, #0
 8020d42:	4b09      	ldr	r3, [pc, #36]	; (8020d68 <__aeabi_d2ulz+0x40>)
 8020d44:	f7ff fc90 	bl	8020668 <__aeabi_dmul>
 8020d48:	4602      	mov	r2, r0
 8020d4a:	460b      	mov	r3, r1
 8020d4c:	4630      	mov	r0, r6
 8020d4e:	4639      	mov	r1, r7
 8020d50:	f7ff fad2 	bl	80202f8 <__aeabi_dsub>
 8020d54:	f7ff ff60 	bl	8020c18 <__aeabi_d2uiz>
 8020d58:	2200      	movs	r2, #0
 8020d5a:	4623      	mov	r3, r4
 8020d5c:	4310      	orrs	r0, r2
 8020d5e:	4619      	mov	r1, r3
 8020d60:	bdd0      	pop	{r4, r6, r7, pc}
 8020d62:	bf00      	nop
 8020d64:	3df00000 	.word	0x3df00000
 8020d68:	41f00000 	.word	0x41f00000

08020d6c <__udivmoddi4>:
 8020d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020d70:	9e08      	ldr	r6, [sp, #32]
 8020d72:	4604      	mov	r4, r0
 8020d74:	4688      	mov	r8, r1
 8020d76:	2b00      	cmp	r3, #0
 8020d78:	d14b      	bne.n	8020e12 <__udivmoddi4+0xa6>
 8020d7a:	428a      	cmp	r2, r1
 8020d7c:	4615      	mov	r5, r2
 8020d7e:	d967      	bls.n	8020e50 <__udivmoddi4+0xe4>
 8020d80:	fab2 f282 	clz	r2, r2
 8020d84:	b14a      	cbz	r2, 8020d9a <__udivmoddi4+0x2e>
 8020d86:	f1c2 0720 	rsb	r7, r2, #32
 8020d8a:	fa01 f302 	lsl.w	r3, r1, r2
 8020d8e:	fa20 f707 	lsr.w	r7, r0, r7
 8020d92:	4095      	lsls	r5, r2
 8020d94:	ea47 0803 	orr.w	r8, r7, r3
 8020d98:	4094      	lsls	r4, r2
 8020d9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020d9e:	0c23      	lsrs	r3, r4, #16
 8020da0:	fbb8 f7fe 	udiv	r7, r8, lr
 8020da4:	fa1f fc85 	uxth.w	ip, r5
 8020da8:	fb0e 8817 	mls	r8, lr, r7, r8
 8020dac:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8020db0:	fb07 f10c 	mul.w	r1, r7, ip
 8020db4:	4299      	cmp	r1, r3
 8020db6:	d909      	bls.n	8020dcc <__udivmoddi4+0x60>
 8020db8:	18eb      	adds	r3, r5, r3
 8020dba:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8020dbe:	f080 811b 	bcs.w	8020ff8 <__udivmoddi4+0x28c>
 8020dc2:	4299      	cmp	r1, r3
 8020dc4:	f240 8118 	bls.w	8020ff8 <__udivmoddi4+0x28c>
 8020dc8:	3f02      	subs	r7, #2
 8020dca:	442b      	add	r3, r5
 8020dcc:	1a5b      	subs	r3, r3, r1
 8020dce:	b2a4      	uxth	r4, r4
 8020dd0:	fbb3 f0fe 	udiv	r0, r3, lr
 8020dd4:	fb0e 3310 	mls	r3, lr, r0, r3
 8020dd8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8020ddc:	fb00 fc0c 	mul.w	ip, r0, ip
 8020de0:	45a4      	cmp	ip, r4
 8020de2:	d909      	bls.n	8020df8 <__udivmoddi4+0x8c>
 8020de4:	192c      	adds	r4, r5, r4
 8020de6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8020dea:	f080 8107 	bcs.w	8020ffc <__udivmoddi4+0x290>
 8020dee:	45a4      	cmp	ip, r4
 8020df0:	f240 8104 	bls.w	8020ffc <__udivmoddi4+0x290>
 8020df4:	3802      	subs	r0, #2
 8020df6:	442c      	add	r4, r5
 8020df8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8020dfc:	eba4 040c 	sub.w	r4, r4, ip
 8020e00:	2700      	movs	r7, #0
 8020e02:	b11e      	cbz	r6, 8020e0c <__udivmoddi4+0xa0>
 8020e04:	40d4      	lsrs	r4, r2
 8020e06:	2300      	movs	r3, #0
 8020e08:	e9c6 4300 	strd	r4, r3, [r6]
 8020e0c:	4639      	mov	r1, r7
 8020e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020e12:	428b      	cmp	r3, r1
 8020e14:	d909      	bls.n	8020e2a <__udivmoddi4+0xbe>
 8020e16:	2e00      	cmp	r6, #0
 8020e18:	f000 80eb 	beq.w	8020ff2 <__udivmoddi4+0x286>
 8020e1c:	2700      	movs	r7, #0
 8020e1e:	e9c6 0100 	strd	r0, r1, [r6]
 8020e22:	4638      	mov	r0, r7
 8020e24:	4639      	mov	r1, r7
 8020e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020e2a:	fab3 f783 	clz	r7, r3
 8020e2e:	2f00      	cmp	r7, #0
 8020e30:	d147      	bne.n	8020ec2 <__udivmoddi4+0x156>
 8020e32:	428b      	cmp	r3, r1
 8020e34:	d302      	bcc.n	8020e3c <__udivmoddi4+0xd0>
 8020e36:	4282      	cmp	r2, r0
 8020e38:	f200 80fa 	bhi.w	8021030 <__udivmoddi4+0x2c4>
 8020e3c:	1a84      	subs	r4, r0, r2
 8020e3e:	eb61 0303 	sbc.w	r3, r1, r3
 8020e42:	2001      	movs	r0, #1
 8020e44:	4698      	mov	r8, r3
 8020e46:	2e00      	cmp	r6, #0
 8020e48:	d0e0      	beq.n	8020e0c <__udivmoddi4+0xa0>
 8020e4a:	e9c6 4800 	strd	r4, r8, [r6]
 8020e4e:	e7dd      	b.n	8020e0c <__udivmoddi4+0xa0>
 8020e50:	b902      	cbnz	r2, 8020e54 <__udivmoddi4+0xe8>
 8020e52:	deff      	udf	#255	; 0xff
 8020e54:	fab2 f282 	clz	r2, r2
 8020e58:	2a00      	cmp	r2, #0
 8020e5a:	f040 808f 	bne.w	8020f7c <__udivmoddi4+0x210>
 8020e5e:	1b49      	subs	r1, r1, r5
 8020e60:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020e64:	fa1f f885 	uxth.w	r8, r5
 8020e68:	2701      	movs	r7, #1
 8020e6a:	fbb1 fcfe 	udiv	ip, r1, lr
 8020e6e:	0c23      	lsrs	r3, r4, #16
 8020e70:	fb0e 111c 	mls	r1, lr, ip, r1
 8020e74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8020e78:	fb08 f10c 	mul.w	r1, r8, ip
 8020e7c:	4299      	cmp	r1, r3
 8020e7e:	d907      	bls.n	8020e90 <__udivmoddi4+0x124>
 8020e80:	18eb      	adds	r3, r5, r3
 8020e82:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8020e86:	d202      	bcs.n	8020e8e <__udivmoddi4+0x122>
 8020e88:	4299      	cmp	r1, r3
 8020e8a:	f200 80cd 	bhi.w	8021028 <__udivmoddi4+0x2bc>
 8020e8e:	4684      	mov	ip, r0
 8020e90:	1a59      	subs	r1, r3, r1
 8020e92:	b2a3      	uxth	r3, r4
 8020e94:	fbb1 f0fe 	udiv	r0, r1, lr
 8020e98:	fb0e 1410 	mls	r4, lr, r0, r1
 8020e9c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8020ea0:	fb08 f800 	mul.w	r8, r8, r0
 8020ea4:	45a0      	cmp	r8, r4
 8020ea6:	d907      	bls.n	8020eb8 <__udivmoddi4+0x14c>
 8020ea8:	192c      	adds	r4, r5, r4
 8020eaa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8020eae:	d202      	bcs.n	8020eb6 <__udivmoddi4+0x14a>
 8020eb0:	45a0      	cmp	r8, r4
 8020eb2:	f200 80b6 	bhi.w	8021022 <__udivmoddi4+0x2b6>
 8020eb6:	4618      	mov	r0, r3
 8020eb8:	eba4 0408 	sub.w	r4, r4, r8
 8020ebc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8020ec0:	e79f      	b.n	8020e02 <__udivmoddi4+0x96>
 8020ec2:	f1c7 0c20 	rsb	ip, r7, #32
 8020ec6:	40bb      	lsls	r3, r7
 8020ec8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8020ecc:	ea4e 0e03 	orr.w	lr, lr, r3
 8020ed0:	fa01 f407 	lsl.w	r4, r1, r7
 8020ed4:	fa20 f50c 	lsr.w	r5, r0, ip
 8020ed8:	fa21 f30c 	lsr.w	r3, r1, ip
 8020edc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8020ee0:	4325      	orrs	r5, r4
 8020ee2:	fbb3 f9f8 	udiv	r9, r3, r8
 8020ee6:	0c2c      	lsrs	r4, r5, #16
 8020ee8:	fb08 3319 	mls	r3, r8, r9, r3
 8020eec:	fa1f fa8e 	uxth.w	sl, lr
 8020ef0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8020ef4:	fb09 f40a 	mul.w	r4, r9, sl
 8020ef8:	429c      	cmp	r4, r3
 8020efa:	fa02 f207 	lsl.w	r2, r2, r7
 8020efe:	fa00 f107 	lsl.w	r1, r0, r7
 8020f02:	d90b      	bls.n	8020f1c <__udivmoddi4+0x1b0>
 8020f04:	eb1e 0303 	adds.w	r3, lr, r3
 8020f08:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8020f0c:	f080 8087 	bcs.w	802101e <__udivmoddi4+0x2b2>
 8020f10:	429c      	cmp	r4, r3
 8020f12:	f240 8084 	bls.w	802101e <__udivmoddi4+0x2b2>
 8020f16:	f1a9 0902 	sub.w	r9, r9, #2
 8020f1a:	4473      	add	r3, lr
 8020f1c:	1b1b      	subs	r3, r3, r4
 8020f1e:	b2ad      	uxth	r5, r5
 8020f20:	fbb3 f0f8 	udiv	r0, r3, r8
 8020f24:	fb08 3310 	mls	r3, r8, r0, r3
 8020f28:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8020f2c:	fb00 fa0a 	mul.w	sl, r0, sl
 8020f30:	45a2      	cmp	sl, r4
 8020f32:	d908      	bls.n	8020f46 <__udivmoddi4+0x1da>
 8020f34:	eb1e 0404 	adds.w	r4, lr, r4
 8020f38:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8020f3c:	d26b      	bcs.n	8021016 <__udivmoddi4+0x2aa>
 8020f3e:	45a2      	cmp	sl, r4
 8020f40:	d969      	bls.n	8021016 <__udivmoddi4+0x2aa>
 8020f42:	3802      	subs	r0, #2
 8020f44:	4474      	add	r4, lr
 8020f46:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8020f4a:	fba0 8902 	umull	r8, r9, r0, r2
 8020f4e:	eba4 040a 	sub.w	r4, r4, sl
 8020f52:	454c      	cmp	r4, r9
 8020f54:	46c2      	mov	sl, r8
 8020f56:	464b      	mov	r3, r9
 8020f58:	d354      	bcc.n	8021004 <__udivmoddi4+0x298>
 8020f5a:	d051      	beq.n	8021000 <__udivmoddi4+0x294>
 8020f5c:	2e00      	cmp	r6, #0
 8020f5e:	d069      	beq.n	8021034 <__udivmoddi4+0x2c8>
 8020f60:	ebb1 050a 	subs.w	r5, r1, sl
 8020f64:	eb64 0403 	sbc.w	r4, r4, r3
 8020f68:	fa04 fc0c 	lsl.w	ip, r4, ip
 8020f6c:	40fd      	lsrs	r5, r7
 8020f6e:	40fc      	lsrs	r4, r7
 8020f70:	ea4c 0505 	orr.w	r5, ip, r5
 8020f74:	e9c6 5400 	strd	r5, r4, [r6]
 8020f78:	2700      	movs	r7, #0
 8020f7a:	e747      	b.n	8020e0c <__udivmoddi4+0xa0>
 8020f7c:	f1c2 0320 	rsb	r3, r2, #32
 8020f80:	fa20 f703 	lsr.w	r7, r0, r3
 8020f84:	4095      	lsls	r5, r2
 8020f86:	fa01 f002 	lsl.w	r0, r1, r2
 8020f8a:	fa21 f303 	lsr.w	r3, r1, r3
 8020f8e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020f92:	4338      	orrs	r0, r7
 8020f94:	0c01      	lsrs	r1, r0, #16
 8020f96:	fbb3 f7fe 	udiv	r7, r3, lr
 8020f9a:	fa1f f885 	uxth.w	r8, r5
 8020f9e:	fb0e 3317 	mls	r3, lr, r7, r3
 8020fa2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020fa6:	fb07 f308 	mul.w	r3, r7, r8
 8020faa:	428b      	cmp	r3, r1
 8020fac:	fa04 f402 	lsl.w	r4, r4, r2
 8020fb0:	d907      	bls.n	8020fc2 <__udivmoddi4+0x256>
 8020fb2:	1869      	adds	r1, r5, r1
 8020fb4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8020fb8:	d22f      	bcs.n	802101a <__udivmoddi4+0x2ae>
 8020fba:	428b      	cmp	r3, r1
 8020fbc:	d92d      	bls.n	802101a <__udivmoddi4+0x2ae>
 8020fbe:	3f02      	subs	r7, #2
 8020fc0:	4429      	add	r1, r5
 8020fc2:	1acb      	subs	r3, r1, r3
 8020fc4:	b281      	uxth	r1, r0
 8020fc6:	fbb3 f0fe 	udiv	r0, r3, lr
 8020fca:	fb0e 3310 	mls	r3, lr, r0, r3
 8020fce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020fd2:	fb00 f308 	mul.w	r3, r0, r8
 8020fd6:	428b      	cmp	r3, r1
 8020fd8:	d907      	bls.n	8020fea <__udivmoddi4+0x27e>
 8020fda:	1869      	adds	r1, r5, r1
 8020fdc:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8020fe0:	d217      	bcs.n	8021012 <__udivmoddi4+0x2a6>
 8020fe2:	428b      	cmp	r3, r1
 8020fe4:	d915      	bls.n	8021012 <__udivmoddi4+0x2a6>
 8020fe6:	3802      	subs	r0, #2
 8020fe8:	4429      	add	r1, r5
 8020fea:	1ac9      	subs	r1, r1, r3
 8020fec:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8020ff0:	e73b      	b.n	8020e6a <__udivmoddi4+0xfe>
 8020ff2:	4637      	mov	r7, r6
 8020ff4:	4630      	mov	r0, r6
 8020ff6:	e709      	b.n	8020e0c <__udivmoddi4+0xa0>
 8020ff8:	4607      	mov	r7, r0
 8020ffa:	e6e7      	b.n	8020dcc <__udivmoddi4+0x60>
 8020ffc:	4618      	mov	r0, r3
 8020ffe:	e6fb      	b.n	8020df8 <__udivmoddi4+0x8c>
 8021000:	4541      	cmp	r1, r8
 8021002:	d2ab      	bcs.n	8020f5c <__udivmoddi4+0x1f0>
 8021004:	ebb8 0a02 	subs.w	sl, r8, r2
 8021008:	eb69 020e 	sbc.w	r2, r9, lr
 802100c:	3801      	subs	r0, #1
 802100e:	4613      	mov	r3, r2
 8021010:	e7a4      	b.n	8020f5c <__udivmoddi4+0x1f0>
 8021012:	4660      	mov	r0, ip
 8021014:	e7e9      	b.n	8020fea <__udivmoddi4+0x27e>
 8021016:	4618      	mov	r0, r3
 8021018:	e795      	b.n	8020f46 <__udivmoddi4+0x1da>
 802101a:	4667      	mov	r7, ip
 802101c:	e7d1      	b.n	8020fc2 <__udivmoddi4+0x256>
 802101e:	4681      	mov	r9, r0
 8021020:	e77c      	b.n	8020f1c <__udivmoddi4+0x1b0>
 8021022:	3802      	subs	r0, #2
 8021024:	442c      	add	r4, r5
 8021026:	e747      	b.n	8020eb8 <__udivmoddi4+0x14c>
 8021028:	f1ac 0c02 	sub.w	ip, ip, #2
 802102c:	442b      	add	r3, r5
 802102e:	e72f      	b.n	8020e90 <__udivmoddi4+0x124>
 8021030:	4638      	mov	r0, r7
 8021032:	e708      	b.n	8020e46 <__udivmoddi4+0xda>
 8021034:	4637      	mov	r7, r6
 8021036:	e6e9      	b.n	8020e0c <__udivmoddi4+0xa0>

08021038 <__aeabi_idiv0>:
 8021038:	4770      	bx	lr
 802103a:	bf00      	nop

0802103c <BAT_DMA_Init>:

/* Public functions declaration ------------------------------------------------*/
static uint16_t MovingAverage(uint16_t *pBuffer, uint16_t len, uint16_t value);

/* Public functions implementation ---------------------------------------------*/
void BAT_DMA_Init(void) {
 802103c:	b580      	push	{r7, lr}
 802103e:	af00      	add	r7, sp, #0
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*) DMA_BUFFER, DMA_SZ);
 8021040:	2232      	movs	r2, #50	; 0x32
 8021042:	4903      	ldr	r1, [pc, #12]	; (8021050 <BAT_DMA_Init+0x14>)
 8021044:	4803      	ldr	r0, [pc, #12]	; (8021054 <BAT_DMA_Init+0x18>)
 8021046:	f00b f9a9 	bl	802c39c <HAL_ADC_Start_DMA>
}
 802104a:	bf00      	nop
 802104c:	bd80      	pop	{r7, pc}
 802104e:	bf00      	nop
 8021050:	200004b8 	.word	0x200004b8
 8021054:	200086b8 	.word	0x200086b8

08021058 <HAL_ADC_ConvHalfCpltCallback>:
    LOG_Str("Battery:Voltage = ");
    LOG_Int(BACKUP_VOLTAGE);
    LOG_StrLn(" mV");
}

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8021058:	b580      	push	{r7, lr}
 802105a:	b084      	sub	sp, #16
 802105c:	af00      	add	r7, sp, #0
 802105e:	6078      	str	r0, [r7, #4]
    uint16_t i;
    uint32_t temp = 0;
 8021060:	2300      	movs	r3, #0
 8021062:	60bb      	str	r3, [r7, #8]

    // sum all buffer sample
    for (i = 0; i < (DMA_SZ / 2); i++) {
 8021064:	2300      	movs	r3, #0
 8021066:	81fb      	strh	r3, [r7, #14]
 8021068:	e00a      	b.n	8021080 <HAL_ADC_ConvHalfCpltCallback+0x28>
        temp += DMA_BUFFER[i];
 802106a:	89fb      	ldrh	r3, [r7, #14]
 802106c:	4a0f      	ldr	r2, [pc, #60]	; (80210ac <HAL_ADC_ConvHalfCpltCallback+0x54>)
 802106e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8021072:	461a      	mov	r2, r3
 8021074:	68bb      	ldr	r3, [r7, #8]
 8021076:	4413      	add	r3, r2
 8021078:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < (DMA_SZ / 2); i++) {
 802107a:	89fb      	ldrh	r3, [r7, #14]
 802107c:	3301      	adds	r3, #1
 802107e:	81fb      	strh	r3, [r7, #14]
 8021080:	89fb      	ldrh	r3, [r7, #14]
 8021082:	2b18      	cmp	r3, #24
 8021084:	d9f1      	bls.n	802106a <HAL_ADC_ConvHalfCpltCallback+0x12>
    }
    // calculate the average
    temp = temp / (DMA_SZ / 2);
 8021086:	68bb      	ldr	r3, [r7, #8]
 8021088:	4a09      	ldr	r2, [pc, #36]	; (80210b0 <HAL_ADC_ConvHalfCpltCallback+0x58>)
 802108a:	fba2 2303 	umull	r2, r3, r2, r3
 802108e:	08db      	lsrs	r3, r3, #3
 8021090:	60bb      	str	r3, [r7, #8]

    // calculate the moving average
    MovingAverage(AVERAGE_BUFFER, AVERAGE_SZ, temp);
 8021092:	68bb      	ldr	r3, [r7, #8]
 8021094:	b29b      	uxth	r3, r3
 8021096:	461a      	mov	r2, r3
 8021098:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 802109c:	4805      	ldr	r0, [pc, #20]	; (80210b4 <HAL_ADC_ConvHalfCpltCallback+0x5c>)
 802109e:	f000 f857 	bl	8021150 <MovingAverage>
}
 80210a2:	bf00      	nop
 80210a4:	3710      	adds	r7, #16
 80210a6:	46bd      	mov	sp, r7
 80210a8:	bd80      	pop	{r7, pc}
 80210aa:	bf00      	nop
 80210ac:	200004b8 	.word	0x200004b8
 80210b0:	51eb851f 	.word	0x51eb851f
 80210b4:	2000051c 	.word	0x2000051c

080210b8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80210b8:	b580      	push	{r7, lr}
 80210ba:	b084      	sub	sp, #16
 80210bc:	af00      	add	r7, sp, #0
 80210be:	6078      	str	r0, [r7, #4]
    uint16_t i;
    uint32_t temp = 0;
 80210c0:	2300      	movs	r3, #0
 80210c2:	60bb      	str	r3, [r7, #8]

    // sum all buffer sample
    for (i = ((DMA_SZ / 2) - 1); i < DMA_SZ; i++) {
 80210c4:	2318      	movs	r3, #24
 80210c6:	81fb      	strh	r3, [r7, #14]
 80210c8:	e00a      	b.n	80210e0 <HAL_ADC_ConvCpltCallback+0x28>
        temp += DMA_BUFFER[i];
 80210ca:	89fb      	ldrh	r3, [r7, #14]
 80210cc:	4a1a      	ldr	r2, [pc, #104]	; (8021138 <HAL_ADC_ConvCpltCallback+0x80>)
 80210ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80210d2:	461a      	mov	r2, r3
 80210d4:	68bb      	ldr	r3, [r7, #8]
 80210d6:	4413      	add	r3, r2
 80210d8:	60bb      	str	r3, [r7, #8]
    for (i = ((DMA_SZ / 2) - 1); i < DMA_SZ; i++) {
 80210da:	89fb      	ldrh	r3, [r7, #14]
 80210dc:	3301      	adds	r3, #1
 80210de:	81fb      	strh	r3, [r7, #14]
 80210e0:	89fb      	ldrh	r3, [r7, #14]
 80210e2:	2b31      	cmp	r3, #49	; 0x31
 80210e4:	d9f1      	bls.n	80210ca <HAL_ADC_ConvCpltCallback+0x12>
    }
    // calculate the average
    temp = temp / (DMA_SZ / 2);
 80210e6:	68bb      	ldr	r3, [r7, #8]
 80210e8:	4a14      	ldr	r2, [pc, #80]	; (802113c <HAL_ADC_ConvCpltCallback+0x84>)
 80210ea:	fba2 2303 	umull	r2, r3, r2, r3
 80210ee:	08db      	lsrs	r3, r3, #3
 80210f0:	60bb      	str	r3, [r7, #8]

    // calculate the moving average
    temp = MovingAverage(AVERAGE_BUFFER, AVERAGE_SZ, temp);
 80210f2:	68bb      	ldr	r3, [r7, #8]
 80210f4:	b29b      	uxth	r3, r3
 80210f6:	461a      	mov	r2, r3
 80210f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80210fc:	4810      	ldr	r0, [pc, #64]	; (8021140 <HAL_ADC_ConvCpltCallback+0x88>)
 80210fe:	f000 f827 	bl	8021150 <MovingAverage>
 8021102:	4603      	mov	r3, r0
 8021104:	60bb      	str	r3, [r7, #8]
    // change to battery value
    BACKUP_VOLTAGE = (temp * BAT_MAX_VOLTAGE) / ADC_MAX_VALUE;
 8021106:	68bb      	ldr	r3, [r7, #8]
 8021108:	ee07 3a90 	vmov	s15, r3
 802110c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8021110:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8021144 <HAL_ADC_ConvCpltCallback+0x8c>
 8021114:	ee27 7a87 	vmul.f32	s14, s15, s14
 8021118:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8021148 <HAL_ADC_ConvCpltCallback+0x90>
 802111c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8021120:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8021124:	ee17 3a90 	vmov	r3, s15
 8021128:	b29a      	uxth	r2, r3
 802112a:	4b08      	ldr	r3, [pc, #32]	; (802114c <HAL_ADC_ConvCpltCallback+0x94>)
 802112c:	801a      	strh	r2, [r3, #0]
}
 802112e:	bf00      	nop
 8021130:	3710      	adds	r7, #16
 8021132:	46bd      	mov	sp, r7
 8021134:	bd80      	pop	{r7, pc}
 8021136:	bf00      	nop
 8021138:	200004b8 	.word	0x200004b8
 802113c:	51eb851f 	.word	0x51eb851f
 8021140:	2000051c 	.word	0x2000051c
 8021144:	45834000 	.word	0x45834000
 8021148:	457ff000 	.word	0x457ff000
 802114c:	200004b4 	.word	0x200004b4

08021150 <MovingAverage>:

/* Private functions implementation ---------------------------------------------*/
static uint16_t MovingAverage(uint16_t *pBuffer, uint16_t len, uint16_t value) {
 8021150:	b480      	push	{r7}
 8021152:	b083      	sub	sp, #12
 8021154:	af00      	add	r7, sp, #0
 8021156:	6078      	str	r0, [r7, #4]
 8021158:	460b      	mov	r3, r1
 802115a:	807b      	strh	r3, [r7, #2]
 802115c:	4613      	mov	r3, r2
 802115e:	803b      	strh	r3, [r7, #0]
    static uint32_t sum = 0, pos = 0;
    static uint16_t length = 0;

    //Subtract the oldest number from the prev sum, add the new number
    sum = sum - pBuffer[pos] + value;
 8021160:	4b1c      	ldr	r3, [pc, #112]	; (80211d4 <MovingAverage+0x84>)
 8021162:	681b      	ldr	r3, [r3, #0]
 8021164:	4a1c      	ldr	r2, [pc, #112]	; (80211d8 <MovingAverage+0x88>)
 8021166:	6812      	ldr	r2, [r2, #0]
 8021168:	0052      	lsls	r2, r2, #1
 802116a:	6879      	ldr	r1, [r7, #4]
 802116c:	440a      	add	r2, r1
 802116e:	8812      	ldrh	r2, [r2, #0]
 8021170:	1a9a      	subs	r2, r3, r2
 8021172:	883b      	ldrh	r3, [r7, #0]
 8021174:	4413      	add	r3, r2
 8021176:	4a17      	ldr	r2, [pc, #92]	; (80211d4 <MovingAverage+0x84>)
 8021178:	6013      	str	r3, [r2, #0]
    //Assign the nextNum to the position in the array
    pBuffer[pos] = value;
 802117a:	4b17      	ldr	r3, [pc, #92]	; (80211d8 <MovingAverage+0x88>)
 802117c:	681b      	ldr	r3, [r3, #0]
 802117e:	005b      	lsls	r3, r3, #1
 8021180:	687a      	ldr	r2, [r7, #4]
 8021182:	4413      	add	r3, r2
 8021184:	883a      	ldrh	r2, [r7, #0]
 8021186:	801a      	strh	r2, [r3, #0]
    //Increment position
    pos++;
 8021188:	4b13      	ldr	r3, [pc, #76]	; (80211d8 <MovingAverage+0x88>)
 802118a:	681b      	ldr	r3, [r3, #0]
 802118c:	3301      	adds	r3, #1
 802118e:	4a12      	ldr	r2, [pc, #72]	; (80211d8 <MovingAverage+0x88>)
 8021190:	6013      	str	r3, [r2, #0]
    if (pos >= len) {
 8021192:	887a      	ldrh	r2, [r7, #2]
 8021194:	4b10      	ldr	r3, [pc, #64]	; (80211d8 <MovingAverage+0x88>)
 8021196:	681b      	ldr	r3, [r3, #0]
 8021198:	429a      	cmp	r2, r3
 802119a:	d802      	bhi.n	80211a2 <MovingAverage+0x52>
        pos = 0;
 802119c:	4b0e      	ldr	r3, [pc, #56]	; (80211d8 <MovingAverage+0x88>)
 802119e:	2200      	movs	r2, #0
 80211a0:	601a      	str	r2, [r3, #0]
    }
    // calculate filled array
    if (length < len) {
 80211a2:	4b0e      	ldr	r3, [pc, #56]	; (80211dc <MovingAverage+0x8c>)
 80211a4:	881b      	ldrh	r3, [r3, #0]
 80211a6:	887a      	ldrh	r2, [r7, #2]
 80211a8:	429a      	cmp	r2, r3
 80211aa:	d905      	bls.n	80211b8 <MovingAverage+0x68>
        length++;
 80211ac:	4b0b      	ldr	r3, [pc, #44]	; (80211dc <MovingAverage+0x8c>)
 80211ae:	881b      	ldrh	r3, [r3, #0]
 80211b0:	3301      	adds	r3, #1
 80211b2:	b29a      	uxth	r2, r3
 80211b4:	4b09      	ldr	r3, [pc, #36]	; (80211dc <MovingAverage+0x8c>)
 80211b6:	801a      	strh	r2, [r3, #0]
    }
    //return the average
    return sum / length;
 80211b8:	4b06      	ldr	r3, [pc, #24]	; (80211d4 <MovingAverage+0x84>)
 80211ba:	681b      	ldr	r3, [r3, #0]
 80211bc:	4a07      	ldr	r2, [pc, #28]	; (80211dc <MovingAverage+0x8c>)
 80211be:	8812      	ldrh	r2, [r2, #0]
 80211c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80211c4:	b29b      	uxth	r3, r3
}
 80211c6:	4618      	mov	r0, r3
 80211c8:	370c      	adds	r7, #12
 80211ca:	46bd      	mov	sp, r7
 80211cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80211d0:	4770      	bx	lr
 80211d2:	bf00      	nop
 80211d4:	20000cec 	.word	0x20000cec
 80211d8:	20000cf0 	.word	0x20000cf0
 80211dc:	20000cf4 	.word	0x20000cf4

080211e0 <FINGER_USART_IrqHandler>:
/* Private functions implementation -------------------------------------------*/
static void FINGER_Check_Buffer(void);
static void FINGER_Fill_Buffer(const void *data, size_t len);

/* Public functions implementation ---------------------------------------------*/
void FINGER_USART_IrqHandler(void) {
 80211e0:	b580      	push	{r7, lr}
 80211e2:	b082      	sub	sp, #8
 80211e4:	af00      	add	r7, sp, #0
    /* if Idle flag is set */
    if (__HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) {
 80211e6:	4b0c      	ldr	r3, [pc, #48]	; (8021218 <FINGER_USART_IrqHandler+0x38>)
 80211e8:	681b      	ldr	r3, [r3, #0]
 80211ea:	681b      	ldr	r3, [r3, #0]
 80211ec:	f003 0310 	and.w	r3, r3, #16
 80211f0:	2b10      	cmp	r3, #16
 80211f2:	d10c      	bne.n	802120e <FINGER_USART_IrqHandler+0x2e>
        /* Clear idle flag */
        __HAL_UART_CLEAR_IDLEFLAG(&huart4);
 80211f4:	2300      	movs	r3, #0
 80211f6:	607b      	str	r3, [r7, #4]
 80211f8:	4b07      	ldr	r3, [pc, #28]	; (8021218 <FINGER_USART_IrqHandler+0x38>)
 80211fa:	681b      	ldr	r3, [r3, #0]
 80211fc:	681b      	ldr	r3, [r3, #0]
 80211fe:	607b      	str	r3, [r7, #4]
 8021200:	4b05      	ldr	r3, [pc, #20]	; (8021218 <FINGER_USART_IrqHandler+0x38>)
 8021202:	681b      	ldr	r3, [r3, #0]
 8021204:	685b      	ldr	r3, [r3, #4]
 8021206:	607b      	str	r3, [r7, #4]
 8021208:	687b      	ldr	r3, [r7, #4]

        FINGER_Check_Buffer();
 802120a:	f001 f923 	bl	8022454 <FINGER_Check_Buffer>
    }
}
 802120e:	bf00      	nop
 8021210:	3708      	adds	r7, #8
 8021212:	46bd      	mov	sp, r7
 8021214:	bd80      	pop	{r7, pc}
 8021216:	bf00      	nop
 8021218:	20008850 	.word	0x20008850

0802121c <FINGER_DMA_IrqHandler>:

void FINGER_DMA_IrqHandler(void) {
 802121c:	b580      	push	{r7, lr}
 802121e:	af00      	add	r7, sp, #0
    // if the source is HT
    if (__HAL_DMA_GET_IT_SOURCE(&hdma_uart4_rx, DMA_IT_HT)) {
 8021220:	4b9a      	ldr	r3, [pc, #616]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021222:	681b      	ldr	r3, [r3, #0]
 8021224:	681b      	ldr	r3, [r3, #0]
 8021226:	f003 0308 	and.w	r3, r3, #8
 802122a:	2b00      	cmp	r3, #0
 802122c:	f000 81bc 	beq.w	80215a8 <FINGER_DMA_IrqHandler+0x38c>
        /* Clear HT flag */
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_HT_FLAG_INDEX(&hdma_uart4_rx));
 8021230:	4b96      	ldr	r3, [pc, #600]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021232:	681b      	ldr	r3, [r3, #0]
 8021234:	461a      	mov	r2, r3
 8021236:	4b96      	ldr	r3, [pc, #600]	; (8021490 <FINGER_DMA_IrqHandler+0x274>)
 8021238:	429a      	cmp	r2, r3
 802123a:	d960      	bls.n	80212fe <FINGER_DMA_IrqHandler+0xe2>
 802123c:	4b93      	ldr	r3, [pc, #588]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802123e:	681b      	ldr	r3, [r3, #0]
 8021240:	4a94      	ldr	r2, [pc, #592]	; (8021494 <FINGER_DMA_IrqHandler+0x278>)
 8021242:	4293      	cmp	r3, r2
 8021244:	d057      	beq.n	80212f6 <FINGER_DMA_IrqHandler+0xda>
 8021246:	4b91      	ldr	r3, [pc, #580]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021248:	681b      	ldr	r3, [r3, #0]
 802124a:	4a93      	ldr	r2, [pc, #588]	; (8021498 <FINGER_DMA_IrqHandler+0x27c>)
 802124c:	4293      	cmp	r3, r2
 802124e:	d050      	beq.n	80212f2 <FINGER_DMA_IrqHandler+0xd6>
 8021250:	4b8e      	ldr	r3, [pc, #568]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021252:	681b      	ldr	r3, [r3, #0]
 8021254:	4a91      	ldr	r2, [pc, #580]	; (802149c <FINGER_DMA_IrqHandler+0x280>)
 8021256:	4293      	cmp	r3, r2
 8021258:	d049      	beq.n	80212ee <FINGER_DMA_IrqHandler+0xd2>
 802125a:	4b8c      	ldr	r3, [pc, #560]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802125c:	681b      	ldr	r3, [r3, #0]
 802125e:	4a90      	ldr	r2, [pc, #576]	; (80214a0 <FINGER_DMA_IrqHandler+0x284>)
 8021260:	4293      	cmp	r3, r2
 8021262:	d042      	beq.n	80212ea <FINGER_DMA_IrqHandler+0xce>
 8021264:	4b89      	ldr	r3, [pc, #548]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021266:	681b      	ldr	r3, [r3, #0]
 8021268:	4a8e      	ldr	r2, [pc, #568]	; (80214a4 <FINGER_DMA_IrqHandler+0x288>)
 802126a:	4293      	cmp	r3, r2
 802126c:	d03a      	beq.n	80212e4 <FINGER_DMA_IrqHandler+0xc8>
 802126e:	4b87      	ldr	r3, [pc, #540]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021270:	681b      	ldr	r3, [r3, #0]
 8021272:	4a8d      	ldr	r2, [pc, #564]	; (80214a8 <FINGER_DMA_IrqHandler+0x28c>)
 8021274:	4293      	cmp	r3, r2
 8021276:	d032      	beq.n	80212de <FINGER_DMA_IrqHandler+0xc2>
 8021278:	4b84      	ldr	r3, [pc, #528]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802127a:	681b      	ldr	r3, [r3, #0]
 802127c:	4a8b      	ldr	r2, [pc, #556]	; (80214ac <FINGER_DMA_IrqHandler+0x290>)
 802127e:	4293      	cmp	r3, r2
 8021280:	d02a      	beq.n	80212d8 <FINGER_DMA_IrqHandler+0xbc>
 8021282:	4b82      	ldr	r3, [pc, #520]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021284:	681b      	ldr	r3, [r3, #0]
 8021286:	4a8a      	ldr	r2, [pc, #552]	; (80214b0 <FINGER_DMA_IrqHandler+0x294>)
 8021288:	4293      	cmp	r3, r2
 802128a:	d022      	beq.n	80212d2 <FINGER_DMA_IrqHandler+0xb6>
 802128c:	4b7f      	ldr	r3, [pc, #508]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802128e:	681b      	ldr	r3, [r3, #0]
 8021290:	4a88      	ldr	r2, [pc, #544]	; (80214b4 <FINGER_DMA_IrqHandler+0x298>)
 8021292:	4293      	cmp	r3, r2
 8021294:	d01a      	beq.n	80212cc <FINGER_DMA_IrqHandler+0xb0>
 8021296:	4b7d      	ldr	r3, [pc, #500]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021298:	681b      	ldr	r3, [r3, #0]
 802129a:	4a87      	ldr	r2, [pc, #540]	; (80214b8 <FINGER_DMA_IrqHandler+0x29c>)
 802129c:	4293      	cmp	r3, r2
 802129e:	d012      	beq.n	80212c6 <FINGER_DMA_IrqHandler+0xaa>
 80212a0:	4b7a      	ldr	r3, [pc, #488]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80212a2:	681b      	ldr	r3, [r3, #0]
 80212a4:	4a85      	ldr	r2, [pc, #532]	; (80214bc <FINGER_DMA_IrqHandler+0x2a0>)
 80212a6:	4293      	cmp	r3, r2
 80212a8:	d00a      	beq.n	80212c0 <FINGER_DMA_IrqHandler+0xa4>
 80212aa:	4b78      	ldr	r3, [pc, #480]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80212ac:	681b      	ldr	r3, [r3, #0]
 80212ae:	4a84      	ldr	r2, [pc, #528]	; (80214c0 <FINGER_DMA_IrqHandler+0x2a4>)
 80212b0:	4293      	cmp	r3, r2
 80212b2:	d102      	bne.n	80212ba <FINGER_DMA_IrqHandler+0x9e>
 80212b4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80212b8:	e01e      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212ba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80212be:	e01b      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80212c4:	e018      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212c6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80212ca:	e015      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80212d0:	e012      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80212d6:	e00f      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80212dc:	e00c      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80212e2:	e009      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80212e8:	e006      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212ea:	2310      	movs	r3, #16
 80212ec:	e004      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212ee:	2310      	movs	r3, #16
 80212f0:	e002      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212f2:	2310      	movs	r3, #16
 80212f4:	e000      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212f6:	2310      	movs	r3, #16
 80212f8:	4a72      	ldr	r2, [pc, #456]	; (80214c4 <FINGER_DMA_IrqHandler+0x2a8>)
 80212fa:	60d3      	str	r3, [r2, #12]
 80212fc:	e150      	b.n	80215a0 <FINGER_DMA_IrqHandler+0x384>
 80212fe:	4b63      	ldr	r3, [pc, #396]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021300:	681b      	ldr	r3, [r3, #0]
 8021302:	461a      	mov	r2, r3
 8021304:	4b70      	ldr	r3, [pc, #448]	; (80214c8 <FINGER_DMA_IrqHandler+0x2ac>)
 8021306:	429a      	cmp	r2, r3
 8021308:	d960      	bls.n	80213cc <FINGER_DMA_IrqHandler+0x1b0>
 802130a:	4b60      	ldr	r3, [pc, #384]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802130c:	681b      	ldr	r3, [r3, #0]
 802130e:	4a61      	ldr	r2, [pc, #388]	; (8021494 <FINGER_DMA_IrqHandler+0x278>)
 8021310:	4293      	cmp	r3, r2
 8021312:	d057      	beq.n	80213c4 <FINGER_DMA_IrqHandler+0x1a8>
 8021314:	4b5d      	ldr	r3, [pc, #372]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021316:	681b      	ldr	r3, [r3, #0]
 8021318:	4a5f      	ldr	r2, [pc, #380]	; (8021498 <FINGER_DMA_IrqHandler+0x27c>)
 802131a:	4293      	cmp	r3, r2
 802131c:	d050      	beq.n	80213c0 <FINGER_DMA_IrqHandler+0x1a4>
 802131e:	4b5b      	ldr	r3, [pc, #364]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021320:	681b      	ldr	r3, [r3, #0]
 8021322:	4a5e      	ldr	r2, [pc, #376]	; (802149c <FINGER_DMA_IrqHandler+0x280>)
 8021324:	4293      	cmp	r3, r2
 8021326:	d049      	beq.n	80213bc <FINGER_DMA_IrqHandler+0x1a0>
 8021328:	4b58      	ldr	r3, [pc, #352]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802132a:	681b      	ldr	r3, [r3, #0]
 802132c:	4a5c      	ldr	r2, [pc, #368]	; (80214a0 <FINGER_DMA_IrqHandler+0x284>)
 802132e:	4293      	cmp	r3, r2
 8021330:	d042      	beq.n	80213b8 <FINGER_DMA_IrqHandler+0x19c>
 8021332:	4b56      	ldr	r3, [pc, #344]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021334:	681b      	ldr	r3, [r3, #0]
 8021336:	4a5b      	ldr	r2, [pc, #364]	; (80214a4 <FINGER_DMA_IrqHandler+0x288>)
 8021338:	4293      	cmp	r3, r2
 802133a:	d03a      	beq.n	80213b2 <FINGER_DMA_IrqHandler+0x196>
 802133c:	4b53      	ldr	r3, [pc, #332]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802133e:	681b      	ldr	r3, [r3, #0]
 8021340:	4a59      	ldr	r2, [pc, #356]	; (80214a8 <FINGER_DMA_IrqHandler+0x28c>)
 8021342:	4293      	cmp	r3, r2
 8021344:	d032      	beq.n	80213ac <FINGER_DMA_IrqHandler+0x190>
 8021346:	4b51      	ldr	r3, [pc, #324]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021348:	681b      	ldr	r3, [r3, #0]
 802134a:	4a58      	ldr	r2, [pc, #352]	; (80214ac <FINGER_DMA_IrqHandler+0x290>)
 802134c:	4293      	cmp	r3, r2
 802134e:	d02a      	beq.n	80213a6 <FINGER_DMA_IrqHandler+0x18a>
 8021350:	4b4e      	ldr	r3, [pc, #312]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021352:	681b      	ldr	r3, [r3, #0]
 8021354:	4a56      	ldr	r2, [pc, #344]	; (80214b0 <FINGER_DMA_IrqHandler+0x294>)
 8021356:	4293      	cmp	r3, r2
 8021358:	d022      	beq.n	80213a0 <FINGER_DMA_IrqHandler+0x184>
 802135a:	4b4c      	ldr	r3, [pc, #304]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802135c:	681b      	ldr	r3, [r3, #0]
 802135e:	4a55      	ldr	r2, [pc, #340]	; (80214b4 <FINGER_DMA_IrqHandler+0x298>)
 8021360:	4293      	cmp	r3, r2
 8021362:	d01a      	beq.n	802139a <FINGER_DMA_IrqHandler+0x17e>
 8021364:	4b49      	ldr	r3, [pc, #292]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021366:	681b      	ldr	r3, [r3, #0]
 8021368:	4a53      	ldr	r2, [pc, #332]	; (80214b8 <FINGER_DMA_IrqHandler+0x29c>)
 802136a:	4293      	cmp	r3, r2
 802136c:	d012      	beq.n	8021394 <FINGER_DMA_IrqHandler+0x178>
 802136e:	4b47      	ldr	r3, [pc, #284]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021370:	681b      	ldr	r3, [r3, #0]
 8021372:	4a52      	ldr	r2, [pc, #328]	; (80214bc <FINGER_DMA_IrqHandler+0x2a0>)
 8021374:	4293      	cmp	r3, r2
 8021376:	d00a      	beq.n	802138e <FINGER_DMA_IrqHandler+0x172>
 8021378:	4b44      	ldr	r3, [pc, #272]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802137a:	681b      	ldr	r3, [r3, #0]
 802137c:	4a50      	ldr	r2, [pc, #320]	; (80214c0 <FINGER_DMA_IrqHandler+0x2a4>)
 802137e:	4293      	cmp	r3, r2
 8021380:	d102      	bne.n	8021388 <FINGER_DMA_IrqHandler+0x16c>
 8021382:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021386:	e01e      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 8021388:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 802138c:	e01b      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 802138e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021392:	e018      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 8021394:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021398:	e015      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 802139a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802139e:	e012      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213a4:	e00f      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213aa:	e00c      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213b0:	e009      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213b6:	e006      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213b8:	2310      	movs	r3, #16
 80213ba:	e004      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213bc:	2310      	movs	r3, #16
 80213be:	e002      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213c0:	2310      	movs	r3, #16
 80213c2:	e000      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213c4:	2310      	movs	r3, #16
 80213c6:	4a3f      	ldr	r2, [pc, #252]	; (80214c4 <FINGER_DMA_IrqHandler+0x2a8>)
 80213c8:	6093      	str	r3, [r2, #8]
 80213ca:	e0e9      	b.n	80215a0 <FINGER_DMA_IrqHandler+0x384>
 80213cc:	4b2f      	ldr	r3, [pc, #188]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213ce:	681b      	ldr	r3, [r3, #0]
 80213d0:	461a      	mov	r2, r3
 80213d2:	4b3e      	ldr	r3, [pc, #248]	; (80214cc <FINGER_DMA_IrqHandler+0x2b0>)
 80213d4:	429a      	cmp	r2, r3
 80213d6:	f240 8083 	bls.w	80214e0 <FINGER_DMA_IrqHandler+0x2c4>
 80213da:	4b2c      	ldr	r3, [pc, #176]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213dc:	681b      	ldr	r3, [r3, #0]
 80213de:	4a2d      	ldr	r2, [pc, #180]	; (8021494 <FINGER_DMA_IrqHandler+0x278>)
 80213e0:	4293      	cmp	r3, r2
 80213e2:	d079      	beq.n	80214d8 <FINGER_DMA_IrqHandler+0x2bc>
 80213e4:	4b29      	ldr	r3, [pc, #164]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213e6:	681b      	ldr	r3, [r3, #0]
 80213e8:	4a2b      	ldr	r2, [pc, #172]	; (8021498 <FINGER_DMA_IrqHandler+0x27c>)
 80213ea:	4293      	cmp	r3, r2
 80213ec:	d072      	beq.n	80214d4 <FINGER_DMA_IrqHandler+0x2b8>
 80213ee:	4b27      	ldr	r3, [pc, #156]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213f0:	681b      	ldr	r3, [r3, #0]
 80213f2:	4a2a      	ldr	r2, [pc, #168]	; (802149c <FINGER_DMA_IrqHandler+0x280>)
 80213f4:	4293      	cmp	r3, r2
 80213f6:	d06b      	beq.n	80214d0 <FINGER_DMA_IrqHandler+0x2b4>
 80213f8:	4b24      	ldr	r3, [pc, #144]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213fa:	681b      	ldr	r3, [r3, #0]
 80213fc:	4a28      	ldr	r2, [pc, #160]	; (80214a0 <FINGER_DMA_IrqHandler+0x284>)
 80213fe:	4293      	cmp	r3, r2
 8021400:	d042      	beq.n	8021488 <FINGER_DMA_IrqHandler+0x26c>
 8021402:	4b22      	ldr	r3, [pc, #136]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021404:	681b      	ldr	r3, [r3, #0]
 8021406:	4a27      	ldr	r2, [pc, #156]	; (80214a4 <FINGER_DMA_IrqHandler+0x288>)
 8021408:	4293      	cmp	r3, r2
 802140a:	d03a      	beq.n	8021482 <FINGER_DMA_IrqHandler+0x266>
 802140c:	4b1f      	ldr	r3, [pc, #124]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802140e:	681b      	ldr	r3, [r3, #0]
 8021410:	4a25      	ldr	r2, [pc, #148]	; (80214a8 <FINGER_DMA_IrqHandler+0x28c>)
 8021412:	4293      	cmp	r3, r2
 8021414:	d032      	beq.n	802147c <FINGER_DMA_IrqHandler+0x260>
 8021416:	4b1d      	ldr	r3, [pc, #116]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021418:	681b      	ldr	r3, [r3, #0]
 802141a:	4a24      	ldr	r2, [pc, #144]	; (80214ac <FINGER_DMA_IrqHandler+0x290>)
 802141c:	4293      	cmp	r3, r2
 802141e:	d02a      	beq.n	8021476 <FINGER_DMA_IrqHandler+0x25a>
 8021420:	4b1a      	ldr	r3, [pc, #104]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021422:	681b      	ldr	r3, [r3, #0]
 8021424:	4a22      	ldr	r2, [pc, #136]	; (80214b0 <FINGER_DMA_IrqHandler+0x294>)
 8021426:	4293      	cmp	r3, r2
 8021428:	d022      	beq.n	8021470 <FINGER_DMA_IrqHandler+0x254>
 802142a:	4b18      	ldr	r3, [pc, #96]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802142c:	681b      	ldr	r3, [r3, #0]
 802142e:	4a21      	ldr	r2, [pc, #132]	; (80214b4 <FINGER_DMA_IrqHandler+0x298>)
 8021430:	4293      	cmp	r3, r2
 8021432:	d01a      	beq.n	802146a <FINGER_DMA_IrqHandler+0x24e>
 8021434:	4b15      	ldr	r3, [pc, #84]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021436:	681b      	ldr	r3, [r3, #0]
 8021438:	4a1f      	ldr	r2, [pc, #124]	; (80214b8 <FINGER_DMA_IrqHandler+0x29c>)
 802143a:	4293      	cmp	r3, r2
 802143c:	d012      	beq.n	8021464 <FINGER_DMA_IrqHandler+0x248>
 802143e:	4b13      	ldr	r3, [pc, #76]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021440:	681b      	ldr	r3, [r3, #0]
 8021442:	4a1e      	ldr	r2, [pc, #120]	; (80214bc <FINGER_DMA_IrqHandler+0x2a0>)
 8021444:	4293      	cmp	r3, r2
 8021446:	d00a      	beq.n	802145e <FINGER_DMA_IrqHandler+0x242>
 8021448:	4b10      	ldr	r3, [pc, #64]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802144a:	681b      	ldr	r3, [r3, #0]
 802144c:	4a1c      	ldr	r2, [pc, #112]	; (80214c0 <FINGER_DMA_IrqHandler+0x2a4>)
 802144e:	4293      	cmp	r3, r2
 8021450:	d102      	bne.n	8021458 <FINGER_DMA_IrqHandler+0x23c>
 8021452:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021456:	e040      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021458:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 802145c:	e03d      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 802145e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021462:	e03a      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021464:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021468:	e037      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 802146a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802146e:	e034      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021470:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021474:	e031      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802147a:	e02e      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 802147c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021480:	e02b      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021482:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021486:	e028      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021488:	2310      	movs	r3, #16
 802148a:	e026      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 802148c:	2000841c 	.word	0x2000841c
 8021490:	40026458 	.word	0x40026458
 8021494:	40026010 	.word	0x40026010
 8021498:	40026410 	.word	0x40026410
 802149c:	40026070 	.word	0x40026070
 80214a0:	40026470 	.word	0x40026470
 80214a4:	40026028 	.word	0x40026028
 80214a8:	40026428 	.word	0x40026428
 80214ac:	40026088 	.word	0x40026088
 80214b0:	40026488 	.word	0x40026488
 80214b4:	40026040 	.word	0x40026040
 80214b8:	40026440 	.word	0x40026440
 80214bc:	400260a0 	.word	0x400260a0
 80214c0:	400264a0 	.word	0x400264a0
 80214c4:	40026400 	.word	0x40026400
 80214c8:	400260b8 	.word	0x400260b8
 80214cc:	40026058 	.word	0x40026058
 80214d0:	2310      	movs	r3, #16
 80214d2:	e002      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 80214d4:	2310      	movs	r3, #16
 80214d6:	e000      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 80214d8:	2310      	movs	r3, #16
 80214da:	4a9b      	ldr	r2, [pc, #620]	; (8021748 <FINGER_DMA_IrqHandler+0x52c>)
 80214dc:	60d3      	str	r3, [r2, #12]
 80214de:	e05f      	b.n	80215a0 <FINGER_DMA_IrqHandler+0x384>
 80214e0:	4b9a      	ldr	r3, [pc, #616]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80214e2:	681b      	ldr	r3, [r3, #0]
 80214e4:	4a9a      	ldr	r2, [pc, #616]	; (8021750 <FINGER_DMA_IrqHandler+0x534>)
 80214e6:	4293      	cmp	r3, r2
 80214e8:	d057      	beq.n	802159a <FINGER_DMA_IrqHandler+0x37e>
 80214ea:	4b98      	ldr	r3, [pc, #608]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80214ec:	681b      	ldr	r3, [r3, #0]
 80214ee:	4a99      	ldr	r2, [pc, #612]	; (8021754 <FINGER_DMA_IrqHandler+0x538>)
 80214f0:	4293      	cmp	r3, r2
 80214f2:	d050      	beq.n	8021596 <FINGER_DMA_IrqHandler+0x37a>
 80214f4:	4b95      	ldr	r3, [pc, #596]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80214f6:	681b      	ldr	r3, [r3, #0]
 80214f8:	4a97      	ldr	r2, [pc, #604]	; (8021758 <FINGER_DMA_IrqHandler+0x53c>)
 80214fa:	4293      	cmp	r3, r2
 80214fc:	d049      	beq.n	8021592 <FINGER_DMA_IrqHandler+0x376>
 80214fe:	4b93      	ldr	r3, [pc, #588]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021500:	681b      	ldr	r3, [r3, #0]
 8021502:	4a96      	ldr	r2, [pc, #600]	; (802175c <FINGER_DMA_IrqHandler+0x540>)
 8021504:	4293      	cmp	r3, r2
 8021506:	d042      	beq.n	802158e <FINGER_DMA_IrqHandler+0x372>
 8021508:	4b90      	ldr	r3, [pc, #576]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802150a:	681b      	ldr	r3, [r3, #0]
 802150c:	4a94      	ldr	r2, [pc, #592]	; (8021760 <FINGER_DMA_IrqHandler+0x544>)
 802150e:	4293      	cmp	r3, r2
 8021510:	d03a      	beq.n	8021588 <FINGER_DMA_IrqHandler+0x36c>
 8021512:	4b8e      	ldr	r3, [pc, #568]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021514:	681b      	ldr	r3, [r3, #0]
 8021516:	4a93      	ldr	r2, [pc, #588]	; (8021764 <FINGER_DMA_IrqHandler+0x548>)
 8021518:	4293      	cmp	r3, r2
 802151a:	d032      	beq.n	8021582 <FINGER_DMA_IrqHandler+0x366>
 802151c:	4b8b      	ldr	r3, [pc, #556]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802151e:	681b      	ldr	r3, [r3, #0]
 8021520:	4a91      	ldr	r2, [pc, #580]	; (8021768 <FINGER_DMA_IrqHandler+0x54c>)
 8021522:	4293      	cmp	r3, r2
 8021524:	d02a      	beq.n	802157c <FINGER_DMA_IrqHandler+0x360>
 8021526:	4b89      	ldr	r3, [pc, #548]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021528:	681b      	ldr	r3, [r3, #0]
 802152a:	4a90      	ldr	r2, [pc, #576]	; (802176c <FINGER_DMA_IrqHandler+0x550>)
 802152c:	4293      	cmp	r3, r2
 802152e:	d022      	beq.n	8021576 <FINGER_DMA_IrqHandler+0x35a>
 8021530:	4b86      	ldr	r3, [pc, #536]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021532:	681b      	ldr	r3, [r3, #0]
 8021534:	4a8e      	ldr	r2, [pc, #568]	; (8021770 <FINGER_DMA_IrqHandler+0x554>)
 8021536:	4293      	cmp	r3, r2
 8021538:	d01a      	beq.n	8021570 <FINGER_DMA_IrqHandler+0x354>
 802153a:	4b84      	ldr	r3, [pc, #528]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802153c:	681b      	ldr	r3, [r3, #0]
 802153e:	4a8d      	ldr	r2, [pc, #564]	; (8021774 <FINGER_DMA_IrqHandler+0x558>)
 8021540:	4293      	cmp	r3, r2
 8021542:	d012      	beq.n	802156a <FINGER_DMA_IrqHandler+0x34e>
 8021544:	4b81      	ldr	r3, [pc, #516]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021546:	681b      	ldr	r3, [r3, #0]
 8021548:	4a8b      	ldr	r2, [pc, #556]	; (8021778 <FINGER_DMA_IrqHandler+0x55c>)
 802154a:	4293      	cmp	r3, r2
 802154c:	d00a      	beq.n	8021564 <FINGER_DMA_IrqHandler+0x348>
 802154e:	4b7f      	ldr	r3, [pc, #508]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021550:	681b      	ldr	r3, [r3, #0]
 8021552:	4a8a      	ldr	r2, [pc, #552]	; (802177c <FINGER_DMA_IrqHandler+0x560>)
 8021554:	4293      	cmp	r3, r2
 8021556:	d102      	bne.n	802155e <FINGER_DMA_IrqHandler+0x342>
 8021558:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802155c:	e01e      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802155e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8021562:	e01b      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021564:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021568:	e018      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802156a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802156e:	e015      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021570:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021574:	e012      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021576:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802157a:	e00f      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802157c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021580:	e00c      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021582:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021586:	e009      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021588:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802158c:	e006      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802158e:	2310      	movs	r3, #16
 8021590:	e004      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021592:	2310      	movs	r3, #16
 8021594:	e002      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021596:	2310      	movs	r3, #16
 8021598:	e000      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802159a:	2310      	movs	r3, #16
 802159c:	4a6a      	ldr	r2, [pc, #424]	; (8021748 <FINGER_DMA_IrqHandler+0x52c>)
 802159e:	6093      	str	r3, [r2, #8]

        FINGER_Check_Buffer();
 80215a0:	f000 ff58 	bl	8022454 <FINGER_Check_Buffer>
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_uart4_rx));

        /* Start DMA transfer */
        HAL_UART_Receive_DMA(&huart4, (uint8_t*) FINGER_DMA_RX, FINGER_DMA_RX_SZ);
    }
}
 80215a4:	f000 bf0a 	b.w	80223bc <FINGER_DMA_IrqHandler+0x11a0>
    else if (__HAL_DMA_GET_IT_SOURCE(&hdma_uart4_rx, DMA_IT_TC)) {
 80215a8:	4b68      	ldr	r3, [pc, #416]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215aa:	681b      	ldr	r3, [r3, #0]
 80215ac:	681b      	ldr	r3, [r3, #0]
 80215ae:	f003 0310 	and.w	r3, r3, #16
 80215b2:	2b00      	cmp	r3, #0
 80215b4:	f000 81bd 	beq.w	8021932 <FINGER_DMA_IrqHandler+0x716>
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_uart4_rx));
 80215b8:	4b64      	ldr	r3, [pc, #400]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215ba:	681b      	ldr	r3, [r3, #0]
 80215bc:	461a      	mov	r2, r3
 80215be:	4b70      	ldr	r3, [pc, #448]	; (8021780 <FINGER_DMA_IrqHandler+0x564>)
 80215c0:	429a      	cmp	r2, r3
 80215c2:	d960      	bls.n	8021686 <FINGER_DMA_IrqHandler+0x46a>
 80215c4:	4b61      	ldr	r3, [pc, #388]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215c6:	681b      	ldr	r3, [r3, #0]
 80215c8:	4a61      	ldr	r2, [pc, #388]	; (8021750 <FINGER_DMA_IrqHandler+0x534>)
 80215ca:	4293      	cmp	r3, r2
 80215cc:	d057      	beq.n	802167e <FINGER_DMA_IrqHandler+0x462>
 80215ce:	4b5f      	ldr	r3, [pc, #380]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215d0:	681b      	ldr	r3, [r3, #0]
 80215d2:	4a60      	ldr	r2, [pc, #384]	; (8021754 <FINGER_DMA_IrqHandler+0x538>)
 80215d4:	4293      	cmp	r3, r2
 80215d6:	d050      	beq.n	802167a <FINGER_DMA_IrqHandler+0x45e>
 80215d8:	4b5c      	ldr	r3, [pc, #368]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215da:	681b      	ldr	r3, [r3, #0]
 80215dc:	4a5e      	ldr	r2, [pc, #376]	; (8021758 <FINGER_DMA_IrqHandler+0x53c>)
 80215de:	4293      	cmp	r3, r2
 80215e0:	d049      	beq.n	8021676 <FINGER_DMA_IrqHandler+0x45a>
 80215e2:	4b5a      	ldr	r3, [pc, #360]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215e4:	681b      	ldr	r3, [r3, #0]
 80215e6:	4a5d      	ldr	r2, [pc, #372]	; (802175c <FINGER_DMA_IrqHandler+0x540>)
 80215e8:	4293      	cmp	r3, r2
 80215ea:	d042      	beq.n	8021672 <FINGER_DMA_IrqHandler+0x456>
 80215ec:	4b57      	ldr	r3, [pc, #348]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215ee:	681b      	ldr	r3, [r3, #0]
 80215f0:	4a5b      	ldr	r2, [pc, #364]	; (8021760 <FINGER_DMA_IrqHandler+0x544>)
 80215f2:	4293      	cmp	r3, r2
 80215f4:	d03a      	beq.n	802166c <FINGER_DMA_IrqHandler+0x450>
 80215f6:	4b55      	ldr	r3, [pc, #340]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215f8:	681b      	ldr	r3, [r3, #0]
 80215fa:	4a5a      	ldr	r2, [pc, #360]	; (8021764 <FINGER_DMA_IrqHandler+0x548>)
 80215fc:	4293      	cmp	r3, r2
 80215fe:	d032      	beq.n	8021666 <FINGER_DMA_IrqHandler+0x44a>
 8021600:	4b52      	ldr	r3, [pc, #328]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021602:	681b      	ldr	r3, [r3, #0]
 8021604:	4a58      	ldr	r2, [pc, #352]	; (8021768 <FINGER_DMA_IrqHandler+0x54c>)
 8021606:	4293      	cmp	r3, r2
 8021608:	d02a      	beq.n	8021660 <FINGER_DMA_IrqHandler+0x444>
 802160a:	4b50      	ldr	r3, [pc, #320]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802160c:	681b      	ldr	r3, [r3, #0]
 802160e:	4a57      	ldr	r2, [pc, #348]	; (802176c <FINGER_DMA_IrqHandler+0x550>)
 8021610:	4293      	cmp	r3, r2
 8021612:	d022      	beq.n	802165a <FINGER_DMA_IrqHandler+0x43e>
 8021614:	4b4d      	ldr	r3, [pc, #308]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021616:	681b      	ldr	r3, [r3, #0]
 8021618:	4a55      	ldr	r2, [pc, #340]	; (8021770 <FINGER_DMA_IrqHandler+0x554>)
 802161a:	4293      	cmp	r3, r2
 802161c:	d01a      	beq.n	8021654 <FINGER_DMA_IrqHandler+0x438>
 802161e:	4b4b      	ldr	r3, [pc, #300]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021620:	681b      	ldr	r3, [r3, #0]
 8021622:	4a54      	ldr	r2, [pc, #336]	; (8021774 <FINGER_DMA_IrqHandler+0x558>)
 8021624:	4293      	cmp	r3, r2
 8021626:	d012      	beq.n	802164e <FINGER_DMA_IrqHandler+0x432>
 8021628:	4b48      	ldr	r3, [pc, #288]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802162a:	681b      	ldr	r3, [r3, #0]
 802162c:	4a52      	ldr	r2, [pc, #328]	; (8021778 <FINGER_DMA_IrqHandler+0x55c>)
 802162e:	4293      	cmp	r3, r2
 8021630:	d00a      	beq.n	8021648 <FINGER_DMA_IrqHandler+0x42c>
 8021632:	4b46      	ldr	r3, [pc, #280]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021634:	681b      	ldr	r3, [r3, #0]
 8021636:	4a51      	ldr	r2, [pc, #324]	; (802177c <FINGER_DMA_IrqHandler+0x560>)
 8021638:	4293      	cmp	r3, r2
 802163a:	d102      	bne.n	8021642 <FINGER_DMA_IrqHandler+0x426>
 802163c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021640:	e01e      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021642:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8021646:	e01b      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021648:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 802164c:	e018      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802164e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021652:	e015      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021654:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021658:	e012      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802165a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802165e:	e00f      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021660:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021664:	e00c      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021666:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802166a:	e009      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802166c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021670:	e006      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021672:	2320      	movs	r3, #32
 8021674:	e004      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021676:	2320      	movs	r3, #32
 8021678:	e002      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802167a:	2320      	movs	r3, #32
 802167c:	e000      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802167e:	2320      	movs	r3, #32
 8021680:	4a40      	ldr	r2, [pc, #256]	; (8021784 <FINGER_DMA_IrqHandler+0x568>)
 8021682:	60d3      	str	r3, [r2, #12]
 8021684:	e151      	b.n	802192a <FINGER_DMA_IrqHandler+0x70e>
 8021686:	4b31      	ldr	r3, [pc, #196]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021688:	681b      	ldr	r3, [r3, #0]
 802168a:	461a      	mov	r2, r3
 802168c:	4b3e      	ldr	r3, [pc, #248]	; (8021788 <FINGER_DMA_IrqHandler+0x56c>)
 802168e:	429a      	cmp	r2, r3
 8021690:	f240 8084 	bls.w	802179c <FINGER_DMA_IrqHandler+0x580>
 8021694:	4b2d      	ldr	r3, [pc, #180]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021696:	681b      	ldr	r3, [r3, #0]
 8021698:	4a2d      	ldr	r2, [pc, #180]	; (8021750 <FINGER_DMA_IrqHandler+0x534>)
 802169a:	4293      	cmp	r3, r2
 802169c:	d07a      	beq.n	8021794 <FINGER_DMA_IrqHandler+0x578>
 802169e:	4b2b      	ldr	r3, [pc, #172]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216a0:	681b      	ldr	r3, [r3, #0]
 80216a2:	4a2c      	ldr	r2, [pc, #176]	; (8021754 <FINGER_DMA_IrqHandler+0x538>)
 80216a4:	4293      	cmp	r3, r2
 80216a6:	d073      	beq.n	8021790 <FINGER_DMA_IrqHandler+0x574>
 80216a8:	4b28      	ldr	r3, [pc, #160]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216aa:	681b      	ldr	r3, [r3, #0]
 80216ac:	4a2a      	ldr	r2, [pc, #168]	; (8021758 <FINGER_DMA_IrqHandler+0x53c>)
 80216ae:	4293      	cmp	r3, r2
 80216b0:	d06c      	beq.n	802178c <FINGER_DMA_IrqHandler+0x570>
 80216b2:	4b26      	ldr	r3, [pc, #152]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216b4:	681b      	ldr	r3, [r3, #0]
 80216b6:	4a29      	ldr	r2, [pc, #164]	; (802175c <FINGER_DMA_IrqHandler+0x540>)
 80216b8:	4293      	cmp	r3, r2
 80216ba:	d042      	beq.n	8021742 <FINGER_DMA_IrqHandler+0x526>
 80216bc:	4b23      	ldr	r3, [pc, #140]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216be:	681b      	ldr	r3, [r3, #0]
 80216c0:	4a27      	ldr	r2, [pc, #156]	; (8021760 <FINGER_DMA_IrqHandler+0x544>)
 80216c2:	4293      	cmp	r3, r2
 80216c4:	d03a      	beq.n	802173c <FINGER_DMA_IrqHandler+0x520>
 80216c6:	4b21      	ldr	r3, [pc, #132]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216c8:	681b      	ldr	r3, [r3, #0]
 80216ca:	4a26      	ldr	r2, [pc, #152]	; (8021764 <FINGER_DMA_IrqHandler+0x548>)
 80216cc:	4293      	cmp	r3, r2
 80216ce:	d032      	beq.n	8021736 <FINGER_DMA_IrqHandler+0x51a>
 80216d0:	4b1e      	ldr	r3, [pc, #120]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216d2:	681b      	ldr	r3, [r3, #0]
 80216d4:	4a24      	ldr	r2, [pc, #144]	; (8021768 <FINGER_DMA_IrqHandler+0x54c>)
 80216d6:	4293      	cmp	r3, r2
 80216d8:	d02a      	beq.n	8021730 <FINGER_DMA_IrqHandler+0x514>
 80216da:	4b1c      	ldr	r3, [pc, #112]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216dc:	681b      	ldr	r3, [r3, #0]
 80216de:	4a23      	ldr	r2, [pc, #140]	; (802176c <FINGER_DMA_IrqHandler+0x550>)
 80216e0:	4293      	cmp	r3, r2
 80216e2:	d022      	beq.n	802172a <FINGER_DMA_IrqHandler+0x50e>
 80216e4:	4b19      	ldr	r3, [pc, #100]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216e6:	681b      	ldr	r3, [r3, #0]
 80216e8:	4a21      	ldr	r2, [pc, #132]	; (8021770 <FINGER_DMA_IrqHandler+0x554>)
 80216ea:	4293      	cmp	r3, r2
 80216ec:	d01a      	beq.n	8021724 <FINGER_DMA_IrqHandler+0x508>
 80216ee:	4b17      	ldr	r3, [pc, #92]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216f0:	681b      	ldr	r3, [r3, #0]
 80216f2:	4a20      	ldr	r2, [pc, #128]	; (8021774 <FINGER_DMA_IrqHandler+0x558>)
 80216f4:	4293      	cmp	r3, r2
 80216f6:	d012      	beq.n	802171e <FINGER_DMA_IrqHandler+0x502>
 80216f8:	4b14      	ldr	r3, [pc, #80]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216fa:	681b      	ldr	r3, [r3, #0]
 80216fc:	4a1e      	ldr	r2, [pc, #120]	; (8021778 <FINGER_DMA_IrqHandler+0x55c>)
 80216fe:	4293      	cmp	r3, r2
 8021700:	d00a      	beq.n	8021718 <FINGER_DMA_IrqHandler+0x4fc>
 8021702:	4b12      	ldr	r3, [pc, #72]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021704:	681b      	ldr	r3, [r3, #0]
 8021706:	4a1d      	ldr	r2, [pc, #116]	; (802177c <FINGER_DMA_IrqHandler+0x560>)
 8021708:	4293      	cmp	r3, r2
 802170a:	d102      	bne.n	8021712 <FINGER_DMA_IrqHandler+0x4f6>
 802170c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021710:	e041      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021712:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8021716:	e03e      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021718:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 802171c:	e03b      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 802171e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021722:	e038      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021724:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021728:	e035      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 802172a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802172e:	e032      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021730:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021734:	e02f      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021736:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802173a:	e02c      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 802173c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021740:	e029      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021742:	2320      	movs	r3, #32
 8021744:	e027      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021746:	bf00      	nop
 8021748:	40026000 	.word	0x40026000
 802174c:	2000841c 	.word	0x2000841c
 8021750:	40026010 	.word	0x40026010
 8021754:	40026410 	.word	0x40026410
 8021758:	40026070 	.word	0x40026070
 802175c:	40026470 	.word	0x40026470
 8021760:	40026028 	.word	0x40026028
 8021764:	40026428 	.word	0x40026428
 8021768:	40026088 	.word	0x40026088
 802176c:	40026488 	.word	0x40026488
 8021770:	40026040 	.word	0x40026040
 8021774:	40026440 	.word	0x40026440
 8021778:	400260a0 	.word	0x400260a0
 802177c:	400264a0 	.word	0x400264a0
 8021780:	40026458 	.word	0x40026458
 8021784:	40026400 	.word	0x40026400
 8021788:	400260b8 	.word	0x400260b8
 802178c:	2320      	movs	r3, #32
 802178e:	e002      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021790:	2320      	movs	r3, #32
 8021792:	e000      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021794:	2320      	movs	r3, #32
 8021796:	4a9b      	ldr	r2, [pc, #620]	; (8021a04 <FINGER_DMA_IrqHandler+0x7e8>)
 8021798:	6093      	str	r3, [r2, #8]
 802179a:	e0c6      	b.n	802192a <FINGER_DMA_IrqHandler+0x70e>
 802179c:	4b9a      	ldr	r3, [pc, #616]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802179e:	681b      	ldr	r3, [r3, #0]
 80217a0:	461a      	mov	r2, r3
 80217a2:	4b9a      	ldr	r3, [pc, #616]	; (8021a0c <FINGER_DMA_IrqHandler+0x7f0>)
 80217a4:	429a      	cmp	r2, r3
 80217a6:	d960      	bls.n	802186a <FINGER_DMA_IrqHandler+0x64e>
 80217a8:	4b97      	ldr	r3, [pc, #604]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217aa:	681b      	ldr	r3, [r3, #0]
 80217ac:	4a98      	ldr	r2, [pc, #608]	; (8021a10 <FINGER_DMA_IrqHandler+0x7f4>)
 80217ae:	4293      	cmp	r3, r2
 80217b0:	d057      	beq.n	8021862 <FINGER_DMA_IrqHandler+0x646>
 80217b2:	4b95      	ldr	r3, [pc, #596]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217b4:	681b      	ldr	r3, [r3, #0]
 80217b6:	4a97      	ldr	r2, [pc, #604]	; (8021a14 <FINGER_DMA_IrqHandler+0x7f8>)
 80217b8:	4293      	cmp	r3, r2
 80217ba:	d050      	beq.n	802185e <FINGER_DMA_IrqHandler+0x642>
 80217bc:	4b92      	ldr	r3, [pc, #584]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217be:	681b      	ldr	r3, [r3, #0]
 80217c0:	4a95      	ldr	r2, [pc, #596]	; (8021a18 <FINGER_DMA_IrqHandler+0x7fc>)
 80217c2:	4293      	cmp	r3, r2
 80217c4:	d049      	beq.n	802185a <FINGER_DMA_IrqHandler+0x63e>
 80217c6:	4b90      	ldr	r3, [pc, #576]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217c8:	681b      	ldr	r3, [r3, #0]
 80217ca:	4a94      	ldr	r2, [pc, #592]	; (8021a1c <FINGER_DMA_IrqHandler+0x800>)
 80217cc:	4293      	cmp	r3, r2
 80217ce:	d042      	beq.n	8021856 <FINGER_DMA_IrqHandler+0x63a>
 80217d0:	4b8d      	ldr	r3, [pc, #564]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217d2:	681b      	ldr	r3, [r3, #0]
 80217d4:	4a92      	ldr	r2, [pc, #584]	; (8021a20 <FINGER_DMA_IrqHandler+0x804>)
 80217d6:	4293      	cmp	r3, r2
 80217d8:	d03a      	beq.n	8021850 <FINGER_DMA_IrqHandler+0x634>
 80217da:	4b8b      	ldr	r3, [pc, #556]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217dc:	681b      	ldr	r3, [r3, #0]
 80217de:	4a91      	ldr	r2, [pc, #580]	; (8021a24 <FINGER_DMA_IrqHandler+0x808>)
 80217e0:	4293      	cmp	r3, r2
 80217e2:	d032      	beq.n	802184a <FINGER_DMA_IrqHandler+0x62e>
 80217e4:	4b88      	ldr	r3, [pc, #544]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217e6:	681b      	ldr	r3, [r3, #0]
 80217e8:	4a8f      	ldr	r2, [pc, #572]	; (8021a28 <FINGER_DMA_IrqHandler+0x80c>)
 80217ea:	4293      	cmp	r3, r2
 80217ec:	d02a      	beq.n	8021844 <FINGER_DMA_IrqHandler+0x628>
 80217ee:	4b86      	ldr	r3, [pc, #536]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217f0:	681b      	ldr	r3, [r3, #0]
 80217f2:	4a8e      	ldr	r2, [pc, #568]	; (8021a2c <FINGER_DMA_IrqHandler+0x810>)
 80217f4:	4293      	cmp	r3, r2
 80217f6:	d022      	beq.n	802183e <FINGER_DMA_IrqHandler+0x622>
 80217f8:	4b83      	ldr	r3, [pc, #524]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217fa:	681b      	ldr	r3, [r3, #0]
 80217fc:	4a8c      	ldr	r2, [pc, #560]	; (8021a30 <FINGER_DMA_IrqHandler+0x814>)
 80217fe:	4293      	cmp	r3, r2
 8021800:	d01a      	beq.n	8021838 <FINGER_DMA_IrqHandler+0x61c>
 8021802:	4b81      	ldr	r3, [pc, #516]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021804:	681b      	ldr	r3, [r3, #0]
 8021806:	4a8b      	ldr	r2, [pc, #556]	; (8021a34 <FINGER_DMA_IrqHandler+0x818>)
 8021808:	4293      	cmp	r3, r2
 802180a:	d012      	beq.n	8021832 <FINGER_DMA_IrqHandler+0x616>
 802180c:	4b7e      	ldr	r3, [pc, #504]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802180e:	681b      	ldr	r3, [r3, #0]
 8021810:	4a89      	ldr	r2, [pc, #548]	; (8021a38 <FINGER_DMA_IrqHandler+0x81c>)
 8021812:	4293      	cmp	r3, r2
 8021814:	d00a      	beq.n	802182c <FINGER_DMA_IrqHandler+0x610>
 8021816:	4b7c      	ldr	r3, [pc, #496]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021818:	681b      	ldr	r3, [r3, #0]
 802181a:	4a88      	ldr	r2, [pc, #544]	; (8021a3c <FINGER_DMA_IrqHandler+0x820>)
 802181c:	4293      	cmp	r3, r2
 802181e:	d102      	bne.n	8021826 <FINGER_DMA_IrqHandler+0x60a>
 8021820:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021824:	e01e      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021826:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 802182a:	e01b      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802182c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021830:	e018      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021832:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021836:	e015      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021838:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 802183c:	e012      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802183e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021842:	e00f      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021844:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021848:	e00c      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802184a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802184e:	e009      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021850:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021854:	e006      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021856:	2320      	movs	r3, #32
 8021858:	e004      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802185a:	2320      	movs	r3, #32
 802185c:	e002      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802185e:	2320      	movs	r3, #32
 8021860:	e000      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021862:	2320      	movs	r3, #32
 8021864:	4a76      	ldr	r2, [pc, #472]	; (8021a40 <FINGER_DMA_IrqHandler+0x824>)
 8021866:	60d3      	str	r3, [r2, #12]
 8021868:	e05f      	b.n	802192a <FINGER_DMA_IrqHandler+0x70e>
 802186a:	4b67      	ldr	r3, [pc, #412]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802186c:	681b      	ldr	r3, [r3, #0]
 802186e:	4a68      	ldr	r2, [pc, #416]	; (8021a10 <FINGER_DMA_IrqHandler+0x7f4>)
 8021870:	4293      	cmp	r3, r2
 8021872:	d057      	beq.n	8021924 <FINGER_DMA_IrqHandler+0x708>
 8021874:	4b64      	ldr	r3, [pc, #400]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021876:	681b      	ldr	r3, [r3, #0]
 8021878:	4a66      	ldr	r2, [pc, #408]	; (8021a14 <FINGER_DMA_IrqHandler+0x7f8>)
 802187a:	4293      	cmp	r3, r2
 802187c:	d050      	beq.n	8021920 <FINGER_DMA_IrqHandler+0x704>
 802187e:	4b62      	ldr	r3, [pc, #392]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021880:	681b      	ldr	r3, [r3, #0]
 8021882:	4a65      	ldr	r2, [pc, #404]	; (8021a18 <FINGER_DMA_IrqHandler+0x7fc>)
 8021884:	4293      	cmp	r3, r2
 8021886:	d049      	beq.n	802191c <FINGER_DMA_IrqHandler+0x700>
 8021888:	4b5f      	ldr	r3, [pc, #380]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802188a:	681b      	ldr	r3, [r3, #0]
 802188c:	4a63      	ldr	r2, [pc, #396]	; (8021a1c <FINGER_DMA_IrqHandler+0x800>)
 802188e:	4293      	cmp	r3, r2
 8021890:	d042      	beq.n	8021918 <FINGER_DMA_IrqHandler+0x6fc>
 8021892:	4b5d      	ldr	r3, [pc, #372]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021894:	681b      	ldr	r3, [r3, #0]
 8021896:	4a62      	ldr	r2, [pc, #392]	; (8021a20 <FINGER_DMA_IrqHandler+0x804>)
 8021898:	4293      	cmp	r3, r2
 802189a:	d03a      	beq.n	8021912 <FINGER_DMA_IrqHandler+0x6f6>
 802189c:	4b5a      	ldr	r3, [pc, #360]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802189e:	681b      	ldr	r3, [r3, #0]
 80218a0:	4a60      	ldr	r2, [pc, #384]	; (8021a24 <FINGER_DMA_IrqHandler+0x808>)
 80218a2:	4293      	cmp	r3, r2
 80218a4:	d032      	beq.n	802190c <FINGER_DMA_IrqHandler+0x6f0>
 80218a6:	4b58      	ldr	r3, [pc, #352]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218a8:	681b      	ldr	r3, [r3, #0]
 80218aa:	4a5f      	ldr	r2, [pc, #380]	; (8021a28 <FINGER_DMA_IrqHandler+0x80c>)
 80218ac:	4293      	cmp	r3, r2
 80218ae:	d02a      	beq.n	8021906 <FINGER_DMA_IrqHandler+0x6ea>
 80218b0:	4b55      	ldr	r3, [pc, #340]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218b2:	681b      	ldr	r3, [r3, #0]
 80218b4:	4a5d      	ldr	r2, [pc, #372]	; (8021a2c <FINGER_DMA_IrqHandler+0x810>)
 80218b6:	4293      	cmp	r3, r2
 80218b8:	d022      	beq.n	8021900 <FINGER_DMA_IrqHandler+0x6e4>
 80218ba:	4b53      	ldr	r3, [pc, #332]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218bc:	681b      	ldr	r3, [r3, #0]
 80218be:	4a5c      	ldr	r2, [pc, #368]	; (8021a30 <FINGER_DMA_IrqHandler+0x814>)
 80218c0:	4293      	cmp	r3, r2
 80218c2:	d01a      	beq.n	80218fa <FINGER_DMA_IrqHandler+0x6de>
 80218c4:	4b50      	ldr	r3, [pc, #320]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218c6:	681b      	ldr	r3, [r3, #0]
 80218c8:	4a5a      	ldr	r2, [pc, #360]	; (8021a34 <FINGER_DMA_IrqHandler+0x818>)
 80218ca:	4293      	cmp	r3, r2
 80218cc:	d012      	beq.n	80218f4 <FINGER_DMA_IrqHandler+0x6d8>
 80218ce:	4b4e      	ldr	r3, [pc, #312]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218d0:	681b      	ldr	r3, [r3, #0]
 80218d2:	4a59      	ldr	r2, [pc, #356]	; (8021a38 <FINGER_DMA_IrqHandler+0x81c>)
 80218d4:	4293      	cmp	r3, r2
 80218d6:	d00a      	beq.n	80218ee <FINGER_DMA_IrqHandler+0x6d2>
 80218d8:	4b4b      	ldr	r3, [pc, #300]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218da:	681b      	ldr	r3, [r3, #0]
 80218dc:	4a57      	ldr	r2, [pc, #348]	; (8021a3c <FINGER_DMA_IrqHandler+0x820>)
 80218de:	4293      	cmp	r3, r2
 80218e0:	d102      	bne.n	80218e8 <FINGER_DMA_IrqHandler+0x6cc>
 80218e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80218e6:	e01e      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 80218e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80218ec:	e01b      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 80218ee:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80218f2:	e018      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 80218f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80218f8:	e015      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 80218fa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80218fe:	e012      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021900:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021904:	e00f      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021906:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802190a:	e00c      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 802190c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021910:	e009      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021912:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021916:	e006      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021918:	2320      	movs	r3, #32
 802191a:	e004      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 802191c:	2320      	movs	r3, #32
 802191e:	e002      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021920:	2320      	movs	r3, #32
 8021922:	e000      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021924:	2320      	movs	r3, #32
 8021926:	4a46      	ldr	r2, [pc, #280]	; (8021a40 <FINGER_DMA_IrqHandler+0x824>)
 8021928:	6093      	str	r3, [r2, #8]
        FINGER_Check_Buffer();
 802192a:	f000 fd93 	bl	8022454 <FINGER_Check_Buffer>
}
 802192e:	f000 bd45 	b.w	80223bc <FINGER_DMA_IrqHandler+0x11a0>
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_TE_FLAG_INDEX(&hdma_uart4_rx));
 8021932:	4b35      	ldr	r3, [pc, #212]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021934:	681b      	ldr	r3, [r3, #0]
 8021936:	461a      	mov	r2, r3
 8021938:	4b42      	ldr	r3, [pc, #264]	; (8021a44 <FINGER_DMA_IrqHandler+0x828>)
 802193a:	429a      	cmp	r2, r3
 802193c:	f240 8084 	bls.w	8021a48 <FINGER_DMA_IrqHandler+0x82c>
 8021940:	4b31      	ldr	r3, [pc, #196]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021942:	681b      	ldr	r3, [r3, #0]
 8021944:	4a32      	ldr	r2, [pc, #200]	; (8021a10 <FINGER_DMA_IrqHandler+0x7f4>)
 8021946:	4293      	cmp	r3, r2
 8021948:	d057      	beq.n	80219fa <FINGER_DMA_IrqHandler+0x7de>
 802194a:	4b2f      	ldr	r3, [pc, #188]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802194c:	681b      	ldr	r3, [r3, #0]
 802194e:	4a31      	ldr	r2, [pc, #196]	; (8021a14 <FINGER_DMA_IrqHandler+0x7f8>)
 8021950:	4293      	cmp	r3, r2
 8021952:	d050      	beq.n	80219f6 <FINGER_DMA_IrqHandler+0x7da>
 8021954:	4b2c      	ldr	r3, [pc, #176]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021956:	681b      	ldr	r3, [r3, #0]
 8021958:	4a2f      	ldr	r2, [pc, #188]	; (8021a18 <FINGER_DMA_IrqHandler+0x7fc>)
 802195a:	4293      	cmp	r3, r2
 802195c:	d049      	beq.n	80219f2 <FINGER_DMA_IrqHandler+0x7d6>
 802195e:	4b2a      	ldr	r3, [pc, #168]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021960:	681b      	ldr	r3, [r3, #0]
 8021962:	4a2e      	ldr	r2, [pc, #184]	; (8021a1c <FINGER_DMA_IrqHandler+0x800>)
 8021964:	4293      	cmp	r3, r2
 8021966:	d042      	beq.n	80219ee <FINGER_DMA_IrqHandler+0x7d2>
 8021968:	4b27      	ldr	r3, [pc, #156]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802196a:	681b      	ldr	r3, [r3, #0]
 802196c:	4a2c      	ldr	r2, [pc, #176]	; (8021a20 <FINGER_DMA_IrqHandler+0x804>)
 802196e:	4293      	cmp	r3, r2
 8021970:	d03a      	beq.n	80219e8 <FINGER_DMA_IrqHandler+0x7cc>
 8021972:	4b25      	ldr	r3, [pc, #148]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021974:	681b      	ldr	r3, [r3, #0]
 8021976:	4a2b      	ldr	r2, [pc, #172]	; (8021a24 <FINGER_DMA_IrqHandler+0x808>)
 8021978:	4293      	cmp	r3, r2
 802197a:	d032      	beq.n	80219e2 <FINGER_DMA_IrqHandler+0x7c6>
 802197c:	4b22      	ldr	r3, [pc, #136]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802197e:	681b      	ldr	r3, [r3, #0]
 8021980:	4a29      	ldr	r2, [pc, #164]	; (8021a28 <FINGER_DMA_IrqHandler+0x80c>)
 8021982:	4293      	cmp	r3, r2
 8021984:	d02a      	beq.n	80219dc <FINGER_DMA_IrqHandler+0x7c0>
 8021986:	4b20      	ldr	r3, [pc, #128]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021988:	681b      	ldr	r3, [r3, #0]
 802198a:	4a28      	ldr	r2, [pc, #160]	; (8021a2c <FINGER_DMA_IrqHandler+0x810>)
 802198c:	4293      	cmp	r3, r2
 802198e:	d022      	beq.n	80219d6 <FINGER_DMA_IrqHandler+0x7ba>
 8021990:	4b1d      	ldr	r3, [pc, #116]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021992:	681b      	ldr	r3, [r3, #0]
 8021994:	4a26      	ldr	r2, [pc, #152]	; (8021a30 <FINGER_DMA_IrqHandler+0x814>)
 8021996:	4293      	cmp	r3, r2
 8021998:	d01a      	beq.n	80219d0 <FINGER_DMA_IrqHandler+0x7b4>
 802199a:	4b1b      	ldr	r3, [pc, #108]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802199c:	681b      	ldr	r3, [r3, #0]
 802199e:	4a25      	ldr	r2, [pc, #148]	; (8021a34 <FINGER_DMA_IrqHandler+0x818>)
 80219a0:	4293      	cmp	r3, r2
 80219a2:	d012      	beq.n	80219ca <FINGER_DMA_IrqHandler+0x7ae>
 80219a4:	4b18      	ldr	r3, [pc, #96]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80219a6:	681b      	ldr	r3, [r3, #0]
 80219a8:	4a23      	ldr	r2, [pc, #140]	; (8021a38 <FINGER_DMA_IrqHandler+0x81c>)
 80219aa:	4293      	cmp	r3, r2
 80219ac:	d00a      	beq.n	80219c4 <FINGER_DMA_IrqHandler+0x7a8>
 80219ae:	4b16      	ldr	r3, [pc, #88]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80219b0:	681b      	ldr	r3, [r3, #0]
 80219b2:	4a22      	ldr	r2, [pc, #136]	; (8021a3c <FINGER_DMA_IrqHandler+0x820>)
 80219b4:	4293      	cmp	r3, r2
 80219b6:	d102      	bne.n	80219be <FINGER_DMA_IrqHandler+0x7a2>
 80219b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80219bc:	e01e      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80219c2:	e01b      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219c4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80219c8:	e018      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219ca:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80219ce:	e015      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219d0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80219d4:	e012      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80219da:	e00f      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80219e0:	e00c      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80219e6:	e009      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80219ec:	e006      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219ee:	2308      	movs	r3, #8
 80219f0:	e004      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219f2:	2308      	movs	r3, #8
 80219f4:	e002      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219f6:	2308      	movs	r3, #8
 80219f8:	e000      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219fa:	2308      	movs	r3, #8
 80219fc:	4a01      	ldr	r2, [pc, #4]	; (8021a04 <FINGER_DMA_IrqHandler+0x7e8>)
 80219fe:	60d3      	str	r3, [r2, #12]
 8021a00:	e173      	b.n	8021cea <FINGER_DMA_IrqHandler+0xace>
 8021a02:	bf00      	nop
 8021a04:	40026400 	.word	0x40026400
 8021a08:	2000841c 	.word	0x2000841c
 8021a0c:	40026058 	.word	0x40026058
 8021a10:	40026010 	.word	0x40026010
 8021a14:	40026410 	.word	0x40026410
 8021a18:	40026070 	.word	0x40026070
 8021a1c:	40026470 	.word	0x40026470
 8021a20:	40026028 	.word	0x40026028
 8021a24:	40026428 	.word	0x40026428
 8021a28:	40026088 	.word	0x40026088
 8021a2c:	40026488 	.word	0x40026488
 8021a30:	40026040 	.word	0x40026040
 8021a34:	40026440 	.word	0x40026440
 8021a38:	400260a0 	.word	0x400260a0
 8021a3c:	400264a0 	.word	0x400264a0
 8021a40:	40026000 	.word	0x40026000
 8021a44:	40026458 	.word	0x40026458
 8021a48:	4b95      	ldr	r3, [pc, #596]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a4a:	681b      	ldr	r3, [r3, #0]
 8021a4c:	461a      	mov	r2, r3
 8021a4e:	4b95      	ldr	r3, [pc, #596]	; (8021ca4 <FINGER_DMA_IrqHandler+0xa88>)
 8021a50:	429a      	cmp	r2, r3
 8021a52:	d960      	bls.n	8021b16 <FINGER_DMA_IrqHandler+0x8fa>
 8021a54:	4b92      	ldr	r3, [pc, #584]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a56:	681b      	ldr	r3, [r3, #0]
 8021a58:	4a93      	ldr	r2, [pc, #588]	; (8021ca8 <FINGER_DMA_IrqHandler+0xa8c>)
 8021a5a:	4293      	cmp	r3, r2
 8021a5c:	d057      	beq.n	8021b0e <FINGER_DMA_IrqHandler+0x8f2>
 8021a5e:	4b90      	ldr	r3, [pc, #576]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a60:	681b      	ldr	r3, [r3, #0]
 8021a62:	4a92      	ldr	r2, [pc, #584]	; (8021cac <FINGER_DMA_IrqHandler+0xa90>)
 8021a64:	4293      	cmp	r3, r2
 8021a66:	d050      	beq.n	8021b0a <FINGER_DMA_IrqHandler+0x8ee>
 8021a68:	4b8d      	ldr	r3, [pc, #564]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a6a:	681b      	ldr	r3, [r3, #0]
 8021a6c:	4a90      	ldr	r2, [pc, #576]	; (8021cb0 <FINGER_DMA_IrqHandler+0xa94>)
 8021a6e:	4293      	cmp	r3, r2
 8021a70:	d049      	beq.n	8021b06 <FINGER_DMA_IrqHandler+0x8ea>
 8021a72:	4b8b      	ldr	r3, [pc, #556]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a74:	681b      	ldr	r3, [r3, #0]
 8021a76:	4a8f      	ldr	r2, [pc, #572]	; (8021cb4 <FINGER_DMA_IrqHandler+0xa98>)
 8021a78:	4293      	cmp	r3, r2
 8021a7a:	d042      	beq.n	8021b02 <FINGER_DMA_IrqHandler+0x8e6>
 8021a7c:	4b88      	ldr	r3, [pc, #544]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a7e:	681b      	ldr	r3, [r3, #0]
 8021a80:	4a8d      	ldr	r2, [pc, #564]	; (8021cb8 <FINGER_DMA_IrqHandler+0xa9c>)
 8021a82:	4293      	cmp	r3, r2
 8021a84:	d03a      	beq.n	8021afc <FINGER_DMA_IrqHandler+0x8e0>
 8021a86:	4b86      	ldr	r3, [pc, #536]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a88:	681b      	ldr	r3, [r3, #0]
 8021a8a:	4a8c      	ldr	r2, [pc, #560]	; (8021cbc <FINGER_DMA_IrqHandler+0xaa0>)
 8021a8c:	4293      	cmp	r3, r2
 8021a8e:	d032      	beq.n	8021af6 <FINGER_DMA_IrqHandler+0x8da>
 8021a90:	4b83      	ldr	r3, [pc, #524]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a92:	681b      	ldr	r3, [r3, #0]
 8021a94:	4a8a      	ldr	r2, [pc, #552]	; (8021cc0 <FINGER_DMA_IrqHandler+0xaa4>)
 8021a96:	4293      	cmp	r3, r2
 8021a98:	d02a      	beq.n	8021af0 <FINGER_DMA_IrqHandler+0x8d4>
 8021a9a:	4b81      	ldr	r3, [pc, #516]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a9c:	681b      	ldr	r3, [r3, #0]
 8021a9e:	4a89      	ldr	r2, [pc, #548]	; (8021cc4 <FINGER_DMA_IrqHandler+0xaa8>)
 8021aa0:	4293      	cmp	r3, r2
 8021aa2:	d022      	beq.n	8021aea <FINGER_DMA_IrqHandler+0x8ce>
 8021aa4:	4b7e      	ldr	r3, [pc, #504]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021aa6:	681b      	ldr	r3, [r3, #0]
 8021aa8:	4a87      	ldr	r2, [pc, #540]	; (8021cc8 <FINGER_DMA_IrqHandler+0xaac>)
 8021aaa:	4293      	cmp	r3, r2
 8021aac:	d01a      	beq.n	8021ae4 <FINGER_DMA_IrqHandler+0x8c8>
 8021aae:	4b7c      	ldr	r3, [pc, #496]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021ab0:	681b      	ldr	r3, [r3, #0]
 8021ab2:	4a86      	ldr	r2, [pc, #536]	; (8021ccc <FINGER_DMA_IrqHandler+0xab0>)
 8021ab4:	4293      	cmp	r3, r2
 8021ab6:	d012      	beq.n	8021ade <FINGER_DMA_IrqHandler+0x8c2>
 8021ab8:	4b79      	ldr	r3, [pc, #484]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021aba:	681b      	ldr	r3, [r3, #0]
 8021abc:	4a84      	ldr	r2, [pc, #528]	; (8021cd0 <FINGER_DMA_IrqHandler+0xab4>)
 8021abe:	4293      	cmp	r3, r2
 8021ac0:	d00a      	beq.n	8021ad8 <FINGER_DMA_IrqHandler+0x8bc>
 8021ac2:	4b77      	ldr	r3, [pc, #476]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021ac4:	681b      	ldr	r3, [r3, #0]
 8021ac6:	4a83      	ldr	r2, [pc, #524]	; (8021cd4 <FINGER_DMA_IrqHandler+0xab8>)
 8021ac8:	4293      	cmp	r3, r2
 8021aca:	d102      	bne.n	8021ad2 <FINGER_DMA_IrqHandler+0x8b6>
 8021acc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021ad0:	e01e      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021ad2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8021ad6:	e01b      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021ad8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021adc:	e018      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021ade:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021ae2:	e015      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021ae4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021ae8:	e012      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021aea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021aee:	e00f      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021af0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021af4:	e00c      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021af6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021afa:	e009      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021afc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021b00:	e006      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021b02:	2308      	movs	r3, #8
 8021b04:	e004      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021b06:	2308      	movs	r3, #8
 8021b08:	e002      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021b0a:	2308      	movs	r3, #8
 8021b0c:	e000      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021b0e:	2308      	movs	r3, #8
 8021b10:	4a71      	ldr	r2, [pc, #452]	; (8021cd8 <FINGER_DMA_IrqHandler+0xabc>)
 8021b12:	6093      	str	r3, [r2, #8]
 8021b14:	e0e9      	b.n	8021cea <FINGER_DMA_IrqHandler+0xace>
 8021b16:	4b62      	ldr	r3, [pc, #392]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b18:	681b      	ldr	r3, [r3, #0]
 8021b1a:	461a      	mov	r2, r3
 8021b1c:	4b6f      	ldr	r3, [pc, #444]	; (8021cdc <FINGER_DMA_IrqHandler+0xac0>)
 8021b1e:	429a      	cmp	r2, r3
 8021b20:	d960      	bls.n	8021be4 <FINGER_DMA_IrqHandler+0x9c8>
 8021b22:	4b5f      	ldr	r3, [pc, #380]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b24:	681b      	ldr	r3, [r3, #0]
 8021b26:	4a60      	ldr	r2, [pc, #384]	; (8021ca8 <FINGER_DMA_IrqHandler+0xa8c>)
 8021b28:	4293      	cmp	r3, r2
 8021b2a:	d057      	beq.n	8021bdc <FINGER_DMA_IrqHandler+0x9c0>
 8021b2c:	4b5c      	ldr	r3, [pc, #368]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b2e:	681b      	ldr	r3, [r3, #0]
 8021b30:	4a5e      	ldr	r2, [pc, #376]	; (8021cac <FINGER_DMA_IrqHandler+0xa90>)
 8021b32:	4293      	cmp	r3, r2
 8021b34:	d050      	beq.n	8021bd8 <FINGER_DMA_IrqHandler+0x9bc>
 8021b36:	4b5a      	ldr	r3, [pc, #360]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b38:	681b      	ldr	r3, [r3, #0]
 8021b3a:	4a5d      	ldr	r2, [pc, #372]	; (8021cb0 <FINGER_DMA_IrqHandler+0xa94>)
 8021b3c:	4293      	cmp	r3, r2
 8021b3e:	d049      	beq.n	8021bd4 <FINGER_DMA_IrqHandler+0x9b8>
 8021b40:	4b57      	ldr	r3, [pc, #348]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b42:	681b      	ldr	r3, [r3, #0]
 8021b44:	4a5b      	ldr	r2, [pc, #364]	; (8021cb4 <FINGER_DMA_IrqHandler+0xa98>)
 8021b46:	4293      	cmp	r3, r2
 8021b48:	d042      	beq.n	8021bd0 <FINGER_DMA_IrqHandler+0x9b4>
 8021b4a:	4b55      	ldr	r3, [pc, #340]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b4c:	681b      	ldr	r3, [r3, #0]
 8021b4e:	4a5a      	ldr	r2, [pc, #360]	; (8021cb8 <FINGER_DMA_IrqHandler+0xa9c>)
 8021b50:	4293      	cmp	r3, r2
 8021b52:	d03a      	beq.n	8021bca <FINGER_DMA_IrqHandler+0x9ae>
 8021b54:	4b52      	ldr	r3, [pc, #328]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b56:	681b      	ldr	r3, [r3, #0]
 8021b58:	4a58      	ldr	r2, [pc, #352]	; (8021cbc <FINGER_DMA_IrqHandler+0xaa0>)
 8021b5a:	4293      	cmp	r3, r2
 8021b5c:	d032      	beq.n	8021bc4 <FINGER_DMA_IrqHandler+0x9a8>
 8021b5e:	4b50      	ldr	r3, [pc, #320]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b60:	681b      	ldr	r3, [r3, #0]
 8021b62:	4a57      	ldr	r2, [pc, #348]	; (8021cc0 <FINGER_DMA_IrqHandler+0xaa4>)
 8021b64:	4293      	cmp	r3, r2
 8021b66:	d02a      	beq.n	8021bbe <FINGER_DMA_IrqHandler+0x9a2>
 8021b68:	4b4d      	ldr	r3, [pc, #308]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b6a:	681b      	ldr	r3, [r3, #0]
 8021b6c:	4a55      	ldr	r2, [pc, #340]	; (8021cc4 <FINGER_DMA_IrqHandler+0xaa8>)
 8021b6e:	4293      	cmp	r3, r2
 8021b70:	d022      	beq.n	8021bb8 <FINGER_DMA_IrqHandler+0x99c>
 8021b72:	4b4b      	ldr	r3, [pc, #300]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b74:	681b      	ldr	r3, [r3, #0]
 8021b76:	4a54      	ldr	r2, [pc, #336]	; (8021cc8 <FINGER_DMA_IrqHandler+0xaac>)
 8021b78:	4293      	cmp	r3, r2
 8021b7a:	d01a      	beq.n	8021bb2 <FINGER_DMA_IrqHandler+0x996>
 8021b7c:	4b48      	ldr	r3, [pc, #288]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b7e:	681b      	ldr	r3, [r3, #0]
 8021b80:	4a52      	ldr	r2, [pc, #328]	; (8021ccc <FINGER_DMA_IrqHandler+0xab0>)
 8021b82:	4293      	cmp	r3, r2
 8021b84:	d012      	beq.n	8021bac <FINGER_DMA_IrqHandler+0x990>
 8021b86:	4b46      	ldr	r3, [pc, #280]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b88:	681b      	ldr	r3, [r3, #0]
 8021b8a:	4a51      	ldr	r2, [pc, #324]	; (8021cd0 <FINGER_DMA_IrqHandler+0xab4>)
 8021b8c:	4293      	cmp	r3, r2
 8021b8e:	d00a      	beq.n	8021ba6 <FINGER_DMA_IrqHandler+0x98a>
 8021b90:	4b43      	ldr	r3, [pc, #268]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b92:	681b      	ldr	r3, [r3, #0]
 8021b94:	4a4f      	ldr	r2, [pc, #316]	; (8021cd4 <FINGER_DMA_IrqHandler+0xab8>)
 8021b96:	4293      	cmp	r3, r2
 8021b98:	d102      	bne.n	8021ba0 <FINGER_DMA_IrqHandler+0x984>
 8021b9a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021b9e:	e01e      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021ba0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8021ba4:	e01b      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021ba6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021baa:	e018      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021bb0:	e015      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bb2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021bb6:	e012      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021bbc:	e00f      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021bc2:	e00c      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021bc8:	e009      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021bce:	e006      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bd0:	2308      	movs	r3, #8
 8021bd2:	e004      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bd4:	2308      	movs	r3, #8
 8021bd6:	e002      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bd8:	2308      	movs	r3, #8
 8021bda:	e000      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bdc:	2308      	movs	r3, #8
 8021bde:	4a40      	ldr	r2, [pc, #256]	; (8021ce0 <FINGER_DMA_IrqHandler+0xac4>)
 8021be0:	60d3      	str	r3, [r2, #12]
 8021be2:	e082      	b.n	8021cea <FINGER_DMA_IrqHandler+0xace>
 8021be4:	4b2e      	ldr	r3, [pc, #184]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021be6:	681b      	ldr	r3, [r3, #0]
 8021be8:	4a2f      	ldr	r2, [pc, #188]	; (8021ca8 <FINGER_DMA_IrqHandler+0xa8c>)
 8021bea:	4293      	cmp	r3, r2
 8021bec:	d07a      	beq.n	8021ce4 <FINGER_DMA_IrqHandler+0xac8>
 8021bee:	4b2c      	ldr	r3, [pc, #176]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021bf0:	681b      	ldr	r3, [r3, #0]
 8021bf2:	4a2e      	ldr	r2, [pc, #184]	; (8021cac <FINGER_DMA_IrqHandler+0xa90>)
 8021bf4:	4293      	cmp	r3, r2
 8021bf6:	d050      	beq.n	8021c9a <FINGER_DMA_IrqHandler+0xa7e>
 8021bf8:	4b29      	ldr	r3, [pc, #164]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021bfa:	681b      	ldr	r3, [r3, #0]
 8021bfc:	4a2c      	ldr	r2, [pc, #176]	; (8021cb0 <FINGER_DMA_IrqHandler+0xa94>)
 8021bfe:	4293      	cmp	r3, r2
 8021c00:	d049      	beq.n	8021c96 <FINGER_DMA_IrqHandler+0xa7a>
 8021c02:	4b27      	ldr	r3, [pc, #156]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c04:	681b      	ldr	r3, [r3, #0]
 8021c06:	4a2b      	ldr	r2, [pc, #172]	; (8021cb4 <FINGER_DMA_IrqHandler+0xa98>)
 8021c08:	4293      	cmp	r3, r2
 8021c0a:	d042      	beq.n	8021c92 <FINGER_DMA_IrqHandler+0xa76>
 8021c0c:	4b24      	ldr	r3, [pc, #144]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c0e:	681b      	ldr	r3, [r3, #0]
 8021c10:	4a29      	ldr	r2, [pc, #164]	; (8021cb8 <FINGER_DMA_IrqHandler+0xa9c>)
 8021c12:	4293      	cmp	r3, r2
 8021c14:	d03a      	beq.n	8021c8c <FINGER_DMA_IrqHandler+0xa70>
 8021c16:	4b22      	ldr	r3, [pc, #136]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c18:	681b      	ldr	r3, [r3, #0]
 8021c1a:	4a28      	ldr	r2, [pc, #160]	; (8021cbc <FINGER_DMA_IrqHandler+0xaa0>)
 8021c1c:	4293      	cmp	r3, r2
 8021c1e:	d032      	beq.n	8021c86 <FINGER_DMA_IrqHandler+0xa6a>
 8021c20:	4b1f      	ldr	r3, [pc, #124]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c22:	681b      	ldr	r3, [r3, #0]
 8021c24:	4a26      	ldr	r2, [pc, #152]	; (8021cc0 <FINGER_DMA_IrqHandler+0xaa4>)
 8021c26:	4293      	cmp	r3, r2
 8021c28:	d02a      	beq.n	8021c80 <FINGER_DMA_IrqHandler+0xa64>
 8021c2a:	4b1d      	ldr	r3, [pc, #116]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c2c:	681b      	ldr	r3, [r3, #0]
 8021c2e:	4a25      	ldr	r2, [pc, #148]	; (8021cc4 <FINGER_DMA_IrqHandler+0xaa8>)
 8021c30:	4293      	cmp	r3, r2
 8021c32:	d022      	beq.n	8021c7a <FINGER_DMA_IrqHandler+0xa5e>
 8021c34:	4b1a      	ldr	r3, [pc, #104]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c36:	681b      	ldr	r3, [r3, #0]
 8021c38:	4a23      	ldr	r2, [pc, #140]	; (8021cc8 <FINGER_DMA_IrqHandler+0xaac>)
 8021c3a:	4293      	cmp	r3, r2
 8021c3c:	d01a      	beq.n	8021c74 <FINGER_DMA_IrqHandler+0xa58>
 8021c3e:	4b18      	ldr	r3, [pc, #96]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c40:	681b      	ldr	r3, [r3, #0]
 8021c42:	4a22      	ldr	r2, [pc, #136]	; (8021ccc <FINGER_DMA_IrqHandler+0xab0>)
 8021c44:	4293      	cmp	r3, r2
 8021c46:	d012      	beq.n	8021c6e <FINGER_DMA_IrqHandler+0xa52>
 8021c48:	4b15      	ldr	r3, [pc, #84]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c4a:	681b      	ldr	r3, [r3, #0]
 8021c4c:	4a20      	ldr	r2, [pc, #128]	; (8021cd0 <FINGER_DMA_IrqHandler+0xab4>)
 8021c4e:	4293      	cmp	r3, r2
 8021c50:	d00a      	beq.n	8021c68 <FINGER_DMA_IrqHandler+0xa4c>
 8021c52:	4b13      	ldr	r3, [pc, #76]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c54:	681b      	ldr	r3, [r3, #0]
 8021c56:	4a1f      	ldr	r2, [pc, #124]	; (8021cd4 <FINGER_DMA_IrqHandler+0xab8>)
 8021c58:	4293      	cmp	r3, r2
 8021c5a:	d102      	bne.n	8021c62 <FINGER_DMA_IrqHandler+0xa46>
 8021c5c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021c60:	e041      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8021c66:	e03e      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c68:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021c6c:	e03b      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c6e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021c72:	e038      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c74:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021c78:	e035      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021c7e:	e032      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021c84:	e02f      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021c8a:	e02c      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021c90:	e029      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c92:	2308      	movs	r3, #8
 8021c94:	e027      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c96:	2308      	movs	r3, #8
 8021c98:	e025      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c9a:	2308      	movs	r3, #8
 8021c9c:	e023      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c9e:	bf00      	nop
 8021ca0:	2000841c 	.word	0x2000841c
 8021ca4:	400260b8 	.word	0x400260b8
 8021ca8:	40026010 	.word	0x40026010
 8021cac:	40026410 	.word	0x40026410
 8021cb0:	40026070 	.word	0x40026070
 8021cb4:	40026470 	.word	0x40026470
 8021cb8:	40026028 	.word	0x40026028
 8021cbc:	40026428 	.word	0x40026428
 8021cc0:	40026088 	.word	0x40026088
 8021cc4:	40026488 	.word	0x40026488
 8021cc8:	40026040 	.word	0x40026040
 8021ccc:	40026440 	.word	0x40026440
 8021cd0:	400260a0 	.word	0x400260a0
 8021cd4:	400264a0 	.word	0x400264a0
 8021cd8:	40026400 	.word	0x40026400
 8021cdc:	40026058 	.word	0x40026058
 8021ce0:	40026000 	.word	0x40026000
 8021ce4:	2308      	movs	r3, #8
 8021ce6:	4a96      	ldr	r2, [pc, #600]	; (8021f40 <FINGER_DMA_IrqHandler+0xd24>)
 8021ce8:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_FE_FLAG_INDEX(&hdma_uart4_rx));
 8021cea:	4b96      	ldr	r3, [pc, #600]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021cec:	681b      	ldr	r3, [r3, #0]
 8021cee:	461a      	mov	r2, r3
 8021cf0:	4b95      	ldr	r3, [pc, #596]	; (8021f48 <FINGER_DMA_IrqHandler+0xd2c>)
 8021cf2:	429a      	cmp	r2, r3
 8021cf4:	d95c      	bls.n	8021db0 <FINGER_DMA_IrqHandler+0xb94>
 8021cf6:	4b93      	ldr	r3, [pc, #588]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021cf8:	681b      	ldr	r3, [r3, #0]
 8021cfa:	4a94      	ldr	r2, [pc, #592]	; (8021f4c <FINGER_DMA_IrqHandler+0xd30>)
 8021cfc:	4293      	cmp	r3, r2
 8021cfe:	d053      	beq.n	8021da8 <FINGER_DMA_IrqHandler+0xb8c>
 8021d00:	4b90      	ldr	r3, [pc, #576]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d02:	681b      	ldr	r3, [r3, #0]
 8021d04:	4a92      	ldr	r2, [pc, #584]	; (8021f50 <FINGER_DMA_IrqHandler+0xd34>)
 8021d06:	4293      	cmp	r3, r2
 8021d08:	d04c      	beq.n	8021da4 <FINGER_DMA_IrqHandler+0xb88>
 8021d0a:	4b8e      	ldr	r3, [pc, #568]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d0c:	681b      	ldr	r3, [r3, #0]
 8021d0e:	4a91      	ldr	r2, [pc, #580]	; (8021f54 <FINGER_DMA_IrqHandler+0xd38>)
 8021d10:	4293      	cmp	r3, r2
 8021d12:	d045      	beq.n	8021da0 <FINGER_DMA_IrqHandler+0xb84>
 8021d14:	4b8b      	ldr	r3, [pc, #556]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d16:	681b      	ldr	r3, [r3, #0]
 8021d18:	4a8f      	ldr	r2, [pc, #572]	; (8021f58 <FINGER_DMA_IrqHandler+0xd3c>)
 8021d1a:	4293      	cmp	r3, r2
 8021d1c:	d03e      	beq.n	8021d9c <FINGER_DMA_IrqHandler+0xb80>
 8021d1e:	4b89      	ldr	r3, [pc, #548]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d20:	681b      	ldr	r3, [r3, #0]
 8021d22:	4a8e      	ldr	r2, [pc, #568]	; (8021f5c <FINGER_DMA_IrqHandler+0xd40>)
 8021d24:	4293      	cmp	r3, r2
 8021d26:	d037      	beq.n	8021d98 <FINGER_DMA_IrqHandler+0xb7c>
 8021d28:	4b86      	ldr	r3, [pc, #536]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d2a:	681b      	ldr	r3, [r3, #0]
 8021d2c:	4a8c      	ldr	r2, [pc, #560]	; (8021f60 <FINGER_DMA_IrqHandler+0xd44>)
 8021d2e:	4293      	cmp	r3, r2
 8021d30:	d030      	beq.n	8021d94 <FINGER_DMA_IrqHandler+0xb78>
 8021d32:	4b84      	ldr	r3, [pc, #528]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d34:	681b      	ldr	r3, [r3, #0]
 8021d36:	4a8b      	ldr	r2, [pc, #556]	; (8021f64 <FINGER_DMA_IrqHandler+0xd48>)
 8021d38:	4293      	cmp	r3, r2
 8021d3a:	d029      	beq.n	8021d90 <FINGER_DMA_IrqHandler+0xb74>
 8021d3c:	4b81      	ldr	r3, [pc, #516]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d3e:	681b      	ldr	r3, [r3, #0]
 8021d40:	4a89      	ldr	r2, [pc, #548]	; (8021f68 <FINGER_DMA_IrqHandler+0xd4c>)
 8021d42:	4293      	cmp	r3, r2
 8021d44:	d022      	beq.n	8021d8c <FINGER_DMA_IrqHandler+0xb70>
 8021d46:	4b7f      	ldr	r3, [pc, #508]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d48:	681b      	ldr	r3, [r3, #0]
 8021d4a:	4a88      	ldr	r2, [pc, #544]	; (8021f6c <FINGER_DMA_IrqHandler+0xd50>)
 8021d4c:	4293      	cmp	r3, r2
 8021d4e:	d01a      	beq.n	8021d86 <FINGER_DMA_IrqHandler+0xb6a>
 8021d50:	4b7c      	ldr	r3, [pc, #496]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d52:	681b      	ldr	r3, [r3, #0]
 8021d54:	4a86      	ldr	r2, [pc, #536]	; (8021f70 <FINGER_DMA_IrqHandler+0xd54>)
 8021d56:	4293      	cmp	r3, r2
 8021d58:	d012      	beq.n	8021d80 <FINGER_DMA_IrqHandler+0xb64>
 8021d5a:	4b7a      	ldr	r3, [pc, #488]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d5c:	681b      	ldr	r3, [r3, #0]
 8021d5e:	4a85      	ldr	r2, [pc, #532]	; (8021f74 <FINGER_DMA_IrqHandler+0xd58>)
 8021d60:	4293      	cmp	r3, r2
 8021d62:	d00a      	beq.n	8021d7a <FINGER_DMA_IrqHandler+0xb5e>
 8021d64:	4b77      	ldr	r3, [pc, #476]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d66:	681b      	ldr	r3, [r3, #0]
 8021d68:	4a83      	ldr	r2, [pc, #524]	; (8021f78 <FINGER_DMA_IrqHandler+0xd5c>)
 8021d6a:	4293      	cmp	r3, r2
 8021d6c:	d102      	bne.n	8021d74 <FINGER_DMA_IrqHandler+0xb58>
 8021d6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021d72:	e01a      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d74:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8021d78:	e017      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021d7e:	e014      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021d84:	e011      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021d8a:	e00e      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d8c:	2340      	movs	r3, #64	; 0x40
 8021d8e:	e00c      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d90:	2340      	movs	r3, #64	; 0x40
 8021d92:	e00a      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d94:	2340      	movs	r3, #64	; 0x40
 8021d96:	e008      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d98:	2340      	movs	r3, #64	; 0x40
 8021d9a:	e006      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d9c:	2301      	movs	r3, #1
 8021d9e:	e004      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021da0:	2301      	movs	r3, #1
 8021da2:	e002      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021da4:	2301      	movs	r3, #1
 8021da6:	e000      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021da8:	2301      	movs	r3, #1
 8021daa:	4a74      	ldr	r2, [pc, #464]	; (8021f7c <FINGER_DMA_IrqHandler+0xd60>)
 8021dac:	60d3      	str	r3, [r2, #12]
 8021dae:	e147      	b.n	8022040 <FINGER_DMA_IrqHandler+0xe24>
 8021db0:	4b64      	ldr	r3, [pc, #400]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021db2:	681b      	ldr	r3, [r3, #0]
 8021db4:	461a      	mov	r2, r3
 8021db6:	4b72      	ldr	r3, [pc, #456]	; (8021f80 <FINGER_DMA_IrqHandler+0xd64>)
 8021db8:	429a      	cmp	r2, r3
 8021dba:	d95c      	bls.n	8021e76 <FINGER_DMA_IrqHandler+0xc5a>
 8021dbc:	4b61      	ldr	r3, [pc, #388]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021dbe:	681b      	ldr	r3, [r3, #0]
 8021dc0:	4a62      	ldr	r2, [pc, #392]	; (8021f4c <FINGER_DMA_IrqHandler+0xd30>)
 8021dc2:	4293      	cmp	r3, r2
 8021dc4:	d053      	beq.n	8021e6e <FINGER_DMA_IrqHandler+0xc52>
 8021dc6:	4b5f      	ldr	r3, [pc, #380]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021dc8:	681b      	ldr	r3, [r3, #0]
 8021dca:	4a61      	ldr	r2, [pc, #388]	; (8021f50 <FINGER_DMA_IrqHandler+0xd34>)
 8021dcc:	4293      	cmp	r3, r2
 8021dce:	d04c      	beq.n	8021e6a <FINGER_DMA_IrqHandler+0xc4e>
 8021dd0:	4b5c      	ldr	r3, [pc, #368]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021dd2:	681b      	ldr	r3, [r3, #0]
 8021dd4:	4a5f      	ldr	r2, [pc, #380]	; (8021f54 <FINGER_DMA_IrqHandler+0xd38>)
 8021dd6:	4293      	cmp	r3, r2
 8021dd8:	d045      	beq.n	8021e66 <FINGER_DMA_IrqHandler+0xc4a>
 8021dda:	4b5a      	ldr	r3, [pc, #360]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ddc:	681b      	ldr	r3, [r3, #0]
 8021dde:	4a5e      	ldr	r2, [pc, #376]	; (8021f58 <FINGER_DMA_IrqHandler+0xd3c>)
 8021de0:	4293      	cmp	r3, r2
 8021de2:	d03e      	beq.n	8021e62 <FINGER_DMA_IrqHandler+0xc46>
 8021de4:	4b57      	ldr	r3, [pc, #348]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021de6:	681b      	ldr	r3, [r3, #0]
 8021de8:	4a5c      	ldr	r2, [pc, #368]	; (8021f5c <FINGER_DMA_IrqHandler+0xd40>)
 8021dea:	4293      	cmp	r3, r2
 8021dec:	d037      	beq.n	8021e5e <FINGER_DMA_IrqHandler+0xc42>
 8021dee:	4b55      	ldr	r3, [pc, #340]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021df0:	681b      	ldr	r3, [r3, #0]
 8021df2:	4a5b      	ldr	r2, [pc, #364]	; (8021f60 <FINGER_DMA_IrqHandler+0xd44>)
 8021df4:	4293      	cmp	r3, r2
 8021df6:	d030      	beq.n	8021e5a <FINGER_DMA_IrqHandler+0xc3e>
 8021df8:	4b52      	ldr	r3, [pc, #328]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021dfa:	681b      	ldr	r3, [r3, #0]
 8021dfc:	4a59      	ldr	r2, [pc, #356]	; (8021f64 <FINGER_DMA_IrqHandler+0xd48>)
 8021dfe:	4293      	cmp	r3, r2
 8021e00:	d029      	beq.n	8021e56 <FINGER_DMA_IrqHandler+0xc3a>
 8021e02:	4b50      	ldr	r3, [pc, #320]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e04:	681b      	ldr	r3, [r3, #0]
 8021e06:	4a58      	ldr	r2, [pc, #352]	; (8021f68 <FINGER_DMA_IrqHandler+0xd4c>)
 8021e08:	4293      	cmp	r3, r2
 8021e0a:	d022      	beq.n	8021e52 <FINGER_DMA_IrqHandler+0xc36>
 8021e0c:	4b4d      	ldr	r3, [pc, #308]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e0e:	681b      	ldr	r3, [r3, #0]
 8021e10:	4a56      	ldr	r2, [pc, #344]	; (8021f6c <FINGER_DMA_IrqHandler+0xd50>)
 8021e12:	4293      	cmp	r3, r2
 8021e14:	d01a      	beq.n	8021e4c <FINGER_DMA_IrqHandler+0xc30>
 8021e16:	4b4b      	ldr	r3, [pc, #300]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e18:	681b      	ldr	r3, [r3, #0]
 8021e1a:	4a55      	ldr	r2, [pc, #340]	; (8021f70 <FINGER_DMA_IrqHandler+0xd54>)
 8021e1c:	4293      	cmp	r3, r2
 8021e1e:	d012      	beq.n	8021e46 <FINGER_DMA_IrqHandler+0xc2a>
 8021e20:	4b48      	ldr	r3, [pc, #288]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e22:	681b      	ldr	r3, [r3, #0]
 8021e24:	4a53      	ldr	r2, [pc, #332]	; (8021f74 <FINGER_DMA_IrqHandler+0xd58>)
 8021e26:	4293      	cmp	r3, r2
 8021e28:	d00a      	beq.n	8021e40 <FINGER_DMA_IrqHandler+0xc24>
 8021e2a:	4b46      	ldr	r3, [pc, #280]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e2c:	681b      	ldr	r3, [r3, #0]
 8021e2e:	4a52      	ldr	r2, [pc, #328]	; (8021f78 <FINGER_DMA_IrqHandler+0xd5c>)
 8021e30:	4293      	cmp	r3, r2
 8021e32:	d102      	bne.n	8021e3a <FINGER_DMA_IrqHandler+0xc1e>
 8021e34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021e38:	e01a      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e3a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8021e3e:	e017      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021e44:	e014      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021e4a:	e011      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021e50:	e00e      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e52:	2340      	movs	r3, #64	; 0x40
 8021e54:	e00c      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e56:	2340      	movs	r3, #64	; 0x40
 8021e58:	e00a      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e5a:	2340      	movs	r3, #64	; 0x40
 8021e5c:	e008      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e5e:	2340      	movs	r3, #64	; 0x40
 8021e60:	e006      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e62:	2301      	movs	r3, #1
 8021e64:	e004      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e66:	2301      	movs	r3, #1
 8021e68:	e002      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e6a:	2301      	movs	r3, #1
 8021e6c:	e000      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e6e:	2301      	movs	r3, #1
 8021e70:	4a42      	ldr	r2, [pc, #264]	; (8021f7c <FINGER_DMA_IrqHandler+0xd60>)
 8021e72:	6093      	str	r3, [r2, #8]
 8021e74:	e0e4      	b.n	8022040 <FINGER_DMA_IrqHandler+0xe24>
 8021e76:	4b33      	ldr	r3, [pc, #204]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e78:	681b      	ldr	r3, [r3, #0]
 8021e7a:	461a      	mov	r2, r3
 8021e7c:	4b41      	ldr	r3, [pc, #260]	; (8021f84 <FINGER_DMA_IrqHandler+0xd68>)
 8021e7e:	429a      	cmp	r2, r3
 8021e80:	f240 8082 	bls.w	8021f88 <FINGER_DMA_IrqHandler+0xd6c>
 8021e84:	4b2f      	ldr	r3, [pc, #188]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e86:	681b      	ldr	r3, [r3, #0]
 8021e88:	4a30      	ldr	r2, [pc, #192]	; (8021f4c <FINGER_DMA_IrqHandler+0xd30>)
 8021e8a:	4293      	cmp	r3, r2
 8021e8c:	d053      	beq.n	8021f36 <FINGER_DMA_IrqHandler+0xd1a>
 8021e8e:	4b2d      	ldr	r3, [pc, #180]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e90:	681b      	ldr	r3, [r3, #0]
 8021e92:	4a2f      	ldr	r2, [pc, #188]	; (8021f50 <FINGER_DMA_IrqHandler+0xd34>)
 8021e94:	4293      	cmp	r3, r2
 8021e96:	d04c      	beq.n	8021f32 <FINGER_DMA_IrqHandler+0xd16>
 8021e98:	4b2a      	ldr	r3, [pc, #168]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e9a:	681b      	ldr	r3, [r3, #0]
 8021e9c:	4a2d      	ldr	r2, [pc, #180]	; (8021f54 <FINGER_DMA_IrqHandler+0xd38>)
 8021e9e:	4293      	cmp	r3, r2
 8021ea0:	d045      	beq.n	8021f2e <FINGER_DMA_IrqHandler+0xd12>
 8021ea2:	4b28      	ldr	r3, [pc, #160]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ea4:	681b      	ldr	r3, [r3, #0]
 8021ea6:	4a2c      	ldr	r2, [pc, #176]	; (8021f58 <FINGER_DMA_IrqHandler+0xd3c>)
 8021ea8:	4293      	cmp	r3, r2
 8021eaa:	d03e      	beq.n	8021f2a <FINGER_DMA_IrqHandler+0xd0e>
 8021eac:	4b25      	ldr	r3, [pc, #148]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021eae:	681b      	ldr	r3, [r3, #0]
 8021eb0:	4a2a      	ldr	r2, [pc, #168]	; (8021f5c <FINGER_DMA_IrqHandler+0xd40>)
 8021eb2:	4293      	cmp	r3, r2
 8021eb4:	d037      	beq.n	8021f26 <FINGER_DMA_IrqHandler+0xd0a>
 8021eb6:	4b23      	ldr	r3, [pc, #140]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021eb8:	681b      	ldr	r3, [r3, #0]
 8021eba:	4a29      	ldr	r2, [pc, #164]	; (8021f60 <FINGER_DMA_IrqHandler+0xd44>)
 8021ebc:	4293      	cmp	r3, r2
 8021ebe:	d030      	beq.n	8021f22 <FINGER_DMA_IrqHandler+0xd06>
 8021ec0:	4b20      	ldr	r3, [pc, #128]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ec2:	681b      	ldr	r3, [r3, #0]
 8021ec4:	4a27      	ldr	r2, [pc, #156]	; (8021f64 <FINGER_DMA_IrqHandler+0xd48>)
 8021ec6:	4293      	cmp	r3, r2
 8021ec8:	d029      	beq.n	8021f1e <FINGER_DMA_IrqHandler+0xd02>
 8021eca:	4b1e      	ldr	r3, [pc, #120]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ecc:	681b      	ldr	r3, [r3, #0]
 8021ece:	4a26      	ldr	r2, [pc, #152]	; (8021f68 <FINGER_DMA_IrqHandler+0xd4c>)
 8021ed0:	4293      	cmp	r3, r2
 8021ed2:	d022      	beq.n	8021f1a <FINGER_DMA_IrqHandler+0xcfe>
 8021ed4:	4b1b      	ldr	r3, [pc, #108]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ed6:	681b      	ldr	r3, [r3, #0]
 8021ed8:	4a24      	ldr	r2, [pc, #144]	; (8021f6c <FINGER_DMA_IrqHandler+0xd50>)
 8021eda:	4293      	cmp	r3, r2
 8021edc:	d01a      	beq.n	8021f14 <FINGER_DMA_IrqHandler+0xcf8>
 8021ede:	4b19      	ldr	r3, [pc, #100]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ee0:	681b      	ldr	r3, [r3, #0]
 8021ee2:	4a23      	ldr	r2, [pc, #140]	; (8021f70 <FINGER_DMA_IrqHandler+0xd54>)
 8021ee4:	4293      	cmp	r3, r2
 8021ee6:	d012      	beq.n	8021f0e <FINGER_DMA_IrqHandler+0xcf2>
 8021ee8:	4b16      	ldr	r3, [pc, #88]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021eea:	681b      	ldr	r3, [r3, #0]
 8021eec:	4a21      	ldr	r2, [pc, #132]	; (8021f74 <FINGER_DMA_IrqHandler+0xd58>)
 8021eee:	4293      	cmp	r3, r2
 8021ef0:	d00a      	beq.n	8021f08 <FINGER_DMA_IrqHandler+0xcec>
 8021ef2:	4b14      	ldr	r3, [pc, #80]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ef4:	681b      	ldr	r3, [r3, #0]
 8021ef6:	4a20      	ldr	r2, [pc, #128]	; (8021f78 <FINGER_DMA_IrqHandler+0xd5c>)
 8021ef8:	4293      	cmp	r3, r2
 8021efa:	d102      	bne.n	8021f02 <FINGER_DMA_IrqHandler+0xce6>
 8021efc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021f00:	e01a      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f02:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8021f06:	e017      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021f0c:	e014      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021f12:	e011      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021f18:	e00e      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f1a:	2340      	movs	r3, #64	; 0x40
 8021f1c:	e00c      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f1e:	2340      	movs	r3, #64	; 0x40
 8021f20:	e00a      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f22:	2340      	movs	r3, #64	; 0x40
 8021f24:	e008      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f26:	2340      	movs	r3, #64	; 0x40
 8021f28:	e006      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f2a:	2301      	movs	r3, #1
 8021f2c:	e004      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f2e:	2301      	movs	r3, #1
 8021f30:	e002      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f32:	2301      	movs	r3, #1
 8021f34:	e000      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f36:	2301      	movs	r3, #1
 8021f38:	4a01      	ldr	r2, [pc, #4]	; (8021f40 <FINGER_DMA_IrqHandler+0xd24>)
 8021f3a:	60d3      	str	r3, [r2, #12]
 8021f3c:	e080      	b.n	8022040 <FINGER_DMA_IrqHandler+0xe24>
 8021f3e:	bf00      	nop
 8021f40:	40026000 	.word	0x40026000
 8021f44:	2000841c 	.word	0x2000841c
 8021f48:	40026458 	.word	0x40026458
 8021f4c:	40026010 	.word	0x40026010
 8021f50:	40026410 	.word	0x40026410
 8021f54:	40026070 	.word	0x40026070
 8021f58:	40026470 	.word	0x40026470
 8021f5c:	40026028 	.word	0x40026028
 8021f60:	40026428 	.word	0x40026428
 8021f64:	40026088 	.word	0x40026088
 8021f68:	40026488 	.word	0x40026488
 8021f6c:	40026040 	.word	0x40026040
 8021f70:	40026440 	.word	0x40026440
 8021f74:	400260a0 	.word	0x400260a0
 8021f78:	400264a0 	.word	0x400264a0
 8021f7c:	40026400 	.word	0x40026400
 8021f80:	400260b8 	.word	0x400260b8
 8021f84:	40026058 	.word	0x40026058
 8021f88:	4b95      	ldr	r3, [pc, #596]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021f8a:	681b      	ldr	r3, [r3, #0]
 8021f8c:	4a95      	ldr	r2, [pc, #596]	; (80221e4 <FINGER_DMA_IrqHandler+0xfc8>)
 8021f8e:	4293      	cmp	r3, r2
 8021f90:	d053      	beq.n	802203a <FINGER_DMA_IrqHandler+0xe1e>
 8021f92:	4b93      	ldr	r3, [pc, #588]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021f94:	681b      	ldr	r3, [r3, #0]
 8021f96:	4a94      	ldr	r2, [pc, #592]	; (80221e8 <FINGER_DMA_IrqHandler+0xfcc>)
 8021f98:	4293      	cmp	r3, r2
 8021f9a:	d04c      	beq.n	8022036 <FINGER_DMA_IrqHandler+0xe1a>
 8021f9c:	4b90      	ldr	r3, [pc, #576]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021f9e:	681b      	ldr	r3, [r3, #0]
 8021fa0:	4a92      	ldr	r2, [pc, #584]	; (80221ec <FINGER_DMA_IrqHandler+0xfd0>)
 8021fa2:	4293      	cmp	r3, r2
 8021fa4:	d045      	beq.n	8022032 <FINGER_DMA_IrqHandler+0xe16>
 8021fa6:	4b8e      	ldr	r3, [pc, #568]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fa8:	681b      	ldr	r3, [r3, #0]
 8021faa:	4a91      	ldr	r2, [pc, #580]	; (80221f0 <FINGER_DMA_IrqHandler+0xfd4>)
 8021fac:	4293      	cmp	r3, r2
 8021fae:	d03e      	beq.n	802202e <FINGER_DMA_IrqHandler+0xe12>
 8021fb0:	4b8b      	ldr	r3, [pc, #556]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fb2:	681b      	ldr	r3, [r3, #0]
 8021fb4:	4a8f      	ldr	r2, [pc, #572]	; (80221f4 <FINGER_DMA_IrqHandler+0xfd8>)
 8021fb6:	4293      	cmp	r3, r2
 8021fb8:	d037      	beq.n	802202a <FINGER_DMA_IrqHandler+0xe0e>
 8021fba:	4b89      	ldr	r3, [pc, #548]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fbc:	681b      	ldr	r3, [r3, #0]
 8021fbe:	4a8e      	ldr	r2, [pc, #568]	; (80221f8 <FINGER_DMA_IrqHandler+0xfdc>)
 8021fc0:	4293      	cmp	r3, r2
 8021fc2:	d030      	beq.n	8022026 <FINGER_DMA_IrqHandler+0xe0a>
 8021fc4:	4b86      	ldr	r3, [pc, #536]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fc6:	681b      	ldr	r3, [r3, #0]
 8021fc8:	4a8c      	ldr	r2, [pc, #560]	; (80221fc <FINGER_DMA_IrqHandler+0xfe0>)
 8021fca:	4293      	cmp	r3, r2
 8021fcc:	d029      	beq.n	8022022 <FINGER_DMA_IrqHandler+0xe06>
 8021fce:	4b84      	ldr	r3, [pc, #528]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fd0:	681b      	ldr	r3, [r3, #0]
 8021fd2:	4a8b      	ldr	r2, [pc, #556]	; (8022200 <FINGER_DMA_IrqHandler+0xfe4>)
 8021fd4:	4293      	cmp	r3, r2
 8021fd6:	d022      	beq.n	802201e <FINGER_DMA_IrqHandler+0xe02>
 8021fd8:	4b81      	ldr	r3, [pc, #516]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fda:	681b      	ldr	r3, [r3, #0]
 8021fdc:	4a89      	ldr	r2, [pc, #548]	; (8022204 <FINGER_DMA_IrqHandler+0xfe8>)
 8021fde:	4293      	cmp	r3, r2
 8021fe0:	d01a      	beq.n	8022018 <FINGER_DMA_IrqHandler+0xdfc>
 8021fe2:	4b7f      	ldr	r3, [pc, #508]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fe4:	681b      	ldr	r3, [r3, #0]
 8021fe6:	4a88      	ldr	r2, [pc, #544]	; (8022208 <FINGER_DMA_IrqHandler+0xfec>)
 8021fe8:	4293      	cmp	r3, r2
 8021fea:	d012      	beq.n	8022012 <FINGER_DMA_IrqHandler+0xdf6>
 8021fec:	4b7c      	ldr	r3, [pc, #496]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fee:	681b      	ldr	r3, [r3, #0]
 8021ff0:	4a86      	ldr	r2, [pc, #536]	; (802220c <FINGER_DMA_IrqHandler+0xff0>)
 8021ff2:	4293      	cmp	r3, r2
 8021ff4:	d00a      	beq.n	802200c <FINGER_DMA_IrqHandler+0xdf0>
 8021ff6:	4b7a      	ldr	r3, [pc, #488]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021ff8:	681b      	ldr	r3, [r3, #0]
 8021ffa:	4a85      	ldr	r2, [pc, #532]	; (8022210 <FINGER_DMA_IrqHandler+0xff4>)
 8021ffc:	4293      	cmp	r3, r2
 8021ffe:	d102      	bne.n	8022006 <FINGER_DMA_IrqHandler+0xdea>
 8022000:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8022004:	e01a      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022006:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 802200a:	e017      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802200c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8022010:	e014      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022012:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8022016:	e011      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022018:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802201c:	e00e      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802201e:	2340      	movs	r3, #64	; 0x40
 8022020:	e00c      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022022:	2340      	movs	r3, #64	; 0x40
 8022024:	e00a      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022026:	2340      	movs	r3, #64	; 0x40
 8022028:	e008      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802202a:	2340      	movs	r3, #64	; 0x40
 802202c:	e006      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802202e:	2301      	movs	r3, #1
 8022030:	e004      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022032:	2301      	movs	r3, #1
 8022034:	e002      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022036:	2301      	movs	r3, #1
 8022038:	e000      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802203a:	2301      	movs	r3, #1
 802203c:	4a75      	ldr	r2, [pc, #468]	; (8022214 <FINGER_DMA_IrqHandler+0xff8>)
 802203e:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_uart4_rx));
 8022040:	4b67      	ldr	r3, [pc, #412]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022042:	681b      	ldr	r3, [r3, #0]
 8022044:	461a      	mov	r2, r3
 8022046:	4b74      	ldr	r3, [pc, #464]	; (8022218 <FINGER_DMA_IrqHandler+0xffc>)
 8022048:	429a      	cmp	r2, r3
 802204a:	d960      	bls.n	802210e <FINGER_DMA_IrqHandler+0xef2>
 802204c:	4b64      	ldr	r3, [pc, #400]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802204e:	681b      	ldr	r3, [r3, #0]
 8022050:	4a64      	ldr	r2, [pc, #400]	; (80221e4 <FINGER_DMA_IrqHandler+0xfc8>)
 8022052:	4293      	cmp	r3, r2
 8022054:	d057      	beq.n	8022106 <FINGER_DMA_IrqHandler+0xeea>
 8022056:	4b62      	ldr	r3, [pc, #392]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022058:	681b      	ldr	r3, [r3, #0]
 802205a:	4a63      	ldr	r2, [pc, #396]	; (80221e8 <FINGER_DMA_IrqHandler+0xfcc>)
 802205c:	4293      	cmp	r3, r2
 802205e:	d050      	beq.n	8022102 <FINGER_DMA_IrqHandler+0xee6>
 8022060:	4b5f      	ldr	r3, [pc, #380]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022062:	681b      	ldr	r3, [r3, #0]
 8022064:	4a61      	ldr	r2, [pc, #388]	; (80221ec <FINGER_DMA_IrqHandler+0xfd0>)
 8022066:	4293      	cmp	r3, r2
 8022068:	d049      	beq.n	80220fe <FINGER_DMA_IrqHandler+0xee2>
 802206a:	4b5d      	ldr	r3, [pc, #372]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802206c:	681b      	ldr	r3, [r3, #0]
 802206e:	4a60      	ldr	r2, [pc, #384]	; (80221f0 <FINGER_DMA_IrqHandler+0xfd4>)
 8022070:	4293      	cmp	r3, r2
 8022072:	d042      	beq.n	80220fa <FINGER_DMA_IrqHandler+0xede>
 8022074:	4b5a      	ldr	r3, [pc, #360]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022076:	681b      	ldr	r3, [r3, #0]
 8022078:	4a5e      	ldr	r2, [pc, #376]	; (80221f4 <FINGER_DMA_IrqHandler+0xfd8>)
 802207a:	4293      	cmp	r3, r2
 802207c:	d03a      	beq.n	80220f4 <FINGER_DMA_IrqHandler+0xed8>
 802207e:	4b58      	ldr	r3, [pc, #352]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022080:	681b      	ldr	r3, [r3, #0]
 8022082:	4a5d      	ldr	r2, [pc, #372]	; (80221f8 <FINGER_DMA_IrqHandler+0xfdc>)
 8022084:	4293      	cmp	r3, r2
 8022086:	d032      	beq.n	80220ee <FINGER_DMA_IrqHandler+0xed2>
 8022088:	4b55      	ldr	r3, [pc, #340]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802208a:	681b      	ldr	r3, [r3, #0]
 802208c:	4a5b      	ldr	r2, [pc, #364]	; (80221fc <FINGER_DMA_IrqHandler+0xfe0>)
 802208e:	4293      	cmp	r3, r2
 8022090:	d02a      	beq.n	80220e8 <FINGER_DMA_IrqHandler+0xecc>
 8022092:	4b53      	ldr	r3, [pc, #332]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022094:	681b      	ldr	r3, [r3, #0]
 8022096:	4a5a      	ldr	r2, [pc, #360]	; (8022200 <FINGER_DMA_IrqHandler+0xfe4>)
 8022098:	4293      	cmp	r3, r2
 802209a:	d022      	beq.n	80220e2 <FINGER_DMA_IrqHandler+0xec6>
 802209c:	4b50      	ldr	r3, [pc, #320]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802209e:	681b      	ldr	r3, [r3, #0]
 80220a0:	4a58      	ldr	r2, [pc, #352]	; (8022204 <FINGER_DMA_IrqHandler+0xfe8>)
 80220a2:	4293      	cmp	r3, r2
 80220a4:	d01a      	beq.n	80220dc <FINGER_DMA_IrqHandler+0xec0>
 80220a6:	4b4e      	ldr	r3, [pc, #312]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 80220a8:	681b      	ldr	r3, [r3, #0]
 80220aa:	4a57      	ldr	r2, [pc, #348]	; (8022208 <FINGER_DMA_IrqHandler+0xfec>)
 80220ac:	4293      	cmp	r3, r2
 80220ae:	d012      	beq.n	80220d6 <FINGER_DMA_IrqHandler+0xeba>
 80220b0:	4b4b      	ldr	r3, [pc, #300]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 80220b2:	681b      	ldr	r3, [r3, #0]
 80220b4:	4a55      	ldr	r2, [pc, #340]	; (802220c <FINGER_DMA_IrqHandler+0xff0>)
 80220b6:	4293      	cmp	r3, r2
 80220b8:	d00a      	beq.n	80220d0 <FINGER_DMA_IrqHandler+0xeb4>
 80220ba:	4b49      	ldr	r3, [pc, #292]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 80220bc:	681b      	ldr	r3, [r3, #0]
 80220be:	4a54      	ldr	r2, [pc, #336]	; (8022210 <FINGER_DMA_IrqHandler+0xff4>)
 80220c0:	4293      	cmp	r3, r2
 80220c2:	d102      	bne.n	80220ca <FINGER_DMA_IrqHandler+0xeae>
 80220c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80220c8:	e01e      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80220ce:	e01b      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80220d4:	e018      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220d6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80220da:	e015      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80220e0:	e012      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80220e6:	e00f      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80220ec:	e00c      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80220f2:	e009      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80220f8:	e006      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220fa:	2304      	movs	r3, #4
 80220fc:	e004      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220fe:	2304      	movs	r3, #4
 8022100:	e002      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 8022102:	2304      	movs	r3, #4
 8022104:	e000      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 8022106:	2304      	movs	r3, #4
 8022108:	4a44      	ldr	r2, [pc, #272]	; (802221c <FINGER_DMA_IrqHandler+0x1000>)
 802210a:	60d3      	str	r3, [r2, #12]
 802210c:	e151      	b.n	80223b2 <FINGER_DMA_IrqHandler+0x1196>
 802210e:	4b34      	ldr	r3, [pc, #208]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022110:	681b      	ldr	r3, [r3, #0]
 8022112:	461a      	mov	r2, r3
 8022114:	4b42      	ldr	r3, [pc, #264]	; (8022220 <FINGER_DMA_IrqHandler+0x1004>)
 8022116:	429a      	cmp	r2, r3
 8022118:	f240 8084 	bls.w	8022224 <FINGER_DMA_IrqHandler+0x1008>
 802211c:	4b30      	ldr	r3, [pc, #192]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802211e:	681b      	ldr	r3, [r3, #0]
 8022120:	4a30      	ldr	r2, [pc, #192]	; (80221e4 <FINGER_DMA_IrqHandler+0xfc8>)
 8022122:	4293      	cmp	r3, r2
 8022124:	d057      	beq.n	80221d6 <FINGER_DMA_IrqHandler+0xfba>
 8022126:	4b2e      	ldr	r3, [pc, #184]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022128:	681b      	ldr	r3, [r3, #0]
 802212a:	4a2f      	ldr	r2, [pc, #188]	; (80221e8 <FINGER_DMA_IrqHandler+0xfcc>)
 802212c:	4293      	cmp	r3, r2
 802212e:	d050      	beq.n	80221d2 <FINGER_DMA_IrqHandler+0xfb6>
 8022130:	4b2b      	ldr	r3, [pc, #172]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022132:	681b      	ldr	r3, [r3, #0]
 8022134:	4a2d      	ldr	r2, [pc, #180]	; (80221ec <FINGER_DMA_IrqHandler+0xfd0>)
 8022136:	4293      	cmp	r3, r2
 8022138:	d049      	beq.n	80221ce <FINGER_DMA_IrqHandler+0xfb2>
 802213a:	4b29      	ldr	r3, [pc, #164]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802213c:	681b      	ldr	r3, [r3, #0]
 802213e:	4a2c      	ldr	r2, [pc, #176]	; (80221f0 <FINGER_DMA_IrqHandler+0xfd4>)
 8022140:	4293      	cmp	r3, r2
 8022142:	d042      	beq.n	80221ca <FINGER_DMA_IrqHandler+0xfae>
 8022144:	4b26      	ldr	r3, [pc, #152]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022146:	681b      	ldr	r3, [r3, #0]
 8022148:	4a2a      	ldr	r2, [pc, #168]	; (80221f4 <FINGER_DMA_IrqHandler+0xfd8>)
 802214a:	4293      	cmp	r3, r2
 802214c:	d03a      	beq.n	80221c4 <FINGER_DMA_IrqHandler+0xfa8>
 802214e:	4b24      	ldr	r3, [pc, #144]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022150:	681b      	ldr	r3, [r3, #0]
 8022152:	4a29      	ldr	r2, [pc, #164]	; (80221f8 <FINGER_DMA_IrqHandler+0xfdc>)
 8022154:	4293      	cmp	r3, r2
 8022156:	d032      	beq.n	80221be <FINGER_DMA_IrqHandler+0xfa2>
 8022158:	4b21      	ldr	r3, [pc, #132]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802215a:	681b      	ldr	r3, [r3, #0]
 802215c:	4a27      	ldr	r2, [pc, #156]	; (80221fc <FINGER_DMA_IrqHandler+0xfe0>)
 802215e:	4293      	cmp	r3, r2
 8022160:	d02a      	beq.n	80221b8 <FINGER_DMA_IrqHandler+0xf9c>
 8022162:	4b1f      	ldr	r3, [pc, #124]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022164:	681b      	ldr	r3, [r3, #0]
 8022166:	4a26      	ldr	r2, [pc, #152]	; (8022200 <FINGER_DMA_IrqHandler+0xfe4>)
 8022168:	4293      	cmp	r3, r2
 802216a:	d022      	beq.n	80221b2 <FINGER_DMA_IrqHandler+0xf96>
 802216c:	4b1c      	ldr	r3, [pc, #112]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802216e:	681b      	ldr	r3, [r3, #0]
 8022170:	4a24      	ldr	r2, [pc, #144]	; (8022204 <FINGER_DMA_IrqHandler+0xfe8>)
 8022172:	4293      	cmp	r3, r2
 8022174:	d01a      	beq.n	80221ac <FINGER_DMA_IrqHandler+0xf90>
 8022176:	4b1a      	ldr	r3, [pc, #104]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022178:	681b      	ldr	r3, [r3, #0]
 802217a:	4a23      	ldr	r2, [pc, #140]	; (8022208 <FINGER_DMA_IrqHandler+0xfec>)
 802217c:	4293      	cmp	r3, r2
 802217e:	d012      	beq.n	80221a6 <FINGER_DMA_IrqHandler+0xf8a>
 8022180:	4b17      	ldr	r3, [pc, #92]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022182:	681b      	ldr	r3, [r3, #0]
 8022184:	4a21      	ldr	r2, [pc, #132]	; (802220c <FINGER_DMA_IrqHandler+0xff0>)
 8022186:	4293      	cmp	r3, r2
 8022188:	d00a      	beq.n	80221a0 <FINGER_DMA_IrqHandler+0xf84>
 802218a:	4b15      	ldr	r3, [pc, #84]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802218c:	681b      	ldr	r3, [r3, #0]
 802218e:	4a20      	ldr	r2, [pc, #128]	; (8022210 <FINGER_DMA_IrqHandler+0xff4>)
 8022190:	4293      	cmp	r3, r2
 8022192:	d102      	bne.n	802219a <FINGER_DMA_IrqHandler+0xf7e>
 8022194:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8022198:	e01e      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 802219a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802219e:	e01b      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221a0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80221a4:	e018      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221a6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80221aa:	e015      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80221b0:	e012      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80221b6:	e00f      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80221bc:	e00c      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80221c2:	e009      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80221c8:	e006      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221ca:	2304      	movs	r3, #4
 80221cc:	e004      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221ce:	2304      	movs	r3, #4
 80221d0:	e002      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221d2:	2304      	movs	r3, #4
 80221d4:	e000      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221d6:	2304      	movs	r3, #4
 80221d8:	4a10      	ldr	r2, [pc, #64]	; (802221c <FINGER_DMA_IrqHandler+0x1000>)
 80221da:	6093      	str	r3, [r2, #8]
 80221dc:	e0e9      	b.n	80223b2 <FINGER_DMA_IrqHandler+0x1196>
 80221de:	bf00      	nop
 80221e0:	2000841c 	.word	0x2000841c
 80221e4:	40026010 	.word	0x40026010
 80221e8:	40026410 	.word	0x40026410
 80221ec:	40026070 	.word	0x40026070
 80221f0:	40026470 	.word	0x40026470
 80221f4:	40026028 	.word	0x40026028
 80221f8:	40026428 	.word	0x40026428
 80221fc:	40026088 	.word	0x40026088
 8022200:	40026488 	.word	0x40026488
 8022204:	40026040 	.word	0x40026040
 8022208:	40026440 	.word	0x40026440
 802220c:	400260a0 	.word	0x400260a0
 8022210:	400264a0 	.word	0x400264a0
 8022214:	40026000 	.word	0x40026000
 8022218:	40026458 	.word	0x40026458
 802221c:	40026400 	.word	0x40026400
 8022220:	400260b8 	.word	0x400260b8
 8022224:	4b66      	ldr	r3, [pc, #408]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022226:	681b      	ldr	r3, [r3, #0]
 8022228:	461a      	mov	r2, r3
 802222a:	4b66      	ldr	r3, [pc, #408]	; (80223c4 <FINGER_DMA_IrqHandler+0x11a8>)
 802222c:	429a      	cmp	r2, r3
 802222e:	d960      	bls.n	80222f2 <FINGER_DMA_IrqHandler+0x10d6>
 8022230:	4b63      	ldr	r3, [pc, #396]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022232:	681b      	ldr	r3, [r3, #0]
 8022234:	4a64      	ldr	r2, [pc, #400]	; (80223c8 <FINGER_DMA_IrqHandler+0x11ac>)
 8022236:	4293      	cmp	r3, r2
 8022238:	d057      	beq.n	80222ea <FINGER_DMA_IrqHandler+0x10ce>
 802223a:	4b61      	ldr	r3, [pc, #388]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802223c:	681b      	ldr	r3, [r3, #0]
 802223e:	4a63      	ldr	r2, [pc, #396]	; (80223cc <FINGER_DMA_IrqHandler+0x11b0>)
 8022240:	4293      	cmp	r3, r2
 8022242:	d050      	beq.n	80222e6 <FINGER_DMA_IrqHandler+0x10ca>
 8022244:	4b5e      	ldr	r3, [pc, #376]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022246:	681b      	ldr	r3, [r3, #0]
 8022248:	4a61      	ldr	r2, [pc, #388]	; (80223d0 <FINGER_DMA_IrqHandler+0x11b4>)
 802224a:	4293      	cmp	r3, r2
 802224c:	d049      	beq.n	80222e2 <FINGER_DMA_IrqHandler+0x10c6>
 802224e:	4b5c      	ldr	r3, [pc, #368]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022250:	681b      	ldr	r3, [r3, #0]
 8022252:	4a60      	ldr	r2, [pc, #384]	; (80223d4 <FINGER_DMA_IrqHandler+0x11b8>)
 8022254:	4293      	cmp	r3, r2
 8022256:	d042      	beq.n	80222de <FINGER_DMA_IrqHandler+0x10c2>
 8022258:	4b59      	ldr	r3, [pc, #356]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802225a:	681b      	ldr	r3, [r3, #0]
 802225c:	4a5e      	ldr	r2, [pc, #376]	; (80223d8 <FINGER_DMA_IrqHandler+0x11bc>)
 802225e:	4293      	cmp	r3, r2
 8022260:	d03a      	beq.n	80222d8 <FINGER_DMA_IrqHandler+0x10bc>
 8022262:	4b57      	ldr	r3, [pc, #348]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022264:	681b      	ldr	r3, [r3, #0]
 8022266:	4a5d      	ldr	r2, [pc, #372]	; (80223dc <FINGER_DMA_IrqHandler+0x11c0>)
 8022268:	4293      	cmp	r3, r2
 802226a:	d032      	beq.n	80222d2 <FINGER_DMA_IrqHandler+0x10b6>
 802226c:	4b54      	ldr	r3, [pc, #336]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802226e:	681b      	ldr	r3, [r3, #0]
 8022270:	4a5b      	ldr	r2, [pc, #364]	; (80223e0 <FINGER_DMA_IrqHandler+0x11c4>)
 8022272:	4293      	cmp	r3, r2
 8022274:	d02a      	beq.n	80222cc <FINGER_DMA_IrqHandler+0x10b0>
 8022276:	4b52      	ldr	r3, [pc, #328]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022278:	681b      	ldr	r3, [r3, #0]
 802227a:	4a5a      	ldr	r2, [pc, #360]	; (80223e4 <FINGER_DMA_IrqHandler+0x11c8>)
 802227c:	4293      	cmp	r3, r2
 802227e:	d022      	beq.n	80222c6 <FINGER_DMA_IrqHandler+0x10aa>
 8022280:	4b4f      	ldr	r3, [pc, #316]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022282:	681b      	ldr	r3, [r3, #0]
 8022284:	4a58      	ldr	r2, [pc, #352]	; (80223e8 <FINGER_DMA_IrqHandler+0x11cc>)
 8022286:	4293      	cmp	r3, r2
 8022288:	d01a      	beq.n	80222c0 <FINGER_DMA_IrqHandler+0x10a4>
 802228a:	4b4d      	ldr	r3, [pc, #308]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802228c:	681b      	ldr	r3, [r3, #0]
 802228e:	4a57      	ldr	r2, [pc, #348]	; (80223ec <FINGER_DMA_IrqHandler+0x11d0>)
 8022290:	4293      	cmp	r3, r2
 8022292:	d012      	beq.n	80222ba <FINGER_DMA_IrqHandler+0x109e>
 8022294:	4b4a      	ldr	r3, [pc, #296]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022296:	681b      	ldr	r3, [r3, #0]
 8022298:	4a55      	ldr	r2, [pc, #340]	; (80223f0 <FINGER_DMA_IrqHandler+0x11d4>)
 802229a:	4293      	cmp	r3, r2
 802229c:	d00a      	beq.n	80222b4 <FINGER_DMA_IrqHandler+0x1098>
 802229e:	4b48      	ldr	r3, [pc, #288]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 80222a0:	681b      	ldr	r3, [r3, #0]
 80222a2:	4a54      	ldr	r2, [pc, #336]	; (80223f4 <FINGER_DMA_IrqHandler+0x11d8>)
 80222a4:	4293      	cmp	r3, r2
 80222a6:	d102      	bne.n	80222ae <FINGER_DMA_IrqHandler+0x1092>
 80222a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80222ac:	e01e      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80222b2:	e01b      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222b4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80222b8:	e018      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222ba:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80222be:	e015      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80222c4:	e012      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80222ca:	e00f      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80222d0:	e00c      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80222d6:	e009      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80222dc:	e006      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222de:	2304      	movs	r3, #4
 80222e0:	e004      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222e2:	2304      	movs	r3, #4
 80222e4:	e002      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222e6:	2304      	movs	r3, #4
 80222e8:	e000      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222ea:	2304      	movs	r3, #4
 80222ec:	4a42      	ldr	r2, [pc, #264]	; (80223f8 <FINGER_DMA_IrqHandler+0x11dc>)
 80222ee:	60d3      	str	r3, [r2, #12]
 80222f0:	e05f      	b.n	80223b2 <FINGER_DMA_IrqHandler+0x1196>
 80222f2:	4b33      	ldr	r3, [pc, #204]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 80222f4:	681b      	ldr	r3, [r3, #0]
 80222f6:	4a34      	ldr	r2, [pc, #208]	; (80223c8 <FINGER_DMA_IrqHandler+0x11ac>)
 80222f8:	4293      	cmp	r3, r2
 80222fa:	d057      	beq.n	80223ac <FINGER_DMA_IrqHandler+0x1190>
 80222fc:	4b30      	ldr	r3, [pc, #192]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 80222fe:	681b      	ldr	r3, [r3, #0]
 8022300:	4a32      	ldr	r2, [pc, #200]	; (80223cc <FINGER_DMA_IrqHandler+0x11b0>)
 8022302:	4293      	cmp	r3, r2
 8022304:	d050      	beq.n	80223a8 <FINGER_DMA_IrqHandler+0x118c>
 8022306:	4b2e      	ldr	r3, [pc, #184]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022308:	681b      	ldr	r3, [r3, #0]
 802230a:	4a31      	ldr	r2, [pc, #196]	; (80223d0 <FINGER_DMA_IrqHandler+0x11b4>)
 802230c:	4293      	cmp	r3, r2
 802230e:	d049      	beq.n	80223a4 <FINGER_DMA_IrqHandler+0x1188>
 8022310:	4b2b      	ldr	r3, [pc, #172]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022312:	681b      	ldr	r3, [r3, #0]
 8022314:	4a2f      	ldr	r2, [pc, #188]	; (80223d4 <FINGER_DMA_IrqHandler+0x11b8>)
 8022316:	4293      	cmp	r3, r2
 8022318:	d042      	beq.n	80223a0 <FINGER_DMA_IrqHandler+0x1184>
 802231a:	4b29      	ldr	r3, [pc, #164]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802231c:	681b      	ldr	r3, [r3, #0]
 802231e:	4a2e      	ldr	r2, [pc, #184]	; (80223d8 <FINGER_DMA_IrqHandler+0x11bc>)
 8022320:	4293      	cmp	r3, r2
 8022322:	d03a      	beq.n	802239a <FINGER_DMA_IrqHandler+0x117e>
 8022324:	4b26      	ldr	r3, [pc, #152]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022326:	681b      	ldr	r3, [r3, #0]
 8022328:	4a2c      	ldr	r2, [pc, #176]	; (80223dc <FINGER_DMA_IrqHandler+0x11c0>)
 802232a:	4293      	cmp	r3, r2
 802232c:	d032      	beq.n	8022394 <FINGER_DMA_IrqHandler+0x1178>
 802232e:	4b24      	ldr	r3, [pc, #144]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022330:	681b      	ldr	r3, [r3, #0]
 8022332:	4a2b      	ldr	r2, [pc, #172]	; (80223e0 <FINGER_DMA_IrqHandler+0x11c4>)
 8022334:	4293      	cmp	r3, r2
 8022336:	d02a      	beq.n	802238e <FINGER_DMA_IrqHandler+0x1172>
 8022338:	4b21      	ldr	r3, [pc, #132]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802233a:	681b      	ldr	r3, [r3, #0]
 802233c:	4a29      	ldr	r2, [pc, #164]	; (80223e4 <FINGER_DMA_IrqHandler+0x11c8>)
 802233e:	4293      	cmp	r3, r2
 8022340:	d022      	beq.n	8022388 <FINGER_DMA_IrqHandler+0x116c>
 8022342:	4b1f      	ldr	r3, [pc, #124]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022344:	681b      	ldr	r3, [r3, #0]
 8022346:	4a28      	ldr	r2, [pc, #160]	; (80223e8 <FINGER_DMA_IrqHandler+0x11cc>)
 8022348:	4293      	cmp	r3, r2
 802234a:	d01a      	beq.n	8022382 <FINGER_DMA_IrqHandler+0x1166>
 802234c:	4b1c      	ldr	r3, [pc, #112]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802234e:	681b      	ldr	r3, [r3, #0]
 8022350:	4a26      	ldr	r2, [pc, #152]	; (80223ec <FINGER_DMA_IrqHandler+0x11d0>)
 8022352:	4293      	cmp	r3, r2
 8022354:	d012      	beq.n	802237c <FINGER_DMA_IrqHandler+0x1160>
 8022356:	4b1a      	ldr	r3, [pc, #104]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022358:	681b      	ldr	r3, [r3, #0]
 802235a:	4a25      	ldr	r2, [pc, #148]	; (80223f0 <FINGER_DMA_IrqHandler+0x11d4>)
 802235c:	4293      	cmp	r3, r2
 802235e:	d00a      	beq.n	8022376 <FINGER_DMA_IrqHandler+0x115a>
 8022360:	4b17      	ldr	r3, [pc, #92]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022362:	681b      	ldr	r3, [r3, #0]
 8022364:	4a23      	ldr	r2, [pc, #140]	; (80223f4 <FINGER_DMA_IrqHandler+0x11d8>)
 8022366:	4293      	cmp	r3, r2
 8022368:	d102      	bne.n	8022370 <FINGER_DMA_IrqHandler+0x1154>
 802236a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802236e:	e01e      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022370:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8022374:	e01b      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022376:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802237a:	e018      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 802237c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8022380:	e015      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022382:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8022386:	e012      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022388:	f44f 7380 	mov.w	r3, #256	; 0x100
 802238c:	e00f      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 802238e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8022392:	e00c      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022394:	f44f 7380 	mov.w	r3, #256	; 0x100
 8022398:	e009      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 802239a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802239e:	e006      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 80223a0:	2304      	movs	r3, #4
 80223a2:	e004      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 80223a4:	2304      	movs	r3, #4
 80223a6:	e002      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 80223a8:	2304      	movs	r3, #4
 80223aa:	e000      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 80223ac:	2304      	movs	r3, #4
 80223ae:	4a12      	ldr	r2, [pc, #72]	; (80223f8 <FINGER_DMA_IrqHandler+0x11dc>)
 80223b0:	6093      	str	r3, [r2, #8]
        HAL_UART_Receive_DMA(&huart4, (uint8_t*) FINGER_DMA_RX, FINGER_DMA_RX_SZ);
 80223b2:	2280      	movs	r2, #128	; 0x80
 80223b4:	4911      	ldr	r1, [pc, #68]	; (80223fc <FINGER_DMA_IrqHandler+0x11e0>)
 80223b6:	4812      	ldr	r0, [pc, #72]	; (8022400 <FINGER_DMA_IrqHandler+0x11e4>)
 80223b8:	f014 f8d0 	bl	803655c <HAL_UART_Receive_DMA>
}
 80223bc:	bf00      	nop
 80223be:	bd80      	pop	{r7, pc}
 80223c0:	2000841c 	.word	0x2000841c
 80223c4:	40026058 	.word	0x40026058
 80223c8:	40026010 	.word	0x40026010
 80223cc:	40026410 	.word	0x40026410
 80223d0:	40026070 	.word	0x40026070
 80223d4:	40026470 	.word	0x40026470
 80223d8:	40026028 	.word	0x40026028
 80223dc:	40026428 	.word	0x40026428
 80223e0:	40026088 	.word	0x40026088
 80223e4:	40026488 	.word	0x40026488
 80223e8:	40026040 	.word	0x40026040
 80223ec:	40026440 	.word	0x40026440
 80223f0:	400260a0 	.word	0x400260a0
 80223f4:	400264a0 	.word	0x400264a0
 80223f8:	40026000 	.word	0x40026000
 80223fc:	20000cf8 	.word	0x20000cf8
 8022400:	20008850 	.word	0x20008850

08022404 <FINGER_DMA_Init>:

void FINGER_DMA_Init(void) {
 8022404:	b580      	push	{r7, lr}
 8022406:	af00      	add	r7, sp, #0
    __HAL_UART_ENABLE_IT(&huart4, UART_IT_IDLE);        // enable idle line interrupt
 8022408:	4b0f      	ldr	r3, [pc, #60]	; (8022448 <FINGER_DMA_Init+0x44>)
 802240a:	681b      	ldr	r3, [r3, #0]
 802240c:	68da      	ldr	r2, [r3, #12]
 802240e:	4b0e      	ldr	r3, [pc, #56]	; (8022448 <FINGER_DMA_Init+0x44>)
 8022410:	681b      	ldr	r3, [r3, #0]
 8022412:	f042 0210 	orr.w	r2, r2, #16
 8022416:	60da      	str	r2, [r3, #12]
    __HAL_DMA_ENABLE_IT(&hdma_uart4_rx, DMA_IT_TC);    // enable DMA Tx cplt interrupt
 8022418:	4b0c      	ldr	r3, [pc, #48]	; (802244c <FINGER_DMA_Init+0x48>)
 802241a:	681b      	ldr	r3, [r3, #0]
 802241c:	681a      	ldr	r2, [r3, #0]
 802241e:	4b0b      	ldr	r3, [pc, #44]	; (802244c <FINGER_DMA_Init+0x48>)
 8022420:	681b      	ldr	r3, [r3, #0]
 8022422:	f042 0210 	orr.w	r2, r2, #16
 8022426:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_uart4_rx, DMA_IT_HT);    // enable half complete interrupt
 8022428:	4b08      	ldr	r3, [pc, #32]	; (802244c <FINGER_DMA_Init+0x48>)
 802242a:	681b      	ldr	r3, [r3, #0]
 802242c:	681a      	ldr	r2, [r3, #0]
 802242e:	4b07      	ldr	r3, [pc, #28]	; (802244c <FINGER_DMA_Init+0x48>)
 8022430:	681b      	ldr	r3, [r3, #0]
 8022432:	f042 0208 	orr.w	r2, r2, #8
 8022436:	601a      	str	r2, [r3, #0]

    /* Start DMA transfer */
    HAL_UART_Receive_DMA(&huart4, (uint8_t*) FINGER_DMA_RX, FINGER_DMA_RX_SZ);
 8022438:	2280      	movs	r2, #128	; 0x80
 802243a:	4905      	ldr	r1, [pc, #20]	; (8022450 <FINGER_DMA_Init+0x4c>)
 802243c:	4802      	ldr	r0, [pc, #8]	; (8022448 <FINGER_DMA_Init+0x44>)
 802243e:	f014 f88d 	bl	803655c <HAL_UART_Receive_DMA>
}
 8022442:	bf00      	nop
 8022444:	bd80      	pop	{r7, pc}
 8022446:	bf00      	nop
 8022448:	20008850 	.word	0x20008850
 802244c:	2000841c 	.word	0x2000841c
 8022450:	20000cf8 	.word	0x20000cf8

08022454 <FINGER_Check_Buffer>:

static void FINGER_Check_Buffer(void) {
 8022454:	b580      	push	{r7, lr}
 8022456:	b082      	sub	sp, #8
 8022458:	af00      	add	r7, sp, #0
    static size_t old_pos;
    size_t pos;

    /* Calculate current position in buffer */
    pos = FINGER_DMA_RX_SZ - __HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 802245a:	4b1e      	ldr	r3, [pc, #120]	; (80224d4 <FINGER_Check_Buffer+0x80>)
 802245c:	681b      	ldr	r3, [r3, #0]
 802245e:	685b      	ldr	r3, [r3, #4]
 8022460:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8022464:	607b      	str	r3, [r7, #4]
    if (pos != old_pos) { /* Check change in received data */
 8022466:	4b1c      	ldr	r3, [pc, #112]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 8022468:	681b      	ldr	r3, [r3, #0]
 802246a:	687a      	ldr	r2, [r7, #4]
 802246c:	429a      	cmp	r2, r3
 802246e:	d023      	beq.n	80224b8 <FINGER_Check_Buffer+0x64>
        if (pos > old_pos) { /* Current position is over previous one */
 8022470:	4b19      	ldr	r3, [pc, #100]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 8022472:	681b      	ldr	r3, [r3, #0]
 8022474:	687a      	ldr	r2, [r7, #4]
 8022476:	429a      	cmp	r2, r3
 8022478:	d90b      	bls.n	8022492 <FINGER_Check_Buffer+0x3e>
            /* We are in "linear" mode */
            /* Process data directly by subtracting "pointers" */
            FINGER_Fill_Buffer(&FINGER_DMA_RX[old_pos], pos - old_pos);
 802247a:	4b17      	ldr	r3, [pc, #92]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 802247c:	681b      	ldr	r3, [r3, #0]
 802247e:	4a17      	ldr	r2, [pc, #92]	; (80224dc <FINGER_Check_Buffer+0x88>)
 8022480:	1898      	adds	r0, r3, r2
 8022482:	4b15      	ldr	r3, [pc, #84]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 8022484:	681b      	ldr	r3, [r3, #0]
 8022486:	687a      	ldr	r2, [r7, #4]
 8022488:	1ad3      	subs	r3, r2, r3
 802248a:	4619      	mov	r1, r3
 802248c:	f000 f828 	bl	80224e0 <FINGER_Fill_Buffer>
 8022490:	e012      	b.n	80224b8 <FINGER_Check_Buffer+0x64>
        } else {
            /* We are in "overflow" mode */
            /* First process data to the end of buffer */
            FINGER_Fill_Buffer(&FINGER_DMA_RX[old_pos], FINGER_DMA_RX_SZ - old_pos);
 8022492:	4b11      	ldr	r3, [pc, #68]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 8022494:	681b      	ldr	r3, [r3, #0]
 8022496:	4a11      	ldr	r2, [pc, #68]	; (80224dc <FINGER_Check_Buffer+0x88>)
 8022498:	441a      	add	r2, r3
 802249a:	4b0f      	ldr	r3, [pc, #60]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 802249c:	681b      	ldr	r3, [r3, #0]
 802249e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80224a2:	4619      	mov	r1, r3
 80224a4:	4610      	mov	r0, r2
 80224a6:	f000 f81b 	bl	80224e0 <FINGER_Fill_Buffer>
            /* Check and continue with beginning of buffer */
            if (pos > 0) {
 80224aa:	687b      	ldr	r3, [r7, #4]
 80224ac:	2b00      	cmp	r3, #0
 80224ae:	d003      	beq.n	80224b8 <FINGER_Check_Buffer+0x64>
                FINGER_Fill_Buffer(&FINGER_DMA_RX[0], pos);
 80224b0:	6879      	ldr	r1, [r7, #4]
 80224b2:	480a      	ldr	r0, [pc, #40]	; (80224dc <FINGER_Check_Buffer+0x88>)
 80224b4:	f000 f814 	bl	80224e0 <FINGER_Fill_Buffer>
            }
        }
    }
    old_pos = pos; /* Save current position as old */
 80224b8:	4a07      	ldr	r2, [pc, #28]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 80224ba:	687b      	ldr	r3, [r7, #4]
 80224bc:	6013      	str	r3, [r2, #0]

    /* Check and manually update if we reached end of buffer */
    if (old_pos == FINGER_DMA_RX_SZ) {
 80224be:	4b06      	ldr	r3, [pc, #24]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 80224c0:	681b      	ldr	r3, [r3, #0]
 80224c2:	2b80      	cmp	r3, #128	; 0x80
 80224c4:	d102      	bne.n	80224cc <FINGER_Check_Buffer+0x78>
        old_pos = 0;
 80224c6:	4b04      	ldr	r3, [pc, #16]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 80224c8:	2200      	movs	r2, #0
 80224ca:	601a      	str	r2, [r3, #0]
    }
}
 80224cc:	bf00      	nop
 80224ce:	3708      	adds	r7, #8
 80224d0:	46bd      	mov	sp, r7
 80224d2:	bd80      	pop	{r7, pc}
 80224d4:	2000841c 	.word	0x2000841c
 80224d8:	20000d7c 	.word	0x20000d7c
 80224dc:	20000cf8 	.word	0x20000cf8

080224e0 <FINGER_Fill_Buffer>:

static void FINGER_Fill_Buffer(const void *data, size_t len) {
 80224e0:	b580      	push	{r7, lr}
 80224e2:	b082      	sub	sp, #8
 80224e4:	af00      	add	r7, sp, #0
 80224e6:	6078      	str	r0, [r7, #4]
 80224e8:	6039      	str	r1, [r7, #0]
    /* Write data to buffer */
    memcpy(&FINGER_UART_RX[finger_write], data, len);
 80224ea:	4b09      	ldr	r3, [pc, #36]	; (8022510 <FINGER_Fill_Buffer+0x30>)
 80224ec:	681b      	ldr	r3, [r3, #0]
 80224ee:	4a09      	ldr	r2, [pc, #36]	; (8022514 <FINGER_Fill_Buffer+0x34>)
 80224f0:	4413      	add	r3, r2
 80224f2:	683a      	ldr	r2, [r7, #0]
 80224f4:	6879      	ldr	r1, [r7, #4]
 80224f6:	4618      	mov	r0, r3
 80224f8:	f01d facf 	bl	803fa9a <memcpy>
    finger_write += len;
 80224fc:	4b04      	ldr	r3, [pc, #16]	; (8022510 <FINGER_Fill_Buffer+0x30>)
 80224fe:	681a      	ldr	r2, [r3, #0]
 8022500:	683b      	ldr	r3, [r7, #0]
 8022502:	4413      	add	r3, r2
 8022504:	4a02      	ldr	r2, [pc, #8]	; (8022510 <FINGER_Fill_Buffer+0x30>)
 8022506:	6013      	str	r3, [r2, #0]
}
 8022508:	bf00      	nop
 802250a:	3708      	adds	r7, #8
 802250c:	46bd      	mov	sp, r7
 802250e:	bd80      	pop	{r7, pc}
 8022510:	20000d78 	.word	0x20000d78
 8022514:	20008068 	.word	0x20008068

08022518 <FINGER_Reset_Buffer>:

void FINGER_Reset_Buffer(void) {
 8022518:	b580      	push	{r7, lr}
 802251a:	af00      	add	r7, sp, #0
    // clear rx buffer
    memset(FINGER_UART_RX, 0x00, finger_write);
 802251c:	4b05      	ldr	r3, [pc, #20]	; (8022534 <FINGER_Reset_Buffer+0x1c>)
 802251e:	681b      	ldr	r3, [r3, #0]
 8022520:	461a      	mov	r2, r3
 8022522:	2100      	movs	r1, #0
 8022524:	4804      	ldr	r0, [pc, #16]	; (8022538 <FINGER_Reset_Buffer+0x20>)
 8022526:	f01d fac3 	bl	803fab0 <memset>
    finger_write = 0;
 802252a:	4b02      	ldr	r3, [pc, #8]	; (8022534 <FINGER_Reset_Buffer+0x1c>)
 802252c:	2200      	movs	r2, #0
 802252e:	601a      	str	r2, [r3, #0]
}
 8022530:	bf00      	nop
 8022532:	bd80      	pop	{r7, pc}
 8022534:	20000d78 	.word	0x20000d78
 8022538:	20008068 	.word	0x20008068

0802253c <FINGER_Transmit8>:

uint8_t FINGER_Transmit8(uint8_t *pData) {
 802253c:	b580      	push	{r7, lr}
 802253e:	b082      	sub	sp, #8
 8022540:	af00      	add	r7, sp, #0
 8022542:	6078      	str	r0, [r7, #4]
    return (HAL_UART_Transmit(&huart4, pData, 1, HAL_MAX_DELAY) == HAL_OK);
 8022544:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8022548:	2201      	movs	r2, #1
 802254a:	6879      	ldr	r1, [r7, #4]
 802254c:	4806      	ldr	r0, [pc, #24]	; (8022568 <FINGER_Transmit8+0x2c>)
 802254e:	f013 ff6c 	bl	803642a <HAL_UART_Transmit>
 8022552:	4603      	mov	r3, r0
 8022554:	2b00      	cmp	r3, #0
 8022556:	bf0c      	ite	eq
 8022558:	2301      	moveq	r3, #1
 802255a:	2300      	movne	r3, #0
 802255c:	b2db      	uxtb	r3, r3
}
 802255e:	4618      	mov	r0, r3
 8022560:	3708      	adds	r7, #8
 8022562:	46bd      	mov	sp, r7
 8022564:	bd80      	pop	{r7, pc}
 8022566:	bf00      	nop
 8022568:	20008850 	.word	0x20008850

0802256c <UBLOX_USART_IrqHandler>:
static void UBLOX_Check_Buffer(uint8_t idle);
static void UBLOX_Fill_Buffer(const void *data, size_t len);
static void UBLOX_Reset_Buffer(void);

/* Public functions implementation ---------------------------------------------*/
void UBLOX_USART_IrqHandler(void) {
 802256c:	b580      	push	{r7, lr}
 802256e:	b082      	sub	sp, #8
 8022570:	af00      	add	r7, sp, #0
    /* if Idle flag is set */
    if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE)) {
 8022572:	4b0c      	ldr	r3, [pc, #48]	; (80225a4 <UBLOX_USART_IrqHandler+0x38>)
 8022574:	681b      	ldr	r3, [r3, #0]
 8022576:	681b      	ldr	r3, [r3, #0]
 8022578:	f003 0310 	and.w	r3, r3, #16
 802257c:	2b10      	cmp	r3, #16
 802257e:	d10d      	bne.n	802259c <UBLOX_USART_IrqHandler+0x30>
        /* Clear idle flag */
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8022580:	2300      	movs	r3, #0
 8022582:	607b      	str	r3, [r7, #4]
 8022584:	4b07      	ldr	r3, [pc, #28]	; (80225a4 <UBLOX_USART_IrqHandler+0x38>)
 8022586:	681b      	ldr	r3, [r3, #0]
 8022588:	681b      	ldr	r3, [r3, #0]
 802258a:	607b      	str	r3, [r7, #4]
 802258c:	4b05      	ldr	r3, [pc, #20]	; (80225a4 <UBLOX_USART_IrqHandler+0x38>)
 802258e:	681b      	ldr	r3, [r3, #0]
 8022590:	685b      	ldr	r3, [r3, #4]
 8022592:	607b      	str	r3, [r7, #4]
 8022594:	687b      	ldr	r3, [r7, #4]

        UBLOX_Check_Buffer(1);
 8022596:	2001      	movs	r0, #1
 8022598:	f001 f922 	bl	80237e0 <UBLOX_Check_Buffer>
    }
}
 802259c:	bf00      	nop
 802259e:	3708      	adds	r7, #8
 80225a0:	46bd      	mov	sp, r7
 80225a2:	bd80      	pop	{r7, pc}
 80225a4:	200088f0 	.word	0x200088f0

080225a8 <UBLOX_DMA_IrqHandler>:

void UBLOX_DMA_IrqHandler(void) {
 80225a8:	b580      	push	{r7, lr}
 80225aa:	af00      	add	r7, sp, #0
    // if the source is HT
    if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart2_rx, DMA_IT_HT)) {
 80225ac:	4b9a      	ldr	r3, [pc, #616]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225ae:	681b      	ldr	r3, [r3, #0]
 80225b0:	681b      	ldr	r3, [r3, #0]
 80225b2:	f003 0308 	and.w	r3, r3, #8
 80225b6:	2b00      	cmp	r3, #0
 80225b8:	f000 81bd 	beq.w	8022936 <UBLOX_DMA_IrqHandler+0x38e>
        /* Clear HT flag */
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_HT_FLAG_INDEX(&hdma_usart2_rx));
 80225bc:	4b96      	ldr	r3, [pc, #600]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225be:	681b      	ldr	r3, [r3, #0]
 80225c0:	461a      	mov	r2, r3
 80225c2:	4b96      	ldr	r3, [pc, #600]	; (802281c <UBLOX_DMA_IrqHandler+0x274>)
 80225c4:	429a      	cmp	r2, r3
 80225c6:	d960      	bls.n	802268a <UBLOX_DMA_IrqHandler+0xe2>
 80225c8:	4b93      	ldr	r3, [pc, #588]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225ca:	681b      	ldr	r3, [r3, #0]
 80225cc:	4a94      	ldr	r2, [pc, #592]	; (8022820 <UBLOX_DMA_IrqHandler+0x278>)
 80225ce:	4293      	cmp	r3, r2
 80225d0:	d057      	beq.n	8022682 <UBLOX_DMA_IrqHandler+0xda>
 80225d2:	4b91      	ldr	r3, [pc, #580]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225d4:	681b      	ldr	r3, [r3, #0]
 80225d6:	4a93      	ldr	r2, [pc, #588]	; (8022824 <UBLOX_DMA_IrqHandler+0x27c>)
 80225d8:	4293      	cmp	r3, r2
 80225da:	d050      	beq.n	802267e <UBLOX_DMA_IrqHandler+0xd6>
 80225dc:	4b8e      	ldr	r3, [pc, #568]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225de:	681b      	ldr	r3, [r3, #0]
 80225e0:	4a91      	ldr	r2, [pc, #580]	; (8022828 <UBLOX_DMA_IrqHandler+0x280>)
 80225e2:	4293      	cmp	r3, r2
 80225e4:	d049      	beq.n	802267a <UBLOX_DMA_IrqHandler+0xd2>
 80225e6:	4b8c      	ldr	r3, [pc, #560]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225e8:	681b      	ldr	r3, [r3, #0]
 80225ea:	4a90      	ldr	r2, [pc, #576]	; (802282c <UBLOX_DMA_IrqHandler+0x284>)
 80225ec:	4293      	cmp	r3, r2
 80225ee:	d042      	beq.n	8022676 <UBLOX_DMA_IrqHandler+0xce>
 80225f0:	4b89      	ldr	r3, [pc, #548]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225f2:	681b      	ldr	r3, [r3, #0]
 80225f4:	4a8e      	ldr	r2, [pc, #568]	; (8022830 <UBLOX_DMA_IrqHandler+0x288>)
 80225f6:	4293      	cmp	r3, r2
 80225f8:	d03a      	beq.n	8022670 <UBLOX_DMA_IrqHandler+0xc8>
 80225fa:	4b87      	ldr	r3, [pc, #540]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225fc:	681b      	ldr	r3, [r3, #0]
 80225fe:	4a8d      	ldr	r2, [pc, #564]	; (8022834 <UBLOX_DMA_IrqHandler+0x28c>)
 8022600:	4293      	cmp	r3, r2
 8022602:	d032      	beq.n	802266a <UBLOX_DMA_IrqHandler+0xc2>
 8022604:	4b84      	ldr	r3, [pc, #528]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022606:	681b      	ldr	r3, [r3, #0]
 8022608:	4a8b      	ldr	r2, [pc, #556]	; (8022838 <UBLOX_DMA_IrqHandler+0x290>)
 802260a:	4293      	cmp	r3, r2
 802260c:	d02a      	beq.n	8022664 <UBLOX_DMA_IrqHandler+0xbc>
 802260e:	4b82      	ldr	r3, [pc, #520]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022610:	681b      	ldr	r3, [r3, #0]
 8022612:	4a8a      	ldr	r2, [pc, #552]	; (802283c <UBLOX_DMA_IrqHandler+0x294>)
 8022614:	4293      	cmp	r3, r2
 8022616:	d022      	beq.n	802265e <UBLOX_DMA_IrqHandler+0xb6>
 8022618:	4b7f      	ldr	r3, [pc, #508]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802261a:	681b      	ldr	r3, [r3, #0]
 802261c:	4a88      	ldr	r2, [pc, #544]	; (8022840 <UBLOX_DMA_IrqHandler+0x298>)
 802261e:	4293      	cmp	r3, r2
 8022620:	d01a      	beq.n	8022658 <UBLOX_DMA_IrqHandler+0xb0>
 8022622:	4b7d      	ldr	r3, [pc, #500]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022624:	681b      	ldr	r3, [r3, #0]
 8022626:	4a87      	ldr	r2, [pc, #540]	; (8022844 <UBLOX_DMA_IrqHandler+0x29c>)
 8022628:	4293      	cmp	r3, r2
 802262a:	d012      	beq.n	8022652 <UBLOX_DMA_IrqHandler+0xaa>
 802262c:	4b7a      	ldr	r3, [pc, #488]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802262e:	681b      	ldr	r3, [r3, #0]
 8022630:	4a85      	ldr	r2, [pc, #532]	; (8022848 <UBLOX_DMA_IrqHandler+0x2a0>)
 8022632:	4293      	cmp	r3, r2
 8022634:	d00a      	beq.n	802264c <UBLOX_DMA_IrqHandler+0xa4>
 8022636:	4b78      	ldr	r3, [pc, #480]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022638:	681b      	ldr	r3, [r3, #0]
 802263a:	4a84      	ldr	r2, [pc, #528]	; (802284c <UBLOX_DMA_IrqHandler+0x2a4>)
 802263c:	4293      	cmp	r3, r2
 802263e:	d102      	bne.n	8022646 <UBLOX_DMA_IrqHandler+0x9e>
 8022640:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022644:	e01e      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022646:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 802264a:	e01b      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802264c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022650:	e018      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022652:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022656:	e015      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022658:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802265c:	e012      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802265e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022662:	e00f      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022664:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022668:	e00c      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802266a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802266e:	e009      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022670:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022674:	e006      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022676:	2310      	movs	r3, #16
 8022678:	e004      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802267a:	2310      	movs	r3, #16
 802267c:	e002      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802267e:	2310      	movs	r3, #16
 8022680:	e000      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022682:	2310      	movs	r3, #16
 8022684:	4a72      	ldr	r2, [pc, #456]	; (8022850 <UBLOX_DMA_IrqHandler+0x2a8>)
 8022686:	60d3      	str	r3, [r2, #12]
 8022688:	e150      	b.n	802292c <UBLOX_DMA_IrqHandler+0x384>
 802268a:	4b63      	ldr	r3, [pc, #396]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802268c:	681b      	ldr	r3, [r3, #0]
 802268e:	461a      	mov	r2, r3
 8022690:	4b70      	ldr	r3, [pc, #448]	; (8022854 <UBLOX_DMA_IrqHandler+0x2ac>)
 8022692:	429a      	cmp	r2, r3
 8022694:	d960      	bls.n	8022758 <UBLOX_DMA_IrqHandler+0x1b0>
 8022696:	4b60      	ldr	r3, [pc, #384]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022698:	681b      	ldr	r3, [r3, #0]
 802269a:	4a61      	ldr	r2, [pc, #388]	; (8022820 <UBLOX_DMA_IrqHandler+0x278>)
 802269c:	4293      	cmp	r3, r2
 802269e:	d057      	beq.n	8022750 <UBLOX_DMA_IrqHandler+0x1a8>
 80226a0:	4b5d      	ldr	r3, [pc, #372]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226a2:	681b      	ldr	r3, [r3, #0]
 80226a4:	4a5f      	ldr	r2, [pc, #380]	; (8022824 <UBLOX_DMA_IrqHandler+0x27c>)
 80226a6:	4293      	cmp	r3, r2
 80226a8:	d050      	beq.n	802274c <UBLOX_DMA_IrqHandler+0x1a4>
 80226aa:	4b5b      	ldr	r3, [pc, #364]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226ac:	681b      	ldr	r3, [r3, #0]
 80226ae:	4a5e      	ldr	r2, [pc, #376]	; (8022828 <UBLOX_DMA_IrqHandler+0x280>)
 80226b0:	4293      	cmp	r3, r2
 80226b2:	d049      	beq.n	8022748 <UBLOX_DMA_IrqHandler+0x1a0>
 80226b4:	4b58      	ldr	r3, [pc, #352]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226b6:	681b      	ldr	r3, [r3, #0]
 80226b8:	4a5c      	ldr	r2, [pc, #368]	; (802282c <UBLOX_DMA_IrqHandler+0x284>)
 80226ba:	4293      	cmp	r3, r2
 80226bc:	d042      	beq.n	8022744 <UBLOX_DMA_IrqHandler+0x19c>
 80226be:	4b56      	ldr	r3, [pc, #344]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226c0:	681b      	ldr	r3, [r3, #0]
 80226c2:	4a5b      	ldr	r2, [pc, #364]	; (8022830 <UBLOX_DMA_IrqHandler+0x288>)
 80226c4:	4293      	cmp	r3, r2
 80226c6:	d03a      	beq.n	802273e <UBLOX_DMA_IrqHandler+0x196>
 80226c8:	4b53      	ldr	r3, [pc, #332]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226ca:	681b      	ldr	r3, [r3, #0]
 80226cc:	4a59      	ldr	r2, [pc, #356]	; (8022834 <UBLOX_DMA_IrqHandler+0x28c>)
 80226ce:	4293      	cmp	r3, r2
 80226d0:	d032      	beq.n	8022738 <UBLOX_DMA_IrqHandler+0x190>
 80226d2:	4b51      	ldr	r3, [pc, #324]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226d4:	681b      	ldr	r3, [r3, #0]
 80226d6:	4a58      	ldr	r2, [pc, #352]	; (8022838 <UBLOX_DMA_IrqHandler+0x290>)
 80226d8:	4293      	cmp	r3, r2
 80226da:	d02a      	beq.n	8022732 <UBLOX_DMA_IrqHandler+0x18a>
 80226dc:	4b4e      	ldr	r3, [pc, #312]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226de:	681b      	ldr	r3, [r3, #0]
 80226e0:	4a56      	ldr	r2, [pc, #344]	; (802283c <UBLOX_DMA_IrqHandler+0x294>)
 80226e2:	4293      	cmp	r3, r2
 80226e4:	d022      	beq.n	802272c <UBLOX_DMA_IrqHandler+0x184>
 80226e6:	4b4c      	ldr	r3, [pc, #304]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226e8:	681b      	ldr	r3, [r3, #0]
 80226ea:	4a55      	ldr	r2, [pc, #340]	; (8022840 <UBLOX_DMA_IrqHandler+0x298>)
 80226ec:	4293      	cmp	r3, r2
 80226ee:	d01a      	beq.n	8022726 <UBLOX_DMA_IrqHandler+0x17e>
 80226f0:	4b49      	ldr	r3, [pc, #292]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226f2:	681b      	ldr	r3, [r3, #0]
 80226f4:	4a53      	ldr	r2, [pc, #332]	; (8022844 <UBLOX_DMA_IrqHandler+0x29c>)
 80226f6:	4293      	cmp	r3, r2
 80226f8:	d012      	beq.n	8022720 <UBLOX_DMA_IrqHandler+0x178>
 80226fa:	4b47      	ldr	r3, [pc, #284]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226fc:	681b      	ldr	r3, [r3, #0]
 80226fe:	4a52      	ldr	r2, [pc, #328]	; (8022848 <UBLOX_DMA_IrqHandler+0x2a0>)
 8022700:	4293      	cmp	r3, r2
 8022702:	d00a      	beq.n	802271a <UBLOX_DMA_IrqHandler+0x172>
 8022704:	4b44      	ldr	r3, [pc, #272]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022706:	681b      	ldr	r3, [r3, #0]
 8022708:	4a50      	ldr	r2, [pc, #320]	; (802284c <UBLOX_DMA_IrqHandler+0x2a4>)
 802270a:	4293      	cmp	r3, r2
 802270c:	d102      	bne.n	8022714 <UBLOX_DMA_IrqHandler+0x16c>
 802270e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022712:	e01e      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022714:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8022718:	e01b      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 802271a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802271e:	e018      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022720:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022724:	e015      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022726:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802272a:	e012      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 802272c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022730:	e00f      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022732:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022736:	e00c      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022738:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802273c:	e009      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 802273e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022742:	e006      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022744:	2310      	movs	r3, #16
 8022746:	e004      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022748:	2310      	movs	r3, #16
 802274a:	e002      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 802274c:	2310      	movs	r3, #16
 802274e:	e000      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022750:	2310      	movs	r3, #16
 8022752:	4a3f      	ldr	r2, [pc, #252]	; (8022850 <UBLOX_DMA_IrqHandler+0x2a8>)
 8022754:	6093      	str	r3, [r2, #8]
 8022756:	e0e9      	b.n	802292c <UBLOX_DMA_IrqHandler+0x384>
 8022758:	4b2f      	ldr	r3, [pc, #188]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802275a:	681b      	ldr	r3, [r3, #0]
 802275c:	461a      	mov	r2, r3
 802275e:	4b3e      	ldr	r3, [pc, #248]	; (8022858 <UBLOX_DMA_IrqHandler+0x2b0>)
 8022760:	429a      	cmp	r2, r3
 8022762:	f240 8083 	bls.w	802286c <UBLOX_DMA_IrqHandler+0x2c4>
 8022766:	4b2c      	ldr	r3, [pc, #176]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022768:	681b      	ldr	r3, [r3, #0]
 802276a:	4a2d      	ldr	r2, [pc, #180]	; (8022820 <UBLOX_DMA_IrqHandler+0x278>)
 802276c:	4293      	cmp	r3, r2
 802276e:	d079      	beq.n	8022864 <UBLOX_DMA_IrqHandler+0x2bc>
 8022770:	4b29      	ldr	r3, [pc, #164]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022772:	681b      	ldr	r3, [r3, #0]
 8022774:	4a2b      	ldr	r2, [pc, #172]	; (8022824 <UBLOX_DMA_IrqHandler+0x27c>)
 8022776:	4293      	cmp	r3, r2
 8022778:	d072      	beq.n	8022860 <UBLOX_DMA_IrqHandler+0x2b8>
 802277a:	4b27      	ldr	r3, [pc, #156]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802277c:	681b      	ldr	r3, [r3, #0]
 802277e:	4a2a      	ldr	r2, [pc, #168]	; (8022828 <UBLOX_DMA_IrqHandler+0x280>)
 8022780:	4293      	cmp	r3, r2
 8022782:	d06b      	beq.n	802285c <UBLOX_DMA_IrqHandler+0x2b4>
 8022784:	4b24      	ldr	r3, [pc, #144]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022786:	681b      	ldr	r3, [r3, #0]
 8022788:	4a28      	ldr	r2, [pc, #160]	; (802282c <UBLOX_DMA_IrqHandler+0x284>)
 802278a:	4293      	cmp	r3, r2
 802278c:	d042      	beq.n	8022814 <UBLOX_DMA_IrqHandler+0x26c>
 802278e:	4b22      	ldr	r3, [pc, #136]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022790:	681b      	ldr	r3, [r3, #0]
 8022792:	4a27      	ldr	r2, [pc, #156]	; (8022830 <UBLOX_DMA_IrqHandler+0x288>)
 8022794:	4293      	cmp	r3, r2
 8022796:	d03a      	beq.n	802280e <UBLOX_DMA_IrqHandler+0x266>
 8022798:	4b1f      	ldr	r3, [pc, #124]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802279a:	681b      	ldr	r3, [r3, #0]
 802279c:	4a25      	ldr	r2, [pc, #148]	; (8022834 <UBLOX_DMA_IrqHandler+0x28c>)
 802279e:	4293      	cmp	r3, r2
 80227a0:	d032      	beq.n	8022808 <UBLOX_DMA_IrqHandler+0x260>
 80227a2:	4b1d      	ldr	r3, [pc, #116]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227a4:	681b      	ldr	r3, [r3, #0]
 80227a6:	4a24      	ldr	r2, [pc, #144]	; (8022838 <UBLOX_DMA_IrqHandler+0x290>)
 80227a8:	4293      	cmp	r3, r2
 80227aa:	d02a      	beq.n	8022802 <UBLOX_DMA_IrqHandler+0x25a>
 80227ac:	4b1a      	ldr	r3, [pc, #104]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227ae:	681b      	ldr	r3, [r3, #0]
 80227b0:	4a22      	ldr	r2, [pc, #136]	; (802283c <UBLOX_DMA_IrqHandler+0x294>)
 80227b2:	4293      	cmp	r3, r2
 80227b4:	d022      	beq.n	80227fc <UBLOX_DMA_IrqHandler+0x254>
 80227b6:	4b18      	ldr	r3, [pc, #96]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227b8:	681b      	ldr	r3, [r3, #0]
 80227ba:	4a21      	ldr	r2, [pc, #132]	; (8022840 <UBLOX_DMA_IrqHandler+0x298>)
 80227bc:	4293      	cmp	r3, r2
 80227be:	d01a      	beq.n	80227f6 <UBLOX_DMA_IrqHandler+0x24e>
 80227c0:	4b15      	ldr	r3, [pc, #84]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227c2:	681b      	ldr	r3, [r3, #0]
 80227c4:	4a1f      	ldr	r2, [pc, #124]	; (8022844 <UBLOX_DMA_IrqHandler+0x29c>)
 80227c6:	4293      	cmp	r3, r2
 80227c8:	d012      	beq.n	80227f0 <UBLOX_DMA_IrqHandler+0x248>
 80227ca:	4b13      	ldr	r3, [pc, #76]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227cc:	681b      	ldr	r3, [r3, #0]
 80227ce:	4a1e      	ldr	r2, [pc, #120]	; (8022848 <UBLOX_DMA_IrqHandler+0x2a0>)
 80227d0:	4293      	cmp	r3, r2
 80227d2:	d00a      	beq.n	80227ea <UBLOX_DMA_IrqHandler+0x242>
 80227d4:	4b10      	ldr	r3, [pc, #64]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227d6:	681b      	ldr	r3, [r3, #0]
 80227d8:	4a1c      	ldr	r2, [pc, #112]	; (802284c <UBLOX_DMA_IrqHandler+0x2a4>)
 80227da:	4293      	cmp	r3, r2
 80227dc:	d102      	bne.n	80227e4 <UBLOX_DMA_IrqHandler+0x23c>
 80227de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80227e2:	e040      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80227e8:	e03d      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80227ee:	e03a      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80227f4:	e037      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80227fa:	e034      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022800:	e031      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022802:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022806:	e02e      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022808:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802280c:	e02b      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 802280e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022812:	e028      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022814:	2310      	movs	r3, #16
 8022816:	e026      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022818:	2000847c 	.word	0x2000847c
 802281c:	40026458 	.word	0x40026458
 8022820:	40026010 	.word	0x40026010
 8022824:	40026410 	.word	0x40026410
 8022828:	40026070 	.word	0x40026070
 802282c:	40026470 	.word	0x40026470
 8022830:	40026028 	.word	0x40026028
 8022834:	40026428 	.word	0x40026428
 8022838:	40026088 	.word	0x40026088
 802283c:	40026488 	.word	0x40026488
 8022840:	40026040 	.word	0x40026040
 8022844:	40026440 	.word	0x40026440
 8022848:	400260a0 	.word	0x400260a0
 802284c:	400264a0 	.word	0x400264a0
 8022850:	40026400 	.word	0x40026400
 8022854:	400260b8 	.word	0x400260b8
 8022858:	40026058 	.word	0x40026058
 802285c:	2310      	movs	r3, #16
 802285e:	e002      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022860:	2310      	movs	r3, #16
 8022862:	e000      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022864:	2310      	movs	r3, #16
 8022866:	4a9b      	ldr	r2, [pc, #620]	; (8022ad4 <UBLOX_DMA_IrqHandler+0x52c>)
 8022868:	60d3      	str	r3, [r2, #12]
 802286a:	e05f      	b.n	802292c <UBLOX_DMA_IrqHandler+0x384>
 802286c:	4b9a      	ldr	r3, [pc, #616]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802286e:	681b      	ldr	r3, [r3, #0]
 8022870:	4a9a      	ldr	r2, [pc, #616]	; (8022adc <UBLOX_DMA_IrqHandler+0x534>)
 8022872:	4293      	cmp	r3, r2
 8022874:	d057      	beq.n	8022926 <UBLOX_DMA_IrqHandler+0x37e>
 8022876:	4b98      	ldr	r3, [pc, #608]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022878:	681b      	ldr	r3, [r3, #0]
 802287a:	4a99      	ldr	r2, [pc, #612]	; (8022ae0 <UBLOX_DMA_IrqHandler+0x538>)
 802287c:	4293      	cmp	r3, r2
 802287e:	d050      	beq.n	8022922 <UBLOX_DMA_IrqHandler+0x37a>
 8022880:	4b95      	ldr	r3, [pc, #596]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022882:	681b      	ldr	r3, [r3, #0]
 8022884:	4a97      	ldr	r2, [pc, #604]	; (8022ae4 <UBLOX_DMA_IrqHandler+0x53c>)
 8022886:	4293      	cmp	r3, r2
 8022888:	d049      	beq.n	802291e <UBLOX_DMA_IrqHandler+0x376>
 802288a:	4b93      	ldr	r3, [pc, #588]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802288c:	681b      	ldr	r3, [r3, #0]
 802288e:	4a96      	ldr	r2, [pc, #600]	; (8022ae8 <UBLOX_DMA_IrqHandler+0x540>)
 8022890:	4293      	cmp	r3, r2
 8022892:	d042      	beq.n	802291a <UBLOX_DMA_IrqHandler+0x372>
 8022894:	4b90      	ldr	r3, [pc, #576]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022896:	681b      	ldr	r3, [r3, #0]
 8022898:	4a94      	ldr	r2, [pc, #592]	; (8022aec <UBLOX_DMA_IrqHandler+0x544>)
 802289a:	4293      	cmp	r3, r2
 802289c:	d03a      	beq.n	8022914 <UBLOX_DMA_IrqHandler+0x36c>
 802289e:	4b8e      	ldr	r3, [pc, #568]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228a0:	681b      	ldr	r3, [r3, #0]
 80228a2:	4a93      	ldr	r2, [pc, #588]	; (8022af0 <UBLOX_DMA_IrqHandler+0x548>)
 80228a4:	4293      	cmp	r3, r2
 80228a6:	d032      	beq.n	802290e <UBLOX_DMA_IrqHandler+0x366>
 80228a8:	4b8b      	ldr	r3, [pc, #556]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228aa:	681b      	ldr	r3, [r3, #0]
 80228ac:	4a91      	ldr	r2, [pc, #580]	; (8022af4 <UBLOX_DMA_IrqHandler+0x54c>)
 80228ae:	4293      	cmp	r3, r2
 80228b0:	d02a      	beq.n	8022908 <UBLOX_DMA_IrqHandler+0x360>
 80228b2:	4b89      	ldr	r3, [pc, #548]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228b4:	681b      	ldr	r3, [r3, #0]
 80228b6:	4a90      	ldr	r2, [pc, #576]	; (8022af8 <UBLOX_DMA_IrqHandler+0x550>)
 80228b8:	4293      	cmp	r3, r2
 80228ba:	d022      	beq.n	8022902 <UBLOX_DMA_IrqHandler+0x35a>
 80228bc:	4b86      	ldr	r3, [pc, #536]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228be:	681b      	ldr	r3, [r3, #0]
 80228c0:	4a8e      	ldr	r2, [pc, #568]	; (8022afc <UBLOX_DMA_IrqHandler+0x554>)
 80228c2:	4293      	cmp	r3, r2
 80228c4:	d01a      	beq.n	80228fc <UBLOX_DMA_IrqHandler+0x354>
 80228c6:	4b84      	ldr	r3, [pc, #528]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228c8:	681b      	ldr	r3, [r3, #0]
 80228ca:	4a8d      	ldr	r2, [pc, #564]	; (8022b00 <UBLOX_DMA_IrqHandler+0x558>)
 80228cc:	4293      	cmp	r3, r2
 80228ce:	d012      	beq.n	80228f6 <UBLOX_DMA_IrqHandler+0x34e>
 80228d0:	4b81      	ldr	r3, [pc, #516]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228d2:	681b      	ldr	r3, [r3, #0]
 80228d4:	4a8b      	ldr	r2, [pc, #556]	; (8022b04 <UBLOX_DMA_IrqHandler+0x55c>)
 80228d6:	4293      	cmp	r3, r2
 80228d8:	d00a      	beq.n	80228f0 <UBLOX_DMA_IrqHandler+0x348>
 80228da:	4b7f      	ldr	r3, [pc, #508]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228dc:	681b      	ldr	r3, [r3, #0]
 80228de:	4a8a      	ldr	r2, [pc, #552]	; (8022b08 <UBLOX_DMA_IrqHandler+0x560>)
 80228e0:	4293      	cmp	r3, r2
 80228e2:	d102      	bne.n	80228ea <UBLOX_DMA_IrqHandler+0x342>
 80228e4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80228e8:	e01e      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 80228ea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80228ee:	e01b      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 80228f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80228f4:	e018      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 80228f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80228fa:	e015      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 80228fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022900:	e012      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022906:	e00f      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022908:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802290c:	e00c      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 802290e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022912:	e009      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022914:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022918:	e006      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 802291a:	2310      	movs	r3, #16
 802291c:	e004      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 802291e:	2310      	movs	r3, #16
 8022920:	e002      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022922:	2310      	movs	r3, #16
 8022924:	e000      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022926:	2310      	movs	r3, #16
 8022928:	4a6a      	ldr	r2, [pc, #424]	; (8022ad4 <UBLOX_DMA_IrqHandler+0x52c>)
 802292a:	6093      	str	r3, [r2, #8]

        UBLOX_Check_Buffer(0);
 802292c:	2000      	movs	r0, #0
 802292e:	f000 ff57 	bl	80237e0 <UBLOX_Check_Buffer>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart2_rx));

        /* Start DMA transfer */
        HAL_UART_Receive_DMA(&huart2, (uint8_t*) UBLOX_DMA_RX, UBLOX_DMA_RX_SZ);
    }
}
 8022932:	f000 bf09 	b.w	8023748 <UBLOX_DMA_IrqHandler+0x11a0>
    else if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart2_rx, DMA_IT_TC)) {
 8022936:	4b68      	ldr	r3, [pc, #416]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022938:	681b      	ldr	r3, [r3, #0]
 802293a:	681b      	ldr	r3, [r3, #0]
 802293c:	f003 0310 	and.w	r3, r3, #16
 8022940:	2b00      	cmp	r3, #0
 8022942:	f000 81bd 	beq.w	8022cc0 <UBLOX_DMA_IrqHandler+0x718>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_usart2_rx));
 8022946:	4b64      	ldr	r3, [pc, #400]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022948:	681b      	ldr	r3, [r3, #0]
 802294a:	461a      	mov	r2, r3
 802294c:	4b6f      	ldr	r3, [pc, #444]	; (8022b0c <UBLOX_DMA_IrqHandler+0x564>)
 802294e:	429a      	cmp	r2, r3
 8022950:	d960      	bls.n	8022a14 <UBLOX_DMA_IrqHandler+0x46c>
 8022952:	4b61      	ldr	r3, [pc, #388]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022954:	681b      	ldr	r3, [r3, #0]
 8022956:	4a61      	ldr	r2, [pc, #388]	; (8022adc <UBLOX_DMA_IrqHandler+0x534>)
 8022958:	4293      	cmp	r3, r2
 802295a:	d057      	beq.n	8022a0c <UBLOX_DMA_IrqHandler+0x464>
 802295c:	4b5e      	ldr	r3, [pc, #376]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802295e:	681b      	ldr	r3, [r3, #0]
 8022960:	4a5f      	ldr	r2, [pc, #380]	; (8022ae0 <UBLOX_DMA_IrqHandler+0x538>)
 8022962:	4293      	cmp	r3, r2
 8022964:	d050      	beq.n	8022a08 <UBLOX_DMA_IrqHandler+0x460>
 8022966:	4b5c      	ldr	r3, [pc, #368]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022968:	681b      	ldr	r3, [r3, #0]
 802296a:	4a5e      	ldr	r2, [pc, #376]	; (8022ae4 <UBLOX_DMA_IrqHandler+0x53c>)
 802296c:	4293      	cmp	r3, r2
 802296e:	d049      	beq.n	8022a04 <UBLOX_DMA_IrqHandler+0x45c>
 8022970:	4b59      	ldr	r3, [pc, #356]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022972:	681b      	ldr	r3, [r3, #0]
 8022974:	4a5c      	ldr	r2, [pc, #368]	; (8022ae8 <UBLOX_DMA_IrqHandler+0x540>)
 8022976:	4293      	cmp	r3, r2
 8022978:	d042      	beq.n	8022a00 <UBLOX_DMA_IrqHandler+0x458>
 802297a:	4b57      	ldr	r3, [pc, #348]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802297c:	681b      	ldr	r3, [r3, #0]
 802297e:	4a5b      	ldr	r2, [pc, #364]	; (8022aec <UBLOX_DMA_IrqHandler+0x544>)
 8022980:	4293      	cmp	r3, r2
 8022982:	d03a      	beq.n	80229fa <UBLOX_DMA_IrqHandler+0x452>
 8022984:	4b54      	ldr	r3, [pc, #336]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022986:	681b      	ldr	r3, [r3, #0]
 8022988:	4a59      	ldr	r2, [pc, #356]	; (8022af0 <UBLOX_DMA_IrqHandler+0x548>)
 802298a:	4293      	cmp	r3, r2
 802298c:	d032      	beq.n	80229f4 <UBLOX_DMA_IrqHandler+0x44c>
 802298e:	4b52      	ldr	r3, [pc, #328]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022990:	681b      	ldr	r3, [r3, #0]
 8022992:	4a58      	ldr	r2, [pc, #352]	; (8022af4 <UBLOX_DMA_IrqHandler+0x54c>)
 8022994:	4293      	cmp	r3, r2
 8022996:	d02a      	beq.n	80229ee <UBLOX_DMA_IrqHandler+0x446>
 8022998:	4b4f      	ldr	r3, [pc, #316]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802299a:	681b      	ldr	r3, [r3, #0]
 802299c:	4a56      	ldr	r2, [pc, #344]	; (8022af8 <UBLOX_DMA_IrqHandler+0x550>)
 802299e:	4293      	cmp	r3, r2
 80229a0:	d022      	beq.n	80229e8 <UBLOX_DMA_IrqHandler+0x440>
 80229a2:	4b4d      	ldr	r3, [pc, #308]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80229a4:	681b      	ldr	r3, [r3, #0]
 80229a6:	4a55      	ldr	r2, [pc, #340]	; (8022afc <UBLOX_DMA_IrqHandler+0x554>)
 80229a8:	4293      	cmp	r3, r2
 80229aa:	d01a      	beq.n	80229e2 <UBLOX_DMA_IrqHandler+0x43a>
 80229ac:	4b4a      	ldr	r3, [pc, #296]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80229ae:	681b      	ldr	r3, [r3, #0]
 80229b0:	4a53      	ldr	r2, [pc, #332]	; (8022b00 <UBLOX_DMA_IrqHandler+0x558>)
 80229b2:	4293      	cmp	r3, r2
 80229b4:	d012      	beq.n	80229dc <UBLOX_DMA_IrqHandler+0x434>
 80229b6:	4b48      	ldr	r3, [pc, #288]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80229b8:	681b      	ldr	r3, [r3, #0]
 80229ba:	4a52      	ldr	r2, [pc, #328]	; (8022b04 <UBLOX_DMA_IrqHandler+0x55c>)
 80229bc:	4293      	cmp	r3, r2
 80229be:	d00a      	beq.n	80229d6 <UBLOX_DMA_IrqHandler+0x42e>
 80229c0:	4b45      	ldr	r3, [pc, #276]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80229c2:	681b      	ldr	r3, [r3, #0]
 80229c4:	4a50      	ldr	r2, [pc, #320]	; (8022b08 <UBLOX_DMA_IrqHandler+0x560>)
 80229c6:	4293      	cmp	r3, r2
 80229c8:	d102      	bne.n	80229d0 <UBLOX_DMA_IrqHandler+0x428>
 80229ca:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80229ce:	e01e      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229d0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80229d4:	e01b      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229d6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80229da:	e018      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80229e0:	e015      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80229e6:	e012      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80229ec:	e00f      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80229f2:	e00c      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80229f8:	e009      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80229fe:	e006      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 8022a00:	2320      	movs	r3, #32
 8022a02:	e004      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 8022a04:	2320      	movs	r3, #32
 8022a06:	e002      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 8022a08:	2320      	movs	r3, #32
 8022a0a:	e000      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 8022a0c:	2320      	movs	r3, #32
 8022a0e:	4a40      	ldr	r2, [pc, #256]	; (8022b10 <UBLOX_DMA_IrqHandler+0x568>)
 8022a10:	60d3      	str	r3, [r2, #12]
 8022a12:	e150      	b.n	8022cb6 <UBLOX_DMA_IrqHandler+0x70e>
 8022a14:	4b30      	ldr	r3, [pc, #192]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a16:	681b      	ldr	r3, [r3, #0]
 8022a18:	461a      	mov	r2, r3
 8022a1a:	4b3e      	ldr	r3, [pc, #248]	; (8022b14 <UBLOX_DMA_IrqHandler+0x56c>)
 8022a1c:	429a      	cmp	r2, r3
 8022a1e:	f240 8083 	bls.w	8022b28 <UBLOX_DMA_IrqHandler+0x580>
 8022a22:	4b2d      	ldr	r3, [pc, #180]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a24:	681b      	ldr	r3, [r3, #0]
 8022a26:	4a2d      	ldr	r2, [pc, #180]	; (8022adc <UBLOX_DMA_IrqHandler+0x534>)
 8022a28:	4293      	cmp	r3, r2
 8022a2a:	d079      	beq.n	8022b20 <UBLOX_DMA_IrqHandler+0x578>
 8022a2c:	4b2a      	ldr	r3, [pc, #168]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a2e:	681b      	ldr	r3, [r3, #0]
 8022a30:	4a2b      	ldr	r2, [pc, #172]	; (8022ae0 <UBLOX_DMA_IrqHandler+0x538>)
 8022a32:	4293      	cmp	r3, r2
 8022a34:	d072      	beq.n	8022b1c <UBLOX_DMA_IrqHandler+0x574>
 8022a36:	4b28      	ldr	r3, [pc, #160]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a38:	681b      	ldr	r3, [r3, #0]
 8022a3a:	4a2a      	ldr	r2, [pc, #168]	; (8022ae4 <UBLOX_DMA_IrqHandler+0x53c>)
 8022a3c:	4293      	cmp	r3, r2
 8022a3e:	d06b      	beq.n	8022b18 <UBLOX_DMA_IrqHandler+0x570>
 8022a40:	4b25      	ldr	r3, [pc, #148]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a42:	681b      	ldr	r3, [r3, #0]
 8022a44:	4a28      	ldr	r2, [pc, #160]	; (8022ae8 <UBLOX_DMA_IrqHandler+0x540>)
 8022a46:	4293      	cmp	r3, r2
 8022a48:	d042      	beq.n	8022ad0 <UBLOX_DMA_IrqHandler+0x528>
 8022a4a:	4b23      	ldr	r3, [pc, #140]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a4c:	681b      	ldr	r3, [r3, #0]
 8022a4e:	4a27      	ldr	r2, [pc, #156]	; (8022aec <UBLOX_DMA_IrqHandler+0x544>)
 8022a50:	4293      	cmp	r3, r2
 8022a52:	d03a      	beq.n	8022aca <UBLOX_DMA_IrqHandler+0x522>
 8022a54:	4b20      	ldr	r3, [pc, #128]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a56:	681b      	ldr	r3, [r3, #0]
 8022a58:	4a25      	ldr	r2, [pc, #148]	; (8022af0 <UBLOX_DMA_IrqHandler+0x548>)
 8022a5a:	4293      	cmp	r3, r2
 8022a5c:	d032      	beq.n	8022ac4 <UBLOX_DMA_IrqHandler+0x51c>
 8022a5e:	4b1e      	ldr	r3, [pc, #120]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a60:	681b      	ldr	r3, [r3, #0]
 8022a62:	4a24      	ldr	r2, [pc, #144]	; (8022af4 <UBLOX_DMA_IrqHandler+0x54c>)
 8022a64:	4293      	cmp	r3, r2
 8022a66:	d02a      	beq.n	8022abe <UBLOX_DMA_IrqHandler+0x516>
 8022a68:	4b1b      	ldr	r3, [pc, #108]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a6a:	681b      	ldr	r3, [r3, #0]
 8022a6c:	4a22      	ldr	r2, [pc, #136]	; (8022af8 <UBLOX_DMA_IrqHandler+0x550>)
 8022a6e:	4293      	cmp	r3, r2
 8022a70:	d022      	beq.n	8022ab8 <UBLOX_DMA_IrqHandler+0x510>
 8022a72:	4b19      	ldr	r3, [pc, #100]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a74:	681b      	ldr	r3, [r3, #0]
 8022a76:	4a21      	ldr	r2, [pc, #132]	; (8022afc <UBLOX_DMA_IrqHandler+0x554>)
 8022a78:	4293      	cmp	r3, r2
 8022a7a:	d01a      	beq.n	8022ab2 <UBLOX_DMA_IrqHandler+0x50a>
 8022a7c:	4b16      	ldr	r3, [pc, #88]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a7e:	681b      	ldr	r3, [r3, #0]
 8022a80:	4a1f      	ldr	r2, [pc, #124]	; (8022b00 <UBLOX_DMA_IrqHandler+0x558>)
 8022a82:	4293      	cmp	r3, r2
 8022a84:	d012      	beq.n	8022aac <UBLOX_DMA_IrqHandler+0x504>
 8022a86:	4b14      	ldr	r3, [pc, #80]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a88:	681b      	ldr	r3, [r3, #0]
 8022a8a:	4a1e      	ldr	r2, [pc, #120]	; (8022b04 <UBLOX_DMA_IrqHandler+0x55c>)
 8022a8c:	4293      	cmp	r3, r2
 8022a8e:	d00a      	beq.n	8022aa6 <UBLOX_DMA_IrqHandler+0x4fe>
 8022a90:	4b11      	ldr	r3, [pc, #68]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a92:	681b      	ldr	r3, [r3, #0]
 8022a94:	4a1c      	ldr	r2, [pc, #112]	; (8022b08 <UBLOX_DMA_IrqHandler+0x560>)
 8022a96:	4293      	cmp	r3, r2
 8022a98:	d102      	bne.n	8022aa0 <UBLOX_DMA_IrqHandler+0x4f8>
 8022a9a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022a9e:	e040      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022aa0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8022aa4:	e03d      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022aa6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022aaa:	e03a      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022aac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022ab0:	e037      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ab2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022ab6:	e034      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ab8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022abc:	e031      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022abe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022ac2:	e02e      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ac4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022ac8:	e02b      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022aca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022ace:	e028      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ad0:	2320      	movs	r3, #32
 8022ad2:	e026      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ad4:	40026000 	.word	0x40026000
 8022ad8:	2000847c 	.word	0x2000847c
 8022adc:	40026010 	.word	0x40026010
 8022ae0:	40026410 	.word	0x40026410
 8022ae4:	40026070 	.word	0x40026070
 8022ae8:	40026470 	.word	0x40026470
 8022aec:	40026028 	.word	0x40026028
 8022af0:	40026428 	.word	0x40026428
 8022af4:	40026088 	.word	0x40026088
 8022af8:	40026488 	.word	0x40026488
 8022afc:	40026040 	.word	0x40026040
 8022b00:	40026440 	.word	0x40026440
 8022b04:	400260a0 	.word	0x400260a0
 8022b08:	400264a0 	.word	0x400264a0
 8022b0c:	40026458 	.word	0x40026458
 8022b10:	40026400 	.word	0x40026400
 8022b14:	400260b8 	.word	0x400260b8
 8022b18:	2320      	movs	r3, #32
 8022b1a:	e002      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022b1c:	2320      	movs	r3, #32
 8022b1e:	e000      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022b20:	2320      	movs	r3, #32
 8022b22:	4a99      	ldr	r2, [pc, #612]	; (8022d88 <UBLOX_DMA_IrqHandler+0x7e0>)
 8022b24:	6093      	str	r3, [r2, #8]
 8022b26:	e0c6      	b.n	8022cb6 <UBLOX_DMA_IrqHandler+0x70e>
 8022b28:	4b98      	ldr	r3, [pc, #608]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b2a:	681b      	ldr	r3, [r3, #0]
 8022b2c:	461a      	mov	r2, r3
 8022b2e:	4b98      	ldr	r3, [pc, #608]	; (8022d90 <UBLOX_DMA_IrqHandler+0x7e8>)
 8022b30:	429a      	cmp	r2, r3
 8022b32:	d960      	bls.n	8022bf6 <UBLOX_DMA_IrqHandler+0x64e>
 8022b34:	4b95      	ldr	r3, [pc, #596]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b36:	681b      	ldr	r3, [r3, #0]
 8022b38:	4a96      	ldr	r2, [pc, #600]	; (8022d94 <UBLOX_DMA_IrqHandler+0x7ec>)
 8022b3a:	4293      	cmp	r3, r2
 8022b3c:	d057      	beq.n	8022bee <UBLOX_DMA_IrqHandler+0x646>
 8022b3e:	4b93      	ldr	r3, [pc, #588]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b40:	681b      	ldr	r3, [r3, #0]
 8022b42:	4a95      	ldr	r2, [pc, #596]	; (8022d98 <UBLOX_DMA_IrqHandler+0x7f0>)
 8022b44:	4293      	cmp	r3, r2
 8022b46:	d050      	beq.n	8022bea <UBLOX_DMA_IrqHandler+0x642>
 8022b48:	4b90      	ldr	r3, [pc, #576]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b4a:	681b      	ldr	r3, [r3, #0]
 8022b4c:	4a93      	ldr	r2, [pc, #588]	; (8022d9c <UBLOX_DMA_IrqHandler+0x7f4>)
 8022b4e:	4293      	cmp	r3, r2
 8022b50:	d049      	beq.n	8022be6 <UBLOX_DMA_IrqHandler+0x63e>
 8022b52:	4b8e      	ldr	r3, [pc, #568]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b54:	681b      	ldr	r3, [r3, #0]
 8022b56:	4a92      	ldr	r2, [pc, #584]	; (8022da0 <UBLOX_DMA_IrqHandler+0x7f8>)
 8022b58:	4293      	cmp	r3, r2
 8022b5a:	d042      	beq.n	8022be2 <UBLOX_DMA_IrqHandler+0x63a>
 8022b5c:	4b8b      	ldr	r3, [pc, #556]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b5e:	681b      	ldr	r3, [r3, #0]
 8022b60:	4a90      	ldr	r2, [pc, #576]	; (8022da4 <UBLOX_DMA_IrqHandler+0x7fc>)
 8022b62:	4293      	cmp	r3, r2
 8022b64:	d03a      	beq.n	8022bdc <UBLOX_DMA_IrqHandler+0x634>
 8022b66:	4b89      	ldr	r3, [pc, #548]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b68:	681b      	ldr	r3, [r3, #0]
 8022b6a:	4a8f      	ldr	r2, [pc, #572]	; (8022da8 <UBLOX_DMA_IrqHandler+0x800>)
 8022b6c:	4293      	cmp	r3, r2
 8022b6e:	d032      	beq.n	8022bd6 <UBLOX_DMA_IrqHandler+0x62e>
 8022b70:	4b86      	ldr	r3, [pc, #536]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b72:	681b      	ldr	r3, [r3, #0]
 8022b74:	4a8d      	ldr	r2, [pc, #564]	; (8022dac <UBLOX_DMA_IrqHandler+0x804>)
 8022b76:	4293      	cmp	r3, r2
 8022b78:	d02a      	beq.n	8022bd0 <UBLOX_DMA_IrqHandler+0x628>
 8022b7a:	4b84      	ldr	r3, [pc, #528]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b7c:	681b      	ldr	r3, [r3, #0]
 8022b7e:	4a8c      	ldr	r2, [pc, #560]	; (8022db0 <UBLOX_DMA_IrqHandler+0x808>)
 8022b80:	4293      	cmp	r3, r2
 8022b82:	d022      	beq.n	8022bca <UBLOX_DMA_IrqHandler+0x622>
 8022b84:	4b81      	ldr	r3, [pc, #516]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b86:	681b      	ldr	r3, [r3, #0]
 8022b88:	4a8a      	ldr	r2, [pc, #552]	; (8022db4 <UBLOX_DMA_IrqHandler+0x80c>)
 8022b8a:	4293      	cmp	r3, r2
 8022b8c:	d01a      	beq.n	8022bc4 <UBLOX_DMA_IrqHandler+0x61c>
 8022b8e:	4b7f      	ldr	r3, [pc, #508]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b90:	681b      	ldr	r3, [r3, #0]
 8022b92:	4a89      	ldr	r2, [pc, #548]	; (8022db8 <UBLOX_DMA_IrqHandler+0x810>)
 8022b94:	4293      	cmp	r3, r2
 8022b96:	d012      	beq.n	8022bbe <UBLOX_DMA_IrqHandler+0x616>
 8022b98:	4b7c      	ldr	r3, [pc, #496]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b9a:	681b      	ldr	r3, [r3, #0]
 8022b9c:	4a87      	ldr	r2, [pc, #540]	; (8022dbc <UBLOX_DMA_IrqHandler+0x814>)
 8022b9e:	4293      	cmp	r3, r2
 8022ba0:	d00a      	beq.n	8022bb8 <UBLOX_DMA_IrqHandler+0x610>
 8022ba2:	4b7a      	ldr	r3, [pc, #488]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022ba4:	681b      	ldr	r3, [r3, #0]
 8022ba6:	4a86      	ldr	r2, [pc, #536]	; (8022dc0 <UBLOX_DMA_IrqHandler+0x818>)
 8022ba8:	4293      	cmp	r3, r2
 8022baa:	d102      	bne.n	8022bb2 <UBLOX_DMA_IrqHandler+0x60a>
 8022bac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022bb0:	e01e      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bb2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8022bb6:	e01b      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bb8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022bbc:	e018      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bbe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022bc2:	e015      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bc4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022bc8:	e012      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022bce:	e00f      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bd0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022bd4:	e00c      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bd6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022bda:	e009      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bdc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022be0:	e006      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022be2:	2320      	movs	r3, #32
 8022be4:	e004      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022be6:	2320      	movs	r3, #32
 8022be8:	e002      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bea:	2320      	movs	r3, #32
 8022bec:	e000      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bee:	2320      	movs	r3, #32
 8022bf0:	4a74      	ldr	r2, [pc, #464]	; (8022dc4 <UBLOX_DMA_IrqHandler+0x81c>)
 8022bf2:	60d3      	str	r3, [r2, #12]
 8022bf4:	e05f      	b.n	8022cb6 <UBLOX_DMA_IrqHandler+0x70e>
 8022bf6:	4b65      	ldr	r3, [pc, #404]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022bf8:	681b      	ldr	r3, [r3, #0]
 8022bfa:	4a66      	ldr	r2, [pc, #408]	; (8022d94 <UBLOX_DMA_IrqHandler+0x7ec>)
 8022bfc:	4293      	cmp	r3, r2
 8022bfe:	d057      	beq.n	8022cb0 <UBLOX_DMA_IrqHandler+0x708>
 8022c00:	4b62      	ldr	r3, [pc, #392]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c02:	681b      	ldr	r3, [r3, #0]
 8022c04:	4a64      	ldr	r2, [pc, #400]	; (8022d98 <UBLOX_DMA_IrqHandler+0x7f0>)
 8022c06:	4293      	cmp	r3, r2
 8022c08:	d050      	beq.n	8022cac <UBLOX_DMA_IrqHandler+0x704>
 8022c0a:	4b60      	ldr	r3, [pc, #384]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c0c:	681b      	ldr	r3, [r3, #0]
 8022c0e:	4a63      	ldr	r2, [pc, #396]	; (8022d9c <UBLOX_DMA_IrqHandler+0x7f4>)
 8022c10:	4293      	cmp	r3, r2
 8022c12:	d049      	beq.n	8022ca8 <UBLOX_DMA_IrqHandler+0x700>
 8022c14:	4b5d      	ldr	r3, [pc, #372]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c16:	681b      	ldr	r3, [r3, #0]
 8022c18:	4a61      	ldr	r2, [pc, #388]	; (8022da0 <UBLOX_DMA_IrqHandler+0x7f8>)
 8022c1a:	4293      	cmp	r3, r2
 8022c1c:	d042      	beq.n	8022ca4 <UBLOX_DMA_IrqHandler+0x6fc>
 8022c1e:	4b5b      	ldr	r3, [pc, #364]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c20:	681b      	ldr	r3, [r3, #0]
 8022c22:	4a60      	ldr	r2, [pc, #384]	; (8022da4 <UBLOX_DMA_IrqHandler+0x7fc>)
 8022c24:	4293      	cmp	r3, r2
 8022c26:	d03a      	beq.n	8022c9e <UBLOX_DMA_IrqHandler+0x6f6>
 8022c28:	4b58      	ldr	r3, [pc, #352]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c2a:	681b      	ldr	r3, [r3, #0]
 8022c2c:	4a5e      	ldr	r2, [pc, #376]	; (8022da8 <UBLOX_DMA_IrqHandler+0x800>)
 8022c2e:	4293      	cmp	r3, r2
 8022c30:	d032      	beq.n	8022c98 <UBLOX_DMA_IrqHandler+0x6f0>
 8022c32:	4b56      	ldr	r3, [pc, #344]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c34:	681b      	ldr	r3, [r3, #0]
 8022c36:	4a5d      	ldr	r2, [pc, #372]	; (8022dac <UBLOX_DMA_IrqHandler+0x804>)
 8022c38:	4293      	cmp	r3, r2
 8022c3a:	d02a      	beq.n	8022c92 <UBLOX_DMA_IrqHandler+0x6ea>
 8022c3c:	4b53      	ldr	r3, [pc, #332]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c3e:	681b      	ldr	r3, [r3, #0]
 8022c40:	4a5b      	ldr	r2, [pc, #364]	; (8022db0 <UBLOX_DMA_IrqHandler+0x808>)
 8022c42:	4293      	cmp	r3, r2
 8022c44:	d022      	beq.n	8022c8c <UBLOX_DMA_IrqHandler+0x6e4>
 8022c46:	4b51      	ldr	r3, [pc, #324]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c48:	681b      	ldr	r3, [r3, #0]
 8022c4a:	4a5a      	ldr	r2, [pc, #360]	; (8022db4 <UBLOX_DMA_IrqHandler+0x80c>)
 8022c4c:	4293      	cmp	r3, r2
 8022c4e:	d01a      	beq.n	8022c86 <UBLOX_DMA_IrqHandler+0x6de>
 8022c50:	4b4e      	ldr	r3, [pc, #312]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c52:	681b      	ldr	r3, [r3, #0]
 8022c54:	4a58      	ldr	r2, [pc, #352]	; (8022db8 <UBLOX_DMA_IrqHandler+0x810>)
 8022c56:	4293      	cmp	r3, r2
 8022c58:	d012      	beq.n	8022c80 <UBLOX_DMA_IrqHandler+0x6d8>
 8022c5a:	4b4c      	ldr	r3, [pc, #304]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c5c:	681b      	ldr	r3, [r3, #0]
 8022c5e:	4a57      	ldr	r2, [pc, #348]	; (8022dbc <UBLOX_DMA_IrqHandler+0x814>)
 8022c60:	4293      	cmp	r3, r2
 8022c62:	d00a      	beq.n	8022c7a <UBLOX_DMA_IrqHandler+0x6d2>
 8022c64:	4b49      	ldr	r3, [pc, #292]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c66:	681b      	ldr	r3, [r3, #0]
 8022c68:	4a55      	ldr	r2, [pc, #340]	; (8022dc0 <UBLOX_DMA_IrqHandler+0x818>)
 8022c6a:	4293      	cmp	r3, r2
 8022c6c:	d102      	bne.n	8022c74 <UBLOX_DMA_IrqHandler+0x6cc>
 8022c6e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022c72:	e01e      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c74:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8022c78:	e01b      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c7a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022c7e:	e018      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c80:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022c84:	e015      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c86:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022c8a:	e012      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022c90:	e00f      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022c96:	e00c      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c98:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022c9c:	e009      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022ca2:	e006      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022ca4:	2320      	movs	r3, #32
 8022ca6:	e004      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022ca8:	2320      	movs	r3, #32
 8022caa:	e002      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022cac:	2320      	movs	r3, #32
 8022cae:	e000      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022cb0:	2320      	movs	r3, #32
 8022cb2:	4a44      	ldr	r2, [pc, #272]	; (8022dc4 <UBLOX_DMA_IrqHandler+0x81c>)
 8022cb4:	6093      	str	r3, [r2, #8]
        UBLOX_Check_Buffer(0);
 8022cb6:	2000      	movs	r0, #0
 8022cb8:	f000 fd92 	bl	80237e0 <UBLOX_Check_Buffer>
}
 8022cbc:	f000 bd44 	b.w	8023748 <UBLOX_DMA_IrqHandler+0x11a0>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_TE_FLAG_INDEX(&hdma_usart2_rx));
 8022cc0:	4b32      	ldr	r3, [pc, #200]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cc2:	681b      	ldr	r3, [r3, #0]
 8022cc4:	461a      	mov	r2, r3
 8022cc6:	4b40      	ldr	r3, [pc, #256]	; (8022dc8 <UBLOX_DMA_IrqHandler+0x820>)
 8022cc8:	429a      	cmp	r2, r3
 8022cca:	f240 8083 	bls.w	8022dd4 <UBLOX_DMA_IrqHandler+0x82c>
 8022cce:	4b2f      	ldr	r3, [pc, #188]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cd0:	681b      	ldr	r3, [r3, #0]
 8022cd2:	4a30      	ldr	r2, [pc, #192]	; (8022d94 <UBLOX_DMA_IrqHandler+0x7ec>)
 8022cd4:	4293      	cmp	r3, r2
 8022cd6:	d079      	beq.n	8022dcc <UBLOX_DMA_IrqHandler+0x824>
 8022cd8:	4b2c      	ldr	r3, [pc, #176]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cda:	681b      	ldr	r3, [r3, #0]
 8022cdc:	4a2e      	ldr	r2, [pc, #184]	; (8022d98 <UBLOX_DMA_IrqHandler+0x7f0>)
 8022cde:	4293      	cmp	r3, r2
 8022ce0:	d050      	beq.n	8022d84 <UBLOX_DMA_IrqHandler+0x7dc>
 8022ce2:	4b2a      	ldr	r3, [pc, #168]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022ce4:	681b      	ldr	r3, [r3, #0]
 8022ce6:	4a2d      	ldr	r2, [pc, #180]	; (8022d9c <UBLOX_DMA_IrqHandler+0x7f4>)
 8022ce8:	4293      	cmp	r3, r2
 8022cea:	d049      	beq.n	8022d80 <UBLOX_DMA_IrqHandler+0x7d8>
 8022cec:	4b27      	ldr	r3, [pc, #156]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cee:	681b      	ldr	r3, [r3, #0]
 8022cf0:	4a2b      	ldr	r2, [pc, #172]	; (8022da0 <UBLOX_DMA_IrqHandler+0x7f8>)
 8022cf2:	4293      	cmp	r3, r2
 8022cf4:	d042      	beq.n	8022d7c <UBLOX_DMA_IrqHandler+0x7d4>
 8022cf6:	4b25      	ldr	r3, [pc, #148]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cf8:	681b      	ldr	r3, [r3, #0]
 8022cfa:	4a2a      	ldr	r2, [pc, #168]	; (8022da4 <UBLOX_DMA_IrqHandler+0x7fc>)
 8022cfc:	4293      	cmp	r3, r2
 8022cfe:	d03a      	beq.n	8022d76 <UBLOX_DMA_IrqHandler+0x7ce>
 8022d00:	4b22      	ldr	r3, [pc, #136]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d02:	681b      	ldr	r3, [r3, #0]
 8022d04:	4a28      	ldr	r2, [pc, #160]	; (8022da8 <UBLOX_DMA_IrqHandler+0x800>)
 8022d06:	4293      	cmp	r3, r2
 8022d08:	d032      	beq.n	8022d70 <UBLOX_DMA_IrqHandler+0x7c8>
 8022d0a:	4b20      	ldr	r3, [pc, #128]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d0c:	681b      	ldr	r3, [r3, #0]
 8022d0e:	4a27      	ldr	r2, [pc, #156]	; (8022dac <UBLOX_DMA_IrqHandler+0x804>)
 8022d10:	4293      	cmp	r3, r2
 8022d12:	d02a      	beq.n	8022d6a <UBLOX_DMA_IrqHandler+0x7c2>
 8022d14:	4b1d      	ldr	r3, [pc, #116]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d16:	681b      	ldr	r3, [r3, #0]
 8022d18:	4a25      	ldr	r2, [pc, #148]	; (8022db0 <UBLOX_DMA_IrqHandler+0x808>)
 8022d1a:	4293      	cmp	r3, r2
 8022d1c:	d022      	beq.n	8022d64 <UBLOX_DMA_IrqHandler+0x7bc>
 8022d1e:	4b1b      	ldr	r3, [pc, #108]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d20:	681b      	ldr	r3, [r3, #0]
 8022d22:	4a24      	ldr	r2, [pc, #144]	; (8022db4 <UBLOX_DMA_IrqHandler+0x80c>)
 8022d24:	4293      	cmp	r3, r2
 8022d26:	d01a      	beq.n	8022d5e <UBLOX_DMA_IrqHandler+0x7b6>
 8022d28:	4b18      	ldr	r3, [pc, #96]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d2a:	681b      	ldr	r3, [r3, #0]
 8022d2c:	4a22      	ldr	r2, [pc, #136]	; (8022db8 <UBLOX_DMA_IrqHandler+0x810>)
 8022d2e:	4293      	cmp	r3, r2
 8022d30:	d012      	beq.n	8022d58 <UBLOX_DMA_IrqHandler+0x7b0>
 8022d32:	4b16      	ldr	r3, [pc, #88]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d34:	681b      	ldr	r3, [r3, #0]
 8022d36:	4a21      	ldr	r2, [pc, #132]	; (8022dbc <UBLOX_DMA_IrqHandler+0x814>)
 8022d38:	4293      	cmp	r3, r2
 8022d3a:	d00a      	beq.n	8022d52 <UBLOX_DMA_IrqHandler+0x7aa>
 8022d3c:	4b13      	ldr	r3, [pc, #76]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d3e:	681b      	ldr	r3, [r3, #0]
 8022d40:	4a1f      	ldr	r2, [pc, #124]	; (8022dc0 <UBLOX_DMA_IrqHandler+0x818>)
 8022d42:	4293      	cmp	r3, r2
 8022d44:	d102      	bne.n	8022d4c <UBLOX_DMA_IrqHandler+0x7a4>
 8022d46:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022d4a:	e040      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8022d50:	e03d      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d52:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022d56:	e03a      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d58:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022d5c:	e037      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d5e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022d62:	e034      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022d68:	e031      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022d6e:	e02e      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022d74:	e02b      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022d7a:	e028      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d7c:	2308      	movs	r3, #8
 8022d7e:	e026      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d80:	2308      	movs	r3, #8
 8022d82:	e024      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d84:	2308      	movs	r3, #8
 8022d86:	e022      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d88:	40026400 	.word	0x40026400
 8022d8c:	2000847c 	.word	0x2000847c
 8022d90:	40026058 	.word	0x40026058
 8022d94:	40026010 	.word	0x40026010
 8022d98:	40026410 	.word	0x40026410
 8022d9c:	40026070 	.word	0x40026070
 8022da0:	40026470 	.word	0x40026470
 8022da4:	40026028 	.word	0x40026028
 8022da8:	40026428 	.word	0x40026428
 8022dac:	40026088 	.word	0x40026088
 8022db0:	40026488 	.word	0x40026488
 8022db4:	40026040 	.word	0x40026040
 8022db8:	40026440 	.word	0x40026440
 8022dbc:	400260a0 	.word	0x400260a0
 8022dc0:	400264a0 	.word	0x400264a0
 8022dc4:	40026000 	.word	0x40026000
 8022dc8:	40026458 	.word	0x40026458
 8022dcc:	2308      	movs	r3, #8
 8022dce:	4a97      	ldr	r2, [pc, #604]	; (802302c <UBLOX_DMA_IrqHandler+0xa84>)
 8022dd0:	60d3      	str	r3, [r2, #12]
 8022dd2:	e150      	b.n	8023076 <UBLOX_DMA_IrqHandler+0xace>
 8022dd4:	4b96      	ldr	r3, [pc, #600]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022dd6:	681b      	ldr	r3, [r3, #0]
 8022dd8:	461a      	mov	r2, r3
 8022dda:	4b96      	ldr	r3, [pc, #600]	; (8023034 <UBLOX_DMA_IrqHandler+0xa8c>)
 8022ddc:	429a      	cmp	r2, r3
 8022dde:	d960      	bls.n	8022ea2 <UBLOX_DMA_IrqHandler+0x8fa>
 8022de0:	4b93      	ldr	r3, [pc, #588]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022de2:	681b      	ldr	r3, [r3, #0]
 8022de4:	4a94      	ldr	r2, [pc, #592]	; (8023038 <UBLOX_DMA_IrqHandler+0xa90>)
 8022de6:	4293      	cmp	r3, r2
 8022de8:	d057      	beq.n	8022e9a <UBLOX_DMA_IrqHandler+0x8f2>
 8022dea:	4b91      	ldr	r3, [pc, #580]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022dec:	681b      	ldr	r3, [r3, #0]
 8022dee:	4a93      	ldr	r2, [pc, #588]	; (802303c <UBLOX_DMA_IrqHandler+0xa94>)
 8022df0:	4293      	cmp	r3, r2
 8022df2:	d050      	beq.n	8022e96 <UBLOX_DMA_IrqHandler+0x8ee>
 8022df4:	4b8e      	ldr	r3, [pc, #568]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022df6:	681b      	ldr	r3, [r3, #0]
 8022df8:	4a91      	ldr	r2, [pc, #580]	; (8023040 <UBLOX_DMA_IrqHandler+0xa98>)
 8022dfa:	4293      	cmp	r3, r2
 8022dfc:	d049      	beq.n	8022e92 <UBLOX_DMA_IrqHandler+0x8ea>
 8022dfe:	4b8c      	ldr	r3, [pc, #560]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e00:	681b      	ldr	r3, [r3, #0]
 8022e02:	4a90      	ldr	r2, [pc, #576]	; (8023044 <UBLOX_DMA_IrqHandler+0xa9c>)
 8022e04:	4293      	cmp	r3, r2
 8022e06:	d042      	beq.n	8022e8e <UBLOX_DMA_IrqHandler+0x8e6>
 8022e08:	4b89      	ldr	r3, [pc, #548]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e0a:	681b      	ldr	r3, [r3, #0]
 8022e0c:	4a8e      	ldr	r2, [pc, #568]	; (8023048 <UBLOX_DMA_IrqHandler+0xaa0>)
 8022e0e:	4293      	cmp	r3, r2
 8022e10:	d03a      	beq.n	8022e88 <UBLOX_DMA_IrqHandler+0x8e0>
 8022e12:	4b87      	ldr	r3, [pc, #540]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e14:	681b      	ldr	r3, [r3, #0]
 8022e16:	4a8d      	ldr	r2, [pc, #564]	; (802304c <UBLOX_DMA_IrqHandler+0xaa4>)
 8022e18:	4293      	cmp	r3, r2
 8022e1a:	d032      	beq.n	8022e82 <UBLOX_DMA_IrqHandler+0x8da>
 8022e1c:	4b84      	ldr	r3, [pc, #528]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e1e:	681b      	ldr	r3, [r3, #0]
 8022e20:	4a8b      	ldr	r2, [pc, #556]	; (8023050 <UBLOX_DMA_IrqHandler+0xaa8>)
 8022e22:	4293      	cmp	r3, r2
 8022e24:	d02a      	beq.n	8022e7c <UBLOX_DMA_IrqHandler+0x8d4>
 8022e26:	4b82      	ldr	r3, [pc, #520]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e28:	681b      	ldr	r3, [r3, #0]
 8022e2a:	4a8a      	ldr	r2, [pc, #552]	; (8023054 <UBLOX_DMA_IrqHandler+0xaac>)
 8022e2c:	4293      	cmp	r3, r2
 8022e2e:	d022      	beq.n	8022e76 <UBLOX_DMA_IrqHandler+0x8ce>
 8022e30:	4b7f      	ldr	r3, [pc, #508]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e32:	681b      	ldr	r3, [r3, #0]
 8022e34:	4a88      	ldr	r2, [pc, #544]	; (8023058 <UBLOX_DMA_IrqHandler+0xab0>)
 8022e36:	4293      	cmp	r3, r2
 8022e38:	d01a      	beq.n	8022e70 <UBLOX_DMA_IrqHandler+0x8c8>
 8022e3a:	4b7d      	ldr	r3, [pc, #500]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e3c:	681b      	ldr	r3, [r3, #0]
 8022e3e:	4a87      	ldr	r2, [pc, #540]	; (802305c <UBLOX_DMA_IrqHandler+0xab4>)
 8022e40:	4293      	cmp	r3, r2
 8022e42:	d012      	beq.n	8022e6a <UBLOX_DMA_IrqHandler+0x8c2>
 8022e44:	4b7a      	ldr	r3, [pc, #488]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e46:	681b      	ldr	r3, [r3, #0]
 8022e48:	4a85      	ldr	r2, [pc, #532]	; (8023060 <UBLOX_DMA_IrqHandler+0xab8>)
 8022e4a:	4293      	cmp	r3, r2
 8022e4c:	d00a      	beq.n	8022e64 <UBLOX_DMA_IrqHandler+0x8bc>
 8022e4e:	4b78      	ldr	r3, [pc, #480]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e50:	681b      	ldr	r3, [r3, #0]
 8022e52:	4a84      	ldr	r2, [pc, #528]	; (8023064 <UBLOX_DMA_IrqHandler+0xabc>)
 8022e54:	4293      	cmp	r3, r2
 8022e56:	d102      	bne.n	8022e5e <UBLOX_DMA_IrqHandler+0x8b6>
 8022e58:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022e5c:	e01e      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8022e62:	e01b      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e64:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022e68:	e018      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e6a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022e6e:	e015      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e70:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022e74:	e012      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022e7a:	e00f      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022e80:	e00c      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022e86:	e009      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022e8c:	e006      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e8e:	2308      	movs	r3, #8
 8022e90:	e004      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e92:	2308      	movs	r3, #8
 8022e94:	e002      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e96:	2308      	movs	r3, #8
 8022e98:	e000      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e9a:	2308      	movs	r3, #8
 8022e9c:	4a63      	ldr	r2, [pc, #396]	; (802302c <UBLOX_DMA_IrqHandler+0xa84>)
 8022e9e:	6093      	str	r3, [r2, #8]
 8022ea0:	e0e9      	b.n	8023076 <UBLOX_DMA_IrqHandler+0xace>
 8022ea2:	4b63      	ldr	r3, [pc, #396]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ea4:	681b      	ldr	r3, [r3, #0]
 8022ea6:	461a      	mov	r2, r3
 8022ea8:	4b6f      	ldr	r3, [pc, #444]	; (8023068 <UBLOX_DMA_IrqHandler+0xac0>)
 8022eaa:	429a      	cmp	r2, r3
 8022eac:	d960      	bls.n	8022f70 <UBLOX_DMA_IrqHandler+0x9c8>
 8022eae:	4b60      	ldr	r3, [pc, #384]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022eb0:	681b      	ldr	r3, [r3, #0]
 8022eb2:	4a61      	ldr	r2, [pc, #388]	; (8023038 <UBLOX_DMA_IrqHandler+0xa90>)
 8022eb4:	4293      	cmp	r3, r2
 8022eb6:	d057      	beq.n	8022f68 <UBLOX_DMA_IrqHandler+0x9c0>
 8022eb8:	4b5d      	ldr	r3, [pc, #372]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022eba:	681b      	ldr	r3, [r3, #0]
 8022ebc:	4a5f      	ldr	r2, [pc, #380]	; (802303c <UBLOX_DMA_IrqHandler+0xa94>)
 8022ebe:	4293      	cmp	r3, r2
 8022ec0:	d050      	beq.n	8022f64 <UBLOX_DMA_IrqHandler+0x9bc>
 8022ec2:	4b5b      	ldr	r3, [pc, #364]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ec4:	681b      	ldr	r3, [r3, #0]
 8022ec6:	4a5e      	ldr	r2, [pc, #376]	; (8023040 <UBLOX_DMA_IrqHandler+0xa98>)
 8022ec8:	4293      	cmp	r3, r2
 8022eca:	d049      	beq.n	8022f60 <UBLOX_DMA_IrqHandler+0x9b8>
 8022ecc:	4b58      	ldr	r3, [pc, #352]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ece:	681b      	ldr	r3, [r3, #0]
 8022ed0:	4a5c      	ldr	r2, [pc, #368]	; (8023044 <UBLOX_DMA_IrqHandler+0xa9c>)
 8022ed2:	4293      	cmp	r3, r2
 8022ed4:	d042      	beq.n	8022f5c <UBLOX_DMA_IrqHandler+0x9b4>
 8022ed6:	4b56      	ldr	r3, [pc, #344]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ed8:	681b      	ldr	r3, [r3, #0]
 8022eda:	4a5b      	ldr	r2, [pc, #364]	; (8023048 <UBLOX_DMA_IrqHandler+0xaa0>)
 8022edc:	4293      	cmp	r3, r2
 8022ede:	d03a      	beq.n	8022f56 <UBLOX_DMA_IrqHandler+0x9ae>
 8022ee0:	4b53      	ldr	r3, [pc, #332]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ee2:	681b      	ldr	r3, [r3, #0]
 8022ee4:	4a59      	ldr	r2, [pc, #356]	; (802304c <UBLOX_DMA_IrqHandler+0xaa4>)
 8022ee6:	4293      	cmp	r3, r2
 8022ee8:	d032      	beq.n	8022f50 <UBLOX_DMA_IrqHandler+0x9a8>
 8022eea:	4b51      	ldr	r3, [pc, #324]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022eec:	681b      	ldr	r3, [r3, #0]
 8022eee:	4a58      	ldr	r2, [pc, #352]	; (8023050 <UBLOX_DMA_IrqHandler+0xaa8>)
 8022ef0:	4293      	cmp	r3, r2
 8022ef2:	d02a      	beq.n	8022f4a <UBLOX_DMA_IrqHandler+0x9a2>
 8022ef4:	4b4e      	ldr	r3, [pc, #312]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ef6:	681b      	ldr	r3, [r3, #0]
 8022ef8:	4a56      	ldr	r2, [pc, #344]	; (8023054 <UBLOX_DMA_IrqHandler+0xaac>)
 8022efa:	4293      	cmp	r3, r2
 8022efc:	d022      	beq.n	8022f44 <UBLOX_DMA_IrqHandler+0x99c>
 8022efe:	4b4c      	ldr	r3, [pc, #304]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f00:	681b      	ldr	r3, [r3, #0]
 8022f02:	4a55      	ldr	r2, [pc, #340]	; (8023058 <UBLOX_DMA_IrqHandler+0xab0>)
 8022f04:	4293      	cmp	r3, r2
 8022f06:	d01a      	beq.n	8022f3e <UBLOX_DMA_IrqHandler+0x996>
 8022f08:	4b49      	ldr	r3, [pc, #292]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f0a:	681b      	ldr	r3, [r3, #0]
 8022f0c:	4a53      	ldr	r2, [pc, #332]	; (802305c <UBLOX_DMA_IrqHandler+0xab4>)
 8022f0e:	4293      	cmp	r3, r2
 8022f10:	d012      	beq.n	8022f38 <UBLOX_DMA_IrqHandler+0x990>
 8022f12:	4b47      	ldr	r3, [pc, #284]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f14:	681b      	ldr	r3, [r3, #0]
 8022f16:	4a52      	ldr	r2, [pc, #328]	; (8023060 <UBLOX_DMA_IrqHandler+0xab8>)
 8022f18:	4293      	cmp	r3, r2
 8022f1a:	d00a      	beq.n	8022f32 <UBLOX_DMA_IrqHandler+0x98a>
 8022f1c:	4b44      	ldr	r3, [pc, #272]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f1e:	681b      	ldr	r3, [r3, #0]
 8022f20:	4a50      	ldr	r2, [pc, #320]	; (8023064 <UBLOX_DMA_IrqHandler+0xabc>)
 8022f22:	4293      	cmp	r3, r2
 8022f24:	d102      	bne.n	8022f2c <UBLOX_DMA_IrqHandler+0x984>
 8022f26:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022f2a:	e01e      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f2c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8022f30:	e01b      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f32:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022f36:	e018      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f38:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022f3c:	e015      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f3e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022f42:	e012      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022f48:	e00f      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022f4e:	e00c      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022f54:	e009      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022f5a:	e006      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f5c:	2308      	movs	r3, #8
 8022f5e:	e004      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f60:	2308      	movs	r3, #8
 8022f62:	e002      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f64:	2308      	movs	r3, #8
 8022f66:	e000      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f68:	2308      	movs	r3, #8
 8022f6a:	4a40      	ldr	r2, [pc, #256]	; (802306c <UBLOX_DMA_IrqHandler+0xac4>)
 8022f6c:	60d3      	str	r3, [r2, #12]
 8022f6e:	e082      	b.n	8023076 <UBLOX_DMA_IrqHandler+0xace>
 8022f70:	4b2f      	ldr	r3, [pc, #188]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f72:	681b      	ldr	r3, [r3, #0]
 8022f74:	4a30      	ldr	r2, [pc, #192]	; (8023038 <UBLOX_DMA_IrqHandler+0xa90>)
 8022f76:	4293      	cmp	r3, r2
 8022f78:	d07a      	beq.n	8023070 <UBLOX_DMA_IrqHandler+0xac8>
 8022f7a:	4b2d      	ldr	r3, [pc, #180]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f7c:	681b      	ldr	r3, [r3, #0]
 8022f7e:	4a2f      	ldr	r2, [pc, #188]	; (802303c <UBLOX_DMA_IrqHandler+0xa94>)
 8022f80:	4293      	cmp	r3, r2
 8022f82:	d050      	beq.n	8023026 <UBLOX_DMA_IrqHandler+0xa7e>
 8022f84:	4b2a      	ldr	r3, [pc, #168]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f86:	681b      	ldr	r3, [r3, #0]
 8022f88:	4a2d      	ldr	r2, [pc, #180]	; (8023040 <UBLOX_DMA_IrqHandler+0xa98>)
 8022f8a:	4293      	cmp	r3, r2
 8022f8c:	d049      	beq.n	8023022 <UBLOX_DMA_IrqHandler+0xa7a>
 8022f8e:	4b28      	ldr	r3, [pc, #160]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f90:	681b      	ldr	r3, [r3, #0]
 8022f92:	4a2c      	ldr	r2, [pc, #176]	; (8023044 <UBLOX_DMA_IrqHandler+0xa9c>)
 8022f94:	4293      	cmp	r3, r2
 8022f96:	d042      	beq.n	802301e <UBLOX_DMA_IrqHandler+0xa76>
 8022f98:	4b25      	ldr	r3, [pc, #148]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f9a:	681b      	ldr	r3, [r3, #0]
 8022f9c:	4a2a      	ldr	r2, [pc, #168]	; (8023048 <UBLOX_DMA_IrqHandler+0xaa0>)
 8022f9e:	4293      	cmp	r3, r2
 8022fa0:	d03a      	beq.n	8023018 <UBLOX_DMA_IrqHandler+0xa70>
 8022fa2:	4b23      	ldr	r3, [pc, #140]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fa4:	681b      	ldr	r3, [r3, #0]
 8022fa6:	4a29      	ldr	r2, [pc, #164]	; (802304c <UBLOX_DMA_IrqHandler+0xaa4>)
 8022fa8:	4293      	cmp	r3, r2
 8022faa:	d032      	beq.n	8023012 <UBLOX_DMA_IrqHandler+0xa6a>
 8022fac:	4b20      	ldr	r3, [pc, #128]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fae:	681b      	ldr	r3, [r3, #0]
 8022fb0:	4a27      	ldr	r2, [pc, #156]	; (8023050 <UBLOX_DMA_IrqHandler+0xaa8>)
 8022fb2:	4293      	cmp	r3, r2
 8022fb4:	d02a      	beq.n	802300c <UBLOX_DMA_IrqHandler+0xa64>
 8022fb6:	4b1e      	ldr	r3, [pc, #120]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fb8:	681b      	ldr	r3, [r3, #0]
 8022fba:	4a26      	ldr	r2, [pc, #152]	; (8023054 <UBLOX_DMA_IrqHandler+0xaac>)
 8022fbc:	4293      	cmp	r3, r2
 8022fbe:	d022      	beq.n	8023006 <UBLOX_DMA_IrqHandler+0xa5e>
 8022fc0:	4b1b      	ldr	r3, [pc, #108]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fc2:	681b      	ldr	r3, [r3, #0]
 8022fc4:	4a24      	ldr	r2, [pc, #144]	; (8023058 <UBLOX_DMA_IrqHandler+0xab0>)
 8022fc6:	4293      	cmp	r3, r2
 8022fc8:	d01a      	beq.n	8023000 <UBLOX_DMA_IrqHandler+0xa58>
 8022fca:	4b19      	ldr	r3, [pc, #100]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fcc:	681b      	ldr	r3, [r3, #0]
 8022fce:	4a23      	ldr	r2, [pc, #140]	; (802305c <UBLOX_DMA_IrqHandler+0xab4>)
 8022fd0:	4293      	cmp	r3, r2
 8022fd2:	d012      	beq.n	8022ffa <UBLOX_DMA_IrqHandler+0xa52>
 8022fd4:	4b16      	ldr	r3, [pc, #88]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fd6:	681b      	ldr	r3, [r3, #0]
 8022fd8:	4a21      	ldr	r2, [pc, #132]	; (8023060 <UBLOX_DMA_IrqHandler+0xab8>)
 8022fda:	4293      	cmp	r3, r2
 8022fdc:	d00a      	beq.n	8022ff4 <UBLOX_DMA_IrqHandler+0xa4c>
 8022fde:	4b14      	ldr	r3, [pc, #80]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fe0:	681b      	ldr	r3, [r3, #0]
 8022fe2:	4a20      	ldr	r2, [pc, #128]	; (8023064 <UBLOX_DMA_IrqHandler+0xabc>)
 8022fe4:	4293      	cmp	r3, r2
 8022fe6:	d102      	bne.n	8022fee <UBLOX_DMA_IrqHandler+0xa46>
 8022fe8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022fec:	e041      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8022fee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8022ff2:	e03e      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8022ff4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022ff8:	e03b      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8022ffa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022ffe:	e038      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023000:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8023004:	e035      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023006:	f44f 7300 	mov.w	r3, #512	; 0x200
 802300a:	e032      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 802300c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8023010:	e02f      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023012:	f44f 7300 	mov.w	r3, #512	; 0x200
 8023016:	e02c      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023018:	f44f 7300 	mov.w	r3, #512	; 0x200
 802301c:	e029      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 802301e:	2308      	movs	r3, #8
 8023020:	e027      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023022:	2308      	movs	r3, #8
 8023024:	e025      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023026:	2308      	movs	r3, #8
 8023028:	e023      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 802302a:	bf00      	nop
 802302c:	40026400 	.word	0x40026400
 8023030:	2000847c 	.word	0x2000847c
 8023034:	400260b8 	.word	0x400260b8
 8023038:	40026010 	.word	0x40026010
 802303c:	40026410 	.word	0x40026410
 8023040:	40026070 	.word	0x40026070
 8023044:	40026470 	.word	0x40026470
 8023048:	40026028 	.word	0x40026028
 802304c:	40026428 	.word	0x40026428
 8023050:	40026088 	.word	0x40026088
 8023054:	40026488 	.word	0x40026488
 8023058:	40026040 	.word	0x40026040
 802305c:	40026440 	.word	0x40026440
 8023060:	400260a0 	.word	0x400260a0
 8023064:	400264a0 	.word	0x400264a0
 8023068:	40026058 	.word	0x40026058
 802306c:	40026000 	.word	0x40026000
 8023070:	2308      	movs	r3, #8
 8023072:	4a96      	ldr	r2, [pc, #600]	; (80232cc <UBLOX_DMA_IrqHandler+0xd24>)
 8023074:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_FE_FLAG_INDEX(&hdma_usart2_rx));
 8023076:	4b96      	ldr	r3, [pc, #600]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023078:	681b      	ldr	r3, [r3, #0]
 802307a:	461a      	mov	r2, r3
 802307c:	4b95      	ldr	r3, [pc, #596]	; (80232d4 <UBLOX_DMA_IrqHandler+0xd2c>)
 802307e:	429a      	cmp	r2, r3
 8023080:	d95c      	bls.n	802313c <UBLOX_DMA_IrqHandler+0xb94>
 8023082:	4b93      	ldr	r3, [pc, #588]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023084:	681b      	ldr	r3, [r3, #0]
 8023086:	4a94      	ldr	r2, [pc, #592]	; (80232d8 <UBLOX_DMA_IrqHandler+0xd30>)
 8023088:	4293      	cmp	r3, r2
 802308a:	d053      	beq.n	8023134 <UBLOX_DMA_IrqHandler+0xb8c>
 802308c:	4b90      	ldr	r3, [pc, #576]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802308e:	681b      	ldr	r3, [r3, #0]
 8023090:	4a92      	ldr	r2, [pc, #584]	; (80232dc <UBLOX_DMA_IrqHandler+0xd34>)
 8023092:	4293      	cmp	r3, r2
 8023094:	d04c      	beq.n	8023130 <UBLOX_DMA_IrqHandler+0xb88>
 8023096:	4b8e      	ldr	r3, [pc, #568]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023098:	681b      	ldr	r3, [r3, #0]
 802309a:	4a91      	ldr	r2, [pc, #580]	; (80232e0 <UBLOX_DMA_IrqHandler+0xd38>)
 802309c:	4293      	cmp	r3, r2
 802309e:	d045      	beq.n	802312c <UBLOX_DMA_IrqHandler+0xb84>
 80230a0:	4b8b      	ldr	r3, [pc, #556]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230a2:	681b      	ldr	r3, [r3, #0]
 80230a4:	4a8f      	ldr	r2, [pc, #572]	; (80232e4 <UBLOX_DMA_IrqHandler+0xd3c>)
 80230a6:	4293      	cmp	r3, r2
 80230a8:	d03e      	beq.n	8023128 <UBLOX_DMA_IrqHandler+0xb80>
 80230aa:	4b89      	ldr	r3, [pc, #548]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230ac:	681b      	ldr	r3, [r3, #0]
 80230ae:	4a8e      	ldr	r2, [pc, #568]	; (80232e8 <UBLOX_DMA_IrqHandler+0xd40>)
 80230b0:	4293      	cmp	r3, r2
 80230b2:	d037      	beq.n	8023124 <UBLOX_DMA_IrqHandler+0xb7c>
 80230b4:	4b86      	ldr	r3, [pc, #536]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230b6:	681b      	ldr	r3, [r3, #0]
 80230b8:	4a8c      	ldr	r2, [pc, #560]	; (80232ec <UBLOX_DMA_IrqHandler+0xd44>)
 80230ba:	4293      	cmp	r3, r2
 80230bc:	d030      	beq.n	8023120 <UBLOX_DMA_IrqHandler+0xb78>
 80230be:	4b84      	ldr	r3, [pc, #528]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230c0:	681b      	ldr	r3, [r3, #0]
 80230c2:	4a8b      	ldr	r2, [pc, #556]	; (80232f0 <UBLOX_DMA_IrqHandler+0xd48>)
 80230c4:	4293      	cmp	r3, r2
 80230c6:	d029      	beq.n	802311c <UBLOX_DMA_IrqHandler+0xb74>
 80230c8:	4b81      	ldr	r3, [pc, #516]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230ca:	681b      	ldr	r3, [r3, #0]
 80230cc:	4a89      	ldr	r2, [pc, #548]	; (80232f4 <UBLOX_DMA_IrqHandler+0xd4c>)
 80230ce:	4293      	cmp	r3, r2
 80230d0:	d022      	beq.n	8023118 <UBLOX_DMA_IrqHandler+0xb70>
 80230d2:	4b7f      	ldr	r3, [pc, #508]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230d4:	681b      	ldr	r3, [r3, #0]
 80230d6:	4a88      	ldr	r2, [pc, #544]	; (80232f8 <UBLOX_DMA_IrqHandler+0xd50>)
 80230d8:	4293      	cmp	r3, r2
 80230da:	d01a      	beq.n	8023112 <UBLOX_DMA_IrqHandler+0xb6a>
 80230dc:	4b7c      	ldr	r3, [pc, #496]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230de:	681b      	ldr	r3, [r3, #0]
 80230e0:	4a86      	ldr	r2, [pc, #536]	; (80232fc <UBLOX_DMA_IrqHandler+0xd54>)
 80230e2:	4293      	cmp	r3, r2
 80230e4:	d012      	beq.n	802310c <UBLOX_DMA_IrqHandler+0xb64>
 80230e6:	4b7a      	ldr	r3, [pc, #488]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230e8:	681b      	ldr	r3, [r3, #0]
 80230ea:	4a85      	ldr	r2, [pc, #532]	; (8023300 <UBLOX_DMA_IrqHandler+0xd58>)
 80230ec:	4293      	cmp	r3, r2
 80230ee:	d00a      	beq.n	8023106 <UBLOX_DMA_IrqHandler+0xb5e>
 80230f0:	4b77      	ldr	r3, [pc, #476]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230f2:	681b      	ldr	r3, [r3, #0]
 80230f4:	4a83      	ldr	r2, [pc, #524]	; (8023304 <UBLOX_DMA_IrqHandler+0xd5c>)
 80230f6:	4293      	cmp	r3, r2
 80230f8:	d102      	bne.n	8023100 <UBLOX_DMA_IrqHandler+0xb58>
 80230fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80230fe:	e01a      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023100:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023104:	e017      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023106:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802310a:	e014      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 802310c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023110:	e011      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023112:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023116:	e00e      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023118:	2340      	movs	r3, #64	; 0x40
 802311a:	e00c      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 802311c:	2340      	movs	r3, #64	; 0x40
 802311e:	e00a      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023120:	2340      	movs	r3, #64	; 0x40
 8023122:	e008      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023124:	2340      	movs	r3, #64	; 0x40
 8023126:	e006      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023128:	2301      	movs	r3, #1
 802312a:	e004      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 802312c:	2301      	movs	r3, #1
 802312e:	e002      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023130:	2301      	movs	r3, #1
 8023132:	e000      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023134:	2301      	movs	r3, #1
 8023136:	4a74      	ldr	r2, [pc, #464]	; (8023308 <UBLOX_DMA_IrqHandler+0xd60>)
 8023138:	60d3      	str	r3, [r2, #12]
 802313a:	e147      	b.n	80233cc <UBLOX_DMA_IrqHandler+0xe24>
 802313c:	4b64      	ldr	r3, [pc, #400]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802313e:	681b      	ldr	r3, [r3, #0]
 8023140:	461a      	mov	r2, r3
 8023142:	4b72      	ldr	r3, [pc, #456]	; (802330c <UBLOX_DMA_IrqHandler+0xd64>)
 8023144:	429a      	cmp	r2, r3
 8023146:	d95c      	bls.n	8023202 <UBLOX_DMA_IrqHandler+0xc5a>
 8023148:	4b61      	ldr	r3, [pc, #388]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802314a:	681b      	ldr	r3, [r3, #0]
 802314c:	4a62      	ldr	r2, [pc, #392]	; (80232d8 <UBLOX_DMA_IrqHandler+0xd30>)
 802314e:	4293      	cmp	r3, r2
 8023150:	d053      	beq.n	80231fa <UBLOX_DMA_IrqHandler+0xc52>
 8023152:	4b5f      	ldr	r3, [pc, #380]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023154:	681b      	ldr	r3, [r3, #0]
 8023156:	4a61      	ldr	r2, [pc, #388]	; (80232dc <UBLOX_DMA_IrqHandler+0xd34>)
 8023158:	4293      	cmp	r3, r2
 802315a:	d04c      	beq.n	80231f6 <UBLOX_DMA_IrqHandler+0xc4e>
 802315c:	4b5c      	ldr	r3, [pc, #368]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802315e:	681b      	ldr	r3, [r3, #0]
 8023160:	4a5f      	ldr	r2, [pc, #380]	; (80232e0 <UBLOX_DMA_IrqHandler+0xd38>)
 8023162:	4293      	cmp	r3, r2
 8023164:	d045      	beq.n	80231f2 <UBLOX_DMA_IrqHandler+0xc4a>
 8023166:	4b5a      	ldr	r3, [pc, #360]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023168:	681b      	ldr	r3, [r3, #0]
 802316a:	4a5e      	ldr	r2, [pc, #376]	; (80232e4 <UBLOX_DMA_IrqHandler+0xd3c>)
 802316c:	4293      	cmp	r3, r2
 802316e:	d03e      	beq.n	80231ee <UBLOX_DMA_IrqHandler+0xc46>
 8023170:	4b57      	ldr	r3, [pc, #348]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023172:	681b      	ldr	r3, [r3, #0]
 8023174:	4a5c      	ldr	r2, [pc, #368]	; (80232e8 <UBLOX_DMA_IrqHandler+0xd40>)
 8023176:	4293      	cmp	r3, r2
 8023178:	d037      	beq.n	80231ea <UBLOX_DMA_IrqHandler+0xc42>
 802317a:	4b55      	ldr	r3, [pc, #340]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802317c:	681b      	ldr	r3, [r3, #0]
 802317e:	4a5b      	ldr	r2, [pc, #364]	; (80232ec <UBLOX_DMA_IrqHandler+0xd44>)
 8023180:	4293      	cmp	r3, r2
 8023182:	d030      	beq.n	80231e6 <UBLOX_DMA_IrqHandler+0xc3e>
 8023184:	4b52      	ldr	r3, [pc, #328]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023186:	681b      	ldr	r3, [r3, #0]
 8023188:	4a59      	ldr	r2, [pc, #356]	; (80232f0 <UBLOX_DMA_IrqHandler+0xd48>)
 802318a:	4293      	cmp	r3, r2
 802318c:	d029      	beq.n	80231e2 <UBLOX_DMA_IrqHandler+0xc3a>
 802318e:	4b50      	ldr	r3, [pc, #320]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023190:	681b      	ldr	r3, [r3, #0]
 8023192:	4a58      	ldr	r2, [pc, #352]	; (80232f4 <UBLOX_DMA_IrqHandler+0xd4c>)
 8023194:	4293      	cmp	r3, r2
 8023196:	d022      	beq.n	80231de <UBLOX_DMA_IrqHandler+0xc36>
 8023198:	4b4d      	ldr	r3, [pc, #308]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802319a:	681b      	ldr	r3, [r3, #0]
 802319c:	4a56      	ldr	r2, [pc, #344]	; (80232f8 <UBLOX_DMA_IrqHandler+0xd50>)
 802319e:	4293      	cmp	r3, r2
 80231a0:	d01a      	beq.n	80231d8 <UBLOX_DMA_IrqHandler+0xc30>
 80231a2:	4b4b      	ldr	r3, [pc, #300]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80231a4:	681b      	ldr	r3, [r3, #0]
 80231a6:	4a55      	ldr	r2, [pc, #340]	; (80232fc <UBLOX_DMA_IrqHandler+0xd54>)
 80231a8:	4293      	cmp	r3, r2
 80231aa:	d012      	beq.n	80231d2 <UBLOX_DMA_IrqHandler+0xc2a>
 80231ac:	4b48      	ldr	r3, [pc, #288]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80231ae:	681b      	ldr	r3, [r3, #0]
 80231b0:	4a53      	ldr	r2, [pc, #332]	; (8023300 <UBLOX_DMA_IrqHandler+0xd58>)
 80231b2:	4293      	cmp	r3, r2
 80231b4:	d00a      	beq.n	80231cc <UBLOX_DMA_IrqHandler+0xc24>
 80231b6:	4b46      	ldr	r3, [pc, #280]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80231b8:	681b      	ldr	r3, [r3, #0]
 80231ba:	4a52      	ldr	r2, [pc, #328]	; (8023304 <UBLOX_DMA_IrqHandler+0xd5c>)
 80231bc:	4293      	cmp	r3, r2
 80231be:	d102      	bne.n	80231c6 <UBLOX_DMA_IrqHandler+0xc1e>
 80231c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80231c4:	e01a      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231c6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80231ca:	e017      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80231d0:	e014      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80231d6:	e011      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80231dc:	e00e      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231de:	2340      	movs	r3, #64	; 0x40
 80231e0:	e00c      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231e2:	2340      	movs	r3, #64	; 0x40
 80231e4:	e00a      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231e6:	2340      	movs	r3, #64	; 0x40
 80231e8:	e008      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231ea:	2340      	movs	r3, #64	; 0x40
 80231ec:	e006      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231ee:	2301      	movs	r3, #1
 80231f0:	e004      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231f2:	2301      	movs	r3, #1
 80231f4:	e002      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231f6:	2301      	movs	r3, #1
 80231f8:	e000      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231fa:	2301      	movs	r3, #1
 80231fc:	4a42      	ldr	r2, [pc, #264]	; (8023308 <UBLOX_DMA_IrqHandler+0xd60>)
 80231fe:	6093      	str	r3, [r2, #8]
 8023200:	e0e4      	b.n	80233cc <UBLOX_DMA_IrqHandler+0xe24>
 8023202:	4b33      	ldr	r3, [pc, #204]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023204:	681b      	ldr	r3, [r3, #0]
 8023206:	461a      	mov	r2, r3
 8023208:	4b41      	ldr	r3, [pc, #260]	; (8023310 <UBLOX_DMA_IrqHandler+0xd68>)
 802320a:	429a      	cmp	r2, r3
 802320c:	f240 8082 	bls.w	8023314 <UBLOX_DMA_IrqHandler+0xd6c>
 8023210:	4b2f      	ldr	r3, [pc, #188]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023212:	681b      	ldr	r3, [r3, #0]
 8023214:	4a30      	ldr	r2, [pc, #192]	; (80232d8 <UBLOX_DMA_IrqHandler+0xd30>)
 8023216:	4293      	cmp	r3, r2
 8023218:	d053      	beq.n	80232c2 <UBLOX_DMA_IrqHandler+0xd1a>
 802321a:	4b2d      	ldr	r3, [pc, #180]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802321c:	681b      	ldr	r3, [r3, #0]
 802321e:	4a2f      	ldr	r2, [pc, #188]	; (80232dc <UBLOX_DMA_IrqHandler+0xd34>)
 8023220:	4293      	cmp	r3, r2
 8023222:	d04c      	beq.n	80232be <UBLOX_DMA_IrqHandler+0xd16>
 8023224:	4b2a      	ldr	r3, [pc, #168]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023226:	681b      	ldr	r3, [r3, #0]
 8023228:	4a2d      	ldr	r2, [pc, #180]	; (80232e0 <UBLOX_DMA_IrqHandler+0xd38>)
 802322a:	4293      	cmp	r3, r2
 802322c:	d045      	beq.n	80232ba <UBLOX_DMA_IrqHandler+0xd12>
 802322e:	4b28      	ldr	r3, [pc, #160]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023230:	681b      	ldr	r3, [r3, #0]
 8023232:	4a2c      	ldr	r2, [pc, #176]	; (80232e4 <UBLOX_DMA_IrqHandler+0xd3c>)
 8023234:	4293      	cmp	r3, r2
 8023236:	d03e      	beq.n	80232b6 <UBLOX_DMA_IrqHandler+0xd0e>
 8023238:	4b25      	ldr	r3, [pc, #148]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802323a:	681b      	ldr	r3, [r3, #0]
 802323c:	4a2a      	ldr	r2, [pc, #168]	; (80232e8 <UBLOX_DMA_IrqHandler+0xd40>)
 802323e:	4293      	cmp	r3, r2
 8023240:	d037      	beq.n	80232b2 <UBLOX_DMA_IrqHandler+0xd0a>
 8023242:	4b23      	ldr	r3, [pc, #140]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023244:	681b      	ldr	r3, [r3, #0]
 8023246:	4a29      	ldr	r2, [pc, #164]	; (80232ec <UBLOX_DMA_IrqHandler+0xd44>)
 8023248:	4293      	cmp	r3, r2
 802324a:	d030      	beq.n	80232ae <UBLOX_DMA_IrqHandler+0xd06>
 802324c:	4b20      	ldr	r3, [pc, #128]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802324e:	681b      	ldr	r3, [r3, #0]
 8023250:	4a27      	ldr	r2, [pc, #156]	; (80232f0 <UBLOX_DMA_IrqHandler+0xd48>)
 8023252:	4293      	cmp	r3, r2
 8023254:	d029      	beq.n	80232aa <UBLOX_DMA_IrqHandler+0xd02>
 8023256:	4b1e      	ldr	r3, [pc, #120]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023258:	681b      	ldr	r3, [r3, #0]
 802325a:	4a26      	ldr	r2, [pc, #152]	; (80232f4 <UBLOX_DMA_IrqHandler+0xd4c>)
 802325c:	4293      	cmp	r3, r2
 802325e:	d022      	beq.n	80232a6 <UBLOX_DMA_IrqHandler+0xcfe>
 8023260:	4b1b      	ldr	r3, [pc, #108]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023262:	681b      	ldr	r3, [r3, #0]
 8023264:	4a24      	ldr	r2, [pc, #144]	; (80232f8 <UBLOX_DMA_IrqHandler+0xd50>)
 8023266:	4293      	cmp	r3, r2
 8023268:	d01a      	beq.n	80232a0 <UBLOX_DMA_IrqHandler+0xcf8>
 802326a:	4b19      	ldr	r3, [pc, #100]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802326c:	681b      	ldr	r3, [r3, #0]
 802326e:	4a23      	ldr	r2, [pc, #140]	; (80232fc <UBLOX_DMA_IrqHandler+0xd54>)
 8023270:	4293      	cmp	r3, r2
 8023272:	d012      	beq.n	802329a <UBLOX_DMA_IrqHandler+0xcf2>
 8023274:	4b16      	ldr	r3, [pc, #88]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023276:	681b      	ldr	r3, [r3, #0]
 8023278:	4a21      	ldr	r2, [pc, #132]	; (8023300 <UBLOX_DMA_IrqHandler+0xd58>)
 802327a:	4293      	cmp	r3, r2
 802327c:	d00a      	beq.n	8023294 <UBLOX_DMA_IrqHandler+0xcec>
 802327e:	4b14      	ldr	r3, [pc, #80]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023280:	681b      	ldr	r3, [r3, #0]
 8023282:	4a20      	ldr	r2, [pc, #128]	; (8023304 <UBLOX_DMA_IrqHandler+0xd5c>)
 8023284:	4293      	cmp	r3, r2
 8023286:	d102      	bne.n	802328e <UBLOX_DMA_IrqHandler+0xce6>
 8023288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802328c:	e01a      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 802328e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023292:	e017      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 8023294:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023298:	e014      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 802329a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802329e:	e011      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80232a4:	e00e      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232a6:	2340      	movs	r3, #64	; 0x40
 80232a8:	e00c      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232aa:	2340      	movs	r3, #64	; 0x40
 80232ac:	e00a      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232ae:	2340      	movs	r3, #64	; 0x40
 80232b0:	e008      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232b2:	2340      	movs	r3, #64	; 0x40
 80232b4:	e006      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232b6:	2301      	movs	r3, #1
 80232b8:	e004      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232ba:	2301      	movs	r3, #1
 80232bc:	e002      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232be:	2301      	movs	r3, #1
 80232c0:	e000      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232c2:	2301      	movs	r3, #1
 80232c4:	4a01      	ldr	r2, [pc, #4]	; (80232cc <UBLOX_DMA_IrqHandler+0xd24>)
 80232c6:	60d3      	str	r3, [r2, #12]
 80232c8:	e080      	b.n	80233cc <UBLOX_DMA_IrqHandler+0xe24>
 80232ca:	bf00      	nop
 80232cc:	40026000 	.word	0x40026000
 80232d0:	2000847c 	.word	0x2000847c
 80232d4:	40026458 	.word	0x40026458
 80232d8:	40026010 	.word	0x40026010
 80232dc:	40026410 	.word	0x40026410
 80232e0:	40026070 	.word	0x40026070
 80232e4:	40026470 	.word	0x40026470
 80232e8:	40026028 	.word	0x40026028
 80232ec:	40026428 	.word	0x40026428
 80232f0:	40026088 	.word	0x40026088
 80232f4:	40026488 	.word	0x40026488
 80232f8:	40026040 	.word	0x40026040
 80232fc:	40026440 	.word	0x40026440
 8023300:	400260a0 	.word	0x400260a0
 8023304:	400264a0 	.word	0x400264a0
 8023308:	40026400 	.word	0x40026400
 802330c:	400260b8 	.word	0x400260b8
 8023310:	40026058 	.word	0x40026058
 8023314:	4b95      	ldr	r3, [pc, #596]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023316:	681b      	ldr	r3, [r3, #0]
 8023318:	4a95      	ldr	r2, [pc, #596]	; (8023570 <UBLOX_DMA_IrqHandler+0xfc8>)
 802331a:	4293      	cmp	r3, r2
 802331c:	d053      	beq.n	80233c6 <UBLOX_DMA_IrqHandler+0xe1e>
 802331e:	4b93      	ldr	r3, [pc, #588]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023320:	681b      	ldr	r3, [r3, #0]
 8023322:	4a94      	ldr	r2, [pc, #592]	; (8023574 <UBLOX_DMA_IrqHandler+0xfcc>)
 8023324:	4293      	cmp	r3, r2
 8023326:	d04c      	beq.n	80233c2 <UBLOX_DMA_IrqHandler+0xe1a>
 8023328:	4b90      	ldr	r3, [pc, #576]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802332a:	681b      	ldr	r3, [r3, #0]
 802332c:	4a92      	ldr	r2, [pc, #584]	; (8023578 <UBLOX_DMA_IrqHandler+0xfd0>)
 802332e:	4293      	cmp	r3, r2
 8023330:	d045      	beq.n	80233be <UBLOX_DMA_IrqHandler+0xe16>
 8023332:	4b8e      	ldr	r3, [pc, #568]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023334:	681b      	ldr	r3, [r3, #0]
 8023336:	4a91      	ldr	r2, [pc, #580]	; (802357c <UBLOX_DMA_IrqHandler+0xfd4>)
 8023338:	4293      	cmp	r3, r2
 802333a:	d03e      	beq.n	80233ba <UBLOX_DMA_IrqHandler+0xe12>
 802333c:	4b8b      	ldr	r3, [pc, #556]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802333e:	681b      	ldr	r3, [r3, #0]
 8023340:	4a8f      	ldr	r2, [pc, #572]	; (8023580 <UBLOX_DMA_IrqHandler+0xfd8>)
 8023342:	4293      	cmp	r3, r2
 8023344:	d037      	beq.n	80233b6 <UBLOX_DMA_IrqHandler+0xe0e>
 8023346:	4b89      	ldr	r3, [pc, #548]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023348:	681b      	ldr	r3, [r3, #0]
 802334a:	4a8e      	ldr	r2, [pc, #568]	; (8023584 <UBLOX_DMA_IrqHandler+0xfdc>)
 802334c:	4293      	cmp	r3, r2
 802334e:	d030      	beq.n	80233b2 <UBLOX_DMA_IrqHandler+0xe0a>
 8023350:	4b86      	ldr	r3, [pc, #536]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023352:	681b      	ldr	r3, [r3, #0]
 8023354:	4a8c      	ldr	r2, [pc, #560]	; (8023588 <UBLOX_DMA_IrqHandler+0xfe0>)
 8023356:	4293      	cmp	r3, r2
 8023358:	d029      	beq.n	80233ae <UBLOX_DMA_IrqHandler+0xe06>
 802335a:	4b84      	ldr	r3, [pc, #528]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802335c:	681b      	ldr	r3, [r3, #0]
 802335e:	4a8b      	ldr	r2, [pc, #556]	; (802358c <UBLOX_DMA_IrqHandler+0xfe4>)
 8023360:	4293      	cmp	r3, r2
 8023362:	d022      	beq.n	80233aa <UBLOX_DMA_IrqHandler+0xe02>
 8023364:	4b81      	ldr	r3, [pc, #516]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023366:	681b      	ldr	r3, [r3, #0]
 8023368:	4a89      	ldr	r2, [pc, #548]	; (8023590 <UBLOX_DMA_IrqHandler+0xfe8>)
 802336a:	4293      	cmp	r3, r2
 802336c:	d01a      	beq.n	80233a4 <UBLOX_DMA_IrqHandler+0xdfc>
 802336e:	4b7f      	ldr	r3, [pc, #508]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023370:	681b      	ldr	r3, [r3, #0]
 8023372:	4a88      	ldr	r2, [pc, #544]	; (8023594 <UBLOX_DMA_IrqHandler+0xfec>)
 8023374:	4293      	cmp	r3, r2
 8023376:	d012      	beq.n	802339e <UBLOX_DMA_IrqHandler+0xdf6>
 8023378:	4b7c      	ldr	r3, [pc, #496]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802337a:	681b      	ldr	r3, [r3, #0]
 802337c:	4a86      	ldr	r2, [pc, #536]	; (8023598 <UBLOX_DMA_IrqHandler+0xff0>)
 802337e:	4293      	cmp	r3, r2
 8023380:	d00a      	beq.n	8023398 <UBLOX_DMA_IrqHandler+0xdf0>
 8023382:	4b7a      	ldr	r3, [pc, #488]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023384:	681b      	ldr	r3, [r3, #0]
 8023386:	4a85      	ldr	r2, [pc, #532]	; (802359c <UBLOX_DMA_IrqHandler+0xff4>)
 8023388:	4293      	cmp	r3, r2
 802338a:	d102      	bne.n	8023392 <UBLOX_DMA_IrqHandler+0xdea>
 802338c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023390:	e01a      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 8023392:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023396:	e017      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 8023398:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802339c:	e014      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 802339e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80233a2:	e011      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80233a8:	e00e      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233aa:	2340      	movs	r3, #64	; 0x40
 80233ac:	e00c      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233ae:	2340      	movs	r3, #64	; 0x40
 80233b0:	e00a      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233b2:	2340      	movs	r3, #64	; 0x40
 80233b4:	e008      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233b6:	2340      	movs	r3, #64	; 0x40
 80233b8:	e006      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233ba:	2301      	movs	r3, #1
 80233bc:	e004      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233be:	2301      	movs	r3, #1
 80233c0:	e002      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233c2:	2301      	movs	r3, #1
 80233c4:	e000      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233c6:	2301      	movs	r3, #1
 80233c8:	4a75      	ldr	r2, [pc, #468]	; (80235a0 <UBLOX_DMA_IrqHandler+0xff8>)
 80233ca:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart2_rx));
 80233cc:	4b67      	ldr	r3, [pc, #412]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233ce:	681b      	ldr	r3, [r3, #0]
 80233d0:	461a      	mov	r2, r3
 80233d2:	4b74      	ldr	r3, [pc, #464]	; (80235a4 <UBLOX_DMA_IrqHandler+0xffc>)
 80233d4:	429a      	cmp	r2, r3
 80233d6:	d960      	bls.n	802349a <UBLOX_DMA_IrqHandler+0xef2>
 80233d8:	4b64      	ldr	r3, [pc, #400]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233da:	681b      	ldr	r3, [r3, #0]
 80233dc:	4a64      	ldr	r2, [pc, #400]	; (8023570 <UBLOX_DMA_IrqHandler+0xfc8>)
 80233de:	4293      	cmp	r3, r2
 80233e0:	d057      	beq.n	8023492 <UBLOX_DMA_IrqHandler+0xeea>
 80233e2:	4b62      	ldr	r3, [pc, #392]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233e4:	681b      	ldr	r3, [r3, #0]
 80233e6:	4a63      	ldr	r2, [pc, #396]	; (8023574 <UBLOX_DMA_IrqHandler+0xfcc>)
 80233e8:	4293      	cmp	r3, r2
 80233ea:	d050      	beq.n	802348e <UBLOX_DMA_IrqHandler+0xee6>
 80233ec:	4b5f      	ldr	r3, [pc, #380]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233ee:	681b      	ldr	r3, [r3, #0]
 80233f0:	4a61      	ldr	r2, [pc, #388]	; (8023578 <UBLOX_DMA_IrqHandler+0xfd0>)
 80233f2:	4293      	cmp	r3, r2
 80233f4:	d049      	beq.n	802348a <UBLOX_DMA_IrqHandler+0xee2>
 80233f6:	4b5d      	ldr	r3, [pc, #372]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233f8:	681b      	ldr	r3, [r3, #0]
 80233fa:	4a60      	ldr	r2, [pc, #384]	; (802357c <UBLOX_DMA_IrqHandler+0xfd4>)
 80233fc:	4293      	cmp	r3, r2
 80233fe:	d042      	beq.n	8023486 <UBLOX_DMA_IrqHandler+0xede>
 8023400:	4b5a      	ldr	r3, [pc, #360]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023402:	681b      	ldr	r3, [r3, #0]
 8023404:	4a5e      	ldr	r2, [pc, #376]	; (8023580 <UBLOX_DMA_IrqHandler+0xfd8>)
 8023406:	4293      	cmp	r3, r2
 8023408:	d03a      	beq.n	8023480 <UBLOX_DMA_IrqHandler+0xed8>
 802340a:	4b58      	ldr	r3, [pc, #352]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802340c:	681b      	ldr	r3, [r3, #0]
 802340e:	4a5d      	ldr	r2, [pc, #372]	; (8023584 <UBLOX_DMA_IrqHandler+0xfdc>)
 8023410:	4293      	cmp	r3, r2
 8023412:	d032      	beq.n	802347a <UBLOX_DMA_IrqHandler+0xed2>
 8023414:	4b55      	ldr	r3, [pc, #340]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023416:	681b      	ldr	r3, [r3, #0]
 8023418:	4a5b      	ldr	r2, [pc, #364]	; (8023588 <UBLOX_DMA_IrqHandler+0xfe0>)
 802341a:	4293      	cmp	r3, r2
 802341c:	d02a      	beq.n	8023474 <UBLOX_DMA_IrqHandler+0xecc>
 802341e:	4b53      	ldr	r3, [pc, #332]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023420:	681b      	ldr	r3, [r3, #0]
 8023422:	4a5a      	ldr	r2, [pc, #360]	; (802358c <UBLOX_DMA_IrqHandler+0xfe4>)
 8023424:	4293      	cmp	r3, r2
 8023426:	d022      	beq.n	802346e <UBLOX_DMA_IrqHandler+0xec6>
 8023428:	4b50      	ldr	r3, [pc, #320]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802342a:	681b      	ldr	r3, [r3, #0]
 802342c:	4a58      	ldr	r2, [pc, #352]	; (8023590 <UBLOX_DMA_IrqHandler+0xfe8>)
 802342e:	4293      	cmp	r3, r2
 8023430:	d01a      	beq.n	8023468 <UBLOX_DMA_IrqHandler+0xec0>
 8023432:	4b4e      	ldr	r3, [pc, #312]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023434:	681b      	ldr	r3, [r3, #0]
 8023436:	4a57      	ldr	r2, [pc, #348]	; (8023594 <UBLOX_DMA_IrqHandler+0xfec>)
 8023438:	4293      	cmp	r3, r2
 802343a:	d012      	beq.n	8023462 <UBLOX_DMA_IrqHandler+0xeba>
 802343c:	4b4b      	ldr	r3, [pc, #300]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802343e:	681b      	ldr	r3, [r3, #0]
 8023440:	4a55      	ldr	r2, [pc, #340]	; (8023598 <UBLOX_DMA_IrqHandler+0xff0>)
 8023442:	4293      	cmp	r3, r2
 8023444:	d00a      	beq.n	802345c <UBLOX_DMA_IrqHandler+0xeb4>
 8023446:	4b49      	ldr	r3, [pc, #292]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023448:	681b      	ldr	r3, [r3, #0]
 802344a:	4a54      	ldr	r2, [pc, #336]	; (802359c <UBLOX_DMA_IrqHandler+0xff4>)
 802344c:	4293      	cmp	r3, r2
 802344e:	d102      	bne.n	8023456 <UBLOX_DMA_IrqHandler+0xeae>
 8023450:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023454:	e01e      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023456:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802345a:	e01b      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802345c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023460:	e018      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023462:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023466:	e015      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023468:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802346c:	e012      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802346e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023472:	e00f      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023474:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023478:	e00c      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802347a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802347e:	e009      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023480:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023484:	e006      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023486:	2304      	movs	r3, #4
 8023488:	e004      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802348a:	2304      	movs	r3, #4
 802348c:	e002      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802348e:	2304      	movs	r3, #4
 8023490:	e000      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023492:	2304      	movs	r3, #4
 8023494:	4a44      	ldr	r2, [pc, #272]	; (80235a8 <UBLOX_DMA_IrqHandler+0x1000>)
 8023496:	60d3      	str	r3, [r2, #12]
 8023498:	e151      	b.n	802373e <UBLOX_DMA_IrqHandler+0x1196>
 802349a:	4b34      	ldr	r3, [pc, #208]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802349c:	681b      	ldr	r3, [r3, #0]
 802349e:	461a      	mov	r2, r3
 80234a0:	4b42      	ldr	r3, [pc, #264]	; (80235ac <UBLOX_DMA_IrqHandler+0x1004>)
 80234a2:	429a      	cmp	r2, r3
 80234a4:	f240 8084 	bls.w	80235b0 <UBLOX_DMA_IrqHandler+0x1008>
 80234a8:	4b30      	ldr	r3, [pc, #192]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234aa:	681b      	ldr	r3, [r3, #0]
 80234ac:	4a30      	ldr	r2, [pc, #192]	; (8023570 <UBLOX_DMA_IrqHandler+0xfc8>)
 80234ae:	4293      	cmp	r3, r2
 80234b0:	d057      	beq.n	8023562 <UBLOX_DMA_IrqHandler+0xfba>
 80234b2:	4b2e      	ldr	r3, [pc, #184]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234b4:	681b      	ldr	r3, [r3, #0]
 80234b6:	4a2f      	ldr	r2, [pc, #188]	; (8023574 <UBLOX_DMA_IrqHandler+0xfcc>)
 80234b8:	4293      	cmp	r3, r2
 80234ba:	d050      	beq.n	802355e <UBLOX_DMA_IrqHandler+0xfb6>
 80234bc:	4b2b      	ldr	r3, [pc, #172]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234be:	681b      	ldr	r3, [r3, #0]
 80234c0:	4a2d      	ldr	r2, [pc, #180]	; (8023578 <UBLOX_DMA_IrqHandler+0xfd0>)
 80234c2:	4293      	cmp	r3, r2
 80234c4:	d049      	beq.n	802355a <UBLOX_DMA_IrqHandler+0xfb2>
 80234c6:	4b29      	ldr	r3, [pc, #164]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234c8:	681b      	ldr	r3, [r3, #0]
 80234ca:	4a2c      	ldr	r2, [pc, #176]	; (802357c <UBLOX_DMA_IrqHandler+0xfd4>)
 80234cc:	4293      	cmp	r3, r2
 80234ce:	d042      	beq.n	8023556 <UBLOX_DMA_IrqHandler+0xfae>
 80234d0:	4b26      	ldr	r3, [pc, #152]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234d2:	681b      	ldr	r3, [r3, #0]
 80234d4:	4a2a      	ldr	r2, [pc, #168]	; (8023580 <UBLOX_DMA_IrqHandler+0xfd8>)
 80234d6:	4293      	cmp	r3, r2
 80234d8:	d03a      	beq.n	8023550 <UBLOX_DMA_IrqHandler+0xfa8>
 80234da:	4b24      	ldr	r3, [pc, #144]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234dc:	681b      	ldr	r3, [r3, #0]
 80234de:	4a29      	ldr	r2, [pc, #164]	; (8023584 <UBLOX_DMA_IrqHandler+0xfdc>)
 80234e0:	4293      	cmp	r3, r2
 80234e2:	d032      	beq.n	802354a <UBLOX_DMA_IrqHandler+0xfa2>
 80234e4:	4b21      	ldr	r3, [pc, #132]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234e6:	681b      	ldr	r3, [r3, #0]
 80234e8:	4a27      	ldr	r2, [pc, #156]	; (8023588 <UBLOX_DMA_IrqHandler+0xfe0>)
 80234ea:	4293      	cmp	r3, r2
 80234ec:	d02a      	beq.n	8023544 <UBLOX_DMA_IrqHandler+0xf9c>
 80234ee:	4b1f      	ldr	r3, [pc, #124]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234f0:	681b      	ldr	r3, [r3, #0]
 80234f2:	4a26      	ldr	r2, [pc, #152]	; (802358c <UBLOX_DMA_IrqHandler+0xfe4>)
 80234f4:	4293      	cmp	r3, r2
 80234f6:	d022      	beq.n	802353e <UBLOX_DMA_IrqHandler+0xf96>
 80234f8:	4b1c      	ldr	r3, [pc, #112]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234fa:	681b      	ldr	r3, [r3, #0]
 80234fc:	4a24      	ldr	r2, [pc, #144]	; (8023590 <UBLOX_DMA_IrqHandler+0xfe8>)
 80234fe:	4293      	cmp	r3, r2
 8023500:	d01a      	beq.n	8023538 <UBLOX_DMA_IrqHandler+0xf90>
 8023502:	4b1a      	ldr	r3, [pc, #104]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023504:	681b      	ldr	r3, [r3, #0]
 8023506:	4a23      	ldr	r2, [pc, #140]	; (8023594 <UBLOX_DMA_IrqHandler+0xfec>)
 8023508:	4293      	cmp	r3, r2
 802350a:	d012      	beq.n	8023532 <UBLOX_DMA_IrqHandler+0xf8a>
 802350c:	4b17      	ldr	r3, [pc, #92]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802350e:	681b      	ldr	r3, [r3, #0]
 8023510:	4a21      	ldr	r2, [pc, #132]	; (8023598 <UBLOX_DMA_IrqHandler+0xff0>)
 8023512:	4293      	cmp	r3, r2
 8023514:	d00a      	beq.n	802352c <UBLOX_DMA_IrqHandler+0xf84>
 8023516:	4b15      	ldr	r3, [pc, #84]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023518:	681b      	ldr	r3, [r3, #0]
 802351a:	4a20      	ldr	r2, [pc, #128]	; (802359c <UBLOX_DMA_IrqHandler+0xff4>)
 802351c:	4293      	cmp	r3, r2
 802351e:	d102      	bne.n	8023526 <UBLOX_DMA_IrqHandler+0xf7e>
 8023520:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023524:	e01e      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023526:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802352a:	e01b      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802352c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023530:	e018      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023532:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023536:	e015      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023538:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802353c:	e012      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802353e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023542:	e00f      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023544:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023548:	e00c      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802354a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802354e:	e009      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023550:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023554:	e006      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023556:	2304      	movs	r3, #4
 8023558:	e004      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802355a:	2304      	movs	r3, #4
 802355c:	e002      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802355e:	2304      	movs	r3, #4
 8023560:	e000      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023562:	2304      	movs	r3, #4
 8023564:	4a10      	ldr	r2, [pc, #64]	; (80235a8 <UBLOX_DMA_IrqHandler+0x1000>)
 8023566:	6093      	str	r3, [r2, #8]
 8023568:	e0e9      	b.n	802373e <UBLOX_DMA_IrqHandler+0x1196>
 802356a:	bf00      	nop
 802356c:	2000847c 	.word	0x2000847c
 8023570:	40026010 	.word	0x40026010
 8023574:	40026410 	.word	0x40026410
 8023578:	40026070 	.word	0x40026070
 802357c:	40026470 	.word	0x40026470
 8023580:	40026028 	.word	0x40026028
 8023584:	40026428 	.word	0x40026428
 8023588:	40026088 	.word	0x40026088
 802358c:	40026488 	.word	0x40026488
 8023590:	40026040 	.word	0x40026040
 8023594:	40026440 	.word	0x40026440
 8023598:	400260a0 	.word	0x400260a0
 802359c:	400264a0 	.word	0x400264a0
 80235a0:	40026000 	.word	0x40026000
 80235a4:	40026458 	.word	0x40026458
 80235a8:	40026400 	.word	0x40026400
 80235ac:	400260b8 	.word	0x400260b8
 80235b0:	4b66      	ldr	r3, [pc, #408]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235b2:	681b      	ldr	r3, [r3, #0]
 80235b4:	461a      	mov	r2, r3
 80235b6:	4b66      	ldr	r3, [pc, #408]	; (8023750 <UBLOX_DMA_IrqHandler+0x11a8>)
 80235b8:	429a      	cmp	r2, r3
 80235ba:	d960      	bls.n	802367e <UBLOX_DMA_IrqHandler+0x10d6>
 80235bc:	4b63      	ldr	r3, [pc, #396]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235be:	681b      	ldr	r3, [r3, #0]
 80235c0:	4a64      	ldr	r2, [pc, #400]	; (8023754 <UBLOX_DMA_IrqHandler+0x11ac>)
 80235c2:	4293      	cmp	r3, r2
 80235c4:	d057      	beq.n	8023676 <UBLOX_DMA_IrqHandler+0x10ce>
 80235c6:	4b61      	ldr	r3, [pc, #388]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235c8:	681b      	ldr	r3, [r3, #0]
 80235ca:	4a63      	ldr	r2, [pc, #396]	; (8023758 <UBLOX_DMA_IrqHandler+0x11b0>)
 80235cc:	4293      	cmp	r3, r2
 80235ce:	d050      	beq.n	8023672 <UBLOX_DMA_IrqHandler+0x10ca>
 80235d0:	4b5e      	ldr	r3, [pc, #376]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235d2:	681b      	ldr	r3, [r3, #0]
 80235d4:	4a61      	ldr	r2, [pc, #388]	; (802375c <UBLOX_DMA_IrqHandler+0x11b4>)
 80235d6:	4293      	cmp	r3, r2
 80235d8:	d049      	beq.n	802366e <UBLOX_DMA_IrqHandler+0x10c6>
 80235da:	4b5c      	ldr	r3, [pc, #368]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235dc:	681b      	ldr	r3, [r3, #0]
 80235de:	4a60      	ldr	r2, [pc, #384]	; (8023760 <UBLOX_DMA_IrqHandler+0x11b8>)
 80235e0:	4293      	cmp	r3, r2
 80235e2:	d042      	beq.n	802366a <UBLOX_DMA_IrqHandler+0x10c2>
 80235e4:	4b59      	ldr	r3, [pc, #356]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235e6:	681b      	ldr	r3, [r3, #0]
 80235e8:	4a5e      	ldr	r2, [pc, #376]	; (8023764 <UBLOX_DMA_IrqHandler+0x11bc>)
 80235ea:	4293      	cmp	r3, r2
 80235ec:	d03a      	beq.n	8023664 <UBLOX_DMA_IrqHandler+0x10bc>
 80235ee:	4b57      	ldr	r3, [pc, #348]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235f0:	681b      	ldr	r3, [r3, #0]
 80235f2:	4a5d      	ldr	r2, [pc, #372]	; (8023768 <UBLOX_DMA_IrqHandler+0x11c0>)
 80235f4:	4293      	cmp	r3, r2
 80235f6:	d032      	beq.n	802365e <UBLOX_DMA_IrqHandler+0x10b6>
 80235f8:	4b54      	ldr	r3, [pc, #336]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235fa:	681b      	ldr	r3, [r3, #0]
 80235fc:	4a5b      	ldr	r2, [pc, #364]	; (802376c <UBLOX_DMA_IrqHandler+0x11c4>)
 80235fe:	4293      	cmp	r3, r2
 8023600:	d02a      	beq.n	8023658 <UBLOX_DMA_IrqHandler+0x10b0>
 8023602:	4b52      	ldr	r3, [pc, #328]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023604:	681b      	ldr	r3, [r3, #0]
 8023606:	4a5a      	ldr	r2, [pc, #360]	; (8023770 <UBLOX_DMA_IrqHandler+0x11c8>)
 8023608:	4293      	cmp	r3, r2
 802360a:	d022      	beq.n	8023652 <UBLOX_DMA_IrqHandler+0x10aa>
 802360c:	4b4f      	ldr	r3, [pc, #316]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 802360e:	681b      	ldr	r3, [r3, #0]
 8023610:	4a58      	ldr	r2, [pc, #352]	; (8023774 <UBLOX_DMA_IrqHandler+0x11cc>)
 8023612:	4293      	cmp	r3, r2
 8023614:	d01a      	beq.n	802364c <UBLOX_DMA_IrqHandler+0x10a4>
 8023616:	4b4d      	ldr	r3, [pc, #308]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023618:	681b      	ldr	r3, [r3, #0]
 802361a:	4a57      	ldr	r2, [pc, #348]	; (8023778 <UBLOX_DMA_IrqHandler+0x11d0>)
 802361c:	4293      	cmp	r3, r2
 802361e:	d012      	beq.n	8023646 <UBLOX_DMA_IrqHandler+0x109e>
 8023620:	4b4a      	ldr	r3, [pc, #296]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023622:	681b      	ldr	r3, [r3, #0]
 8023624:	4a55      	ldr	r2, [pc, #340]	; (802377c <UBLOX_DMA_IrqHandler+0x11d4>)
 8023626:	4293      	cmp	r3, r2
 8023628:	d00a      	beq.n	8023640 <UBLOX_DMA_IrqHandler+0x1098>
 802362a:	4b48      	ldr	r3, [pc, #288]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 802362c:	681b      	ldr	r3, [r3, #0]
 802362e:	4a54      	ldr	r2, [pc, #336]	; (8023780 <UBLOX_DMA_IrqHandler+0x11d8>)
 8023630:	4293      	cmp	r3, r2
 8023632:	d102      	bne.n	802363a <UBLOX_DMA_IrqHandler+0x1092>
 8023634:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023638:	e01e      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802363a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802363e:	e01b      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023640:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023644:	e018      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023646:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802364a:	e015      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802364c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023650:	e012      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023652:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023656:	e00f      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023658:	f44f 7380 	mov.w	r3, #256	; 0x100
 802365c:	e00c      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802365e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023662:	e009      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023664:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023668:	e006      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802366a:	2304      	movs	r3, #4
 802366c:	e004      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802366e:	2304      	movs	r3, #4
 8023670:	e002      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023672:	2304      	movs	r3, #4
 8023674:	e000      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023676:	2304      	movs	r3, #4
 8023678:	4a42      	ldr	r2, [pc, #264]	; (8023784 <UBLOX_DMA_IrqHandler+0x11dc>)
 802367a:	60d3      	str	r3, [r2, #12]
 802367c:	e05f      	b.n	802373e <UBLOX_DMA_IrqHandler+0x1196>
 802367e:	4b33      	ldr	r3, [pc, #204]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023680:	681b      	ldr	r3, [r3, #0]
 8023682:	4a34      	ldr	r2, [pc, #208]	; (8023754 <UBLOX_DMA_IrqHandler+0x11ac>)
 8023684:	4293      	cmp	r3, r2
 8023686:	d057      	beq.n	8023738 <UBLOX_DMA_IrqHandler+0x1190>
 8023688:	4b30      	ldr	r3, [pc, #192]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 802368a:	681b      	ldr	r3, [r3, #0]
 802368c:	4a32      	ldr	r2, [pc, #200]	; (8023758 <UBLOX_DMA_IrqHandler+0x11b0>)
 802368e:	4293      	cmp	r3, r2
 8023690:	d050      	beq.n	8023734 <UBLOX_DMA_IrqHandler+0x118c>
 8023692:	4b2e      	ldr	r3, [pc, #184]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023694:	681b      	ldr	r3, [r3, #0]
 8023696:	4a31      	ldr	r2, [pc, #196]	; (802375c <UBLOX_DMA_IrqHandler+0x11b4>)
 8023698:	4293      	cmp	r3, r2
 802369a:	d049      	beq.n	8023730 <UBLOX_DMA_IrqHandler+0x1188>
 802369c:	4b2b      	ldr	r3, [pc, #172]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 802369e:	681b      	ldr	r3, [r3, #0]
 80236a0:	4a2f      	ldr	r2, [pc, #188]	; (8023760 <UBLOX_DMA_IrqHandler+0x11b8>)
 80236a2:	4293      	cmp	r3, r2
 80236a4:	d042      	beq.n	802372c <UBLOX_DMA_IrqHandler+0x1184>
 80236a6:	4b29      	ldr	r3, [pc, #164]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236a8:	681b      	ldr	r3, [r3, #0]
 80236aa:	4a2e      	ldr	r2, [pc, #184]	; (8023764 <UBLOX_DMA_IrqHandler+0x11bc>)
 80236ac:	4293      	cmp	r3, r2
 80236ae:	d03a      	beq.n	8023726 <UBLOX_DMA_IrqHandler+0x117e>
 80236b0:	4b26      	ldr	r3, [pc, #152]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236b2:	681b      	ldr	r3, [r3, #0]
 80236b4:	4a2c      	ldr	r2, [pc, #176]	; (8023768 <UBLOX_DMA_IrqHandler+0x11c0>)
 80236b6:	4293      	cmp	r3, r2
 80236b8:	d032      	beq.n	8023720 <UBLOX_DMA_IrqHandler+0x1178>
 80236ba:	4b24      	ldr	r3, [pc, #144]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236bc:	681b      	ldr	r3, [r3, #0]
 80236be:	4a2b      	ldr	r2, [pc, #172]	; (802376c <UBLOX_DMA_IrqHandler+0x11c4>)
 80236c0:	4293      	cmp	r3, r2
 80236c2:	d02a      	beq.n	802371a <UBLOX_DMA_IrqHandler+0x1172>
 80236c4:	4b21      	ldr	r3, [pc, #132]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236c6:	681b      	ldr	r3, [r3, #0]
 80236c8:	4a29      	ldr	r2, [pc, #164]	; (8023770 <UBLOX_DMA_IrqHandler+0x11c8>)
 80236ca:	4293      	cmp	r3, r2
 80236cc:	d022      	beq.n	8023714 <UBLOX_DMA_IrqHandler+0x116c>
 80236ce:	4b1f      	ldr	r3, [pc, #124]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236d0:	681b      	ldr	r3, [r3, #0]
 80236d2:	4a28      	ldr	r2, [pc, #160]	; (8023774 <UBLOX_DMA_IrqHandler+0x11cc>)
 80236d4:	4293      	cmp	r3, r2
 80236d6:	d01a      	beq.n	802370e <UBLOX_DMA_IrqHandler+0x1166>
 80236d8:	4b1c      	ldr	r3, [pc, #112]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236da:	681b      	ldr	r3, [r3, #0]
 80236dc:	4a26      	ldr	r2, [pc, #152]	; (8023778 <UBLOX_DMA_IrqHandler+0x11d0>)
 80236de:	4293      	cmp	r3, r2
 80236e0:	d012      	beq.n	8023708 <UBLOX_DMA_IrqHandler+0x1160>
 80236e2:	4b1a      	ldr	r3, [pc, #104]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236e4:	681b      	ldr	r3, [r3, #0]
 80236e6:	4a25      	ldr	r2, [pc, #148]	; (802377c <UBLOX_DMA_IrqHandler+0x11d4>)
 80236e8:	4293      	cmp	r3, r2
 80236ea:	d00a      	beq.n	8023702 <UBLOX_DMA_IrqHandler+0x115a>
 80236ec:	4b17      	ldr	r3, [pc, #92]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236ee:	681b      	ldr	r3, [r3, #0]
 80236f0:	4a23      	ldr	r2, [pc, #140]	; (8023780 <UBLOX_DMA_IrqHandler+0x11d8>)
 80236f2:	4293      	cmp	r3, r2
 80236f4:	d102      	bne.n	80236fc <UBLOX_DMA_IrqHandler+0x1154>
 80236f6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80236fa:	e01e      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 80236fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8023700:	e01b      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023702:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023706:	e018      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023708:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802370c:	e015      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 802370e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023712:	e012      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023714:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023718:	e00f      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 802371a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802371e:	e00c      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023720:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023724:	e009      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023726:	f44f 7380 	mov.w	r3, #256	; 0x100
 802372a:	e006      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 802372c:	2304      	movs	r3, #4
 802372e:	e004      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023730:	2304      	movs	r3, #4
 8023732:	e002      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023734:	2304      	movs	r3, #4
 8023736:	e000      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023738:	2304      	movs	r3, #4
 802373a:	4a12      	ldr	r2, [pc, #72]	; (8023784 <UBLOX_DMA_IrqHandler+0x11dc>)
 802373c:	6093      	str	r3, [r2, #8]
        HAL_UART_Receive_DMA(&huart2, (uint8_t*) UBLOX_DMA_RX, UBLOX_DMA_RX_SZ);
 802373e:	2280      	movs	r2, #128	; 0x80
 8023740:	4911      	ldr	r1, [pc, #68]	; (8023788 <UBLOX_DMA_IrqHandler+0x11e0>)
 8023742:	4812      	ldr	r0, [pc, #72]	; (802378c <UBLOX_DMA_IrqHandler+0x11e4>)
 8023744:	f012 ff0a 	bl	803655c <HAL_UART_Receive_DMA>
}
 8023748:	bf00      	nop
 802374a:	bd80      	pop	{r7, pc}
 802374c:	2000847c 	.word	0x2000847c
 8023750:	40026058 	.word	0x40026058
 8023754:	40026010 	.word	0x40026010
 8023758:	40026410 	.word	0x40026410
 802375c:	40026070 	.word	0x40026070
 8023760:	40026470 	.word	0x40026470
 8023764:	40026028 	.word	0x40026028
 8023768:	40026428 	.word	0x40026428
 802376c:	40026088 	.word	0x40026088
 8023770:	40026488 	.word	0x40026488
 8023774:	40026040 	.word	0x40026040
 8023778:	40026440 	.word	0x40026440
 802377c:	400260a0 	.word	0x400260a0
 8023780:	400264a0 	.word	0x400264a0
 8023784:	40026000 	.word	0x40026000
 8023788:	20000d80 	.word	0x20000d80
 802378c:	200088f0 	.word	0x200088f0

08023790 <UBLOX_DMA_Init>:

void UBLOX_DMA_Init(void) {
 8023790:	b580      	push	{r7, lr}
 8023792:	af00      	add	r7, sp, #0
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);        // enable idle line interrupt
 8023794:	4b0f      	ldr	r3, [pc, #60]	; (80237d4 <UBLOX_DMA_Init+0x44>)
 8023796:	681b      	ldr	r3, [r3, #0]
 8023798:	68da      	ldr	r2, [r3, #12]
 802379a:	4b0e      	ldr	r3, [pc, #56]	; (80237d4 <UBLOX_DMA_Init+0x44>)
 802379c:	681b      	ldr	r3, [r3, #0]
 802379e:	f042 0210 	orr.w	r2, r2, #16
 80237a2:	60da      	str	r2, [r3, #12]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_TC);    // enable DMA Tx cplt interrupt
 80237a4:	4b0c      	ldr	r3, [pc, #48]	; (80237d8 <UBLOX_DMA_Init+0x48>)
 80237a6:	681b      	ldr	r3, [r3, #0]
 80237a8:	681a      	ldr	r2, [r3, #0]
 80237aa:	4b0b      	ldr	r3, [pc, #44]	; (80237d8 <UBLOX_DMA_Init+0x48>)
 80237ac:	681b      	ldr	r3, [r3, #0]
 80237ae:	f042 0210 	orr.w	r2, r2, #16
 80237b2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_HT);    // enable half complete interrupt
 80237b4:	4b08      	ldr	r3, [pc, #32]	; (80237d8 <UBLOX_DMA_Init+0x48>)
 80237b6:	681b      	ldr	r3, [r3, #0]
 80237b8:	681a      	ldr	r2, [r3, #0]
 80237ba:	4b07      	ldr	r3, [pc, #28]	; (80237d8 <UBLOX_DMA_Init+0x48>)
 80237bc:	681b      	ldr	r3, [r3, #0]
 80237be:	f042 0208 	orr.w	r2, r2, #8
 80237c2:	601a      	str	r2, [r3, #0]

    /* Start DMA transfer */
    HAL_UART_Receive_DMA(&huart2, (uint8_t*) UBLOX_DMA_RX, UBLOX_DMA_RX_SZ);
 80237c4:	2280      	movs	r2, #128	; 0x80
 80237c6:	4905      	ldr	r1, [pc, #20]	; (80237dc <UBLOX_DMA_Init+0x4c>)
 80237c8:	4802      	ldr	r0, [pc, #8]	; (80237d4 <UBLOX_DMA_Init+0x44>)
 80237ca:	f012 fec7 	bl	803655c <HAL_UART_Receive_DMA>
}
 80237ce:	bf00      	nop
 80237d0:	bd80      	pop	{r7, pc}
 80237d2:	bf00      	nop
 80237d4:	200088f0 	.word	0x200088f0
 80237d8:	2000847c 	.word	0x2000847c
 80237dc:	20000d80 	.word	0x20000d80

080237e0 <UBLOX_Check_Buffer>:

static void UBLOX_Check_Buffer(uint8_t idle) {
 80237e0:	b580      	push	{r7, lr}
 80237e2:	b084      	sub	sp, #16
 80237e4:	af00      	add	r7, sp, #0
 80237e6:	4603      	mov	r3, r0
 80237e8:	71fb      	strb	r3, [r7, #7]
    static uint8_t clear = 1;
    static size_t old_pos;
    size_t pos;

    // Auto clear
    if (clear) {
 80237ea:	4b24      	ldr	r3, [pc, #144]	; (802387c <UBLOX_Check_Buffer+0x9c>)
 80237ec:	781b      	ldrb	r3, [r3, #0]
 80237ee:	2b00      	cmp	r3, #0
 80237f0:	d004      	beq.n	80237fc <UBLOX_Check_Buffer+0x1c>
        clear = 0;
 80237f2:	4b22      	ldr	r3, [pc, #136]	; (802387c <UBLOX_Check_Buffer+0x9c>)
 80237f4:	2200      	movs	r2, #0
 80237f6:	701a      	strb	r2, [r3, #0]
        UBLOX_Reset_Buffer();
 80237f8:	f000 f864 	bl	80238c4 <UBLOX_Reset_Buffer>
    }
    clear = idle;
 80237fc:	4a1f      	ldr	r2, [pc, #124]	; (802387c <UBLOX_Check_Buffer+0x9c>)
 80237fe:	79fb      	ldrb	r3, [r7, #7]
 8023800:	7013      	strb	r3, [r2, #0]

    /* Calculate current position in buffer */
    pos = UBLOX_DMA_RX_SZ - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 8023802:	4b1f      	ldr	r3, [pc, #124]	; (8023880 <UBLOX_Check_Buffer+0xa0>)
 8023804:	681b      	ldr	r3, [r3, #0]
 8023806:	685b      	ldr	r3, [r3, #4]
 8023808:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 802380c:	60fb      	str	r3, [r7, #12]
    if (pos != old_pos) { /* Check change in received data */
 802380e:	4b1d      	ldr	r3, [pc, #116]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023810:	681b      	ldr	r3, [r3, #0]
 8023812:	68fa      	ldr	r2, [r7, #12]
 8023814:	429a      	cmp	r2, r3
 8023816:	d023      	beq.n	8023860 <UBLOX_Check_Buffer+0x80>
        if (pos > old_pos) { /* Current position is over previous one */
 8023818:	4b1a      	ldr	r3, [pc, #104]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 802381a:	681b      	ldr	r3, [r3, #0]
 802381c:	68fa      	ldr	r2, [r7, #12]
 802381e:	429a      	cmp	r2, r3
 8023820:	d90b      	bls.n	802383a <UBLOX_Check_Buffer+0x5a>
            /* We are in "linear" mode */
            /* Process data directly by subtracting "pointers" */
            UBLOX_Fill_Buffer(&UBLOX_DMA_RX[old_pos], pos - old_pos);
 8023822:	4b18      	ldr	r3, [pc, #96]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023824:	681b      	ldr	r3, [r3, #0]
 8023826:	4a18      	ldr	r2, [pc, #96]	; (8023888 <UBLOX_Check_Buffer+0xa8>)
 8023828:	1898      	adds	r0, r3, r2
 802382a:	4b16      	ldr	r3, [pc, #88]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 802382c:	681b      	ldr	r3, [r3, #0]
 802382e:	68fa      	ldr	r2, [r7, #12]
 8023830:	1ad3      	subs	r3, r2, r3
 8023832:	4619      	mov	r1, r3
 8023834:	f000 f82a 	bl	802388c <UBLOX_Fill_Buffer>
 8023838:	e012      	b.n	8023860 <UBLOX_Check_Buffer+0x80>
        } else {
            /* We are in "overflow" mode */
            /* First process data to the end of buffer */
            UBLOX_Fill_Buffer(&UBLOX_DMA_RX[old_pos], UBLOX_DMA_RX_SZ - old_pos);
 802383a:	4b12      	ldr	r3, [pc, #72]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 802383c:	681b      	ldr	r3, [r3, #0]
 802383e:	4a12      	ldr	r2, [pc, #72]	; (8023888 <UBLOX_Check_Buffer+0xa8>)
 8023840:	441a      	add	r2, r3
 8023842:	4b10      	ldr	r3, [pc, #64]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023844:	681b      	ldr	r3, [r3, #0]
 8023846:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 802384a:	4619      	mov	r1, r3
 802384c:	4610      	mov	r0, r2
 802384e:	f000 f81d 	bl	802388c <UBLOX_Fill_Buffer>
            /* Check and continue with beginning of buffer */
            if (pos > 0) {
 8023852:	68fb      	ldr	r3, [r7, #12]
 8023854:	2b00      	cmp	r3, #0
 8023856:	d003      	beq.n	8023860 <UBLOX_Check_Buffer+0x80>
                UBLOX_Fill_Buffer(&UBLOX_DMA_RX[0], pos);
 8023858:	68f9      	ldr	r1, [r7, #12]
 802385a:	480b      	ldr	r0, [pc, #44]	; (8023888 <UBLOX_Check_Buffer+0xa8>)
 802385c:	f000 f816 	bl	802388c <UBLOX_Fill_Buffer>
            }
        }
    }
    old_pos = pos; /* Save current position as old */
 8023860:	4a08      	ldr	r2, [pc, #32]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023862:	68fb      	ldr	r3, [r7, #12]
 8023864:	6013      	str	r3, [r2, #0]

    /* Check and manually update if we reached end of buffer */
    if (old_pos == UBLOX_DMA_RX_SZ) {
 8023866:	4b07      	ldr	r3, [pc, #28]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023868:	681b      	ldr	r3, [r3, #0]
 802386a:	2b80      	cmp	r3, #128	; 0x80
 802386c:	d102      	bne.n	8023874 <UBLOX_Check_Buffer+0x94>
        old_pos = 0;
 802386e:	4b05      	ldr	r3, [pc, #20]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023870:	2200      	movs	r2, #0
 8023872:	601a      	str	r2, [r3, #0]
    }
}
 8023874:	bf00      	nop
 8023876:	3710      	adds	r7, #16
 8023878:	46bd      	mov	sp, r7
 802387a:	bd80      	pop	{r7, pc}
 802387c:	20000000 	.word	0x20000000
 8023880:	2000847c 	.word	0x2000847c
 8023884:	20000e04 	.word	0x20000e04
 8023888:	20000d80 	.word	0x20000d80

0802388c <UBLOX_Fill_Buffer>:

static void UBLOX_Fill_Buffer(const void *data, size_t len) {
 802388c:	b580      	push	{r7, lr}
 802388e:	b082      	sub	sp, #8
 8023890:	af00      	add	r7, sp, #0
 8023892:	6078      	str	r0, [r7, #4]
 8023894:	6039      	str	r1, [r7, #0]
    /* Write data to buffer */
    memcpy(&UBLOX_UART_RX[ublox_write], data, len);
 8023896:	4b09      	ldr	r3, [pc, #36]	; (80238bc <UBLOX_Fill_Buffer+0x30>)
 8023898:	681b      	ldr	r3, [r3, #0]
 802389a:	4a09      	ldr	r2, [pc, #36]	; (80238c0 <UBLOX_Fill_Buffer+0x34>)
 802389c:	4413      	add	r3, r2
 802389e:	683a      	ldr	r2, [r7, #0]
 80238a0:	6879      	ldr	r1, [r7, #4]
 80238a2:	4618      	mov	r0, r3
 80238a4:	f01c f8f9 	bl	803fa9a <memcpy>
    ublox_write += len;
 80238a8:	4b04      	ldr	r3, [pc, #16]	; (80238bc <UBLOX_Fill_Buffer+0x30>)
 80238aa:	681a      	ldr	r2, [r3, #0]
 80238ac:	683b      	ldr	r3, [r7, #0]
 80238ae:	4413      	add	r3, r2
 80238b0:	4a02      	ldr	r2, [pc, #8]	; (80238bc <UBLOX_Fill_Buffer+0x30>)
 80238b2:	6013      	str	r3, [r2, #0]
}
 80238b4:	bf00      	nop
 80238b6:	3708      	adds	r7, #8
 80238b8:	46bd      	mov	sp, r7
 80238ba:	bd80      	pop	{r7, pc}
 80238bc:	20000e00 	.word	0x20000e00
 80238c0:	20008168 	.word	0x20008168

080238c4 <UBLOX_Reset_Buffer>:

static void UBLOX_Reset_Buffer(void) {
 80238c4:	b580      	push	{r7, lr}
 80238c6:	af00      	add	r7, sp, #0
    // clear rx buffer
    memset(UBLOX_UART_RX, 0x00, ublox_write);
 80238c8:	4b05      	ldr	r3, [pc, #20]	; (80238e0 <UBLOX_Reset_Buffer+0x1c>)
 80238ca:	681b      	ldr	r3, [r3, #0]
 80238cc:	461a      	mov	r2, r3
 80238ce:	2100      	movs	r1, #0
 80238d0:	4804      	ldr	r0, [pc, #16]	; (80238e4 <UBLOX_Reset_Buffer+0x20>)
 80238d2:	f01c f8ed 	bl	803fab0 <memset>
    ublox_write = 0;
 80238d6:	4b02      	ldr	r3, [pc, #8]	; (80238e0 <UBLOX_Reset_Buffer+0x1c>)
 80238d8:	2200      	movs	r2, #0
 80238da:	601a      	str	r2, [r3, #0]
}
 80238dc:	bf00      	nop
 80238de:	bd80      	pop	{r7, pc}
 80238e0:	20000e00 	.word	0x20000e00
 80238e4:	20008168 	.word	0x20008168

080238e8 <AES_Init>:
/* Private functions declaration ---------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation -------------------------------------------*/
void AES_Init(void) {
 80238e8:	b580      	push	{r7, lr}
 80238ea:	af00      	add	r7, sp, #0
    lock();
 80238ec:	f000 f85a 	bl	80239a4 <lock>
    HAL_CRYP_GetConfig(&hcryp, &config);
 80238f0:	4907      	ldr	r1, [pc, #28]	; (8023910 <AES_Init+0x28>)
 80238f2:	4808      	ldr	r0, [pc, #32]	; (8023914 <AES_Init+0x2c>)
 80238f4:	f00a f97f 	bl	802dbf6 <HAL_CRYP_GetConfig>
    config.pKey = AesKey;
 80238f8:	4b05      	ldr	r3, [pc, #20]	; (8023910 <AES_Init+0x28>)
 80238fa:	4a07      	ldr	r2, [pc, #28]	; (8023918 <AES_Init+0x30>)
 80238fc:	609a      	str	r2, [r3, #8]
    HAL_CRYP_SetConfig(&hcryp, &config);
 80238fe:	4904      	ldr	r1, [pc, #16]	; (8023910 <AES_Init+0x28>)
 8023900:	4804      	ldr	r0, [pc, #16]	; (8023914 <AES_Init+0x2c>)
 8023902:	f00a f8f6 	bl	802daf2 <HAL_CRYP_SetConfig>
    unlock();
 8023906:	f000 f85b 	bl	80239c0 <unlock>
}
 802390a:	bf00      	nop
 802390c:	bd80      	pop	{r7, pc}
 802390e:	bf00      	nop
 8023910:	20000e08 	.word	0x20000e08
 8023914:	20008964 	.word	0x20008964
 8023918:	20008368 	.word	0x20008368

0802391c <AES_Encrypt>:

uint8_t AES_Encrypt(uint8_t *pDst, uint8_t *pSrc, uint16_t Sz) {
 802391c:	b580      	push	{r7, lr}
 802391e:	b088      	sub	sp, #32
 8023920:	af02      	add	r7, sp, #8
 8023922:	60f8      	str	r0, [r7, #12]
 8023924:	60b9      	str	r1, [r7, #8]
 8023926:	4613      	mov	r3, r2
 8023928:	80fb      	strh	r3, [r7, #6]
    uint8_t ret;

    lock();
 802392a:	f000 f83b 	bl	80239a4 <lock>
    ret = (HAL_CRYP_Encrypt(&hcryp, (uint32_t*) pSrc, Sz, (uint32_t*) pDst, 1000) == HAL_OK);
 802392e:	88fa      	ldrh	r2, [r7, #6]
 8023930:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8023934:	9300      	str	r3, [sp, #0]
 8023936:	68fb      	ldr	r3, [r7, #12]
 8023938:	68b9      	ldr	r1, [r7, #8]
 802393a:	4808      	ldr	r0, [pc, #32]	; (802395c <AES_Encrypt+0x40>)
 802393c:	f00a f9bc 	bl	802dcb8 <HAL_CRYP_Encrypt>
 8023940:	4603      	mov	r3, r0
 8023942:	2b00      	cmp	r3, #0
 8023944:	bf0c      	ite	eq
 8023946:	2301      	moveq	r3, #1
 8023948:	2300      	movne	r3, #0
 802394a:	b2db      	uxtb	r3, r3
 802394c:	75fb      	strb	r3, [r7, #23]
    unlock();
 802394e:	f000 f837 	bl	80239c0 <unlock>

    return ret;
 8023952:	7dfb      	ldrb	r3, [r7, #23]
}
 8023954:	4618      	mov	r0, r3
 8023956:	3718      	adds	r7, #24
 8023958:	46bd      	mov	sp, r7
 802395a:	bd80      	pop	{r7, pc}
 802395c:	20008964 	.word	0x20008964

08023960 <AES_Decrypt>:

uint8_t AES_Decrypt(uint8_t *pDst, uint8_t *pSrc, uint16_t Sz) {
 8023960:	b580      	push	{r7, lr}
 8023962:	b088      	sub	sp, #32
 8023964:	af02      	add	r7, sp, #8
 8023966:	60f8      	str	r0, [r7, #12]
 8023968:	60b9      	str	r1, [r7, #8]
 802396a:	4613      	mov	r3, r2
 802396c:	80fb      	strh	r3, [r7, #6]
    uint8_t ret;

    lock();
 802396e:	f000 f819 	bl	80239a4 <lock>
    ret = (HAL_CRYP_Decrypt(&hcryp, (uint32_t*) pSrc, Sz, (uint32_t*) pDst, 1000) == HAL_OK);
 8023972:	88fa      	ldrh	r2, [r7, #6]
 8023974:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8023978:	9300      	str	r3, [sp, #0]
 802397a:	68fb      	ldr	r3, [r7, #12]
 802397c:	68b9      	ldr	r1, [r7, #8]
 802397e:	4808      	ldr	r0, [pc, #32]	; (80239a0 <AES_Decrypt+0x40>)
 8023980:	f00a fa2e 	bl	802dde0 <HAL_CRYP_Decrypt>
 8023984:	4603      	mov	r3, r0
 8023986:	2b00      	cmp	r3, #0
 8023988:	bf0c      	ite	eq
 802398a:	2301      	moveq	r3, #1
 802398c:	2300      	movne	r3, #0
 802398e:	b2db      	uxtb	r3, r3
 8023990:	75fb      	strb	r3, [r7, #23]
    unlock();
 8023992:	f000 f815 	bl	80239c0 <unlock>

    return ret;
 8023996:	7dfb      	ldrb	r3, [r7, #23]
}
 8023998:	4618      	mov	r0, r3
 802399a:	3718      	adds	r7, #24
 802399c:	46bd      	mov	sp, r7
 802399e:	bd80      	pop	{r7, pc}
 80239a0:	20008964 	.word	0x20008964

080239a4 <lock>:
        LOG_StrLn("AES:ItWorks!");
    }
}

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 80239a4:	b580      	push	{r7, lr}
 80239a6:	af00      	add	r7, sp, #0
    osMutexAcquire(AesMutexHandle, osWaitForever);
 80239a8:	4b04      	ldr	r3, [pc, #16]	; (80239bc <lock+0x18>)
 80239aa:	681b      	ldr	r3, [r3, #0]
 80239ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80239b0:	4618      	mov	r0, r3
 80239b2:	f014 f9f1 	bl	8037d98 <osMutexAcquire>
}
 80239b6:	bf00      	nop
 80239b8:	bd80      	pop	{r7, pc}
 80239ba:	bf00      	nop
 80239bc:	20008848 	.word	0x20008848

080239c0 <unlock>:

static void unlock(void) {
 80239c0:	b580      	push	{r7, lr}
 80239c2:	af00      	add	r7, sp, #0
    osMutexRelease(AesMutexHandle);
 80239c4:	4b03      	ldr	r3, [pc, #12]	; (80239d4 <unlock+0x14>)
 80239c6:	681b      	ldr	r3, [r3, #0]
 80239c8:	4618      	mov	r0, r3
 80239ca:	f014 fa43 	bl	8037e54 <osMutexRelease>
}
 80239ce:	bf00      	nop
 80239d0:	bd80      	pop	{r7, pc}
 80239d2:	bf00      	nop
 80239d4:	20008848 	.word	0x20008848

080239d8 <cs43l22_Init>:
 * @param OutputDevice: can be OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
 *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
 * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 * @retval 0 if correct communication, else wrong communication
 */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq) {
 80239d8:	b580      	push	{r7, lr}
 80239da:	b086      	sub	sp, #24
 80239dc:	af00      	add	r7, sp, #0
 80239de:	607b      	str	r3, [r7, #4]
 80239e0:	4603      	mov	r3, r0
 80239e2:	81fb      	strh	r3, [r7, #14]
 80239e4:	460b      	mov	r3, r1
 80239e6:	81bb      	strh	r3, [r7, #12]
 80239e8:	4613      	mov	r3, r2
 80239ea:	72fb      	strb	r3, [r7, #11]
    uint32_t counter = 0;
 80239ec:	2300      	movs	r3, #0
 80239ee:	617b      	str	r3, [r7, #20]
    theOutputDevice = OutputDevice;
 80239f0:	4a6b      	ldr	r2, [pc, #428]	; (8023ba0 <cs43l22_Init+0x1c8>)
 80239f2:	89bb      	ldrh	r3, [r7, #12]
 80239f4:	8013      	strh	r3, [r2, #0]

    /* Initialize the Control interface of the Audio Codec */
    AUDIO_IO_Init();
 80239f6:	f000 fa53 	bl	8023ea0 <AUDIO_IO_Init>

    /* Keep Codec powered OFF */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 80239fa:	89fb      	ldrh	r3, [r7, #14]
 80239fc:	b2db      	uxtb	r3, r3
 80239fe:	2201      	movs	r2, #1
 8023a00:	2102      	movs	r1, #2
 8023a02:	4618      	mov	r0, r3
 8023a04:	f000 faba 	bl	8023f7c <CODEC_IO_Write>
 8023a08:	4603      	mov	r3, r0
 8023a0a:	461a      	mov	r2, r3
 8023a0c:	697b      	ldr	r3, [r7, #20]
 8023a0e:	4413      	add	r3, r2
 8023a10:	617b      	str	r3, [r7, #20]

    /*Save Output device for mute ON/OFF procedure*/
    switch (OutputDevice) {
 8023a12:	89bb      	ldrh	r3, [r7, #12]
 8023a14:	3b01      	subs	r3, #1
 8023a16:	2b03      	cmp	r3, #3
 8023a18:	d81a      	bhi.n	8023a50 <cs43l22_Init+0x78>
 8023a1a:	a201      	add	r2, pc, #4	; (adr r2, 8023a20 <cs43l22_Init+0x48>)
 8023a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023a20:	08023a31 	.word	0x08023a31
 8023a24:	08023a39 	.word	0x08023a39
 8023a28:	08023a41 	.word	0x08023a41
 8023a2c:	08023a49 	.word	0x08023a49
        case OUTPUT_DEVICE_SPEAKER:
            OutputDev = 0xFA;
 8023a30:	4b5c      	ldr	r3, [pc, #368]	; (8023ba4 <cs43l22_Init+0x1cc>)
 8023a32:	22fa      	movs	r2, #250	; 0xfa
 8023a34:	701a      	strb	r2, [r3, #0]
            break;
 8023a36:	e00f      	b.n	8023a58 <cs43l22_Init+0x80>

        case OUTPUT_DEVICE_HEADPHONE:
            OutputDev = 0xAF;
 8023a38:	4b5a      	ldr	r3, [pc, #360]	; (8023ba4 <cs43l22_Init+0x1cc>)
 8023a3a:	22af      	movs	r2, #175	; 0xaf
 8023a3c:	701a      	strb	r2, [r3, #0]
            break;
 8023a3e:	e00b      	b.n	8023a58 <cs43l22_Init+0x80>

        case OUTPUT_DEVICE_BOTH:
            OutputDev = 0xAA;
 8023a40:	4b58      	ldr	r3, [pc, #352]	; (8023ba4 <cs43l22_Init+0x1cc>)
 8023a42:	22aa      	movs	r2, #170	; 0xaa
 8023a44:	701a      	strb	r2, [r3, #0]
            break;
 8023a46:	e007      	b.n	8023a58 <cs43l22_Init+0x80>

        case OUTPUT_DEVICE_AUTO:
            OutputDev = 0x05;
 8023a48:	4b56      	ldr	r3, [pc, #344]	; (8023ba4 <cs43l22_Init+0x1cc>)
 8023a4a:	2205      	movs	r2, #5
 8023a4c:	701a      	strb	r2, [r3, #0]
            break;
 8023a4e:	e003      	b.n	8023a58 <cs43l22_Init+0x80>

        default:
            OutputDev = 0x05;
 8023a50:	4b54      	ldr	r3, [pc, #336]	; (8023ba4 <cs43l22_Init+0x1cc>)
 8023a52:	2205      	movs	r2, #5
 8023a54:	701a      	strb	r2, [r3, #0]
            break;
 8023a56:	bf00      	nop
    }

    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8023a58:	89fb      	ldrh	r3, [r7, #14]
 8023a5a:	b2d8      	uxtb	r0, r3
 8023a5c:	4b51      	ldr	r3, [pc, #324]	; (8023ba4 <cs43l22_Init+0x1cc>)
 8023a5e:	781b      	ldrb	r3, [r3, #0]
 8023a60:	b2db      	uxtb	r3, r3
 8023a62:	461a      	mov	r2, r3
 8023a64:	2104      	movs	r1, #4
 8023a66:	f000 fa89 	bl	8023f7c <CODEC_IO_Write>
 8023a6a:	4603      	mov	r3, r0
 8023a6c:	461a      	mov	r2, r3
 8023a6e:	697b      	ldr	r3, [r7, #20]
 8023a70:	4413      	add	r3, r2
 8023a72:	617b      	str	r3, [r7, #20]

    /* Clock configuration: Auto detection */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x80);
 8023a74:	89fb      	ldrh	r3, [r7, #14]
 8023a76:	b2db      	uxtb	r3, r3
 8023a78:	2280      	movs	r2, #128	; 0x80
 8023a7a:	2105      	movs	r1, #5
 8023a7c:	4618      	mov	r0, r3
 8023a7e:	f000 fa7d 	bl	8023f7c <CODEC_IO_Write>
 8023a82:	4603      	mov	r3, r0
 8023a84:	461a      	mov	r2, r3
 8023a86:	697b      	ldr	r3, [r7, #20]
 8023a88:	4413      	add	r3, r2
 8023a8a:	617b      	str	r3, [r7, #20]

    /* Set the Slave Mode and the audio Standard */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8023a8c:	89fb      	ldrh	r3, [r7, #14]
 8023a8e:	b2db      	uxtb	r3, r3
 8023a90:	2204      	movs	r2, #4
 8023a92:	2106      	movs	r1, #6
 8023a94:	4618      	mov	r0, r3
 8023a96:	f000 fa71 	bl	8023f7c <CODEC_IO_Write>
 8023a9a:	4603      	mov	r3, r0
 8023a9c:	461a      	mov	r2, r3
 8023a9e:	697b      	ldr	r3, [r7, #20]
 8023aa0:	4413      	add	r3, r2
 8023aa2:	617b      	str	r3, [r7, #20]

    /* Set the Master volume to maximum */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, 0);
 8023aa4:	89fb      	ldrh	r3, [r7, #14]
 8023aa6:	b2db      	uxtb	r3, r3
 8023aa8:	2200      	movs	r2, #0
 8023aaa:	2120      	movs	r1, #32
 8023aac:	4618      	mov	r0, r3
 8023aae:	f000 fa65 	bl	8023f7c <CODEC_IO_Write>
 8023ab2:	4603      	mov	r3, r0
 8023ab4:	461a      	mov	r2, r3
 8023ab6:	697b      	ldr	r3, [r7, #20]
 8023ab8:	4413      	add	r3, r2
 8023aba:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, 0);
 8023abc:	89fb      	ldrh	r3, [r7, #14]
 8023abe:	b2db      	uxtb	r3, r3
 8023ac0:	2200      	movs	r2, #0
 8023ac2:	2121      	movs	r1, #33	; 0x21
 8023ac4:	4618      	mov	r0, r3
 8023ac6:	f000 fa59 	bl	8023f7c <CODEC_IO_Write>
 8023aca:	4603      	mov	r3, r0
 8023acc:	461a      	mov	r2, r3
 8023ace:	697b      	ldr	r3, [r7, #20]
 8023ad0:	4413      	add	r3, r2
 8023ad2:	617b      	str	r3, [r7, #20]

    /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
    if (OutputDevice != OUTPUT_DEVICE_HEADPHONE) {
 8023ad4:	89bb      	ldrh	r3, [r7, #12]
 8023ad6:	2b02      	cmp	r3, #2
 8023ad8:	d00b      	beq.n	8023af2 <cs43l22_Init+0x11a>
        /* Set the Speaker Mono mode */
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8023ada:	89fb      	ldrh	r3, [r7, #14]
 8023adc:	b2db      	uxtb	r3, r3
 8023ade:	2206      	movs	r2, #6
 8023ae0:	210f      	movs	r1, #15
 8023ae2:	4618      	mov	r0, r3
 8023ae4:	f000 fa4a 	bl	8023f7c <CODEC_IO_Write>
 8023ae8:	4603      	mov	r3, r0
 8023aea:	461a      	mov	r2, r3
 8023aec:	697b      	ldr	r3, [r7, #20]
 8023aee:	4413      	add	r3, r2
 8023af0:	617b      	str	r3, [r7, #20]
    }

    /* Set the Speaker/Headphone attenuation level */
    counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8023af2:	7afa      	ldrb	r2, [r7, #11]
 8023af4:	89fb      	ldrh	r3, [r7, #14]
 8023af6:	4611      	mov	r1, r2
 8023af8:	4618      	mov	r0, r3
 8023afa:	f000 f8a7 	bl	8023c4c <cs43l22_SetVolume>
 8023afe:	4602      	mov	r2, r0
 8023b00:	697b      	ldr	r3, [r7, #20]
 8023b02:	4413      	add	r3, r2
 8023b04:	617b      	str	r3, [r7, #20]
     off the I2S peripheral MCLK clock (which is the operating clock for Codec).
     If this delay is not inserted, then the codec will not shut down properly and
     it results in high noise after shut down. */

    /* Disable the analog soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8023b06:	89fb      	ldrh	r3, [r7, #14]
 8023b08:	b2db      	uxtb	r3, r3
 8023b0a:	2200      	movs	r2, #0
 8023b0c:	210a      	movs	r1, #10
 8023b0e:	4618      	mov	r0, r3
 8023b10:	f000 fa34 	bl	8023f7c <CODEC_IO_Write>
 8023b14:	4603      	mov	r3, r0
 8023b16:	461a      	mov	r2, r3
 8023b18:	697b      	ldr	r3, [r7, #20]
 8023b1a:	4413      	add	r3, r2
 8023b1c:	617b      	str	r3, [r7, #20]
    /* Disable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8023b1e:	89fb      	ldrh	r3, [r7, #14]
 8023b20:	b2db      	uxtb	r3, r3
 8023b22:	2204      	movs	r2, #4
 8023b24:	210e      	movs	r1, #14
 8023b26:	4618      	mov	r0, r3
 8023b28:	f000 fa28 	bl	8023f7c <CODEC_IO_Write>
 8023b2c:	4603      	mov	r3, r0
 8023b2e:	461a      	mov	r2, r3
 8023b30:	697b      	ldr	r3, [r7, #20]
 8023b32:	4413      	add	r3, r2
 8023b34:	617b      	str	r3, [r7, #20]
    /* Disable the limiter attack level */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8023b36:	89fb      	ldrh	r3, [r7, #14]
 8023b38:	b2db      	uxtb	r3, r3
 8023b3a:	2200      	movs	r2, #0
 8023b3c:	2127      	movs	r1, #39	; 0x27
 8023b3e:	4618      	mov	r0, r3
 8023b40:	f000 fa1c 	bl	8023f7c <CODEC_IO_Write>
 8023b44:	4603      	mov	r3, r0
 8023b46:	461a      	mov	r2, r3
 8023b48:	697b      	ldr	r3, [r7, #20]
 8023b4a:	4413      	add	r3, r2
 8023b4c:	617b      	str	r3, [r7, #20]
    /* Adjust Bass and Treble levels */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8023b4e:	89fb      	ldrh	r3, [r7, #14]
 8023b50:	b2db      	uxtb	r3, r3
 8023b52:	220f      	movs	r2, #15
 8023b54:	211f      	movs	r1, #31
 8023b56:	4618      	mov	r0, r3
 8023b58:	f000 fa10 	bl	8023f7c <CODEC_IO_Write>
 8023b5c:	4603      	mov	r3, r0
 8023b5e:	461a      	mov	r2, r3
 8023b60:	697b      	ldr	r3, [r7, #20]
 8023b62:	4413      	add	r3, r2
 8023b64:	617b      	str	r3, [r7, #20]
    /* Adjust PCM volume level */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8023b66:	89fb      	ldrh	r3, [r7, #14]
 8023b68:	b2db      	uxtb	r3, r3
 8023b6a:	220a      	movs	r2, #10
 8023b6c:	211a      	movs	r1, #26
 8023b6e:	4618      	mov	r0, r3
 8023b70:	f000 fa04 	bl	8023f7c <CODEC_IO_Write>
 8023b74:	4603      	mov	r3, r0
 8023b76:	461a      	mov	r2, r3
 8023b78:	697b      	ldr	r3, [r7, #20]
 8023b7a:	4413      	add	r3, r2
 8023b7c:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8023b7e:	89fb      	ldrh	r3, [r7, #14]
 8023b80:	b2db      	uxtb	r3, r3
 8023b82:	220a      	movs	r2, #10
 8023b84:	211b      	movs	r1, #27
 8023b86:	4618      	mov	r0, r3
 8023b88:	f000 f9f8 	bl	8023f7c <CODEC_IO_Write>
 8023b8c:	4603      	mov	r3, r0
 8023b8e:	461a      	mov	r2, r3
 8023b90:	697b      	ldr	r3, [r7, #20]
 8023b92:	4413      	add	r3, r2
 8023b94:	617b      	str	r3, [r7, #20]
    /* Return communication control value */
    return counter;
 8023b96:	697b      	ldr	r3, [r7, #20]
}
 8023b98:	4618      	mov	r0, r3
 8023b9a:	3718      	adds	r7, #24
 8023b9c:	46bd      	mov	sp, r7
 8023b9e:	bd80      	pop	{r7, pc}
 8023ba0:	20000e32 	.word	0x20000e32
 8023ba4:	20000e34 	.word	0x20000e34

08023ba8 <cs43l22_ReadID>:
/**
 * @brief  Get the CS43L22 ID.
 * @param DeviceAddr: Device address on communication Bus.
 * @retval The CS43L22 ID
 */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr) {
 8023ba8:	b580      	push	{r7, lr}
 8023baa:	b084      	sub	sp, #16
 8023bac:	af00      	add	r7, sp, #0
 8023bae:	4603      	mov	r3, r0
 8023bb0:	80fb      	strh	r3, [r7, #6]
    uint8_t Value;
    /* Initialize the Control interface of the Audio Codec */
    AUDIO_IO_Init();
 8023bb2:	f000 f975 	bl	8023ea0 <AUDIO_IO_Init>

    Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8023bb6:	88fb      	ldrh	r3, [r7, #6]
 8023bb8:	b2db      	uxtb	r3, r3
 8023bba:	2101      	movs	r1, #1
 8023bbc:	4618      	mov	r0, r3
 8023bbe:	f000 f9b1 	bl	8023f24 <AUDIO_IO_Read>
 8023bc2:	4603      	mov	r3, r0
 8023bc4:	73fb      	strb	r3, [r7, #15]
    Value = (Value & CS43L22_ID_MASK);
 8023bc6:	7bfb      	ldrb	r3, [r7, #15]
 8023bc8:	f023 0307 	bic.w	r3, r3, #7
 8023bcc:	73fb      	strb	r3, [r7, #15]

    return ((uint32_t) Value);
 8023bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8023bd0:	4618      	mov	r0, r3
 8023bd2:	3710      	adds	r7, #16
 8023bd4:	46bd      	mov	sp, r7
 8023bd6:	bd80      	pop	{r7, pc}

08023bd8 <cs43l22_Play>:
 * @brief Start the audio Codec play feature.
 * @note For this codec no Play options are required.
 * @param DeviceAddr: Device address on communication Bus.
 * @retval 0 if correct communication, else wrong communication
 */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t *pBuffer, uint16_t Size) {
 8023bd8:	b580      	push	{r7, lr}
 8023bda:	b084      	sub	sp, #16
 8023bdc:	af00      	add	r7, sp, #0
 8023bde:	4603      	mov	r3, r0
 8023be0:	6039      	str	r1, [r7, #0]
 8023be2:	80fb      	strh	r3, [r7, #6]
 8023be4:	4613      	mov	r3, r2
 8023be6:	80bb      	strh	r3, [r7, #4]
    uint32_t counter = 0;
 8023be8:	2300      	movs	r3, #0
 8023bea:	60fb      	str	r3, [r7, #12]

    if (Is_cs43l22_Stop == 1) {
 8023bec:	4b16      	ldr	r3, [pc, #88]	; (8023c48 <cs43l22_Play+0x70>)
 8023bee:	781b      	ldrb	r3, [r3, #0]
 8023bf0:	2b01      	cmp	r3, #1
 8023bf2:	d123      	bne.n	8023c3c <cs43l22_Play+0x64>
        /* Enable the digital soft ramp */
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8023bf4:	88fb      	ldrh	r3, [r7, #6]
 8023bf6:	b2db      	uxtb	r3, r3
 8023bf8:	2206      	movs	r2, #6
 8023bfa:	210e      	movs	r1, #14
 8023bfc:	4618      	mov	r0, r3
 8023bfe:	f000 f9bd 	bl	8023f7c <CODEC_IO_Write>
 8023c02:	4603      	mov	r3, r0
 8023c04:	461a      	mov	r2, r3
 8023c06:	68fb      	ldr	r3, [r7, #12]
 8023c08:	4413      	add	r3, r2
 8023c0a:	60fb      	str	r3, [r7, #12]

        /* Enable Output device */
        counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8023c0c:	88fb      	ldrh	r3, [r7, #6]
 8023c0e:	2100      	movs	r1, #0
 8023c10:	4618      	mov	r0, r3
 8023c12:	f000 f865 	bl	8023ce0 <cs43l22_SetMute>
 8023c16:	4602      	mov	r2, r0
 8023c18:	68fb      	ldr	r3, [r7, #12]
 8023c1a:	4413      	add	r3, r2
 8023c1c:	60fb      	str	r3, [r7, #12]

        /* Power on the Codec */
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);
 8023c1e:	88fb      	ldrh	r3, [r7, #6]
 8023c20:	b2db      	uxtb	r3, r3
 8023c22:	229e      	movs	r2, #158	; 0x9e
 8023c24:	2102      	movs	r1, #2
 8023c26:	4618      	mov	r0, r3
 8023c28:	f000 f9a8 	bl	8023f7c <CODEC_IO_Write>
 8023c2c:	4603      	mov	r3, r0
 8023c2e:	461a      	mov	r2, r3
 8023c30:	68fb      	ldr	r3, [r7, #12]
 8023c32:	4413      	add	r3, r2
 8023c34:	60fb      	str	r3, [r7, #12]
        Is_cs43l22_Stop = 0;
 8023c36:	4b04      	ldr	r3, [pc, #16]	; (8023c48 <cs43l22_Play+0x70>)
 8023c38:	2200      	movs	r2, #0
 8023c3a:	701a      	strb	r2, [r3, #0]
    }

    /* Return communication control value */
    return counter;
 8023c3c:	68fb      	ldr	r3, [r7, #12]
}
 8023c3e:	4618      	mov	r0, r3
 8023c40:	3710      	adds	r7, #16
 8023c42:	46bd      	mov	sp, r7
 8023c44:	bd80      	pop	{r7, pc}
 8023c46:	bf00      	nop
 8023c48:	20000001 	.word	0x20000001

08023c4c <cs43l22_SetVolume>:
 * @param Volume: a byte value from 0 to 255 (refer to codec registers
 *                description for more details).
 *
 * @retval 0 if correct communication, else wrong communication
 */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume) {
 8023c4c:	b5b0      	push	{r4, r5, r7, lr}
 8023c4e:	b084      	sub	sp, #16
 8023c50:	af00      	add	r7, sp, #0
 8023c52:	4603      	mov	r3, r0
 8023c54:	460a      	mov	r2, r1
 8023c56:	80fb      	strh	r3, [r7, #6]
 8023c58:	4613      	mov	r3, r2
 8023c5a:	717b      	strb	r3, [r7, #5]
    uint32_t counter = 0;
 8023c5c:	2300      	movs	r3, #0
 8023c5e:	60bb      	str	r3, [r7, #8]
    uint16_t regA, regB;
    theVolume = Volume;
 8023c60:	4a1d      	ldr	r2, [pc, #116]	; (8023cd8 <cs43l22_SetVolume+0x8c>)
 8023c62:	797b      	ldrb	r3, [r7, #5]
 8023c64:	7013      	strb	r3, [r2, #0]

    if (theOutputDevice != OUTPUT_DEVICE_HEADPHONE) {
 8023c66:	4b1d      	ldr	r3, [pc, #116]	; (8023cdc <cs43l22_SetVolume+0x90>)
 8023c68:	881b      	ldrh	r3, [r3, #0]
 8023c6a:	2b02      	cmp	r3, #2
 8023c6c:	d004      	beq.n	8023c78 <cs43l22_SetVolume+0x2c>
        regA = CS43L22_REG_SPEAKER_A_VOL;
 8023c6e:	2324      	movs	r3, #36	; 0x24
 8023c70:	81fb      	strh	r3, [r7, #14]
        regB = CS43L22_REG_SPEAKER_B_VOL;
 8023c72:	2325      	movs	r3, #37	; 0x25
 8023c74:	81bb      	strh	r3, [r7, #12]
 8023c76:	e003      	b.n	8023c80 <cs43l22_SetVolume+0x34>
    } else {
        regA = CS43L22_REG_HEADPHONE_A_VOL;
 8023c78:	2322      	movs	r3, #34	; 0x22
 8023c7a:	81fb      	strh	r3, [r7, #14]
        regB = CS43L22_REG_HEADPHONE_B_VOL;
 8023c7c:	2323      	movs	r3, #35	; 0x23
 8023c7e:	81bb      	strh	r3, [r7, #12]
    }

    counter += CODEC_IO_Write(DeviceAddr, regA, VOLUME_CONVERT(Volume));
 8023c80:	88fb      	ldrh	r3, [r7, #6]
 8023c82:	b2dc      	uxtb	r4, r3
 8023c84:	89fb      	ldrh	r3, [r7, #14]
 8023c86:	b2dd      	uxtb	r5, r3
 8023c88:	797b      	ldrb	r3, [r7, #5]
 8023c8a:	4618      	mov	r0, r3
 8023c8c:	f000 f990 	bl	8023fb0 <VOLUME_CONVERT>
 8023c90:	4603      	mov	r3, r0
 8023c92:	461a      	mov	r2, r3
 8023c94:	4629      	mov	r1, r5
 8023c96:	4620      	mov	r0, r4
 8023c98:	f000 f970 	bl	8023f7c <CODEC_IO_Write>
 8023c9c:	4603      	mov	r3, r0
 8023c9e:	461a      	mov	r2, r3
 8023ca0:	68bb      	ldr	r3, [r7, #8]
 8023ca2:	4413      	add	r3, r2
 8023ca4:	60bb      	str	r3, [r7, #8]
    counter += CODEC_IO_Write(DeviceAddr, regB, VOLUME_CONVERT(Volume));
 8023ca6:	88fb      	ldrh	r3, [r7, #6]
 8023ca8:	b2dc      	uxtb	r4, r3
 8023caa:	89bb      	ldrh	r3, [r7, #12]
 8023cac:	b2dd      	uxtb	r5, r3
 8023cae:	797b      	ldrb	r3, [r7, #5]
 8023cb0:	4618      	mov	r0, r3
 8023cb2:	f000 f97d 	bl	8023fb0 <VOLUME_CONVERT>
 8023cb6:	4603      	mov	r3, r0
 8023cb8:	461a      	mov	r2, r3
 8023cba:	4629      	mov	r1, r5
 8023cbc:	4620      	mov	r0, r4
 8023cbe:	f000 f95d 	bl	8023f7c <CODEC_IO_Write>
 8023cc2:	4603      	mov	r3, r0
 8023cc4:	461a      	mov	r2, r3
 8023cc6:	68bb      	ldr	r3, [r7, #8]
 8023cc8:	4413      	add	r3, r2
 8023cca:	60bb      	str	r3, [r7, #8]

    return counter;
 8023ccc:	68bb      	ldr	r3, [r7, #8]
}
 8023cce:	4618      	mov	r0, r3
 8023cd0:	3710      	adds	r7, #16
 8023cd2:	46bd      	mov	sp, r7
 8023cd4:	bdb0      	pop	{r4, r5, r7, pc}
 8023cd6:	bf00      	nop
 8023cd8:	20000e30 	.word	0x20000e30
 8023cdc:	20000e32 	.word	0x20000e32

08023ce0 <cs43l22_SetMute>:
 * @param DeviceAddr: Device address on communication Bus.
 * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
 *             mute mode.
 * @retval 0 if correct communication, else wrong communication
 */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd) {
 8023ce0:	b5b0      	push	{r4, r5, r7, lr}
 8023ce2:	b084      	sub	sp, #16
 8023ce4:	af00      	add	r7, sp, #0
 8023ce6:	4603      	mov	r3, r0
 8023ce8:	6039      	str	r1, [r7, #0]
 8023cea:	80fb      	strh	r3, [r7, #6]
    uint32_t counter = 0;
 8023cec:	2300      	movs	r3, #0
 8023cee:	60fb      	str	r3, [r7, #12]
    uint16_t regA, regB;

    if (theOutputDevice != OUTPUT_DEVICE_HEADPHONE) {
 8023cf0:	4b38      	ldr	r3, [pc, #224]	; (8023dd4 <cs43l22_SetMute+0xf4>)
 8023cf2:	881b      	ldrh	r3, [r3, #0]
 8023cf4:	2b02      	cmp	r3, #2
 8023cf6:	d004      	beq.n	8023d02 <cs43l22_SetMute+0x22>
        regA = CS43L22_REG_SPEAKER_A_VOL;
 8023cf8:	2324      	movs	r3, #36	; 0x24
 8023cfa:	817b      	strh	r3, [r7, #10]
        regB = CS43L22_REG_SPEAKER_B_VOL;
 8023cfc:	2325      	movs	r3, #37	; 0x25
 8023cfe:	813b      	strh	r3, [r7, #8]
 8023d00:	e003      	b.n	8023d0a <cs43l22_SetMute+0x2a>
    } else {
        regA = CS43L22_REG_HEADPHONE_A_VOL;
 8023d02:	2322      	movs	r3, #34	; 0x22
 8023d04:	817b      	strh	r3, [r7, #10]
        regB = CS43L22_REG_HEADPHONE_B_VOL;
 8023d06:	2323      	movs	r3, #35	; 0x23
 8023d08:	813b      	strh	r3, [r7, #8]
    }

    /* Set the Mute mode */
    if (Cmd == AUDIO_MUTE_ON) {
 8023d0a:	683b      	ldr	r3, [r7, #0]
 8023d0c:	2b01      	cmp	r3, #1
 8023d0e:	d126      	bne.n	8023d5e <cs43l22_SetMute+0x7e>
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8023d10:	88fb      	ldrh	r3, [r7, #6]
 8023d12:	b2db      	uxtb	r3, r3
 8023d14:	22ff      	movs	r2, #255	; 0xff
 8023d16:	2104      	movs	r1, #4
 8023d18:	4618      	mov	r0, r3
 8023d1a:	f000 f92f 	bl	8023f7c <CODEC_IO_Write>
 8023d1e:	4603      	mov	r3, r0
 8023d20:	461a      	mov	r2, r3
 8023d22:	68fb      	ldr	r3, [r7, #12]
 8023d24:	4413      	add	r3, r2
 8023d26:	60fb      	str	r3, [r7, #12]
        // mute
        counter += CODEC_IO_Write(DeviceAddr, regA, 0x01);
 8023d28:	88fb      	ldrh	r3, [r7, #6]
 8023d2a:	b2db      	uxtb	r3, r3
 8023d2c:	897a      	ldrh	r2, [r7, #10]
 8023d2e:	b2d1      	uxtb	r1, r2
 8023d30:	2201      	movs	r2, #1
 8023d32:	4618      	mov	r0, r3
 8023d34:	f000 f922 	bl	8023f7c <CODEC_IO_Write>
 8023d38:	4603      	mov	r3, r0
 8023d3a:	461a      	mov	r2, r3
 8023d3c:	68fb      	ldr	r3, [r7, #12]
 8023d3e:	4413      	add	r3, r2
 8023d40:	60fb      	str	r3, [r7, #12]
        counter += CODEC_IO_Write(DeviceAddr, regB, 0x01);
 8023d42:	88fb      	ldrh	r3, [r7, #6]
 8023d44:	b2db      	uxtb	r3, r3
 8023d46:	893a      	ldrh	r2, [r7, #8]
 8023d48:	b2d1      	uxtb	r1, r2
 8023d4a:	2201      	movs	r2, #1
 8023d4c:	4618      	mov	r0, r3
 8023d4e:	f000 f915 	bl	8023f7c <CODEC_IO_Write>
 8023d52:	4603      	mov	r3, r0
 8023d54:	461a      	mov	r2, r3
 8023d56:	68fb      	ldr	r3, [r7, #12]
 8023d58:	4413      	add	r3, r2
 8023d5a:	60fb      	str	r3, [r7, #12]
 8023d5c:	e035      	b.n	8023dca <cs43l22_SetMute+0xea>
    } else /* AUDIO_MUTE_OFF Disable the Mute */
    {
        // set to max
        counter += CODEC_IO_Write(DeviceAddr, regA, VOLUME_CONVERT(theVolume));
 8023d5e:	88fb      	ldrh	r3, [r7, #6]
 8023d60:	b2dc      	uxtb	r4, r3
 8023d62:	897b      	ldrh	r3, [r7, #10]
 8023d64:	b2dd      	uxtb	r5, r3
 8023d66:	4b1c      	ldr	r3, [pc, #112]	; (8023dd8 <cs43l22_SetMute+0xf8>)
 8023d68:	781b      	ldrb	r3, [r3, #0]
 8023d6a:	4618      	mov	r0, r3
 8023d6c:	f000 f920 	bl	8023fb0 <VOLUME_CONVERT>
 8023d70:	4603      	mov	r3, r0
 8023d72:	461a      	mov	r2, r3
 8023d74:	4629      	mov	r1, r5
 8023d76:	4620      	mov	r0, r4
 8023d78:	f000 f900 	bl	8023f7c <CODEC_IO_Write>
 8023d7c:	4603      	mov	r3, r0
 8023d7e:	461a      	mov	r2, r3
 8023d80:	68fb      	ldr	r3, [r7, #12]
 8023d82:	4413      	add	r3, r2
 8023d84:	60fb      	str	r3, [r7, #12]
        counter += CODEC_IO_Write(DeviceAddr, regB, VOLUME_CONVERT(theVolume));
 8023d86:	88fb      	ldrh	r3, [r7, #6]
 8023d88:	b2dc      	uxtb	r4, r3
 8023d8a:	893b      	ldrh	r3, [r7, #8]
 8023d8c:	b2dd      	uxtb	r5, r3
 8023d8e:	4b12      	ldr	r3, [pc, #72]	; (8023dd8 <cs43l22_SetMute+0xf8>)
 8023d90:	781b      	ldrb	r3, [r3, #0]
 8023d92:	4618      	mov	r0, r3
 8023d94:	f000 f90c 	bl	8023fb0 <VOLUME_CONVERT>
 8023d98:	4603      	mov	r3, r0
 8023d9a:	461a      	mov	r2, r3
 8023d9c:	4629      	mov	r1, r5
 8023d9e:	4620      	mov	r0, r4
 8023da0:	f000 f8ec 	bl	8023f7c <CODEC_IO_Write>
 8023da4:	4603      	mov	r3, r0
 8023da6:	461a      	mov	r2, r3
 8023da8:	68fb      	ldr	r3, [r7, #12]
 8023daa:	4413      	add	r3, r2
 8023dac:	60fb      	str	r3, [r7, #12]
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8023dae:	88fb      	ldrh	r3, [r7, #6]
 8023db0:	b2d8      	uxtb	r0, r3
 8023db2:	4b0a      	ldr	r3, [pc, #40]	; (8023ddc <cs43l22_SetMute+0xfc>)
 8023db4:	781b      	ldrb	r3, [r3, #0]
 8023db6:	b2db      	uxtb	r3, r3
 8023db8:	461a      	mov	r2, r3
 8023dba:	2104      	movs	r1, #4
 8023dbc:	f000 f8de 	bl	8023f7c <CODEC_IO_Write>
 8023dc0:	4603      	mov	r3, r0
 8023dc2:	461a      	mov	r2, r3
 8023dc4:	68fb      	ldr	r3, [r7, #12]
 8023dc6:	4413      	add	r3, r2
 8023dc8:	60fb      	str	r3, [r7, #12]
    }
    return counter;
 8023dca:	68fb      	ldr	r3, [r7, #12]
}
 8023dcc:	4618      	mov	r0, r3
 8023dce:	3710      	adds	r7, #16
 8023dd0:	46bd      	mov	sp, r7
 8023dd2:	bdb0      	pop	{r4, r5, r7, pc}
 8023dd4:	20000e32 	.word	0x20000e32
 8023dd8:	20000e30 	.word	0x20000e30
 8023ddc:	20000e34 	.word	0x20000e34

08023de0 <cs43l22_SetBeep>:
 */
uint32_t cs43l22_Reset(uint16_t DeviceAddr) {
    return 0;
}

uint32_t cs43l22_SetBeep(uint16_t DeviceAddr, uint8_t Frequency, uint8_t OnTime, uint8_t OffTime) {
 8023de0:	b590      	push	{r4, r7, lr}
 8023de2:	b085      	sub	sp, #20
 8023de4:	af00      	add	r7, sp, #0
 8023de6:	4604      	mov	r4, r0
 8023de8:	4608      	mov	r0, r1
 8023dea:	4611      	mov	r1, r2
 8023dec:	461a      	mov	r2, r3
 8023dee:	4623      	mov	r3, r4
 8023df0:	80fb      	strh	r3, [r7, #6]
 8023df2:	4603      	mov	r3, r0
 8023df4:	717b      	strb	r3, [r7, #5]
 8023df6:	460b      	mov	r3, r1
 8023df8:	713b      	strb	r3, [r7, #4]
 8023dfa:	4613      	mov	r3, r2
 8023dfc:	70fb      	strb	r3, [r7, #3]
    uint32_t counter = 0;
 8023dfe:	2300      	movs	r3, #0
 8023e00:	60fb      	str	r3, [r7, #12]

    /* Set frequency of beep and on time */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_BEEP_FREQ_ON_TIME, (Frequency << 4) | OnTime);
 8023e02:	88fb      	ldrh	r3, [r7, #6]
 8023e04:	b2d8      	uxtb	r0, r3
 8023e06:	797b      	ldrb	r3, [r7, #5]
 8023e08:	011b      	lsls	r3, r3, #4
 8023e0a:	b25a      	sxtb	r2, r3
 8023e0c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8023e10:	4313      	orrs	r3, r2
 8023e12:	b25b      	sxtb	r3, r3
 8023e14:	b2db      	uxtb	r3, r3
 8023e16:	461a      	mov	r2, r3
 8023e18:	211c      	movs	r1, #28
 8023e1a:	f000 f8af 	bl	8023f7c <CODEC_IO_Write>
 8023e1e:	4603      	mov	r3, r0
 8023e20:	461a      	mov	r2, r3
 8023e22:	68fb      	ldr	r3, [r7, #12]
 8023e24:	4413      	add	r3, r2
 8023e26:	60fb      	str	r3, [r7, #12]
    /* Set volume of beep (max), and off time */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_BEEP_VOL_OFF_TIME, (OffTime << 5) | BEEP_VOL_MAX);
 8023e28:	88fb      	ldrh	r3, [r7, #6]
 8023e2a:	b2d8      	uxtb	r0, r3
 8023e2c:	78fb      	ldrb	r3, [r7, #3]
 8023e2e:	015b      	lsls	r3, r3, #5
 8023e30:	b25b      	sxtb	r3, r3
 8023e32:	f043 0306 	orr.w	r3, r3, #6
 8023e36:	b25b      	sxtb	r3, r3
 8023e38:	b2db      	uxtb	r3, r3
 8023e3a:	461a      	mov	r2, r3
 8023e3c:	211d      	movs	r1, #29
 8023e3e:	f000 f89d 	bl	8023f7c <CODEC_IO_Write>
 8023e42:	4603      	mov	r3, r0
 8023e44:	461a      	mov	r2, r3
 8023e46:	68fb      	ldr	r3, [r7, #12]
 8023e48:	4413      	add	r3, r2
 8023e4a:	60fb      	str	r3, [r7, #12]

    return counter;
 8023e4c:	68fb      	ldr	r3, [r7, #12]
}
 8023e4e:	4618      	mov	r0, r3
 8023e50:	3714      	adds	r7, #20
 8023e52:	46bd      	mov	sp, r7
 8023e54:	bd90      	pop	{r4, r7, pc}

08023e56 <cs43l22_Beep>:

uint32_t cs43l22_Beep(uint16_t DeviceAddr, uint8_t Mode, uint8_t Mix) {
 8023e56:	b580      	push	{r7, lr}
 8023e58:	b084      	sub	sp, #16
 8023e5a:	af00      	add	r7, sp, #0
 8023e5c:	4603      	mov	r3, r0
 8023e5e:	80fb      	strh	r3, [r7, #6]
 8023e60:	460b      	mov	r3, r1
 8023e62:	717b      	strb	r3, [r7, #5]
 8023e64:	4613      	mov	r3, r2
 8023e66:	713b      	strb	r3, [r7, #4]
    uint32_t counter = 0;
 8023e68:	2300      	movs	r3, #0
 8023e6a:	60fb      	str	r3, [r7, #12]

    /* Set mode beep play and mix with serial sound*/
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_BEEP_TONE_CFG, (Mode << 6) | (Mix << 5));
 8023e6c:	88fb      	ldrh	r3, [r7, #6]
 8023e6e:	b2d8      	uxtb	r0, r3
 8023e70:	797b      	ldrb	r3, [r7, #5]
 8023e72:	019b      	lsls	r3, r3, #6
 8023e74:	b25a      	sxtb	r2, r3
 8023e76:	793b      	ldrb	r3, [r7, #4]
 8023e78:	015b      	lsls	r3, r3, #5
 8023e7a:	b25b      	sxtb	r3, r3
 8023e7c:	4313      	orrs	r3, r2
 8023e7e:	b25b      	sxtb	r3, r3
 8023e80:	b2db      	uxtb	r3, r3
 8023e82:	461a      	mov	r2, r3
 8023e84:	211e      	movs	r1, #30
 8023e86:	f000 f879 	bl	8023f7c <CODEC_IO_Write>
 8023e8a:	4603      	mov	r3, r0
 8023e8c:	461a      	mov	r2, r3
 8023e8e:	68fb      	ldr	r3, [r7, #12]
 8023e90:	4413      	add	r3, r2
 8023e92:	60fb      	str	r3, [r7, #12]

    return counter;
 8023e94:	68fb      	ldr	r3, [r7, #12]
}
 8023e96:	4618      	mov	r0, r3
 8023e98:	3710      	adds	r7, #16
 8023e9a:	46bd      	mov	sp, r7
 8023e9c:	bd80      	pop	{r7, pc}
	...

08023ea0 <AUDIO_IO_Init>:

/********************************* LINK AUDIO *********************************/
/**
 * @brief  Initializes Audio low level.
 */
void AUDIO_IO_Init(void) {
 8023ea0:	b580      	push	{r7, lr}
 8023ea2:	af00      	add	r7, sp, #0
    /* Power Down the codec */
    HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8023ea4:	2200      	movs	r2, #0
 8023ea6:	2110      	movs	r1, #16
 8023ea8:	4808      	ldr	r0, [pc, #32]	; (8023ecc <AUDIO_IO_Init+0x2c>)
 8023eaa:	f00c f8f7 	bl	803009c <HAL_GPIO_WritePin>
    /* Wait for a delay to insure registers erasing */
    _DelayMS(500);
 8023eae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8023eb2:	f01b fcd3 	bl	803f85c <_DelayMS>
    /* Power on the codec */
    HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8023eb6:	2201      	movs	r2, #1
 8023eb8:	2110      	movs	r1, #16
 8023eba:	4804      	ldr	r0, [pc, #16]	; (8023ecc <AUDIO_IO_Init+0x2c>)
 8023ebc:	f00c f8ee 	bl	803009c <HAL_GPIO_WritePin>
    /* Wait for a delay to insure registers erasing */
    _DelayMS(500);
 8023ec0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8023ec4:	f01b fcca 	bl	803f85c <_DelayMS>
}
 8023ec8:	bf00      	nop
 8023eca:	bd80      	pop	{r7, pc}
 8023ecc:	40020c00 	.word	0x40020c00

08023ed0 <AUDIO_IO_Write>:
 * @brief  Writes a single data.
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @param  Value: Data to be written
 */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 8023ed0:	b580      	push	{r7, lr}
 8023ed2:	b088      	sub	sp, #32
 8023ed4:	af04      	add	r7, sp, #16
 8023ed6:	4603      	mov	r3, r0
 8023ed8:	71fb      	strb	r3, [r7, #7]
 8023eda:	460b      	mov	r3, r1
 8023edc:	71bb      	strb	r3, [r7, #6]
 8023ede:	4613      	mov	r3, r2
 8023ee0:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef status = HAL_OK;
 8023ee2:	2300      	movs	r3, #0
 8023ee4:	73fb      	strb	r3, [r7, #15]

    status = HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2Cx_TIMEOUT_MAX);
 8023ee6:	79fb      	ldrb	r3, [r7, #7]
 8023ee8:	b299      	uxth	r1, r3
 8023eea:	79bb      	ldrb	r3, [r7, #6]
 8023eec:	b29a      	uxth	r2, r3
 8023eee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8023ef2:	9302      	str	r3, [sp, #8]
 8023ef4:	2301      	movs	r3, #1
 8023ef6:	9301      	str	r3, [sp, #4]
 8023ef8:	1d7b      	adds	r3, r7, #5
 8023efa:	9300      	str	r3, [sp, #0]
 8023efc:	2301      	movs	r3, #1
 8023efe:	4808      	ldr	r0, [pc, #32]	; (8023f20 <AUDIO_IO_Write+0x50>)
 8023f00:	f00c fb4e 	bl	80305a0 <HAL_I2C_Mem_Write>
 8023f04:	4603      	mov	r3, r0
 8023f06:	73fb      	strb	r3, [r7, #15]

    /* Check the communication status */
    if (status != HAL_OK) {
 8023f08:	7bfb      	ldrb	r3, [r7, #15]
 8023f0a:	2b00      	cmp	r3, #0
 8023f0c:	d003      	beq.n	8023f16 <AUDIO_IO_Write+0x46>
        /* Execute user timeout callback */
        I2Cx_Error(Addr);
 8023f0e:	79fb      	ldrb	r3, [r7, #7]
 8023f10:	4618      	mov	r0, r3
 8023f12:	f000 f8b9 	bl	8024088 <I2Cx_Error>
    }
}
 8023f16:	bf00      	nop
 8023f18:	3710      	adds	r7, #16
 8023f1a:	46bd      	mov	sp, r7
 8023f1c:	bd80      	pop	{r7, pc}
 8023f1e:	bf00      	nop
 8023f20:	20008534 	.word	0x20008534

08023f24 <AUDIO_IO_Read>:
 * @brief  Reads a single data.
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @retval Data to be read
 */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg) {
 8023f24:	b580      	push	{r7, lr}
 8023f26:	b088      	sub	sp, #32
 8023f28:	af04      	add	r7, sp, #16
 8023f2a:	4603      	mov	r3, r0
 8023f2c:	460a      	mov	r2, r1
 8023f2e:	71fb      	strb	r3, [r7, #7]
 8023f30:	4613      	mov	r3, r2
 8023f32:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status = HAL_OK;
 8023f34:	2300      	movs	r3, #0
 8023f36:	73fb      	strb	r3, [r7, #15]
    uint8_t value = 0;
 8023f38:	2300      	movs	r3, #0
 8023f3a:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Read(&hi2c1, Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2Cx_TIMEOUT_MAX);
 8023f3c:	79fb      	ldrb	r3, [r7, #7]
 8023f3e:	b299      	uxth	r1, r3
 8023f40:	79bb      	ldrb	r3, [r7, #6]
 8023f42:	b29a      	uxth	r2, r3
 8023f44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8023f48:	9302      	str	r3, [sp, #8]
 8023f4a:	2301      	movs	r3, #1
 8023f4c:	9301      	str	r3, [sp, #4]
 8023f4e:	f107 030e 	add.w	r3, r7, #14
 8023f52:	9300      	str	r3, [sp, #0]
 8023f54:	2301      	movs	r3, #1
 8023f56:	4808      	ldr	r0, [pc, #32]	; (8023f78 <AUDIO_IO_Read+0x54>)
 8023f58:	f00c fc1c 	bl	8030794 <HAL_I2C_Mem_Read>
 8023f5c:	4603      	mov	r3, r0
 8023f5e:	73fb      	strb	r3, [r7, #15]

    /* Check the communication status */
    if (status != HAL_OK) {
 8023f60:	7bfb      	ldrb	r3, [r7, #15]
 8023f62:	2b00      	cmp	r3, #0
 8023f64:	d003      	beq.n	8023f6e <AUDIO_IO_Read+0x4a>
        /* Execute user timeout callback */
        I2Cx_Error(Addr);
 8023f66:	79fb      	ldrb	r3, [r7, #7]
 8023f68:	4618      	mov	r0, r3
 8023f6a:	f000 f88d 	bl	8024088 <I2Cx_Error>
    }
    return value;
 8023f6e:	7bbb      	ldrb	r3, [r7, #14]
}
 8023f70:	4618      	mov	r0, r3
 8023f72:	3710      	adds	r7, #16
 8023f74:	46bd      	mov	sp, r7
 8023f76:	bd80      	pop	{r7, pc}
 8023f78:	20008534 	.word	0x20008534

08023f7c <CODEC_IO_Write>:
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @param  Value: Data to be written
 * @retval None
 */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 8023f7c:	b580      	push	{r7, lr}
 8023f7e:	b084      	sub	sp, #16
 8023f80:	af00      	add	r7, sp, #0
 8023f82:	4603      	mov	r3, r0
 8023f84:	71fb      	strb	r3, [r7, #7]
 8023f86:	460b      	mov	r3, r1
 8023f88:	71bb      	strb	r3, [r7, #6]
 8023f8a:	4613      	mov	r3, r2
 8023f8c:	717b      	strb	r3, [r7, #5]
    uint32_t result = 0;
 8023f8e:	2300      	movs	r3, #0
 8023f90:	60fb      	str	r3, [r7, #12]

    AUDIO_IO_Write(Addr, Reg, Value);
 8023f92:	797a      	ldrb	r2, [r7, #5]
 8023f94:	79b9      	ldrb	r1, [r7, #6]
 8023f96:	79fb      	ldrb	r3, [r7, #7]
 8023f98:	4618      	mov	r0, r3
 8023f9a:	f7ff ff99 	bl	8023ed0 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
	/* Verify that the data has been correctly written */
	result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */

    return result;
 8023f9e:	68fb      	ldr	r3, [r7, #12]
 8023fa0:	b2db      	uxtb	r3, r3
}
 8023fa2:	4618      	mov	r0, r3
 8023fa4:	3710      	adds	r7, #16
 8023fa6:	46bd      	mov	sp, r7
 8023fa8:	bd80      	pop	{r7, pc}
 8023faa:	0000      	movs	r0, r0
 8023fac:	0000      	movs	r0, r0
	...

08023fb0 <VOLUME_CONVERT>:

static uint8_t VOLUME_CONVERT(uint8_t Volume) {
 8023fb0:	b590      	push	{r4, r7, lr}
 8023fb2:	b089      	sub	sp, #36	; 0x24
 8023fb4:	af00      	add	r7, sp, #0
 8023fb6:	4603      	mov	r3, r0
 8023fb8:	71fb      	strb	r3, [r7, #7]
    uint64_t Vol, Multiplier = pow(10, 10);
 8023fba:	a431      	add	r4, pc, #196	; (adr r4, 8024080 <VOLUME_CONVERT+0xd0>)
 8023fbc:	e9d4 3400 	ldrd	r3, r4, [r4]
 8023fc0:	e9c7 3406 	strd	r3, r4, [r7, #24]
    uint8_t Log, Result;

    // change zero to 1
    Volume = Volume ? Volume : 1;
 8023fc4:	79fb      	ldrb	r3, [r7, #7]
 8023fc6:	2b00      	cmp	r3, #0
 8023fc8:	d001      	beq.n	8023fce <VOLUME_CONVERT+0x1e>
 8023fca:	79fb      	ldrb	r3, [r7, #7]
 8023fcc:	e000      	b.n	8023fd0 <VOLUME_CONVERT+0x20>
 8023fce:	2301      	movs	r3, #1
 8023fd0:	71fb      	strb	r3, [r7, #7]

    // expand resolution
    Vol = Volume > 100 ? Multiplier : (uint64_t) ((Volume * Multiplier) / 100);
 8023fd2:	79fb      	ldrb	r3, [r7, #7]
 8023fd4:	2b64      	cmp	r3, #100	; 0x64
 8023fd6:	d817      	bhi.n	8024008 <VOLUME_CONVERT+0x58>
 8023fd8:	79fb      	ldrb	r3, [r7, #7]
 8023fda:	f04f 0400 	mov.w	r4, #0
 8023fde:	69ba      	ldr	r2, [r7, #24]
 8023fe0:	fb04 f102 	mul.w	r1, r4, r2
 8023fe4:	69fa      	ldr	r2, [r7, #28]
 8023fe6:	fb03 f202 	mul.w	r2, r3, r2
 8023fea:	440a      	add	r2, r1
 8023fec:	69b9      	ldr	r1, [r7, #24]
 8023fee:	fba1 0103 	umull	r0, r1, r1, r3
 8023ff2:	1853      	adds	r3, r2, r1
 8023ff4:	4619      	mov	r1, r3
 8023ff6:	f04f 0264 	mov.w	r2, #100	; 0x64
 8023ffa:	f04f 0300 	mov.w	r3, #0
 8023ffe:	f7fc fe7b 	bl	8020cf8 <__aeabi_uldivmod>
 8024002:	4603      	mov	r3, r0
 8024004:	460c      	mov	r4, r1
 8024006:	e001      	b.n	802400c <VOLUME_CONVERT+0x5c>
 8024008:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 802400c:	e9c7 3404 	strd	r3, r4, [r7, #16]

    // convert linear to logarithmic (scale 100)
    Log = (uint8_t) (10 * log10(1 + Vol));
 8024010:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8024014:	1c59      	adds	r1, r3, #1
 8024016:	f144 0200 	adc.w	r2, r4, #0
 802401a:	4608      	mov	r0, r1
 802401c:	4611      	mov	r1, r2
 802401e:	f7fc faed 	bl	80205fc <__aeabi_ul2d>
 8024022:	4603      	mov	r3, r0
 8024024:	460c      	mov	r4, r1
 8024026:	ec44 3b10 	vmov	d0, r3, r4
 802402a:	f01d ff39 	bl	8041ea0 <log10>
 802402e:	ec51 0b10 	vmov	r0, r1, d0
 8024032:	f04f 0200 	mov.w	r2, #0
 8024036:	4b10      	ldr	r3, [pc, #64]	; (8024078 <VOLUME_CONVERT+0xc8>)
 8024038:	f7fc fb16 	bl	8020668 <__aeabi_dmul>
 802403c:	4603      	mov	r3, r0
 802403e:	460c      	mov	r4, r1
 8024040:	4618      	mov	r0, r3
 8024042:	4621      	mov	r1, r4
 8024044:	f7fc fde8 	bl	8020c18 <__aeabi_d2uiz>
 8024048:	4603      	mov	r3, r0
 802404a:	73fb      	strb	r3, [r7, #15]

    // scale 100 to 255
    Result = Log > 100 ? 255 : (uint8_t) ((Log * 255) / 100);
 802404c:	7bfb      	ldrb	r3, [r7, #15]
 802404e:	2b64      	cmp	r3, #100	; 0x64
 8024050:	d80b      	bhi.n	802406a <VOLUME_CONVERT+0xba>
 8024052:	7bfa      	ldrb	r2, [r7, #15]
 8024054:	4613      	mov	r3, r2
 8024056:	021b      	lsls	r3, r3, #8
 8024058:	1a9b      	subs	r3, r3, r2
 802405a:	4a08      	ldr	r2, [pc, #32]	; (802407c <VOLUME_CONVERT+0xcc>)
 802405c:	fb82 1203 	smull	r1, r2, r2, r3
 8024060:	1152      	asrs	r2, r2, #5
 8024062:	17db      	asrs	r3, r3, #31
 8024064:	1ad3      	subs	r3, r2, r3
 8024066:	b2db      	uxtb	r3, r3
 8024068:	e000      	b.n	802406c <VOLUME_CONVERT+0xbc>
 802406a:	23ff      	movs	r3, #255	; 0xff
 802406c:	73bb      	strb	r3, [r7, #14]

    return Result;
 802406e:	7bbb      	ldrb	r3, [r7, #14]
}
 8024070:	4618      	mov	r0, r3
 8024072:	3724      	adds	r7, #36	; 0x24
 8024074:	46bd      	mov	sp, r7
 8024076:	bd90      	pop	{r4, r7, pc}
 8024078:	40240000 	.word	0x40240000
 802407c:	51eb851f 	.word	0x51eb851f
 8024080:	540be400 	.word	0x540be400
 8024084:	00000002 	.word	0x00000002

08024088 <I2Cx_Error>:

/**
 * @brief  Manages error callback by re-initializing I2C.
 * @param  Addr: I2C Address
 */
static void I2Cx_Error(uint8_t Addr) {
 8024088:	b580      	push	{r7, lr}
 802408a:	b082      	sub	sp, #8
 802408c:	af00      	add	r7, sp, #0
 802408e:	4603      	mov	r3, r0
 8024090:	71fb      	strb	r3, [r7, #7]
    /* De-initialize the I2C communication bus */
    HAL_I2C_MspDeInit(&hi2c1);
 8024092:	4805      	ldr	r0, [pc, #20]	; (80240a8 <I2Cx_Error+0x20>)
 8024094:	f007 fbc6 	bl	802b824 <HAL_I2C_MspDeInit>

    /* Re-Initialize the I2C communication bus */
    HAL_I2C_MspInit(&hi2c1);
 8024098:	4803      	ldr	r0, [pc, #12]	; (80240a8 <I2Cx_Error+0x20>)
 802409a:	f007 facd 	bl	802b638 <HAL_I2C_MspInit>
}
 802409e:	bf00      	nop
 80240a0:	3708      	adds	r7, #8
 80240a2:	46bd      	mov	sp, r7
 80240a4:	bd80      	pop	{r7, pc}
 80240a6:	bf00      	nop
 80240a8:	20008534 	.word	0x20008534

080240ac <FZ3387_SET_POWER>:
/* Public variables -----------------------------------------------------------*/
packet_t packet;
finger_t finger;

/* Public functions implementation ---------------------------------------------*/
void FZ3387_SET_POWER(uint8_t state) {
 80240ac:	b580      	push	{r7, lr}
 80240ae:	b082      	sub	sp, #8
 80240b0:	af00      	add	r7, sp, #0
 80240b2:	4603      	mov	r3, r0
 80240b4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(EXT_FINGER_MCU_PWR_GPIO_Port, EXT_FINGER_MCU_PWR_Pin, !state);
 80240b6:	79fb      	ldrb	r3, [r7, #7]
 80240b8:	2b00      	cmp	r3, #0
 80240ba:	bf0c      	ite	eq
 80240bc:	2301      	moveq	r3, #1
 80240be:	2300      	movne	r3, #0
 80240c0:	b2db      	uxtb	r3, r3
 80240c2:	461a      	mov	r2, r3
 80240c4:	2104      	movs	r1, #4
 80240c6:	4805      	ldr	r0, [pc, #20]	; (80240dc <FZ3387_SET_POWER+0x30>)
 80240c8:	f00b ffe8 	bl	803009c <HAL_GPIO_WritePin>
    _DelayMS(500);
 80240cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80240d0:	f01b fbc4 	bl	803f85c <_DelayMS>
}
 80240d4:	bf00      	nop
 80240d6:	3708      	adds	r7, #8
 80240d8:	46bd      	mov	sp, r7
 80240da:	bd80      	pop	{r7, pc}
 80240dc:	40020800 	.word	0x40020800

080240e0 <FZ3387_SERIAL_WRITE>:

void FZ3387_SERIAL_WRITE(uint8_t c) {
 80240e0:	b580      	push	{r7, lr}
 80240e2:	b082      	sub	sp, #8
 80240e4:	af00      	add	r7, sp, #0
 80240e6:	4603      	mov	r3, r0
 80240e8:	71fb      	strb	r3, [r7, #7]
    FINGER_Transmit8(&c);
 80240ea:	1dfb      	adds	r3, r7, #7
 80240ec:	4618      	mov	r0, r3
 80240ee:	f7fe fa25 	bl	802253c <FINGER_Transmit8>
}
 80240f2:	bf00      	nop
 80240f4:	3708      	adds	r7, #8
 80240f6:	46bd      	mov	sp, r7
 80240f8:	bd80      	pop	{r7, pc}

080240fa <FZ3387_SERIAL_WRITE_U16>:

void FZ3387_SERIAL_WRITE_U16(uint16_t cc) {
 80240fa:	b580      	push	{r7, lr}
 80240fc:	b082      	sub	sp, #8
 80240fe:	af00      	add	r7, sp, #0
 8024100:	4603      	mov	r3, r0
 8024102:	80fb      	strh	r3, [r7, #6]
    FZ3387_SERIAL_WRITE((uint8_t) (cc >> 8));
 8024104:	88fb      	ldrh	r3, [r7, #6]
 8024106:	0a1b      	lsrs	r3, r3, #8
 8024108:	b29b      	uxth	r3, r3
 802410a:	b2db      	uxtb	r3, r3
 802410c:	4618      	mov	r0, r3
 802410e:	f7ff ffe7 	bl	80240e0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE((uint8_t) (cc & 0xFF));
 8024112:	88fb      	ldrh	r3, [r7, #6]
 8024114:	b2db      	uxtb	r3, r3
 8024116:	4618      	mov	r0, r3
 8024118:	f7ff ffe2 	bl	80240e0 <FZ3387_SERIAL_WRITE>
}
 802411c:	bf00      	nop
 802411e:	3708      	adds	r7, #8
 8024120:	46bd      	mov	sp, r7
 8024122:	bd80      	pop	{r7, pc}

08024124 <FZ3387_writeStructuredPacket>:
 @brief   Helper function to process a packet and send it over UART to the sensor
 @param   packet A structure containing the bytes to transmit
 */
/**************************************************************************/

void FZ3387_writeStructuredPacket(void) {
 8024124:	b580      	push	{r7, lr}
 8024126:	b082      	sub	sp, #8
 8024128:	af00      	add	r7, sp, #0
    FINGER_Reset_Buffer();
 802412a:	f7fe f9f5 	bl	8022518 <FINGER_Reset_Buffer>

    FZ3387_SERIAL_WRITE_U16(packet.start_code);
 802412e:	4b2c      	ldr	r3, [pc, #176]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 8024130:	881b      	ldrh	r3, [r3, #0]
 8024132:	4618      	mov	r0, r3
 8024134:	f7ff ffe1 	bl	80240fa <FZ3387_SERIAL_WRITE_U16>
    FZ3387_SERIAL_WRITE(packet.address[0]);
 8024138:	4b29      	ldr	r3, [pc, #164]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 802413a:	789b      	ldrb	r3, [r3, #2]
 802413c:	4618      	mov	r0, r3
 802413e:	f7ff ffcf 	bl	80240e0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE(packet.address[1]);
 8024142:	4b27      	ldr	r3, [pc, #156]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 8024144:	78db      	ldrb	r3, [r3, #3]
 8024146:	4618      	mov	r0, r3
 8024148:	f7ff ffca 	bl	80240e0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE(packet.address[2]);
 802414c:	4b24      	ldr	r3, [pc, #144]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 802414e:	791b      	ldrb	r3, [r3, #4]
 8024150:	4618      	mov	r0, r3
 8024152:	f7ff ffc5 	bl	80240e0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE(packet.address[3]);
 8024156:	4b22      	ldr	r3, [pc, #136]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 8024158:	795b      	ldrb	r3, [r3, #5]
 802415a:	4618      	mov	r0, r3
 802415c:	f7ff ffc0 	bl	80240e0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE(packet.type);
 8024160:	4b1f      	ldr	r3, [pc, #124]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 8024162:	799b      	ldrb	r3, [r3, #6]
 8024164:	4618      	mov	r0, r3
 8024166:	f7ff ffbb 	bl	80240e0 <FZ3387_SERIAL_WRITE>

    uint16_t wire_length = packet.length + 2;
 802416a:	4b1d      	ldr	r3, [pc, #116]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 802416c:	891b      	ldrh	r3, [r3, #8]
 802416e:	3302      	adds	r3, #2
 8024170:	807b      	strh	r3, [r7, #2]
    FZ3387_SERIAL_WRITE_U16(wire_length);
 8024172:	887b      	ldrh	r3, [r7, #2]
 8024174:	4618      	mov	r0, r3
 8024176:	f7ff ffc0 	bl	80240fa <FZ3387_SERIAL_WRITE_U16>

    uint16_t sum = ((wire_length) >> 8) + ((wire_length) & 0xFF) + packet.type;
 802417a:	887b      	ldrh	r3, [r7, #2]
 802417c:	0a1b      	lsrs	r3, r3, #8
 802417e:	b29a      	uxth	r2, r3
 8024180:	887b      	ldrh	r3, [r7, #2]
 8024182:	b2db      	uxtb	r3, r3
 8024184:	b29b      	uxth	r3, r3
 8024186:	4413      	add	r3, r2
 8024188:	b29a      	uxth	r2, r3
 802418a:	4b15      	ldr	r3, [pc, #84]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 802418c:	799b      	ldrb	r3, [r3, #6]
 802418e:	b29b      	uxth	r3, r3
 8024190:	4413      	add	r3, r2
 8024192:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < packet.length; i++) {
 8024194:	2300      	movs	r3, #0
 8024196:	717b      	strb	r3, [r7, #5]
 8024198:	e011      	b.n	80241be <FZ3387_writeStructuredPacket+0x9a>
        FZ3387_SERIAL_WRITE(packet.data[i]);
 802419a:	797b      	ldrb	r3, [r7, #5]
 802419c:	4a10      	ldr	r2, [pc, #64]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 802419e:	4413      	add	r3, r2
 80241a0:	7a9b      	ldrb	r3, [r3, #10]
 80241a2:	4618      	mov	r0, r3
 80241a4:	f7ff ff9c 	bl	80240e0 <FZ3387_SERIAL_WRITE>
        sum += packet.data[i];
 80241a8:	797b      	ldrb	r3, [r7, #5]
 80241aa:	4a0d      	ldr	r2, [pc, #52]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 80241ac:	4413      	add	r3, r2
 80241ae:	7a9b      	ldrb	r3, [r3, #10]
 80241b0:	b29a      	uxth	r2, r3
 80241b2:	88fb      	ldrh	r3, [r7, #6]
 80241b4:	4413      	add	r3, r2
 80241b6:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < packet.length; i++) {
 80241b8:	797b      	ldrb	r3, [r7, #5]
 80241ba:	3301      	adds	r3, #1
 80241bc:	717b      	strb	r3, [r7, #5]
 80241be:	797b      	ldrb	r3, [r7, #5]
 80241c0:	b29a      	uxth	r2, r3
 80241c2:	4b07      	ldr	r3, [pc, #28]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 80241c4:	891b      	ldrh	r3, [r3, #8]
 80241c6:	429a      	cmp	r2, r3
 80241c8:	d3e7      	bcc.n	802419a <FZ3387_writeStructuredPacket+0x76>
    }

    FZ3387_SERIAL_WRITE_U16(sum);
 80241ca:	88fb      	ldrh	r3, [r7, #6]
 80241cc:	4618      	mov	r0, r3
 80241ce:	f7ff ff94 	bl	80240fa <FZ3387_SERIAL_WRITE_U16>

    _DelayMS(250);
 80241d2:	20fa      	movs	r0, #250	; 0xfa
 80241d4:	f01b fb42 	bl	803f85c <_DelayMS>
}
 80241d8:	bf00      	nop
 80241da:	3708      	adds	r7, #8
 80241dc:	46bd      	mov	sp, r7
 80241de:	bd80      	pop	{r7, pc}
 80241e0:	20008378 	.word	0x20008378

080241e4 <FZ3387_getStructuredPacket>:
 @param   timeout how many milliseconds we're willing to wait
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_TIMEOUT</code> or <code>FINGERPRINT_BADPACKET</code> on failure
 */
/**************************************************************************/
uint8_t FZ3387_getStructuredPacket(void) {
 80241e4:	b480      	push	{r7}
 80241e6:	b083      	sub	sp, #12
 80241e8:	af00      	add	r7, sp, #0
    uint8_t byte;
    uint16_t idx = 0;
 80241ea:	2300      	movs	r3, #0
 80241ec:	80fb      	strh	r3, [r7, #6]

    while (1) {
        byte = FINGER_UART_RX[idx];
 80241ee:	88fb      	ldrh	r3, [r7, #6]
 80241f0:	4a36      	ldr	r2, [pc, #216]	; (80242cc <FZ3387_getStructuredPacket+0xe8>)
 80241f2:	5cd3      	ldrb	r3, [r2, r3]
 80241f4:	717b      	strb	r3, [r7, #5]

        switch (idx) {
 80241f6:	88fb      	ldrh	r3, [r7, #6]
 80241f8:	2b08      	cmp	r3, #8
 80241fa:	d84c      	bhi.n	8024296 <FZ3387_getStructuredPacket+0xb2>
 80241fc:	a201      	add	r2, pc, #4	; (adr r2, 8024204 <FZ3387_getStructuredPacket+0x20>)
 80241fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024202:	bf00      	nop
 8024204:	08024229 	.word	0x08024229
 8024208:	08024241 	.word	0x08024241
 802420c:	08024261 	.word	0x08024261
 8024210:	08024261 	.word	0x08024261
 8024214:	08024261 	.word	0x08024261
 8024218:	08024261 	.word	0x08024261
 802421c:	0802426f 	.word	0x0802426f
 8024220:	08024277 	.word	0x08024277
 8024224:	08024285 	.word	0x08024285
            case 0:
                if (byte != (FINGERPRINT_STARTCODE >> 8)) {
 8024228:	797b      	ldrb	r3, [r7, #5]
 802422a:	2bef      	cmp	r3, #239	; 0xef
 802422c:	d001      	beq.n	8024232 <FZ3387_getStructuredPacket+0x4e>
                    // continue;
                    return FINGERPRINT_BADPACKET;
 802422e:	23fe      	movs	r3, #254	; 0xfe
 8024230:	e046      	b.n	80242c0 <FZ3387_getStructuredPacket+0xdc>
                }
                packet.start_code = (uint16_t) byte << 8;
 8024232:	797b      	ldrb	r3, [r7, #5]
 8024234:	b29b      	uxth	r3, r3
 8024236:	021b      	lsls	r3, r3, #8
 8024238:	b29a      	uxth	r2, r3
 802423a:	4b25      	ldr	r3, [pc, #148]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 802423c:	801a      	strh	r2, [r3, #0]
                break;
 802423e:	e03b      	b.n	80242b8 <FZ3387_getStructuredPacket+0xd4>
            case 1:
                packet.start_code |= byte;
 8024240:	4b23      	ldr	r3, [pc, #140]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024242:	881a      	ldrh	r2, [r3, #0]
 8024244:	797b      	ldrb	r3, [r7, #5]
 8024246:	b29b      	uxth	r3, r3
 8024248:	4313      	orrs	r3, r2
 802424a:	b29a      	uxth	r2, r3
 802424c:	4b20      	ldr	r3, [pc, #128]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 802424e:	801a      	strh	r2, [r3, #0]
                if (packet.start_code != FINGERPRINT_STARTCODE) {
 8024250:	4b1f      	ldr	r3, [pc, #124]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024252:	881b      	ldrh	r3, [r3, #0]
 8024254:	f64e 7201 	movw	r2, #61185	; 0xef01
 8024258:	4293      	cmp	r3, r2
 802425a:	d02a      	beq.n	80242b2 <FZ3387_getStructuredPacket+0xce>
                    return FINGERPRINT_BADPACKET;
 802425c:	23fe      	movs	r3, #254	; 0xfe
 802425e:	e02f      	b.n	80242c0 <FZ3387_getStructuredPacket+0xdc>
                break;
            case 2:
                case 3:
                case 4:
                case 5:
                packet.address[idx - 2] = byte;
 8024260:	88fb      	ldrh	r3, [r7, #6]
 8024262:	3b02      	subs	r3, #2
 8024264:	4a1a      	ldr	r2, [pc, #104]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024266:	4413      	add	r3, r2
 8024268:	797a      	ldrb	r2, [r7, #5]
 802426a:	709a      	strb	r2, [r3, #2]
                break;
 802426c:	e024      	b.n	80242b8 <FZ3387_getStructuredPacket+0xd4>
            case 6:
                packet.type = byte;
 802426e:	4a18      	ldr	r2, [pc, #96]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024270:	797b      	ldrb	r3, [r7, #5]
 8024272:	7193      	strb	r3, [r2, #6]
                break;
 8024274:	e020      	b.n	80242b8 <FZ3387_getStructuredPacket+0xd4>
            case 7:
                packet.length = (uint16_t) byte << 8;
 8024276:	797b      	ldrb	r3, [r7, #5]
 8024278:	b29b      	uxth	r3, r3
 802427a:	021b      	lsls	r3, r3, #8
 802427c:	b29a      	uxth	r2, r3
 802427e:	4b14      	ldr	r3, [pc, #80]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024280:	811a      	strh	r2, [r3, #8]
                break;
 8024282:	e019      	b.n	80242b8 <FZ3387_getStructuredPacket+0xd4>
            case 8:
                packet.length |= byte;
 8024284:	4b12      	ldr	r3, [pc, #72]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024286:	891a      	ldrh	r2, [r3, #8]
 8024288:	797b      	ldrb	r3, [r7, #5]
 802428a:	b29b      	uxth	r3, r3
 802428c:	4313      	orrs	r3, r2
 802428e:	b29a      	uxth	r2, r3
 8024290:	4b0f      	ldr	r3, [pc, #60]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024292:	811a      	strh	r2, [r3, #8]
                break;
 8024294:	e010      	b.n	80242b8 <FZ3387_getStructuredPacket+0xd4>
            default:
                packet.data[idx - 9] = byte;
 8024296:	88fb      	ldrh	r3, [r7, #6]
 8024298:	3b09      	subs	r3, #9
 802429a:	4a0d      	ldr	r2, [pc, #52]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 802429c:	4413      	add	r3, r2
 802429e:	797a      	ldrb	r2, [r7, #5]
 80242a0:	729a      	strb	r2, [r3, #10]
                if ((idx - 8) == packet.length) {
 80242a2:	88fb      	ldrh	r3, [r7, #6]
 80242a4:	3b08      	subs	r3, #8
 80242a6:	4a0a      	ldr	r2, [pc, #40]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 80242a8:	8912      	ldrh	r2, [r2, #8]
 80242aa:	4293      	cmp	r3, r2
 80242ac:	d103      	bne.n	80242b6 <FZ3387_getStructuredPacket+0xd2>
                    return FINGERPRINT_OK;
 80242ae:	2300      	movs	r3, #0
 80242b0:	e006      	b.n	80242c0 <FZ3387_getStructuredPacket+0xdc>
                break;
 80242b2:	bf00      	nop
 80242b4:	e000      	b.n	80242b8 <FZ3387_getStructuredPacket+0xd4>
                }
                break;
 80242b6:	bf00      	nop
        }
        idx++;
 80242b8:	88fb      	ldrh	r3, [r7, #6]
 80242ba:	3301      	adds	r3, #1
 80242bc:	80fb      	strh	r3, [r7, #6]
        byte = FINGER_UART_RX[idx];
 80242be:	e796      	b.n	80241ee <FZ3387_getStructuredPacket+0xa>
    }

    // Shouldn't get here so...
    return FINGERPRINT_BADPACKET;
}
 80242c0:	4618      	mov	r0, r3
 80242c2:	370c      	adds	r7, #12
 80242c4:	46bd      	mov	sp, r7
 80242c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80242ca:	4770      	bx	lr
 80242cc:	20008068 	.word	0x20008068
 80242d0:	20008378 	.word	0x20008378

080242d4 <FZ3387_SendCmdPacket>:
/**************************************************************************/
/*!
 @brief Send command packet
 */
/**************************************************************************/
uint8_t FZ3387_SendCmdPacket(uint8_t *data, uint8_t size) {
 80242d4:	b580      	push	{r7, lr}
 80242d6:	b082      	sub	sp, #8
 80242d8:	af00      	add	r7, sp, #0
 80242da:	6078      	str	r0, [r7, #4]
 80242dc:	460b      	mov	r3, r1
 80242de:	70fb      	strb	r3, [r7, #3]
    FZ3387_setPacket(FINGERPRINT_COMMANDPACKET, size, data);
 80242e0:	78fb      	ldrb	r3, [r7, #3]
 80242e2:	b29b      	uxth	r3, r3
 80242e4:	687a      	ldr	r2, [r7, #4]
 80242e6:	4619      	mov	r1, r3
 80242e8:	2001      	movs	r0, #1
 80242ea:	f000 f817 	bl	802431c <FZ3387_setPacket>
    FZ3387_writeStructuredPacket();
 80242ee:	f7ff ff19 	bl	8024124 <FZ3387_writeStructuredPacket>

    if (FZ3387_getStructuredPacket() != FINGERPRINT_OK) {
 80242f2:	f7ff ff77 	bl	80241e4 <FZ3387_getStructuredPacket>
 80242f6:	4603      	mov	r3, r0
 80242f8:	2b00      	cmp	r3, #0
 80242fa:	d001      	beq.n	8024300 <FZ3387_SendCmdPacket+0x2c>
        return FINGERPRINT_PACKETRECIEVEERR;
 80242fc:	2301      	movs	r3, #1
 80242fe:	e007      	b.n	8024310 <FZ3387_SendCmdPacket+0x3c>
    }
    if (packet.type != FINGERPRINT_ACKPACKET) {
 8024300:	4b05      	ldr	r3, [pc, #20]	; (8024318 <FZ3387_SendCmdPacket+0x44>)
 8024302:	799b      	ldrb	r3, [r3, #6]
 8024304:	2b07      	cmp	r3, #7
 8024306:	d001      	beq.n	802430c <FZ3387_SendCmdPacket+0x38>
        return FINGERPRINT_PACKETRECIEVEERR;
 8024308:	2301      	movs	r3, #1
 802430a:	e001      	b.n	8024310 <FZ3387_SendCmdPacket+0x3c>
    }
    return packet.data[0];
 802430c:	4b02      	ldr	r3, [pc, #8]	; (8024318 <FZ3387_SendCmdPacket+0x44>)
 802430e:	7a9b      	ldrb	r3, [r3, #10]
}
 8024310:	4618      	mov	r0, r3
 8024312:	3708      	adds	r7, #8
 8024314:	46bd      	mov	sp, r7
 8024316:	bd80      	pop	{r7, pc}
 8024318:	20008378 	.word	0x20008378

0802431c <FZ3387_setPacket>:
/*!
 @brief Packet conversion
 */
/**************************************************************************/

void FZ3387_setPacket(uint8_t type, uint16_t length, uint8_t *data) {
 802431c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802431e:	b083      	sub	sp, #12
 8024320:	af00      	add	r7, sp, #0
 8024322:	4603      	mov	r3, r0
 8024324:	603a      	str	r2, [r7, #0]
 8024326:	71fb      	strb	r3, [r7, #7]
 8024328:	460b      	mov	r3, r1
 802432a:	80bb      	strh	r3, [r7, #4]
    packet.start_code = FINGERPRINT_STARTCODE;
 802432c:	4b1c      	ldr	r3, [pc, #112]	; (80243a0 <FZ3387_setPacket+0x84>)
 802432e:	f64e 7201 	movw	r2, #61185	; 0xef01
 8024332:	801a      	strh	r2, [r3, #0]
    packet.type = type;
 8024334:	4a1a      	ldr	r2, [pc, #104]	; (80243a0 <FZ3387_setPacket+0x84>)
 8024336:	79fb      	ldrb	r3, [r7, #7]
 8024338:	7193      	strb	r3, [r2, #6]
    packet.length = length;
 802433a:	4a19      	ldr	r2, [pc, #100]	; (80243a0 <FZ3387_setPacket+0x84>)
 802433c:	88bb      	ldrh	r3, [r7, #4]
 802433e:	8113      	strh	r3, [r2, #8]
    packet.address[0] = (uint8_t) (FINGERPRINT_ADDRESS >> 24);
 8024340:	4b17      	ldr	r3, [pc, #92]	; (80243a0 <FZ3387_setPacket+0x84>)
 8024342:	22ff      	movs	r2, #255	; 0xff
 8024344:	709a      	strb	r2, [r3, #2]
    packet.address[1] = (uint8_t) (FINGERPRINT_ADDRESS >> 16);
 8024346:	4b16      	ldr	r3, [pc, #88]	; (80243a0 <FZ3387_setPacket+0x84>)
 8024348:	22ff      	movs	r2, #255	; 0xff
 802434a:	70da      	strb	r2, [r3, #3]
    packet.address[2] = (uint8_t) (FINGERPRINT_ADDRESS >> 8);
 802434c:	4b14      	ldr	r3, [pc, #80]	; (80243a0 <FZ3387_setPacket+0x84>)
 802434e:	22ff      	movs	r2, #255	; 0xff
 8024350:	711a      	strb	r2, [r3, #4]
    packet.address[3] = (uint8_t) (FINGERPRINT_ADDRESS & 0xFF);
 8024352:	4b13      	ldr	r3, [pc, #76]	; (80243a0 <FZ3387_setPacket+0x84>)
 8024354:	22ff      	movs	r2, #255	; 0xff
 8024356:	715a      	strb	r2, [r3, #5]

    if (length < 64)
 8024358:	88bb      	ldrh	r3, [r7, #4]
 802435a:	2b3f      	cmp	r3, #63	; 0x3f
 802435c:	d806      	bhi.n	802436c <FZ3387_setPacket+0x50>
        memcpy(packet.data, data, length);
 802435e:	88bb      	ldrh	r3, [r7, #4]
 8024360:	461a      	mov	r2, r3
 8024362:	6839      	ldr	r1, [r7, #0]
 8024364:	480f      	ldr	r0, [pc, #60]	; (80243a4 <FZ3387_setPacket+0x88>)
 8024366:	f01b fb98 	bl	803fa9a <memcpy>
    else
        memcpy(packet.data, data, 64);
}
 802436a:	e015      	b.n	8024398 <FZ3387_setPacket+0x7c>
        memcpy(packet.data, data, 64);
 802436c:	4a0c      	ldr	r2, [pc, #48]	; (80243a0 <FZ3387_setPacket+0x84>)
 802436e:	683b      	ldr	r3, [r7, #0]
 8024370:	f102 000a 	add.w	r0, r2, #10
 8024374:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8024378:	4602      	mov	r2, r0
 802437a:	4619      	mov	r1, r3
 802437c:	f8d1 c000 	ldr.w	ip, [r1]
 8024380:	684e      	ldr	r6, [r1, #4]
 8024382:	688d      	ldr	r5, [r1, #8]
 8024384:	68c9      	ldr	r1, [r1, #12]
 8024386:	f8c2 c000 	str.w	ip, [r2]
 802438a:	6056      	str	r6, [r2, #4]
 802438c:	6095      	str	r5, [r2, #8]
 802438e:	60d1      	str	r1, [r2, #12]
 8024390:	3310      	adds	r3, #16
 8024392:	3010      	adds	r0, #16
 8024394:	42a3      	cmp	r3, r4
 8024396:	d1ef      	bne.n	8024378 <FZ3387_setPacket+0x5c>
}
 8024398:	bf00      	nop
 802439a:	370c      	adds	r7, #12
 802439c:	46bd      	mov	sp, r7
 802439e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80243a0:	20008378 	.word	0x20008378
 80243a4:	20008382 	.word	0x20008382

080243a8 <FZ3387_verifyPassword>:
/*!
 @brief  Verifies the sensors' access password (default password is 0x0000000). A good way to also check if the sensors is active and responding
 @returns True if password is correct
 */
/**************************************************************************/
uint8_t FZ3387_verifyPassword(void) {
 80243a8:	b580      	push	{r7, lr}
 80243aa:	af00      	add	r7, sp, #0
    return FZ3387_checkPassword() == FINGERPRINT_OK;
 80243ac:	f000 f808 	bl	80243c0 <FZ3387_checkPassword>
 80243b0:	4603      	mov	r3, r0
 80243b2:	2b00      	cmp	r3, #0
 80243b4:	bf0c      	ite	eq
 80243b6:	2301      	moveq	r3, #1
 80243b8:	2300      	movne	r3, #0
 80243ba:	b2db      	uxtb	r3, r3
}
 80243bc:	4618      	mov	r0, r3
 80243be:	bd80      	pop	{r7, pc}

080243c0 <FZ3387_checkPassword>:

uint8_t FZ3387_checkPassword(void) {
 80243c0:	b580      	push	{r7, lr}
 80243c2:	b082      	sub	sp, #8
 80243c4:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 80243c6:	2313      	movs	r3, #19
 80243c8:	703b      	strb	r3, [r7, #0]
 80243ca:	2300      	movs	r3, #0
 80243cc:	707b      	strb	r3, [r7, #1]
 80243ce:	2300      	movs	r3, #0
 80243d0:	70bb      	strb	r3, [r7, #2]
 80243d2:	2300      	movs	r3, #0
 80243d4:	70fb      	strb	r3, [r7, #3]
 80243d6:	2300      	movs	r3, #0
 80243d8:	713b      	strb	r3, [r7, #4]
            (uint8_t) (FINGERPRINT_PASSWORD >> 16),
            (uint8_t) (FINGERPRINT_PASSWORD >> 8),
            (uint8_t) (FINGERPRINT_PASSWORD & 0xFF)
    };

    FZ3387_SendCmdPacket(data, sizeof(data));
 80243da:	463b      	mov	r3, r7
 80243dc:	2105      	movs	r1, #5
 80243de:	4618      	mov	r0, r3
 80243e0:	f7ff ff78 	bl	80242d4 <FZ3387_SendCmdPacket>
    if (packet.data[0] == FINGERPRINT_OK)
 80243e4:	4b05      	ldr	r3, [pc, #20]	; (80243fc <FZ3387_checkPassword+0x3c>)
 80243e6:	7a9b      	ldrb	r3, [r3, #10]
 80243e8:	2b00      	cmp	r3, #0
 80243ea:	d101      	bne.n	80243f0 <FZ3387_checkPassword+0x30>
        return FINGERPRINT_OK;
 80243ec:	2300      	movs	r3, #0
 80243ee:	e000      	b.n	80243f2 <FZ3387_checkPassword+0x32>
    else
        return FINGERPRINT_PACKETRECIEVEERR;
 80243f0:	2301      	movs	r3, #1
}
 80243f2:	4618      	mov	r0, r3
 80243f4:	3708      	adds	r7, #8
 80243f6:	46bd      	mov	sp, r7
 80243f8:	bd80      	pop	{r7, pc}
 80243fa:	bf00      	nop
 80243fc:	20008378 	.word	0x20008378

08024400 <FZ3387_getImage>:
 @returns <code>FINGERPRINT_NOFINGER</code> if no finger detected
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 @returns <code>FINGERPRINT_IMAGEFAIL</code> on imaging error
 */
/**************************************************************************/
uint8_t FZ3387_getImage(void) {
 8024400:	b580      	push	{r7, lr}
 8024402:	b082      	sub	sp, #8
 8024404:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 8024406:	2301      	movs	r3, #1
 8024408:	713b      	strb	r3, [r7, #4]
    FINGERPRINT_GETIMAGE
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 802440a:	1d3b      	adds	r3, r7, #4
 802440c:	2101      	movs	r1, #1
 802440e:	4618      	mov	r0, r3
 8024410:	f7ff ff60 	bl	80242d4 <FZ3387_SendCmdPacket>
 8024414:	4603      	mov	r3, r0
}
 8024416:	4618      	mov	r0, r3
 8024418:	3708      	adds	r7, #8
 802441a:	46bd      	mov	sp, r7
 802441c:	bd80      	pop	{r7, pc}

0802441e <FZ3387_image2Tz>:
 @returns <code>FINGERPRINT_IMAGEMESS</code> if image is too messy
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 @returns <code>FINGERPRINT_FEATUREFAIL</code> on failure to identify fingerprint features
 @returns <code>FINGERPRINT_INVALIDIMAGE</code> on failure to identify fingerprint features
 */
uint8_t FZ3387_image2Tz(uint8_t slot) {
 802441e:	b580      	push	{r7, lr}
 8024420:	b084      	sub	sp, #16
 8024422:	af00      	add	r7, sp, #0
 8024424:	4603      	mov	r3, r0
 8024426:	71fb      	strb	r3, [r7, #7]
    uint8_t data[] = {
 8024428:	2302      	movs	r3, #2
 802442a:	733b      	strb	r3, [r7, #12]
 802442c:	79fb      	ldrb	r3, [r7, #7]
 802442e:	737b      	strb	r3, [r7, #13]
    FINGERPRINT_IMAGE2TZ,
            slot
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 8024430:	f107 030c 	add.w	r3, r7, #12
 8024434:	2102      	movs	r1, #2
 8024436:	4618      	mov	r0, r3
 8024438:	f7ff ff4c 	bl	80242d4 <FZ3387_SendCmdPacket>
 802443c:	4603      	mov	r3, r0
}
 802443e:	4618      	mov	r0, r3
 8024440:	3710      	adds	r7, #16
 8024442:	46bd      	mov	sp, r7
 8024444:	bd80      	pop	{r7, pc}

08024446 <FZ3387_createModel>:
 @brief   Ask the sensor to take two print feature template and create a model
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 @returns <code>FINGERPRINT_ENROLLMISMATCH</code> on mismatch of fingerprints
 */
uint8_t FZ3387_createModel(void) {
 8024446:	b580      	push	{r7, lr}
 8024448:	b082      	sub	sp, #8
 802444a:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 802444c:	2305      	movs	r3, #5
 802444e:	713b      	strb	r3, [r7, #4]
    FINGERPRINT_REGMODEL
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 8024450:	1d3b      	adds	r3, r7, #4
 8024452:	2101      	movs	r1, #1
 8024454:	4618      	mov	r0, r3
 8024456:	f7ff ff3d 	bl	80242d4 <FZ3387_SendCmdPacket>
 802445a:	4603      	mov	r3, r0
}
 802445c:	4618      	mov	r0, r3
 802445e:	3708      	adds	r7, #8
 8024460:	46bd      	mov	sp, r7
 8024462:	bd80      	pop	{r7, pc}

08024464 <FZ3387_storeModel>:
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_BADLOCATION</code> if the location is invalid
 @returns <code>FINGERPRINT_FLASHERR</code> if the model couldn't be written to flash memory
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
uint8_t FZ3387_storeModel(uint16_t location) {
 8024464:	b580      	push	{r7, lr}
 8024466:	b084      	sub	sp, #16
 8024468:	af00      	add	r7, sp, #0
 802446a:	4603      	mov	r3, r0
 802446c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[] = {
 802446e:	2306      	movs	r3, #6
 8024470:	733b      	strb	r3, [r7, #12]
 8024472:	2301      	movs	r3, #1
 8024474:	737b      	strb	r3, [r7, #13]
    FINGERPRINT_STORE,
            0x01,
            (uint8_t) (location >> 8),
 8024476:	88fb      	ldrh	r3, [r7, #6]
 8024478:	0a1b      	lsrs	r3, r3, #8
 802447a:	b29b      	uxth	r3, r3
 802447c:	b2db      	uxtb	r3, r3
    uint8_t data[] = {
 802447e:	73bb      	strb	r3, [r7, #14]
            (uint8_t) (location & 0xFF)
 8024480:	88fb      	ldrh	r3, [r7, #6]
 8024482:	b2db      	uxtb	r3, r3
    uint8_t data[] = {
 8024484:	73fb      	strb	r3, [r7, #15]
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 8024486:	f107 030c 	add.w	r3, r7, #12
 802448a:	2104      	movs	r1, #4
 802448c:	4618      	mov	r0, r3
 802448e:	f7ff ff21 	bl	80242d4 <FZ3387_SendCmdPacket>
 8024492:	4603      	mov	r3, r0
}
 8024494:	4618      	mov	r0, r3
 8024496:	3710      	adds	r7, #16
 8024498:	46bd      	mov	sp, r7
 802449a:	bd80      	pop	{r7, pc}

0802449c <FZ3387_deleteModel>:
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_BADLOCATION</code> if the location is invalid
 @returns <code>FINGERPRINT_FLASHERR</code> if the model couldn't be written to flash memory
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
uint8_t FZ3387_deleteModel(uint16_t location) {
 802449c:	b580      	push	{r7, lr}
 802449e:	b084      	sub	sp, #16
 80244a0:	af00      	add	r7, sp, #0
 80244a2:	4603      	mov	r3, r0
 80244a4:	80fb      	strh	r3, [r7, #6]
    uint8_t data[] = {
 80244a6:	230c      	movs	r3, #12
 80244a8:	723b      	strb	r3, [r7, #8]
    FINGERPRINT_DELETE,
            (uint8_t) (location >> 8),
 80244aa:	88fb      	ldrh	r3, [r7, #6]
 80244ac:	0a1b      	lsrs	r3, r3, #8
 80244ae:	b29b      	uxth	r3, r3
 80244b0:	b2db      	uxtb	r3, r3
    uint8_t data[] = {
 80244b2:	727b      	strb	r3, [r7, #9]
            (uint8_t) (location & 0xFF),
 80244b4:	88fb      	ldrh	r3, [r7, #6]
 80244b6:	b2db      	uxtb	r3, r3
    uint8_t data[] = {
 80244b8:	72bb      	strb	r3, [r7, #10]
 80244ba:	2300      	movs	r3, #0
 80244bc:	72fb      	strb	r3, [r7, #11]
 80244be:	2301      	movs	r3, #1
 80244c0:	733b      	strb	r3, [r7, #12]
            0x00,
            0x01
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 80244c2:	f107 0308 	add.w	r3, r7, #8
 80244c6:	2105      	movs	r1, #5
 80244c8:	4618      	mov	r0, r3
 80244ca:	f7ff ff03 	bl	80242d4 <FZ3387_SendCmdPacket>
 80244ce:	4603      	mov	r3, r0
}
 80244d0:	4618      	mov	r0, r3
 80244d2:	3710      	adds	r7, #16
 80244d4:	46bd      	mov	sp, r7
 80244d6:	bd80      	pop	{r7, pc}

080244d8 <FZ3387_emptyDatabase>:
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_BADLOCATION</code> if the location is invalid
 @returns <code>FINGERPRINT_FLASHERR</code> if the model couldn't be written to flash memory
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
uint8_t FZ3387_emptyDatabase(void) {
 80244d8:	b580      	push	{r7, lr}
 80244da:	b082      	sub	sp, #8
 80244dc:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 80244de:	230d      	movs	r3, #13
 80244e0:	713b      	strb	r3, [r7, #4]
    FINGERPRINT_EMPTY
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 80244e2:	1d3b      	adds	r3, r7, #4
 80244e4:	2101      	movs	r1, #1
 80244e6:	4618      	mov	r0, r3
 80244e8:	f7ff fef4 	bl	80242d4 <FZ3387_SendCmdPacket>
 80244ec:	4603      	mov	r3, r0
}
 80244ee:	4618      	mov	r0, r3
 80244f0:	3708      	adds	r7, #8
 80244f2:	46bd      	mov	sp, r7
 80244f4:	bd80      	pop	{r7, pc}
	...

080244f8 <FZ3387_fingerFastSearch>:
 @returns <code>FINGERPRINT_OK</code> on fingerprint match success
 @returns <code>FINGERPRINT_NOTFOUND</code> no match made
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
/**************************************************************************/
uint8_t FZ3387_fingerFastSearch(void) {
 80244f8:	b580      	push	{r7, lr}
 80244fa:	b082      	sub	sp, #8
 80244fc:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 80244fe:	4a21      	ldr	r2, [pc, #132]	; (8024584 <FZ3387_fingerFastSearch+0x8c>)
 8024500:	463b      	mov	r3, r7
 8024502:	e892 0003 	ldmia.w	r2, {r0, r1}
 8024506:	6018      	str	r0, [r3, #0]
 8024508:	3304      	adds	r3, #4
 802450a:	8019      	strh	r1, [r3, #0]
            0x00,
            0x00,
            0xA3
    };
    // high speed search of slot #1 starting at page 0x0000 and page #0x00A3
    FZ3387_SendCmdPacket(data, sizeof(data));
 802450c:	463b      	mov	r3, r7
 802450e:	2106      	movs	r1, #6
 8024510:	4618      	mov	r0, r3
 8024512:	f7ff fedf 	bl	80242d4 <FZ3387_SendCmdPacket>
    finger.id = 0xFFFF;
 8024516:	4b1c      	ldr	r3, [pc, #112]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024518:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802451c:	801a      	strh	r2, [r3, #0]
    finger.confidence = 0xFFFF;
 802451e:	4b1a      	ldr	r3, [pc, #104]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024520:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8024524:	805a      	strh	r2, [r3, #2]

    finger.id = packet.data[1];
 8024526:	4b19      	ldr	r3, [pc, #100]	; (802458c <FZ3387_fingerFastSearch+0x94>)
 8024528:	7adb      	ldrb	r3, [r3, #11]
 802452a:	b29a      	uxth	r2, r3
 802452c:	4b16      	ldr	r3, [pc, #88]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 802452e:	801a      	strh	r2, [r3, #0]
    finger.id <<= 8;
 8024530:	4b15      	ldr	r3, [pc, #84]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024532:	881b      	ldrh	r3, [r3, #0]
 8024534:	021b      	lsls	r3, r3, #8
 8024536:	b29a      	uxth	r2, r3
 8024538:	4b13      	ldr	r3, [pc, #76]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 802453a:	801a      	strh	r2, [r3, #0]
    finger.id |= packet.data[2];
 802453c:	4b12      	ldr	r3, [pc, #72]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 802453e:	881a      	ldrh	r2, [r3, #0]
 8024540:	4b12      	ldr	r3, [pc, #72]	; (802458c <FZ3387_fingerFastSearch+0x94>)
 8024542:	7b1b      	ldrb	r3, [r3, #12]
 8024544:	b29b      	uxth	r3, r3
 8024546:	4313      	orrs	r3, r2
 8024548:	b29a      	uxth	r2, r3
 802454a:	4b0f      	ldr	r3, [pc, #60]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 802454c:	801a      	strh	r2, [r3, #0]

    finger.confidence = packet.data[3];
 802454e:	4b0f      	ldr	r3, [pc, #60]	; (802458c <FZ3387_fingerFastSearch+0x94>)
 8024550:	7b5b      	ldrb	r3, [r3, #13]
 8024552:	b29a      	uxth	r2, r3
 8024554:	4b0c      	ldr	r3, [pc, #48]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024556:	805a      	strh	r2, [r3, #2]
    finger.confidence <<= 8;
 8024558:	4b0b      	ldr	r3, [pc, #44]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 802455a:	885b      	ldrh	r3, [r3, #2]
 802455c:	021b      	lsls	r3, r3, #8
 802455e:	b29a      	uxth	r2, r3
 8024560:	4b09      	ldr	r3, [pc, #36]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024562:	805a      	strh	r2, [r3, #2]
    finger.confidence |= packet.data[4];
 8024564:	4b08      	ldr	r3, [pc, #32]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024566:	885a      	ldrh	r2, [r3, #2]
 8024568:	4b08      	ldr	r3, [pc, #32]	; (802458c <FZ3387_fingerFastSearch+0x94>)
 802456a:	7b9b      	ldrb	r3, [r3, #14]
 802456c:	b29b      	uxth	r3, r3
 802456e:	4313      	orrs	r3, r2
 8024570:	b29a      	uxth	r2, r3
 8024572:	4b05      	ldr	r3, [pc, #20]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024574:	805a      	strh	r2, [r3, #2]

    return packet.data[0];
 8024576:	4b05      	ldr	r3, [pc, #20]	; (802458c <FZ3387_fingerFastSearch+0x94>)
 8024578:	7a9b      	ldrb	r3, [r3, #10]
}
 802457a:	4618      	mov	r0, r3
 802457c:	3708      	adds	r7, #8
 802457e:	46bd      	mov	sp, r7
 8024580:	bd80      	pop	{r7, pc}
 8024582:	bf00      	nop
 8024584:	080435a4 	.word	0x080435a4
 8024588:	200083c4 	.word	0x200083c4
 802458c:	20008378 	.word	0x20008378

08024590 <FZ3387_getTemplateCount>:
 @brief   Ask the sensor for the number of templates stored in memory. The number is stored in <b>fingerTemplateCount</b> on success.
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
/**************************************************************************/
uint8_t FZ3387_getTemplateCount(void) {
 8024590:	b580      	push	{r7, lr}
 8024592:	b082      	sub	sp, #8
 8024594:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 8024596:	231d      	movs	r3, #29
 8024598:	713b      	strb	r3, [r7, #4]
    FINGERPRINT_TEMPLATECOUNT
    };
    FZ3387_SendCmdPacket(data, sizeof(data));
 802459a:	1d3b      	adds	r3, r7, #4
 802459c:	2101      	movs	r1, #1
 802459e:	4618      	mov	r0, r3
 80245a0:	f7ff fe98 	bl	80242d4 <FZ3387_SendCmdPacket>

    finger.templateCount = packet.data[1];
 80245a4:	4b0c      	ldr	r3, [pc, #48]	; (80245d8 <FZ3387_getTemplateCount+0x48>)
 80245a6:	7adb      	ldrb	r3, [r3, #11]
 80245a8:	b29a      	uxth	r2, r3
 80245aa:	4b0c      	ldr	r3, [pc, #48]	; (80245dc <FZ3387_getTemplateCount+0x4c>)
 80245ac:	809a      	strh	r2, [r3, #4]
    finger.templateCount <<= 8;
 80245ae:	4b0b      	ldr	r3, [pc, #44]	; (80245dc <FZ3387_getTemplateCount+0x4c>)
 80245b0:	889b      	ldrh	r3, [r3, #4]
 80245b2:	021b      	lsls	r3, r3, #8
 80245b4:	b29a      	uxth	r2, r3
 80245b6:	4b09      	ldr	r3, [pc, #36]	; (80245dc <FZ3387_getTemplateCount+0x4c>)
 80245b8:	809a      	strh	r2, [r3, #4]
    finger.templateCount |= packet.data[2];
 80245ba:	4b08      	ldr	r3, [pc, #32]	; (80245dc <FZ3387_getTemplateCount+0x4c>)
 80245bc:	889a      	ldrh	r2, [r3, #4]
 80245be:	4b06      	ldr	r3, [pc, #24]	; (80245d8 <FZ3387_getTemplateCount+0x48>)
 80245c0:	7b1b      	ldrb	r3, [r3, #12]
 80245c2:	b29b      	uxth	r3, r3
 80245c4:	4313      	orrs	r3, r2
 80245c6:	b29a      	uxth	r2, r3
 80245c8:	4b04      	ldr	r3, [pc, #16]	; (80245dc <FZ3387_getTemplateCount+0x4c>)
 80245ca:	809a      	strh	r2, [r3, #4]

    return packet.data[0];
 80245cc:	4b02      	ldr	r3, [pc, #8]	; (80245d8 <FZ3387_getTemplateCount+0x48>)
 80245ce:	7a9b      	ldrb	r3, [r3, #10]
}
 80245d0:	4618      	mov	r0, r3
 80245d2:	3708      	adds	r7, #8
 80245d4:	46bd      	mov	sp, r7
 80245d6:	bd80      	pop	{r7, pc}
 80245d8:	20008378 	.word	0x20008378
 80245dc:	200083c4 	.word	0x200083c4

080245e0 <MPU6050_Init>:
#define MPU6050_ACCE_SENS_8			((float) 4096)
#define MPU6050_ACCE_SENS_16		((float) 2048)

/* Public functions implementation ---------------------------------------------*/
MPU6050_Result MPU6050_Init(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct, MPU6050_Device DeviceNumber,
		MPU6050_Accelerometer AccelerometerSensitivity, MPU6050_Gyroscope GyroscopeSensitivity) {
 80245e0:	b580      	push	{r7, lr}
 80245e2:	b08c      	sub	sp, #48	; 0x30
 80245e4:	af04      	add	r7, sp, #16
 80245e6:	60f8      	str	r0, [r7, #12]
 80245e8:	60b9      	str	r1, [r7, #8]
 80245ea:	4611      	mov	r1, r2
 80245ec:	461a      	mov	r2, r3
 80245ee:	460b      	mov	r3, r1
 80245f0:	71fb      	strb	r3, [r7, #7]
 80245f2:	4613      	mov	r3, r2
 80245f4:	71bb      	strb	r3, [r7, #6]
	I2C_HandleTypeDef *Handle = I2Cx;
 80245f6:	68fb      	ldr	r3, [r7, #12]
 80245f8:	61fb      	str	r3, [r7, #28]
	uint8_t d[2], temp;

	/* Format I2C address */
	DataStruct->Address = MPU6050_I2C_ADDR | (uint8_t) DeviceNumber;
 80245fa:	79fb      	ldrb	r3, [r7, #7]
 80245fc:	f063 032f 	orn	r3, r3, #47	; 0x2f
 8024600:	b2da      	uxtb	r2, r3
 8024602:	68bb      	ldr	r3, [r7, #8]
 8024604:	701a      	strb	r2, [r3, #0]
	uint8_t address = DataStruct->Address;
 8024606:	68bb      	ldr	r3, [r7, #8]
 8024608:	781b      	ldrb	r3, [r3, #0]
 802460a:	76fb      	strb	r3, [r7, #27]

	/* Check if device is connected */
	if (HAL_I2C_IsDeviceReady(Handle, address, 2, 5) != HAL_OK) {
 802460c:	7efb      	ldrb	r3, [r7, #27]
 802460e:	b299      	uxth	r1, r3
 8024610:	2305      	movs	r3, #5
 8024612:	2202      	movs	r2, #2
 8024614:	69f8      	ldr	r0, [r7, #28]
 8024616:	f00c fae3 	bl	8030be0 <HAL_I2C_IsDeviceReady>
 802461a:	4603      	mov	r3, r0
 802461c:	2b00      	cmp	r3, #0
 802461e:	d001      	beq.n	8024624 <MPU6050_Init+0x44>
		return MPU6050_Result_Error;
 8024620:	2301      	movs	r3, #1
 8024622:	e03f      	b.n	80246a4 <MPU6050_Init+0xc4>
	}

	/* Check who am I */
	//------------------
	/* Send address */
	if (HAL_I2C_Mem_Read(Handle, address, MPU6050_WHO_AM_I, 1, &temp, 1, 1000) != HAL_OK) {
 8024624:	7efb      	ldrb	r3, [r7, #27]
 8024626:	b299      	uxth	r1, r3
 8024628:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802462c:	9302      	str	r3, [sp, #8]
 802462e:	2301      	movs	r3, #1
 8024630:	9301      	str	r3, [sp, #4]
 8024632:	f107 0317 	add.w	r3, r7, #23
 8024636:	9300      	str	r3, [sp, #0]
 8024638:	2301      	movs	r3, #1
 802463a:	2275      	movs	r2, #117	; 0x75
 802463c:	69f8      	ldr	r0, [r7, #28]
 802463e:	f00c f8a9 	bl	8030794 <HAL_I2C_Mem_Read>
 8024642:	4603      	mov	r3, r0
 8024644:	2b00      	cmp	r3, #0
 8024646:	d001      	beq.n	802464c <MPU6050_Init+0x6c>
		return MPU6050_Result_Error;
 8024648:	2301      	movs	r3, #1
 802464a:	e02b      	b.n	80246a4 <MPU6050_Init+0xc4>
	}

	/* Checking */
	if (temp != MPU6050_I_AM) {
 802464c:	7dfb      	ldrb	r3, [r7, #23]
 802464e:	2b68      	cmp	r3, #104	; 0x68
 8024650:	d001      	beq.n	8024656 <MPU6050_Init+0x76>
		/* Return error */
		return MPU6050_Result_DeviceInvalid;
 8024652:	2303      	movs	r3, #3
 8024654:	e026      	b.n	80246a4 <MPU6050_Init+0xc4>
	//------------------

	/* Wakeup MPU6050 */
	//------------------
	/* Format array to send */
	d[0] = MPU6050_PWR_MGMT_1;
 8024656:	236b      	movs	r3, #107	; 0x6b
 8024658:	763b      	strb	r3, [r7, #24]
	d[1] = 0x01;
 802465a:	2301      	movs	r3, #1
 802465c:	767b      	strb	r3, [r7, #25]

	/* Try to transmit via I2C */
	if (HAL_I2C_Master_Transmit(Handle, address, d, 2, 1000) != HAL_OK) {
 802465e:	7efb      	ldrb	r3, [r7, #27]
 8024660:	b299      	uxth	r1, r3
 8024662:	f107 0218 	add.w	r2, r7, #24
 8024666:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802466a:	9300      	str	r3, [sp, #0]
 802466c:	2302      	movs	r3, #2
 802466e:	69f8      	ldr	r0, [r7, #28]
 8024670:	f00b fe98 	bl	80303a4 <HAL_I2C_Master_Transmit>
 8024674:	4603      	mov	r3, r0
 8024676:	2b00      	cmp	r3, #0
 8024678:	d001      	beq.n	802467e <MPU6050_Init+0x9e>
		return MPU6050_Result_Error;
 802467a:	2301      	movs	r3, #1
 802467c:	e012      	b.n	80246a4 <MPU6050_Init+0xc4>
	}
	//------------------

	/* Set sample rate to 1kHz */
	MPU6050_SetDataRate(I2Cx, DataStruct, MPU6050_DataRate_8KHz);
 802467e:	2200      	movs	r2, #0
 8024680:	68b9      	ldr	r1, [r7, #8]
 8024682:	68f8      	ldr	r0, [r7, #12]
 8024684:	f000 f812 	bl	80246ac <MPU6050_SetDataRate>

	/* Config accelerometer */
	MPU6050_SetAccelerometer(I2Cx, DataStruct, AccelerometerSensitivity);
 8024688:	79bb      	ldrb	r3, [r7, #6]
 802468a:	461a      	mov	r2, r3
 802468c:	68b9      	ldr	r1, [r7, #8]
 802468e:	68f8      	ldr	r0, [r7, #12]
 8024690:	f000 f830 	bl	80246f4 <MPU6050_SetAccelerometer>

	/* Config Gyroscope */
	MPU6050_SetGyroscope(I2Cx, DataStruct, GyroscopeSensitivity);
 8024694:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8024698:	461a      	mov	r2, r3
 802469a:	68b9      	ldr	r1, [r7, #8]
 802469c:	68f8      	ldr	r0, [r7, #12]
 802469e:	f000 f88f 	bl	80247c0 <MPU6050_SetGyroscope>

	/* Return OK */
	return MPU6050_Result_Ok;
 80246a2:	2300      	movs	r3, #0
}
 80246a4:	4618      	mov	r0, r3
 80246a6:	3720      	adds	r7, #32
 80246a8:	46bd      	mov	sp, r7
 80246aa:	bd80      	pop	{r7, pc}

080246ac <MPU6050_SetDataRate>:

MPU6050_Result MPU6050_SetDataRate(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct, uint8_t rate) {
 80246ac:	b580      	push	{r7, lr}
 80246ae:	b08a      	sub	sp, #40	; 0x28
 80246b0:	af04      	add	r7, sp, #16
 80246b2:	60f8      	str	r0, [r7, #12]
 80246b4:	60b9      	str	r1, [r7, #8]
 80246b6:	4613      	mov	r3, r2
 80246b8:	71fb      	strb	r3, [r7, #7]
	I2C_HandleTypeDef *Handle = I2Cx;
 80246ba:	68fb      	ldr	r3, [r7, #12]
 80246bc:	617b      	str	r3, [r7, #20]
	uint8_t address = DataStruct->Address;
 80246be:	68bb      	ldr	r3, [r7, #8]
 80246c0:	781b      	ldrb	r3, [r3, #0]
 80246c2:	74fb      	strb	r3, [r7, #19]
	/* Format array to send */
	//  d[0] = MPU6050_SMPLRT_DIV;
	//  d[1] = rate;
	/* Set data sample rate */
	while (HAL_I2C_Mem_Write(Handle, address, MPU6050_SMPLRT_DIV, 1, &rate, 1, 1000) != HAL_OK)
 80246c4:	bf00      	nop
 80246c6:	7cfb      	ldrb	r3, [r7, #19]
 80246c8:	b299      	uxth	r1, r3
 80246ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80246ce:	9302      	str	r3, [sp, #8]
 80246d0:	2301      	movs	r3, #1
 80246d2:	9301      	str	r3, [sp, #4]
 80246d4:	1dfb      	adds	r3, r7, #7
 80246d6:	9300      	str	r3, [sp, #0]
 80246d8:	2301      	movs	r3, #1
 80246da:	2219      	movs	r2, #25
 80246dc:	6978      	ldr	r0, [r7, #20]
 80246de:	f00b ff5f 	bl	80305a0 <HAL_I2C_Mem_Write>
 80246e2:	4603      	mov	r3, r0
 80246e4:	2b00      	cmp	r3, #0
 80246e6:	d1ee      	bne.n	80246c6 <MPU6050_SetDataRate+0x1a>
	//  if (HAL_I2C_Master_Transmit(Handle, (uint16_t) address, (uint8_t*) d, 2, 1000) != HAL_OK) {
	//    return MPU6050_Result_Error;
	//  }

	/* Return OK */
	return MPU6050_Result_Ok;
 80246e8:	2300      	movs	r3, #0
}
 80246ea:	4618      	mov	r0, r3
 80246ec:	3718      	adds	r7, #24
 80246ee:	46bd      	mov	sp, r7
 80246f0:	bd80      	pop	{r7, pc}
	...

080246f4 <MPU6050_SetAccelerometer>:

MPU6050_Result MPU6050_SetAccelerometer(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct,
		MPU6050_Accelerometer AccelerometerSensitivity) {
 80246f4:	b580      	push	{r7, lr}
 80246f6:	b08a      	sub	sp, #40	; 0x28
 80246f8:	af04      	add	r7, sp, #16
 80246fa:	60f8      	str	r0, [r7, #12]
 80246fc:	60b9      	str	r1, [r7, #8]
 80246fe:	4613      	mov	r3, r2
 8024700:	71fb      	strb	r3, [r7, #7]
	I2C_HandleTypeDef *Handle = I2Cx;
 8024702:	68fb      	ldr	r3, [r7, #12]
 8024704:	617b      	str	r3, [r7, #20]
	uint8_t data, address = DataStruct->Address;
 8024706:	68bb      	ldr	r3, [r7, #8]
 8024708:	781b      	ldrb	r3, [r3, #0]
 802470a:	74fb      	strb	r3, [r7, #19]

	/* Config accelerometer */
	while (HAL_I2C_Mem_Read(Handle, address, MPU6050_ACCEL_CONFIG, 1, &data, 1, 1000) != HAL_OK)
 802470c:	bf00      	nop
 802470e:	7cfb      	ldrb	r3, [r7, #19]
 8024710:	b299      	uxth	r1, r3
 8024712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8024716:	9302      	str	r3, [sp, #8]
 8024718:	2301      	movs	r3, #1
 802471a:	9301      	str	r3, [sp, #4]
 802471c:	f107 0312 	add.w	r3, r7, #18
 8024720:	9300      	str	r3, [sp, #0]
 8024722:	2301      	movs	r3, #1
 8024724:	221c      	movs	r2, #28
 8024726:	6978      	ldr	r0, [r7, #20]
 8024728:	f00c f834 	bl	8030794 <HAL_I2C_Mem_Read>
 802472c:	4603      	mov	r3, r0
 802472e:	2b00      	cmp	r3, #0
 8024730:	d1ed      	bne.n	802470e <MPU6050_SetAccelerometer+0x1a>
	//  while (HAL_I2C_Master_Receive(Handle, (uint16_t) address, &data, 1, 1000) != HAL_OK)
	//    ;
	//  /*{
	//   return MPU6050_Result_Error;
	//   }*/
	data = (data & 0xE7) | (uint8_t) AccelerometerSensitivity << 3;
 8024732:	7cbb      	ldrb	r3, [r7, #18]
 8024734:	b25b      	sxtb	r3, r3
 8024736:	f023 0318 	bic.w	r3, r3, #24
 802473a:	b25a      	sxtb	r2, r3
 802473c:	79fb      	ldrb	r3, [r7, #7]
 802473e:	00db      	lsls	r3, r3, #3
 8024740:	b25b      	sxtb	r3, r3
 8024742:	4313      	orrs	r3, r2
 8024744:	b25b      	sxtb	r3, r3
 8024746:	b2db      	uxtb	r3, r3
 8024748:	74bb      	strb	r3, [r7, #18]
	while (HAL_I2C_Mem_Write(Handle, address, MPU6050_ACCEL_CONFIG, 1, &data, 1, 1000) != HAL_OK)
 802474a:	bf00      	nop
 802474c:	7cfb      	ldrb	r3, [r7, #19]
 802474e:	b299      	uxth	r1, r3
 8024750:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8024754:	9302      	str	r3, [sp, #8]
 8024756:	2301      	movs	r3, #1
 8024758:	9301      	str	r3, [sp, #4]
 802475a:	f107 0312 	add.w	r3, r7, #18
 802475e:	9300      	str	r3, [sp, #0]
 8024760:	2301      	movs	r3, #1
 8024762:	221c      	movs	r2, #28
 8024764:	6978      	ldr	r0, [r7, #20]
 8024766:	f00b ff1b 	bl	80305a0 <HAL_I2C_Mem_Write>
 802476a:	4603      	mov	r3, r0
 802476c:	2b00      	cmp	r3, #0
 802476e:	d1ed      	bne.n	802474c <MPU6050_SetAccelerometer+0x58>
	//  /*{
	//   return MPU6050_Result_Error;
	//   }*/

	/* Set sensitivities for multiplying gyro and accelerometer data */
	switch (AccelerometerSensitivity) {
 8024770:	79fb      	ldrb	r3, [r7, #7]
 8024772:	2b03      	cmp	r3, #3
 8024774:	d81e      	bhi.n	80247b4 <MPU6050_SetAccelerometer+0xc0>
 8024776:	a201      	add	r2, pc, #4	; (adr r2, 802477c <MPU6050_SetAccelerometer+0x88>)
 8024778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802477c:	0802478d 	.word	0x0802478d
 8024780:	08024797 	.word	0x08024797
 8024784:	080247a1 	.word	0x080247a1
 8024788:	080247ab 	.word	0x080247ab
		case MPU6050_Accelerometer_2G:
			DataStruct->Acce_Mult = (float) 1 / MPU6050_ACCE_SENS_2;
 802478c:	68bb      	ldr	r3, [r7, #8]
 802478e:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8024792:	609a      	str	r2, [r3, #8]
			break;
 8024794:	e00f      	b.n	80247b6 <MPU6050_SetAccelerometer+0xc2>
		case MPU6050_Accelerometer_4G:
			DataStruct->Acce_Mult = (float) 1 / MPU6050_ACCE_SENS_4;
 8024796:	68bb      	ldr	r3, [r7, #8]
 8024798:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 802479c:	609a      	str	r2, [r3, #8]
			break;
 802479e:	e00a      	b.n	80247b6 <MPU6050_SetAccelerometer+0xc2>
		case MPU6050_Accelerometer_8G:
			DataStruct->Acce_Mult = (float) 1 / MPU6050_ACCE_SENS_8;
 80247a0:	68bb      	ldr	r3, [r7, #8]
 80247a2:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 80247a6:	609a      	str	r2, [r3, #8]
			break;
 80247a8:	e005      	b.n	80247b6 <MPU6050_SetAccelerometer+0xc2>
		case MPU6050_Accelerometer_16G:
			DataStruct->Acce_Mult = (float) 1 / MPU6050_ACCE_SENS_16;
 80247aa:	68bb      	ldr	r3, [r7, #8]
 80247ac:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 80247b0:	609a      	str	r2, [r3, #8]
			break;
 80247b2:	e000      	b.n	80247b6 <MPU6050_SetAccelerometer+0xc2>
		default:
			break;
 80247b4:	bf00      	nop
	}

	/* Return OK */
	return MPU6050_Result_Ok;
 80247b6:	2300      	movs	r3, #0
}
 80247b8:	4618      	mov	r0, r3
 80247ba:	3718      	adds	r7, #24
 80247bc:	46bd      	mov	sp, r7
 80247be:	bd80      	pop	{r7, pc}

080247c0 <MPU6050_SetGyroscope>:

MPU6050_Result MPU6050_SetGyroscope(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct,
		MPU6050_Gyroscope GyroscopeSensitivity) {
 80247c0:	b580      	push	{r7, lr}
 80247c2:	b08a      	sub	sp, #40	; 0x28
 80247c4:	af04      	add	r7, sp, #16
 80247c6:	60f8      	str	r0, [r7, #12]
 80247c8:	60b9      	str	r1, [r7, #8]
 80247ca:	4613      	mov	r3, r2
 80247cc:	71fb      	strb	r3, [r7, #7]
	I2C_HandleTypeDef *Handle = I2Cx;
 80247ce:	68fb      	ldr	r3, [r7, #12]
 80247d0:	617b      	str	r3, [r7, #20]
	uint8_t data, address = DataStruct->Address;
 80247d2:	68bb      	ldr	r3, [r7, #8]
 80247d4:	781b      	ldrb	r3, [r3, #0]
 80247d6:	74fb      	strb	r3, [r7, #19]

	/* Config gyroscope */
	while (HAL_I2C_Mem_Read(Handle, address, MPU6050_GYRO_CONFIG, 1, &data, 1, 1000) != HAL_OK)
 80247d8:	bf00      	nop
 80247da:	7cfb      	ldrb	r3, [r7, #19]
 80247dc:	b299      	uxth	r1, r3
 80247de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80247e2:	9302      	str	r3, [sp, #8]
 80247e4:	2301      	movs	r3, #1
 80247e6:	9301      	str	r3, [sp, #4]
 80247e8:	f107 0312 	add.w	r3, r7, #18
 80247ec:	9300      	str	r3, [sp, #0]
 80247ee:	2301      	movs	r3, #1
 80247f0:	221b      	movs	r2, #27
 80247f2:	6978      	ldr	r0, [r7, #20]
 80247f4:	f00b ffce 	bl	8030794 <HAL_I2C_Mem_Read>
 80247f8:	4603      	mov	r3, r0
 80247fa:	2b00      	cmp	r3, #0
 80247fc:	d1ed      	bne.n	80247da <MPU6050_SetGyroscope+0x1a>
	//  while (HAL_I2C_Master_Receive(Handle, (uint16_t) address, &data, 1, 1000) != HAL_OK)
	//    ;
	//  /*{
	//   return MPU6050_Result_Error;
	//   }*/
	data = (data & 0xE7) | (uint8_t) GyroscopeSensitivity << 3;
 80247fe:	7cbb      	ldrb	r3, [r7, #18]
 8024800:	b25b      	sxtb	r3, r3
 8024802:	f023 0318 	bic.w	r3, r3, #24
 8024806:	b25a      	sxtb	r2, r3
 8024808:	79fb      	ldrb	r3, [r7, #7]
 802480a:	00db      	lsls	r3, r3, #3
 802480c:	b25b      	sxtb	r3, r3
 802480e:	4313      	orrs	r3, r2
 8024810:	b25b      	sxtb	r3, r3
 8024812:	b2db      	uxtb	r3, r3
 8024814:	74bb      	strb	r3, [r7, #18]
	while (HAL_I2C_Mem_Write(Handle, address, MPU6050_GYRO_CONFIG, 1, &data, 1, 1000) != HAL_OK)
 8024816:	bf00      	nop
 8024818:	7cfb      	ldrb	r3, [r7, #19]
 802481a:	b299      	uxth	r1, r3
 802481c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8024820:	9302      	str	r3, [sp, #8]
 8024822:	2301      	movs	r3, #1
 8024824:	9301      	str	r3, [sp, #4]
 8024826:	f107 0312 	add.w	r3, r7, #18
 802482a:	9300      	str	r3, [sp, #0]
 802482c:	2301      	movs	r3, #1
 802482e:	221b      	movs	r2, #27
 8024830:	6978      	ldr	r0, [r7, #20]
 8024832:	f00b feb5 	bl	80305a0 <HAL_I2C_Mem_Write>
 8024836:	4603      	mov	r3, r0
 8024838:	2b00      	cmp	r3, #0
 802483a:	d1ed      	bne.n	8024818 <MPU6050_SetGyroscope+0x58>
	//    ;
	//  /*{
	//   return MPU6050_Result_Error;
	//   }*/

	switch (GyroscopeSensitivity) {
 802483c:	79fb      	ldrb	r3, [r7, #7]
 802483e:	2b03      	cmp	r3, #3
 8024840:	d81a      	bhi.n	8024878 <MPU6050_SetGyroscope+0xb8>
 8024842:	a201      	add	r2, pc, #4	; (adr r2, 8024848 <MPU6050_SetGyroscope+0x88>)
 8024844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024848:	08024859 	.word	0x08024859
 802484c:	08024861 	.word	0x08024861
 8024850:	08024869 	.word	0x08024869
 8024854:	08024871 	.word	0x08024871
		case MPU6050_Gyroscope_250s:
			DataStruct->Gyro_Mult = (float) 1 / MPU6050_GYRO_SENS_250;
 8024858:	68bb      	ldr	r3, [r7, #8]
 802485a:	4a0a      	ldr	r2, [pc, #40]	; (8024884 <MPU6050_SetGyroscope+0xc4>)
 802485c:	605a      	str	r2, [r3, #4]
			break;
 802485e:	e00c      	b.n	802487a <MPU6050_SetGyroscope+0xba>
		case MPU6050_Gyroscope_500s:
			DataStruct->Gyro_Mult = (float) 1 / MPU6050_GYRO_SENS_500;
 8024860:	68bb      	ldr	r3, [r7, #8]
 8024862:	4a09      	ldr	r2, [pc, #36]	; (8024888 <MPU6050_SetGyroscope+0xc8>)
 8024864:	605a      	str	r2, [r3, #4]
			break;
 8024866:	e008      	b.n	802487a <MPU6050_SetGyroscope+0xba>
		case MPU6050_Gyroscope_1000s:
			DataStruct->Gyro_Mult = (float) 1 / MPU6050_GYRO_SENS_1000;
 8024868:	68bb      	ldr	r3, [r7, #8]
 802486a:	4a08      	ldr	r2, [pc, #32]	; (802488c <MPU6050_SetGyroscope+0xcc>)
 802486c:	605a      	str	r2, [r3, #4]
			break;
 802486e:	e004      	b.n	802487a <MPU6050_SetGyroscope+0xba>
		case MPU6050_Gyroscope_2000s:
			DataStruct->Gyro_Mult = (float) 1 / MPU6050_GYRO_SENS_2000;
 8024870:	68bb      	ldr	r3, [r7, #8]
 8024872:	4a07      	ldr	r2, [pc, #28]	; (8024890 <MPU6050_SetGyroscope+0xd0>)
 8024874:	605a      	str	r2, [r3, #4]
			break;
 8024876:	e000      	b.n	802487a <MPU6050_SetGyroscope+0xba>
		default:
			break;
 8024878:	bf00      	nop
	}
	/* Return OK */
	return MPU6050_Result_Ok;
 802487a:	2300      	movs	r3, #0
}
 802487c:	4618      	mov	r0, r3
 802487e:	3718      	adds	r7, #24
 8024880:	46bd      	mov	sp, r7
 8024882:	bd80      	pop	{r7, pc}
 8024884:	3bfa232d 	.word	0x3bfa232d
 8024888:	3c7a232d 	.word	0x3c7a232d
 802488c:	3cf9c190 	.word	0x3cf9c190
 8024890:	3d79c190 	.word	0x3d79c190

08024894 <MPU6050_ReadAll>:
	DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);

	/* Return OK */
	return MPU6050_Result_Ok;
}
MPU6050_Result MPU6050_ReadAll(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct) {
 8024894:	b580      	push	{r7, lr}
 8024896:	b08c      	sub	sp, #48	; 0x30
 8024898:	af04      	add	r7, sp, #16
 802489a:	6078      	str	r0, [r7, #4]
 802489c:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef *Handle = I2Cx;
 802489e:	687b      	ldr	r3, [r7, #4]
 80248a0:	61fb      	str	r3, [r7, #28]
	uint8_t data[14], address = DataStruct->Address;
 80248a2:	683b      	ldr	r3, [r7, #0]
 80248a4:	781b      	ldrb	r3, [r3, #0]
 80248a6:	76fb      	strb	r3, [r7, #27]
	int16_t temp;

	/* Read full raw data, 14bytes */
	while (HAL_I2C_Mem_Read(Handle, address, MPU6050_ACCEL_XOUT_H, 1, data, 14, 1000) != HAL_OK)
 80248a8:	bf00      	nop
 80248aa:	7efb      	ldrb	r3, [r7, #27]
 80248ac:	b299      	uxth	r1, r3
 80248ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80248b2:	9302      	str	r3, [sp, #8]
 80248b4:	230e      	movs	r3, #14
 80248b6:	9301      	str	r3, [sp, #4]
 80248b8:	f107 0308 	add.w	r3, r7, #8
 80248bc:	9300      	str	r3, [sp, #0]
 80248be:	2301      	movs	r3, #1
 80248c0:	223b      	movs	r2, #59	; 0x3b
 80248c2:	69f8      	ldr	r0, [r7, #28]
 80248c4:	f00b ff66 	bl	8030794 <HAL_I2C_Mem_Read>
 80248c8:	4603      	mov	r3, r0
 80248ca:	2b00      	cmp	r3, #0
 80248cc:	d1ed      	bne.n	80248aa <MPU6050_ReadAll+0x16>
	//
	//  while (HAL_I2C_Master_Receive(Handle, (uint16_t) address, data, 14, 1000) != HAL_OK)
	//    ;

	/* Format accelerometer data */
	DataStruct->Accelerometer_X = (int16_t) (data[0] << 8 | data[1]);
 80248ce:	7a3b      	ldrb	r3, [r7, #8]
 80248d0:	021b      	lsls	r3, r3, #8
 80248d2:	b21a      	sxth	r2, r3
 80248d4:	7a7b      	ldrb	r3, [r7, #9]
 80248d6:	b21b      	sxth	r3, r3
 80248d8:	4313      	orrs	r3, r2
 80248da:	b21a      	sxth	r2, r3
 80248dc:	683b      	ldr	r3, [r7, #0]
 80248de:	819a      	strh	r2, [r3, #12]
	DataStruct->Accelerometer_Y = (int16_t) (data[2] << 8 | data[3]);
 80248e0:	7abb      	ldrb	r3, [r7, #10]
 80248e2:	021b      	lsls	r3, r3, #8
 80248e4:	b21a      	sxth	r2, r3
 80248e6:	7afb      	ldrb	r3, [r7, #11]
 80248e8:	b21b      	sxth	r3, r3
 80248ea:	4313      	orrs	r3, r2
 80248ec:	b21a      	sxth	r2, r3
 80248ee:	683b      	ldr	r3, [r7, #0]
 80248f0:	81da      	strh	r2, [r3, #14]
	DataStruct->Accelerometer_Z = (int16_t) (data[4] << 8 | data[5]);
 80248f2:	7b3b      	ldrb	r3, [r7, #12]
 80248f4:	021b      	lsls	r3, r3, #8
 80248f6:	b21a      	sxth	r2, r3
 80248f8:	7b7b      	ldrb	r3, [r7, #13]
 80248fa:	b21b      	sxth	r3, r3
 80248fc:	4313      	orrs	r3, r2
 80248fe:	b21a      	sxth	r2, r3
 8024900:	683b      	ldr	r3, [r7, #0]
 8024902:	821a      	strh	r2, [r3, #16]

	/* Format temperature */
	temp = (data[6] << 8 | data[7]);
 8024904:	7bbb      	ldrb	r3, [r7, #14]
 8024906:	021b      	lsls	r3, r3, #8
 8024908:	b21a      	sxth	r2, r3
 802490a:	7bfb      	ldrb	r3, [r7, #15]
 802490c:	b21b      	sxth	r3, r3
 802490e:	4313      	orrs	r3, r2
 8024910:	833b      	strh	r3, [r7, #24]
	DataStruct->Temperature = (float) ((float) ((int16_t) temp) / (float) 340.0 + (float) 36.53);
 8024912:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8024916:	ee07 3a90 	vmov	s15, r3
 802491a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802491e:	eddf 6a15 	vldr	s13, [pc, #84]	; 8024974 <MPU6050_ReadAll+0xe0>
 8024922:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8024926:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8024978 <MPU6050_ReadAll+0xe4>
 802492a:	ee77 7a87 	vadd.f32	s15, s15, s14
 802492e:	683b      	ldr	r3, [r7, #0]
 8024930:	edc3 7a06 	vstr	s15, [r3, #24]

	/* Format gyroscope data */
	DataStruct->Gyroscope_X = (int16_t) (data[8] << 8 | data[9]);
 8024934:	7c3b      	ldrb	r3, [r7, #16]
 8024936:	021b      	lsls	r3, r3, #8
 8024938:	b21a      	sxth	r2, r3
 802493a:	7c7b      	ldrb	r3, [r7, #17]
 802493c:	b21b      	sxth	r3, r3
 802493e:	4313      	orrs	r3, r2
 8024940:	b21a      	sxth	r2, r3
 8024942:	683b      	ldr	r3, [r7, #0]
 8024944:	825a      	strh	r2, [r3, #18]
	DataStruct->Gyroscope_Y = (int16_t) (data[10] << 8 | data[11]);
 8024946:	7cbb      	ldrb	r3, [r7, #18]
 8024948:	021b      	lsls	r3, r3, #8
 802494a:	b21a      	sxth	r2, r3
 802494c:	7cfb      	ldrb	r3, [r7, #19]
 802494e:	b21b      	sxth	r3, r3
 8024950:	4313      	orrs	r3, r2
 8024952:	b21a      	sxth	r2, r3
 8024954:	683b      	ldr	r3, [r7, #0]
 8024956:	829a      	strh	r2, [r3, #20]
	DataStruct->Gyroscope_Z = (int16_t) (data[12] << 8 | data[13]);
 8024958:	7d3b      	ldrb	r3, [r7, #20]
 802495a:	021b      	lsls	r3, r3, #8
 802495c:	b21a      	sxth	r2, r3
 802495e:	7d7b      	ldrb	r3, [r7, #21]
 8024960:	b21b      	sxth	r3, r3
 8024962:	4313      	orrs	r3, r2
 8024964:	b21a      	sxth	r2, r3
 8024966:	683b      	ldr	r3, [r7, #0]
 8024968:	82da      	strh	r2, [r3, #22]

	/* Return OK */
	return MPU6050_Result_Ok;
 802496a:	2300      	movs	r3, #0
}
 802496c:	4618      	mov	r0, r3
 802496e:	3720      	adds	r7, #32
 8024970:	46bd      	mov	sp, r7
 8024972:	bd80      	pop	{r7, pc}
 8024974:	43aa0000 	.word	0x43aa0000
 8024978:	42121eb8 	.word	0x42121eb8

0802497c <nmea_init>:
/**
 * @brief           Init NMEA handle
 * @param[in]       gh: NMEA handle structure
 * @return          `1` on success, `0` otherwise
 */
uint8_t nmea_init(nmea_t *nh) {
 802497c:	b580      	push	{r7, lr}
 802497e:	b082      	sub	sp, #8
 8024980:	af00      	add	r7, sp, #0
 8024982:	6078      	str	r0, [r7, #4]
    memset(nh, 0x00, sizeof(*nh)); /* Reset structure */
 8024984:	2274      	movs	r2, #116	; 0x74
 8024986:	2100      	movs	r1, #0
 8024988:	6878      	ldr	r0, [r7, #4]
 802498a:	f01b f891 	bl	803fab0 <memset>
    return 1;
 802498e:	2301      	movs	r3, #1
}
 8024990:	4618      	mov	r0, r3
 8024992:	3708      	adds	r7, #8
 8024994:	46bd      	mov	sp, r7
 8024996:	bd80      	pop	{r7, pc}

08024998 <nmea_process>:
 * @param[in]       gh: NMEA handle structure
 * @param[in]       data: Received data
 * @param[in]       len: Number of bytes to process
 * @return          `1` on success, `0` otherwise
 */
uint8_t nmea_process(nmea_t *nh, const void *data, size_t len) {
 8024998:	b580      	push	{r7, lr}
 802499a:	b086      	sub	sp, #24
 802499c:	af00      	add	r7, sp, #0
 802499e:	60f8      	str	r0, [r7, #12]
 80249a0:	60b9      	str	r1, [r7, #8]
 80249a2:	607a      	str	r2, [r7, #4]
    const uint8_t *d = data;
 80249a4:	68bb      	ldr	r3, [r7, #8]
 80249a6:	617b      	str	r3, [r7, #20]

    while (len--) { /* Process all bytes */
 80249a8:	e0a4      	b.n	8024af4 <nmea_process+0x15c>
        if (*d == '$') { /* Check for beginning of NMEA line */
 80249aa:	697b      	ldr	r3, [r7, #20]
 80249ac:	781b      	ldrb	r3, [r3, #0]
 80249ae:	2b24      	cmp	r3, #36	; 0x24
 80249b0:	d125      	bne.n	80249fe <nmea_process+0x66>
            memset(&nh->p, 0x00, sizeof(nh->p));/* Reset private memory */
 80249b2:	68fb      	ldr	r3, [r7, #12]
 80249b4:	3344      	adds	r3, #68	; 0x44
 80249b6:	2230      	movs	r2, #48	; 0x30
 80249b8:	2100      	movs	r1, #0
 80249ba:	4618      	mov	r0, r3
 80249bc:	f01b f878 	bl	803fab0 <memset>
            TERM_ADD(nh, *d); /* Add character to term */
 80249c0:	68fb      	ldr	r3, [r7, #12]
 80249c2:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80249c6:	2b0b      	cmp	r3, #11
 80249c8:	f200 8091 	bhi.w	8024aee <nmea_process+0x156>
 80249cc:	68fb      	ldr	r3, [r7, #12]
 80249ce:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80249d2:	1c5a      	adds	r2, r3, #1
 80249d4:	b2d1      	uxtb	r1, r2
 80249d6:	68fa      	ldr	r2, [r7, #12]
 80249d8:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
 80249dc:	4619      	mov	r1, r3
 80249de:	697b      	ldr	r3, [r7, #20]
 80249e0:	781a      	ldrb	r2, [r3, #0]
 80249e2:	68fb      	ldr	r3, [r7, #12]
 80249e4:	440b      	add	r3, r1
 80249e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80249ea:	68fb      	ldr	r3, [r7, #12]
 80249ec:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80249f0:	461a      	mov	r2, r3
 80249f2:	68fb      	ldr	r3, [r7, #12]
 80249f4:	4413      	add	r3, r2
 80249f6:	2200      	movs	r2, #0
 80249f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80249fc:	e077      	b.n	8024aee <nmea_process+0x156>
        } else if (*d == ',') { /* Term separator character */
 80249fe:	697b      	ldr	r3, [r7, #20]
 8024a00:	781b      	ldrb	r3, [r3, #0]
 8024a02:	2b2c      	cmp	r3, #44	; 0x2c
 8024a04:	d11d      	bne.n	8024a42 <nmea_process+0xaa>
            parse_term(nh); /* Parse term we have currently in memory */
 8024a06:	68f8      	ldr	r0, [r7, #12]
 8024a08:	f000 f9e8 	bl	8024ddc <parse_term>
            CRC_ADD(nh, *d); /* Add character to CRC computation */
 8024a0c:	68fb      	ldr	r3, [r7, #12]
 8024a0e:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 8024a12:	697b      	ldr	r3, [r7, #20]
 8024a14:	781b      	ldrb	r3, [r3, #0]
 8024a16:	4053      	eors	r3, r2
 8024a18:	b2da      	uxtb	r2, r3
 8024a1a:	68fb      	ldr	r3, [r7, #12]
 8024a1c:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
            TERM_NEXT(nh); /* Start with next term */
 8024a20:	68fb      	ldr	r3, [r7, #12]
 8024a22:	2200      	movs	r2, #0
 8024a24:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8024a28:	68fb      	ldr	r3, [r7, #12]
 8024a2a:	2200      	movs	r2, #0
 8024a2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8024a30:	68fb      	ldr	r3, [r7, #12]
 8024a32:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8024a36:	3301      	adds	r3, #1
 8024a38:	b2da      	uxtb	r2, r3
 8024a3a:	68fb      	ldr	r3, [r7, #12]
 8024a3c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8024a40:	e055      	b.n	8024aee <nmea_process+0x156>
        } else if (*d == '*') { /* Start indicates end of data for CRC computation */
 8024a42:	697b      	ldr	r3, [r7, #20]
 8024a44:	781b      	ldrb	r3, [r3, #0]
 8024a46:	2b2a      	cmp	r3, #42	; 0x2a
 8024a48:	d117      	bne.n	8024a7a <nmea_process+0xe2>
            parse_term(nh); /* Parse term we have currently in memory */
 8024a4a:	68f8      	ldr	r0, [r7, #12]
 8024a4c:	f000 f9c6 	bl	8024ddc <parse_term>
            nh->p.star = 1; /* STAR detected */
 8024a50:	68fb      	ldr	r3, [r7, #12]
 8024a52:	2201      	movs	r2, #1
 8024a54:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            TERM_NEXT(nh); /* Start with next term */
 8024a58:	68fb      	ldr	r3, [r7, #12]
 8024a5a:	2200      	movs	r2, #0
 8024a5c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8024a60:	68fb      	ldr	r3, [r7, #12]
 8024a62:	2200      	movs	r2, #0
 8024a64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8024a68:	68fb      	ldr	r3, [r7, #12]
 8024a6a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8024a6e:	3301      	adds	r3, #1
 8024a70:	b2da      	uxtb	r2, r3
 8024a72:	68fb      	ldr	r3, [r7, #12]
 8024a74:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8024a78:	e039      	b.n	8024aee <nmea_process+0x156>
        } else if (*d == '\r') {
 8024a7a:	697b      	ldr	r3, [r7, #20]
 8024a7c:	781b      	ldrb	r3, [r3, #0]
 8024a7e:	2b0d      	cmp	r3, #13
 8024a80:	d109      	bne.n	8024a96 <nmea_process+0xfe>
            if (check_crc(nh)) { /* Check for CRC result */
 8024a82:	68f8      	ldr	r0, [r7, #12]
 8024a84:	f000 fc40 	bl	8025308 <check_crc>
 8024a88:	4603      	mov	r3, r0
 8024a8a:	2b00      	cmp	r3, #0
 8024a8c:	d02f      	beq.n	8024aee <nmea_process+0x156>
                /* CRC is OK, in theory we can copy data from statements to user data */
                copy_from_tmp_memory(nh); /* Copy memory from temporary to user memory */
 8024a8e:	68f8      	ldr	r0, [r7, #12]
 8024a90:	f000 fcc3 	bl	802541a <copy_from_tmp_memory>
 8024a94:	e02b      	b.n	8024aee <nmea_process+0x156>
            }
        } else {
            if (!nh->p.star) { /* Add to CRC only if star not yet detected */
 8024a96:	68fb      	ldr	r3, [r7, #12]
 8024a98:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8024a9c:	2b00      	cmp	r3, #0
 8024a9e:	d109      	bne.n	8024ab4 <nmea_process+0x11c>
                CRC_ADD(nh, *d); /* Add to CRC */
 8024aa0:	68fb      	ldr	r3, [r7, #12]
 8024aa2:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 8024aa6:	697b      	ldr	r3, [r7, #20]
 8024aa8:	781b      	ldrb	r3, [r3, #0]
 8024aaa:	4053      	eors	r3, r2
 8024aac:	b2da      	uxtb	r2, r3
 8024aae:	68fb      	ldr	r3, [r7, #12]
 8024ab0:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
            }
            TERM_ADD(nh, *d); /* Add character to term */
 8024ab4:	68fb      	ldr	r3, [r7, #12]
 8024ab6:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8024aba:	2b0b      	cmp	r3, #11
 8024abc:	d817      	bhi.n	8024aee <nmea_process+0x156>
 8024abe:	68fb      	ldr	r3, [r7, #12]
 8024ac0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8024ac4:	1c5a      	adds	r2, r3, #1
 8024ac6:	b2d1      	uxtb	r1, r2
 8024ac8:	68fa      	ldr	r2, [r7, #12]
 8024aca:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
 8024ace:	4619      	mov	r1, r3
 8024ad0:	697b      	ldr	r3, [r7, #20]
 8024ad2:	781a      	ldrb	r2, [r3, #0]
 8024ad4:	68fb      	ldr	r3, [r7, #12]
 8024ad6:	440b      	add	r3, r1
 8024ad8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8024adc:	68fb      	ldr	r3, [r7, #12]
 8024ade:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8024ae2:	461a      	mov	r2, r3
 8024ae4:	68fb      	ldr	r3, [r7, #12]
 8024ae6:	4413      	add	r3, r2
 8024ae8:	2200      	movs	r2, #0
 8024aea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        }
        d++; /* Process next character */
 8024aee:	697b      	ldr	r3, [r7, #20]
 8024af0:	3301      	adds	r3, #1
 8024af2:	617b      	str	r3, [r7, #20]
    while (len--) { /* Process all bytes */
 8024af4:	687b      	ldr	r3, [r7, #4]
 8024af6:	1e5a      	subs	r2, r3, #1
 8024af8:	607a      	str	r2, [r7, #4]
 8024afa:	2b00      	cmp	r3, #0
 8024afc:	f47f af55 	bne.w	80249aa <nmea_process+0x12>
    }
    return 1;
 8024b00:	2301      	movs	r3, #1
}
 8024b02:	4618      	mov	r0, r3
 8024b04:	3718      	adds	r7, #24
 8024b06:	46bd      	mov	sp, r7
 8024b08:	bd80      	pop	{r7, pc}
	...

08024b0c <nmea_to_speed>:
 * @brief           Convert NMEA speed (in knots = nautical mile per hour) to different speed format
 * @param[in]       sik: Speed in knots, received from NMEA statement
 * @param[in]       ts: Target speed to convert to from knots
 * @return          Speed calculated from knots
 */
nmea_float_t nmea_to_speed(nmea_float_t sik, NMEA_SPEED ts) {
 8024b0c:	b480      	push	{r7}
 8024b0e:	b083      	sub	sp, #12
 8024b10:	af00      	add	r7, sp, #0
 8024b12:	ed87 0a01 	vstr	s0, [r7, #4]
 8024b16:	4603      	mov	r3, r0
 8024b18:	70fb      	strb	r3, [r7, #3]
    switch (ts) {
 8024b1a:	78fb      	ldrb	r3, [r7, #3]
 8024b1c:	2b0e      	cmp	r3, #14
 8024b1e:	f200 8086 	bhi.w	8024c2e <nmea_to_speed+0x122>
 8024b22:	a201      	add	r2, pc, #4	; (adr r2, 8024b28 <nmea_to_speed+0x1c>)
 8024b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024b28:	08024b65 	.word	0x08024b65
 8024b2c:	08024b73 	.word	0x08024b73
 8024b30:	08024b81 	.word	0x08024b81
 8024b34:	08024b8f 	.word	0x08024b8f
 8024b38:	08024b9d 	.word	0x08024b9d
 8024b3c:	08024bab 	.word	0x08024bab
 8024b40:	08024bb9 	.word	0x08024bb9
 8024b44:	08024bc7 	.word	0x08024bc7
 8024b48:	08024bd5 	.word	0x08024bd5
 8024b4c:	08024be3 	.word	0x08024be3
 8024b50:	08024bf1 	.word	0x08024bf1
 8024b54:	08024bff 	.word	0x08024bff
 8024b58:	08024c0d 	.word	0x08024c0d
 8024b5c:	08024c1b 	.word	0x08024c1b
 8024b60:	08024c29 	.word	0x08024c29
        case nmea_speed_kps:
            return FLT(sik * FLT(0.000514));
 8024b64:	edd7 7a01 	vldr	s15, [r7, #4]
 8024b68:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8024c40 <nmea_to_speed+0x134>
 8024b6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024b70:	e05f      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_kph:
            return FLT(sik * FLT(1.852));
 8024b72:	edd7 7a01 	vldr	s15, [r7, #4]
 8024b76:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8024c44 <nmea_to_speed+0x138>
 8024b7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024b7e:	e058      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_mps:
            return FLT(sik * FLT(0.5144));
 8024b80:	edd7 7a01 	vldr	s15, [r7, #4]
 8024b84:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8024c48 <nmea_to_speed+0x13c>
 8024b88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024b8c:	e051      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_mpm:
            return FLT(sik * FLT(30.87));
 8024b8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8024b92:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8024c4c <nmea_to_speed+0x140>
 8024b96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024b9a:	e04a      	b.n	8024c32 <nmea_to_speed+0x126>

        case nmea_speed_mips:
            return FLT(sik * FLT(0.0003197));
 8024b9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8024ba0:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8024c50 <nmea_to_speed+0x144>
 8024ba4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024ba8:	e043      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_mph:
            return FLT(sik * FLT(1.151));
 8024baa:	edd7 7a01 	vldr	s15, [r7, #4]
 8024bae:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8024c54 <nmea_to_speed+0x148>
 8024bb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024bb6:	e03c      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_fps:
            return FLT(sik * FLT(1.688));
 8024bb8:	edd7 7a01 	vldr	s15, [r7, #4]
 8024bbc:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8024c58 <nmea_to_speed+0x14c>
 8024bc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024bc4:	e035      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_fpm:
            return FLT(sik * FLT(101.3));
 8024bc6:	edd7 7a01 	vldr	s15, [r7, #4]
 8024bca:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8024c5c <nmea_to_speed+0x150>
 8024bce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024bd2:	e02e      	b.n	8024c32 <nmea_to_speed+0x126>

        case nmea_speed_mpk:
            return FLT(sik * FLT(32.4));
 8024bd4:	edd7 7a01 	vldr	s15, [r7, #4]
 8024bd8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8024c60 <nmea_to_speed+0x154>
 8024bdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024be0:	e027      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_spk:
            return FLT(sik * FLT(1944.0));
 8024be2:	edd7 7a01 	vldr	s15, [r7, #4]
 8024be6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8024c64 <nmea_to_speed+0x158>
 8024bea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024bee:	e020      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_sp100m:
            return FLT(sik * FLT(194.4));
 8024bf0:	edd7 7a01 	vldr	s15, [r7, #4]
 8024bf4:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8024c68 <nmea_to_speed+0x15c>
 8024bf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024bfc:	e019      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_mipm:
            return FLT(sik * FLT(52.14));
 8024bfe:	edd7 7a01 	vldr	s15, [r7, #4]
 8024c02:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8024c6c <nmea_to_speed+0x160>
 8024c06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024c0a:	e012      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_spm:
            return FLT(sik * FLT(3128.0));
 8024c0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8024c10:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8024c70 <nmea_to_speed+0x164>
 8024c14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024c18:	e00b      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_sp100y:
            return FLT(sik * FLT(177.7));
 8024c1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8024c1e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8024c74 <nmea_to_speed+0x168>
 8024c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024c26:	e004      	b.n	8024c32 <nmea_to_speed+0x126>

        case nmea_speed_smph:
            return FLT(sik * FLT(1.0));
 8024c28:	edd7 7a01 	vldr	s15, [r7, #4]
 8024c2c:	e001      	b.n	8024c32 <nmea_to_speed+0x126>
        default:
            return 0;
 8024c2e:	eddf 7a12 	vldr	s15, [pc, #72]	; 8024c78 <nmea_to_speed+0x16c>
    }
}
 8024c32:	eeb0 0a67 	vmov.f32	s0, s15
 8024c36:	370c      	adds	r7, #12
 8024c38:	46bd      	mov	sp, r7
 8024c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024c3e:	4770      	bx	lr
 8024c40:	3a06bdf5 	.word	0x3a06bdf5
 8024c44:	3fed0e56 	.word	0x3fed0e56
 8024c48:	3f03afb8 	.word	0x3f03afb8
 8024c4c:	41f6f5c3 	.word	0x41f6f5c3
 8024c50:	39a79d68 	.word	0x39a79d68
 8024c54:	3f9353f8 	.word	0x3f9353f8
 8024c58:	3fd81062 	.word	0x3fd81062
 8024c5c:	42ca999a 	.word	0x42ca999a
 8024c60:	4201999a 	.word	0x4201999a
 8024c64:	44f30000 	.word	0x44f30000
 8024c68:	43426666 	.word	0x43426666
 8024c6c:	42508f5c 	.word	0x42508f5c
 8024c70:	45438000 	.word	0x45438000
 8024c74:	4331b333 	.word	0x4331b333
 8024c78:	00000000 	.word	0x00000000

08024c7c <parse_number>:
 * @brief           Parse number as integer
 * @param[in]       gh: NMEA handle
 * @param[in]       t: Text to parse. Set to `NULL` to parse current NMEA term
 * @return          Parsed integer
 */
static int32_t parse_number(nmea_t *nh, const char *t) {
 8024c7c:	b480      	push	{r7}
 8024c7e:	b085      	sub	sp, #20
 8024c80:	af00      	add	r7, sp, #0
 8024c82:	6078      	str	r0, [r7, #4]
 8024c84:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 8024c86:	2300      	movs	r3, #0
 8024c88:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 8024c8a:	683b      	ldr	r3, [r7, #0]
 8024c8c:	2b00      	cmp	r3, #0
 8024c8e:	d106      	bne.n	8024c9e <parse_number+0x22>
        t = nh->p.term_str;
 8024c90:	687b      	ldr	r3, [r7, #4]
 8024c92:	3345      	adds	r3, #69	; 0x45
 8024c94:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; t++) {
 8024c96:	e002      	b.n	8024c9e <parse_number+0x22>
 8024c98:	683b      	ldr	r3, [r7, #0]
 8024c9a:	3301      	adds	r3, #1
 8024c9c:	603b      	str	r3, [r7, #0]
 8024c9e:	683b      	ldr	r3, [r7, #0]
 8024ca0:	2b00      	cmp	r3, #0
 8024ca2:	d003      	beq.n	8024cac <parse_number+0x30>
 8024ca4:	683b      	ldr	r3, [r7, #0]
 8024ca6:	781b      	ldrb	r3, [r3, #0]
 8024ca8:	2b20      	cmp	r3, #32
 8024caa:	d0f5      	beq.n	8024c98 <parse_number+0x1c>
    } /* Strip leading spaces */

    minus = (*t == '-' ? (t++, 1) : 0);
 8024cac:	683b      	ldr	r3, [r7, #0]
 8024cae:	781b      	ldrb	r3, [r3, #0]
 8024cb0:	2b2d      	cmp	r3, #45	; 0x2d
 8024cb2:	d104      	bne.n	8024cbe <parse_number+0x42>
 8024cb4:	683b      	ldr	r3, [r7, #0]
 8024cb6:	3301      	adds	r3, #1
 8024cb8:	603b      	str	r3, [r7, #0]
 8024cba:	2301      	movs	r3, #1
 8024cbc:	e000      	b.n	8024cc0 <parse_number+0x44>
 8024cbe:	2300      	movs	r3, #0
 8024cc0:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); t++) {
 8024cc2:	e00d      	b.n	8024ce0 <parse_number+0x64>
        res = 10 * res + CTN(*t);
 8024cc4:	68fa      	ldr	r2, [r7, #12]
 8024cc6:	4613      	mov	r3, r2
 8024cc8:	009b      	lsls	r3, r3, #2
 8024cca:	4413      	add	r3, r2
 8024ccc:	005b      	lsls	r3, r3, #1
 8024cce:	461a      	mov	r2, r3
 8024cd0:	683b      	ldr	r3, [r7, #0]
 8024cd2:	781b      	ldrb	r3, [r3, #0]
 8024cd4:	3b30      	subs	r3, #48	; 0x30
 8024cd6:	4413      	add	r3, r2
 8024cd8:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); t++) {
 8024cda:	683b      	ldr	r3, [r7, #0]
 8024cdc:	3301      	adds	r3, #1
 8024cde:	603b      	str	r3, [r7, #0]
 8024ce0:	683b      	ldr	r3, [r7, #0]
 8024ce2:	2b00      	cmp	r3, #0
 8024ce4:	d007      	beq.n	8024cf6 <parse_number+0x7a>
 8024ce6:	683b      	ldr	r3, [r7, #0]
 8024ce8:	781b      	ldrb	r3, [r3, #0]
 8024cea:	2b2f      	cmp	r3, #47	; 0x2f
 8024cec:	d903      	bls.n	8024cf6 <parse_number+0x7a>
 8024cee:	683b      	ldr	r3, [r7, #0]
 8024cf0:	781b      	ldrb	r3, [r3, #0]
 8024cf2:	2b39      	cmp	r3, #57	; 0x39
 8024cf4:	d9e6      	bls.n	8024cc4 <parse_number+0x48>
    }
    return minus ? -res : res;
 8024cf6:	7afb      	ldrb	r3, [r7, #11]
 8024cf8:	2b00      	cmp	r3, #0
 8024cfa:	d002      	beq.n	8024d02 <parse_number+0x86>
 8024cfc:	68fb      	ldr	r3, [r7, #12]
 8024cfe:	425b      	negs	r3, r3
 8024d00:	e000      	b.n	8024d04 <parse_number+0x88>
 8024d02:	68fb      	ldr	r3, [r7, #12]
}
 8024d04:	4618      	mov	r0, r3
 8024d06:	3714      	adds	r7, #20
 8024d08:	46bd      	mov	sp, r7
 8024d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024d0e:	4770      	bx	lr

08024d10 <parse_float_number>:
 * @brief           Parse number as double and convert it to \ref nmea_float_t
 * @param[in]       gh: NMEA handle
 * @param[in]       t: Text to parse. Set to `NULL` to parse current NMEA term
 * @return          Parsed double in \ref nmea_float_t format
 */
static nmea_float_t parse_float_number(nmea_t *nh, const char *t) {
 8024d10:	b580      	push	{r7, lr}
 8024d12:	b084      	sub	sp, #16
 8024d14:	af00      	add	r7, sp, #0
 8024d16:	6078      	str	r0, [r7, #4]
 8024d18:	6039      	str	r1, [r7, #0]
    nmea_float_t res;

    if (t == NULL) {
 8024d1a:	683b      	ldr	r3, [r7, #0]
 8024d1c:	2b00      	cmp	r3, #0
 8024d1e:	d106      	bne.n	8024d2e <parse_float_number+0x1e>
        t = nh->p.term_str;
 8024d20:	687b      	ldr	r3, [r7, #4]
 8024d22:	3345      	adds	r3, #69	; 0x45
 8024d24:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; t++) {
 8024d26:	e002      	b.n	8024d2e <parse_float_number+0x1e>
 8024d28:	683b      	ldr	r3, [r7, #0]
 8024d2a:	3301      	adds	r3, #1
 8024d2c:	603b      	str	r3, [r7, #0]
 8024d2e:	683b      	ldr	r3, [r7, #0]
 8024d30:	2b00      	cmp	r3, #0
 8024d32:	d003      	beq.n	8024d3c <parse_float_number+0x2c>
 8024d34:	683b      	ldr	r3, [r7, #0]
 8024d36:	781b      	ldrb	r3, [r3, #0]
 8024d38:	2b20      	cmp	r3, #32
 8024d3a:	d0f5      	beq.n	8024d28 <parse_float_number+0x18>
    } /* Strip leading spaces */

#if NMEA_CFG_DOUBLE
	res = strtod(t, NULL);                      /* Parse string to double */
#else /* NMEA_CFG_DOUBLE */
    res = strtof(t, NULL); /* Parse string to float */
 8024d3c:	2100      	movs	r1, #0
 8024d3e:	6838      	ldr	r0, [r7, #0]
 8024d40:	f01b fd1a 	bl	8040778 <strtof>
 8024d44:	ed87 0a03 	vstr	s0, [r7, #12]
#endif /* !NMEA_CFG_DOUBLE */

    return FLT(res); /* Return casted value, based on float size */
 8024d48:	68fb      	ldr	r3, [r7, #12]
 8024d4a:	ee07 3a90 	vmov	s15, r3
}
 8024d4e:	eeb0 0a67 	vmov.f32	s0, s15
 8024d52:	3710      	adds	r7, #16
 8024d54:	46bd      	mov	sp, r7
 8024d56:	bd80      	pop	{r7, pc}

08024d58 <parse_lat_long>:
 *
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * @param[in]       gh: NMEA handle
 * @return          Latitude/Longitude value in degrees
 */
static nmea_float_t parse_lat_long(nmea_t *nh) {
 8024d58:	b580      	push	{r7, lr}
 8024d5a:	b086      	sub	sp, #24
 8024d5c:	af00      	add	r7, sp, #0
 8024d5e:	6078      	str	r0, [r7, #4]
    nmea_float_t ll, deg, min;

    ll = parse_float_number(nh, NULL); /* Parse value as double */
 8024d60:	2100      	movs	r1, #0
 8024d62:	6878      	ldr	r0, [r7, #4]
 8024d64:	f7ff ffd4 	bl	8024d10 <parse_float_number>
 8024d68:	ed87 0a05 	vstr	s0, [r7, #20]
    deg = FLT((int )((int )ll / 100)); /* Get absolute degrees value, interested in integer part only */
 8024d6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8024d70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024d74:	ee17 1a90 	vmov	r1, s15
 8024d78:	4b15      	ldr	r3, [pc, #84]	; (8024dd0 <parse_lat_long+0x78>)
 8024d7a:	fb83 2301 	smull	r2, r3, r3, r1
 8024d7e:	115a      	asrs	r2, r3, #5
 8024d80:	17cb      	asrs	r3, r1, #31
 8024d82:	1ad3      	subs	r3, r2, r3
 8024d84:	ee07 3a90 	vmov	s15, r3
 8024d88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024d8c:	edc7 7a04 	vstr	s15, [r7, #16]
    min = ll - (deg * FLT(100)); /* Get remaining part from full number, minutes */
 8024d90:	edd7 7a04 	vldr	s15, [r7, #16]
 8024d94:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8024dd4 <parse_lat_long+0x7c>
 8024d98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024d9c:	ed97 7a05 	vldr	s14, [r7, #20]
 8024da0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8024da4:	edc7 7a03 	vstr	s15, [r7, #12]
    ll = deg + (min / FLT(60)); /* Calculate latitude/longitude */
 8024da8:	ed97 7a03 	vldr	s14, [r7, #12]
 8024dac:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8024dd8 <parse_lat_long+0x80>
 8024db0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8024db4:	ed97 7a04 	vldr	s14, [r7, #16]
 8024db8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8024dbc:	edc7 7a05 	vstr	s15, [r7, #20]

    return ll;
 8024dc0:	697b      	ldr	r3, [r7, #20]
 8024dc2:	ee07 3a90 	vmov	s15, r3
}
 8024dc6:	eeb0 0a67 	vmov.f32	s0, s15
 8024dca:	3718      	adds	r7, #24
 8024dcc:	46bd      	mov	sp, r7
 8024dce:	bd80      	pop	{r7, pc}
 8024dd0:	51eb851f 	.word	0x51eb851f
 8024dd4:	42c80000 	.word	0x42c80000
 8024dd8:	42700000 	.word	0x42700000

08024ddc <parse_term>:
/**
 * @brief           Parse received term
 * @param[in]       gh: NMEA handle
 * @return          `1` on success, `0` otherwise
 */
static uint8_t parse_term(nmea_t *nh) {
 8024ddc:	b580      	push	{r7, lr}
 8024dde:	b082      	sub	sp, #8
 8024de0:	af00      	add	r7, sp, #0
 8024de2:	6078      	str	r0, [r7, #4]
    if (nh->p.term_num == 0) { /* Check string type */
 8024de4:	687b      	ldr	r3, [r7, #4]
 8024de6:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8024dea:	2b00      	cmp	r3, #0
 8024dec:	d169      	bne.n	8024ec2 <parse_term+0xe6>
        if (0) {
#if NMEA_CFG_STATEMENT_GPGGA
        } else if (!strncmp(nh->p.term_str, "$GPGGA", 6) || !strncmp(nh->p.term_str, "$GNGGA", 6)) {
 8024dee:	687b      	ldr	r3, [r7, #4]
 8024df0:	3345      	adds	r3, #69	; 0x45
 8024df2:	2206      	movs	r2, #6
 8024df4:	49c4      	ldr	r1, [pc, #784]	; (8025108 <parse_term+0x32c>)
 8024df6:	4618      	mov	r0, r3
 8024df8:	f01a fe82 	bl	803fb00 <strncmp>
 8024dfc:	4603      	mov	r3, r0
 8024dfe:	2b00      	cmp	r3, #0
 8024e00:	d009      	beq.n	8024e16 <parse_term+0x3a>
 8024e02:	687b      	ldr	r3, [r7, #4]
 8024e04:	3345      	adds	r3, #69	; 0x45
 8024e06:	2206      	movs	r2, #6
 8024e08:	49c0      	ldr	r1, [pc, #768]	; (802510c <parse_term+0x330>)
 8024e0a:	4618      	mov	r0, r3
 8024e0c:	f01a fe78 	bl	803fb00 <strncmp>
 8024e10:	4603      	mov	r3, r0
 8024e12:	2b00      	cmp	r3, #0
 8024e14:	d104      	bne.n	8024e20 <parse_term+0x44>
            nh->p.stat = STAT_GGA;
 8024e16:	687b      	ldr	r3, [r7, #4]
 8024e18:	2201      	movs	r2, #1
 8024e1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8024e1e:	e04e      	b.n	8024ebe <parse_term+0xe2>
#endif /* NMEA_CFG_STATEMENT_GPGGA */
#if NMEA_CFG_STATEMENT_GPGSA
        } else if (!strncmp(nh->p.term_str, "$GPGSA", 6) || !strncmp(nh->p.term_str, "$GNGSA", 6)) {
 8024e20:	687b      	ldr	r3, [r7, #4]
 8024e22:	3345      	adds	r3, #69	; 0x45
 8024e24:	2206      	movs	r2, #6
 8024e26:	49ba      	ldr	r1, [pc, #744]	; (8025110 <parse_term+0x334>)
 8024e28:	4618      	mov	r0, r3
 8024e2a:	f01a fe69 	bl	803fb00 <strncmp>
 8024e2e:	4603      	mov	r3, r0
 8024e30:	2b00      	cmp	r3, #0
 8024e32:	d009      	beq.n	8024e48 <parse_term+0x6c>
 8024e34:	687b      	ldr	r3, [r7, #4]
 8024e36:	3345      	adds	r3, #69	; 0x45
 8024e38:	2206      	movs	r2, #6
 8024e3a:	49b6      	ldr	r1, [pc, #728]	; (8025114 <parse_term+0x338>)
 8024e3c:	4618      	mov	r0, r3
 8024e3e:	f01a fe5f 	bl	803fb00 <strncmp>
 8024e42:	4603      	mov	r3, r0
 8024e44:	2b00      	cmp	r3, #0
 8024e46:	d104      	bne.n	8024e52 <parse_term+0x76>
            nh->p.stat = STAT_GSA;
 8024e48:	687b      	ldr	r3, [r7, #4]
 8024e4a:	2202      	movs	r2, #2
 8024e4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8024e50:	e035      	b.n	8024ebe <parse_term+0xe2>
#endif /* NMEA_CFG_STATEMENT_GPGSA */
#if NMEA_CFG_STATEMENT_GPGSV
        } else if (!strncmp(nh->p.term_str, "$GPGSV", 6) || !strncmp(nh->p.term_str, "$GNGSV", 6)) {
 8024e52:	687b      	ldr	r3, [r7, #4]
 8024e54:	3345      	adds	r3, #69	; 0x45
 8024e56:	2206      	movs	r2, #6
 8024e58:	49af      	ldr	r1, [pc, #700]	; (8025118 <parse_term+0x33c>)
 8024e5a:	4618      	mov	r0, r3
 8024e5c:	f01a fe50 	bl	803fb00 <strncmp>
 8024e60:	4603      	mov	r3, r0
 8024e62:	2b00      	cmp	r3, #0
 8024e64:	d009      	beq.n	8024e7a <parse_term+0x9e>
 8024e66:	687b      	ldr	r3, [r7, #4]
 8024e68:	3345      	adds	r3, #69	; 0x45
 8024e6a:	2206      	movs	r2, #6
 8024e6c:	49ab      	ldr	r1, [pc, #684]	; (802511c <parse_term+0x340>)
 8024e6e:	4618      	mov	r0, r3
 8024e70:	f01a fe46 	bl	803fb00 <strncmp>
 8024e74:	4603      	mov	r3, r0
 8024e76:	2b00      	cmp	r3, #0
 8024e78:	d104      	bne.n	8024e84 <parse_term+0xa8>
            nh->p.stat = STAT_GSV;
 8024e7a:	687b      	ldr	r3, [r7, #4]
 8024e7c:	2203      	movs	r2, #3
 8024e7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8024e82:	e01c      	b.n	8024ebe <parse_term+0xe2>
#endif /* NMEA_CFG_STATEMENT_GPGSV */
#if NMEA_CFG_STATEMENT_GPRMC
        } else if (!strncmp(nh->p.term_str, "$GPRMC", 6) || !strncmp(nh->p.term_str, "$GNRMC", 6)) {
 8024e84:	687b      	ldr	r3, [r7, #4]
 8024e86:	3345      	adds	r3, #69	; 0x45
 8024e88:	2206      	movs	r2, #6
 8024e8a:	49a5      	ldr	r1, [pc, #660]	; (8025120 <parse_term+0x344>)
 8024e8c:	4618      	mov	r0, r3
 8024e8e:	f01a fe37 	bl	803fb00 <strncmp>
 8024e92:	4603      	mov	r3, r0
 8024e94:	2b00      	cmp	r3, #0
 8024e96:	d009      	beq.n	8024eac <parse_term+0xd0>
 8024e98:	687b      	ldr	r3, [r7, #4]
 8024e9a:	3345      	adds	r3, #69	; 0x45
 8024e9c:	2206      	movs	r2, #6
 8024e9e:	49a1      	ldr	r1, [pc, #644]	; (8025124 <parse_term+0x348>)
 8024ea0:	4618      	mov	r0, r3
 8024ea2:	f01a fe2d 	bl	803fb00 <strncmp>
 8024ea6:	4603      	mov	r3, r0
 8024ea8:	2b00      	cmp	r3, #0
 8024eaa:	d104      	bne.n	8024eb6 <parse_term+0xda>
            nh->p.stat = STAT_RMC;
 8024eac:	687b      	ldr	r3, [r7, #4]
 8024eae:	2204      	movs	r2, #4
 8024eb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8024eb4:	e003      	b.n	8024ebe <parse_term+0xe2>
#endif /* NMEA_CFG_STATEMENT_GPRMC */
        } else {
            nh->p.stat = STAT_UNKNOWN; /* Invalid statement for library */
 8024eb6:	687b      	ldr	r3, [r7, #4]
 8024eb8:	2200      	movs	r2, #0
 8024eba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        }
        return 1;
 8024ebe:	2301      	movs	r3, #1
 8024ec0:	e21d      	b.n	80252fe <parse_term+0x522>
    }

    /* Start parsing terms */
    if (nh->p.stat == STAT_UNKNOWN) {
 8024ec2:	687b      	ldr	r3, [r7, #4]
 8024ec4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8024ec8:	2b00      	cmp	r3, #0
 8024eca:	f000 8217 	beq.w	80252fc <parse_term+0x520>
#if NMEA_CFG_STATEMENT_GPGGA
    } else if (nh->p.stat == STAT_GGA) { /* Process GPGGA statement */
 8024ece:	687b      	ldr	r3, [r7, #4]
 8024ed0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8024ed4:	2b01      	cmp	r3, #1
 8024ed6:	f040 80c0 	bne.w	802505a <parse_term+0x27e>
        switch (nh->p.term_num) {
 8024eda:	687b      	ldr	r3, [r7, #4]
 8024edc:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8024ee0:	3b01      	subs	r3, #1
 8024ee2:	2b0a      	cmp	r3, #10
 8024ee4:	f200 81fd 	bhi.w	80252e2 <parse_term+0x506>
 8024ee8:	a201      	add	r2, pc, #4	; (adr r2, 8024ef0 <parse_term+0x114>)
 8024eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024eee:	bf00      	nop
 8024ef0:	08024f1d 	.word	0x08024f1d
 8024ef4:	08024f97 	.word	0x08024f97
 8024ef8:	08024fa9 	.word	0x08024fa9
 8024efc:	08024fd1 	.word	0x08024fd1
 8024f00:	08024fe3 	.word	0x08024fe3
 8024f04:	0802500b 	.word	0x0802500b
 8024f08:	0802501f 	.word	0x0802501f
 8024f0c:	080252e3 	.word	0x080252e3
 8024f10:	08025033 	.word	0x08025033
 8024f14:	080252e3 	.word	0x080252e3
 8024f18:	08025047 	.word	0x08025047
            case 1: /* Process UTC time */
                nh->p.data.gga.hours = 10 * CTN(nh->p.term_str[0]) + CTN(nh->p.term_str[1]);
 8024f1c:	687b      	ldr	r3, [r7, #4]
 8024f1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8024f22:	3b30      	subs	r3, #48	; 0x30
 8024f24:	b2db      	uxtb	r3, r3
 8024f26:	461a      	mov	r2, r3
 8024f28:	0092      	lsls	r2, r2, #2
 8024f2a:	4413      	add	r3, r2
 8024f2c:	005b      	lsls	r3, r3, #1
 8024f2e:	b2da      	uxtb	r2, r3
 8024f30:	687b      	ldr	r3, [r7, #4]
 8024f32:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8024f36:	4413      	add	r3, r2
 8024f38:	b2db      	uxtb	r3, r3
 8024f3a:	3b30      	subs	r3, #48	; 0x30
 8024f3c:	b2da      	uxtb	r2, r3
 8024f3e:	687b      	ldr	r3, [r7, #4]
 8024f40:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
                nh->p.data.gga.minutes = 10 * CTN(nh->p.term_str[2]) + CTN(nh->p.term_str[3]);
 8024f44:	687b      	ldr	r3, [r7, #4]
 8024f46:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8024f4a:	3b30      	subs	r3, #48	; 0x30
 8024f4c:	b2db      	uxtb	r3, r3
 8024f4e:	461a      	mov	r2, r3
 8024f50:	0092      	lsls	r2, r2, #2
 8024f52:	4413      	add	r3, r2
 8024f54:	005b      	lsls	r3, r3, #1
 8024f56:	b2da      	uxtb	r2, r3
 8024f58:	687b      	ldr	r3, [r7, #4]
 8024f5a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8024f5e:	4413      	add	r3, r2
 8024f60:	b2db      	uxtb	r3, r3
 8024f62:	3b30      	subs	r3, #48	; 0x30
 8024f64:	b2da      	uxtb	r2, r3
 8024f66:	687b      	ldr	r3, [r7, #4]
 8024f68:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
                nh->p.data.gga.seconds = 10 * CTN(nh->p.term_str[4]) + CTN(nh->p.term_str[5]);
 8024f6c:	687b      	ldr	r3, [r7, #4]
 8024f6e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8024f72:	3b30      	subs	r3, #48	; 0x30
 8024f74:	b2db      	uxtb	r3, r3
 8024f76:	461a      	mov	r2, r3
 8024f78:	0092      	lsls	r2, r2, #2
 8024f7a:	4413      	add	r3, r2
 8024f7c:	005b      	lsls	r3, r3, #1
 8024f7e:	b2da      	uxtb	r2, r3
 8024f80:	687b      	ldr	r3, [r7, #4]
 8024f82:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8024f86:	4413      	add	r3, r2
 8024f88:	b2db      	uxtb	r3, r3
 8024f8a:	3b30      	subs	r3, #48	; 0x30
 8024f8c:	b2da      	uxtb	r2, r3
 8024f8e:	687b      	ldr	r3, [r7, #4]
 8024f90:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
                break;
 8024f94:	e1b2      	b.n	80252fc <parse_term+0x520>
            case 2: /* Latitude */
                nh->p.data.gga.latitude = parse_lat_long(nh); /* Parse latitude */
 8024f96:	6878      	ldr	r0, [r7, #4]
 8024f98:	f7ff fede 	bl	8024d58 <parse_lat_long>
 8024f9c:	eef0 7a40 	vmov.f32	s15, s0
 8024fa0:	687b      	ldr	r3, [r7, #4]
 8024fa2:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
                break;
 8024fa6:	e1a9      	b.n	80252fc <parse_term+0x520>
            case 3: /* Latitude north/south information */
                if (nh->p.term_str[0] == 'S' || nh->p.term_str[0] == 's') {
 8024fa8:	687b      	ldr	r3, [r7, #4]
 8024faa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8024fae:	2b53      	cmp	r3, #83	; 0x53
 8024fb0:	d005      	beq.n	8024fbe <parse_term+0x1e2>
 8024fb2:	687b      	ldr	r3, [r7, #4]
 8024fb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8024fb8:	2b73      	cmp	r3, #115	; 0x73
 8024fba:	f040 8194 	bne.w	80252e6 <parse_term+0x50a>
                    nh->p.data.gga.latitude = -nh->p.data.gga.latitude;
 8024fbe:	687b      	ldr	r3, [r7, #4]
 8024fc0:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8024fc4:	eef1 7a67 	vneg.f32	s15, s15
 8024fc8:	687b      	ldr	r3, [r7, #4]
 8024fca:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
                }
                break;
 8024fce:	e18a      	b.n	80252e6 <parse_term+0x50a>
            case 4: /* Longitude */
                nh->p.data.gga.longitude = parse_lat_long(nh); /* Parse longitude */
 8024fd0:	6878      	ldr	r0, [r7, #4]
 8024fd2:	f7ff fec1 	bl	8024d58 <parse_lat_long>
 8024fd6:	eef0 7a40 	vmov.f32	s15, s0
 8024fda:	687b      	ldr	r3, [r7, #4]
 8024fdc:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
                break;
 8024fe0:	e18c      	b.n	80252fc <parse_term+0x520>
            case 5: /* Longitude east/west information */
                if (nh->p.term_str[0] == 'W' || nh->p.term_str[0] == 'w') {
 8024fe2:	687b      	ldr	r3, [r7, #4]
 8024fe4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8024fe8:	2b57      	cmp	r3, #87	; 0x57
 8024fea:	d005      	beq.n	8024ff8 <parse_term+0x21c>
 8024fec:	687b      	ldr	r3, [r7, #4]
 8024fee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8024ff2:	2b77      	cmp	r3, #119	; 0x77
 8024ff4:	f040 8179 	bne.w	80252ea <parse_term+0x50e>
                    nh->p.data.gga.longitude = -nh->p.data.gga.longitude;
 8024ff8:	687b      	ldr	r3, [r7, #4]
 8024ffa:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8024ffe:	eef1 7a67 	vneg.f32	s15, s15
 8025002:	687b      	ldr	r3, [r7, #4]
 8025004:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
                }
                break;
 8025008:	e16f      	b.n	80252ea <parse_term+0x50e>
            case 6: /* Fix status */
                nh->p.data.gga.fix = (uint8_t) parse_number(nh, NULL);
 802500a:	2100      	movs	r1, #0
 802500c:	6878      	ldr	r0, [r7, #4]
 802500e:	f7ff fe35 	bl	8024c7c <parse_number>
 8025012:	4603      	mov	r3, r0
 8025014:	b2da      	uxtb	r2, r3
 8025016:	687b      	ldr	r3, [r7, #4]
 8025018:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
                break;
 802501c:	e16e      	b.n	80252fc <parse_term+0x520>
            case 7: /* Satellites in use */
                nh->p.data.gga.sats_in_use = (uint8_t) parse_number(nh, NULL);
 802501e:	2100      	movs	r1, #0
 8025020:	6878      	ldr	r0, [r7, #4]
 8025022:	f7ff fe2b 	bl	8024c7c <parse_number>
 8025026:	4603      	mov	r3, r0
 8025028:	b2da      	uxtb	r2, r3
 802502a:	687b      	ldr	r3, [r7, #4]
 802502c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                break;
 8025030:	e164      	b.n	80252fc <parse_term+0x520>
            case 9: /* Altitude */
                nh->p.data.gga.altitude = parse_float_number(nh, NULL);
 8025032:	2100      	movs	r1, #0
 8025034:	6878      	ldr	r0, [r7, #4]
 8025036:	f7ff fe6b 	bl	8024d10 <parse_float_number>
 802503a:	eef0 7a40 	vmov.f32	s15, s0
 802503e:	687b      	ldr	r3, [r7, #4]
 8025040:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
                break;
 8025044:	e15a      	b.n	80252fc <parse_term+0x520>
            case 11: /* Altitude above ellipsoid */
                nh->p.data.gga.geo_sep = parse_float_number(nh, NULL);
 8025046:	2100      	movs	r1, #0
 8025048:	6878      	ldr	r0, [r7, #4]
 802504a:	f7ff fe61 	bl	8024d10 <parse_float_number>
 802504e:	eef0 7a40 	vmov.f32	s15, s0
 8025052:	687b      	ldr	r3, [r7, #4]
 8025054:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
                break;
 8025058:	e150      	b.n	80252fc <parse_term+0x520>
            default:
                break;
        }
#endif /* NMEA_CFG_STATEMENT_GPGGA */
#if NMEA_CFG_STATEMENT_GPGSA
    } else if (nh->p.stat == STAT_GSA) { /* Process GPGSA statement */
 802505a:	687b      	ldr	r3, [r7, #4]
 802505c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8025060:	2b02      	cmp	r3, #2
 8025062:	d17e      	bne.n	8025162 <parse_term+0x386>
        switch (nh->p.term_num) {
 8025064:	687b      	ldr	r3, [r7, #4]
 8025066:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 802506a:	3b02      	subs	r3, #2
 802506c:	2b0f      	cmp	r3, #15
 802506e:	d85b      	bhi.n	8025128 <parse_term+0x34c>
 8025070:	a201      	add	r2, pc, #4	; (adr r2, 8025078 <parse_term+0x29c>)
 8025072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8025076:	bf00      	nop
 8025078:	080250b9 	.word	0x080250b9
 802507c:	08025129 	.word	0x08025129
 8025080:	08025129 	.word	0x08025129
 8025084:	08025129 	.word	0x08025129
 8025088:	08025129 	.word	0x08025129
 802508c:	08025129 	.word	0x08025129
 8025090:	08025129 	.word	0x08025129
 8025094:	08025129 	.word	0x08025129
 8025098:	08025129 	.word	0x08025129
 802509c:	08025129 	.word	0x08025129
 80250a0:	08025129 	.word	0x08025129
 80250a4:	08025129 	.word	0x08025129
 80250a8:	08025129 	.word	0x08025129
 80250ac:	080250cd 	.word	0x080250cd
 80250b0:	080250e1 	.word	0x080250e1
 80250b4:	080250f5 	.word	0x080250f5
            case 2: /* Process fix mode */
                nh->p.data.gsa.fix_mode = (uint8_t) parse_number(nh, NULL);
 80250b8:	2100      	movs	r1, #0
 80250ba:	6878      	ldr	r0, [r7, #4]
 80250bc:	f7ff fdde 	bl	8024c7c <parse_number>
 80250c0:	4603      	mov	r3, r0
 80250c2:	b2da      	uxtb	r2, r3
 80250c4:	687b      	ldr	r3, [r7, #4]
 80250c6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
                break;
 80250ca:	e117      	b.n	80252fc <parse_term+0x520>
            case 15: /* Process PDOP */
                nh->p.data.gsa.dop_p = parse_float_number(nh, NULL);
 80250cc:	2100      	movs	r1, #0
 80250ce:	6878      	ldr	r0, [r7, #4]
 80250d0:	f7ff fe1e 	bl	8024d10 <parse_float_number>
 80250d4:	eef0 7a40 	vmov.f32	s15, s0
 80250d8:	687b      	ldr	r3, [r7, #4]
 80250da:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
                break;
 80250de:	e10d      	b.n	80252fc <parse_term+0x520>
            case 16: /* Process HDOP */
                nh->p.data.gsa.dop_h = parse_float_number(nh, NULL);
 80250e0:	2100      	movs	r1, #0
 80250e2:	6878      	ldr	r0, [r7, #4]
 80250e4:	f7ff fe14 	bl	8024d10 <parse_float_number>
 80250e8:	eef0 7a40 	vmov.f32	s15, s0
 80250ec:	687b      	ldr	r3, [r7, #4]
 80250ee:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
                break;
 80250f2:	e103      	b.n	80252fc <parse_term+0x520>
            case 17: /* Process VDOP */
                nh->p.data.gsa.dop_v = parse_float_number(nh, NULL);
 80250f4:	2100      	movs	r1, #0
 80250f6:	6878      	ldr	r0, [r7, #4]
 80250f8:	f7ff fe0a 	bl	8024d10 <parse_float_number>
 80250fc:	eef0 7a40 	vmov.f32	s15, s0
 8025100:	687b      	ldr	r3, [r7, #4]
 8025102:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
                break;
 8025106:	e0f9      	b.n	80252fc <parse_term+0x520>
 8025108:	080435ac 	.word	0x080435ac
 802510c:	080435b4 	.word	0x080435b4
 8025110:	080435bc 	.word	0x080435bc
 8025114:	080435c4 	.word	0x080435c4
 8025118:	080435cc 	.word	0x080435cc
 802511c:	080435d4 	.word	0x080435d4
 8025120:	080435dc 	.word	0x080435dc
 8025124:	080435e4 	.word	0x080435e4
            default:
                /* Parse satellite IDs */
                if (nh->p.term_num >= 3 && nh->p.term_num <= 14) {
 8025128:	687b      	ldr	r3, [r7, #4]
 802512a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 802512e:	2b02      	cmp	r3, #2
 8025130:	f240 80dd 	bls.w	80252ee <parse_term+0x512>
 8025134:	687b      	ldr	r3, [r7, #4]
 8025136:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 802513a:	2b0e      	cmp	r3, #14
 802513c:	f200 80d7 	bhi.w	80252ee <parse_term+0x512>
                    nh->p.data.gsa.satellites_ids[nh->p.term_num - 3] = (uint8_t) parse_number(nh, NULL);
 8025140:	2100      	movs	r1, #0
 8025142:	6878      	ldr	r0, [r7, #4]
 8025144:	f7ff fd9a 	bl	8024c7c <parse_number>
 8025148:	4602      	mov	r2, r0
 802514a:	687b      	ldr	r3, [r7, #4]
 802514c:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8025150:	3b03      	subs	r3, #3
 8025152:	b2d1      	uxtb	r1, r2
 8025154:	687a      	ldr	r2, [r7, #4]
 8025156:	4413      	add	r3, r2
 8025158:	460a      	mov	r2, r1
 802515a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
                }
                break;
 802515e:	bf00      	nop
 8025160:	e0c5      	b.n	80252ee <parse_term+0x512>
        }
#endif /* NMEA_CFG_STATEMENT_GPGSA */
#if NMEA_CFG_STATEMENT_GPGSV
    } else if (nh->p.stat == STAT_GSV) { /* Process GPGSV statement */
 8025162:	687b      	ldr	r3, [r7, #4]
 8025164:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8025168:	2b03      	cmp	r3, #3
 802516a:	d11b      	bne.n	80251a4 <parse_term+0x3c8>
        switch (nh->p.term_num) {
 802516c:	687b      	ldr	r3, [r7, #4]
 802516e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8025172:	2b02      	cmp	r3, #2
 8025174:	d002      	beq.n	802517c <parse_term+0x3a0>
 8025176:	2b03      	cmp	r3, #3
 8025178:	d00a      	beq.n	8025190 <parse_term+0x3b4>
					default: break;
					}
				}
			}
#endif /* NMEA_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 802517a:	e0bf      	b.n	80252fc <parse_term+0x520>
                nh->p.data.gsv.stat_num = (uint8_t) parse_number(nh, NULL);
 802517c:	2100      	movs	r1, #0
 802517e:	6878      	ldr	r0, [r7, #4]
 8025180:	f7ff fd7c 	bl	8024c7c <parse_number>
 8025184:	4603      	mov	r3, r0
 8025186:	b2da      	uxtb	r2, r3
 8025188:	687b      	ldr	r3, [r7, #4]
 802518a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
                break;
 802518e:	e0b5      	b.n	80252fc <parse_term+0x520>
                nh->p.data.gsv.sats_in_view = (uint8_t) parse_number(nh, NULL);
 8025190:	2100      	movs	r1, #0
 8025192:	6878      	ldr	r0, [r7, #4]
 8025194:	f7ff fd72 	bl	8024c7c <parse_number>
 8025198:	4603      	mov	r3, r0
 802519a:	b2da      	uxtb	r2, r3
 802519c:	687b      	ldr	r3, [r7, #4]
 802519e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
                break;
 80251a2:	e0ab      	b.n	80252fc <parse_term+0x520>
        }
#endif /* NMEA_CFG_STATEMENT_GPGSV */
#if NMEA_CFG_STATEMENT_GPRMC
    } else if (nh->p.stat == STAT_RMC) { /* Process GPRMC statement */
 80251a4:	687b      	ldr	r3, [r7, #4]
 80251a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80251aa:	2b04      	cmp	r3, #4
 80251ac:	f040 80a1 	bne.w	80252f2 <parse_term+0x516>
        switch (nh->p.term_num) {
 80251b0:	687b      	ldr	r3, [r7, #4]
 80251b2:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 80251b6:	3b02      	subs	r3, #2
 80251b8:	2b09      	cmp	r3, #9
 80251ba:	f200 809c 	bhi.w	80252f6 <parse_term+0x51a>
 80251be:	a201      	add	r2, pc, #4	; (adr r2, 80251c4 <parse_term+0x3e8>)
 80251c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80251c4:	080251ed 	.word	0x080251ed
 80251c8:	080252f7 	.word	0x080252f7
 80251cc:	080252f7 	.word	0x080252f7
 80251d0:	080252f7 	.word	0x080252f7
 80251d4:	080252f7 	.word	0x080252f7
 80251d8:	08025207 	.word	0x08025207
 80251dc:	0802521b 	.word	0x0802521b
 80251e0:	0802522f 	.word	0x0802522f
 80251e4:	080252a9 	.word	0x080252a9
 80251e8:	080252bd 	.word	0x080252bd
            case 2: /* Process valid status */
                nh->p.data.rmc.is_valid = (nh->p.term_str[0] == 'A');
 80251ec:	687b      	ldr	r3, [r7, #4]
 80251ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80251f2:	2b41      	cmp	r3, #65	; 0x41
 80251f4:	bf0c      	ite	eq
 80251f6:	2301      	moveq	r3, #1
 80251f8:	2300      	movne	r3, #0
 80251fa:	b2db      	uxtb	r3, r3
 80251fc:	461a      	mov	r2, r3
 80251fe:	687b      	ldr	r3, [r7, #4]
 8025200:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
                break;
 8025204:	e07a      	b.n	80252fc <parse_term+0x520>
            case 7: /* Process ground speed in knots */
                nh->p.data.rmc.speed = parse_float_number(nh, NULL);
 8025206:	2100      	movs	r1, #0
 8025208:	6878      	ldr	r0, [r7, #4]
 802520a:	f7ff fd81 	bl	8024d10 <parse_float_number>
 802520e:	eef0 7a40 	vmov.f32	s15, s0
 8025212:	687b      	ldr	r3, [r7, #4]
 8025214:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
                break;
 8025218:	e070      	b.n	80252fc <parse_term+0x520>
            case 8: /* Process true ground coarse */
                nh->p.data.rmc.coarse = parse_float_number(nh, NULL);
 802521a:	2100      	movs	r1, #0
 802521c:	6878      	ldr	r0, [r7, #4]
 802521e:	f7ff fd77 	bl	8024d10 <parse_float_number>
 8025222:	eef0 7a40 	vmov.f32	s15, s0
 8025226:	687b      	ldr	r3, [r7, #4]
 8025228:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
                break;
 802522c:	e066      	b.n	80252fc <parse_term+0x520>
            case 9: /* Process date */
                nh->p.data.rmc.date = (uint8_t) (10 * CTN(nh->p.term_str[0]) + CTN(nh->p.term_str[1]));
 802522e:	687b      	ldr	r3, [r7, #4]
 8025230:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025234:	3b30      	subs	r3, #48	; 0x30
 8025236:	b2db      	uxtb	r3, r3
 8025238:	461a      	mov	r2, r3
 802523a:	0092      	lsls	r2, r2, #2
 802523c:	4413      	add	r3, r2
 802523e:	005b      	lsls	r3, r3, #1
 8025240:	b2da      	uxtb	r2, r3
 8025242:	687b      	ldr	r3, [r7, #4]
 8025244:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8025248:	4413      	add	r3, r2
 802524a:	b2db      	uxtb	r3, r3
 802524c:	3b30      	subs	r3, #48	; 0x30
 802524e:	b2da      	uxtb	r2, r3
 8025250:	687b      	ldr	r3, [r7, #4]
 8025252:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
                nh->p.data.rmc.month = (uint8_t) (10 * CTN(nh->p.term_str[2]) + CTN(nh->p.term_str[3]));
 8025256:	687b      	ldr	r3, [r7, #4]
 8025258:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 802525c:	3b30      	subs	r3, #48	; 0x30
 802525e:	b2db      	uxtb	r3, r3
 8025260:	461a      	mov	r2, r3
 8025262:	0092      	lsls	r2, r2, #2
 8025264:	4413      	add	r3, r2
 8025266:	005b      	lsls	r3, r3, #1
 8025268:	b2da      	uxtb	r2, r3
 802526a:	687b      	ldr	r3, [r7, #4]
 802526c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8025270:	4413      	add	r3, r2
 8025272:	b2db      	uxtb	r3, r3
 8025274:	3b30      	subs	r3, #48	; 0x30
 8025276:	b2da      	uxtb	r2, r3
 8025278:	687b      	ldr	r3, [r7, #4]
 802527a:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
                nh->p.data.rmc.year = (uint8_t) (10 * CTN(nh->p.term_str[4]) + CTN(nh->p.term_str[5]));
 802527e:	687b      	ldr	r3, [r7, #4]
 8025280:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8025284:	3b30      	subs	r3, #48	; 0x30
 8025286:	b2db      	uxtb	r3, r3
 8025288:	461a      	mov	r2, r3
 802528a:	0092      	lsls	r2, r2, #2
 802528c:	4413      	add	r3, r2
 802528e:	005b      	lsls	r3, r3, #1
 8025290:	b2da      	uxtb	r2, r3
 8025292:	687b      	ldr	r3, [r7, #4]
 8025294:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8025298:	4413      	add	r3, r2
 802529a:	b2db      	uxtb	r3, r3
 802529c:	3b30      	subs	r3, #48	; 0x30
 802529e:	b2da      	uxtb	r2, r3
 80252a0:	687b      	ldr	r3, [r7, #4]
 80252a2:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
                break;
 80252a6:	e029      	b.n	80252fc <parse_term+0x520>
            case 10: /* Process magnetic variation */
                nh->p.data.rmc.variation = parse_float_number(nh, NULL);
 80252a8:	2100      	movs	r1, #0
 80252aa:	6878      	ldr	r0, [r7, #4]
 80252ac:	f7ff fd30 	bl	8024d10 <parse_float_number>
 80252b0:	eef0 7a40 	vmov.f32	s15, s0
 80252b4:	687b      	ldr	r3, [r7, #4]
 80252b6:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
                break;
 80252ba:	e01f      	b.n	80252fc <parse_term+0x520>
            case 11: /* Process magnetic variation east/west */
                if (nh->p.term_str[0] == 'W' || nh->p.term_str[0] == 'w') {
 80252bc:	687b      	ldr	r3, [r7, #4]
 80252be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80252c2:	2b57      	cmp	r3, #87	; 0x57
 80252c4:	d004      	beq.n	80252d0 <parse_term+0x4f4>
 80252c6:	687b      	ldr	r3, [r7, #4]
 80252c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80252cc:	2b77      	cmp	r3, #119	; 0x77
 80252ce:	d114      	bne.n	80252fa <parse_term+0x51e>
                    nh->p.data.rmc.variation = -nh->p.data.rmc.variation;
 80252d0:	687b      	ldr	r3, [r7, #4]
 80252d2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80252d6:	eef1 7a67 	vneg.f32	s15, s15
 80252da:	687b      	ldr	r3, [r7, #4]
 80252dc:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
                }
                break;
 80252e0:	e00b      	b.n	80252fa <parse_term+0x51e>
                break;
 80252e2:	bf00      	nop
 80252e4:	e00a      	b.n	80252fc <parse_term+0x520>
                break;
 80252e6:	bf00      	nop
 80252e8:	e008      	b.n	80252fc <parse_term+0x520>
                break;
 80252ea:	bf00      	nop
 80252ec:	e006      	b.n	80252fc <parse_term+0x520>
                break;
 80252ee:	bf00      	nop
 80252f0:	e004      	b.n	80252fc <parse_term+0x520>
            default:
                break;
        }
#endif /* NMEA_CFG_STATEMENT_GPRMC */
    }
 80252f2:	bf00      	nop
 80252f4:	e002      	b.n	80252fc <parse_term+0x520>
                break;
 80252f6:	bf00      	nop
 80252f8:	e000      	b.n	80252fc <parse_term+0x520>
                break;
 80252fa:	bf00      	nop
    return 1;
 80252fc:	2301      	movs	r3, #1
}
 80252fe:	4618      	mov	r0, r3
 8025300:	3708      	adds	r7, #8
 8025302:	46bd      	mov	sp, r7
 8025304:	bd80      	pop	{r7, pc}
 8025306:	bf00      	nop

08025308 <check_crc>:
/**
 * @brief           Compare calculated CRC with received CRC
 * @param[in]       gh: NMEA handle
 * @return          `1` on success, `0` otherwise
 */
static uint8_t check_crc(nmea_t *nh) {
 8025308:	b480      	push	{r7}
 802530a:	b085      	sub	sp, #20
 802530c:	af00      	add	r7, sp, #0
 802530e:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t) ((CHTN(nh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(nh->p.term_str[1]) & 0x0F); /* Convert received CRC from string (hex) to number */
 8025310:	687b      	ldr	r3, [r7, #4]
 8025312:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025316:	2b2f      	cmp	r3, #47	; 0x2f
 8025318:	d90b      	bls.n	8025332 <check_crc+0x2a>
 802531a:	687b      	ldr	r3, [r7, #4]
 802531c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025320:	2b39      	cmp	r3, #57	; 0x39
 8025322:	d806      	bhi.n	8025332 <check_crc+0x2a>
 8025324:	687b      	ldr	r3, [r7, #4]
 8025326:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802532a:	011b      	lsls	r3, r3, #4
 802532c:	b2db      	uxtb	r3, r3
 802532e:	b25a      	sxtb	r2, r3
 8025330:	e026      	b.n	8025380 <check_crc+0x78>
 8025332:	687b      	ldr	r3, [r7, #4]
 8025334:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025338:	2b60      	cmp	r3, #96	; 0x60
 802533a:	d90d      	bls.n	8025358 <check_crc+0x50>
 802533c:	687b      	ldr	r3, [r7, #4]
 802533e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025342:	2b7a      	cmp	r3, #122	; 0x7a
 8025344:	d808      	bhi.n	8025358 <check_crc+0x50>
 8025346:	687b      	ldr	r3, [r7, #4]
 8025348:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802534c:	3b57      	subs	r3, #87	; 0x57
 802534e:	b2db      	uxtb	r3, r3
 8025350:	011b      	lsls	r3, r3, #4
 8025352:	b2db      	uxtb	r3, r3
 8025354:	b25a      	sxtb	r2, r3
 8025356:	e013      	b.n	8025380 <check_crc+0x78>
 8025358:	687b      	ldr	r3, [r7, #4]
 802535a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802535e:	2b40      	cmp	r3, #64	; 0x40
 8025360:	d90d      	bls.n	802537e <check_crc+0x76>
 8025362:	687b      	ldr	r3, [r7, #4]
 8025364:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025368:	2b5a      	cmp	r3, #90	; 0x5a
 802536a:	d808      	bhi.n	802537e <check_crc+0x76>
 802536c:	687b      	ldr	r3, [r7, #4]
 802536e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025372:	3b37      	subs	r3, #55	; 0x37
 8025374:	b2db      	uxtb	r3, r3
 8025376:	011b      	lsls	r3, r3, #4
 8025378:	b2db      	uxtb	r3, r3
 802537a:	b25a      	sxtb	r2, r3
 802537c:	e000      	b.n	8025380 <check_crc+0x78>
 802537e:	2200      	movs	r2, #0
 8025380:	687b      	ldr	r3, [r7, #4]
 8025382:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8025386:	2b2f      	cmp	r3, #47	; 0x2f
 8025388:	d90c      	bls.n	80253a4 <check_crc+0x9c>
 802538a:	687b      	ldr	r3, [r7, #4]
 802538c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8025390:	2b39      	cmp	r3, #57	; 0x39
 8025392:	d807      	bhi.n	80253a4 <check_crc+0x9c>
 8025394:	687b      	ldr	r3, [r7, #4]
 8025396:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 802539a:	b25b      	sxtb	r3, r3
 802539c:	f003 030f 	and.w	r3, r3, #15
 80253a0:	b25b      	sxtb	r3, r3
 80253a2:	e028      	b.n	80253f6 <check_crc+0xee>
 80253a4:	687b      	ldr	r3, [r7, #4]
 80253a6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80253aa:	2b60      	cmp	r3, #96	; 0x60
 80253ac:	d90e      	bls.n	80253cc <check_crc+0xc4>
 80253ae:	687b      	ldr	r3, [r7, #4]
 80253b0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80253b4:	2b7a      	cmp	r3, #122	; 0x7a
 80253b6:	d809      	bhi.n	80253cc <check_crc+0xc4>
 80253b8:	687b      	ldr	r3, [r7, #4]
 80253ba:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80253be:	3b57      	subs	r3, #87	; 0x57
 80253c0:	b2db      	uxtb	r3, r3
 80253c2:	b25b      	sxtb	r3, r3
 80253c4:	f003 030f 	and.w	r3, r3, #15
 80253c8:	b25b      	sxtb	r3, r3
 80253ca:	e014      	b.n	80253f6 <check_crc+0xee>
 80253cc:	687b      	ldr	r3, [r7, #4]
 80253ce:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80253d2:	2b40      	cmp	r3, #64	; 0x40
 80253d4:	d90e      	bls.n	80253f4 <check_crc+0xec>
 80253d6:	687b      	ldr	r3, [r7, #4]
 80253d8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80253dc:	2b5a      	cmp	r3, #90	; 0x5a
 80253de:	d809      	bhi.n	80253f4 <check_crc+0xec>
 80253e0:	687b      	ldr	r3, [r7, #4]
 80253e2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80253e6:	3b37      	subs	r3, #55	; 0x37
 80253e8:	b2db      	uxtb	r3, r3
 80253ea:	b25b      	sxtb	r3, r3
 80253ec:	f003 030f 	and.w	r3, r3, #15
 80253f0:	b25b      	sxtb	r3, r3
 80253f2:	e000      	b.n	80253f6 <check_crc+0xee>
 80253f4:	2300      	movs	r3, #0
 80253f6:	4313      	orrs	r3, r2
 80253f8:	b25b      	sxtb	r3, r3
 80253fa:	73fb      	strb	r3, [r7, #15]
    return nh->p.crc_calc == crc; /* They must match! */
 80253fc:	687b      	ldr	r3, [r7, #4]
 80253fe:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8025402:	7bfa      	ldrb	r2, [r7, #15]
 8025404:	429a      	cmp	r2, r3
 8025406:	bf0c      	ite	eq
 8025408:	2301      	moveq	r3, #1
 802540a:	2300      	movne	r3, #0
 802540c:	b2db      	uxtb	r3, r3
}
 802540e:	4618      	mov	r0, r3
 8025410:	3714      	adds	r7, #20
 8025412:	46bd      	mov	sp, r7
 8025414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025418:	4770      	bx	lr

0802541a <copy_from_tmp_memory>:
/**
 * @brief           Copy temporary memory to user memory
 * @param[in]       gh: NMEA handle
 * @return          `1` on success, `0` otherwise
 */
static uint8_t copy_from_tmp_memory(nmea_t *nh) {
 802541a:	b580      	push	{r7, lr}
 802541c:	b082      	sub	sp, #8
 802541e:	af00      	add	r7, sp, #0
 8025420:	6078      	str	r0, [r7, #4]
    if (0) {
#if NMEA_CFG_STATEMENT_GPGGA
    } else if (nh->p.stat == STAT_GGA) {
 8025422:	687b      	ldr	r3, [r7, #4]
 8025424:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8025428:	2b01      	cmp	r3, #1
 802542a:	d129      	bne.n	8025480 <copy_from_tmp_memory+0x66>
        nh->latitude = nh->p.data.gga.latitude;
 802542c:	687b      	ldr	r3, [r7, #4]
 802542e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8025430:	687b      	ldr	r3, [r7, #4]
 8025432:	601a      	str	r2, [r3, #0]
        nh->longitude = nh->p.data.gga.longitude;
 8025434:	687b      	ldr	r3, [r7, #4]
 8025436:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8025438:	687b      	ldr	r3, [r7, #4]
 802543a:	605a      	str	r2, [r3, #4]
        nh->altitude = nh->p.data.gga.altitude;
 802543c:	687b      	ldr	r3, [r7, #4]
 802543e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8025440:	687b      	ldr	r3, [r7, #4]
 8025442:	609a      	str	r2, [r3, #8]
        nh->geo_sep = nh->p.data.gga.geo_sep;
 8025444:	687b      	ldr	r3, [r7, #4]
 8025446:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8025448:	687b      	ldr	r3, [r7, #4]
 802544a:	60da      	str	r2, [r3, #12]
        nh->sats_in_use = nh->p.data.gga.sats_in_use;
 802544c:	687b      	ldr	r3, [r7, #4]
 802544e:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8025452:	687b      	ldr	r3, [r7, #4]
 8025454:	741a      	strb	r2, [r3, #16]
        nh->fix = nh->p.data.gga.fix;
 8025456:	687b      	ldr	r3, [r7, #4]
 8025458:	f893 2069 	ldrb.w	r2, [r3, #105]	; 0x69
 802545c:	687b      	ldr	r3, [r7, #4]
 802545e:	745a      	strb	r2, [r3, #17]
        nh->hours = nh->p.data.gga.hours;
 8025460:	687b      	ldr	r3, [r7, #4]
 8025462:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8025466:	687b      	ldr	r3, [r7, #4]
 8025468:	749a      	strb	r2, [r3, #18]
        nh->minutes = nh->p.data.gga.minutes;
 802546a:	687b      	ldr	r3, [r7, #4]
 802546c:	f893 206b 	ldrb.w	r2, [r3, #107]	; 0x6b
 8025470:	687b      	ldr	r3, [r7, #4]
 8025472:	74da      	strb	r2, [r3, #19]
        nh->seconds = nh->p.data.gga.seconds;
 8025474:	687b      	ldr	r3, [r7, #4]
 8025476:	f893 206c 	ldrb.w	r2, [r3, #108]	; 0x6c
 802547a:	687b      	ldr	r3, [r7, #4]
 802547c:	751a      	strb	r2, [r3, #20]
 802547e:	e055      	b.n	802552c <copy_from_tmp_memory+0x112>
#endif /* NMEA_CFG_STATEMENT_GPGGA */
#if NMEA_CFG_STATEMENT_GPGSA
    } else if (nh->p.stat == STAT_GSA) {
 8025480:	687b      	ldr	r3, [r7, #4]
 8025482:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8025486:	2b02      	cmp	r3, #2
 8025488:	d11b      	bne.n	80254c2 <copy_from_tmp_memory+0xa8>
        nh->dop_h = nh->p.data.gsa.dop_h;
 802548a:	687b      	ldr	r3, [r7, #4]
 802548c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 802548e:	687b      	ldr	r3, [r7, #4]
 8025490:	619a      	str	r2, [r3, #24]
        nh->dop_p = nh->p.data.gsa.dop_p;
 8025492:	687b      	ldr	r3, [r7, #4]
 8025494:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8025496:	687b      	ldr	r3, [r7, #4]
 8025498:	621a      	str	r2, [r3, #32]
        nh->dop_v = nh->p.data.gsa.dop_v;
 802549a:	687b      	ldr	r3, [r7, #4]
 802549c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 802549e:	687b      	ldr	r3, [r7, #4]
 80254a0:	61da      	str	r2, [r3, #28]
        nh->fix_mode = nh->p.data.gsa.fix_mode;
 80254a2:	687b      	ldr	r3, [r7, #4]
 80254a4:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 80254a8:	687b      	ldr	r3, [r7, #4]
 80254aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        memcpy(nh->satellites_ids, nh->p.data.gsa.satellites_ids, sizeof(nh->satellites_ids));
 80254ae:	687b      	ldr	r3, [r7, #4]
 80254b0:	f103 0025 	add.w	r0, r3, #37	; 0x25
 80254b4:	687b      	ldr	r3, [r7, #4]
 80254b6:	3365      	adds	r3, #101	; 0x65
 80254b8:	220c      	movs	r2, #12
 80254ba:	4619      	mov	r1, r3
 80254bc:	f01a faed 	bl	803fa9a <memcpy>
 80254c0:	e034      	b.n	802552c <copy_from_tmp_memory+0x112>
#endif /* NMEA_CFG_STATEMENT_GPGSA */
#if NMEA_CFG_STATEMENT_GPGSV
    } else if (nh->p.stat == STAT_GSV) {
 80254c2:	687b      	ldr	r3, [r7, #4]
 80254c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80254c8:	2b03      	cmp	r3, #3
 80254ca:	d106      	bne.n	80254da <copy_from_tmp_memory+0xc0>
        nh->sats_in_view = nh->p.data.gsv.sats_in_view;
 80254cc:	687b      	ldr	r3, [r7, #4]
 80254ce:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 80254d2:	687b      	ldr	r3, [r7, #4]
 80254d4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80254d8:	e028      	b.n	802552c <copy_from_tmp_memory+0x112>
#endif /* NMEA_CFG_STATEMENT_GPGSV */
#if NMEA_CFG_STATEMENT_GPRMC
    } else if (nh->p.stat == STAT_RMC) {
 80254da:	687b      	ldr	r3, [r7, #4]
 80254dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80254e0:	2b04      	cmp	r3, #4
 80254e2:	d123      	bne.n	802552c <copy_from_tmp_memory+0x112>
        nh->coarse = nh->p.data.rmc.coarse;
 80254e4:	687b      	ldr	r3, [r7, #4]
 80254e6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80254e8:	687b      	ldr	r3, [r7, #4]
 80254ea:	639a      	str	r2, [r3, #56]	; 0x38
        nh->is_valid = nh->p.data.rmc.is_valid;
 80254ec:	687b      	ldr	r3, [r7, #4]
 80254ee:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 80254f2:	687b      	ldr	r3, [r7, #4]
 80254f4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
        nh->speed = nh->p.data.rmc.speed;
 80254f8:	687b      	ldr	r3, [r7, #4]
 80254fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80254fc:	687b      	ldr	r3, [r7, #4]
 80254fe:	635a      	str	r2, [r3, #52]	; 0x34
        nh->variation = nh->p.data.rmc.variation;
 8025500:	687b      	ldr	r3, [r7, #4]
 8025502:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8025504:	687b      	ldr	r3, [r7, #4]
 8025506:	63da      	str	r2, [r3, #60]	; 0x3c
        nh->date = nh->p.data.rmc.date;
 8025508:	687b      	ldr	r3, [r7, #4]
 802550a:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
 802550e:	687b      	ldr	r3, [r7, #4]
 8025510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        nh->month = nh->p.data.rmc.month;
 8025514:	687b      	ldr	r3, [r7, #4]
 8025516:	f893 205a 	ldrb.w	r2, [r3, #90]	; 0x5a
 802551a:	687b      	ldr	r3, [r7, #4]
 802551c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        nh->year = nh->p.data.rmc.year;
 8025520:	687b      	ldr	r3, [r7, #4]
 8025522:	f893 205b 	ldrb.w	r2, [r3, #91]	; 0x5b
 8025526:	687b      	ldr	r3, [r7, #4]
 8025528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
#endif /* NMEA_CFG_STATEMENT_GPRMC */
    }
    return 1;
 802552c:	2301      	movs	r3, #1
}
 802552e:	4618      	mov	r0, r3
 8025530:	3708      	adds	r7, #8
 8025532:	46bd      	mov	sp, r7
 8025534:	bd80      	pop	{r7, pc}

08025536 <ce_set>:
/* Private functions prototype ------------------------------------------------*/
static void csn_set(nrf24l01 *dev);
static void csn_reset(nrf24l01 *dev);

/* Public functions implementation ---------------------------------------------*/
void ce_set(nrf24l01 *dev) {
 8025536:	b580      	push	{r7, lr}
 8025538:	b082      	sub	sp, #8
 802553a:	af00      	add	r7, sp, #0
 802553c:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->config.ce_port, dev->config.ce_pin, GPIO_PIN_SET);
 802553e:	687b      	ldr	r3, [r7, #4]
 8025540:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8025542:	687b      	ldr	r3, [r7, #4]
 8025544:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8025546:	2201      	movs	r2, #1
 8025548:	4619      	mov	r1, r3
 802554a:	f00a fda7 	bl	803009c <HAL_GPIO_WritePin>
}
 802554e:	bf00      	nop
 8025550:	3708      	adds	r7, #8
 8025552:	46bd      	mov	sp, r7
 8025554:	bd80      	pop	{r7, pc}

08025556 <ce_reset>:

void ce_reset(nrf24l01 *dev) {
 8025556:	b580      	push	{r7, lr}
 8025558:	b082      	sub	sp, #8
 802555a:	af00      	add	r7, sp, #0
 802555c:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->config.ce_port, dev->config.ce_pin, GPIO_PIN_RESET);
 802555e:	687b      	ldr	r3, [r7, #4]
 8025560:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8025562:	687b      	ldr	r3, [r7, #4]
 8025564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8025566:	2200      	movs	r2, #0
 8025568:	4619      	mov	r1, r3
 802556a:	f00a fd97 	bl	803009c <HAL_GPIO_WritePin>
}
 802556e:	bf00      	nop
 8025570:	3708      	adds	r7, #8
 8025572:	46bd      	mov	sp, r7
 8025574:	bd80      	pop	{r7, pc}
	...

08025578 <nrf_init>:
    config->irq_pin = INT_KEYLESS_IRQ_Pin;

    return NRF_OK;
}

NRF_RESULT nrf_init(nrf24l01 *dev, nrf24l01_config *config) {
 8025578:	b5b0      	push	{r4, r5, r7, lr}
 802557a:	b084      	sub	sp, #16
 802557c:	af00      	add	r7, sp, #0
 802557e:	6078      	str	r0, [r7, #4]
 8025580:	6039      	str	r1, [r7, #0]
    dev->config = *config;
 8025582:	687a      	ldr	r2, [r7, #4]
 8025584:	683b      	ldr	r3, [r7, #0]
 8025586:	4614      	mov	r4, r2
 8025588:	461d      	mov	r5, r3
 802558a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802558c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802558e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8025590:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8025592:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8025594:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8025596:	682b      	ldr	r3, [r5, #0]
 8025598:	6023      	str	r3, [r4, #0]
    uint8_t config_reg = 0;
 802559a:	2300      	movs	r3, #0
 802559c:	73bb      	strb	r3, [r7, #14]

    // check hardware
    NRF_RESULT result = NRF_OK;
 802559e:	2300      	movs	r3, #0
 80255a0:	73fb      	strb	r3, [r7, #15]
    do {
        LOG_StrLn("NRF:Init");
 80255a2:	4850      	ldr	r0, [pc, #320]	; (80256e4 <nrf_init+0x16c>)
 80255a4:	f018 ff7a 	bl	803e49c <LOG_StrLn>

        // turn on the mosfet
        HAL_GPIO_WritePin(INT_KEYLESS_PWR_GPIO_Port, INT_KEYLESS_PWR_Pin, 0);
 80255a8:	2200      	movs	r2, #0
 80255aa:	2120      	movs	r1, #32
 80255ac:	484e      	ldr	r0, [pc, #312]	; (80256e8 <nrf_init+0x170>)
 80255ae:	f00a fd75 	bl	803009c <HAL_GPIO_WritePin>
        _DelayMS(500);
 80255b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80255b6:	f01a f951 	bl	803f85c <_DelayMS>
        HAL_GPIO_WritePin(INT_KEYLESS_PWR_GPIO_Port, INT_KEYLESS_PWR_Pin, 1);
 80255ba:	2201      	movs	r2, #1
 80255bc:	2120      	movs	r1, #32
 80255be:	484a      	ldr	r0, [pc, #296]	; (80256e8 <nrf_init+0x170>)
 80255c0:	f00a fd6c 	bl	803009c <HAL_GPIO_WritePin>
        _DelayMS(500);
 80255c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80255c8:	f01a f948 	bl	803f85c <_DelayMS>

        result = nrf_check(&nrf);
 80255cc:	4847      	ldr	r0, [pc, #284]	; (80256ec <nrf_init+0x174>)
 80255ce:	f000 f88f 	bl	80256f0 <nrf_check>
 80255d2:	4603      	mov	r3, r0
 80255d4:	73fb      	strb	r3, [r7, #15]

        if (result == NRF_ERROR) {
 80255d6:	7bfb      	ldrb	r3, [r7, #15]
 80255d8:	2b01      	cmp	r3, #1
 80255da:	d103      	bne.n	80255e4 <nrf_init+0x6c>
            _DelayMS(1000);
 80255dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80255e0:	f01a f93c 	bl	803f85c <_DelayMS>
        }
    } while (result == NRF_ERROR);
 80255e4:	7bfb      	ldrb	r3, [r7, #15]
 80255e6:	2b01      	cmp	r3, #1
 80255e8:	d0db      	beq.n	80255a2 <nrf_init+0x2a>

    // enter standby I mode
    ce_reset(dev);
 80255ea:	6878      	ldr	r0, [r7, #4]
 80255ec:	f7ff ffb3 	bl	8025556 <ce_reset>
    nrf_power_up(dev, 1);
 80255f0:	2101      	movs	r1, #1
 80255f2:	6878      	ldr	r0, [r7, #4]
 80255f4:	f000 fcf9 	bl	8025fea <nrf_power_up>

    // wait for powerup
    while ((config_reg & 2) == 0) {
 80255f8:	e006      	b.n	8025608 <nrf_init+0x90>
        nrf_read_register(dev, NRF_CONFIG, &config_reg);
 80255fa:	f107 030e 	add.w	r3, r7, #14
 80255fe:	461a      	mov	r2, r3
 8025600:	2100      	movs	r1, #0
 8025602:	6878      	ldr	r0, [r7, #4]
 8025604:	f000 f980 	bl	8025908 <nrf_read_register>
    while ((config_reg & 2) == 0) {
 8025608:	7bbb      	ldrb	r3, [r7, #14]
 802560a:	f003 0302 	and.w	r3, r3, #2
 802560e:	2b00      	cmp	r3, #0
 8025610:	d0f3      	beq.n	80255fa <nrf_init+0x82>
    }

    // address width
    nrf_set_address_width(dev, dev->config.addr_width);
 8025612:	687b      	ldr	r3, [r7, #4]
 8025614:	78db      	ldrb	r3, [r3, #3]
 8025616:	4619      	mov	r1, r3
 8025618:	6878      	ldr	r0, [r7, #4]
 802561a:	f000 fc05 	bl	8025e28 <nrf_set_address_width>
    // openWritingPipe
    nrf_set_tx_address(dev, dev->config.tx_address);
 802561e:	687b      	ldr	r3, [r7, #4]
 8025620:	68db      	ldr	r3, [r3, #12]
 8025622:	4619      	mov	r1, r3
 8025624:	6878      	ldr	r0, [r7, #4]
 8025626:	f000 fdfb 	bl	8026220 <nrf_set_tx_address>
    // openReadingPipe
    nrf_set_rx_payload_width_p0(dev, dev->config.payload_length);
 802562a:	687b      	ldr	r3, [r7, #4]
 802562c:	791b      	ldrb	r3, [r3, #4]
 802562e:	4619      	mov	r1, r3
 8025630:	6878      	ldr	r0, [r7, #4]
 8025632:	f000 fe11 	bl	8026258 <nrf_set_rx_payload_width_p0>
    nrf_set_rx_address_p0(dev, dev->config.rx_address);
 8025636:	687b      	ldr	r3, [r7, #4]
 8025638:	689b      	ldr	r3, [r3, #8]
 802563a:	4619      	mov	r1, r3
 802563c:	6878      	ldr	r0, [r7, #4]
 802563e:	f000 fdd3 	bl	80261e8 <nrf_set_rx_address_p0>
    // enable data pipe0
    nrf_set_rx_pipes(dev, 0x01);
 8025642:	2101      	movs	r1, #1
 8025644:	6878      	ldr	r0, [r7, #4]
 8025646:	f000 fc21 	bl	8025e8c <nrf_set_rx_pipes>

    // CRC
    nrf_enable_crc(dev, 1);
 802564a:	2101      	movs	r1, #1
 802564c:	6878      	ldr	r0, [r7, #4]
 802564e:	f000 fc63 	bl	8025f18 <nrf_enable_crc>
    nrf_set_crc_width(dev, dev->config.crc_width);
 8025652:	687b      	ldr	r3, [r7, #4]
 8025654:	789b      	ldrb	r3, [r3, #2]
 8025656:	4619      	mov	r1, r3
 8025658:	6878      	ldr	r0, [r7, #4]
 802565a:	f000 fc90 	bl	8025f7e <nrf_set_crc_width>
    // channel
    nrf_set_rf_channel(dev, dev->config.rf_channel);
 802565e:	687b      	ldr	r3, [r7, #4]
 8025660:	79db      	ldrb	r3, [r3, #7]
 8025662:	4619      	mov	r1, r3
 8025664:	6878      	ldr	r0, [r7, #4]
 8025666:	f000 fb3e 	bl	8025ce6 <nrf_set_rf_channel>
    // data rate
    nrf_set_data_rate(dev, dev->config.data_rate);
 802566a:	687b      	ldr	r3, [r7, #4]
 802566c:	781b      	ldrb	r3, [r3, #0]
 802566e:	4619      	mov	r1, r3
 8025670:	6878      	ldr	r0, [r7, #4]
 8025672:	f000 fa92 	bl	8025b9a <nrf_set_data_rate>
    // tx power
    nrf_set_tx_power(dev, dev->config.tx_power);
 8025676:	687b      	ldr	r3, [r7, #4]
 8025678:	785b      	ldrb	r3, [r3, #1]
 802567a:	4619      	mov	r1, r3
 802567c:	6878      	ldr	r0, [r7, #4]
 802567e:	f000 fad4 	bl	8025c2a <nrf_set_tx_power>

    // retransmission (auto-ack ON)
    nrf_set_retransmittion_count(dev, dev->config.retransmit_count);
 8025682:	687b      	ldr	r3, [r7, #4]
 8025684:	795b      	ldrb	r3, [r3, #5]
 8025686:	4619      	mov	r1, r3
 8025688:	6878      	ldr	r0, [r7, #4]
 802568a:	f000 fb5d 	bl	8025d48 <nrf_set_retransmittion_count>
    nrf_set_retransmittion_delay(dev, dev->config.retransmit_delay);
 802568e:	687b      	ldr	r3, [r7, #4]
 8025690:	799b      	ldrb	r3, [r3, #6]
 8025692:	4619      	mov	r1, r3
 8025694:	6878      	ldr	r0, [r7, #4]
 8025696:	f000 fb8d 	bl	8025db4 <nrf_set_retransmittion_delay>
    // auto ack (Enhanced ShockBurst) on pipe0
    nrf_enable_auto_ack(dev, 0x00);
 802569a:	2100      	movs	r1, #0
 802569c:	6878      	ldr	r0, [r7, #4]
 802569e:	f000 fc0b 	bl	8025eb8 <nrf_enable_auto_ack>
    //	nrf_disable_auto_ack(dev);

    // clear interrupt
    nrf_clear_interrupts(dev);
 80256a2:	6878      	ldr	r0, [r7, #4]
 80256a4:	f000 faf7 	bl	8025c96 <nrf_clear_interrupts>
    // set interrupt
    nrf_enable_rx_data_ready_irq(dev, 1);
 80256a8:	2101      	movs	r1, #1
 80256aa:	6878      	ldr	r0, [r7, #4]
 80256ac:	f000 fd03 	bl	80260b6 <nrf_enable_rx_data_ready_irq>
    nrf_enable_tx_data_sent_irq(dev, 1);
 80256b0:	2101      	movs	r1, #1
 80256b2:	6878      	ldr	r0, [r7, #4]
 80256b4:	f000 fd32 	bl	802611c <nrf_enable_tx_data_sent_irq>
    nrf_enable_max_retransmit_irq(dev, 1);
 80256b8:	2101      	movs	r1, #1
 80256ba:	6878      	ldr	r0, [r7, #4]
 80256bc:	f000 fd61 	bl	8026182 <nrf_enable_max_retransmit_irq>

    // set as PRX
    nrf_rx_tx_control(dev, NRF_STATE_RX);
 80256c0:	2101      	movs	r1, #1
 80256c2:	6878      	ldr	r0, [r7, #4]
 80256c4:	f000 fcc4 	bl	8026050 <nrf_rx_tx_control>
    // clear FIFO
    nrf_flush_tx(dev);
 80256c8:	6878      	ldr	r0, [r7, #4]
 80256ca:	f000 fa2c 	bl	8025b26 <nrf_flush_tx>
    nrf_flush_rx(dev);
 80256ce:	6878      	ldr	r0, [r7, #4]
 80256d0:	f000 fa46 	bl	8025b60 <nrf_flush_rx>
    // exit standby mode, now become RX MODE
    ce_set(dev);
 80256d4:	6878      	ldr	r0, [r7, #4]
 80256d6:	f7ff ff2e 	bl	8025536 <ce_set>

    return NRF_OK;
 80256da:	2300      	movs	r3, #0
}
 80256dc:	4618      	mov	r0, r3
 80256de:	3710      	adds	r7, #16
 80256e0:	46bd      	mov	sp, r7
 80256e2:	bdb0      	pop	{r4, r5, r7, pc}
 80256e4:	080435ec 	.word	0x080435ec
 80256e8:	40020400 	.word	0x40020400
 80256ec:	200083cc 	.word	0x200083cc

080256f0 <nrf_check>:

// Checks the presence of the nRF24L01
NRF_RESULT nrf_check(nrf24l01 *dev) {
 80256f0:	b580      	push	{r7, lr}
 80256f2:	b086      	sub	sp, #24
 80256f4:	af00      	add	r7, sp, #0
 80256f6:	6078      	str	r0, [r7, #4]
    char *nRF24_TEST_ADDR = "nRF24";
 80256f8:	4b16      	ldr	r3, [pc, #88]	; (8025754 <nrf_check+0x64>)
 80256fa:	60fb      	str	r3, [r7, #12]
    uint8_t rxbuf[sizeof(nRF24_TEST_ADDR) - 1U];
    uint8_t *ptr = (uint8_t*) nRF24_TEST_ADDR;
 80256fc:	68fb      	ldr	r3, [r7, #12]
 80256fe:	617b      	str	r3, [r7, #20]
    uint8_t idx;

    // Write the test address to the TX_ADDR register
    nrf_write_register_mb(dev, NRF_TX_ADDR, ptr, sizeof(nRF24_TEST_ADDR) - 1U);
 8025700:	2303      	movs	r3, #3
 8025702:	697a      	ldr	r2, [r7, #20]
 8025704:	2110      	movs	r1, #16
 8025706:	6878      	ldr	r0, [r7, #4]
 8025708:	f000 f963 	bl	80259d2 <nrf_write_register_mb>
    // Read it back to the buffer
    nrf_read_register_mb(dev, NRF_TX_ADDR, rxbuf, sizeof(nRF24_TEST_ADDR) - 1U);
 802570c:	f107 0208 	add.w	r2, r7, #8
 8025710:	2303      	movs	r3, #3
 8025712:	2110      	movs	r1, #16
 8025714:	6878      	ldr	r0, [r7, #4]
 8025716:	f000 f913 	bl	8025940 <nrf_read_register_mb>

    // Compare transmitted and received data...
    for (idx = 0U; idx < sizeof(nRF24_TEST_ADDR) - 1U; idx++) {
 802571a:	2300      	movs	r3, #0
 802571c:	74fb      	strb	r3, [r7, #19]
 802571e:	e010      	b.n	8025742 <nrf_check+0x52>
        if (rxbuf[idx] != *ptr++) {
 8025720:	7cfb      	ldrb	r3, [r7, #19]
 8025722:	f107 0218 	add.w	r2, r7, #24
 8025726:	4413      	add	r3, r2
 8025728:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 802572c:	697b      	ldr	r3, [r7, #20]
 802572e:	1c59      	adds	r1, r3, #1
 8025730:	6179      	str	r1, [r7, #20]
 8025732:	781b      	ldrb	r3, [r3, #0]
 8025734:	429a      	cmp	r2, r3
 8025736:	d001      	beq.n	802573c <nrf_check+0x4c>
            // The transceiver is absent
            return NRF_ERROR;
 8025738:	2301      	movs	r3, #1
 802573a:	e006      	b.n	802574a <nrf_check+0x5a>
    for (idx = 0U; idx < sizeof(nRF24_TEST_ADDR) - 1U; idx++) {
 802573c:	7cfb      	ldrb	r3, [r7, #19]
 802573e:	3301      	adds	r3, #1
 8025740:	74fb      	strb	r3, [r7, #19]
 8025742:	7cfb      	ldrb	r3, [r7, #19]
 8025744:	2b02      	cmp	r3, #2
 8025746:	d9eb      	bls.n	8025720 <nrf_check+0x30>
        }
    }

    // The transceiver is present
    return NRF_OK;
 8025748:	2300      	movs	r3, #0
}
 802574a:	4618      	mov	r0, r3
 802574c:	3718      	adds	r7, #24
 802574e:	46bd      	mov	sp, r7
 8025750:	bd80      	pop	{r7, pc}
 8025752:	bf00      	nop
 8025754:	080435f8 	.word	0x080435f8

08025758 <nrf_send_command>:

NRF_RESULT nrf_send_command(nrf24l01 *dev, NRF_COMMAND cmd, const uint8_t *tx,
        uint8_t *rx, uint8_t len) {
 8025758:	b5b0      	push	{r4, r5, r7, lr}
 802575a:	b08c      	sub	sp, #48	; 0x30
 802575c:	af02      	add	r7, sp, #8
 802575e:	60f8      	str	r0, [r7, #12]
 8025760:	607a      	str	r2, [r7, #4]
 8025762:	603b      	str	r3, [r7, #0]
 8025764:	460b      	mov	r3, r1
 8025766:	72fb      	strb	r3, [r7, #11]
 8025768:	466b      	mov	r3, sp
 802576a:	461d      	mov	r5, r3
    uint8_t myTX[len + 1];
 802576c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8025770:	1c58      	adds	r0, r3, #1
 8025772:	1e43      	subs	r3, r0, #1
 8025774:	623b      	str	r3, [r7, #32]
 8025776:	4603      	mov	r3, r0
 8025778:	4619      	mov	r1, r3
 802577a:	f04f 0200 	mov.w	r2, #0
 802577e:	f04f 0300 	mov.w	r3, #0
 8025782:	f04f 0400 	mov.w	r4, #0
 8025786:	00d4      	lsls	r4, r2, #3
 8025788:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 802578c:	00cb      	lsls	r3, r1, #3
 802578e:	4603      	mov	r3, r0
 8025790:	4619      	mov	r1, r3
 8025792:	f04f 0200 	mov.w	r2, #0
 8025796:	f04f 0300 	mov.w	r3, #0
 802579a:	f04f 0400 	mov.w	r4, #0
 802579e:	00d4      	lsls	r4, r2, #3
 80257a0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80257a4:	00cb      	lsls	r3, r1, #3
 80257a6:	4603      	mov	r3, r0
 80257a8:	3307      	adds	r3, #7
 80257aa:	08db      	lsrs	r3, r3, #3
 80257ac:	00db      	lsls	r3, r3, #3
 80257ae:	ebad 0d03 	sub.w	sp, sp, r3
 80257b2:	ab02      	add	r3, sp, #8
 80257b4:	3300      	adds	r3, #0
 80257b6:	61fb      	str	r3, [r7, #28]
    uint8_t myRX[len + 1];
 80257b8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80257bc:	1c58      	adds	r0, r3, #1
 80257be:	1e43      	subs	r3, r0, #1
 80257c0:	61bb      	str	r3, [r7, #24]
 80257c2:	4603      	mov	r3, r0
 80257c4:	4619      	mov	r1, r3
 80257c6:	f04f 0200 	mov.w	r2, #0
 80257ca:	f04f 0300 	mov.w	r3, #0
 80257ce:	f04f 0400 	mov.w	r4, #0
 80257d2:	00d4      	lsls	r4, r2, #3
 80257d4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80257d8:	00cb      	lsls	r3, r1, #3
 80257da:	4603      	mov	r3, r0
 80257dc:	4619      	mov	r1, r3
 80257de:	f04f 0200 	mov.w	r2, #0
 80257e2:	f04f 0300 	mov.w	r3, #0
 80257e6:	f04f 0400 	mov.w	r4, #0
 80257ea:	00d4      	lsls	r4, r2, #3
 80257ec:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80257f0:	00cb      	lsls	r3, r1, #3
 80257f2:	4603      	mov	r3, r0
 80257f4:	3307      	adds	r3, #7
 80257f6:	08db      	lsrs	r3, r3, #3
 80257f8:	00db      	lsls	r3, r3, #3
 80257fa:	ebad 0d03 	sub.w	sp, sp, r3
 80257fe:	ab02      	add	r3, sp, #8
 8025800:	3300      	adds	r3, #0
 8025802:	617b      	str	r3, [r7, #20]
    myTX[0] = cmd;
 8025804:	69fb      	ldr	r3, [r7, #28]
 8025806:	7afa      	ldrb	r2, [r7, #11]
 8025808:	701a      	strb	r2, [r3, #0]

    int i = 0;
 802580a:	2300      	movs	r3, #0
 802580c:	627b      	str	r3, [r7, #36]	; 0x24
    for (i = 0; i < len; i++) {
 802580e:	2300      	movs	r3, #0
 8025810:	627b      	str	r3, [r7, #36]	; 0x24
 8025812:	e00f      	b.n	8025834 <nrf_send_command+0xdc>
        myTX[1 + i] = tx[i];
 8025814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025816:	687a      	ldr	r2, [r7, #4]
 8025818:	441a      	add	r2, r3
 802581a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802581c:	3301      	adds	r3, #1
 802581e:	7811      	ldrb	r1, [r2, #0]
 8025820:	69fa      	ldr	r2, [r7, #28]
 8025822:	54d1      	strb	r1, [r2, r3]
        myRX[i] = 0;
 8025824:	697a      	ldr	r2, [r7, #20]
 8025826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025828:	4413      	add	r3, r2
 802582a:	2200      	movs	r2, #0
 802582c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < len; i++) {
 802582e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025830:	3301      	adds	r3, #1
 8025832:	627b      	str	r3, [r7, #36]	; 0x24
 8025834:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8025838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802583a:	429a      	cmp	r2, r3
 802583c:	dbea      	blt.n	8025814 <nrf_send_command+0xbc>
    }

    csn_reset(dev);
 802583e:	68f8      	ldr	r0, [r7, #12]
 8025840:	f000 fe07 	bl	8026452 <csn_reset>

    /* Wait for SPIx Busy flag */
    while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_BSY))
 8025844:	bf00      	nop
 8025846:	4b1b      	ldr	r3, [pc, #108]	; (80258b4 <nrf_send_command+0x15c>)
 8025848:	681b      	ldr	r3, [r3, #0]
 802584a:	689b      	ldr	r3, [r3, #8]
 802584c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8025850:	2b80      	cmp	r3, #128	; 0x80
 8025852:	d0f8      	beq.n	8025846 <nrf_send_command+0xee>
        ;

    if (HAL_SPI_TransmitReceive(dev->config.spi, myTX, myRX, 1 + len,
 8025854:	68fb      	ldr	r3, [r7, #12]
 8025856:	6958      	ldr	r0, [r3, #20]
 8025858:	69f9      	ldr	r1, [r7, #28]
 802585a:	697a      	ldr	r2, [r7, #20]
 802585c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8025860:	b29b      	uxth	r3, r3
 8025862:	3301      	adds	r3, #1
 8025864:	b29c      	uxth	r4, r3
 8025866:	68fb      	ldr	r3, [r7, #12]
 8025868:	699b      	ldr	r3, [r3, #24]
 802586a:	9300      	str	r3, [sp, #0]
 802586c:	4623      	mov	r3, r4
 802586e:	f00f fe62 	bl	8035536 <HAL_SPI_TransmitReceive>
 8025872:	4603      	mov	r3, r0
 8025874:	2b00      	cmp	r3, #0
 8025876:	d001      	beq.n	802587c <nrf_send_command+0x124>
            dev->config.spi_timeout) != HAL_OK) {
        return NRF_ERROR;
 8025878:	2301      	movs	r3, #1
 802587a:	e016      	b.n	80258aa <nrf_send_command+0x152>
    }

    for (i = 0; i < len; i++) {
 802587c:	2300      	movs	r3, #0
 802587e:	627b      	str	r3, [r7, #36]	; 0x24
 8025880:	e00a      	b.n	8025898 <nrf_send_command+0x140>
        rx[i] = myRX[1 + i];
 8025882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025884:	1c5a      	adds	r2, r3, #1
 8025886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025888:	6839      	ldr	r1, [r7, #0]
 802588a:	440b      	add	r3, r1
 802588c:	6979      	ldr	r1, [r7, #20]
 802588e:	5c8a      	ldrb	r2, [r1, r2]
 8025890:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < len; i++) {
 8025892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025894:	3301      	adds	r3, #1
 8025896:	627b      	str	r3, [r7, #36]	; 0x24
 8025898:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 802589c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802589e:	429a      	cmp	r2, r3
 80258a0:	dbef      	blt.n	8025882 <nrf_send_command+0x12a>
    }

    csn_set(dev);
 80258a2:	68f8      	ldr	r0, [r7, #12]
 80258a4:	f000 fdc5 	bl	8026432 <csn_set>

    return NRF_OK;
 80258a8:	2300      	movs	r3, #0
 80258aa:	46ad      	mov	sp, r5
}
 80258ac:	4618      	mov	r0, r3
 80258ae:	3728      	adds	r7, #40	; 0x28
 80258b0:	46bd      	mov	sp, r7
 80258b2:	bdb0      	pop	{r4, r5, r7, pc}
 80258b4:	20008890 	.word	0x20008890

080258b8 <nrf_send_command_single>:

uint8_t nrf_send_command_single(nrf24l01 *dev, uint8_t data) {
 80258b8:	b580      	push	{r7, lr}
 80258ba:	b086      	sub	sp, #24
 80258bc:	af02      	add	r7, sp, #8
 80258be:	6078      	str	r0, [r7, #4]
 80258c0:	460b      	mov	r3, r1
 80258c2:	70fb      	strb	r3, [r7, #3]
    uint8_t rx;
    /* Wait for SPIx Busy flag */
    while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_BSY) != RESET)
 80258c4:	bf00      	nop
 80258c6:	4b0f      	ldr	r3, [pc, #60]	; (8025904 <nrf_send_command_single+0x4c>)
 80258c8:	681b      	ldr	r3, [r3, #0]
 80258ca:	689b      	ldr	r3, [r3, #8]
 80258cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80258d0:	2b80      	cmp	r3, #128	; 0x80
 80258d2:	d0f8      	beq.n	80258c6 <nrf_send_command_single+0xe>
        ;
    //	Tx buffer empty flag
    while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
 80258d4:	bf00      	nop
 80258d6:	4b0b      	ldr	r3, [pc, #44]	; (8025904 <nrf_send_command_single+0x4c>)
 80258d8:	681b      	ldr	r3, [r3, #0]
 80258da:	689b      	ldr	r3, [r3, #8]
 80258dc:	f003 0302 	and.w	r3, r3, #2
 80258e0:	2b02      	cmp	r3, #2
 80258e2:	d1f8      	bne.n	80258d6 <nrf_send_command_single+0x1e>
        ;

    HAL_SPI_TransmitReceive(dev->config.spi, &data, &rx, 1,
 80258e4:	687b      	ldr	r3, [r7, #4]
 80258e6:	6958      	ldr	r0, [r3, #20]
 80258e8:	687b      	ldr	r3, [r7, #4]
 80258ea:	699b      	ldr	r3, [r3, #24]
 80258ec:	f107 020f 	add.w	r2, r7, #15
 80258f0:	1cf9      	adds	r1, r7, #3
 80258f2:	9300      	str	r3, [sp, #0]
 80258f4:	2301      	movs	r3, #1
 80258f6:	f00f fe1e 	bl	8035536 <HAL_SPI_TransmitReceive>
            dev->config.spi_timeout);

    return rx;
 80258fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80258fc:	4618      	mov	r0, r3
 80258fe:	3710      	adds	r7, #16
 8025900:	46bd      	mov	sp, r7
 8025902:	bd80      	pop	{r7, pc}
 8025904:	20008890 	.word	0x20008890

08025908 <nrf_read_register>:

NRF_RESULT nrf_read_register(nrf24l01 *dev, uint8_t reg, uint8_t *data) {
 8025908:	b580      	push	{r7, lr}
 802590a:	b088      	sub	sp, #32
 802590c:	af02      	add	r7, sp, #8
 802590e:	60f8      	str	r0, [r7, #12]
 8025910:	460b      	mov	r3, r1
 8025912:	607a      	str	r2, [r7, #4]
 8025914:	72fb      	strb	r3, [r7, #11]
    uint8_t tx = 0;
 8025916:	2300      	movs	r3, #0
 8025918:	75fb      	strb	r3, [r7, #23]
    if (nrf_send_command(dev, NRF_CMD_R_REGISTER | reg, &tx, data, 1)
 802591a:	f107 0217 	add.w	r2, r7, #23
 802591e:	7af9      	ldrb	r1, [r7, #11]
 8025920:	2301      	movs	r3, #1
 8025922:	9300      	str	r3, [sp, #0]
 8025924:	687b      	ldr	r3, [r7, #4]
 8025926:	68f8      	ldr	r0, [r7, #12]
 8025928:	f7ff ff16 	bl	8025758 <nrf_send_command>
 802592c:	4603      	mov	r3, r0
 802592e:	2b00      	cmp	r3, #0
 8025930:	d001      	beq.n	8025936 <nrf_read_register+0x2e>
            != NRF_OK) {
        return NRF_ERROR;
 8025932:	2301      	movs	r3, #1
 8025934:	e000      	b.n	8025938 <nrf_read_register+0x30>
    }
    return NRF_OK;
 8025936:	2300      	movs	r3, #0
}
 8025938:	4618      	mov	r0, r3
 802593a:	3718      	adds	r7, #24
 802593c:	46bd      	mov	sp, r7
 802593e:	bd80      	pop	{r7, pc}

08025940 <nrf_read_register_mb>:

NRF_RESULT nrf_read_register_mb(nrf24l01 *dev, uint8_t reg, uint8_t *data,
        uint8_t count) {
 8025940:	b590      	push	{r4, r7, lr}
 8025942:	b085      	sub	sp, #20
 8025944:	af00      	add	r7, sp, #0
 8025946:	60f8      	str	r0, [r7, #12]
 8025948:	607a      	str	r2, [r7, #4]
 802594a:	461a      	mov	r2, r3
 802594c:	460b      	mov	r3, r1
 802594e:	72fb      	strb	r3, [r7, #11]
 8025950:	4613      	mov	r3, r2
 8025952:	72bb      	strb	r3, [r7, #10]
    csn_reset(dev);
 8025954:	68f8      	ldr	r0, [r7, #12]
 8025956:	f000 fd7c 	bl	8026452 <csn_reset>
    nrf_send_command_single(dev, NRF_CMD_R_REGISTER | reg);
 802595a:	7afb      	ldrb	r3, [r7, #11]
 802595c:	4619      	mov	r1, r3
 802595e:	68f8      	ldr	r0, [r7, #12]
 8025960:	f7ff ffaa 	bl	80258b8 <nrf_send_command_single>
    while (count--) {
 8025964:	e008      	b.n	8025978 <nrf_read_register_mb+0x38>
        *data++ = nrf_send_command_single(dev, NRF_CMD_NOP);
 8025966:	687c      	ldr	r4, [r7, #4]
 8025968:	1c63      	adds	r3, r4, #1
 802596a:	607b      	str	r3, [r7, #4]
 802596c:	21ff      	movs	r1, #255	; 0xff
 802596e:	68f8      	ldr	r0, [r7, #12]
 8025970:	f7ff ffa2 	bl	80258b8 <nrf_send_command_single>
 8025974:	4603      	mov	r3, r0
 8025976:	7023      	strb	r3, [r4, #0]
    while (count--) {
 8025978:	7abb      	ldrb	r3, [r7, #10]
 802597a:	1e5a      	subs	r2, r3, #1
 802597c:	72ba      	strb	r2, [r7, #10]
 802597e:	2b00      	cmp	r3, #0
 8025980:	d1f1      	bne.n	8025966 <nrf_read_register_mb+0x26>
    }
    csn_set(dev);
 8025982:	68f8      	ldr	r0, [r7, #12]
 8025984:	f000 fd55 	bl	8026432 <csn_set>
    return NRF_OK;
 8025988:	2300      	movs	r3, #0
}
 802598a:	4618      	mov	r0, r3
 802598c:	3714      	adds	r7, #20
 802598e:	46bd      	mov	sp, r7
 8025990:	bd90      	pop	{r4, r7, pc}

08025992 <nrf_write_register>:

NRF_RESULT nrf_write_register(nrf24l01 *dev, uint8_t reg, uint8_t *data) {
 8025992:	b580      	push	{r7, lr}
 8025994:	b088      	sub	sp, #32
 8025996:	af02      	add	r7, sp, #8
 8025998:	60f8      	str	r0, [r7, #12]
 802599a:	460b      	mov	r3, r1
 802599c:	607a      	str	r2, [r7, #4]
 802599e:	72fb      	strb	r3, [r7, #11]
    uint8_t rx = 0;
 80259a0:	2300      	movs	r3, #0
 80259a2:	75fb      	strb	r3, [r7, #23]
    if (nrf_send_command(dev, NRF_CMD_W_REGISTER | reg, data, &rx, 1)
 80259a4:	7afb      	ldrb	r3, [r7, #11]
 80259a6:	f043 0320 	orr.w	r3, r3, #32
 80259aa:	b2d9      	uxtb	r1, r3
 80259ac:	f107 0217 	add.w	r2, r7, #23
 80259b0:	2301      	movs	r3, #1
 80259b2:	9300      	str	r3, [sp, #0]
 80259b4:	4613      	mov	r3, r2
 80259b6:	687a      	ldr	r2, [r7, #4]
 80259b8:	68f8      	ldr	r0, [r7, #12]
 80259ba:	f7ff fecd 	bl	8025758 <nrf_send_command>
 80259be:	4603      	mov	r3, r0
 80259c0:	2b00      	cmp	r3, #0
 80259c2:	d001      	beq.n	80259c8 <nrf_write_register+0x36>
            != NRF_OK) {
        return NRF_ERROR;
 80259c4:	2301      	movs	r3, #1
 80259c6:	e000      	b.n	80259ca <nrf_write_register+0x38>
    }
    return NRF_OK;
 80259c8:	2300      	movs	r3, #0
}
 80259ca:	4618      	mov	r0, r3
 80259cc:	3718      	adds	r7, #24
 80259ce:	46bd      	mov	sp, r7
 80259d0:	bd80      	pop	{r7, pc}

080259d2 <nrf_write_register_mb>:

NRF_RESULT nrf_write_register_mb(nrf24l01 *dev, uint8_t reg, uint8_t *data,
        uint8_t count) {
 80259d2:	b580      	push	{r7, lr}
 80259d4:	b084      	sub	sp, #16
 80259d6:	af00      	add	r7, sp, #0
 80259d8:	60f8      	str	r0, [r7, #12]
 80259da:	607a      	str	r2, [r7, #4]
 80259dc:	461a      	mov	r2, r3
 80259de:	460b      	mov	r3, r1
 80259e0:	72fb      	strb	r3, [r7, #11]
 80259e2:	4613      	mov	r3, r2
 80259e4:	72bb      	strb	r3, [r7, #10]
    csn_reset(dev);
 80259e6:	68f8      	ldr	r0, [r7, #12]
 80259e8:	f000 fd33 	bl	8026452 <csn_reset>
    nrf_send_command_single(dev, NRF_CMD_W_REGISTER | reg);
 80259ec:	7afb      	ldrb	r3, [r7, #11]
 80259ee:	f043 0320 	orr.w	r3, r3, #32
 80259f2:	b2db      	uxtb	r3, r3
 80259f4:	4619      	mov	r1, r3
 80259f6:	68f8      	ldr	r0, [r7, #12]
 80259f8:	f7ff ff5e 	bl	80258b8 <nrf_send_command_single>
    while (count--) {
 80259fc:	e007      	b.n	8025a0e <nrf_write_register_mb+0x3c>
        nrf_send_command_single(dev, *data++);
 80259fe:	687b      	ldr	r3, [r7, #4]
 8025a00:	1c5a      	adds	r2, r3, #1
 8025a02:	607a      	str	r2, [r7, #4]
 8025a04:	781b      	ldrb	r3, [r3, #0]
 8025a06:	4619      	mov	r1, r3
 8025a08:	68f8      	ldr	r0, [r7, #12]
 8025a0a:	f7ff ff55 	bl	80258b8 <nrf_send_command_single>
    while (count--) {
 8025a0e:	7abb      	ldrb	r3, [r7, #10]
 8025a10:	1e5a      	subs	r2, r3, #1
 8025a12:	72ba      	strb	r2, [r7, #10]
 8025a14:	2b00      	cmp	r3, #0
 8025a16:	d1f2      	bne.n	80259fe <nrf_write_register_mb+0x2c>
    }
    csn_set(dev);
 8025a18:	68f8      	ldr	r0, [r7, #12]
 8025a1a:	f000 fd0a 	bl	8026432 <csn_set>
    return NRF_OK;
 8025a1e:	2300      	movs	r3, #0
}
 8025a20:	4618      	mov	r0, r3
 8025a22:	3710      	adds	r7, #16
 8025a24:	46bd      	mov	sp, r7
 8025a26:	bd80      	pop	{r7, pc}

08025a28 <nrf_read_rx_payload>:

NRF_RESULT nrf_read_rx_payload(nrf24l01 *dev, uint8_t *data) {
 8025a28:	b5b0      	push	{r4, r5, r7, lr}
 8025a2a:	b086      	sub	sp, #24
 8025a2c:	af02      	add	r7, sp, #8
 8025a2e:	6078      	str	r0, [r7, #4]
 8025a30:	6039      	str	r1, [r7, #0]
 8025a32:	466b      	mov	r3, sp
 8025a34:	461d      	mov	r5, r3
    uint8_t tx[dev->config.payload_length];
 8025a36:	687b      	ldr	r3, [r7, #4]
 8025a38:	7918      	ldrb	r0, [r3, #4]
 8025a3a:	4603      	mov	r3, r0
 8025a3c:	3b01      	subs	r3, #1
 8025a3e:	60fb      	str	r3, [r7, #12]
 8025a40:	b2c1      	uxtb	r1, r0
 8025a42:	f04f 0200 	mov.w	r2, #0
 8025a46:	f04f 0300 	mov.w	r3, #0
 8025a4a:	f04f 0400 	mov.w	r4, #0
 8025a4e:	00d4      	lsls	r4, r2, #3
 8025a50:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025a54:	00cb      	lsls	r3, r1, #3
 8025a56:	b2c1      	uxtb	r1, r0
 8025a58:	f04f 0200 	mov.w	r2, #0
 8025a5c:	f04f 0300 	mov.w	r3, #0
 8025a60:	f04f 0400 	mov.w	r4, #0
 8025a64:	00d4      	lsls	r4, r2, #3
 8025a66:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025a6a:	00cb      	lsls	r3, r1, #3
 8025a6c:	4603      	mov	r3, r0
 8025a6e:	3307      	adds	r3, #7
 8025a70:	08db      	lsrs	r3, r3, #3
 8025a72:	00db      	lsls	r3, r3, #3
 8025a74:	ebad 0d03 	sub.w	sp, sp, r3
 8025a78:	ab02      	add	r3, sp, #8
 8025a7a:	3300      	adds	r3, #0
 8025a7c:	60bb      	str	r3, [r7, #8]
    if (nrf_send_command(dev, NRF_CMD_R_RX_PAYLOAD, tx, data,
 8025a7e:	68ba      	ldr	r2, [r7, #8]
 8025a80:	687b      	ldr	r3, [r7, #4]
 8025a82:	791b      	ldrb	r3, [r3, #4]
 8025a84:	9300      	str	r3, [sp, #0]
 8025a86:	683b      	ldr	r3, [r7, #0]
 8025a88:	2161      	movs	r1, #97	; 0x61
 8025a8a:	6878      	ldr	r0, [r7, #4]
 8025a8c:	f7ff fe64 	bl	8025758 <nrf_send_command>
 8025a90:	4603      	mov	r3, r0
 8025a92:	2b00      	cmp	r3, #0
 8025a94:	d001      	beq.n	8025a9a <nrf_read_rx_payload+0x72>
            dev->config.payload_length) != NRF_OK) {
        return NRF_ERROR;
 8025a96:	2301      	movs	r3, #1
 8025a98:	e000      	b.n	8025a9c <nrf_read_rx_payload+0x74>
    }
    return NRF_OK;
 8025a9a:	2300      	movs	r3, #0
 8025a9c:	46ad      	mov	sp, r5
}
 8025a9e:	4618      	mov	r0, r3
 8025aa0:	3710      	adds	r7, #16
 8025aa2:	46bd      	mov	sp, r7
 8025aa4:	bdb0      	pop	{r4, r5, r7, pc}

08025aa6 <nrf_write_tx_payload>:

NRF_RESULT nrf_write_tx_payload(nrf24l01 *dev, const uint8_t *data) {
 8025aa6:	b5b0      	push	{r4, r5, r7, lr}
 8025aa8:	b086      	sub	sp, #24
 8025aaa:	af02      	add	r7, sp, #8
 8025aac:	6078      	str	r0, [r7, #4]
 8025aae:	6039      	str	r1, [r7, #0]
 8025ab0:	466b      	mov	r3, sp
 8025ab2:	461d      	mov	r5, r3
    uint8_t rx[dev->config.payload_length];
 8025ab4:	687b      	ldr	r3, [r7, #4]
 8025ab6:	7918      	ldrb	r0, [r3, #4]
 8025ab8:	4603      	mov	r3, r0
 8025aba:	3b01      	subs	r3, #1
 8025abc:	60fb      	str	r3, [r7, #12]
 8025abe:	b2c1      	uxtb	r1, r0
 8025ac0:	f04f 0200 	mov.w	r2, #0
 8025ac4:	f04f 0300 	mov.w	r3, #0
 8025ac8:	f04f 0400 	mov.w	r4, #0
 8025acc:	00d4      	lsls	r4, r2, #3
 8025ace:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025ad2:	00cb      	lsls	r3, r1, #3
 8025ad4:	b2c1      	uxtb	r1, r0
 8025ad6:	f04f 0200 	mov.w	r2, #0
 8025ada:	f04f 0300 	mov.w	r3, #0
 8025ade:	f04f 0400 	mov.w	r4, #0
 8025ae2:	00d4      	lsls	r4, r2, #3
 8025ae4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025ae8:	00cb      	lsls	r3, r1, #3
 8025aea:	4603      	mov	r3, r0
 8025aec:	3307      	adds	r3, #7
 8025aee:	08db      	lsrs	r3, r3, #3
 8025af0:	00db      	lsls	r3, r3, #3
 8025af2:	ebad 0d03 	sub.w	sp, sp, r3
 8025af6:	ab02      	add	r3, sp, #8
 8025af8:	3300      	adds	r3, #0
 8025afa:	60bb      	str	r3, [r7, #8]
    if (nrf_send_command(dev, NRF_CMD_W_TX_PAYLOAD, data, rx,
 8025afc:	68ba      	ldr	r2, [r7, #8]
 8025afe:	687b      	ldr	r3, [r7, #4]
 8025b00:	791b      	ldrb	r3, [r3, #4]
 8025b02:	9300      	str	r3, [sp, #0]
 8025b04:	4613      	mov	r3, r2
 8025b06:	683a      	ldr	r2, [r7, #0]
 8025b08:	21a0      	movs	r1, #160	; 0xa0
 8025b0a:	6878      	ldr	r0, [r7, #4]
 8025b0c:	f7ff fe24 	bl	8025758 <nrf_send_command>
 8025b10:	4603      	mov	r3, r0
 8025b12:	2b00      	cmp	r3, #0
 8025b14:	d001      	beq.n	8025b1a <nrf_write_tx_payload+0x74>
            dev->config.payload_length) != NRF_OK) {
        return NRF_ERROR;
 8025b16:	2301      	movs	r3, #1
 8025b18:	e000      	b.n	8025b1c <nrf_write_tx_payload+0x76>
    }
    return NRF_OK;
 8025b1a:	2300      	movs	r3, #0
 8025b1c:	46ad      	mov	sp, r5
}
 8025b1e:	4618      	mov	r0, r3
 8025b20:	3710      	adds	r7, #16
 8025b22:	46bd      	mov	sp, r7
 8025b24:	bdb0      	pop	{r4, r5, r7, pc}

08025b26 <nrf_flush_tx>:
        return NRF_ERROR;
    }
    return NRF_OK;
}

NRF_RESULT nrf_flush_tx(nrf24l01 *dev) {
 8025b26:	b580      	push	{r7, lr}
 8025b28:	b086      	sub	sp, #24
 8025b2a:	af02      	add	r7, sp, #8
 8025b2c:	6078      	str	r0, [r7, #4]
    uint8_t rx = 0;
 8025b2e:	2300      	movs	r3, #0
 8025b30:	73fb      	strb	r3, [r7, #15]
    uint8_t tx = 0;
 8025b32:	2300      	movs	r3, #0
 8025b34:	73bb      	strb	r3, [r7, #14]
    if (nrf_send_command(dev, NRF_CMD_FLUSH_TX, &tx, &rx, 0) != NRF_OK) {
 8025b36:	f107 010f 	add.w	r1, r7, #15
 8025b3a:	f107 020e 	add.w	r2, r7, #14
 8025b3e:	2300      	movs	r3, #0
 8025b40:	9300      	str	r3, [sp, #0]
 8025b42:	460b      	mov	r3, r1
 8025b44:	21e1      	movs	r1, #225	; 0xe1
 8025b46:	6878      	ldr	r0, [r7, #4]
 8025b48:	f7ff fe06 	bl	8025758 <nrf_send_command>
 8025b4c:	4603      	mov	r3, r0
 8025b4e:	2b00      	cmp	r3, #0
 8025b50:	d001      	beq.n	8025b56 <nrf_flush_tx+0x30>
        return NRF_ERROR;
 8025b52:	2301      	movs	r3, #1
 8025b54:	e000      	b.n	8025b58 <nrf_flush_tx+0x32>
    }
    return NRF_OK;
 8025b56:	2300      	movs	r3, #0
}
 8025b58:	4618      	mov	r0, r3
 8025b5a:	3710      	adds	r7, #16
 8025b5c:	46bd      	mov	sp, r7
 8025b5e:	bd80      	pop	{r7, pc}

08025b60 <nrf_flush_rx>:

NRF_RESULT nrf_flush_rx(nrf24l01 *dev) {
 8025b60:	b580      	push	{r7, lr}
 8025b62:	b086      	sub	sp, #24
 8025b64:	af02      	add	r7, sp, #8
 8025b66:	6078      	str	r0, [r7, #4]
    uint8_t rx = 0;
 8025b68:	2300      	movs	r3, #0
 8025b6a:	73fb      	strb	r3, [r7, #15]
    uint8_t tx = 0;
 8025b6c:	2300      	movs	r3, #0
 8025b6e:	73bb      	strb	r3, [r7, #14]
    if (nrf_send_command(dev, NRF_CMD_FLUSH_RX, &tx, &rx, 0) != NRF_OK) {
 8025b70:	f107 010f 	add.w	r1, r7, #15
 8025b74:	f107 020e 	add.w	r2, r7, #14
 8025b78:	2300      	movs	r3, #0
 8025b7a:	9300      	str	r3, [sp, #0]
 8025b7c:	460b      	mov	r3, r1
 8025b7e:	21e2      	movs	r1, #226	; 0xe2
 8025b80:	6878      	ldr	r0, [r7, #4]
 8025b82:	f7ff fde9 	bl	8025758 <nrf_send_command>
 8025b86:	4603      	mov	r3, r0
 8025b88:	2b00      	cmp	r3, #0
 8025b8a:	d001      	beq.n	8025b90 <nrf_flush_rx+0x30>
        return NRF_ERROR;
 8025b8c:	2301      	movs	r3, #1
 8025b8e:	e000      	b.n	8025b92 <nrf_flush_rx+0x32>
    }
    return NRF_OK;
 8025b90:	2300      	movs	r3, #0
}
 8025b92:	4618      	mov	r0, r3
 8025b94:	3710      	adds	r7, #16
 8025b96:	46bd      	mov	sp, r7
 8025b98:	bd80      	pop	{r7, pc}

08025b9a <nrf_set_data_rate>:

NRF_RESULT nrf_set_data_rate(nrf24l01 *dev, NRF_DATA_RATE rate) {
 8025b9a:	b580      	push	{r7, lr}
 8025b9c:	b084      	sub	sp, #16
 8025b9e:	af00      	add	r7, sp, #0
 8025ba0:	6078      	str	r0, [r7, #4]
 8025ba2:	460b      	mov	r3, r1
 8025ba4:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025ba6:	2300      	movs	r3, #0
 8025ba8:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_RF_SETUP, &reg) != NRF_OK) {
 8025baa:	f107 030f 	add.w	r3, r7, #15
 8025bae:	461a      	mov	r2, r3
 8025bb0:	2106      	movs	r1, #6
 8025bb2:	6878      	ldr	r0, [r7, #4]
 8025bb4:	f7ff fea8 	bl	8025908 <nrf_read_register>
 8025bb8:	4603      	mov	r3, r0
 8025bba:	2b00      	cmp	r3, #0
 8025bbc:	d001      	beq.n	8025bc2 <nrf_set_data_rate+0x28>
        return NRF_ERROR;
 8025bbe:	2301      	movs	r3, #1
 8025bc0:	e02f      	b.n	8025c22 <nrf_set_data_rate+0x88>
    }
    if (rate & 1) { // low bit set
 8025bc2:	78fb      	ldrb	r3, [r7, #3]
 8025bc4:	f003 0301 	and.w	r3, r3, #1
 8025bc8:	2b00      	cmp	r3, #0
 8025bca:	d005      	beq.n	8025bd8 <nrf_set_data_rate+0x3e>
        reg |= 1 << 5;
 8025bcc:	7bfb      	ldrb	r3, [r7, #15]
 8025bce:	f043 0320 	orr.w	r3, r3, #32
 8025bd2:	b2db      	uxtb	r3, r3
 8025bd4:	73fb      	strb	r3, [r7, #15]
 8025bd6:	e004      	b.n	8025be2 <nrf_set_data_rate+0x48>
    } else { // low bit clear
        reg &= ~(1 << 5);
 8025bd8:	7bfb      	ldrb	r3, [r7, #15]
 8025bda:	f023 0320 	bic.w	r3, r3, #32
 8025bde:	b2db      	uxtb	r3, r3
 8025be0:	73fb      	strb	r3, [r7, #15]
    }

    if (rate & 2) { // high bit set
 8025be2:	78fb      	ldrb	r3, [r7, #3]
 8025be4:	f003 0302 	and.w	r3, r3, #2
 8025be8:	2b00      	cmp	r3, #0
 8025bea:	d005      	beq.n	8025bf8 <nrf_set_data_rate+0x5e>
        reg |= 1 << 3;
 8025bec:	7bfb      	ldrb	r3, [r7, #15]
 8025bee:	f043 0308 	orr.w	r3, r3, #8
 8025bf2:	b2db      	uxtb	r3, r3
 8025bf4:	73fb      	strb	r3, [r7, #15]
 8025bf6:	e004      	b.n	8025c02 <nrf_set_data_rate+0x68>
    } else { // high bit clear
        reg &= ~(1 << 3);
 8025bf8:	7bfb      	ldrb	r3, [r7, #15]
 8025bfa:	f023 0308 	bic.w	r3, r3, #8
 8025bfe:	b2db      	uxtb	r3, r3
 8025c00:	73fb      	strb	r3, [r7, #15]
    }
    if (nrf_write_register(dev, NRF_RF_SETUP, &reg) != NRF_OK) {
 8025c02:	f107 030f 	add.w	r3, r7, #15
 8025c06:	461a      	mov	r2, r3
 8025c08:	2106      	movs	r1, #6
 8025c0a:	6878      	ldr	r0, [r7, #4]
 8025c0c:	f7ff fec1 	bl	8025992 <nrf_write_register>
 8025c10:	4603      	mov	r3, r0
 8025c12:	2b00      	cmp	r3, #0
 8025c14:	d001      	beq.n	8025c1a <nrf_set_data_rate+0x80>
        return NRF_ERROR;
 8025c16:	2301      	movs	r3, #1
 8025c18:	e003      	b.n	8025c22 <nrf_set_data_rate+0x88>
    }
    dev->config.data_rate = rate;
 8025c1a:	687b      	ldr	r3, [r7, #4]
 8025c1c:	78fa      	ldrb	r2, [r7, #3]
 8025c1e:	701a      	strb	r2, [r3, #0]
    return NRF_OK;
 8025c20:	2300      	movs	r3, #0
}
 8025c22:	4618      	mov	r0, r3
 8025c24:	3710      	adds	r7, #16
 8025c26:	46bd      	mov	sp, r7
 8025c28:	bd80      	pop	{r7, pc}

08025c2a <nrf_set_tx_power>:

NRF_RESULT nrf_set_tx_power(nrf24l01 *dev, NRF_TX_PWR pwr) {
 8025c2a:	b580      	push	{r7, lr}
 8025c2c:	b084      	sub	sp, #16
 8025c2e:	af00      	add	r7, sp, #0
 8025c30:	6078      	str	r0, [r7, #4]
 8025c32:	460b      	mov	r3, r1
 8025c34:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025c36:	2300      	movs	r3, #0
 8025c38:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_RF_SETUP, &reg) != NRF_OK) {
 8025c3a:	f107 030f 	add.w	r3, r7, #15
 8025c3e:	461a      	mov	r2, r3
 8025c40:	2106      	movs	r1, #6
 8025c42:	6878      	ldr	r0, [r7, #4]
 8025c44:	f7ff fe60 	bl	8025908 <nrf_read_register>
 8025c48:	4603      	mov	r3, r0
 8025c4a:	2b00      	cmp	r3, #0
 8025c4c:	d001      	beq.n	8025c52 <nrf_set_tx_power+0x28>
        return NRF_ERROR;
 8025c4e:	2301      	movs	r3, #1
 8025c50:	e01d      	b.n	8025c8e <nrf_set_tx_power+0x64>
    }
    reg &= 0xF9;     // clear bits 1,2
 8025c52:	7bfb      	ldrb	r3, [r7, #15]
 8025c54:	f023 0306 	bic.w	r3, r3, #6
 8025c58:	b2db      	uxtb	r3, r3
 8025c5a:	73fb      	strb	r3, [r7, #15]
    reg |= pwr << 1; // set bits 1,2
 8025c5c:	78fb      	ldrb	r3, [r7, #3]
 8025c5e:	005b      	lsls	r3, r3, #1
 8025c60:	b25a      	sxtb	r2, r3
 8025c62:	7bfb      	ldrb	r3, [r7, #15]
 8025c64:	b25b      	sxtb	r3, r3
 8025c66:	4313      	orrs	r3, r2
 8025c68:	b25b      	sxtb	r3, r3
 8025c6a:	b2db      	uxtb	r3, r3
 8025c6c:	73fb      	strb	r3, [r7, #15]
    if (nrf_write_register(dev, NRF_RF_SETUP, &reg) != NRF_OK) {
 8025c6e:	f107 030f 	add.w	r3, r7, #15
 8025c72:	461a      	mov	r2, r3
 8025c74:	2106      	movs	r1, #6
 8025c76:	6878      	ldr	r0, [r7, #4]
 8025c78:	f7ff fe8b 	bl	8025992 <nrf_write_register>
 8025c7c:	4603      	mov	r3, r0
 8025c7e:	2b00      	cmp	r3, #0
 8025c80:	d001      	beq.n	8025c86 <nrf_set_tx_power+0x5c>
        return NRF_ERROR;
 8025c82:	2301      	movs	r3, #1
 8025c84:	e003      	b.n	8025c8e <nrf_set_tx_power+0x64>
    }
    dev->config.tx_power = pwr;
 8025c86:	687b      	ldr	r3, [r7, #4]
 8025c88:	78fa      	ldrb	r2, [r7, #3]
 8025c8a:	705a      	strb	r2, [r3, #1]
    return NRF_OK;
 8025c8c:	2300      	movs	r3, #0
}
 8025c8e:	4618      	mov	r0, r3
 8025c90:	3710      	adds	r7, #16
 8025c92:	46bd      	mov	sp, r7
 8025c94:	bd80      	pop	{r7, pc}

08025c96 <nrf_clear_interrupts>:
        return NRF_ERROR;
    }
    return NRF_OK;
}

NRF_RESULT nrf_clear_interrupts(nrf24l01 *dev) {
 8025c96:	b580      	push	{r7, lr}
 8025c98:	b084      	sub	sp, #16
 8025c9a:	af00      	add	r7, sp, #0
 8025c9c:	6078      	str	r0, [r7, #4]
    uint8_t reg = 0;
 8025c9e:	2300      	movs	r3, #0
 8025ca0:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_STATUS, &reg) != NRF_OK) {
 8025ca2:	f107 030f 	add.w	r3, r7, #15
 8025ca6:	461a      	mov	r2, r3
 8025ca8:	2107      	movs	r1, #7
 8025caa:	6878      	ldr	r0, [r7, #4]
 8025cac:	f7ff fe2c 	bl	8025908 <nrf_read_register>
 8025cb0:	4603      	mov	r3, r0
 8025cb2:	2b00      	cmp	r3, #0
 8025cb4:	d001      	beq.n	8025cba <nrf_clear_interrupts+0x24>
        return NRF_ERROR;
 8025cb6:	2301      	movs	r3, #1
 8025cb8:	e011      	b.n	8025cde <nrf_clear_interrupts+0x48>
    }

    reg |= 7 << 4; // setting bits 4,5,6
 8025cba:	7bfb      	ldrb	r3, [r7, #15]
 8025cbc:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8025cc0:	b2db      	uxtb	r3, r3
 8025cc2:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_STATUS, &reg) != NRF_OK) {
 8025cc4:	f107 030f 	add.w	r3, r7, #15
 8025cc8:	461a      	mov	r2, r3
 8025cca:	2107      	movs	r1, #7
 8025ccc:	6878      	ldr	r0, [r7, #4]
 8025cce:	f7ff fe60 	bl	8025992 <nrf_write_register>
 8025cd2:	4603      	mov	r3, r0
 8025cd4:	2b00      	cmp	r3, #0
 8025cd6:	d001      	beq.n	8025cdc <nrf_clear_interrupts+0x46>
        return NRF_ERROR;
 8025cd8:	2301      	movs	r3, #1
 8025cda:	e000      	b.n	8025cde <nrf_clear_interrupts+0x48>
    }
    return NRF_OK;
 8025cdc:	2300      	movs	r3, #0
}
 8025cde:	4618      	mov	r0, r3
 8025ce0:	3710      	adds	r7, #16
 8025ce2:	46bd      	mov	sp, r7
 8025ce4:	bd80      	pop	{r7, pc}

08025ce6 <nrf_set_rf_channel>:

NRF_RESULT nrf_set_rf_channel(nrf24l01 *dev, uint8_t ch) {
 8025ce6:	b580      	push	{r7, lr}
 8025ce8:	b084      	sub	sp, #16
 8025cea:	af00      	add	r7, sp, #0
 8025cec:	6078      	str	r0, [r7, #4]
 8025cee:	460b      	mov	r3, r1
 8025cf0:	70fb      	strb	r3, [r7, #3]
    ch &= 0x7F;
 8025cf2:	78fb      	ldrb	r3, [r7, #3]
 8025cf4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8025cf8:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025cfa:	2300      	movs	r3, #0
 8025cfc:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_RF_CH, &reg) != NRF_OK) {
 8025cfe:	f107 030f 	add.w	r3, r7, #15
 8025d02:	461a      	mov	r2, r3
 8025d04:	2105      	movs	r1, #5
 8025d06:	6878      	ldr	r0, [r7, #4]
 8025d08:	f7ff fdfe 	bl	8025908 <nrf_read_register>
 8025d0c:	4603      	mov	r3, r0
 8025d0e:	2b00      	cmp	r3, #0
 8025d10:	d001      	beq.n	8025d16 <nrf_set_rf_channel+0x30>
        return NRF_ERROR;
 8025d12:	2301      	movs	r3, #1
 8025d14:	e014      	b.n	8025d40 <nrf_set_rf_channel+0x5a>
    }

    reg |= ch; // setting channel
 8025d16:	7bfa      	ldrb	r2, [r7, #15]
 8025d18:	78fb      	ldrb	r3, [r7, #3]
 8025d1a:	4313      	orrs	r3, r2
 8025d1c:	b2db      	uxtb	r3, r3
 8025d1e:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_RF_CH, &reg) != NRF_OK) {
 8025d20:	f107 030f 	add.w	r3, r7, #15
 8025d24:	461a      	mov	r2, r3
 8025d26:	2105      	movs	r1, #5
 8025d28:	6878      	ldr	r0, [r7, #4]
 8025d2a:	f7ff fe32 	bl	8025992 <nrf_write_register>
 8025d2e:	4603      	mov	r3, r0
 8025d30:	2b00      	cmp	r3, #0
 8025d32:	d001      	beq.n	8025d38 <nrf_set_rf_channel+0x52>
        return NRF_ERROR;
 8025d34:	2301      	movs	r3, #1
 8025d36:	e003      	b.n	8025d40 <nrf_set_rf_channel+0x5a>
    }
    dev->config.rf_channel = ch;
 8025d38:	687b      	ldr	r3, [r7, #4]
 8025d3a:	78fa      	ldrb	r2, [r7, #3]
 8025d3c:	71da      	strb	r2, [r3, #7]
    return NRF_OK;
 8025d3e:	2300      	movs	r3, #0
}
 8025d40:	4618      	mov	r0, r3
 8025d42:	3710      	adds	r7, #16
 8025d44:	46bd      	mov	sp, r7
 8025d46:	bd80      	pop	{r7, pc}

08025d48 <nrf_set_retransmittion_count>:

NRF_RESULT nrf_set_retransmittion_count(nrf24l01 *dev, uint8_t count) {
 8025d48:	b580      	push	{r7, lr}
 8025d4a:	b084      	sub	sp, #16
 8025d4c:	af00      	add	r7, sp, #0
 8025d4e:	6078      	str	r0, [r7, #4]
 8025d50:	460b      	mov	r3, r1
 8025d52:	70fb      	strb	r3, [r7, #3]
    count &= 0x0F;
 8025d54:	78fb      	ldrb	r3, [r7, #3]
 8025d56:	f003 030f 	and.w	r3, r3, #15
 8025d5a:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025d5c:	2300      	movs	r3, #0
 8025d5e:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_SETUP_RETR, &reg) != NRF_OK) {
 8025d60:	f107 030f 	add.w	r3, r7, #15
 8025d64:	461a      	mov	r2, r3
 8025d66:	2104      	movs	r1, #4
 8025d68:	6878      	ldr	r0, [r7, #4]
 8025d6a:	f7ff fdcd 	bl	8025908 <nrf_read_register>
 8025d6e:	4603      	mov	r3, r0
 8025d70:	2b00      	cmp	r3, #0
 8025d72:	d001      	beq.n	8025d78 <nrf_set_retransmittion_count+0x30>
        return NRF_ERROR;
 8025d74:	2301      	movs	r3, #1
 8025d76:	e019      	b.n	8025dac <nrf_set_retransmittion_count+0x64>
    }

    reg &= 0xF0;  // clearing bits 0,1,2,3
 8025d78:	7bfb      	ldrb	r3, [r7, #15]
 8025d7a:	f023 030f 	bic.w	r3, r3, #15
 8025d7e:	b2db      	uxtb	r3, r3
 8025d80:	73fb      	strb	r3, [r7, #15]
    reg |= count; // setting count
 8025d82:	7bfa      	ldrb	r2, [r7, #15]
 8025d84:	78fb      	ldrb	r3, [r7, #3]
 8025d86:	4313      	orrs	r3, r2
 8025d88:	b2db      	uxtb	r3, r3
 8025d8a:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_SETUP_RETR, &reg) != NRF_OK) {
 8025d8c:	f107 030f 	add.w	r3, r7, #15
 8025d90:	461a      	mov	r2, r3
 8025d92:	2104      	movs	r1, #4
 8025d94:	6878      	ldr	r0, [r7, #4]
 8025d96:	f7ff fdfc 	bl	8025992 <nrf_write_register>
 8025d9a:	4603      	mov	r3, r0
 8025d9c:	2b00      	cmp	r3, #0
 8025d9e:	d001      	beq.n	8025da4 <nrf_set_retransmittion_count+0x5c>
        return NRF_ERROR;
 8025da0:	2301      	movs	r3, #1
 8025da2:	e003      	b.n	8025dac <nrf_set_retransmittion_count+0x64>
    }
    dev->config.retransmit_count = count;
 8025da4:	687b      	ldr	r3, [r7, #4]
 8025da6:	78fa      	ldrb	r2, [r7, #3]
 8025da8:	715a      	strb	r2, [r3, #5]
    return NRF_OK;
 8025daa:	2300      	movs	r3, #0
}
 8025dac:	4618      	mov	r0, r3
 8025dae:	3710      	adds	r7, #16
 8025db0:	46bd      	mov	sp, r7
 8025db2:	bd80      	pop	{r7, pc}

08025db4 <nrf_set_retransmittion_delay>:

NRF_RESULT nrf_set_retransmittion_delay(nrf24l01 *dev, uint8_t delay) {
 8025db4:	b580      	push	{r7, lr}
 8025db6:	b084      	sub	sp, #16
 8025db8:	af00      	add	r7, sp, #0
 8025dba:	6078      	str	r0, [r7, #4]
 8025dbc:	460b      	mov	r3, r1
 8025dbe:	70fb      	strb	r3, [r7, #3]
    delay &= 0x0F;
 8025dc0:	78fb      	ldrb	r3, [r7, #3]
 8025dc2:	f003 030f 	and.w	r3, r3, #15
 8025dc6:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025dc8:	2300      	movs	r3, #0
 8025dca:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_SETUP_RETR, &reg) != NRF_OK) {
 8025dcc:	f107 030f 	add.w	r3, r7, #15
 8025dd0:	461a      	mov	r2, r3
 8025dd2:	2104      	movs	r1, #4
 8025dd4:	6878      	ldr	r0, [r7, #4]
 8025dd6:	f7ff fd97 	bl	8025908 <nrf_read_register>
 8025dda:	4603      	mov	r3, r0
 8025ddc:	2b00      	cmp	r3, #0
 8025dde:	d001      	beq.n	8025de4 <nrf_set_retransmittion_delay+0x30>
        return NRF_ERROR;
 8025de0:	2301      	movs	r3, #1
 8025de2:	e01d      	b.n	8025e20 <nrf_set_retransmittion_delay+0x6c>
    }

    reg &= 0x0F;       // clearing bits 1,2,6,7
 8025de4:	7bfb      	ldrb	r3, [r7, #15]
 8025de6:	f003 030f 	and.w	r3, r3, #15
 8025dea:	b2db      	uxtb	r3, r3
 8025dec:	73fb      	strb	r3, [r7, #15]
    reg |= delay << 4; // setting delay
 8025dee:	78fb      	ldrb	r3, [r7, #3]
 8025df0:	011b      	lsls	r3, r3, #4
 8025df2:	b25a      	sxtb	r2, r3
 8025df4:	7bfb      	ldrb	r3, [r7, #15]
 8025df6:	b25b      	sxtb	r3, r3
 8025df8:	4313      	orrs	r3, r2
 8025dfa:	b25b      	sxtb	r3, r3
 8025dfc:	b2db      	uxtb	r3, r3
 8025dfe:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_SETUP_RETR, &reg) != NRF_OK) {
 8025e00:	f107 030f 	add.w	r3, r7, #15
 8025e04:	461a      	mov	r2, r3
 8025e06:	2104      	movs	r1, #4
 8025e08:	6878      	ldr	r0, [r7, #4]
 8025e0a:	f7ff fdc2 	bl	8025992 <nrf_write_register>
 8025e0e:	4603      	mov	r3, r0
 8025e10:	2b00      	cmp	r3, #0
 8025e12:	d001      	beq.n	8025e18 <nrf_set_retransmittion_delay+0x64>
        return NRF_ERROR;
 8025e14:	2301      	movs	r3, #1
 8025e16:	e003      	b.n	8025e20 <nrf_set_retransmittion_delay+0x6c>
    }
    dev->config.retransmit_delay = delay;
 8025e18:	687b      	ldr	r3, [r7, #4]
 8025e1a:	78fa      	ldrb	r2, [r7, #3]
 8025e1c:	719a      	strb	r2, [r3, #6]
    return NRF_OK;
 8025e1e:	2300      	movs	r3, #0
}
 8025e20:	4618      	mov	r0, r3
 8025e22:	3710      	adds	r7, #16
 8025e24:	46bd      	mov	sp, r7
 8025e26:	bd80      	pop	{r7, pc}

08025e28 <nrf_set_address_width>:

NRF_RESULT nrf_set_address_width(nrf24l01 *dev, NRF_ADDR_WIDTH width) {
 8025e28:	b580      	push	{r7, lr}
 8025e2a:	b084      	sub	sp, #16
 8025e2c:	af00      	add	r7, sp, #0
 8025e2e:	6078      	str	r0, [r7, #4]
 8025e30:	460b      	mov	r3, r1
 8025e32:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025e34:	2300      	movs	r3, #0
 8025e36:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_SETUP_AW, &reg) != NRF_OK) {
 8025e38:	f107 030f 	add.w	r3, r7, #15
 8025e3c:	461a      	mov	r2, r3
 8025e3e:	2103      	movs	r1, #3
 8025e40:	6878      	ldr	r0, [r7, #4]
 8025e42:	f7ff fd61 	bl	8025908 <nrf_read_register>
 8025e46:	4603      	mov	r3, r0
 8025e48:	2b00      	cmp	r3, #0
 8025e4a:	d001      	beq.n	8025e50 <nrf_set_address_width+0x28>
        return NRF_ERROR;
 8025e4c:	2301      	movs	r3, #1
 8025e4e:	e019      	b.n	8025e84 <nrf_set_address_width+0x5c>
    }

    reg &= 0x03;  // clearing bits 0,1
 8025e50:	7bfb      	ldrb	r3, [r7, #15]
 8025e52:	f003 0303 	and.w	r3, r3, #3
 8025e56:	b2db      	uxtb	r3, r3
 8025e58:	73fb      	strb	r3, [r7, #15]
    reg |= width; // setting delay
 8025e5a:	7bfa      	ldrb	r2, [r7, #15]
 8025e5c:	78fb      	ldrb	r3, [r7, #3]
 8025e5e:	4313      	orrs	r3, r2
 8025e60:	b2db      	uxtb	r3, r3
 8025e62:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_SETUP_AW, &reg) != NRF_OK) {
 8025e64:	f107 030f 	add.w	r3, r7, #15
 8025e68:	461a      	mov	r2, r3
 8025e6a:	2103      	movs	r1, #3
 8025e6c:	6878      	ldr	r0, [r7, #4]
 8025e6e:	f7ff fd90 	bl	8025992 <nrf_write_register>
 8025e72:	4603      	mov	r3, r0
 8025e74:	2b00      	cmp	r3, #0
 8025e76:	d001      	beq.n	8025e7c <nrf_set_address_width+0x54>
        return NRF_ERROR;
 8025e78:	2301      	movs	r3, #1
 8025e7a:	e003      	b.n	8025e84 <nrf_set_address_width+0x5c>
    }
    dev->config.addr_width = width;
 8025e7c:	687b      	ldr	r3, [r7, #4]
 8025e7e:	78fa      	ldrb	r2, [r7, #3]
 8025e80:	70da      	strb	r2, [r3, #3]
    return NRF_OK;
 8025e82:	2300      	movs	r3, #0
}
 8025e84:	4618      	mov	r0, r3
 8025e86:	3710      	adds	r7, #16
 8025e88:	46bd      	mov	sp, r7
 8025e8a:	bd80      	pop	{r7, pc}

08025e8c <nrf_set_rx_pipes>:

NRF_RESULT nrf_set_rx_pipes(nrf24l01 *dev, uint8_t pipes) {
 8025e8c:	b580      	push	{r7, lr}
 8025e8e:	b082      	sub	sp, #8
 8025e90:	af00      	add	r7, sp, #0
 8025e92:	6078      	str	r0, [r7, #4]
 8025e94:	460b      	mov	r3, r1
 8025e96:	70fb      	strb	r3, [r7, #3]
    if (nrf_write_register(dev, NRF_EN_RXADDR, &pipes) != NRF_OK) {
 8025e98:	1cfb      	adds	r3, r7, #3
 8025e9a:	461a      	mov	r2, r3
 8025e9c:	2102      	movs	r1, #2
 8025e9e:	6878      	ldr	r0, [r7, #4]
 8025ea0:	f7ff fd77 	bl	8025992 <nrf_write_register>
 8025ea4:	4603      	mov	r3, r0
 8025ea6:	2b00      	cmp	r3, #0
 8025ea8:	d001      	beq.n	8025eae <nrf_set_rx_pipes+0x22>
        return NRF_ERROR;
 8025eaa:	2301      	movs	r3, #1
 8025eac:	e000      	b.n	8025eb0 <nrf_set_rx_pipes+0x24>
    }
    return NRF_OK;
 8025eae:	2300      	movs	r3, #0
}
 8025eb0:	4618      	mov	r0, r3
 8025eb2:	3708      	adds	r7, #8
 8025eb4:	46bd      	mov	sp, r7
 8025eb6:	bd80      	pop	{r7, pc}

08025eb8 <nrf_enable_auto_ack>:
        return NRF_ERROR;
    }
    return NRF_OK;
}

NRF_RESULT nrf_enable_auto_ack(nrf24l01 *dev, uint8_t pipe) {
 8025eb8:	b580      	push	{r7, lr}
 8025eba:	b084      	sub	sp, #16
 8025ebc:	af00      	add	r7, sp, #0
 8025ebe:	6078      	str	r0, [r7, #4]
 8025ec0:	460b      	mov	r3, r1
 8025ec2:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025ec4:	2300      	movs	r3, #0
 8025ec6:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_EN_AA, &reg) != NRF_OK) {
 8025ec8:	f107 030f 	add.w	r3, r7, #15
 8025ecc:	461a      	mov	r2, r3
 8025ece:	2101      	movs	r1, #1
 8025ed0:	6878      	ldr	r0, [r7, #4]
 8025ed2:	f7ff fd19 	bl	8025908 <nrf_read_register>
 8025ed6:	4603      	mov	r3, r0
 8025ed8:	2b00      	cmp	r3, #0
 8025eda:	d001      	beq.n	8025ee0 <nrf_enable_auto_ack+0x28>
        return NRF_ERROR;
 8025edc:	2301      	movs	r3, #1
 8025ede:	e017      	b.n	8025f10 <nrf_enable_auto_ack+0x58>
    }

    reg |= 1 << pipe;
 8025ee0:	78fb      	ldrb	r3, [r7, #3]
 8025ee2:	2201      	movs	r2, #1
 8025ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8025ee8:	b25a      	sxtb	r2, r3
 8025eea:	7bfb      	ldrb	r3, [r7, #15]
 8025eec:	b25b      	sxtb	r3, r3
 8025eee:	4313      	orrs	r3, r2
 8025ef0:	b25b      	sxtb	r3, r3
 8025ef2:	b2db      	uxtb	r3, r3
 8025ef4:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_EN_AA, &reg) != NRF_OK) {
 8025ef6:	f107 030f 	add.w	r3, r7, #15
 8025efa:	461a      	mov	r2, r3
 8025efc:	2101      	movs	r1, #1
 8025efe:	6878      	ldr	r0, [r7, #4]
 8025f00:	f7ff fd47 	bl	8025992 <nrf_write_register>
 8025f04:	4603      	mov	r3, r0
 8025f06:	2b00      	cmp	r3, #0
 8025f08:	d001      	beq.n	8025f0e <nrf_enable_auto_ack+0x56>
        return NRF_ERROR;
 8025f0a:	2301      	movs	r3, #1
 8025f0c:	e000      	b.n	8025f10 <nrf_enable_auto_ack+0x58>
    }
    return NRF_OK;
 8025f0e:	2300      	movs	r3, #0
}
 8025f10:	4618      	mov	r0, r3
 8025f12:	3710      	adds	r7, #16
 8025f14:	46bd      	mov	sp, r7
 8025f16:	bd80      	pop	{r7, pc}

08025f18 <nrf_enable_crc>:

NRF_RESULT nrf_enable_crc(nrf24l01 *dev, uint8_t activate) {
 8025f18:	b580      	push	{r7, lr}
 8025f1a:	b084      	sub	sp, #16
 8025f1c:	af00      	add	r7, sp, #0
 8025f1e:	6078      	str	r0, [r7, #4]
 8025f20:	460b      	mov	r3, r1
 8025f22:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025f24:	2300      	movs	r3, #0
 8025f26:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8025f28:	f107 030f 	add.w	r3, r7, #15
 8025f2c:	461a      	mov	r2, r3
 8025f2e:	2100      	movs	r1, #0
 8025f30:	6878      	ldr	r0, [r7, #4]
 8025f32:	f7ff fce9 	bl	8025908 <nrf_read_register>
 8025f36:	4603      	mov	r3, r0
 8025f38:	2b00      	cmp	r3, #0
 8025f3a:	d001      	beq.n	8025f40 <nrf_enable_crc+0x28>
        return NRF_ERROR;
 8025f3c:	2301      	movs	r3, #1
 8025f3e:	e01a      	b.n	8025f76 <nrf_enable_crc+0x5e>
    }

    if (activate) {
 8025f40:	78fb      	ldrb	r3, [r7, #3]
 8025f42:	2b00      	cmp	r3, #0
 8025f44:	d005      	beq.n	8025f52 <nrf_enable_crc+0x3a>
        reg |= 1 << 3;
 8025f46:	7bfb      	ldrb	r3, [r7, #15]
 8025f48:	f043 0308 	orr.w	r3, r3, #8
 8025f4c:	b2db      	uxtb	r3, r3
 8025f4e:	73fb      	strb	r3, [r7, #15]
 8025f50:	e004      	b.n	8025f5c <nrf_enable_crc+0x44>
    } else {
        reg &= ~(1 << 3);
 8025f52:	7bfb      	ldrb	r3, [r7, #15]
 8025f54:	f023 0308 	bic.w	r3, r3, #8
 8025f58:	b2db      	uxtb	r3, r3
 8025f5a:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8025f5c:	f107 030f 	add.w	r3, r7, #15
 8025f60:	461a      	mov	r2, r3
 8025f62:	2100      	movs	r1, #0
 8025f64:	6878      	ldr	r0, [r7, #4]
 8025f66:	f7ff fd14 	bl	8025992 <nrf_write_register>
 8025f6a:	4603      	mov	r3, r0
 8025f6c:	2b00      	cmp	r3, #0
 8025f6e:	d001      	beq.n	8025f74 <nrf_enable_crc+0x5c>
        return NRF_ERROR;
 8025f70:	2301      	movs	r3, #1
 8025f72:	e000      	b.n	8025f76 <nrf_enable_crc+0x5e>
    }
    return NRF_OK;
 8025f74:	2300      	movs	r3, #0
}
 8025f76:	4618      	mov	r0, r3
 8025f78:	3710      	adds	r7, #16
 8025f7a:	46bd      	mov	sp, r7
 8025f7c:	bd80      	pop	{r7, pc}

08025f7e <nrf_set_crc_width>:

NRF_RESULT nrf_set_crc_width(nrf24l01 *dev, NRF_CRC_WIDTH width) {
 8025f7e:	b580      	push	{r7, lr}
 8025f80:	b084      	sub	sp, #16
 8025f82:	af00      	add	r7, sp, #0
 8025f84:	6078      	str	r0, [r7, #4]
 8025f86:	460b      	mov	r3, r1
 8025f88:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025f8a:	2300      	movs	r3, #0
 8025f8c:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8025f8e:	f107 030f 	add.w	r3, r7, #15
 8025f92:	461a      	mov	r2, r3
 8025f94:	2100      	movs	r1, #0
 8025f96:	6878      	ldr	r0, [r7, #4]
 8025f98:	f7ff fcb6 	bl	8025908 <nrf_read_register>
 8025f9c:	4603      	mov	r3, r0
 8025f9e:	2b00      	cmp	r3, #0
 8025fa0:	d001      	beq.n	8025fa6 <nrf_set_crc_width+0x28>
        return NRF_ERROR;
 8025fa2:	2301      	movs	r3, #1
 8025fa4:	e01d      	b.n	8025fe2 <nrf_set_crc_width+0x64>
    }

    if (width == NRF_CRC_WIDTH_2B) {
 8025fa6:	78fb      	ldrb	r3, [r7, #3]
 8025fa8:	2b01      	cmp	r3, #1
 8025faa:	d105      	bne.n	8025fb8 <nrf_set_crc_width+0x3a>
        reg |= 1 << 2;
 8025fac:	7bfb      	ldrb	r3, [r7, #15]
 8025fae:	f043 0304 	orr.w	r3, r3, #4
 8025fb2:	b2db      	uxtb	r3, r3
 8025fb4:	73fb      	strb	r3, [r7, #15]
 8025fb6:	e004      	b.n	8025fc2 <nrf_set_crc_width+0x44>
    } else {
        reg &= ~(1 << 3);
 8025fb8:	7bfb      	ldrb	r3, [r7, #15]
 8025fba:	f023 0308 	bic.w	r3, r3, #8
 8025fbe:	b2db      	uxtb	r3, r3
 8025fc0:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8025fc2:	f107 030f 	add.w	r3, r7, #15
 8025fc6:	461a      	mov	r2, r3
 8025fc8:	2100      	movs	r1, #0
 8025fca:	6878      	ldr	r0, [r7, #4]
 8025fcc:	f7ff fce1 	bl	8025992 <nrf_write_register>
 8025fd0:	4603      	mov	r3, r0
 8025fd2:	2b00      	cmp	r3, #0
 8025fd4:	d001      	beq.n	8025fda <nrf_set_crc_width+0x5c>
        return NRF_ERROR;
 8025fd6:	2301      	movs	r3, #1
 8025fd8:	e003      	b.n	8025fe2 <nrf_set_crc_width+0x64>
    }
    dev->config.crc_width = width;
 8025fda:	687b      	ldr	r3, [r7, #4]
 8025fdc:	78fa      	ldrb	r2, [r7, #3]
 8025fde:	709a      	strb	r2, [r3, #2]
    return NRF_OK;
 8025fe0:	2300      	movs	r3, #0
}
 8025fe2:	4618      	mov	r0, r3
 8025fe4:	3710      	adds	r7, #16
 8025fe6:	46bd      	mov	sp, r7
 8025fe8:	bd80      	pop	{r7, pc}

08025fea <nrf_power_up>:

NRF_RESULT nrf_power_up(nrf24l01 *dev, uint8_t power_up) {
 8025fea:	b580      	push	{r7, lr}
 8025fec:	b084      	sub	sp, #16
 8025fee:	af00      	add	r7, sp, #0
 8025ff0:	6078      	str	r0, [r7, #4]
 8025ff2:	460b      	mov	r3, r1
 8025ff4:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025ff6:	2300      	movs	r3, #0
 8025ff8:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8025ffa:	f107 030f 	add.w	r3, r7, #15
 8025ffe:	461a      	mov	r2, r3
 8026000:	2100      	movs	r1, #0
 8026002:	6878      	ldr	r0, [r7, #4]
 8026004:	f7ff fc80 	bl	8025908 <nrf_read_register>
 8026008:	4603      	mov	r3, r0
 802600a:	2b00      	cmp	r3, #0
 802600c:	d001      	beq.n	8026012 <nrf_power_up+0x28>
        return NRF_ERROR;
 802600e:	2301      	movs	r3, #1
 8026010:	e01a      	b.n	8026048 <nrf_power_up+0x5e>
    }

    if (power_up) {
 8026012:	78fb      	ldrb	r3, [r7, #3]
 8026014:	2b00      	cmp	r3, #0
 8026016:	d005      	beq.n	8026024 <nrf_power_up+0x3a>
        reg |= 1 << 1;
 8026018:	7bfb      	ldrb	r3, [r7, #15]
 802601a:	f043 0302 	orr.w	r3, r3, #2
 802601e:	b2db      	uxtb	r3, r3
 8026020:	73fb      	strb	r3, [r7, #15]
 8026022:	e004      	b.n	802602e <nrf_power_up+0x44>
    } else {
        reg &= ~(1 << 1);
 8026024:	7bfb      	ldrb	r3, [r7, #15]
 8026026:	f023 0302 	bic.w	r3, r3, #2
 802602a:	b2db      	uxtb	r3, r3
 802602c:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 802602e:	f107 030f 	add.w	r3, r7, #15
 8026032:	461a      	mov	r2, r3
 8026034:	2100      	movs	r1, #0
 8026036:	6878      	ldr	r0, [r7, #4]
 8026038:	f7ff fcab 	bl	8025992 <nrf_write_register>
 802603c:	4603      	mov	r3, r0
 802603e:	2b00      	cmp	r3, #0
 8026040:	d001      	beq.n	8026046 <nrf_power_up+0x5c>
        return NRF_ERROR;
 8026042:	2301      	movs	r3, #1
 8026044:	e000      	b.n	8026048 <nrf_power_up+0x5e>
    }
    return NRF_OK;
 8026046:	2300      	movs	r3, #0
}
 8026048:	4618      	mov	r0, r3
 802604a:	3710      	adds	r7, #16
 802604c:	46bd      	mov	sp, r7
 802604e:	bd80      	pop	{r7, pc}

08026050 <nrf_rx_tx_control>:

NRF_RESULT nrf_rx_tx_control(nrf24l01 *dev, NRF_TXRX_STATE rx) {
 8026050:	b580      	push	{r7, lr}
 8026052:	b084      	sub	sp, #16
 8026054:	af00      	add	r7, sp, #0
 8026056:	6078      	str	r0, [r7, #4]
 8026058:	460b      	mov	r3, r1
 802605a:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 802605c:	2300      	movs	r3, #0
 802605e:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026060:	f107 030f 	add.w	r3, r7, #15
 8026064:	461a      	mov	r2, r3
 8026066:	2100      	movs	r1, #0
 8026068:	6878      	ldr	r0, [r7, #4]
 802606a:	f7ff fc4d 	bl	8025908 <nrf_read_register>
 802606e:	4603      	mov	r3, r0
 8026070:	2b00      	cmp	r3, #0
 8026072:	d001      	beq.n	8026078 <nrf_rx_tx_control+0x28>
        return NRF_ERROR;
 8026074:	2301      	movs	r3, #1
 8026076:	e01a      	b.n	80260ae <nrf_rx_tx_control+0x5e>
    }

    if (rx) {
 8026078:	78fb      	ldrb	r3, [r7, #3]
 802607a:	2b00      	cmp	r3, #0
 802607c:	d005      	beq.n	802608a <nrf_rx_tx_control+0x3a>
        reg |= 1;
 802607e:	7bfb      	ldrb	r3, [r7, #15]
 8026080:	f043 0301 	orr.w	r3, r3, #1
 8026084:	b2db      	uxtb	r3, r3
 8026086:	73fb      	strb	r3, [r7, #15]
 8026088:	e004      	b.n	8026094 <nrf_rx_tx_control+0x44>
    } else {
        reg &= ~(1);
 802608a:	7bfb      	ldrb	r3, [r7, #15]
 802608c:	f023 0301 	bic.w	r3, r3, #1
 8026090:	b2db      	uxtb	r3, r3
 8026092:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026094:	f107 030f 	add.w	r3, r7, #15
 8026098:	461a      	mov	r2, r3
 802609a:	2100      	movs	r1, #0
 802609c:	6878      	ldr	r0, [r7, #4]
 802609e:	f7ff fc78 	bl	8025992 <nrf_write_register>
 80260a2:	4603      	mov	r3, r0
 80260a4:	2b00      	cmp	r3, #0
 80260a6:	d001      	beq.n	80260ac <nrf_rx_tx_control+0x5c>
        return NRF_ERROR;
 80260a8:	2301      	movs	r3, #1
 80260aa:	e000      	b.n	80260ae <nrf_rx_tx_control+0x5e>
    }
    return NRF_OK;
 80260ac:	2300      	movs	r3, #0
}
 80260ae:	4618      	mov	r0, r3
 80260b0:	3710      	adds	r7, #16
 80260b2:	46bd      	mov	sp, r7
 80260b4:	bd80      	pop	{r7, pc}

080260b6 <nrf_enable_rx_data_ready_irq>:

NRF_RESULT nrf_enable_rx_data_ready_irq(nrf24l01 *dev, uint8_t activate) {
 80260b6:	b580      	push	{r7, lr}
 80260b8:	b084      	sub	sp, #16
 80260ba:	af00      	add	r7, sp, #0
 80260bc:	6078      	str	r0, [r7, #4]
 80260be:	460b      	mov	r3, r1
 80260c0:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 80260c2:	2300      	movs	r3, #0
 80260c4:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 80260c6:	f107 030f 	add.w	r3, r7, #15
 80260ca:	461a      	mov	r2, r3
 80260cc:	2100      	movs	r1, #0
 80260ce:	6878      	ldr	r0, [r7, #4]
 80260d0:	f7ff fc1a 	bl	8025908 <nrf_read_register>
 80260d4:	4603      	mov	r3, r0
 80260d6:	2b00      	cmp	r3, #0
 80260d8:	d001      	beq.n	80260de <nrf_enable_rx_data_ready_irq+0x28>
        return NRF_ERROR;
 80260da:	2301      	movs	r3, #1
 80260dc:	e01a      	b.n	8026114 <nrf_enable_rx_data_ready_irq+0x5e>
    }

    if (!activate) {
 80260de:	78fb      	ldrb	r3, [r7, #3]
 80260e0:	2b00      	cmp	r3, #0
 80260e2:	d105      	bne.n	80260f0 <nrf_enable_rx_data_ready_irq+0x3a>
        reg |= 1 << 6;
 80260e4:	7bfb      	ldrb	r3, [r7, #15]
 80260e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80260ea:	b2db      	uxtb	r3, r3
 80260ec:	73fb      	strb	r3, [r7, #15]
 80260ee:	e004      	b.n	80260fa <nrf_enable_rx_data_ready_irq+0x44>
    } else {
        reg &= ~(1 << 6);
 80260f0:	7bfb      	ldrb	r3, [r7, #15]
 80260f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80260f6:	b2db      	uxtb	r3, r3
 80260f8:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 80260fa:	f107 030f 	add.w	r3, r7, #15
 80260fe:	461a      	mov	r2, r3
 8026100:	2100      	movs	r1, #0
 8026102:	6878      	ldr	r0, [r7, #4]
 8026104:	f7ff fc45 	bl	8025992 <nrf_write_register>
 8026108:	4603      	mov	r3, r0
 802610a:	2b00      	cmp	r3, #0
 802610c:	d001      	beq.n	8026112 <nrf_enable_rx_data_ready_irq+0x5c>
        return NRF_ERROR;
 802610e:	2301      	movs	r3, #1
 8026110:	e000      	b.n	8026114 <nrf_enable_rx_data_ready_irq+0x5e>
    }
    return NRF_OK;
 8026112:	2300      	movs	r3, #0
}
 8026114:	4618      	mov	r0, r3
 8026116:	3710      	adds	r7, #16
 8026118:	46bd      	mov	sp, r7
 802611a:	bd80      	pop	{r7, pc}

0802611c <nrf_enable_tx_data_sent_irq>:

NRF_RESULT nrf_enable_tx_data_sent_irq(nrf24l01 *dev, uint8_t activate) {
 802611c:	b580      	push	{r7, lr}
 802611e:	b084      	sub	sp, #16
 8026120:	af00      	add	r7, sp, #0
 8026122:	6078      	str	r0, [r7, #4]
 8026124:	460b      	mov	r3, r1
 8026126:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8026128:	2300      	movs	r3, #0
 802612a:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 802612c:	f107 030f 	add.w	r3, r7, #15
 8026130:	461a      	mov	r2, r3
 8026132:	2100      	movs	r1, #0
 8026134:	6878      	ldr	r0, [r7, #4]
 8026136:	f7ff fbe7 	bl	8025908 <nrf_read_register>
 802613a:	4603      	mov	r3, r0
 802613c:	2b00      	cmp	r3, #0
 802613e:	d001      	beq.n	8026144 <nrf_enable_tx_data_sent_irq+0x28>
        return NRF_ERROR;
 8026140:	2301      	movs	r3, #1
 8026142:	e01a      	b.n	802617a <nrf_enable_tx_data_sent_irq+0x5e>
    }
    if (!activate) {
 8026144:	78fb      	ldrb	r3, [r7, #3]
 8026146:	2b00      	cmp	r3, #0
 8026148:	d105      	bne.n	8026156 <nrf_enable_tx_data_sent_irq+0x3a>
        reg |= 1 << 5;
 802614a:	7bfb      	ldrb	r3, [r7, #15]
 802614c:	f043 0320 	orr.w	r3, r3, #32
 8026150:	b2db      	uxtb	r3, r3
 8026152:	73fb      	strb	r3, [r7, #15]
 8026154:	e004      	b.n	8026160 <nrf_enable_tx_data_sent_irq+0x44>
    } else {
        reg &= ~(1 << 5);
 8026156:	7bfb      	ldrb	r3, [r7, #15]
 8026158:	f023 0320 	bic.w	r3, r3, #32
 802615c:	b2db      	uxtb	r3, r3
 802615e:	73fb      	strb	r3, [r7, #15]
    }
    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026160:	f107 030f 	add.w	r3, r7, #15
 8026164:	461a      	mov	r2, r3
 8026166:	2100      	movs	r1, #0
 8026168:	6878      	ldr	r0, [r7, #4]
 802616a:	f7ff fc12 	bl	8025992 <nrf_write_register>
 802616e:	4603      	mov	r3, r0
 8026170:	2b00      	cmp	r3, #0
 8026172:	d001      	beq.n	8026178 <nrf_enable_tx_data_sent_irq+0x5c>
        return NRF_ERROR;
 8026174:	2301      	movs	r3, #1
 8026176:	e000      	b.n	802617a <nrf_enable_tx_data_sent_irq+0x5e>
    }
    return NRF_OK;
 8026178:	2300      	movs	r3, #0
}
 802617a:	4618      	mov	r0, r3
 802617c:	3710      	adds	r7, #16
 802617e:	46bd      	mov	sp, r7
 8026180:	bd80      	pop	{r7, pc}

08026182 <nrf_enable_max_retransmit_irq>:

NRF_RESULT nrf_enable_max_retransmit_irq(nrf24l01 *dev, uint8_t activate) {
 8026182:	b580      	push	{r7, lr}
 8026184:	b084      	sub	sp, #16
 8026186:	af00      	add	r7, sp, #0
 8026188:	6078      	str	r0, [r7, #4]
 802618a:	460b      	mov	r3, r1
 802618c:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 802618e:	2300      	movs	r3, #0
 8026190:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026192:	f107 030f 	add.w	r3, r7, #15
 8026196:	461a      	mov	r2, r3
 8026198:	2100      	movs	r1, #0
 802619a:	6878      	ldr	r0, [r7, #4]
 802619c:	f7ff fbb4 	bl	8025908 <nrf_read_register>
 80261a0:	4603      	mov	r3, r0
 80261a2:	2b00      	cmp	r3, #0
 80261a4:	d001      	beq.n	80261aa <nrf_enable_max_retransmit_irq+0x28>
        return NRF_ERROR;
 80261a6:	2301      	movs	r3, #1
 80261a8:	e01a      	b.n	80261e0 <nrf_enable_max_retransmit_irq+0x5e>
    }
    if (!activate) {
 80261aa:	78fb      	ldrb	r3, [r7, #3]
 80261ac:	2b00      	cmp	r3, #0
 80261ae:	d105      	bne.n	80261bc <nrf_enable_max_retransmit_irq+0x3a>
        reg |= 1 << 4;
 80261b0:	7bfb      	ldrb	r3, [r7, #15]
 80261b2:	f043 0310 	orr.w	r3, r3, #16
 80261b6:	b2db      	uxtb	r3, r3
 80261b8:	73fb      	strb	r3, [r7, #15]
 80261ba:	e004      	b.n	80261c6 <nrf_enable_max_retransmit_irq+0x44>
    } else {
        reg &= ~(1 << 4);
 80261bc:	7bfb      	ldrb	r3, [r7, #15]
 80261be:	f023 0310 	bic.w	r3, r3, #16
 80261c2:	b2db      	uxtb	r3, r3
 80261c4:	73fb      	strb	r3, [r7, #15]
    }
    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 80261c6:	f107 030f 	add.w	r3, r7, #15
 80261ca:	461a      	mov	r2, r3
 80261cc:	2100      	movs	r1, #0
 80261ce:	6878      	ldr	r0, [r7, #4]
 80261d0:	f7ff fbdf 	bl	8025992 <nrf_write_register>
 80261d4:	4603      	mov	r3, r0
 80261d6:	2b00      	cmp	r3, #0
 80261d8:	d001      	beq.n	80261de <nrf_enable_max_retransmit_irq+0x5c>
        return NRF_ERROR;
 80261da:	2301      	movs	r3, #1
 80261dc:	e000      	b.n	80261e0 <nrf_enable_max_retransmit_irq+0x5e>
    }
    return NRF_OK;
 80261de:	2300      	movs	r3, #0
}
 80261e0:	4618      	mov	r0, r3
 80261e2:	3710      	adds	r7, #16
 80261e4:	46bd      	mov	sp, r7
 80261e6:	bd80      	pop	{r7, pc}

080261e8 <nrf_set_rx_address_p0>:

NRF_RESULT nrf_set_rx_address_p0(nrf24l01 *dev, const uint8_t *address) {
 80261e8:	b580      	push	{r7, lr}
 80261ea:	b086      	sub	sp, #24
 80261ec:	af02      	add	r7, sp, #8
 80261ee:	6078      	str	r0, [r7, #4]
 80261f0:	6039      	str	r1, [r7, #0]
    uint8_t rx[5];
    if (nrf_send_command(dev, NRF_CMD_W_REGISTER | NRF_RX_ADDR_P0, address, rx,
 80261f2:	f107 0208 	add.w	r2, r7, #8
 80261f6:	2305      	movs	r3, #5
 80261f8:	9300      	str	r3, [sp, #0]
 80261fa:	4613      	mov	r3, r2
 80261fc:	683a      	ldr	r2, [r7, #0]
 80261fe:	212a      	movs	r1, #42	; 0x2a
 8026200:	6878      	ldr	r0, [r7, #4]
 8026202:	f7ff faa9 	bl	8025758 <nrf_send_command>
 8026206:	4603      	mov	r3, r0
 8026208:	2b00      	cmp	r3, #0
 802620a:	d001      	beq.n	8026210 <nrf_set_rx_address_p0+0x28>
            5) != NRF_OK) {
        return NRF_ERROR;
 802620c:	2301      	movs	r3, #1
 802620e:	e003      	b.n	8026218 <nrf_set_rx_address_p0+0x30>
    }
    dev->config.rx_address = address;
 8026210:	687b      	ldr	r3, [r7, #4]
 8026212:	683a      	ldr	r2, [r7, #0]
 8026214:	609a      	str	r2, [r3, #8]
    return NRF_OK;
 8026216:	2300      	movs	r3, #0
}
 8026218:	4618      	mov	r0, r3
 802621a:	3710      	adds	r7, #16
 802621c:	46bd      	mov	sp, r7
 802621e:	bd80      	pop	{r7, pc}

08026220 <nrf_set_tx_address>:
    }
    dev->config.rx_address = address;
    return NRF_OK;
}

NRF_RESULT nrf_set_tx_address(nrf24l01 *dev, const uint8_t *address) {
 8026220:	b580      	push	{r7, lr}
 8026222:	b086      	sub	sp, #24
 8026224:	af02      	add	r7, sp, #8
 8026226:	6078      	str	r0, [r7, #4]
 8026228:	6039      	str	r1, [r7, #0]
    uint8_t rx[5];
    if (nrf_send_command(dev, NRF_CMD_W_REGISTER | NRF_TX_ADDR, address, rx, 5)
 802622a:	f107 0208 	add.w	r2, r7, #8
 802622e:	2305      	movs	r3, #5
 8026230:	9300      	str	r3, [sp, #0]
 8026232:	4613      	mov	r3, r2
 8026234:	683a      	ldr	r2, [r7, #0]
 8026236:	2130      	movs	r1, #48	; 0x30
 8026238:	6878      	ldr	r0, [r7, #4]
 802623a:	f7ff fa8d 	bl	8025758 <nrf_send_command>
 802623e:	4603      	mov	r3, r0
 8026240:	2b00      	cmp	r3, #0
 8026242:	d001      	beq.n	8026248 <nrf_set_tx_address+0x28>
            != NRF_OK) {
        return NRF_ERROR;
 8026244:	2301      	movs	r3, #1
 8026246:	e003      	b.n	8026250 <nrf_set_tx_address+0x30>
    }
    dev->config.tx_address = address;
 8026248:	687b      	ldr	r3, [r7, #4]
 802624a:	683a      	ldr	r2, [r7, #0]
 802624c:	60da      	str	r2, [r3, #12]
    return NRF_OK;
 802624e:	2300      	movs	r3, #0
}
 8026250:	4618      	mov	r0, r3
 8026252:	3710      	adds	r7, #16
 8026254:	46bd      	mov	sp, r7
 8026256:	bd80      	pop	{r7, pc}

08026258 <nrf_set_rx_payload_width_p0>:

NRF_RESULT nrf_set_rx_payload_width_p0(nrf24l01 *dev, uint8_t width) {
 8026258:	b580      	push	{r7, lr}
 802625a:	b082      	sub	sp, #8
 802625c:	af00      	add	r7, sp, #0
 802625e:	6078      	str	r0, [r7, #4]
 8026260:	460b      	mov	r3, r1
 8026262:	70fb      	strb	r3, [r7, #3]
    width &= 0x3F;
 8026264:	78fb      	ldrb	r3, [r7, #3]
 8026266:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 802626a:	b2db      	uxtb	r3, r3
 802626c:	70fb      	strb	r3, [r7, #3]
    if (nrf_write_register(dev, NRF_RX_PW_P0, &width) != NRF_OK) {
 802626e:	1cfb      	adds	r3, r7, #3
 8026270:	461a      	mov	r2, r3
 8026272:	2111      	movs	r1, #17
 8026274:	6878      	ldr	r0, [r7, #4]
 8026276:	f7ff fb8c 	bl	8025992 <nrf_write_register>
 802627a:	4603      	mov	r3, r0
 802627c:	2b00      	cmp	r3, #0
 802627e:	d004      	beq.n	802628a <nrf_set_rx_payload_width_p0+0x32>
        dev->config.payload_length = 0;
 8026280:	687b      	ldr	r3, [r7, #4]
 8026282:	2200      	movs	r2, #0
 8026284:	711a      	strb	r2, [r3, #4]
        return NRF_ERROR;
 8026286:	2301      	movs	r3, #1
 8026288:	e003      	b.n	8026292 <nrf_set_rx_payload_width_p0+0x3a>
    }
    dev->config.payload_length = width;
 802628a:	78fa      	ldrb	r2, [r7, #3]
 802628c:	687b      	ldr	r3, [r7, #4]
 802628e:	711a      	strb	r2, [r3, #4]
    return NRF_OK;
 8026290:	2300      	movs	r3, #0
}
 8026292:	4618      	mov	r0, r3
 8026294:	3708      	adds	r7, #8
 8026296:	46bd      	mov	sp, r7
 8026298:	bd80      	pop	{r7, pc}

0802629a <nrf_send_packet>:
    }
    dev->config.payload_length = width;
    return NRF_OK;
}

NRF_RESULT nrf_send_packet(nrf24l01 *dev, const uint8_t *data) {
 802629a:	b580      	push	{r7, lr}
 802629c:	b082      	sub	sp, #8
 802629e:	af00      	add	r7, sp, #0
 80262a0:	6078      	str	r0, [r7, #4]
 80262a2:	6039      	str	r1, [r7, #0]
    dev->tx_busy = 1;
 80262a4:	687b      	ldr	r3, [r7, #4]
 80262a6:	2201      	movs	r2, #1
 80262a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    ce_reset(dev);
 80262ac:	6878      	ldr	r0, [r7, #4]
 80262ae:	f7ff f952 	bl	8025556 <ce_reset>
    nrf_rx_tx_control(dev, NRF_STATE_TX);
 80262b2:	2100      	movs	r1, #0
 80262b4:	6878      	ldr	r0, [r7, #4]
 80262b6:	f7ff fecb 	bl	8026050 <nrf_rx_tx_control>
    nrf_write_tx_payload(dev, data);
 80262ba:	6839      	ldr	r1, [r7, #0]
 80262bc:	6878      	ldr	r0, [r7, #4]
 80262be:	f7ff fbf2 	bl	8025aa6 <nrf_write_tx_payload>
    ce_set(dev);
 80262c2:	6878      	ldr	r0, [r7, #4]
 80262c4:	f7ff f937 	bl	8025536 <ce_set>

    while (dev->tx_busy == 1) {
 80262c8:	bf00      	nop
 80262ca:	687b      	ldr	r3, [r7, #4]
 80262cc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80262d0:	b2db      	uxtb	r3, r3
 80262d2:	2b01      	cmp	r3, #1
 80262d4:	d0f9      	beq.n	80262ca <nrf_send_packet+0x30>
    } // wait for end of transmition

    _DelayMS(100);
 80262d6:	2064      	movs	r0, #100	; 0x64
 80262d8:	f019 fac0 	bl	803f85c <_DelayMS>
    ce_reset(dev);
 80262dc:	6878      	ldr	r0, [r7, #4]
 80262de:	f7ff f93a 	bl	8025556 <ce_reset>
    nrf_rx_tx_control(dev, NRF_STATE_RX);
 80262e2:	2101      	movs	r1, #1
 80262e4:	6878      	ldr	r0, [r7, #4]
 80262e6:	f7ff feb3 	bl	8026050 <nrf_rx_tx_control>
    ce_set(dev);
 80262ea:	6878      	ldr	r0, [r7, #4]
 80262ec:	f7ff f923 	bl	8025536 <ce_set>

    return dev->tx_result;
 80262f0:	687b      	ldr	r3, [r7, #4]
 80262f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80262f6:	b2db      	uxtb	r3, r3
}
 80262f8:	4618      	mov	r0, r3
 80262fa:	3708      	adds	r7, #8
 80262fc:	46bd      	mov	sp, r7
 80262fe:	bd80      	pop	{r7, pc}

08026300 <nrf_irq_handler>:
    ce_set(dev);

    return NRF_OK;
}

void nrf_irq_handler(nrf24l01 *dev) {
 8026300:	b580      	push	{r7, lr}
 8026302:	b084      	sub	sp, #16
 8026304:	af00      	add	r7, sp, #0
 8026306:	6078      	str	r0, [r7, #4]
    uint8_t status = 0;
 8026308:	2300      	movs	r3, #0
 802630a:	72fb      	strb	r3, [r7, #11]

    // read interrupt register
    if (nrf_read_register(dev, NRF_STATUS, &status) != NRF_OK) {
 802630c:	f107 030b 	add.w	r3, r7, #11
 8026310:	461a      	mov	r2, r3
 8026312:	2107      	movs	r1, #7
 8026314:	6878      	ldr	r0, [r7, #4]
 8026316:	f7ff faf7 	bl	8025908 <nrf_read_register>
 802631a:	4603      	mov	r3, r0
 802631c:	2b00      	cmp	r3, #0
 802631e:	f040 8084 	bne.w	802642a <nrf_irq_handler+0x12a>
        return;
    }

    if ((status & (1 << 6))) { // RX FIFO Interrupt
 8026322:	7afb      	ldrb	r3, [r7, #11]
 8026324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8026328:	2b00      	cmp	r3, #0
 802632a:	d034      	beq.n	8026396 <nrf_irq_handler+0x96>
        uint8_t fifo_status = 0;
 802632c:	2300      	movs	r3, #0
 802632e:	72bb      	strb	r3, [r7, #10]

        ce_reset(dev);
 8026330:	6878      	ldr	r0, [r7, #4]
 8026332:	f7ff f910 	bl	8025556 <ce_reset>
        nrf_write_register(dev, NRF_STATUS, &status);
 8026336:	f107 030b 	add.w	r3, r7, #11
 802633a:	461a      	mov	r2, r3
 802633c:	2107      	movs	r1, #7
 802633e:	6878      	ldr	r0, [r7, #4]
 8026340:	f7ff fb27 	bl	8025992 <nrf_write_register>
        nrf_read_register(dev, NRF_FIFO_STATUS, &fifo_status);
 8026344:	f107 030a 	add.w	r3, r7, #10
 8026348:	461a      	mov	r2, r3
 802634a:	2117      	movs	r1, #23
 802634c:	6878      	ldr	r0, [r7, #4]
 802634e:	f7ff fadb 	bl	8025908 <nrf_read_register>

        if ((fifo_status & 1) == 0) {
 8026352:	7abb      	ldrb	r3, [r7, #10]
 8026354:	f003 0301 	and.w	r3, r3, #1
 8026358:	2b00      	cmp	r3, #0
 802635a:	d119      	bne.n	8026390 <nrf_irq_handler+0x90>
            uint8_t *rx_buffer = dev->config.rx_buffer;
 802635c:	687b      	ldr	r3, [r7, #4]
 802635e:	691b      	ldr	r3, [r3, #16]
 8026360:	60fb      	str	r3, [r7, #12]
            nrf_read_rx_payload(dev, rx_buffer);
 8026362:	68f9      	ldr	r1, [r7, #12]
 8026364:	6878      	ldr	r0, [r7, #4]
 8026366:	f7ff fb5f 	bl	8025a28 <nrf_read_rx_payload>

            status |= 1 << 6;
 802636a:	7afb      	ldrb	r3, [r7, #11]
 802636c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8026370:	b2db      	uxtb	r3, r3
 8026372:	72fb      	strb	r3, [r7, #11]
            nrf_write_register(dev, NRF_STATUS, &status);
 8026374:	f107 030b 	add.w	r3, r7, #11
 8026378:	461a      	mov	r2, r3
 802637a:	2107      	movs	r1, #7
 802637c:	6878      	ldr	r0, [r7, #4]
 802637e:	f7ff fb08 	bl	8025992 <nrf_write_register>
            nrf_flush_rx(dev);
 8026382:	6878      	ldr	r0, [r7, #4]
 8026384:	f7ff fbec 	bl	8025b60 <nrf_flush_rx>
            nrf_packet_received_callback(dev, rx_buffer);
 8026388:	68f9      	ldr	r1, [r7, #12]
 802638a:	6878      	ldr	r0, [r7, #4]
 802638c:	f001 fe84 	bl	8028098 <nrf_packet_received_callback>
        }
        ce_set(dev);
 8026390:	6878      	ldr	r0, [r7, #4]
 8026392:	f7ff f8d0 	bl	8025536 <ce_set>

    }
    if ((status & (1 << 5))) { // TX Data Sent Interrupt
 8026396:	7afb      	ldrb	r3, [r7, #11]
 8026398:	f003 0320 	and.w	r3, r3, #32
 802639c:	2b00      	cmp	r3, #0
 802639e:	d019      	beq.n	80263d4 <nrf_irq_handler+0xd4>
        status |= 1 << 5;      // clear the interrupt flag
 80263a0:	7afb      	ldrb	r3, [r7, #11]
 80263a2:	f043 0320 	orr.w	r3, r3, #32
 80263a6:	b2db      	uxtb	r3, r3
 80263a8:	72fb      	strb	r3, [r7, #11]

        ce_reset(dev);
 80263aa:	6878      	ldr	r0, [r7, #4]
 80263ac:	f7ff f8d3 	bl	8025556 <ce_reset>
        //        nrf_rx_tx_control(dev, NRF_STATE_RX);
        //        dev->state = NRF_STATE_RX;
        nrf_write_register(dev, NRF_STATUS, &status);
 80263b0:	f107 030b 	add.w	r3, r7, #11
 80263b4:	461a      	mov	r2, r3
 80263b6:	2107      	movs	r1, #7
 80263b8:	6878      	ldr	r0, [r7, #4]
 80263ba:	f7ff faea 	bl	8025992 <nrf_write_register>
        ce_set(dev);
 80263be:	6878      	ldr	r0, [r7, #4]
 80263c0:	f7ff f8b9 	bl	8025536 <ce_set>

        dev->tx_result = NRF_OK;
 80263c4:	687b      	ldr	r3, [r7, #4]
 80263c6:	2200      	movs	r2, #0
 80263c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        dev->tx_busy = 0;
 80263cc:	687b      	ldr	r3, [r7, #4]
 80263ce:	2200      	movs	r2, #0
 80263d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }
    if ((status & (1 << 4))) { // MaxRetransmits reached
 80263d4:	7afb      	ldrb	r3, [r7, #11]
 80263d6:	f003 0310 	and.w	r3, r3, #16
 80263da:	2b00      	cmp	r3, #0
 80263dc:	d026      	beq.n	802642c <nrf_irq_handler+0x12c>
        status |= 1 << 4;      // clear the interrupt flag
 80263de:	7afb      	ldrb	r3, [r7, #11]
 80263e0:	f043 0310 	orr.w	r3, r3, #16
 80263e4:	b2db      	uxtb	r3, r3
 80263e6:	72fb      	strb	r3, [r7, #11]

        ce_reset(dev);
 80263e8:	6878      	ldr	r0, [r7, #4]
 80263ea:	f7ff f8b4 	bl	8025556 <ce_reset>
        nrf_flush_tx(dev);
 80263ee:	6878      	ldr	r0, [r7, #4]
 80263f0:	f7ff fb99 	bl	8025b26 <nrf_flush_tx>
        nrf_power_up(dev, 0); // power down
 80263f4:	2100      	movs	r1, #0
 80263f6:	6878      	ldr	r0, [r7, #4]
 80263f8:	f7ff fdf7 	bl	8025fea <nrf_power_up>
        nrf_power_up(dev, 1); // power up
 80263fc:	2101      	movs	r1, #1
 80263fe:	6878      	ldr	r0, [r7, #4]
 8026400:	f7ff fdf3 	bl	8025fea <nrf_power_up>

        //        nrf_rx_tx_control(dev, NRF_STATE_RX);
        //        dev->state = NRF_STATE_RX;
        nrf_write_register(dev, NRF_STATUS, &status);
 8026404:	f107 030b 	add.w	r3, r7, #11
 8026408:	461a      	mov	r2, r3
 802640a:	2107      	movs	r1, #7
 802640c:	6878      	ldr	r0, [r7, #4]
 802640e:	f7ff fac0 	bl	8025992 <nrf_write_register>
        ce_set(dev);
 8026412:	6878      	ldr	r0, [r7, #4]
 8026414:	f7ff f88f 	bl	8025536 <ce_set>

        dev->tx_result = NRF_ERROR;
 8026418:	687b      	ldr	r3, [r7, #4]
 802641a:	2201      	movs	r2, #1
 802641c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        dev->tx_busy = 0;
 8026420:	687b      	ldr	r3, [r7, #4]
 8026422:	2200      	movs	r2, #0
 8026424:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8026428:	e000      	b.n	802642c <nrf_irq_handler+0x12c>
        return;
 802642a:	bf00      	nop
    }
}
 802642c:	3710      	adds	r7, #16
 802642e:	46bd      	mov	sp, r7
 8026430:	bd80      	pop	{r7, pc}

08026432 <csn_set>:
    // default implementation (__weak) is used in favor of nrf_receive_packet
    dev->rx_busy = 0;
}

/* Private functions implementation --------------------------------------------*/
static void csn_set(nrf24l01 *dev) {
 8026432:	b580      	push	{r7, lr}
 8026434:	b082      	sub	sp, #8
 8026436:	af00      	add	r7, sp, #0
 8026438:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->config.csn_port, dev->config.csn_pin, GPIO_PIN_SET);
 802643a:	687b      	ldr	r3, [r7, #4]
 802643c:	69d8      	ldr	r0, [r3, #28]
 802643e:	687b      	ldr	r3, [r7, #4]
 8026440:	8c1b      	ldrh	r3, [r3, #32]
 8026442:	2201      	movs	r2, #1
 8026444:	4619      	mov	r1, r3
 8026446:	f009 fe29 	bl	803009c <HAL_GPIO_WritePin>
}
 802644a:	bf00      	nop
 802644c:	3708      	adds	r7, #8
 802644e:	46bd      	mov	sp, r7
 8026450:	bd80      	pop	{r7, pc}

08026452 <csn_reset>:

static void csn_reset(nrf24l01 *dev) {
 8026452:	b580      	push	{r7, lr}
 8026454:	b082      	sub	sp, #8
 8026456:	af00      	add	r7, sp, #0
 8026458:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->config.csn_port, dev->config.csn_pin,
 802645a:	687b      	ldr	r3, [r7, #4]
 802645c:	69d8      	ldr	r0, [r3, #28]
 802645e:	687b      	ldr	r3, [r7, #4]
 8026460:	8c1b      	ldrh	r3, [r3, #32]
 8026462:	2200      	movs	r2, #0
 8026464:	4619      	mov	r1, r3
 8026466:	f009 fe19 	bl	803009c <HAL_GPIO_WritePin>
            GPIO_PIN_RESET);
}
 802646a:	bf00      	nop
 802646c:	3708      	adds	r7, #8
 802646e:	46bd      	mov	sp, r7
 8026470:	bd80      	pop	{r7, pc}
 8026472:	0000      	movs	r0, r0
 8026474:	0000      	movs	r0, r0
	...

08026478 <RTC_Decode>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
timestamp_t RTC_Decode(uint64_t dateTime) {
 8026478:	b5f0      	push	{r4, r5, r6, r7, lr}
 802647a:	b093      	sub	sp, #76	; 0x4c
 802647c:	af00      	add	r7, sp, #0
 802647e:	60f8      	str	r0, [r7, #12]
 8026480:	e9c7 2300 	strd	r2, r3, [r7]
    // format dateTime: YYMMDDHHmmssE
    uint8_t dt[7];
    timestamp_t timestamp;
    uint64_t tot = 0, mul;
 8026484:	f04f 0300 	mov.w	r3, #0
 8026488:	f04f 0400 	mov.w	r4, #0
 802648c:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

    // parsing to timestamp
    for (int i = 0; i <= 6; i++) {
 8026490:	2300      	movs	r3, #0
 8026492:	637b      	str	r3, [r7, #52]	; 0x34
 8026494:	e056      	b.n	8026544 <RTC_Decode+0xcc>
        if (i < 6) {
 8026496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026498:	2b05      	cmp	r3, #5
 802649a:	dc19      	bgt.n	80264d0 <RTC_Decode+0x58>
            mul = pow(10, (11 - (2 * i)));
 802649c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802649e:	005b      	lsls	r3, r3, #1
 80264a0:	f1c3 030b 	rsb	r3, r3, #11
 80264a4:	4618      	mov	r0, r3
 80264a6:	f7fa f875 	bl	8020594 <__aeabi_i2d>
 80264aa:	4603      	mov	r3, r0
 80264ac:	460c      	mov	r4, r1
 80264ae:	ec44 3b11 	vmov	d1, r3, r4
 80264b2:	ed9f 0b39 	vldr	d0, [pc, #228]	; 8026598 <RTC_Decode+0x120>
 80264b6:	f01b fd73 	bl	8041fa0 <pow>
 80264ba:	ec54 3b10 	vmov	r3, r4, d0
 80264be:	4618      	mov	r0, r3
 80264c0:	4621      	mov	r1, r4
 80264c2:	f7fa fc31 	bl	8020d28 <__aeabi_d2ulz>
 80264c6:	4603      	mov	r3, r0
 80264c8:	460c      	mov	r4, r1
 80264ca:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
 80264ce:	e005      	b.n	80264dc <RTC_Decode+0x64>
        } else {
            mul = 1;
 80264d0:	f04f 0301 	mov.w	r3, #1
 80264d4:	f04f 0400 	mov.w	r4, #0
 80264d8:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
        }

        dt[i] = (dateTime - tot) / mul;
 80264dc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80264e0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80264e4:	1ac9      	subs	r1, r1, r3
 80264e6:	eb62 0204 	sbc.w	r2, r2, r4
 80264ea:	4608      	mov	r0, r1
 80264ec:	4611      	mov	r1, r2
 80264ee:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80264f2:	f7fa fc01 	bl	8020cf8 <__aeabi_uldivmod>
 80264f6:	4603      	mov	r3, r0
 80264f8:	460c      	mov	r4, r1
 80264fa:	b2d9      	uxtb	r1, r3
 80264fc:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8026500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026502:	4413      	add	r3, r2
 8026504:	460a      	mov	r2, r1
 8026506:	701a      	strb	r2, [r3, #0]
        tot += (dt[i] * mul);
 8026508:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 802650c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802650e:	4413      	add	r3, r2
 8026510:	781b      	ldrb	r3, [r3, #0]
 8026512:	b2db      	uxtb	r3, r3
 8026514:	f04f 0400 	mov.w	r4, #0
 8026518:	6bba      	ldr	r2, [r7, #56]	; 0x38
 802651a:	fb04 f102 	mul.w	r1, r4, r2
 802651e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8026520:	fb03 f202 	mul.w	r2, r3, r2
 8026524:	440a      	add	r2, r1
 8026526:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8026528:	fba1 5603 	umull	r5, r6, r1, r3
 802652c:	4432      	add	r2, r6
 802652e:	4616      	mov	r6, r2
 8026530:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8026534:	186b      	adds	r3, r5, r1
 8026536:	eb46 0402 	adc.w	r4, r6, r2
 802653a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
    for (int i = 0; i <= 6; i++) {
 802653e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026540:	3301      	adds	r3, #1
 8026542:	637b      	str	r3, [r7, #52]	; 0x34
 8026544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026546:	2b06      	cmp	r3, #6
 8026548:	dda5      	ble.n	8026496 <RTC_Decode+0x1e>
    }

    // fill to timestamp
    timestamp.date.Year = dt[0];
 802654a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802654e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    timestamp.date.Month = dt[1];
 8026552:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8026556:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    timestamp.date.Date = dt[2];
 802655a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 802655e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    timestamp.time.Hours = dt[3];
 8026562:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8026566:	743b      	strb	r3, [r7, #16]
    timestamp.time.Minutes = dt[4];
 8026568:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 802656c:	747b      	strb	r3, [r7, #17]
    timestamp.time.Seconds = dt[5];
 802656e:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8026572:	74bb      	strb	r3, [r7, #18]
    timestamp.date.WeekDay = dt[6];
 8026574:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8026578:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

    return timestamp;
 802657c:	68fb      	ldr	r3, [r7, #12]
 802657e:	461d      	mov	r5, r3
 8026580:	f107 0410 	add.w	r4, r7, #16
 8026584:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8026586:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8026588:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 802658c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8026590:	68f8      	ldr	r0, [r7, #12]
 8026592:	374c      	adds	r7, #76	; 0x4c
 8026594:	46bd      	mov	sp, r7
 8026596:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8026598:	00000000 	.word	0x00000000
 802659c:	40240000 	.word	0x40240000

080265a0 <RTC_Encode>:

uint64_t RTC_Encode(timestamp_t timestamp) {
 80265a0:	b084      	sub	sp, #16
 80265a2:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80265a6:	b088      	sub	sp, #32
 80265a8:	af00      	add	r7, sp, #0
 80265aa:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80265ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint8_t dt[7];
    uint64_t tot = 0, mul;
 80265b2:	f04f 0300 	mov.w	r3, #0
 80265b6:	f04f 0400 	mov.w	r4, #0
 80265ba:	e9c7 3406 	strd	r3, r4, [r7, #24]

    // get from timestamp
    dt[0] = timestamp.date.Year;
 80265be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80265c2:	713b      	strb	r3, [r7, #4]
    dt[1] = timestamp.date.Month;
 80265c4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80265c8:	717b      	strb	r3, [r7, #5]
    dt[2] = timestamp.date.Date;
 80265ca:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80265ce:	71bb      	strb	r3, [r7, #6]
    dt[3] = timestamp.time.Hours;
 80265d0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80265d4:	71fb      	strb	r3, [r7, #7]
    dt[4] = timestamp.time.Minutes;
 80265d6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80265da:	723b      	strb	r3, [r7, #8]
    dt[5] = timestamp.time.Seconds;
 80265dc:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80265e0:	727b      	strb	r3, [r7, #9]
    dt[6] = timestamp.date.WeekDay;
 80265e2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80265e6:	72bb      	strb	r3, [r7, #10]

    // parsing to datetime
    for (int i = 0; i <= 6; i++) {
 80265e8:	2300      	movs	r3, #0
 80265ea:	60fb      	str	r3, [r7, #12]
 80265ec:	e040      	b.n	8026670 <RTC_Encode+0xd0>
        if (i < 6) {
 80265ee:	68fb      	ldr	r3, [r7, #12]
 80265f0:	2b05      	cmp	r3, #5
 80265f2:	dc19      	bgt.n	8026628 <RTC_Encode+0x88>
            mul = pow(10, (11 - (2 * i)));
 80265f4:	68fb      	ldr	r3, [r7, #12]
 80265f6:	005b      	lsls	r3, r3, #1
 80265f8:	f1c3 030b 	rsb	r3, r3, #11
 80265fc:	4618      	mov	r0, r3
 80265fe:	f7f9 ffc9 	bl	8020594 <__aeabi_i2d>
 8026602:	4603      	mov	r3, r0
 8026604:	460c      	mov	r4, r1
 8026606:	ec44 3b11 	vmov	d1, r3, r4
 802660a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8026690 <RTC_Encode+0xf0>
 802660e:	f01b fcc7 	bl	8041fa0 <pow>
 8026612:	ec54 3b10 	vmov	r3, r4, d0
 8026616:	4618      	mov	r0, r3
 8026618:	4621      	mov	r1, r4
 802661a:	f7fa fb85 	bl	8020d28 <__aeabi_d2ulz>
 802661e:	4603      	mov	r3, r0
 8026620:	460c      	mov	r4, r1
 8026622:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8026626:	e005      	b.n	8026634 <RTC_Encode+0x94>
        } else {
            mul = 1;
 8026628:	f04f 0301 	mov.w	r3, #1
 802662c:	f04f 0400 	mov.w	r4, #0
 8026630:	e9c7 3404 	strd	r3, r4, [r7, #16]
        }
        tot += dt[i] * mul;
 8026634:	1d3a      	adds	r2, r7, #4
 8026636:	68fb      	ldr	r3, [r7, #12]
 8026638:	4413      	add	r3, r2
 802663a:	781b      	ldrb	r3, [r3, #0]
 802663c:	b2db      	uxtb	r3, r3
 802663e:	f04f 0400 	mov.w	r4, #0
 8026642:	693a      	ldr	r2, [r7, #16]
 8026644:	fb04 f102 	mul.w	r1, r4, r2
 8026648:	697a      	ldr	r2, [r7, #20]
 802664a:	fb03 f202 	mul.w	r2, r3, r2
 802664e:	440a      	add	r2, r1
 8026650:	6939      	ldr	r1, [r7, #16]
 8026652:	fba1 bc03 	umull	fp, ip, r1, r3
 8026656:	4462      	add	r2, ip
 8026658:	4694      	mov	ip, r2
 802665a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 802665e:	eb1b 0301 	adds.w	r3, fp, r1
 8026662:	eb4c 0402 	adc.w	r4, ip, r2
 8026666:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for (int i = 0; i <= 6; i++) {
 802666a:	68fb      	ldr	r3, [r7, #12]
 802666c:	3301      	adds	r3, #1
 802666e:	60fb      	str	r3, [r7, #12]
 8026670:	68fb      	ldr	r3, [r7, #12]
 8026672:	2b06      	cmp	r3, #6
 8026674:	ddbb      	ble.n	80265ee <RTC_Encode+0x4e>
    }

    return tot;
 8026676:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
}
 802667a:	4618      	mov	r0, r3
 802667c:	4621      	mov	r1, r4
 802667e:	3720      	adds	r7, #32
 8026680:	46bd      	mov	sp, r7
 8026682:	e8bd 4890 	ldmia.w	sp!, {r4, r7, fp, lr}
 8026686:	b004      	add	sp, #16
 8026688:	4770      	bx	lr
 802668a:	bf00      	nop
 802668c:	f3af 8000 	nop.w
 8026690:	00000000 	.word	0x00000000
 8026694:	40240000 	.word	0x40240000

08026698 <RTC_Read>:

uint64_t RTC_Read(void) {
 8026698:	b590      	push	{r4, r7, lr}
 802669a:	b08d      	sub	sp, #52	; 0x34
 802669c:	af04      	add	r7, sp, #16
    timestamp_t timestamp;

    // get the RTC
    RTC_ReadRaw(&timestamp);
 802669e:	1d3b      	adds	r3, r7, #4
 80266a0:	4618      	mov	r0, r3
 80266a2:	f000 f813 	bl	80266cc <RTC_ReadRaw>

    // encode timestamp to datetime
    return RTC_Encode(timestamp);
 80266a6:	466c      	mov	r4, sp
 80266a8:	f107 0314 	add.w	r3, r7, #20
 80266ac:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80266b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80266b4:	1d3b      	adds	r3, r7, #4
 80266b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80266b8:	f7ff ff72 	bl	80265a0 <RTC_Encode>
 80266bc:	4603      	mov	r3, r0
 80266be:	460c      	mov	r4, r1
}
 80266c0:	4618      	mov	r0, r3
 80266c2:	4621      	mov	r1, r4
 80266c4:	3724      	adds	r7, #36	; 0x24
 80266c6:	46bd      	mov	sp, r7
 80266c8:	bd90      	pop	{r4, r7, pc}
	...

080266cc <RTC_ReadRaw>:

void RTC_ReadRaw(timestamp_t *timestamp) {
 80266cc:	b580      	push	{r7, lr}
 80266ce:	b082      	sub	sp, #8
 80266d0:	af00      	add	r7, sp, #0
 80266d2:	6078      	str	r0, [r7, #4]
    // get the RTC
    lock();
 80266d4:	f000 f8c0 	bl	8026858 <lock>
    HAL_RTC_GetTime(&hrtc, &timestamp->time, RTC_FORMAT_BIN);
 80266d8:	687b      	ldr	r3, [r7, #4]
 80266da:	2200      	movs	r2, #0
 80266dc:	4619      	mov	r1, r3
 80266de:	4809      	ldr	r0, [pc, #36]	; (8026704 <RTC_ReadRaw+0x38>)
 80266e0:	f00e fce1 	bl	80350a6 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &timestamp->date, RTC_FORMAT_BIN);
 80266e4:	687b      	ldr	r3, [r7, #4]
 80266e6:	3314      	adds	r3, #20
 80266e8:	2200      	movs	r2, #0
 80266ea:	4619      	mov	r1, r3
 80266ec:	4805      	ldr	r0, [pc, #20]	; (8026704 <RTC_ReadRaw+0x38>)
 80266ee:	f00e fddf 	bl	80352b0 <HAL_RTC_GetDate>
    timestamp->tzQuarterHour = 0;
 80266f2:	687b      	ldr	r3, [r7, #4]
 80266f4:	2200      	movs	r2, #0
 80266f6:	761a      	strb	r2, [r3, #24]
    unlock();
 80266f8:	f000 f8bc 	bl	8026874 <unlock>
}
 80266fc:	bf00      	nop
 80266fe:	3708      	adds	r7, #8
 8026700:	46bd      	mov	sp, r7
 8026702:	bd80      	pop	{r7, pc}
 8026704:	2000880c 	.word	0x2000880c

08026708 <RTC_Write>:

void RTC_Write(uint64_t dateTime, rtc_t *rtc) {
 8026708:	b5b0      	push	{r4, r5, r7, lr}
 802670a:	b094      	sub	sp, #80	; 0x50
 802670c:	af00      	add	r7, sp, #0
 802670e:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8026712:	627a      	str	r2, [r7, #36]	; 0x24
    timestamp_t timestamp;

    // decode datetime to timestamp
    timestamp = RTC_Decode(dateTime);
 8026714:	4639      	mov	r1, r7
 8026716:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 802671a:	4608      	mov	r0, r1
 802671c:	f7ff feac 	bl	8026478 <RTC_Decode>
 8026720:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8026724:	463d      	mov	r5, r7
 8026726:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8026728:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802672a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 802672e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    // set the RTC
    RTC_WriteRaw(&timestamp, rtc);
 8026732:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8026736:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8026738:	4618      	mov	r0, r3
 802673a:	f000 f805 	bl	8026748 <RTC_WriteRaw>
}
 802673e:	bf00      	nop
 8026740:	3750      	adds	r7, #80	; 0x50
 8026742:	46bd      	mov	sp, r7
 8026744:	bdb0      	pop	{r4, r5, r7, pc}
	...

08026748 <RTC_WriteRaw>:

void RTC_WriteRaw(timestamp_t *timestamp, rtc_t *rtc) {
 8026748:	b5b0      	push	{r4, r5, r7, lr}
 802674a:	b082      	sub	sp, #8
 802674c:	af00      	add	r7, sp, #0
 802674e:	6078      	str	r0, [r7, #4]
 8026750:	6039      	str	r1, [r7, #0]
    // add extra property
    timestamp->time.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8026752:	687b      	ldr	r3, [r7, #4]
 8026754:	2200      	movs	r2, #0
 8026756:	60da      	str	r2, [r3, #12]
    timestamp->time.StoreOperation = RTC_STOREOPERATION_RESET;
 8026758:	687b      	ldr	r3, [r7, #4]
 802675a:	2200      	movs	r2, #0
 802675c:	611a      	str	r2, [r3, #16]

    // set the RTC
    lock();
 802675e:	f000 f87b 	bl	8026858 <lock>
    HAL_RTC_SetTime(&hrtc, &timestamp->time, RTC_FORMAT_BIN);
 8026762:	687b      	ldr	r3, [r7, #4]
 8026764:	2200      	movs	r2, #0
 8026766:	4619      	mov	r1, r3
 8026768:	480e      	ldr	r0, [pc, #56]	; (80267a4 <RTC_WriteRaw+0x5c>)
 802676a:	f00e fbdf 	bl	8034f2c <HAL_RTC_SetTime>
    HAL_RTC_SetDate(&hrtc, &timestamp->date, RTC_FORMAT_BIN);
 802676e:	687b      	ldr	r3, [r7, #4]
 8026770:	3314      	adds	r3, #20
 8026772:	2200      	movs	r2, #0
 8026774:	4619      	mov	r1, r3
 8026776:	480b      	ldr	r0, [pc, #44]	; (80267a4 <RTC_WriteRaw+0x5c>)
 8026778:	f00e fcf3 	bl	8035162 <HAL_RTC_SetDate>
    unlock();
 802677c:	f000 f87a 	bl	8026874 <unlock>

    // save calibration date
    // source from server is always considered as valid
    rtc->calibration = timestamp->date;
 8026780:	683b      	ldr	r3, [r7, #0]
 8026782:	687a      	ldr	r2, [r7, #4]
 8026784:	6952      	ldr	r2, [r2, #20]
 8026786:	61da      	str	r2, [r3, #28]
    // update time
    rtc->timestamp = *timestamp;
 8026788:	683a      	ldr	r2, [r7, #0]
 802678a:	687b      	ldr	r3, [r7, #4]
 802678c:	4614      	mov	r4, r2
 802678e:	461d      	mov	r5, r3
 8026790:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8026792:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8026794:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8026798:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 802679c:	bf00      	nop
 802679e:	3708      	adds	r7, #8
 80267a0:	46bd      	mov	sp, r7
 80267a2:	bdb0      	pop	{r4, r5, r7, pc}
 80267a4:	2000880c 	.word	0x2000880c

080267a8 <RTC_IsDaylight>:

uint8_t RTC_IsDaylight(timestamp_t timestamp) {
 80267a8:	b084      	sub	sp, #16
 80267aa:	b490      	push	{r4, r7}
 80267ac:	af00      	add	r7, sp, #0
 80267ae:	f107 0408 	add.w	r4, r7, #8
 80267b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return (timestamp.time.Hours >= 5 && timestamp.time.Hours <= 16);
 80267b6:	7a3b      	ldrb	r3, [r7, #8]
 80267b8:	2b04      	cmp	r3, #4
 80267ba:	d904      	bls.n	80267c6 <RTC_IsDaylight+0x1e>
 80267bc:	7a3b      	ldrb	r3, [r7, #8]
 80267be:	2b10      	cmp	r3, #16
 80267c0:	d801      	bhi.n	80267c6 <RTC_IsDaylight+0x1e>
 80267c2:	2301      	movs	r3, #1
 80267c4:	e000      	b.n	80267c8 <RTC_IsDaylight+0x20>
 80267c6:	2300      	movs	r3, #0
 80267c8:	b2db      	uxtb	r3, r3
}
 80267ca:	4618      	mov	r0, r3
 80267cc:	46bd      	mov	sp, r7
 80267ce:	bc90      	pop	{r4, r7}
 80267d0:	b004      	add	sp, #16
 80267d2:	4770      	bx	lr

080267d4 <RTC_NeedCalibration>:

uint8_t RTC_NeedCalibration(void) {
 80267d4:	b580      	push	{r7, lr}
 80267d6:	af00      	add	r7, sp, #0
    // Retrieve RTC time
    RTC_ReadRaw(&(VCU.d.rtc.timestamp));
 80267d8:	4810      	ldr	r0, [pc, #64]	; (802681c <RTC_NeedCalibration+0x48>)
 80267da:	f7ff ff77 	bl	80266cc <RTC_ReadRaw>

    // Compare
    return (VCU.d.rtc.calibration.Year != VCU.d.rtc.timestamp.date.Year ||
 80267de:	4b10      	ldr	r3, [pc, #64]	; (8026820 <RTC_NeedCalibration+0x4c>)
 80267e0:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80267e4:	4b0e      	ldr	r3, [pc, #56]	; (8026820 <RTC_NeedCalibration+0x4c>)
 80267e6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
            VCU.d.rtc.calibration.Month != VCU.d.rtc.timestamp.date.Month ||
 80267ea:	429a      	cmp	r2, r3
 80267ec:	d10f      	bne.n	802680e <RTC_NeedCalibration+0x3a>
 80267ee:	4b0c      	ldr	r3, [pc, #48]	; (8026820 <RTC_NeedCalibration+0x4c>)
 80267f0:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 80267f4:	4b0a      	ldr	r3, [pc, #40]	; (8026820 <RTC_NeedCalibration+0x4c>)
 80267f6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    return (VCU.d.rtc.calibration.Year != VCU.d.rtc.timestamp.date.Year ||
 80267fa:	429a      	cmp	r2, r3
 80267fc:	d107      	bne.n	802680e <RTC_NeedCalibration+0x3a>
            VCU.d.rtc.calibration.Date != VCU.d.rtc.timestamp.date.Date);
 80267fe:	4b08      	ldr	r3, [pc, #32]	; (8026820 <RTC_NeedCalibration+0x4c>)
 8026800:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8026804:	4b06      	ldr	r3, [pc, #24]	; (8026820 <RTC_NeedCalibration+0x4c>)
 8026806:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
            VCU.d.rtc.calibration.Month != VCU.d.rtc.timestamp.date.Month ||
 802680a:	429a      	cmp	r2, r3
 802680c:	d001      	beq.n	8026812 <RTC_NeedCalibration+0x3e>
 802680e:	2301      	movs	r3, #1
 8026810:	e000      	b.n	8026814 <RTC_NeedCalibration+0x40>
 8026812:	2300      	movs	r3, #0
 8026814:	b2db      	uxtb	r3, r3
}
 8026816:	4618      	mov	r0, r3
 8026818:	bd80      	pop	{r7, pc}
 802681a:	bf00      	nop
 802681c:	20000238 	.word	0x20000238
 8026820:	20000228 	.word	0x20000228

08026824 <RTC_CalibrateWithSimcom>:

void RTC_CalibrateWithSimcom(void) {
 8026824:	b580      	push	{r7, lr}
 8026826:	b088      	sub	sp, #32
 8026828:	af00      	add	r7, sp, #0
    timestamp_t timestamp;

    if (AT_Clock(ATR, &timestamp)) {
 802682a:	1d3b      	adds	r3, r7, #4
 802682c:	4619      	mov	r1, r3
 802682e:	2001      	movs	r0, #1
 8026830:	f017 f8b6 	bl	803d9a0 <AT_Clock>
 8026834:	4603      	mov	r3, r0
 8026836:	2b00      	cmp	r3, #0
 8026838:	d007      	beq.n	802684a <RTC_CalibrateWithSimcom+0x26>
        if (timestamp.date.Year >= VCU_BUILD_YEAR) {
 802683a:	7efb      	ldrb	r3, [r7, #27]
 802683c:	2b13      	cmp	r3, #19
 802683e:	d904      	bls.n	802684a <RTC_CalibrateWithSimcom+0x26>
            // Calibrate time
            RTC_WriteRaw(&timestamp, &(VCU.d.rtc));
 8026840:	1d3b      	adds	r3, r7, #4
 8026842:	4904      	ldr	r1, [pc, #16]	; (8026854 <RTC_CalibrateWithSimcom+0x30>)
 8026844:	4618      	mov	r0, r3
 8026846:	f7ff ff7f 	bl	8026748 <RTC_WriteRaw>
        }
    }
}
 802684a:	bf00      	nop
 802684c:	3720      	adds	r7, #32
 802684e:	46bd      	mov	sp, r7
 8026850:	bd80      	pop	{r7, pc}
 8026852:	bf00      	nop
 8026854:	20000238 	.word	0x20000238

08026858 <lock>:

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 8026858:	b580      	push	{r7, lr}
 802685a:	af00      	add	r7, sp, #0
    osMutexAcquire(RtcMutexHandle, osWaitForever);
 802685c:	4b04      	ldr	r3, [pc, #16]	; (8026870 <lock+0x18>)
 802685e:	681b      	ldr	r3, [r3, #0]
 8026860:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8026864:	4618      	mov	r0, r3
 8026866:	f011 fa97 	bl	8037d98 <osMutexAcquire>
}
 802686a:	bf00      	nop
 802686c:	bd80      	pop	{r7, pc}
 802686e:	bf00      	nop
 8026870:	2000858c 	.word	0x2000858c

08026874 <unlock>:

static void unlock(void) {
 8026874:	b580      	push	{r7, lr}
 8026876:	af00      	add	r7, sp, #0
    osMutexRelease(RtcMutexHandle);
 8026878:	4b03      	ldr	r3, [pc, #12]	; (8026888 <unlock+0x14>)
 802687a:	681b      	ldr	r3, [r3, #0]
 802687c:	4618      	mov	r0, r3
 802687e:	f011 fae9 	bl	8037e54 <osMutexRelease>
}
 8026882:	bf00      	nop
 8026884:	bd80      	pop	{r7, pc}
 8026886:	bf00      	nop
 8026888:	2000858c 	.word	0x2000858c

0802688c <AUDIO_Init>:
static uint8_t AUDIO_OUT_Play(uint16_t *pBuffer, uint32_t Size);
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void AUDIO_Init(void) {
 802688c:	b580      	push	{r7, lr}
 802688e:	b082      	sub	sp, #8
 8026890:	af00      	add	r7, sp, #0
    uint8_t ret;

    do {
        LOG_StrLn("Audio:Init");
 8026892:	4816      	ldr	r0, [pc, #88]	; (80268ec <AUDIO_Init+0x60>)
 8026894:	f017 fe02 	bl	803e49c <LOG_StrLn>

        // Mosftet control
        HAL_GPIO_WritePin(INT_AUDIO_PWR_GPIO_Port, INT_AUDIO_PWR_Pin, 0);
 8026898:	2200      	movs	r2, #0
 802689a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 802689e:	4814      	ldr	r0, [pc, #80]	; (80268f0 <AUDIO_Init+0x64>)
 80268a0:	f009 fbfc 	bl	803009c <HAL_GPIO_WritePin>
        _DelayMS(500);
 80268a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80268a8:	f018 ffd8 	bl	803f85c <_DelayMS>
        HAL_GPIO_WritePin(INT_AUDIO_PWR_GPIO_Port, INT_AUDIO_PWR_Pin, 1);
 80268ac:	2201      	movs	r2, #1
 80268ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80268b2:	480f      	ldr	r0, [pc, #60]	; (80268f0 <AUDIO_Init+0x64>)
 80268b4:	f009 fbf2 	bl	803009c <HAL_GPIO_WritePin>
        _DelayMS(1000);
 80268b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80268bc:	f018 ffce 	bl	803f85c <_DelayMS>

        /* Initialize Wave player (Codec, DMA, I2C) */
        ret = AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, AudioVolume, AUDIO_SAMPLE_FREQ);
 80268c0:	4b0c      	ldr	r3, [pc, #48]	; (80268f4 <AUDIO_Init+0x68>)
 80268c2:	7819      	ldrb	r1, [r3, #0]
 80268c4:	4b0c      	ldr	r3, [pc, #48]	; (80268f8 <AUDIO_Init+0x6c>)
 80268c6:	681b      	ldr	r3, [r3, #0]
 80268c8:	461a      	mov	r2, r3
 80268ca:	2002      	movs	r0, #2
 80268cc:	f000 f99a 	bl	8026c04 <AUDIO_OUT_Init>
 80268d0:	4603      	mov	r3, r0
 80268d2:	71fb      	strb	r3, [r7, #7]

        _DelayMS(500);
 80268d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80268d8:	f018 ffc0 	bl	803f85c <_DelayMS>
    } while (ret != AUDIO_OK);
 80268dc:	79fb      	ldrb	r3, [r7, #7]
 80268de:	2b00      	cmp	r3, #0
 80268e0:	d1d7      	bne.n	8026892 <AUDIO_Init+0x6>
}
 80268e2:	bf00      	nop
 80268e4:	3708      	adds	r7, #8
 80268e6:	46bd      	mov	sp, r7
 80268e8:	bd80      	pop	{r7, pc}
 80268ea:	bf00      	nop
 80268ec:	08043600 	.word	0x08043600
 80268f0:	40020800 	.word	0x40020800
 80268f4:	20000002 	.word	0x20000002
 80268f8:	080440b8 	.word	0x080440b8

080268fc <AUDIO_Play>:

void AUDIO_Play(void) {
 80268fc:	b580      	push	{r7, lr}
 80268fe:	af00      	add	r7, sp, #0
    /* Get data size from audio file */
    AudioRemSize = AUDIO_SAMPLE_SIZE;
 8026900:	4b0d      	ldr	r3, [pc, #52]	; (8026938 <AUDIO_Play+0x3c>)
 8026902:	681b      	ldr	r3, [r3, #0]
 8026904:	4a0d      	ldr	r2, [pc, #52]	; (802693c <AUDIO_Play+0x40>)
 8026906:	6013      	str	r3, [r2, #0]
    /* Get total data to be played */
    if (AUDIO_SAMPLE_SIZE > AUDIO_BUFFER_SIZE) {
 8026908:	4b0b      	ldr	r3, [pc, #44]	; (8026938 <AUDIO_Play+0x3c>)
 802690a:	681b      	ldr	r3, [r3, #0]
 802690c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8026910:	d904      	bls.n	802691c <AUDIO_Play+0x20>
        AudioPlaySize = AUDIO_BUFFER_SIZE;
 8026912:	4b0b      	ldr	r3, [pc, #44]	; (8026940 <AUDIO_Play+0x44>)
 8026914:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8026918:	801a      	strh	r2, [r3, #0]
 802691a:	e004      	b.n	8026926 <AUDIO_Play+0x2a>
    } else {
        AudioPlaySize = AUDIO_SAMPLE_SIZE;
 802691c:	4b06      	ldr	r3, [pc, #24]	; (8026938 <AUDIO_Play+0x3c>)
 802691e:	681b      	ldr	r3, [r3, #0]
 8026920:	b29a      	uxth	r2, r3
 8026922:	4b07      	ldr	r3, [pc, #28]	; (8026940 <AUDIO_Play+0x44>)
 8026924:	801a      	strh	r2, [r3, #0]
    }

    /* Start playing Wave */
    AUDIO_OUT_Play((uint16_t*) AUDIO_SAMPLE, AudioPlaySize);
 8026926:	4b06      	ldr	r3, [pc, #24]	; (8026940 <AUDIO_Play+0x44>)
 8026928:	881b      	ldrh	r3, [r3, #0]
 802692a:	4619      	mov	r1, r3
 802692c:	4805      	ldr	r0, [pc, #20]	; (8026944 <AUDIO_Play+0x48>)
 802692e:	f000 f9a5 	bl	8026c7c <AUDIO_OUT_Play>
}
 8026932:	bf00      	nop
 8026934:	bd80      	pop	{r7, pc}
 8026936:	bf00      	nop
 8026938:	080440bc 	.word	0x080440bc
 802693c:	20000e38 	.word	0x20000e38
 8026940:	20000e36 	.word	0x20000e36
 8026944:	080440c0 	.word	0x080440c0

08026948 <AUDIO_BeepPlay>:

void AUDIO_BeepPlay(uint8_t Frequency, uint16_t TimeMS) {
 8026948:	b580      	push	{r7, lr}
 802694a:	b082      	sub	sp, #8
 802694c:	af00      	add	r7, sp, #0
 802694e:	4603      	mov	r3, r0
 8026950:	460a      	mov	r2, r1
 8026952:	71fb      	strb	r3, [r7, #7]
 8026954:	4613      	mov	r3, r2
 8026956:	80bb      	strh	r3, [r7, #4]
    lock();
 8026958:	f000 f9ea 	bl	8026d30 <lock>

    cs43l22_SetBeep(AUDIO_I2C_ADDRESS, Frequency, 0, 0);
 802695c:	79f9      	ldrb	r1, [r7, #7]
 802695e:	2300      	movs	r3, #0
 8026960:	2200      	movs	r2, #0
 8026962:	2094      	movs	r0, #148	; 0x94
 8026964:	f7fd fa3c 	bl	8023de0 <cs43l22_SetBeep>
    cs43l22_Beep(AUDIO_I2C_ADDRESS, BEEP_MODE_CONTINUOUS, BEEP_MIX_ON);
 8026968:	2200      	movs	r2, #0
 802696a:	2103      	movs	r1, #3
 802696c:	2094      	movs	r0, #148	; 0x94
 802696e:	f7fd fa72 	bl	8023e56 <cs43l22_Beep>

    if (TimeMS > 0) {
 8026972:	88bb      	ldrh	r3, [r7, #4]
 8026974:	2b00      	cmp	r3, #0
 8026976:	d008      	beq.n	802698a <AUDIO_BeepPlay+0x42>
        // delay with RTOS
        _DelayMS(TimeMS);
 8026978:	88bb      	ldrh	r3, [r7, #4]
 802697a:	4618      	mov	r0, r3
 802697c:	f018 ff6e 	bl	803f85c <_DelayMS>
        // than stop
        cs43l22_Beep(AUDIO_I2C_ADDRESS, BEEP_MODE_OFF, BEEP_MIX_ON);
 8026980:	2200      	movs	r2, #0
 8026982:	2100      	movs	r1, #0
 8026984:	2094      	movs	r0, #148	; 0x94
 8026986:	f7fd fa66 	bl	8023e56 <cs43l22_Beep>
    }

    unlock();
 802698a:	f000 f9df 	bl	8026d4c <unlock>
}
 802698e:	bf00      	nop
 8026990:	3708      	adds	r7, #8
 8026992:	46bd      	mov	sp, r7
 8026994:	bd80      	pop	{r7, pc}

08026996 <AUDIO_BeepStop>:

void AUDIO_BeepStop(void) {
 8026996:	b580      	push	{r7, lr}
 8026998:	af00      	add	r7, sp, #0
    lock();
 802699a:	f000 f9c9 	bl	8026d30 <lock>

    cs43l22_Beep(AUDIO_I2C_ADDRESS, BEEP_MODE_OFF, BEEP_MIX_ON);
 802699e:	2200      	movs	r2, #0
 80269a0:	2100      	movs	r1, #0
 80269a2:	2094      	movs	r0, #148	; 0x94
 80269a4:	f7fd fa57 	bl	8023e56 <cs43l22_Beep>

    unlock();
 80269a8:	f000 f9d0 	bl	8026d4c <unlock>
}
 80269ac:	bf00      	nop
 80269ae:	bd80      	pop	{r7, pc}

080269b0 <AUDIO_OUT_ChangeBuffer>:
/**
 * @brief  Sends n-Bytes on the I2S interface.
 * @param  pData: Pointer to data address
 * @param  Size: Number of data to be written
 */
void AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size) {
 80269b0:	b580      	push	{r7, lr}
 80269b2:	b082      	sub	sp, #8
 80269b4:	af00      	add	r7, sp, #0
 80269b6:	6078      	str	r0, [r7, #4]
 80269b8:	460b      	mov	r3, r1
 80269ba:	807b      	strh	r3, [r7, #2]
    HAL_I2S_Transmit_DMA(&hi2s3, pData, DMA_MAX(Size/AUDIODATA_SIZE));
 80269bc:	887b      	ldrh	r3, [r7, #2]
 80269be:	085b      	lsrs	r3, r3, #1
 80269c0:	b29b      	uxth	r3, r3
 80269c2:	461a      	mov	r2, r3
 80269c4:	6879      	ldr	r1, [r7, #4]
 80269c6:	4803      	ldr	r0, [pc, #12]	; (80269d4 <AUDIO_OUT_ChangeBuffer+0x24>)
 80269c8:	f00c fbfe 	bl	80331c8 <HAL_I2S_Transmit_DMA>
}
 80269cc:	bf00      	nop
 80269ce:	3708      	adds	r7, #8
 80269d0:	46bd      	mov	sp, r7
 80269d2:	bd80      	pop	{r7, pc}
 80269d4:	200089c0 	.word	0x200089c0

080269d8 <AUDIO_OUT_SetVolume>:
 * @brief  Controls the current audio volume level.
 * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for
 *         Mute and 100 for Max volume level).
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume) {
 80269d8:	b580      	push	{r7, lr}
 80269da:	b082      	sub	sp, #8
 80269dc:	af00      	add	r7, sp, #0
 80269de:	4603      	mov	r3, r0
 80269e0:	71fb      	strb	r3, [r7, #7]
    /* Call the codec volume control function with converted volume value */
    if (cs43l22_SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0) {
 80269e2:	79fb      	ldrb	r3, [r7, #7]
 80269e4:	4619      	mov	r1, r3
 80269e6:	2094      	movs	r0, #148	; 0x94
 80269e8:	f7fd f930 	bl	8023c4c <cs43l22_SetVolume>
 80269ec:	4603      	mov	r3, r0
 80269ee:	2b00      	cmp	r3, #0
 80269f0:	d001      	beq.n	80269f6 <AUDIO_OUT_SetVolume+0x1e>
        return AUDIO_ERROR;
 80269f2:	2301      	movs	r3, #1
 80269f4:	e000      	b.n	80269f8 <AUDIO_OUT_SetVolume+0x20>
    } else {
        /* Return AUDIO_OK when all operations are correctly done */
        return AUDIO_OK;
 80269f6:	2300      	movs	r3, #0
    }
}
 80269f8:	4618      	mov	r0, r3
 80269fa:	3708      	adds	r7, #8
 80269fc:	46bd      	mov	sp, r7
 80269fe:	bd80      	pop	{r7, pc}

08026a00 <AUDIO_OUT_SetMute>:
 * @brief  Enables or disables the MUTE mode by software
 * @param  Cmd: could be AUDIO_MUTE_ON to mute sound or AUDIO_MUTE_OFF to
 *         unmute the codec and restore previous volume level.
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t AUDIO_OUT_SetMute(uint32_t Cmd) {
 8026a00:	b580      	push	{r7, lr}
 8026a02:	b082      	sub	sp, #8
 8026a04:	af00      	add	r7, sp, #0
 8026a06:	6078      	str	r0, [r7, #4]
    /* Call the Codec Mute function */
    if (cs43l22_SetMute(AUDIO_I2C_ADDRESS, Cmd) != 0) {
 8026a08:	6879      	ldr	r1, [r7, #4]
 8026a0a:	2094      	movs	r0, #148	; 0x94
 8026a0c:	f7fd f968 	bl	8023ce0 <cs43l22_SetMute>
 8026a10:	4603      	mov	r3, r0
 8026a12:	2b00      	cmp	r3, #0
 8026a14:	d001      	beq.n	8026a1a <AUDIO_OUT_SetMute+0x1a>
        return AUDIO_ERROR;
 8026a16:	2301      	movs	r3, #1
 8026a18:	e000      	b.n	8026a1c <AUDIO_OUT_SetMute+0x1c>
    } else {
        /* Return AUDIO_OK when all operations are correctly done */
        return AUDIO_OK;
 8026a1a:	2300      	movs	r3, #0
    }
}
 8026a1c:	4618      	mov	r0, r3
 8026a1e:	3708      	adds	r7, #8
 8026a20:	46bd      	mov	sp, r7
 8026a22:	bd80      	pop	{r7, pc}

08026a24 <AUDIO_OUT_ClockConfig>:
 * @param  AudioFreq: Audio frequency used to play the audio stream.
 * @note   This API is called by AUDIO_OUT_Init() and AUDIO_OUT_SetFrequency()
 *         Being __weak it can be overwritten by the application
 * @param  Params : pointer on additional configuration parameters, can be NULL.
 */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params) {
 8026a24:	b580      	push	{r7, lr}
 8026a26:	b09c      	sub	sp, #112	; 0x70
 8026a28:	af00      	add	r7, sp, #0
 8026a2a:	60f8      	str	r0, [r7, #12]
 8026a2c:	60b9      	str	r1, [r7, #8]
 8026a2e:	607a      	str	r2, [r7, #4]
    RCC_PeriphCLKInitTypeDef rccclkinit;
    uint8_t index = 0, freqindex = 0xFF;
 8026a30:	2300      	movs	r3, #0
 8026a32:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8026a36:	23ff      	movs	r3, #255	; 0xff
 8026a38:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

    for (index = 0; index < 7; index++) {
 8026a3c:	2300      	movs	r3, #0
 8026a3e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8026a42:	e011      	b.n	8026a68 <AUDIO_OUT_ClockConfig+0x44>
        if (I2SFreq[index] == AudioFreq) {
 8026a44:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8026a48:	4a1c      	ldr	r2, [pc, #112]	; (8026abc <AUDIO_OUT_ClockConfig+0x98>)
 8026a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8026a4e:	68ba      	ldr	r2, [r7, #8]
 8026a50:	429a      	cmp	r2, r3
 8026a52:	d104      	bne.n	8026a5e <AUDIO_OUT_ClockConfig+0x3a>
            freqindex = index;
 8026a54:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8026a58:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
            break;
 8026a5c:	e008      	b.n	8026a70 <AUDIO_OUT_ClockConfig+0x4c>
    for (index = 0; index < 7; index++) {
 8026a5e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8026a62:	3301      	adds	r3, #1
 8026a64:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8026a68:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8026a6c:	2b06      	cmp	r3, #6
 8026a6e:	d9e9      	bls.n	8026a44 <AUDIO_OUT_ClockConfig+0x20>
        }
    }

    /* Enable PLLI2S clock */
    HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8026a70:	f107 0314 	add.w	r3, r7, #20
 8026a74:	4618      	mov	r0, r3
 8026a76:	f00d fd0d 	bl	8034494 <HAL_RCCEx_GetPeriphCLKConfig>
    // FIXME: not consistent CubeMX for F407 & F423
    /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    if (freqindex != 0xFF) {
 8026a7a:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8026a7e:	2bff      	cmp	r3, #255	; 0xff
 8026a80:	d00c      	beq.n	8026a9c <AUDIO_OUT_ClockConfig+0x78>
        /* I2S clock config
         PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) � (PLLI2SN/PLLM)
         I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
        rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8026a82:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8026a86:	4a0e      	ldr	r2, [pc, #56]	; (8026ac0 <AUDIO_OUT_ClockConfig+0x9c>)
 8026a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8026a8c:	61fb      	str	r3, [r7, #28]
        rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8026a8e:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8026a92:	4a0c      	ldr	r2, [pc, #48]	; (8026ac4 <AUDIO_OUT_ClockConfig+0xa0>)
 8026a94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8026a98:	627b      	str	r3, [r7, #36]	; 0x24
 8026a9a:	e004      	b.n	8026aa6 <AUDIO_OUT_ClockConfig+0x82>
    } else {
        /* I2S clock config
         PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) � (PLLI2SN/PLLM)
         I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
        rccclkinit.PLLI2S.PLLI2SN = 258;
 8026a9c:	f44f 7381 	mov.w	r3, #258	; 0x102
 8026aa0:	61fb      	str	r3, [r7, #28]
        rccclkinit.PLLI2S.PLLI2SR = 3;
 8026aa2:	2303      	movs	r3, #3
 8026aa4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 8026aa6:	2301      	movs	r3, #1
 8026aa8:	617b      	str	r3, [r7, #20]

    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8026aaa:	f107 0314 	add.w	r3, r7, #20
 8026aae:	4618      	mov	r0, r3
 8026ab0:	f00d fa64 	bl	8033f7c <HAL_RCCEx_PeriphCLKConfig>
}
 8026ab4:	bf00      	nop
 8026ab6:	3770      	adds	r7, #112	; 0x70
 8026ab8:	46bd      	mov	sp, r7
 8026aba:	bd80      	pop	{r7, pc}
 8026abc:	08056078 	.word	0x08056078
 8026ac0:	08056094 	.word	0x08056094
 8026ac4:	080560b0 	.word	0x080560b0

08026ac8 <AUDIO_OUT_MspInit>:
/**
 * @brief  AUDIO OUT I2S MSP Init.
 * @param  hi2s: might be required to set audio peripheral predivider if any.
 * @param  Params : pointer on additional configuration parameters, can be NULL.
 */
void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params) {
 8026ac8:	b580      	push	{r7, lr}
 8026aca:	b082      	sub	sp, #8
 8026acc:	af00      	add	r7, sp, #0
 8026ace:	6078      	str	r0, [r7, #4]
 8026ad0:	6039      	str	r1, [r7, #0]
    HAL_I2S_MspInit(hi2s);
 8026ad2:	6878      	ldr	r0, [r7, #4]
 8026ad4:	f004 fef8 	bl	802b8c8 <HAL_I2S_MspInit>
}
 8026ad8:	bf00      	nop
 8026ada:	3708      	adds	r7, #8
 8026adc:	46bd      	mov	sp, r7
 8026ade:	bd80      	pop	{r7, pc}

08026ae0 <AUDIO_OUT_TransferComplete_CallBack>:
}

/**
 * @brief  Manages the DMA full Transfer complete event.
 */
__weak void AUDIO_OUT_TransferComplete_CallBack(void) {
 8026ae0:	b580      	push	{r7, lr}
 8026ae2:	af00      	add	r7, sp, #0
    if (!AudioPlayDone) {
 8026ae4:	4b1d      	ldr	r3, [pc, #116]	; (8026b5c <AUDIO_OUT_TransferComplete_CallBack+0x7c>)
 8026ae6:	781b      	ldrb	r3, [r3, #0]
 8026ae8:	2b00      	cmp	r3, #0
 8026aea:	d10f      	bne.n	8026b0c <AUDIO_OUT_TransferComplete_CallBack+0x2c>
        AUDIO_OUT_ChangeBuffer((uint16_t*) (AUDIO_SAMPLE + ((AUDIO_SAMPLE_SIZE - AudioRemSize) / AUDIODATA_SIZE)), AudioPlaySize);
 8026aec:	4b1c      	ldr	r3, [pc, #112]	; (8026b60 <AUDIO_OUT_TransferComplete_CallBack+0x80>)
 8026aee:	681a      	ldr	r2, [r3, #0]
 8026af0:	4b1c      	ldr	r3, [pc, #112]	; (8026b64 <AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8026af2:	681b      	ldr	r3, [r3, #0]
 8026af4:	1ad3      	subs	r3, r2, r3
 8026af6:	f023 0301 	bic.w	r3, r3, #1
 8026afa:	4a1b      	ldr	r2, [pc, #108]	; (8026b68 <AUDIO_OUT_TransferComplete_CallBack+0x88>)
 8026afc:	441a      	add	r2, r3
 8026afe:	4b1b      	ldr	r3, [pc, #108]	; (8026b6c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026b00:	881b      	ldrh	r3, [r3, #0]
 8026b02:	4619      	mov	r1, r3
 8026b04:	4610      	mov	r0, r2
 8026b06:	f7ff ff53 	bl	80269b0 <AUDIO_OUT_ChangeBuffer>
 8026b0a:	e018      	b.n	8026b3e <AUDIO_OUT_TransferComplete_CallBack+0x5e>
    } else {
        /* Get data size from audio file */
        AudioRemSize = AUDIO_SAMPLE_SIZE;
 8026b0c:	4b14      	ldr	r3, [pc, #80]	; (8026b60 <AUDIO_OUT_TransferComplete_CallBack+0x80>)
 8026b0e:	681b      	ldr	r3, [r3, #0]
 8026b10:	4a14      	ldr	r2, [pc, #80]	; (8026b64 <AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8026b12:	6013      	str	r3, [r2, #0]
        /* Get total data to be played */
        if (AUDIO_SAMPLE_SIZE > AUDIO_BUFFER_SIZE) {
 8026b14:	4b12      	ldr	r3, [pc, #72]	; (8026b60 <AUDIO_OUT_TransferComplete_CallBack+0x80>)
 8026b16:	681b      	ldr	r3, [r3, #0]
 8026b18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8026b1c:	d904      	bls.n	8026b28 <AUDIO_OUT_TransferComplete_CallBack+0x48>
            AudioPlaySize = AUDIO_BUFFER_SIZE;
 8026b1e:	4b13      	ldr	r3, [pc, #76]	; (8026b6c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026b20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8026b24:	801a      	strh	r2, [r3, #0]
 8026b26:	e004      	b.n	8026b32 <AUDIO_OUT_TransferComplete_CallBack+0x52>
        } else {
            AudioPlaySize = AUDIO_SAMPLE_SIZE;
 8026b28:	4b0d      	ldr	r3, [pc, #52]	; (8026b60 <AUDIO_OUT_TransferComplete_CallBack+0x80>)
 8026b2a:	681b      	ldr	r3, [r3, #0]
 8026b2c:	b29a      	uxth	r2, r3
 8026b2e:	4b0f      	ldr	r3, [pc, #60]	; (8026b6c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026b30:	801a      	strh	r2, [r3, #0]
        }

        /* Start playing Wave again*/
        AUDIO_OUT_ChangeBuffer((uint16_t*) AUDIO_SAMPLE, AudioPlaySize);
 8026b32:	4b0e      	ldr	r3, [pc, #56]	; (8026b6c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026b34:	881b      	ldrh	r3, [r3, #0]
 8026b36:	4619      	mov	r1, r3
 8026b38:	480b      	ldr	r0, [pc, #44]	; (8026b68 <AUDIO_OUT_TransferComplete_CallBack+0x88>)
 8026b3a:	f7ff ff39 	bl	80269b0 <AUDIO_OUT_ChangeBuffer>
    }

    AudioPlayDone = (AudioPlaySize == AudioRemSize);
 8026b3e:	4b0b      	ldr	r3, [pc, #44]	; (8026b6c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026b40:	881b      	ldrh	r3, [r3, #0]
 8026b42:	461a      	mov	r2, r3
 8026b44:	4b07      	ldr	r3, [pc, #28]	; (8026b64 <AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8026b46:	681b      	ldr	r3, [r3, #0]
 8026b48:	429a      	cmp	r2, r3
 8026b4a:	bf0c      	ite	eq
 8026b4c:	2301      	moveq	r3, #1
 8026b4e:	2300      	movne	r3, #0
 8026b50:	b2db      	uxtb	r3, r3
 8026b52:	461a      	mov	r2, r3
 8026b54:	4b01      	ldr	r3, [pc, #4]	; (8026b5c <AUDIO_OUT_TransferComplete_CallBack+0x7c>)
 8026b56:	701a      	strb	r2, [r3, #0]
}
 8026b58:	bf00      	nop
 8026b5a:	bd80      	pop	{r7, pc}
 8026b5c:	20000e35 	.word	0x20000e35
 8026b60:	080440bc 	.word	0x080440bc
 8026b64:	20000e38 	.word	0x20000e38
 8026b68:	080440c0 	.word	0x080440c0
 8026b6c:	20000e36 	.word	0x20000e36

08026b70 <AUDIO_OUT_HalfTransfer_CallBack>:

/**
 * @brief  Manages the DMA Half Transfer complete event.
 */
__weak void AUDIO_OUT_HalfTransfer_CallBack(void) {
 8026b70:	b480      	push	{r7}
 8026b72:	af00      	add	r7, sp, #0
    // check remaining data
    if (AudioRemSize > AUDIO_BUFFER_SIZE) {
 8026b74:	4b0e      	ldr	r3, [pc, #56]	; (8026bb0 <AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 8026b76:	681b      	ldr	r3, [r3, #0]
 8026b78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8026b7c:	d90a      	bls.n	8026b94 <AUDIO_OUT_HalfTransfer_CallBack+0x24>
        /* Get total data to be played */
        AudioPlaySize = AUDIO_BUFFER_SIZE;
 8026b7e:	4b0d      	ldr	r3, [pc, #52]	; (8026bb4 <AUDIO_OUT_HalfTransfer_CallBack+0x44>)
 8026b80:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8026b84:	801a      	strh	r2, [r3, #0]
        /* Get remaining data */
        AudioRemSize -= AUDIO_BUFFER_SIZE;
 8026b86:	4b0a      	ldr	r3, [pc, #40]	; (8026bb0 <AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 8026b88:	681b      	ldr	r3, [r3, #0]
 8026b8a:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8026b8e:	4a08      	ldr	r2, [pc, #32]	; (8026bb0 <AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 8026b90:	6013      	str	r3, [r2, #0]
        /* Get total data to be played */
        if (!AudioPlayDone) {
            AudioPlaySize = AudioRemSize;
        }
    }
}
 8026b92:	e008      	b.n	8026ba6 <AUDIO_OUT_HalfTransfer_CallBack+0x36>
        if (!AudioPlayDone) {
 8026b94:	4b08      	ldr	r3, [pc, #32]	; (8026bb8 <AUDIO_OUT_HalfTransfer_CallBack+0x48>)
 8026b96:	781b      	ldrb	r3, [r3, #0]
 8026b98:	2b00      	cmp	r3, #0
 8026b9a:	d104      	bne.n	8026ba6 <AUDIO_OUT_HalfTransfer_CallBack+0x36>
            AudioPlaySize = AudioRemSize;
 8026b9c:	4b04      	ldr	r3, [pc, #16]	; (8026bb0 <AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 8026b9e:	681b      	ldr	r3, [r3, #0]
 8026ba0:	b29a      	uxth	r2, r3
 8026ba2:	4b04      	ldr	r3, [pc, #16]	; (8026bb4 <AUDIO_OUT_HalfTransfer_CallBack+0x44>)
 8026ba4:	801a      	strh	r2, [r3, #0]
}
 8026ba6:	bf00      	nop
 8026ba8:	46bd      	mov	sp, r7
 8026baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026bae:	4770      	bx	lr
 8026bb0:	20000e38 	.word	0x20000e38
 8026bb4:	20000e36 	.word	0x20000e36
 8026bb8:	20000e35 	.word	0x20000e35

08026bbc <HAL_I2S_TxCpltCallback>:

/**
 * @brief  Tx Transfer completed callbacks.
 * @param  hi2s: I2S handle
 */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8026bbc:	b580      	push	{r7, lr}
 8026bbe:	b082      	sub	sp, #8
 8026bc0:	af00      	add	r7, sp, #0
 8026bc2:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == I2S) {
 8026bc4:	687b      	ldr	r3, [r7, #4]
 8026bc6:	681b      	ldr	r3, [r3, #0]
 8026bc8:	4a04      	ldr	r2, [pc, #16]	; (8026bdc <HAL_I2S_TxCpltCallback+0x20>)
 8026bca:	4293      	cmp	r3, r2
 8026bcc:	d101      	bne.n	8026bd2 <HAL_I2S_TxCpltCallback+0x16>
        /* Call the user function which will manage directly transfer complete */
        AUDIO_OUT_TransferComplete_CallBack();
 8026bce:	f7ff ff87 	bl	8026ae0 <AUDIO_OUT_TransferComplete_CallBack>
    }
}
 8026bd2:	bf00      	nop
 8026bd4:	3708      	adds	r7, #8
 8026bd6:	46bd      	mov	sp, r7
 8026bd8:	bd80      	pop	{r7, pc}
 8026bda:	bf00      	nop
 8026bdc:	40003c00 	.word	0x40003c00

08026be0 <HAL_I2S_TxHalfCpltCallback>:

/**
 * @brief  Tx Half Transfer completed callbacks.
 * @param  hi2s: I2S handle
 */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8026be0:	b580      	push	{r7, lr}
 8026be2:	b082      	sub	sp, #8
 8026be4:	af00      	add	r7, sp, #0
 8026be6:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == I2S) {
 8026be8:	687b      	ldr	r3, [r7, #4]
 8026bea:	681b      	ldr	r3, [r3, #0]
 8026bec:	4a04      	ldr	r2, [pc, #16]	; (8026c00 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8026bee:	4293      	cmp	r3, r2
 8026bf0:	d101      	bne.n	8026bf6 <HAL_I2S_TxHalfCpltCallback+0x16>
        /* Manage the remaining file size and new address offset: This function should
         be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */
        AUDIO_OUT_HalfTransfer_CallBack();
 8026bf2:	f7ff ffbd 	bl	8026b70 <AUDIO_OUT_HalfTransfer_CallBack>
    }
}
 8026bf6:	bf00      	nop
 8026bf8:	3708      	adds	r7, #8
 8026bfa:	46bd      	mov	sp, r7
 8026bfc:	bd80      	pop	{r7, pc}
 8026bfe:	bf00      	nop
 8026c00:	40003c00 	.word	0x40003c00

08026c04 <AUDIO_OUT_Init>:
 *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
 * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 * @param  AudioFreq: Audio frequency used to play the audio stream.
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
static uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq) {
 8026c04:	b580      	push	{r7, lr}
 8026c06:	b084      	sub	sp, #16
 8026c08:	af00      	add	r7, sp, #0
 8026c0a:	4603      	mov	r3, r0
 8026c0c:	603a      	str	r2, [r7, #0]
 8026c0e:	80fb      	strh	r3, [r7, #6]
 8026c10:	460b      	mov	r3, r1
 8026c12:	717b      	strb	r3, [r7, #5]
    uint8_t ret = AUDIO_OK;
 8026c14:	2300      	movs	r3, #0
 8026c16:	73fb      	strb	r3, [r7, #15]

    /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */
    AUDIO_OUT_ClockConfig(&hi2s3, AudioFreq, NULL);
 8026c18:	2200      	movs	r2, #0
 8026c1a:	6839      	ldr	r1, [r7, #0]
 8026c1c:	4816      	ldr	r0, [pc, #88]	; (8026c78 <AUDIO_OUT_Init+0x74>)
 8026c1e:	f7ff ff01 	bl	8026a24 <AUDIO_OUT_ClockConfig>

    /* I2S data transfer preparation:
     Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
    if (HAL_I2S_GetState(&hi2s3) == HAL_I2S_STATE_RESET) {
 8026c22:	4815      	ldr	r0, [pc, #84]	; (8026c78 <AUDIO_OUT_Init+0x74>)
 8026c24:	f00c fb98 	bl	8033358 <HAL_I2S_GetState>
 8026c28:	4603      	mov	r3, r0
 8026c2a:	2b00      	cmp	r3, #0
 8026c2c:	d103      	bne.n	8026c36 <AUDIO_OUT_Init+0x32>
        /* Init the I2S MSP: this __weak function can be redefined by the application*/
        AUDIO_OUT_MspInit(&hi2s3, NULL);
 8026c2e:	2100      	movs	r1, #0
 8026c30:	4811      	ldr	r0, [pc, #68]	; (8026c78 <AUDIO_OUT_Init+0x74>)
 8026c32:	f7ff ff49 	bl	8026ac8 <AUDIO_OUT_MspInit>
    }

    /* I2S data transfer preparation:
     Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
    /* Configure the I2S peripheral */
    if (I2S3_Init(AudioFreq) != AUDIO_OK) {
 8026c36:	6838      	ldr	r0, [r7, #0]
 8026c38:	f000 f848 	bl	8026ccc <I2S3_Init>
 8026c3c:	4603      	mov	r3, r0
 8026c3e:	2b00      	cmp	r3, #0
 8026c40:	d001      	beq.n	8026c46 <AUDIO_OUT_Init+0x42>
        ret = AUDIO_ERROR;
 8026c42:	2301      	movs	r3, #1
 8026c44:	73fb      	strb	r3, [r7, #15]
    }

    if (ret == AUDIO_OK) {
 8026c46:	7bfb      	ldrb	r3, [r7, #15]
 8026c48:	2b00      	cmp	r3, #0
 8026c4a:	d110      	bne.n	8026c6e <AUDIO_OUT_Init+0x6a>
        /* Retieve audio codec identifier */
        if (((cs43l22_ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID) {
 8026c4c:	2094      	movs	r0, #148	; 0x94
 8026c4e:	f7fc ffab 	bl	8023ba8 <cs43l22_ReadID>
 8026c52:	4603      	mov	r3, r0
 8026c54:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8026c58:	2be0      	cmp	r3, #224	; 0xe0
 8026c5a:	d106      	bne.n	8026c6a <AUDIO_OUT_Init+0x66>
            /* Initialize the audio */
            cs43l22_Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8026c5c:	797a      	ldrb	r2, [r7, #5]
 8026c5e:	88f9      	ldrh	r1, [r7, #6]
 8026c60:	683b      	ldr	r3, [r7, #0]
 8026c62:	2094      	movs	r0, #148	; 0x94
 8026c64:	f7fc feb8 	bl	80239d8 <cs43l22_Init>
 8026c68:	e001      	b.n	8026c6e <AUDIO_OUT_Init+0x6a>
        } else {
            ret = AUDIO_ERROR;
 8026c6a:	2301      	movs	r3, #1
 8026c6c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return ret;
 8026c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8026c70:	4618      	mov	r0, r3
 8026c72:	3710      	adds	r7, #16
 8026c74:	46bd      	mov	sp, r7
 8026c76:	bd80      	pop	{r7, pc}
 8026c78:	200089c0 	.word	0x200089c0

08026c7c <AUDIO_OUT_Play>:
 * @brief  Starts playing audio stream from a data buffer for a determined size.
 * @param  pBuffer: Pointer to the buffer
 * @param  Size: Number of audio data BYTES.
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
static uint8_t AUDIO_OUT_Play(uint16_t *pBuffer, uint32_t Size) {
 8026c7c:	b580      	push	{r7, lr}
 8026c7e:	b082      	sub	sp, #8
 8026c80:	af00      	add	r7, sp, #0
 8026c82:	6078      	str	r0, [r7, #4]
 8026c84:	6039      	str	r1, [r7, #0]
    /* Call the audio Codec Play function */
    if (cs43l22_Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0) {
 8026c86:	683b      	ldr	r3, [r7, #0]
 8026c88:	b29b      	uxth	r3, r3
 8026c8a:	461a      	mov	r2, r3
 8026c8c:	6879      	ldr	r1, [r7, #4]
 8026c8e:	2094      	movs	r0, #148	; 0x94
 8026c90:	f7fc ffa2 	bl	8023bd8 <cs43l22_Play>
 8026c94:	4603      	mov	r3, r0
 8026c96:	2b00      	cmp	r3, #0
 8026c98:	d001      	beq.n	8026c9e <AUDIO_OUT_Play+0x22>
        return AUDIO_ERROR;
 8026c9a:	2301      	movs	r3, #1
 8026c9c:	e00f      	b.n	8026cbe <AUDIO_OUT_Play+0x42>
    } else {
        /* Update the Media layer and enable it for play */

        HAL_I2S_Transmit_DMA(&hi2s3, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE));
 8026c9e:	683b      	ldr	r3, [r7, #0]
 8026ca0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8026ca4:	d203      	bcs.n	8026cae <AUDIO_OUT_Play+0x32>
 8026ca6:	683b      	ldr	r3, [r7, #0]
 8026ca8:	085b      	lsrs	r3, r3, #1
 8026caa:	b29b      	uxth	r3, r3
 8026cac:	e001      	b.n	8026cb2 <AUDIO_OUT_Play+0x36>
 8026cae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8026cb2:	461a      	mov	r2, r3
 8026cb4:	6879      	ldr	r1, [r7, #4]
 8026cb6:	4804      	ldr	r0, [pc, #16]	; (8026cc8 <AUDIO_OUT_Play+0x4c>)
 8026cb8:	f00c fa86 	bl	80331c8 <HAL_I2S_Transmit_DMA>
        /* Return AUDIO_OK when all operations are correctly done */
        return AUDIO_OK;
 8026cbc:	2300      	movs	r3, #0
    }
}
 8026cbe:	4618      	mov	r0, r3
 8026cc0:	3708      	adds	r7, #8
 8026cc2:	46bd      	mov	sp, r7
 8026cc4:	bd80      	pop	{r7, pc}
 8026cc6:	bf00      	nop
 8026cc8:	200089c0 	.word	0x200089c0

08026ccc <I2S3_Init>:

/**
 * @brief  Initializes the Audio Codec audio interface (I2S).
 * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral.
 */
static uint8_t I2S3_Init(uint32_t AudioFreq) {
 8026ccc:	b580      	push	{r7, lr}
 8026cce:	b082      	sub	sp, #8
 8026cd0:	af00      	add	r7, sp, #0
 8026cd2:	6078      	str	r0, [r7, #4]
    /* Disable I2S block */
    __HAL_I2S_DISABLE(&hi2s3);
 8026cd4:	4b15      	ldr	r3, [pc, #84]	; (8026d2c <I2S3_Init+0x60>)
 8026cd6:	681b      	ldr	r3, [r3, #0]
 8026cd8:	69da      	ldr	r2, [r3, #28]
 8026cda:	4b14      	ldr	r3, [pc, #80]	; (8026d2c <I2S3_Init+0x60>)
 8026cdc:	681b      	ldr	r3, [r3, #0]
 8026cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8026ce2:	61da      	str	r2, [r3, #28]

    /* I2S3 peripheral configuration */
    hi2s3.Init.AudioFreq = AudioFreq;
 8026ce4:	4a11      	ldr	r2, [pc, #68]	; (8026d2c <I2S3_Init+0x60>)
 8026ce6:	687b      	ldr	r3, [r7, #4]
 8026ce8:	6153      	str	r3, [r2, #20]
    hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8026cea:	4b10      	ldr	r3, [pc, #64]	; (8026d2c <I2S3_Init+0x60>)
 8026cec:	2200      	movs	r2, #0
 8026cee:	61da      	str	r2, [r3, #28]
    hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8026cf0:	4b0e      	ldr	r3, [pc, #56]	; (8026d2c <I2S3_Init+0x60>)
 8026cf2:	2200      	movs	r2, #0
 8026cf4:	619a      	str	r2, [r3, #24]
    // FIXME: Why it works on I2S_DATAFORMAT_32B? It should be I2S_DATAFORMAT_16B
    //	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
    hi2s3.Init.DataFormat = I2S_DATAFORMAT_32B;
 8026cf6:	4b0d      	ldr	r3, [pc, #52]	; (8026d2c <I2S3_Init+0x60>)
 8026cf8:	2205      	movs	r2, #5
 8026cfa:	60da      	str	r2, [r3, #12]
    hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8026cfc:	4b0b      	ldr	r3, [pc, #44]	; (8026d2c <I2S3_Init+0x60>)
 8026cfe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8026d02:	611a      	str	r2, [r3, #16]
    hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8026d04:	4b09      	ldr	r3, [pc, #36]	; (8026d2c <I2S3_Init+0x60>)
 8026d06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8026d0a:	605a      	str	r2, [r3, #4]
    hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8026d0c:	4b07      	ldr	r3, [pc, #28]	; (8026d2c <I2S3_Init+0x60>)
 8026d0e:	2200      	movs	r2, #0
 8026d10:	609a      	str	r2, [r3, #8]
    /* Initialize the I2S peripheral with the structure above */
    if (HAL_I2S_Init(&hi2s3) != HAL_OK) {
 8026d12:	4806      	ldr	r0, [pc, #24]	; (8026d2c <I2S3_Init+0x60>)
 8026d14:	f00c f8f6 	bl	8032f04 <HAL_I2S_Init>
 8026d18:	4603      	mov	r3, r0
 8026d1a:	2b00      	cmp	r3, #0
 8026d1c:	d001      	beq.n	8026d22 <I2S3_Init+0x56>
        return AUDIO_ERROR;
 8026d1e:	2301      	movs	r3, #1
 8026d20:	e000      	b.n	8026d24 <I2S3_Init+0x58>
    } else {
        return AUDIO_OK;
 8026d22:	2300      	movs	r3, #0
    }
}
 8026d24:	4618      	mov	r0, r3
 8026d26:	3708      	adds	r7, #8
 8026d28:	46bd      	mov	sp, r7
 8026d2a:	bd80      	pop	{r7, pc}
 8026d2c:	200089c0 	.word	0x200089c0

08026d30 <lock>:

static void lock(void) {
 8026d30:	b580      	push	{r7, lr}
 8026d32:	af00      	add	r7, sp, #0
    osMutexAcquire(AudioMutexHandle, osWaitForever);
 8026d34:	4b04      	ldr	r3, [pc, #16]	; (8026d48 <lock+0x18>)
 8026d36:	681b      	ldr	r3, [r3, #0]
 8026d38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8026d3c:	4618      	mov	r0, r3
 8026d3e:	f011 f82b 	bl	8037d98 <osMutexAcquire>
}
 8026d42:	bf00      	nop
 8026d44:	bd80      	pop	{r7, pc}
 8026d46:	bf00      	nop
 8026d48:	20008a14 	.word	0x20008a14

08026d4c <unlock>:

static void unlock(void) {
 8026d4c:	b580      	push	{r7, lr}
 8026d4e:	af00      	add	r7, sp, #0
    osMutexRelease(AudioMutexHandle);
 8026d50:	4b03      	ldr	r3, [pc, #12]	; (8026d60 <unlock+0x14>)
 8026d52:	681b      	ldr	r3, [r3, #0]
 8026d54:	4618      	mov	r0, r3
 8026d56:	f011 f87d 	bl	8037e54 <osMutexRelease>
}
 8026d5a:	bf00      	nop
 8026d5c:	bd80      	pop	{r7, pc}
 8026d5e:	bf00      	nop
 8026d60:	20008a14 	.word	0x20008a14

08026d64 <Finger_Init>:
/* Private functions ----------------------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
void Finger_Init(void) {
 8026d64:	b580      	push	{r7, lr}
 8026d66:	b082      	sub	sp, #8
 8026d68:	af00      	add	r7, sp, #0
    uint8_t verified = 0;
 8026d6a:	2300      	movs	r3, #0
 8026d6c:	71fb      	strb	r3, [r7, #7]

    // Inititalize Module
    do {
        LOG_StrLn("Finger:Init");
 8026d6e:	4813      	ldr	r0, [pc, #76]	; (8026dbc <Finger_Init+0x58>)
 8026d70:	f017 fb94 	bl	803e49c <LOG_StrLn>

        // mosfet control
        HAL_GPIO_WritePin(EXT_FINGER_SENSING_PWR_GPIO_Port, EXT_FINGER_SENSING_PWR_Pin, 0);
 8026d74:	2200      	movs	r2, #0
 8026d76:	2108      	movs	r1, #8
 8026d78:	4811      	ldr	r0, [pc, #68]	; (8026dc0 <Finger_Init+0x5c>)
 8026d7a:	f009 f98f 	bl	803009c <HAL_GPIO_WritePin>
        _DelayMS(100);
 8026d7e:	2064      	movs	r0, #100	; 0x64
 8026d80:	f018 fd6c 	bl	803f85c <_DelayMS>
        HAL_GPIO_WritePin(EXT_FINGER_SENSING_PWR_GPIO_Port, EXT_FINGER_SENSING_PWR_Pin, 1);
 8026d84:	2201      	movs	r2, #1
 8026d86:	2108      	movs	r1, #8
 8026d88:	480d      	ldr	r0, [pc, #52]	; (8026dc0 <Finger_Init+0x5c>)
 8026d8a:	f009 f987 	bl	803009c <HAL_GPIO_WritePin>
        _DelayMS(500);
 8026d8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8026d92:	f018 fd63 	bl	803f85c <_DelayMS>

        // verify password and check hardware
        lock();
 8026d96:	f000 fa3f 	bl	8027218 <lock>
        verified = FZ3387_verifyPassword();
 8026d9a:	f7fd fb05 	bl	80243a8 <FZ3387_verifyPassword>
 8026d9e:	4603      	mov	r3, r0
 8026da0:	71fb      	strb	r3, [r7, #7]
        unlock();
 8026da2:	f000 fa49 	bl	8027238 <unlock>

        _DelayMS(500);
 8026da6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8026daa:	f018 fd57 	bl	803f85c <_DelayMS>
    } while (!verified);
 8026dae:	79fb      	ldrb	r3, [r7, #7]
 8026db0:	2b00      	cmp	r3, #0
 8026db2:	d0dc      	beq.n	8026d6e <Finger_Init+0xa>
}
 8026db4:	bf00      	nop
 8026db6:	3708      	adds	r7, #8
 8026db8:	46bd      	mov	sp, r7
 8026dba:	bd80      	pop	{r7, pc}
 8026dbc:	0804360c 	.word	0x0804360c
 8026dc0:	40020800 	.word	0x40020800

08026dc4 <Finger_Enroll>:

uint8_t Finger_Enroll(uint8_t id) {
 8026dc4:	b580      	push	{r7, lr}
 8026dc6:	b088      	sub	sp, #32
 8026dc8:	af00      	add	r7, sp, #0
 8026dca:	4603      	mov	r3, r0
 8026dcc:	71fb      	strb	r3, [r7, #7]
    const TickType_t scan_time = (FINGER_SCAN_TIMEOUT);
 8026dce:	f242 7310 	movw	r3, #10000	; 0x2710
 8026dd2:	61bb      	str	r3, [r7, #24]
    TickType_t tick;
    int p;
    uint8_t timeout, error = 0;
 8026dd4:	2300      	movs	r3, #0
 8026dd6:	77fb      	strb	r3, [r7, #31]

    lock();
 8026dd8:	f000 fa1e 	bl	8027218 <lock>
    if (!error) {
 8026ddc:	7ffb      	ldrb	r3, [r7, #31]
 8026dde:	2b00      	cmp	r3, #0
 8026de0:	d12a      	bne.n	8026e38 <Finger_Enroll+0x74>
        // check number of stored id
        p = FZ3387_getTemplateCount();
 8026de2:	f7fd fbd5 	bl	8024590 <FZ3387_getTemplateCount>
 8026de6:	4603      	mov	r3, r0
 8026de8:	617b      	str	r3, [r7, #20]
        // check response
        switch (p) {
 8026dea:	697b      	ldr	r3, [r7, #20]
 8026dec:	2b00      	cmp	r3, #0
 8026dee:	d002      	beq.n	8026df6 <Finger_Enroll+0x32>
 8026df0:	2b01      	cmp	r3, #1
 8026df2:	d004      	beq.n	8026dfe <Finger_Enroll+0x3a>
 8026df4:	e007      	b.n	8026e06 <Finger_Enroll+0x42>
            case FINGERPRINT_OK:
                LOG_StrLn("Retrieve OK");
 8026df6:	48a9      	ldr	r0, [pc, #676]	; (802709c <Finger_Enroll+0x2d8>)
 8026df8:	f017 fb50 	bl	803e49c <LOG_StrLn>
                break;
 8026dfc:	e007      	b.n	8026e0e <Finger_Enroll+0x4a>
            case FINGERPRINT_PACKETRECIEVEERR:
                LOG_StrLn("Communication error");
 8026dfe:	48a8      	ldr	r0, [pc, #672]	; (80270a0 <Finger_Enroll+0x2dc>)
 8026e00:	f017 fb4c 	bl	803e49c <LOG_StrLn>
                break;
 8026e04:	e003      	b.n	8026e0e <Finger_Enroll+0x4a>
            default:
                LOG_StrLn("Unknown error");
 8026e06:	48a7      	ldr	r0, [pc, #668]	; (80270a4 <Finger_Enroll+0x2e0>)
 8026e08:	f017 fb48 	bl	803e49c <LOG_StrLn>
                break;
 8026e0c:	bf00      	nop
        }

        LOG_Str("TemplateCount = ");
 8026e0e:	48a6      	ldr	r0, [pc, #664]	; (80270a8 <Finger_Enroll+0x2e4>)
 8026e10:	f017 fb2c 	bl	803e46c <LOG_Str>
        LOG_Int(finger.templateCount);
 8026e14:	4ba5      	ldr	r3, [pc, #660]	; (80270ac <Finger_Enroll+0x2e8>)
 8026e16:	889b      	ldrh	r3, [r3, #4]
 8026e18:	4618      	mov	r0, r3
 8026e1a:	f017 fab9 	bl	803e390 <LOG_Int>
        LOG_Enter();
 8026e1e:	f017 faab 	bl	803e378 <LOG_Enter>

        error = (p != FINGERPRINT_OK) || (finger.templateCount >= FINGER_USER_MAX);
 8026e22:	697b      	ldr	r3, [r7, #20]
 8026e24:	2b00      	cmp	r3, #0
 8026e26:	d103      	bne.n	8026e30 <Finger_Enroll+0x6c>
 8026e28:	4ba0      	ldr	r3, [pc, #640]	; (80270ac <Finger_Enroll+0x2e8>)
 8026e2a:	889b      	ldrh	r3, [r3, #4]
 8026e2c:	2b04      	cmp	r3, #4
 8026e2e:	d901      	bls.n	8026e34 <Finger_Enroll+0x70>
 8026e30:	2301      	movs	r3, #1
 8026e32:	e000      	b.n	8026e36 <Finger_Enroll+0x72>
 8026e34:	2300      	movs	r3, #0
 8026e36:	77fb      	strb	r3, [r7, #31]
    }

    if (!error) {
 8026e38:	7ffb      	ldrb	r3, [r7, #31]
 8026e3a:	2b00      	cmp	r3, #0
 8026e3c:	d15a      	bne.n	8026ef4 <Finger_Enroll+0x130>
        //  Take Image
        LOG_Str("\nWaiting for valid finger to enroll as #");
 8026e3e:	489c      	ldr	r0, [pc, #624]	; (80270b0 <Finger_Enroll+0x2ec>)
 8026e40:	f017 fb14 	bl	803e46c <LOG_Str>
        LOG_Int(id);
 8026e44:	79fb      	ldrb	r3, [r7, #7]
 8026e46:	4618      	mov	r0, r3
 8026e48:	f017 faa2 	bl	803e390 <LOG_Int>
        LOG_Enter();
 8026e4c:	f017 fa94 	bl	803e378 <LOG_Enter>

        // set timeout guard
        tick = _GetTickMS();
 8026e50:	f018 fd0f 	bl	803f872 <_GetTickMS>
 8026e54:	6138      	str	r0, [r7, #16]
        do {
            // handle timeout
            timeout = ((_GetTickMS() - tick) > scan_time);
 8026e56:	f018 fd0c 	bl	803f872 <_GetTickMS>
 8026e5a:	4602      	mov	r2, r0
 8026e5c:	693b      	ldr	r3, [r7, #16]
 8026e5e:	1ad3      	subs	r3, r2, r3
 8026e60:	69ba      	ldr	r2, [r7, #24]
 8026e62:	429a      	cmp	r2, r3
 8026e64:	bf34      	ite	cc
 8026e66:	2301      	movcc	r3, #1
 8026e68:	2300      	movcs	r3, #0
 8026e6a:	b2db      	uxtb	r3, r3
 8026e6c:	73fb      	strb	r3, [r7, #15]

            // send command
            _LedToggle();
 8026e6e:	f018 fd19 	bl	803f8a4 <_LedToggle>
            HMI1.d.status.finger = !HMI1.d.status.finger;
 8026e72:	4b90      	ldr	r3, [pc, #576]	; (80270b4 <Finger_Enroll+0x2f0>)
 8026e74:	791b      	ldrb	r3, [r3, #4]
 8026e76:	2b00      	cmp	r3, #0
 8026e78:	bf0c      	ite	eq
 8026e7a:	2301      	moveq	r3, #1
 8026e7c:	2300      	movne	r3, #0
 8026e7e:	b2db      	uxtb	r3, r3
 8026e80:	461a      	mov	r2, r3
 8026e82:	4b8c      	ldr	r3, [pc, #560]	; (80270b4 <Finger_Enroll+0x2f0>)
 8026e84:	711a      	strb	r2, [r3, #4]
            p = FZ3387_getImage();
 8026e86:	f7fd fabb 	bl	8024400 <FZ3387_getImage>
 8026e8a:	4603      	mov	r3, r0
 8026e8c:	617b      	str	r3, [r7, #20]

            // check response
            switch (p) {
 8026e8e:	697b      	ldr	r3, [r7, #20]
 8026e90:	2b03      	cmp	r3, #3
 8026e92:	d81b      	bhi.n	8026ecc <Finger_Enroll+0x108>
 8026e94:	a201      	add	r2, pc, #4	; (adr r2, 8026e9c <Finger_Enroll+0xd8>)
 8026e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8026e9a:	bf00      	nop
 8026e9c:	08026ead 	.word	0x08026ead
 8026ea0:	08026ebd 	.word	0x08026ebd
 8026ea4:	08026eb5 	.word	0x08026eb5
 8026ea8:	08026ec5 	.word	0x08026ec5
                case FINGERPRINT_OK:
                    LOG_StrLn("Image taken");
 8026eac:	4882      	ldr	r0, [pc, #520]	; (80270b8 <Finger_Enroll+0x2f4>)
 8026eae:	f017 faf5 	bl	803e49c <LOG_StrLn>
                    break;
 8026eb2:	e00f      	b.n	8026ed4 <Finger_Enroll+0x110>
                case FINGERPRINT_NOFINGER:
                    LOG_StrLn(".");
 8026eb4:	4881      	ldr	r0, [pc, #516]	; (80270bc <Finger_Enroll+0x2f8>)
 8026eb6:	f017 faf1 	bl	803e49c <LOG_StrLn>
                    break;
 8026eba:	e00b      	b.n	8026ed4 <Finger_Enroll+0x110>
                case FINGERPRINT_PACKETRECIEVEERR:
                    LOG_StrLn("Communication error");
 8026ebc:	4878      	ldr	r0, [pc, #480]	; (80270a0 <Finger_Enroll+0x2dc>)
 8026ebe:	f017 faed 	bl	803e49c <LOG_StrLn>
                    break;
 8026ec2:	e007      	b.n	8026ed4 <Finger_Enroll+0x110>
                case FINGERPRINT_IMAGEFAIL:
                    LOG_StrLn("Imaging error");
 8026ec4:	487e      	ldr	r0, [pc, #504]	; (80270c0 <Finger_Enroll+0x2fc>)
 8026ec6:	f017 fae9 	bl	803e49c <LOG_StrLn>
                    break;
 8026eca:	e003      	b.n	8026ed4 <Finger_Enroll+0x110>
                default:
                    LOG_StrLn("Unknown error");
 8026ecc:	4875      	ldr	r0, [pc, #468]	; (80270a4 <Finger_Enroll+0x2e0>)
 8026ece:	f017 fae5 	bl	803e49c <LOG_StrLn>
                    break;
 8026ed2:	bf00      	nop
            }
        } while (p != FINGERPRINT_OK && !timeout);
 8026ed4:	697b      	ldr	r3, [r7, #20]
 8026ed6:	2b00      	cmp	r3, #0
 8026ed8:	d002      	beq.n	8026ee0 <Finger_Enroll+0x11c>
 8026eda:	7bfb      	ldrb	r3, [r7, #15]
 8026edc:	2b00      	cmp	r3, #0
 8026ede:	d0ba      	beq.n	8026e56 <Finger_Enroll+0x92>

        error = (p != FINGERPRINT_OK) || timeout;
 8026ee0:	697b      	ldr	r3, [r7, #20]
 8026ee2:	2b00      	cmp	r3, #0
 8026ee4:	d102      	bne.n	8026eec <Finger_Enroll+0x128>
 8026ee6:	7bfb      	ldrb	r3, [r7, #15]
 8026ee8:	2b00      	cmp	r3, #0
 8026eea:	d001      	beq.n	8026ef0 <Finger_Enroll+0x12c>
 8026eec:	2301      	movs	r3, #1
 8026eee:	e000      	b.n	8026ef2 <Finger_Enroll+0x12e>
 8026ef0:	2300      	movs	r3, #0
 8026ef2:	77fb      	strb	r3, [r7, #31]
    }

    if (!error) {
 8026ef4:	7ffb      	ldrb	r3, [r7, #31]
 8026ef6:	2b00      	cmp	r3, #0
 8026ef8:	d155      	bne.n	8026fa6 <Finger_Enroll+0x1e2>
        //	put image to buffer 1
        p = FZ3387_image2Tz(1);
 8026efa:	2001      	movs	r0, #1
 8026efc:	f7fd fa8f 	bl	802441e <FZ3387_image2Tz>
 8026f00:	4603      	mov	r3, r0
 8026f02:	617b      	str	r3, [r7, #20]
        switch (p) {
 8026f04:	697b      	ldr	r3, [r7, #20]
 8026f06:	2b15      	cmp	r3, #21
 8026f08:	d842      	bhi.n	8026f90 <Finger_Enroll+0x1cc>
 8026f0a:	a201      	add	r2, pc, #4	; (adr r2, 8026f10 <Finger_Enroll+0x14c>)
 8026f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8026f10:	08026f69 	.word	0x08026f69
 8026f14:	08026f79 	.word	0x08026f79
 8026f18:	08026f91 	.word	0x08026f91
 8026f1c:	08026f91 	.word	0x08026f91
 8026f20:	08026f91 	.word	0x08026f91
 8026f24:	08026f91 	.word	0x08026f91
 8026f28:	08026f71 	.word	0x08026f71
 8026f2c:	08026f81 	.word	0x08026f81
 8026f30:	08026f91 	.word	0x08026f91
 8026f34:	08026f91 	.word	0x08026f91
 8026f38:	08026f91 	.word	0x08026f91
 8026f3c:	08026f91 	.word	0x08026f91
 8026f40:	08026f91 	.word	0x08026f91
 8026f44:	08026f91 	.word	0x08026f91
 8026f48:	08026f91 	.word	0x08026f91
 8026f4c:	08026f91 	.word	0x08026f91
 8026f50:	08026f91 	.word	0x08026f91
 8026f54:	08026f91 	.word	0x08026f91
 8026f58:	08026f91 	.word	0x08026f91
 8026f5c:	08026f91 	.word	0x08026f91
 8026f60:	08026f91 	.word	0x08026f91
 8026f64:	08026f89 	.word	0x08026f89
            case FINGERPRINT_OK:
                LOG_StrLn("Image converted");
 8026f68:	4856      	ldr	r0, [pc, #344]	; (80270c4 <Finger_Enroll+0x300>)
 8026f6a:	f017 fa97 	bl	803e49c <LOG_StrLn>
                break;
 8026f6e:	e013      	b.n	8026f98 <Finger_Enroll+0x1d4>
            case FINGERPRINT_IMAGEMESS:
                LOG_StrLn("Image too messy");
 8026f70:	4855      	ldr	r0, [pc, #340]	; (80270c8 <Finger_Enroll+0x304>)
 8026f72:	f017 fa93 	bl	803e49c <LOG_StrLn>
                break;
 8026f76:	e00f      	b.n	8026f98 <Finger_Enroll+0x1d4>
            case FINGERPRINT_PACKETRECIEVEERR:
                LOG_StrLn("Communication error");
 8026f78:	4849      	ldr	r0, [pc, #292]	; (80270a0 <Finger_Enroll+0x2dc>)
 8026f7a:	f017 fa8f 	bl	803e49c <LOG_StrLn>
                break;
 8026f7e:	e00b      	b.n	8026f98 <Finger_Enroll+0x1d4>
            case FINGERPRINT_FEATUREFAIL:
                LOG_StrLn("Could not find finger print features");
 8026f80:	4852      	ldr	r0, [pc, #328]	; (80270cc <Finger_Enroll+0x308>)
 8026f82:	f017 fa8b 	bl	803e49c <LOG_StrLn>
                break;
 8026f86:	e007      	b.n	8026f98 <Finger_Enroll+0x1d4>
            case FINGERPRINT_INVALIDIMAGE:
                LOG_StrLn("Could not find finger print features");
 8026f88:	4850      	ldr	r0, [pc, #320]	; (80270cc <Finger_Enroll+0x308>)
 8026f8a:	f017 fa87 	bl	803e49c <LOG_StrLn>
                break;
 8026f8e:	e003      	b.n	8026f98 <Finger_Enroll+0x1d4>
            default:
                LOG_StrLn("Unknown error");
 8026f90:	4844      	ldr	r0, [pc, #272]	; (80270a4 <Finger_Enroll+0x2e0>)
 8026f92:	f017 fa83 	bl	803e49c <LOG_StrLn>
                break;
 8026f96:	bf00      	nop
        }

        error = (p != FINGERPRINT_OK);
 8026f98:	697b      	ldr	r3, [r7, #20]
 8026f9a:	2b00      	cmp	r3, #0
 8026f9c:	bf14      	ite	ne
 8026f9e:	2301      	movne	r3, #1
 8026fa0:	2300      	moveq	r3, #0
 8026fa2:	b2db      	uxtb	r3, r3
 8026fa4:	77fb      	strb	r3, [r7, #31]
//            _DelayMS(100);
//            p = FZ3387_getImage();
//        } while (p != FINGERPRINT_NOFINGER);
//    }

    if (!error) {
 8026fa6:	7ffb      	ldrb	r3, [r7, #31]
 8026fa8:	2b00      	cmp	r3, #0
 8026faa:	d12b      	bne.n	8027004 <Finger_Enroll+0x240>
        //	Create Register model
        LOG_Str("\nCreating model for #");
 8026fac:	4848      	ldr	r0, [pc, #288]	; (80270d0 <Finger_Enroll+0x30c>)
 8026fae:	f017 fa5d 	bl	803e46c <LOG_Str>
        LOG_Int(id);
 8026fb2:	79fb      	ldrb	r3, [r7, #7]
 8026fb4:	4618      	mov	r0, r3
 8026fb6:	f017 f9eb 	bl	803e390 <LOG_Int>
        LOG_Enter();
 8026fba:	f017 f9dd 	bl	803e378 <LOG_Enter>

        // Compare model from buffer 1 & 2
        p = FZ3387_createModel();
 8026fbe:	f7fd fa42 	bl	8024446 <FZ3387_createModel>
 8026fc2:	4603      	mov	r3, r0
 8026fc4:	617b      	str	r3, [r7, #20]
        if (p == FINGERPRINT_OK) {
 8026fc6:	697b      	ldr	r3, [r7, #20]
 8026fc8:	2b00      	cmp	r3, #0
 8026fca:	d103      	bne.n	8026fd4 <Finger_Enroll+0x210>
            LOG_StrLn("Prints matched!");
 8026fcc:	4841      	ldr	r0, [pc, #260]	; (80270d4 <Finger_Enroll+0x310>)
 8026fce:	f017 fa65 	bl	803e49c <LOG_StrLn>
 8026fd2:	e010      	b.n	8026ff6 <Finger_Enroll+0x232>
        } else if (p == FINGERPRINT_PACKETRECIEVEERR) {
 8026fd4:	697b      	ldr	r3, [r7, #20]
 8026fd6:	2b01      	cmp	r3, #1
 8026fd8:	d103      	bne.n	8026fe2 <Finger_Enroll+0x21e>
            LOG_StrLn("Communication error");
 8026fda:	4831      	ldr	r0, [pc, #196]	; (80270a0 <Finger_Enroll+0x2dc>)
 8026fdc:	f017 fa5e 	bl	803e49c <LOG_StrLn>
 8026fe0:	e009      	b.n	8026ff6 <Finger_Enroll+0x232>
        } else if (p == FINGERPRINT_ENROLLMISMATCH) {
 8026fe2:	697b      	ldr	r3, [r7, #20]
 8026fe4:	2b0a      	cmp	r3, #10
 8026fe6:	d103      	bne.n	8026ff0 <Finger_Enroll+0x22c>
            LOG_StrLn("Fingerprints did not match");
 8026fe8:	483b      	ldr	r0, [pc, #236]	; (80270d8 <Finger_Enroll+0x314>)
 8026fea:	f017 fa57 	bl	803e49c <LOG_StrLn>
 8026fee:	e002      	b.n	8026ff6 <Finger_Enroll+0x232>
        } else {
            LOG_StrLn("Unknown error");
 8026ff0:	482c      	ldr	r0, [pc, #176]	; (80270a4 <Finger_Enroll+0x2e0>)
 8026ff2:	f017 fa53 	bl	803e49c <LOG_StrLn>
        }

        error = (p != FINGERPRINT_OK);
 8026ff6:	697b      	ldr	r3, [r7, #20]
 8026ff8:	2b00      	cmp	r3, #0
 8026ffa:	bf14      	ite	ne
 8026ffc:	2301      	movne	r3, #1
 8026ffe:	2300      	moveq	r3, #0
 8027000:	b2db      	uxtb	r3, r3
 8027002:	77fb      	strb	r3, [r7, #31]
    }

    if (!error) {
 8027004:	7ffb      	ldrb	r3, [r7, #31]
 8027006:	2b00      	cmp	r3, #0
 8027008:	d135      	bne.n	8027076 <Finger_Enroll+0x2b2>
        // debug
        LOG_Str("\nID #");
 802700a:	4834      	ldr	r0, [pc, #208]	; (80270dc <Finger_Enroll+0x318>)
 802700c:	f017 fa2e 	bl	803e46c <LOG_Str>
        LOG_Int(id);
 8027010:	79fb      	ldrb	r3, [r7, #7]
 8027012:	4618      	mov	r0, r3
 8027014:	f017 f9bc 	bl	803e390 <LOG_Int>
        LOG_Enter();
 8027018:	f017 f9ae 	bl	803e378 <LOG_Enter>

        //	Store in memory
        p = FZ3387_storeModel(id);
 802701c:	79fb      	ldrb	r3, [r7, #7]
 802701e:	b29b      	uxth	r3, r3
 8027020:	4618      	mov	r0, r3
 8027022:	f7fd fa1f 	bl	8024464 <FZ3387_storeModel>
 8027026:	4603      	mov	r3, r0
 8027028:	617b      	str	r3, [r7, #20]
        if (p == FINGERPRINT_OK) {
 802702a:	697b      	ldr	r3, [r7, #20]
 802702c:	2b00      	cmp	r3, #0
 802702e:	d103      	bne.n	8027038 <Finger_Enroll+0x274>
            LOG_StrLn("Stored!");
 8027030:	482b      	ldr	r0, [pc, #172]	; (80270e0 <Finger_Enroll+0x31c>)
 8027032:	f017 fa33 	bl	803e49c <LOG_StrLn>
 8027036:	e017      	b.n	8027068 <Finger_Enroll+0x2a4>
        } else if (p == FINGERPRINT_PACKETRECIEVEERR) {
 8027038:	697b      	ldr	r3, [r7, #20]
 802703a:	2b01      	cmp	r3, #1
 802703c:	d103      	bne.n	8027046 <Finger_Enroll+0x282>
            LOG_StrLn("Communication error");
 802703e:	4818      	ldr	r0, [pc, #96]	; (80270a0 <Finger_Enroll+0x2dc>)
 8027040:	f017 fa2c 	bl	803e49c <LOG_StrLn>
 8027044:	e010      	b.n	8027068 <Finger_Enroll+0x2a4>
        } else if (p == FINGERPRINT_BADLOCATION) {
 8027046:	697b      	ldr	r3, [r7, #20]
 8027048:	2b0b      	cmp	r3, #11
 802704a:	d103      	bne.n	8027054 <Finger_Enroll+0x290>
            LOG_StrLn("Could not store in that location");
 802704c:	4825      	ldr	r0, [pc, #148]	; (80270e4 <Finger_Enroll+0x320>)
 802704e:	f017 fa25 	bl	803e49c <LOG_StrLn>
 8027052:	e009      	b.n	8027068 <Finger_Enroll+0x2a4>
        } else if (p == FINGERPRINT_FLASHERR) {
 8027054:	697b      	ldr	r3, [r7, #20]
 8027056:	2b18      	cmp	r3, #24
 8027058:	d103      	bne.n	8027062 <Finger_Enroll+0x29e>
            LOG_StrLn("Error writing to flash");
 802705a:	4823      	ldr	r0, [pc, #140]	; (80270e8 <Finger_Enroll+0x324>)
 802705c:	f017 fa1e 	bl	803e49c <LOG_StrLn>
 8027060:	e002      	b.n	8027068 <Finger_Enroll+0x2a4>
        } else {
            LOG_StrLn("Unknown error");
 8027062:	4810      	ldr	r0, [pc, #64]	; (80270a4 <Finger_Enroll+0x2e0>)
 8027064:	f017 fa1a 	bl	803e49c <LOG_StrLn>
        }

        error = (p != FINGERPRINT_OK);
 8027068:	697b      	ldr	r3, [r7, #20]
 802706a:	2b00      	cmp	r3, #0
 802706c:	bf14      	ite	ne
 802706e:	2301      	movne	r3, #1
 8027070:	2300      	moveq	r3, #0
 8027072:	b2db      	uxtb	r3, r3
 8027074:	77fb      	strb	r3, [r7, #31]
    }

    // reset indicator
    _LedWrite(0);
 8027076:	2000      	movs	r0, #0
 8027078:	f018 fc02 	bl	803f880 <_LedWrite>
    HMI1.d.status.finger = 0;
 802707c:	4b0d      	ldr	r3, [pc, #52]	; (80270b4 <Finger_Enroll+0x2f0>)
 802707e:	2200      	movs	r2, #0
 8027080:	711a      	strb	r2, [r3, #4]
    unlock();
 8027082:	f000 f8d9 	bl	8027238 <unlock>

    return !error;
 8027086:	7ffb      	ldrb	r3, [r7, #31]
 8027088:	2b00      	cmp	r3, #0
 802708a:	bf0c      	ite	eq
 802708c:	2301      	moveq	r3, #1
 802708e:	2300      	movne	r3, #0
 8027090:	b2db      	uxtb	r3, r3
}
 8027092:	4618      	mov	r0, r3
 8027094:	3720      	adds	r7, #32
 8027096:	46bd      	mov	sp, r7
 8027098:	bd80      	pop	{r7, pc}
 802709a:	bf00      	nop
 802709c:	08043618 	.word	0x08043618
 80270a0:	08043624 	.word	0x08043624
 80270a4:	08043638 	.word	0x08043638
 80270a8:	08043648 	.word	0x08043648
 80270ac:	200083c4 	.word	0x200083c4
 80270b0:	0804365c 	.word	0x0804365c
 80270b4:	200001e4 	.word	0x200001e4
 80270b8:	08043688 	.word	0x08043688
 80270bc:	08043694 	.word	0x08043694
 80270c0:	08043698 	.word	0x08043698
 80270c4:	080436a8 	.word	0x080436a8
 80270c8:	080436b8 	.word	0x080436b8
 80270cc:	080436c8 	.word	0x080436c8
 80270d0:	080436f0 	.word	0x080436f0
 80270d4:	08043708 	.word	0x08043708
 80270d8:	08043718 	.word	0x08043718
 80270dc:	08043734 	.word	0x08043734
 80270e0:	0804373c 	.word	0x0804373c
 80270e4:	08043744 	.word	0x08043744
 80270e8:	08043768 	.word	0x08043768

080270ec <Finger_DeleteID>:

uint8_t Finger_DeleteID(uint8_t id) {
 80270ec:	b580      	push	{r7, lr}
 80270ee:	b084      	sub	sp, #16
 80270f0:	af00      	add	r7, sp, #0
 80270f2:	4603      	mov	r3, r0
 80270f4:	71fb      	strb	r3, [r7, #7]
    int8_t p;

    lock();
 80270f6:	f000 f88f 	bl	8027218 <lock>
    // delete the modle
    p = FZ3387_deleteModel(id);
 80270fa:	79fb      	ldrb	r3, [r7, #7]
 80270fc:	b29b      	uxth	r3, r3
 80270fe:	4618      	mov	r0, r3
 8027100:	f7fd f9cc 	bl	802449c <FZ3387_deleteModel>
 8027104:	4603      	mov	r3, r0
 8027106:	73fb      	strb	r3, [r7, #15]
    if (p == FINGERPRINT_OK) {
 8027108:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802710c:	2b00      	cmp	r3, #0
 802710e:	d103      	bne.n	8027118 <Finger_DeleteID+0x2c>
        LOG_StrLn("Deleted!");
 8027110:	4818      	ldr	r0, [pc, #96]	; (8027174 <Finger_DeleteID+0x88>)
 8027112:	f017 f9c3 	bl	803e49c <LOG_StrLn>
 8027116:	e020      	b.n	802715a <Finger_DeleteID+0x6e>
    } else if (p == FINGERPRINT_PACKETRECIEVEERR) {
 8027118:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802711c:	2b01      	cmp	r3, #1
 802711e:	d103      	bne.n	8027128 <Finger_DeleteID+0x3c>
        LOG_StrLn("Communication error");
 8027120:	4815      	ldr	r0, [pc, #84]	; (8027178 <Finger_DeleteID+0x8c>)
 8027122:	f017 f9bb 	bl	803e49c <LOG_StrLn>
 8027126:	e018      	b.n	802715a <Finger_DeleteID+0x6e>
    } else if (p == FINGERPRINT_BADLOCATION) {
 8027128:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802712c:	2b0b      	cmp	r3, #11
 802712e:	d103      	bne.n	8027138 <Finger_DeleteID+0x4c>
        LOG_StrLn("Could not delete in that location");
 8027130:	4812      	ldr	r0, [pc, #72]	; (802717c <Finger_DeleteID+0x90>)
 8027132:	f017 f9b3 	bl	803e49c <LOG_StrLn>
 8027136:	e010      	b.n	802715a <Finger_DeleteID+0x6e>
    } else if (p == FINGERPRINT_FLASHERR) {
 8027138:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802713c:	2b18      	cmp	r3, #24
 802713e:	d103      	bne.n	8027148 <Finger_DeleteID+0x5c>
        LOG_StrLn("Error writing to flash");
 8027140:	480f      	ldr	r0, [pc, #60]	; (8027180 <Finger_DeleteID+0x94>)
 8027142:	f017 f9ab 	bl	803e49c <LOG_StrLn>
 8027146:	e008      	b.n	802715a <Finger_DeleteID+0x6e>
    } else {
        LOG_Str("\nUnknown error: 0x");
 8027148:	480e      	ldr	r0, [pc, #56]	; (8027184 <Finger_DeleteID+0x98>)
 802714a:	f017 f98f 	bl	803e46c <LOG_Str>
        LOG_Hex8(p);
 802714e:	7bfb      	ldrb	r3, [r7, #15]
 8027150:	4618      	mov	r0, r3
 8027152:	f017 f96b 	bl	803e42c <LOG_Hex8>
        LOG_Enter();
 8027156:	f017 f90f 	bl	803e378 <LOG_Enter>
    }
    unlock();
 802715a:	f000 f86d 	bl	8027238 <unlock>

    return (p == FINGERPRINT_OK);
 802715e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8027162:	2b00      	cmp	r3, #0
 8027164:	bf0c      	ite	eq
 8027166:	2301      	moveq	r3, #1
 8027168:	2300      	movne	r3, #0
 802716a:	b2db      	uxtb	r3, r3
}
 802716c:	4618      	mov	r0, r3
 802716e:	3710      	adds	r7, #16
 8027170:	46bd      	mov	sp, r7
 8027172:	bd80      	pop	{r7, pc}
 8027174:	08043780 	.word	0x08043780
 8027178:	08043624 	.word	0x08043624
 802717c:	0804378c 	.word	0x0804378c
 8027180:	08043768 	.word	0x08043768
 8027184:	080437b0 	.word	0x080437b0

08027188 <Finger_EmptyDatabase>:

uint8_t Finger_EmptyDatabase(void) {
 8027188:	b580      	push	{r7, lr}
 802718a:	b082      	sub	sp, #8
 802718c:	af00      	add	r7, sp, #0
    int8_t p;

    lock();
 802718e:	f000 f843 	bl	8027218 <lock>
    // reset database
    p = FZ3387_emptyDatabase();
 8027192:	f7fd f9a1 	bl	80244d8 <FZ3387_emptyDatabase>
 8027196:	4603      	mov	r3, r0
 8027198:	71fb      	strb	r3, [r7, #7]
    unlock();
 802719a:	f000 f84d 	bl	8027238 <unlock>

    return (p == FINGERPRINT_OK);
 802719e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80271a2:	2b00      	cmp	r3, #0
 80271a4:	bf0c      	ite	eq
 80271a6:	2301      	moveq	r3, #1
 80271a8:	2300      	movne	r3, #0
 80271aa:	b2db      	uxtb	r3, r3
}
 80271ac:	4618      	mov	r0, r3
 80271ae:	3708      	adds	r7, #8
 80271b0:	46bd      	mov	sp, r7
 80271b2:	bd80      	pop	{r7, pc}

080271b4 <Finger_AuthFast>:
    unlock();

    return id;
}

int8_t Finger_AuthFast(void) {
 80271b4:	b580      	push	{r7, lr}
 80271b6:	b082      	sub	sp, #8
 80271b8:	af00      	add	r7, sp, #0
    int8_t p, id = -1;
 80271ba:	23ff      	movs	r3, #255	; 0xff
 80271bc:	71bb      	strb	r3, [r7, #6]

    lock();
 80271be:	f000 f82b 	bl	8027218 <lock>

    // scan the finger print
    p = FZ3387_getImage();
 80271c2:	f7fd f91d 	bl	8024400 <FZ3387_getImage>
 80271c6:	4603      	mov	r3, r0
 80271c8:	71fb      	strb	r3, [r7, #7]

    // OK success!, convert the image taken
    if (p == FINGERPRINT_OK) {
 80271ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80271ce:	2b00      	cmp	r3, #0
 80271d0:	d104      	bne.n	80271dc <Finger_AuthFast+0x28>
        p = FZ3387_image2Tz(1);
 80271d2:	2001      	movs	r0, #1
 80271d4:	f7fd f923 	bl	802441e <FZ3387_image2Tz>
 80271d8:	4603      	mov	r3, r0
 80271da:	71fb      	strb	r3, [r7, #7]
    }

    // Find in the model
    if (p == FINGERPRINT_OK) {
 80271dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80271e0:	2b00      	cmp	r3, #0
 80271e2:	d103      	bne.n	80271ec <Finger_AuthFast+0x38>
        p = FZ3387_fingerFastSearch();
 80271e4:	f7fd f988 	bl	80244f8 <FZ3387_fingerFastSearch>
 80271e8:	4603      	mov	r3, r0
 80271ea:	71fb      	strb	r3, [r7, #7]
    }

    // found a match!
    if (p == FINGERPRINT_OK) {
 80271ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80271f0:	2b00      	cmp	r3, #0
 80271f2:	d106      	bne.n	8027202 <Finger_AuthFast+0x4e>
        if (finger.confidence > FINGER_CONFIDENCE_MIN) {
 80271f4:	4b07      	ldr	r3, [pc, #28]	; (8027214 <Finger_AuthFast+0x60>)
 80271f6:	885b      	ldrh	r3, [r3, #2]
 80271f8:	2b32      	cmp	r3, #50	; 0x32
 80271fa:	d902      	bls.n	8027202 <Finger_AuthFast+0x4e>
            id = finger.id;
 80271fc:	4b05      	ldr	r3, [pc, #20]	; (8027214 <Finger_AuthFast+0x60>)
 80271fe:	881b      	ldrh	r3, [r3, #0]
 8027200:	71bb      	strb	r3, [r7, #6]
        }
    }
    unlock();
 8027202:	f000 f819 	bl	8027238 <unlock>

    return id;
 8027206:	f997 3006 	ldrsb.w	r3, [r7, #6]
}
 802720a:	4618      	mov	r0, r3
 802720c:	3708      	adds	r7, #8
 802720e:	46bd      	mov	sp, r7
 8027210:	bd80      	pop	{r7, pc}
 8027212:	bf00      	nop
 8027214:	200083c4 	.word	0x200083c4

08027218 <lock>:

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 8027218:	b580      	push	{r7, lr}
 802721a:	af00      	add	r7, sp, #0
    osMutexAcquire(FingerRecMutexHandle, osWaitForever);
 802721c:	4b05      	ldr	r3, [pc, #20]	; (8027234 <lock+0x1c>)
 802721e:	681b      	ldr	r3, [r3, #0]
 8027220:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8027224:	4618      	mov	r0, r3
 8027226:	f010 fdb7 	bl	8037d98 <osMutexAcquire>
    FZ3387_SET_POWER(1);
 802722a:	2001      	movs	r0, #1
 802722c:	f7fc ff3e 	bl	80240ac <FZ3387_SET_POWER>
}
 8027230:	bf00      	nop
 8027232:	bd80      	pop	{r7, pc}
 8027234:	20008a0c 	.word	0x20008a0c

08027238 <unlock>:

static void unlock(void) {
 8027238:	b580      	push	{r7, lr}
 802723a:	af00      	add	r7, sp, #0
    FZ3387_SET_POWER(0);
 802723c:	2000      	movs	r0, #0
 802723e:	f7fc ff35 	bl	80240ac <FZ3387_SET_POWER>
    _DelayMS(50);
 8027242:	2032      	movs	r0, #50	; 0x32
 8027244:	f018 fb0a 	bl	803f85c <_DelayMS>
    osMutexRelease(FingerRecMutexHandle);
 8027248:	4b03      	ldr	r3, [pc, #12]	; (8027258 <unlock+0x20>)
 802724a:	681b      	ldr	r3, [r3, #0]
 802724c:	4618      	mov	r0, r3
 802724e:	f010 fe01 	bl	8037e54 <osMutexRelease>
}
 8027252:	bf00      	nop
 8027254:	bd80      	pop	{r7, pc}
 8027256:	bf00      	nop
 8027258:	20008a0c 	.word	0x20008a0c

0802725c <FW_EnterModeIAP>:
extern uint16_t BACKUP_VOLTAGE;
extern uint16_t VCU_FW_VERSION;
extern osMessageQueueId_t ResponseQueueHandle;

/* Public functions implementation --------------------------------------------*/
uint8_t FW_EnterModeIAP(IAP_TYPE type) {
 802725c:	b580      	push	{r7, lr}
 802725e:	b082      	sub	sp, #8
 8027260:	af00      	add	r7, sp, #0
 8027262:	6078      	str	r0, [r7, #4]
    if (BACKUP_VOLTAGE > FOTA_MIN_VOLTAGE) {
 8027264:	4b0d      	ldr	r3, [pc, #52]	; (802729c <FW_EnterModeIAP+0x40>)
 8027266:	881b      	ldrh	r3, [r3, #0]
 8027268:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 802726c:	d911      	bls.n	8027292 <FW_EnterModeIAP+0x36>
        /* Set flag to SRAM */
        *(uint32_t*) IAP_FLAG_ADDR = IAP_FLAG;
 802726e:	4b0c      	ldr	r3, [pc, #48]	; (80272a0 <FW_EnterModeIAP+0x44>)
 8027270:	4a0c      	ldr	r2, [pc, #48]	; (80272a4 <FW_EnterModeIAP+0x48>)
 8027272:	601a      	str	r2, [r3, #0]
        *(uint32_t*) IAP_TYPE_ADDR = type;
 8027274:	4a0c      	ldr	r2, [pc, #48]	; (80272a8 <FW_EnterModeIAP+0x4c>)
 8027276:	687b      	ldr	r3, [r7, #4]
 8027278:	6013      	str	r3, [r2, #0]
        /* Retain VCU version */
        if (type == IAP_TYPE_VCU) {
 802727a:	687b      	ldr	r3, [r7, #4]
 802727c:	4a0b      	ldr	r2, [pc, #44]	; (80272ac <FW_EnterModeIAP+0x50>)
 802727e:	4293      	cmp	r3, r2
 8027280:	d105      	bne.n	802728e <FW_EnterModeIAP+0x32>
            EEPROM_FirmwareVersion(EE_CMD_W, VCU_VERSION, IAP_TYPE_VCU);
 8027282:	4a0a      	ldr	r2, [pc, #40]	; (80272ac <FW_EnterModeIAP+0x50>)
 8027284:	f44f 7184 	mov.w	r1, #264	; 0x108
 8027288:	2001      	movs	r0, #1
 802728a:	f017 faf5 	bl	803e878 <EEPROM_FirmwareVersion>
        }
        /* Reset */
        HAL_NVIC_SystemReset();
 802728e:	f006 fbd8 	bl	802da42 <HAL_NVIC_SystemReset>
    }
    /* Never reached if FOTA executed */
    return 0;
 8027292:	2300      	movs	r3, #0
}
 8027294:	4618      	mov	r0, r3
 8027296:	3708      	adds	r7, #8
 8027298:	46bd      	mov	sp, r7
 802729a:	bd80      	pop	{r7, pc}
 802729c:	200004b4 	.word	0x200004b4
 80272a0:	2004fffc 	.word	0x2004fffc
 80272a4:	aabbccdd 	.word	0xaabbccdd
 80272a8:	2004fff8 	.word	0x2004fff8
 80272ac:	a1b2c3d4 	.word	0xa1b2c3d4

080272b0 <FW_PostFota>:

void FW_PostFota(response_t *response) {
 80272b0:	b590      	push	{r4, r7, lr}
 80272b2:	b085      	sub	sp, #20
 80272b4:	af02      	add	r7, sp, #8
 80272b6:	6078      	str	r0, [r7, #4]
    if (VCU_FW_VERSION) {
 80272b8:	4b1f      	ldr	r3, [pc, #124]	; (8027338 <FW_PostFota+0x88>)
 80272ba:	881b      	ldrh	r3, [r3, #0]
 80272bc:	2b00      	cmp	r3, #0
 80272be:	d036      	beq.n	802732e <FW_PostFota+0x7e>
        /* Success or Failed*/
        if (VCU_FW_VERSION != VCU_VERSION) {
 80272c0:	4b1d      	ldr	r3, [pc, #116]	; (8027338 <FW_PostFota+0x88>)
 80272c2:	881b      	ldrh	r3, [r3, #0]
 80272c4:	f5b3 7f84 	cmp.w	r3, #264	; 0x108
 80272c8:	d016      	beq.n	80272f8 <FW_PostFota+0x48>
            sprintf(response->data.message,
 80272ca:	687b      	ldr	r3, [r7, #4]
 80272cc:	f103 000f 	add.w	r0, r3, #15
 80272d0:	4b19      	ldr	r3, [pc, #100]	; (8027338 <FW_PostFota+0x88>)
 80272d2:	881b      	ldrh	r3, [r3, #0]
 80272d4:	0a1b      	lsrs	r3, r3, #8
 80272d6:	b29b      	uxth	r3, r3
 80272d8:	b2da      	uxtb	r2, r3
                    "FW upgraded v%d.%d to v%d.%d",
                    _R8(VCU_FW_VERSION, 8),
                    _R8(VCU_FW_VERSION, 0),
 80272da:	4b17      	ldr	r3, [pc, #92]	; (8027338 <FW_PostFota+0x88>)
 80272dc:	881b      	ldrh	r3, [r3, #0]
            sprintf(response->data.message,
 80272de:	b2d9      	uxtb	r1, r3
 80272e0:	2308      	movs	r3, #8
 80272e2:	9301      	str	r3, [sp, #4]
 80272e4:	2301      	movs	r3, #1
 80272e6:	9300      	str	r3, [sp, #0]
 80272e8:	460b      	mov	r3, r1
 80272ea:	4914      	ldr	r1, [pc, #80]	; (802733c <FW_PostFota+0x8c>)
 80272ec:	f018 fbe8 	bl	803fac0 <siprintf>
                    _R8(VCU_VERSION, 8),
                    _R8(VCU_VERSION, 0));
            response->data.code = RESPONSE_STATUS_OK;
 80272f0:	687b      	ldr	r3, [r7, #4]
 80272f2:	2201      	movs	r2, #1
 80272f4:	739a      	strb	r2, [r3, #14]
 80272f6:	e00b      	b.n	8027310 <FW_PostFota+0x60>
        } else {
            strcpy(response->data.message, "FOTA failed");
 80272f8:	687b      	ldr	r3, [r7, #4]
 80272fa:	330f      	adds	r3, #15
 80272fc:	4a10      	ldr	r2, [pc, #64]	; (8027340 <FW_PostFota+0x90>)
 80272fe:	461c      	mov	r4, r3
 8027300:	4613      	mov	r3, r2
 8027302:	cb07      	ldmia	r3!, {r0, r1, r2}
 8027304:	6020      	str	r0, [r4, #0]
 8027306:	6061      	str	r1, [r4, #4]
 8027308:	60a2      	str	r2, [r4, #8]
            response->data.code = RESPONSE_STATUS_ERROR;
 802730a:	687b      	ldr	r3, [r7, #4]
 802730c:	2200      	movs	r2, #0
 802730e:	739a      	strb	r2, [r3, #14]
        }

        /* Send Response */
        Response_Capture(response);
 8027310:	6878      	ldr	r0, [r7, #4]
 8027312:	f001 f879 	bl	8028408 <Response_Capture>
        osMessageQueuePut(ResponseQueueHandle, response, 0U, 0U);
 8027316:	4b0b      	ldr	r3, [pc, #44]	; (8027344 <FW_PostFota+0x94>)
 8027318:	6818      	ldr	r0, [r3, #0]
 802731a:	2300      	movs	r3, #0
 802731c:	2200      	movs	r2, #0
 802731e:	6879      	ldr	r1, [r7, #4]
 8027320:	f010 fe6e 	bl	8038000 <osMessageQueuePut>

        /* Reset after FOTA */
        EEPROM_FirmwareVersion(EE_CMD_W, 0, IAP_TYPE_VCU);
 8027324:	4a08      	ldr	r2, [pc, #32]	; (8027348 <FW_PostFota+0x98>)
 8027326:	2100      	movs	r1, #0
 8027328:	2001      	movs	r0, #1
 802732a:	f017 faa5 	bl	803e878 <EEPROM_FirmwareVersion>
    }
}
 802732e:	bf00      	nop
 8027330:	370c      	adds	r7, #12
 8027332:	46bd      	mov	sp, r7
 8027334:	bd90      	pop	{r4, r7, pc}
 8027336:	bf00      	nop
 8027338:	2000805c 	.word	0x2000805c
 802733c:	0804382c 	.word	0x0804382c
 8027340:	0804384c 	.word	0x0804384c
 8027344:	20008530 	.word	0x20008530
 8027348:	a1b2c3d4 	.word	0xa1b2c3d4

0802734c <GPS_Init>:

/* Private variables ----------------------------------------------------------*/
static nmea_t nmea;

/* Public functions implementation --------------------------------------------*/
void GPS_Init(void) {
 802734c:	b580      	push	{r7, lr}
 802734e:	b082      	sub	sp, #8
 8027350:	af00      	add	r7, sp, #0
    uint32_t tick;

    // Inititalize Module
    _LedWrite(1);
 8027352:	2001      	movs	r0, #1
 8027354:	f018 fa94 	bl	803f880 <_LedWrite>
    do {
        LOG_StrLn("GPS:Init");
 8027358:	481c      	ldr	r0, [pc, #112]	; (80273cc <GPS_Init+0x80>)
 802735a:	f017 f89f 	bl	803e49c <LOG_StrLn>

        HAL_GPIO_WritePin(INT_GPS_PWR_GPIO_Port, INT_GPS_PWR_Pin, 0);
 802735e:	2200      	movs	r2, #0
 8027360:	2102      	movs	r1, #2
 8027362:	481b      	ldr	r0, [pc, #108]	; (80273d0 <GPS_Init+0x84>)
 8027364:	f008 fe9a 	bl	803009c <HAL_GPIO_WritePin>
        _DelayMS(500);
 8027368:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 802736c:	f018 fa76 	bl	803f85c <_DelayMS>
        HAL_GPIO_WritePin(INT_GPS_PWR_GPIO_Port, INT_GPS_PWR_Pin, 1);
 8027370:	2201      	movs	r2, #1
 8027372:	2102      	movs	r1, #2
 8027374:	4816      	ldr	r0, [pc, #88]	; (80273d0 <GPS_Init+0x84>)
 8027376:	f008 fe91 	bl	803009c <HAL_GPIO_WritePin>

        // set timeout guard
        tick = _GetTickMS();
 802737a:	f018 fa7a 	bl	803f872 <_GetTickMS>
 802737e:	6078      	str	r0, [r7, #4]
        while ((_GetTickMS() - tick) < 5000) {
 8027380:	e008      	b.n	8027394 <GPS_Init+0x48>
            if (strlen(UBLOX_UART_RX) > 50) {
 8027382:	4814      	ldr	r0, [pc, #80]	; (80273d4 <GPS_Init+0x88>)
 8027384:	f7f8 ff56 	bl	8020234 <strlen>
 8027388:	4603      	mov	r3, r0
 802738a:	2b32      	cmp	r3, #50	; 0x32
 802738c:	d80c      	bhi.n	80273a8 <GPS_Init+0x5c>
                break;
            }
            _DelayMS(10);
 802738e:	200a      	movs	r0, #10
 8027390:	f018 fa64 	bl	803f85c <_DelayMS>
        while ((_GetTickMS() - tick) < 5000) {
 8027394:	f018 fa6d 	bl	803f872 <_GetTickMS>
 8027398:	4602      	mov	r2, r0
 802739a:	687b      	ldr	r3, [r7, #4]
 802739c:	1ad3      	subs	r3, r2, r3
 802739e:	f241 3287 	movw	r2, #4999	; 0x1387
 80273a2:	4293      	cmp	r3, r2
 80273a4:	d9ed      	bls.n	8027382 <GPS_Init+0x36>
 80273a6:	e000      	b.n	80273aa <GPS_Init+0x5e>
                break;
 80273a8:	bf00      	nop
        }
    } while (strlen(UBLOX_UART_RX) <= 50);
 80273aa:	480a      	ldr	r0, [pc, #40]	; (80273d4 <GPS_Init+0x88>)
 80273ac:	f7f8 ff42 	bl	8020234 <strlen>
 80273b0:	4603      	mov	r3, r0
 80273b2:	2b32      	cmp	r3, #50	; 0x32
 80273b4:	d9d0      	bls.n	8027358 <GPS_Init+0xc>
    _LedWrite(0);
 80273b6:	2000      	movs	r0, #0
 80273b8:	f018 fa62 	bl	803f880 <_LedWrite>

    nmea_init(&nmea);
 80273bc:	4806      	ldr	r0, [pc, #24]	; (80273d8 <GPS_Init+0x8c>)
 80273be:	f7fd fadd 	bl	802497c <nmea_init>
}
 80273c2:	bf00      	nop
 80273c4:	3708      	adds	r7, #8
 80273c6:	46bd      	mov	sp, r7
 80273c8:	bd80      	pop	{r7, pc}
 80273ca:	bf00      	nop
 80273cc:	08043858 	.word	0x08043858
 80273d0:	40020800 	.word	0x40020800
 80273d4:	20008168 	.word	0x20008168
 80273d8:	20000e3c 	.word	0x20000e3c

080273dc <GPS_Capture>:

uint8_t GPS_Capture(void) {
 80273dc:	b580      	push	{r7, lr}
 80273de:	af00      	add	r7, sp, #0
    nmea_process(&nmea, UBLOX_UART_RX, strlen(UBLOX_UART_RX));
 80273e0:	481d      	ldr	r0, [pc, #116]	; (8027458 <GPS_Capture+0x7c>)
 80273e2:	f7f8 ff27 	bl	8020234 <strlen>
 80273e6:	4603      	mov	r3, r0
 80273e8:	461a      	mov	r2, r3
 80273ea:	491b      	ldr	r1, [pc, #108]	; (8027458 <GPS_Capture+0x7c>)
 80273ec:	481b      	ldr	r0, [pc, #108]	; (802745c <GPS_Capture+0x80>)
 80273ee:	f7fd fad3 	bl	8024998 <nmea_process>

    // copy only necessary part
    GPS.dop_h = nmea.dop_h;
 80273f2:	4b1a      	ldr	r3, [pc, #104]	; (802745c <GPS_Capture+0x80>)
 80273f4:	699b      	ldr	r3, [r3, #24]
 80273f6:	4a1a      	ldr	r2, [pc, #104]	; (8027460 <GPS_Capture+0x84>)
 80273f8:	6013      	str	r3, [r2, #0]
    GPS.latitude = nmea.latitude;
 80273fa:	4b18      	ldr	r3, [pc, #96]	; (802745c <GPS_Capture+0x80>)
 80273fc:	681b      	ldr	r3, [r3, #0]
 80273fe:	4a18      	ldr	r2, [pc, #96]	; (8027460 <GPS_Capture+0x84>)
 8027400:	6053      	str	r3, [r2, #4]
    GPS.longitude = nmea.longitude;
 8027402:	4b16      	ldr	r3, [pc, #88]	; (802745c <GPS_Capture+0x80>)
 8027404:	685b      	ldr	r3, [r3, #4]
 8027406:	4a16      	ldr	r2, [pc, #88]	; (8027460 <GPS_Capture+0x84>)
 8027408:	6093      	str	r3, [r2, #8]
    GPS.heading = nmea.coarse;
 802740a:	4b14      	ldr	r3, [pc, #80]	; (802745c <GPS_Capture+0x80>)
 802740c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802740e:	4a14      	ldr	r2, [pc, #80]	; (8027460 <GPS_Capture+0x84>)
 8027410:	60d3      	str	r3, [r2, #12]
    GPS.speed_kph = nmea_to_speed(nmea.speed, nmea_speed_kph);
 8027412:	4b12      	ldr	r3, [pc, #72]	; (802745c <GPS_Capture+0x80>)
 8027414:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8027418:	2001      	movs	r0, #1
 802741a:	eeb0 0a67 	vmov.f32	s0, s15
 802741e:	f7fd fb75 	bl	8024b0c <nmea_to_speed>
 8027422:	eef0 7a40 	vmov.f32	s15, s0
 8027426:	4b0e      	ldr	r3, [pc, #56]	; (8027460 <GPS_Capture+0x84>)
 8027428:	edc3 7a04 	vstr	s15, [r3, #16]
    GPS.speed_mps = nmea_to_speed(nmea.speed, nmea_speed_mps);
 802742c:	4b0b      	ldr	r3, [pc, #44]	; (802745c <GPS_Capture+0x80>)
 802742e:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8027432:	2002      	movs	r0, #2
 8027434:	eeb0 0a67 	vmov.f32	s0, s15
 8027438:	f7fd fb68 	bl	8024b0c <nmea_to_speed>
 802743c:	eef0 7a40 	vmov.f32	s15, s0
 8027440:	4b07      	ldr	r3, [pc, #28]	; (8027460 <GPS_Capture+0x84>)
 8027442:	edc3 7a05 	vstr	s15, [r3, #20]

    return nmea.fix > 0;
 8027446:	4b05      	ldr	r3, [pc, #20]	; (802745c <GPS_Capture+0x80>)
 8027448:	7c5b      	ldrb	r3, [r3, #17]
 802744a:	2b00      	cmp	r3, #0
 802744c:	bf14      	ite	ne
 802744e:	2301      	movne	r3, #1
 8027450:	2300      	moveq	r3, #0
 8027452:	b2db      	uxtb	r3, r3
}
 8027454:	4618      	mov	r0, r3
 8027456:	bd80      	pop	{r7, pc}
 8027458:	20008168 	.word	0x20008168
 802745c:	20000e3c 	.word	0x20000e3c
 8027460:	20008404 	.word	0x20008404

08027464 <GPS_CalculateOdometer>:
    LOG_StrLn("GPS:Buffer = ");
    LOG_Buf(UBLOX_UART_RX, sizeof(UBLOX_UART_RX));
    LOG_Enter();
}

void GPS_CalculateOdometer(void) {
 8027464:	b580      	push	{r7, lr}
 8027466:	b082      	sub	sp, #8
 8027468:	af00      	add	r7, sp, #0
    static uint16_t odometer_mps = 0;

    // dummy odometer
    if (GPS.speed_mps > 5) {
 802746a:	4b2a      	ldr	r3, [pc, #168]	; (8027514 <GPS_CalculateOdometer+0xb0>)
 802746c:	edd3 7a05 	vldr	s15, [r3, #20]
 8027470:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8027474:	eef4 7ac7 	vcmpe.f32	s15, s14
 8027478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802747c:	dd19      	ble.n	80274b2 <GPS_CalculateOdometer+0x4e>
        odometer_mps += (GPS.speed_mps * GPS_INTERVAL_MS) / 1000;
 802747e:	4b26      	ldr	r3, [pc, #152]	; (8027518 <GPS_CalculateOdometer+0xb4>)
 8027480:	881b      	ldrh	r3, [r3, #0]
 8027482:	ee07 3a90 	vmov	s15, r3
 8027486:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802748a:	4b22      	ldr	r3, [pc, #136]	; (8027514 <GPS_CalculateOdometer+0xb0>)
 802748c:	edd3 7a05 	vldr	s15, [r3, #20]
 8027490:	eddf 6a22 	vldr	s13, [pc, #136]	; 802751c <GPS_CalculateOdometer+0xb8>
 8027494:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8027498:	ed9f 6a21 	vldr	s12, [pc, #132]	; 8027520 <GPS_CalculateOdometer+0xbc>
 802749c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80274a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80274a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80274a8:	ee17 3a90 	vmov	r3, s15
 80274ac:	b29a      	uxth	r2, r3
 80274ae:	4b1a      	ldr	r3, [pc, #104]	; (8027518 <GPS_CalculateOdometer+0xb4>)
 80274b0:	801a      	strh	r2, [r3, #0]
    }
    // check if already > 1km
    if (odometer_mps >= 1000) {
 80274b2:	4b19      	ldr	r3, [pc, #100]	; (8027518 <GPS_CalculateOdometer+0xb4>)
 80274b4:	881b      	ldrh	r3, [r3, #0]
 80274b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80274ba:	d30b      	bcc.n	80274d4 <GPS_CalculateOdometer+0x70>
        odometer_mps = 0;
 80274bc:	4b16      	ldr	r3, [pc, #88]	; (8027518 <GPS_CalculateOdometer+0xb4>)
 80274be:	2200      	movs	r2, #0
 80274c0:	801a      	strh	r2, [r3, #0]

        // Accumulate Odometer (Save permanently)
        EEPROM_Odometer(EE_CMD_W, VCU.d.odometer + 1);
 80274c2:	4b18      	ldr	r3, [pc, #96]	; (8027524 <GPS_CalculateOdometer+0xc0>)
 80274c4:	68db      	ldr	r3, [r3, #12]
 80274c6:	3301      	adds	r3, #1
 80274c8:	4619      	mov	r1, r3
 80274ca:	2001      	movs	r0, #1
 80274cc:	f017 f942 	bl	803e754 <EEPROM_Odometer>

        // Accumulate Sub-Trip (Reset on Start)
        HBAR_AccumulateSubTrip();
 80274d0:	f000 fb2c 	bl	8027b2c <HBAR_AccumulateSubTrip>
    }

    // FIXME: use real data
    // update data
    VCU.d.speed = GPS.speed_kph;
 80274d4:	4b0f      	ldr	r3, [pc, #60]	; (8027514 <GPS_CalculateOdometer+0xb0>)
 80274d6:	edd3 7a04 	vldr	s15, [r3, #16]
 80274da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80274de:	edc7 7a01 	vstr	s15, [r7, #4]
 80274e2:	793b      	ldrb	r3, [r7, #4]
 80274e4:	b2da      	uxtb	r2, r3
 80274e6:	4b0f      	ldr	r3, [pc, #60]	; (8027524 <GPS_CalculateOdometer+0xc0>)
 80274e8:	725a      	strb	r2, [r3, #9]
    VCU.d.volume = VCU.d.speed * 100 / MCU_SPEED_MAX;
 80274ea:	4b0e      	ldr	r3, [pc, #56]	; (8027524 <GPS_CalculateOdometer+0xc0>)
 80274ec:	7a5b      	ldrb	r3, [r3, #9]
 80274ee:	461a      	mov	r2, r3
 80274f0:	2364      	movs	r3, #100	; 0x64
 80274f2:	fb03 f302 	mul.w	r3, r3, r2
 80274f6:	4a0c      	ldr	r2, [pc, #48]	; (8027528 <GPS_CalculateOdometer+0xc4>)
 80274f8:	fb82 1203 	smull	r1, r2, r2, r3
 80274fc:	441a      	add	r2, r3
 80274fe:	11d2      	asrs	r2, r2, #7
 8027500:	17db      	asrs	r3, r3, #31
 8027502:	1ad3      	subs	r3, r2, r3
 8027504:	b2da      	uxtb	r2, r3
 8027506:	4b07      	ldr	r3, [pc, #28]	; (8027524 <GPS_CalculateOdometer+0xc0>)
 8027508:	721a      	strb	r2, [r3, #8]
}
 802750a:	bf00      	nop
 802750c:	3708      	adds	r7, #8
 802750e:	46bd      	mov	sp, r7
 8027510:	bd80      	pop	{r7, pc}
 8027512:	bf00      	nop
 8027514:	20008404 	.word	0x20008404
 8027518:	20000eb0 	.word	0x20000eb0
 802751c:	451c4000 	.word	0x451c4000
 8027520:	447a0000 	.word	0x447a0000
 8027524:	20000228 	.word	0x20000228
 8027528:	80808081 	.word	0x80808081

0802752c <GYRO_Init>:
static mems_t mems, calibrator;
static uint8_t calibrated;
static mems_decision_t decider;

/* Public functions implementation --------------------------------------------*/
void GYRO_Init(void) {
 802752c:	b5b0      	push	{r4, r5, r7, lr}
 802752e:	b08a      	sub	sp, #40	; 0x28
 8027530:	af02      	add	r7, sp, #8
    MPU6050_Result result;
    calibrated = 0;
 8027532:	4b1f      	ldr	r3, [pc, #124]	; (80275b0 <GYRO_Init+0x84>)
 8027534:	2200      	movs	r2, #0
 8027536:	701a      	strb	r2, [r3, #0]

    do {
        LOG_StrLn("Gyro:Init");
 8027538:	481e      	ldr	r0, [pc, #120]	; (80275b4 <GYRO_Init+0x88>)
 802753a:	f016 ffaf 	bl	803e49c <LOG_StrLn>

        // MOSFET Control
        HAL_GPIO_WritePin(INT_GYRO_PWR_GPIO_Port, INT_GYRO_PWR_Pin, 0);
 802753e:	2200      	movs	r2, #0
 8027540:	2110      	movs	r1, #16
 8027542:	481d      	ldr	r0, [pc, #116]	; (80275b8 <GYRO_Init+0x8c>)
 8027544:	f008 fdaa 	bl	803009c <HAL_GPIO_WritePin>
        _DelayMS(500);
 8027548:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 802754c:	f018 f986 	bl	803f85c <_DelayMS>
        HAL_GPIO_WritePin(INT_GYRO_PWR_GPIO_Port, INT_GYRO_PWR_Pin, 1);
 8027550:	2201      	movs	r2, #1
 8027552:	2110      	movs	r1, #16
 8027554:	4818      	ldr	r0, [pc, #96]	; (80275b8 <GYRO_Init+0x8c>)
 8027556:	f008 fda1 	bl	803009c <HAL_GPIO_WritePin>
        _DelayMS(1000);
 802755a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 802755e:	f018 f97d 	bl	803f85c <_DelayMS>

        // module initialization
        result = MPU6050_Init(&hi2c3, &mpu, MPU6050_Device_0, MPU6050_Accelerometer_16G, MPU6050_Gyroscope_2000s);
 8027562:	2303      	movs	r3, #3
 8027564:	9300      	str	r3, [sp, #0]
 8027566:	2303      	movs	r3, #3
 8027568:	2200      	movs	r2, #0
 802756a:	4914      	ldr	r1, [pc, #80]	; (80275bc <GYRO_Init+0x90>)
 802756c:	4814      	ldr	r0, [pc, #80]	; (80275c0 <GYRO_Init+0x94>)
 802756e:	f7fd f837 	bl	80245e0 <MPU6050_Init>
 8027572:	4603      	mov	r3, r0
 8027574:	77fb      	strb	r3, [r7, #31]

    } while (result != MPU6050_Result_Ok);
 8027576:	7ffb      	ldrb	r3, [r7, #31]
 8027578:	2b00      	cmp	r3, #0
 802757a:	d1dd      	bne.n	8027538 <GYRO_Init+0xc>

    // Set calibrator
    calibrator = GYRO_Average(500);
 802757c:	4c11      	ldr	r4, [pc, #68]	; (80275c4 <GYRO_Init+0x98>)
 802757e:	463b      	mov	r3, r7
 8027580:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8027584:	4618      	mov	r0, r3
 8027586:	f000 f821 	bl	80275cc <GYRO_Average>
 802758a:	4625      	mov	r5, r4
 802758c:	463c      	mov	r4, r7
 802758e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8027590:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8027592:	e894 0003 	ldmia.w	r4, {r0, r1}
 8027596:	e885 0003 	stmia.w	r5, {r0, r1}
    calibrated = 1;
 802759a:	4b05      	ldr	r3, [pc, #20]	; (80275b0 <GYRO_Init+0x84>)
 802759c:	2201      	movs	r2, #1
 802759e:	701a      	strb	r2, [r3, #0]
    LOG_StrLn("Gyro:Calibrated");
 80275a0:	4809      	ldr	r0, [pc, #36]	; (80275c8 <GYRO_Init+0x9c>)
 80275a2:	f016 ff7b 	bl	803e49c <LOG_StrLn>
}
 80275a6:	bf00      	nop
 80275a8:	3720      	adds	r7, #32
 80275aa:	46bd      	mov	sp, r7
 80275ac:	bdb0      	pop	{r4, r5, r7, pc}
 80275ae:	bf00      	nop
 80275b0:	20000f00 	.word	0x20000f00
 80275b4:	08043874 	.word	0x08043874
 80275b8:	40020400 	.word	0x40020400
 80275bc:	20000eb4 	.word	0x20000eb4
 80275c0:	200084dc 	.word	0x200084dc
 80275c4:	20000ee8 	.word	0x20000ee8
 80275c8:	08043880 	.word	0x08043880

080275cc <GYRO_Average>:

mems_t GYRO_Average(uint16_t sample) {
 80275cc:	b5b0      	push	{r4, r5, r7, lr}
 80275ce:	b084      	sub	sp, #16
 80275d0:	af00      	add	r7, sp, #0
 80275d2:	6078      	str	r0, [r7, #4]
 80275d4:	460b      	mov	r3, r1
 80275d6:	807b      	strh	r3, [r7, #2]
    uint16_t i;

    // reset value
    mems.accelerometer.x = 0;
 80275d8:	4b5a      	ldr	r3, [pc, #360]	; (8027744 <GYRO_Average+0x178>)
 80275da:	2200      	movs	r2, #0
 80275dc:	601a      	str	r2, [r3, #0]
    mems.accelerometer.y = 0;
 80275de:	4b59      	ldr	r3, [pc, #356]	; (8027744 <GYRO_Average+0x178>)
 80275e0:	2200      	movs	r2, #0
 80275e2:	605a      	str	r2, [r3, #4]
    mems.accelerometer.z = 0;
 80275e4:	4b57      	ldr	r3, [pc, #348]	; (8027744 <GYRO_Average+0x178>)
 80275e6:	2200      	movs	r2, #0
 80275e8:	609a      	str	r2, [r3, #8]
    mems.gyroscope.x = 0;
 80275ea:	4b56      	ldr	r3, [pc, #344]	; (8027744 <GYRO_Average+0x178>)
 80275ec:	2200      	movs	r2, #0
 80275ee:	60da      	str	r2, [r3, #12]
    mems.gyroscope.y = 0;
 80275f0:	4b54      	ldr	r3, [pc, #336]	; (8027744 <GYRO_Average+0x178>)
 80275f2:	2200      	movs	r2, #0
 80275f4:	611a      	str	r2, [r3, #16]
    mems.gyroscope.z = 0;
 80275f6:	4b53      	ldr	r3, [pc, #332]	; (8027744 <GYRO_Average+0x178>)
 80275f8:	2200      	movs	r2, #0
 80275fa:	615a      	str	r2, [r3, #20]

    // sampling
    for (i = 0; i < sample; i++) {
 80275fc:	2300      	movs	r3, #0
 80275fe:	81fb      	strh	r3, [r7, #14]
 8027600:	e036      	b.n	8027670 <GYRO_Average+0xa4>
        // read sensor
        MPU6050_ReadAll(&hi2c3, &mpu);
 8027602:	4951      	ldr	r1, [pc, #324]	; (8027748 <GYRO_Average+0x17c>)
 8027604:	4851      	ldr	r0, [pc, #324]	; (802774c <GYRO_Average+0x180>)
 8027606:	f7fd f945 	bl	8024894 <MPU6050_ReadAll>
        // sum all value
        mems.accelerometer.x += mpu.Gyroscope_X;
 802760a:	4b4e      	ldr	r3, [pc, #312]	; (8027744 <GYRO_Average+0x178>)
 802760c:	681b      	ldr	r3, [r3, #0]
 802760e:	4a4e      	ldr	r2, [pc, #312]	; (8027748 <GYRO_Average+0x17c>)
 8027610:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8027614:	4413      	add	r3, r2
 8027616:	4a4b      	ldr	r2, [pc, #300]	; (8027744 <GYRO_Average+0x178>)
 8027618:	6013      	str	r3, [r2, #0]
        mems.accelerometer.y += mpu.Gyroscope_Y;
 802761a:	4b4a      	ldr	r3, [pc, #296]	; (8027744 <GYRO_Average+0x178>)
 802761c:	685b      	ldr	r3, [r3, #4]
 802761e:	4a4a      	ldr	r2, [pc, #296]	; (8027748 <GYRO_Average+0x17c>)
 8027620:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
 8027624:	4413      	add	r3, r2
 8027626:	4a47      	ldr	r2, [pc, #284]	; (8027744 <GYRO_Average+0x178>)
 8027628:	6053      	str	r3, [r2, #4]
        mems.accelerometer.z += mpu.Gyroscope_Z;
 802762a:	4b46      	ldr	r3, [pc, #280]	; (8027744 <GYRO_Average+0x178>)
 802762c:	689b      	ldr	r3, [r3, #8]
 802762e:	4a46      	ldr	r2, [pc, #280]	; (8027748 <GYRO_Average+0x17c>)
 8027630:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8027634:	4413      	add	r3, r2
 8027636:	4a43      	ldr	r2, [pc, #268]	; (8027744 <GYRO_Average+0x178>)
 8027638:	6093      	str	r3, [r2, #8]
        mems.gyroscope.x += mpu.Accelerometer_X;
 802763a:	4b42      	ldr	r3, [pc, #264]	; (8027744 <GYRO_Average+0x178>)
 802763c:	68db      	ldr	r3, [r3, #12]
 802763e:	4a42      	ldr	r2, [pc, #264]	; (8027748 <GYRO_Average+0x17c>)
 8027640:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8027644:	4413      	add	r3, r2
 8027646:	4a3f      	ldr	r2, [pc, #252]	; (8027744 <GYRO_Average+0x178>)
 8027648:	60d3      	str	r3, [r2, #12]
        mems.gyroscope.y += mpu.Accelerometer_Y;
 802764a:	4b3e      	ldr	r3, [pc, #248]	; (8027744 <GYRO_Average+0x178>)
 802764c:	691b      	ldr	r3, [r3, #16]
 802764e:	4a3e      	ldr	r2, [pc, #248]	; (8027748 <GYRO_Average+0x17c>)
 8027650:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8027654:	4413      	add	r3, r2
 8027656:	4a3b      	ldr	r2, [pc, #236]	; (8027744 <GYRO_Average+0x178>)
 8027658:	6113      	str	r3, [r2, #16]
        mems.gyroscope.z += mpu.Accelerometer_Z;
 802765a:	4b3a      	ldr	r3, [pc, #232]	; (8027744 <GYRO_Average+0x178>)
 802765c:	695b      	ldr	r3, [r3, #20]
 802765e:	4a3a      	ldr	r2, [pc, #232]	; (8027748 <GYRO_Average+0x17c>)
 8027660:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8027664:	4413      	add	r3, r2
 8027666:	4a37      	ldr	r2, [pc, #220]	; (8027744 <GYRO_Average+0x178>)
 8027668:	6153      	str	r3, [r2, #20]
    for (i = 0; i < sample; i++) {
 802766a:	89fb      	ldrh	r3, [r7, #14]
 802766c:	3301      	adds	r3, #1
 802766e:	81fb      	strh	r3, [r7, #14]
 8027670:	89fa      	ldrh	r2, [r7, #14]
 8027672:	887b      	ldrh	r3, [r7, #2]
 8027674:	429a      	cmp	r2, r3
 8027676:	d3c4      	bcc.n	8027602 <GYRO_Average+0x36>
    }

    // calculate the average
    mems.accelerometer.x = mems.accelerometer.x / sample;
 8027678:	4b32      	ldr	r3, [pc, #200]	; (8027744 <GYRO_Average+0x178>)
 802767a:	681a      	ldr	r2, [r3, #0]
 802767c:	887b      	ldrh	r3, [r7, #2]
 802767e:	fb92 f3f3 	sdiv	r3, r2, r3
 8027682:	4a30      	ldr	r2, [pc, #192]	; (8027744 <GYRO_Average+0x178>)
 8027684:	6013      	str	r3, [r2, #0]
    mems.accelerometer.y = mems.accelerometer.y / sample;
 8027686:	4b2f      	ldr	r3, [pc, #188]	; (8027744 <GYRO_Average+0x178>)
 8027688:	685a      	ldr	r2, [r3, #4]
 802768a:	887b      	ldrh	r3, [r7, #2]
 802768c:	fb92 f3f3 	sdiv	r3, r2, r3
 8027690:	4a2c      	ldr	r2, [pc, #176]	; (8027744 <GYRO_Average+0x178>)
 8027692:	6053      	str	r3, [r2, #4]
    mems.accelerometer.z = mems.accelerometer.z / sample;
 8027694:	4b2b      	ldr	r3, [pc, #172]	; (8027744 <GYRO_Average+0x178>)
 8027696:	689a      	ldr	r2, [r3, #8]
 8027698:	887b      	ldrh	r3, [r7, #2]
 802769a:	fb92 f3f3 	sdiv	r3, r2, r3
 802769e:	4a29      	ldr	r2, [pc, #164]	; (8027744 <GYRO_Average+0x178>)
 80276a0:	6093      	str	r3, [r2, #8]
    mems.gyroscope.x = mems.gyroscope.x / sample;
 80276a2:	4b28      	ldr	r3, [pc, #160]	; (8027744 <GYRO_Average+0x178>)
 80276a4:	68da      	ldr	r2, [r3, #12]
 80276a6:	887b      	ldrh	r3, [r7, #2]
 80276a8:	fb92 f3f3 	sdiv	r3, r2, r3
 80276ac:	4a25      	ldr	r2, [pc, #148]	; (8027744 <GYRO_Average+0x178>)
 80276ae:	60d3      	str	r3, [r2, #12]
    mems.gyroscope.y = mems.gyroscope.y / sample;
 80276b0:	4b24      	ldr	r3, [pc, #144]	; (8027744 <GYRO_Average+0x178>)
 80276b2:	691a      	ldr	r2, [r3, #16]
 80276b4:	887b      	ldrh	r3, [r7, #2]
 80276b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80276ba:	4a22      	ldr	r2, [pc, #136]	; (8027744 <GYRO_Average+0x178>)
 80276bc:	6113      	str	r3, [r2, #16]
    mems.gyroscope.z = mems.gyroscope.z / sample;
 80276be:	4b21      	ldr	r3, [pc, #132]	; (8027744 <GYRO_Average+0x178>)
 80276c0:	695a      	ldr	r2, [r3, #20]
 80276c2:	887b      	ldrh	r3, [r7, #2]
 80276c4:	fb92 f3f3 	sdiv	r3, r2, r3
 80276c8:	4a1e      	ldr	r2, [pc, #120]	; (8027744 <GYRO_Average+0x178>)
 80276ca:	6153      	str	r3, [r2, #20]

    // set for calibration
    if (calibrated) {
 80276cc:	4b20      	ldr	r3, [pc, #128]	; (8027750 <GYRO_Average+0x184>)
 80276ce:	781b      	ldrb	r3, [r3, #0]
 80276d0:	2b00      	cmp	r3, #0
 80276d2:	d029      	beq.n	8027728 <GYRO_Average+0x15c>
        mems.accelerometer.x -= calibrator.accelerometer.x;
 80276d4:	4b1b      	ldr	r3, [pc, #108]	; (8027744 <GYRO_Average+0x178>)
 80276d6:	681a      	ldr	r2, [r3, #0]
 80276d8:	4b1e      	ldr	r3, [pc, #120]	; (8027754 <GYRO_Average+0x188>)
 80276da:	681b      	ldr	r3, [r3, #0]
 80276dc:	1ad3      	subs	r3, r2, r3
 80276de:	4a19      	ldr	r2, [pc, #100]	; (8027744 <GYRO_Average+0x178>)
 80276e0:	6013      	str	r3, [r2, #0]
        mems.accelerometer.y -= calibrator.accelerometer.y;
 80276e2:	4b18      	ldr	r3, [pc, #96]	; (8027744 <GYRO_Average+0x178>)
 80276e4:	685a      	ldr	r2, [r3, #4]
 80276e6:	4b1b      	ldr	r3, [pc, #108]	; (8027754 <GYRO_Average+0x188>)
 80276e8:	685b      	ldr	r3, [r3, #4]
 80276ea:	1ad3      	subs	r3, r2, r3
 80276ec:	4a15      	ldr	r2, [pc, #84]	; (8027744 <GYRO_Average+0x178>)
 80276ee:	6053      	str	r3, [r2, #4]
        mems.accelerometer.z -= calibrator.accelerometer.z;
 80276f0:	4b14      	ldr	r3, [pc, #80]	; (8027744 <GYRO_Average+0x178>)
 80276f2:	689a      	ldr	r2, [r3, #8]
 80276f4:	4b17      	ldr	r3, [pc, #92]	; (8027754 <GYRO_Average+0x188>)
 80276f6:	689b      	ldr	r3, [r3, #8]
 80276f8:	1ad3      	subs	r3, r2, r3
 80276fa:	4a12      	ldr	r2, [pc, #72]	; (8027744 <GYRO_Average+0x178>)
 80276fc:	6093      	str	r3, [r2, #8]
        mems.gyroscope.x -= calibrator.gyroscope.x;
 80276fe:	4b11      	ldr	r3, [pc, #68]	; (8027744 <GYRO_Average+0x178>)
 8027700:	68da      	ldr	r2, [r3, #12]
 8027702:	4b14      	ldr	r3, [pc, #80]	; (8027754 <GYRO_Average+0x188>)
 8027704:	68db      	ldr	r3, [r3, #12]
 8027706:	1ad3      	subs	r3, r2, r3
 8027708:	4a0e      	ldr	r2, [pc, #56]	; (8027744 <GYRO_Average+0x178>)
 802770a:	60d3      	str	r3, [r2, #12]
        mems.gyroscope.y -= calibrator.gyroscope.y;
 802770c:	4b0d      	ldr	r3, [pc, #52]	; (8027744 <GYRO_Average+0x178>)
 802770e:	691a      	ldr	r2, [r3, #16]
 8027710:	4b10      	ldr	r3, [pc, #64]	; (8027754 <GYRO_Average+0x188>)
 8027712:	691b      	ldr	r3, [r3, #16]
 8027714:	1ad3      	subs	r3, r2, r3
 8027716:	4a0b      	ldr	r2, [pc, #44]	; (8027744 <GYRO_Average+0x178>)
 8027718:	6113      	str	r3, [r2, #16]
        mems.gyroscope.z -= calibrator.gyroscope.z;
 802771a:	4b0a      	ldr	r3, [pc, #40]	; (8027744 <GYRO_Average+0x178>)
 802771c:	695a      	ldr	r2, [r3, #20]
 802771e:	4b0d      	ldr	r3, [pc, #52]	; (8027754 <GYRO_Average+0x188>)
 8027720:	695b      	ldr	r3, [r3, #20]
 8027722:	1ad3      	subs	r3, r2, r3
 8027724:	4a07      	ldr	r2, [pc, #28]	; (8027744 <GYRO_Average+0x178>)
 8027726:	6153      	str	r3, [r2, #20]
    }

    return mems;
 8027728:	687b      	ldr	r3, [r7, #4]
 802772a:	4a06      	ldr	r2, [pc, #24]	; (8027744 <GYRO_Average+0x178>)
 802772c:	461c      	mov	r4, r3
 802772e:	4615      	mov	r5, r2
 8027730:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8027732:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8027734:	e895 0003 	ldmia.w	r5, {r0, r1}
 8027738:	e884 0003 	stmia.w	r4, {r0, r1}
}
 802773c:	6878      	ldr	r0, [r7, #4]
 802773e:	3710      	adds	r7, #16
 8027740:	46bd      	mov	sp, r7
 8027742:	bdb0      	pop	{r4, r5, r7, pc}
 8027744:	20000ed0 	.word	0x20000ed0
 8027748:	20000eb4 	.word	0x20000eb4
 802774c:	200084dc 	.word	0x200084dc
 8027750:	20000f00 	.word	0x20000f00
 8027754:	20000ee8 	.word	0x20000ee8

08027758 <GYRO_Decision>:

mems_decision_t GYRO_Decision(uint16_t sample) {
 8027758:	b5b0      	push	{r4, r5, r7, lr}
 802775a:	b088      	sub	sp, #32
 802775c:	af00      	add	r7, sp, #0
 802775e:	61f8      	str	r0, [r7, #28]
 8027760:	460b      	mov	r3, r1
 8027762:	837b      	strh	r3, [r7, #26]
    // get mems data
    mems = GYRO_Average(sample);
 8027764:	4c44      	ldr	r4, [pc, #272]	; (8027878 <GYRO_Decision+0x120>)
 8027766:	463b      	mov	r3, r7
 8027768:	8b7a      	ldrh	r2, [r7, #26]
 802776a:	4611      	mov	r1, r2
 802776c:	4618      	mov	r0, r3
 802776e:	f7ff ff2d 	bl	80275cc <GYRO_Average>
 8027772:	4625      	mov	r5, r4
 8027774:	463c      	mov	r4, r7
 8027776:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8027778:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 802777a:	e894 0003 	ldmia.w	r4, {r0, r1}
 802777e:	e885 0003 	stmia.w	r5, {r0, r1}

    // calculate g-force
    decider.crash.value = sqrt(pow(mems.accelerometer.x, 2) +
 8027782:	4b3d      	ldr	r3, [pc, #244]	; (8027878 <GYRO_Decision+0x120>)
 8027784:	681b      	ldr	r3, [r3, #0]
 8027786:	4618      	mov	r0, r3
 8027788:	f7f8 ff04 	bl	8020594 <__aeabi_i2d>
 802778c:	4603      	mov	r3, r0
 802778e:	460c      	mov	r4, r1
 8027790:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8027870 <GYRO_Decision+0x118>
 8027794:	ec44 3b10 	vmov	d0, r3, r4
 8027798:	f01a fc02 	bl	8041fa0 <pow>
 802779c:	ec55 4b10 	vmov	r4, r5, d0
            pow(mems.accelerometer.y, 2) +
 80277a0:	4b35      	ldr	r3, [pc, #212]	; (8027878 <GYRO_Decision+0x120>)
 80277a2:	685b      	ldr	r3, [r3, #4]
 80277a4:	4618      	mov	r0, r3
 80277a6:	f7f8 fef5 	bl	8020594 <__aeabi_i2d>
 80277aa:	4602      	mov	r2, r0
 80277ac:	460b      	mov	r3, r1
 80277ae:	ed9f 1b30 	vldr	d1, [pc, #192]	; 8027870 <GYRO_Decision+0x118>
 80277b2:	ec43 2b10 	vmov	d0, r2, r3
 80277b6:	f01a fbf3 	bl	8041fa0 <pow>
 80277ba:	ec53 2b10 	vmov	r2, r3, d0
    decider.crash.value = sqrt(pow(mems.accelerometer.x, 2) +
 80277be:	4620      	mov	r0, r4
 80277c0:	4629      	mov	r1, r5
 80277c2:	f7f8 fd9b 	bl	80202fc <__adddf3>
 80277c6:	4603      	mov	r3, r0
 80277c8:	460c      	mov	r4, r1
 80277ca:	4625      	mov	r5, r4
 80277cc:	461c      	mov	r4, r3
            pow(mems.accelerometer.z, 2));
 80277ce:	4b2a      	ldr	r3, [pc, #168]	; (8027878 <GYRO_Decision+0x120>)
 80277d0:	689b      	ldr	r3, [r3, #8]
 80277d2:	4618      	mov	r0, r3
 80277d4:	f7f8 fede 	bl	8020594 <__aeabi_i2d>
 80277d8:	4602      	mov	r2, r0
 80277da:	460b      	mov	r3, r1
 80277dc:	ed9f 1b24 	vldr	d1, [pc, #144]	; 8027870 <GYRO_Decision+0x118>
 80277e0:	ec43 2b10 	vmov	d0, r2, r3
 80277e4:	f01a fbdc 	bl	8041fa0 <pow>
 80277e8:	ec53 2b10 	vmov	r2, r3, d0
    decider.crash.value = sqrt(pow(mems.accelerometer.x, 2) +
 80277ec:	4620      	mov	r0, r4
 80277ee:	4629      	mov	r1, r5
 80277f0:	f7f8 fd84 	bl	80202fc <__adddf3>
 80277f4:	4603      	mov	r3, r0
 80277f6:	460c      	mov	r4, r1
 80277f8:	ec44 3b17 	vmov	d7, r3, r4
 80277fc:	eeb0 0a47 	vmov.f32	s0, s14
 8027800:	eef0 0a67 	vmov.f32	s1, s15
 8027804:	f01a fd3c 	bl	8042280 <sqrt>
 8027808:	ec54 3b10 	vmov	r3, r4, d0
 802780c:	4618      	mov	r0, r3
 802780e:	4621      	mov	r1, r4
 8027810:	f7f9 f9da 	bl	8020bc8 <__aeabi_d2iz>
 8027814:	4602      	mov	r2, r0
 8027816:	4b19      	ldr	r3, [pc, #100]	; (802787c <GYRO_Decision+0x124>)
 8027818:	60da      	str	r2, [r3, #12]
    decider.crash.state = (decider.crash.value > ACCELEROMETER_LIMIT);
 802781a:	4b18      	ldr	r3, [pc, #96]	; (802787c <GYRO_Decision+0x124>)
 802781c:	68db      	ldr	r3, [r3, #12]
 802781e:	461a      	mov	r2, r3
 8027820:	f643 33e5 	movw	r3, #15333	; 0x3be5
 8027824:	429a      	cmp	r2, r3
 8027826:	bf8c      	ite	hi
 8027828:	2301      	movhi	r3, #1
 802782a:	2300      	movls	r3, #0
 802782c:	b2db      	uxtb	r3, r3
 802782e:	461a      	mov	r2, r3
 8027830:	4b12      	ldr	r3, [pc, #72]	; (802787c <GYRO_Decision+0x124>)
 8027832:	721a      	strb	r2, [r3, #8]

    // calculate movement change
    decider.fall.value = (abs(mems.gyroscope.z));
 8027834:	4b10      	ldr	r3, [pc, #64]	; (8027878 <GYRO_Decision+0x120>)
 8027836:	695b      	ldr	r3, [r3, #20]
 8027838:	2b00      	cmp	r3, #0
 802783a:	bfb8      	it	lt
 802783c:	425b      	neglt	r3, r3
 802783e:	461a      	mov	r2, r3
 8027840:	4b0e      	ldr	r3, [pc, #56]	; (802787c <GYRO_Decision+0x124>)
 8027842:	605a      	str	r2, [r3, #4]
    decider.fall.state = decider.fall.value > GYROSCOPE_LIMIT;
 8027844:	4b0d      	ldr	r3, [pc, #52]	; (802787c <GYRO_Decision+0x124>)
 8027846:	685b      	ldr	r3, [r3, #4]
 8027848:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802784c:	bf8c      	ite	hi
 802784e:	2301      	movhi	r3, #1
 8027850:	2300      	movls	r3, #0
 8027852:	b2db      	uxtb	r3, r3
 8027854:	461a      	mov	r2, r3
 8027856:	4b09      	ldr	r3, [pc, #36]	; (802787c <GYRO_Decision+0x124>)
 8027858:	701a      	strb	r2, [r3, #0]

    // debugger
//	Gyro_RawDebugger();

    return decider;
 802785a:	69fb      	ldr	r3, [r7, #28]
 802785c:	4a07      	ldr	r2, [pc, #28]	; (802787c <GYRO_Decision+0x124>)
 802785e:	461c      	mov	r4, r3
 8027860:	4613      	mov	r3, r2
 8027862:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8027864:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8027868:	69f8      	ldr	r0, [r7, #28]
 802786a:	3720      	adds	r7, #32
 802786c:	46bd      	mov	sp, r7
 802786e:	bdb0      	pop	{r4, r5, r7, pc}
 8027870:	00000000 	.word	0x00000000
 8027874:	40000000 	.word	0x40000000
 8027878:	20000ed0 	.word	0x20000ed0
 802787c:	20000f04 	.word	0x20000f04

08027880 <HBAR_ReadStates>:

/* Private variables ----------------------------------------------------------*/
static uint8_t mode;

/* Public functions implementation --------------------------------------------*/
void HBAR_ReadStates(void) {
 8027880:	b590      	push	{r4, r7, lr}
 8027882:	b083      	sub	sp, #12
 8027884:	af00      	add	r7, sp, #0
    // Read all EXTI state
    for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 8027886:	2300      	movs	r3, #0
 8027888:	71fb      	strb	r3, [r7, #7]
 802788a:	e01a      	b.n	80278c2 <HBAR_ReadStates+0x42>
        SW.list[i].state = HAL_GPIO_ReadPin(SW.list[i].port, SW.list[i].pin);
 802788c:	79fb      	ldrb	r3, [r7, #7]
 802788e:	4a11      	ldr	r2, [pc, #68]	; (80278d4 <HBAR_ReadStates+0x54>)
 8027890:	015b      	lsls	r3, r3, #5
 8027892:	4413      	add	r3, r2
 8027894:	3318      	adds	r3, #24
 8027896:	6818      	ldr	r0, [r3, #0]
 8027898:	79fb      	ldrb	r3, [r7, #7]
 802789a:	4a0e      	ldr	r2, [pc, #56]	; (80278d4 <HBAR_ReadStates+0x54>)
 802789c:	015b      	lsls	r3, r3, #5
 802789e:	4413      	add	r3, r2
 80278a0:	3314      	adds	r3, #20
 80278a2:	881b      	ldrh	r3, [r3, #0]
 80278a4:	79fc      	ldrb	r4, [r7, #7]
 80278a6:	4619      	mov	r1, r3
 80278a8:	f008 fbe0 	bl	803006c <HAL_GPIO_ReadPin>
 80278ac:	4603      	mov	r3, r0
 80278ae:	4619      	mov	r1, r3
 80278b0:	4a08      	ldr	r2, [pc, #32]	; (80278d4 <HBAR_ReadStates+0x54>)
 80278b2:	0163      	lsls	r3, r4, #5
 80278b4:	4413      	add	r3, r2
 80278b6:	331c      	adds	r3, #28
 80278b8:	460a      	mov	r2, r1
 80278ba:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 80278bc:	79fb      	ldrb	r3, [r7, #7]
 80278be:	3301      	adds	r3, #1
 80278c0:	71fb      	strb	r3, [r7, #7]
 80278c2:	79fb      	ldrb	r3, [r7, #7]
 80278c4:	2b06      	cmp	r3, #6
 80278c6:	d9e1      	bls.n	802788c <HBAR_ReadStates+0xc>
    }

    // check is reverse mode active
    HBAR_CheckReverse();
 80278c8:	f000 f81c 	bl	8027904 <HBAR_CheckReverse>
}
 80278cc:	bf00      	nop
 80278ce:	370c      	adds	r7, #12
 80278d0:	46bd      	mov	sp, r7
 80278d2:	bd90      	pop	{r4, r7, pc}
 80278d4:	20000004 	.word	0x20000004

080278d8 <HBAR_RestoreMode>:

void HBAR_RestoreMode(void) {
 80278d8:	b480      	push	{r7}
 80278da:	af00      	add	r7, sp, #0
    if (SW.runner.mode.sub.val[SW_M_DRIVE] == SW_M_DRIVE_R) {
 80278dc:	4b07      	ldr	r3, [pc, #28]	; (80278fc <HBAR_RestoreMode+0x24>)
 80278de:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
 80278e2:	2b03      	cmp	r3, #3
 80278e4:	d104      	bne.n	80278f0 <HBAR_RestoreMode+0x18>
        SW.runner.mode.sub.val[SW_M_DRIVE] = mode;
 80278e6:	4b06      	ldr	r3, [pc, #24]	; (8027900 <HBAR_RestoreMode+0x28>)
 80278e8:	781a      	ldrb	r2, [r3, #0]
 80278ea:	4b04      	ldr	r3, [pc, #16]	; (80278fc <HBAR_RestoreMode+0x24>)
 80278ec:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    }
}
 80278f0:	bf00      	nop
 80278f2:	46bd      	mov	sp, r7
 80278f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80278f8:	4770      	bx	lr
 80278fa:	bf00      	nop
 80278fc:	20000004 	.word	0x20000004
 8027900:	20000f14 	.word	0x20000f14

08027904 <HBAR_CheckReverse>:

void HBAR_CheckReverse(void) {
 8027904:	b480      	push	{r7}
 8027906:	af00      	add	r7, sp, #0
    if (SW.list[SW_K_REVERSE].state) {
 8027908:	4b0e      	ldr	r3, [pc, #56]	; (8027944 <HBAR_CheckReverse+0x40>)
 802790a:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 802790e:	2b00      	cmp	r3, #0
 8027910:	d00d      	beq.n	802792e <HBAR_CheckReverse+0x2a>
        // save previous Drive Mode state
        if (SW.runner.mode.sub.val[SW_M_DRIVE] != SW_M_DRIVE_R) {
 8027912:	4b0c      	ldr	r3, [pc, #48]	; (8027944 <HBAR_CheckReverse+0x40>)
 8027914:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
 8027918:	2b03      	cmp	r3, #3
 802791a:	d004      	beq.n	8027926 <HBAR_CheckReverse+0x22>
            mode = SW.runner.mode.sub.val[SW_M_DRIVE];
 802791c:	4b09      	ldr	r3, [pc, #36]	; (8027944 <HBAR_CheckReverse+0x40>)
 802791e:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 8027922:	4b09      	ldr	r3, [pc, #36]	; (8027948 <HBAR_CheckReverse+0x44>)
 8027924:	701a      	strb	r2, [r3, #0]
        }
        // force state
        SW.runner.mode.sub.val[SW_M_DRIVE] = SW_M_DRIVE_R;
 8027926:	4b07      	ldr	r3, [pc, #28]	; (8027944 <HBAR_CheckReverse+0x40>)
 8027928:	2203      	movs	r2, #3
 802792a:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    }

    // set hazard
    SW.runner.hazard = SW.list[SW_K_REVERSE].state;
 802792e:	4b05      	ldr	r3, [pc, #20]	; (8027944 <HBAR_CheckReverse+0x40>)
 8027930:	f893 209c 	ldrb.w	r2, [r3, #156]	; 0x9c
 8027934:	4b03      	ldr	r3, [pc, #12]	; (8027944 <HBAR_CheckReverse+0x40>)
 8027936:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
}
 802793a:	bf00      	nop
 802793c:	46bd      	mov	sp, r7
 802793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027942:	4770      	bx	lr
 8027944:	20000004 	.word	0x20000004
 8027948:	20000f14 	.word	0x20000f14

0802794c <HBAR_TimerSelectSet>:

void HBAR_TimerSelectSet(void) {
 802794c:	b590      	push	{r4, r7, lr}
 802794e:	b083      	sub	sp, #12
 8027950:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 8027952:	2300      	movs	r3, #0
 8027954:	71fb      	strb	r3, [r7, #7]
 8027956:	e06d      	b.n	8027a34 <HBAR_TimerSelectSet+0xe8>
        if (i == SW_K_SELECT || i == SW_K_SET) {
 8027958:	79fb      	ldrb	r3, [r7, #7]
 802795a:	2b00      	cmp	r3, #0
 802795c:	d002      	beq.n	8027964 <HBAR_TimerSelectSet+0x18>
 802795e:	79fb      	ldrb	r3, [r7, #7]
 8027960:	2b01      	cmp	r3, #1
 8027962:	d164      	bne.n	8027a2e <HBAR_TimerSelectSet+0xe2>
            // reset SET timer
            SW.timer[i].time = 0;
 8027964:	79fb      	ldrb	r3, [r7, #7]
 8027966:	4a37      	ldr	r2, [pc, #220]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 8027968:	331c      	adds	r3, #28
 802796a:	00db      	lsls	r3, r3, #3
 802796c:	4413      	add	r3, r2
 802796e:	2200      	movs	r2, #0
 8027970:	715a      	strb	r2, [r3, #5]

            // next job
            if (SW.list[i].state) {
 8027972:	79fb      	ldrb	r3, [r7, #7]
 8027974:	4a33      	ldr	r2, [pc, #204]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 8027976:	015b      	lsls	r3, r3, #5
 8027978:	4413      	add	r3, r2
 802797a:	331c      	adds	r3, #28
 802797c:	781b      	ldrb	r3, [r3, #0]
 802797e:	2b00      	cmp	r3, #0
 8027980:	d02a      	beq.n	80279d8 <HBAR_TimerSelectSet+0x8c>
                if (i == SW_K_SELECT || (i == SW_K_SET && SW.runner.listening)) {
 8027982:	79fb      	ldrb	r3, [r7, #7]
 8027984:	2b00      	cmp	r3, #0
 8027986:	d007      	beq.n	8027998 <HBAR_TimerSelectSet+0x4c>
 8027988:	79fb      	ldrb	r3, [r7, #7]
 802798a:	2b01      	cmp	r3, #1
 802798c:	d11c      	bne.n	80279c8 <HBAR_TimerSelectSet+0x7c>
 802798e:	4b2d      	ldr	r3, [pc, #180]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 8027990:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8027994:	2b00      	cmp	r3, #0
 8027996:	d017      	beq.n	80279c8 <HBAR_TimerSelectSet+0x7c>
                    // start timer if not running
                    if (!SW.timer[i].running) {
 8027998:	79fb      	ldrb	r3, [r7, #7]
 802799a:	4a2a      	ldr	r2, [pc, #168]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 802799c:	331c      	adds	r3, #28
 802799e:	00db      	lsls	r3, r3, #3
 80279a0:	4413      	add	r3, r2
 80279a2:	791b      	ldrb	r3, [r3, #4]
 80279a4:	2b00      	cmp	r3, #0
 80279a6:	d10f      	bne.n	80279c8 <HBAR_TimerSelectSet+0x7c>
                        // set flag
                        SW.timer[i].running = 1;
 80279a8:	79fb      	ldrb	r3, [r7, #7]
 80279aa:	4a26      	ldr	r2, [pc, #152]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 80279ac:	331c      	adds	r3, #28
 80279ae:	00db      	lsls	r3, r3, #3
 80279b0:	4413      	add	r3, r2
 80279b2:	2201      	movs	r2, #1
 80279b4:	711a      	strb	r2, [r3, #4]
                        // start timer for SET
                        SW.timer[i].start = _GetTickMS();
 80279b6:	79fc      	ldrb	r4, [r7, #7]
 80279b8:	f017 ff5b 	bl	803f872 <_GetTickMS>
 80279bc:	4601      	mov	r1, r0
 80279be:	4a21      	ldr	r2, [pc, #132]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 80279c0:	f104 031c 	add.w	r3, r4, #28
 80279c4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
                    }
                }
                // reverse it
                SW.list[i].state = 0;
 80279c8:	79fb      	ldrb	r3, [r7, #7]
 80279ca:	4a1e      	ldr	r2, [pc, #120]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 80279cc:	015b      	lsls	r3, r3, #5
 80279ce:	4413      	add	r3, r2
 80279d0:	331c      	adds	r3, #28
 80279d2:	2200      	movs	r2, #0
 80279d4:	701a      	strb	r2, [r3, #0]
 80279d6:	e02a      	b.n	8027a2e <HBAR_TimerSelectSet+0xe2>
            } else {
                // stop timer if running
                if (SW.timer[i].running) {
 80279d8:	79fb      	ldrb	r3, [r7, #7]
 80279da:	4a1a      	ldr	r2, [pc, #104]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 80279dc:	331c      	adds	r3, #28
 80279de:	00db      	lsls	r3, r3, #3
 80279e0:	4413      	add	r3, r2
 80279e2:	791b      	ldrb	r3, [r3, #4]
 80279e4:	2b00      	cmp	r3, #0
 80279e6:	d022      	beq.n	8027a2e <HBAR_TimerSelectSet+0xe2>
                    // set flag
                    SW.timer[i].running = 0;
 80279e8:	79fb      	ldrb	r3, [r7, #7]
 80279ea:	4a16      	ldr	r2, [pc, #88]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 80279ec:	331c      	adds	r3, #28
 80279ee:	00db      	lsls	r3, r3, #3
 80279f0:	4413      	add	r3, r2
 80279f2:	2200      	movs	r2, #0
 80279f4:	711a      	strb	r2, [r3, #4]
                    // stop SET
                    SW.timer[i].time = (_GetTickMS() - SW.timer[i].start) / 1000;
 80279f6:	f017 ff3c 	bl	803f872 <_GetTickMS>
 80279fa:	4601      	mov	r1, r0
 80279fc:	79fb      	ldrb	r3, [r7, #7]
 80279fe:	4a11      	ldr	r2, [pc, #68]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 8027a00:	331c      	adds	r3, #28
 8027a02:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8027a06:	1acb      	subs	r3, r1, r3
 8027a08:	4a0f      	ldr	r2, [pc, #60]	; (8027a48 <HBAR_TimerSelectSet+0xfc>)
 8027a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8027a0e:	099a      	lsrs	r2, r3, #6
 8027a10:	79fb      	ldrb	r3, [r7, #7]
 8027a12:	b2d1      	uxtb	r1, r2
 8027a14:	4a0b      	ldr	r2, [pc, #44]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 8027a16:	331c      	adds	r3, #28
 8027a18:	00db      	lsls	r3, r3, #3
 8027a1a:	4413      	add	r3, r2
 8027a1c:	460a      	mov	r2, r1
 8027a1e:	715a      	strb	r2, [r3, #5]
                    // reverse it
                    SW.list[i].state = 1;
 8027a20:	79fb      	ldrb	r3, [r7, #7]
 8027a22:	4a08      	ldr	r2, [pc, #32]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 8027a24:	015b      	lsls	r3, r3, #5
 8027a26:	4413      	add	r3, r2
 8027a28:	331c      	adds	r3, #28
 8027a2a:	2201      	movs	r2, #1
 8027a2c:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 8027a2e:	79fb      	ldrb	r3, [r7, #7]
 8027a30:	3301      	adds	r3, #1
 8027a32:	71fb      	strb	r3, [r7, #7]
 8027a34:	79fb      	ldrb	r3, [r7, #7]
 8027a36:	2b06      	cmp	r3, #6
 8027a38:	d98e      	bls.n	8027958 <HBAR_TimerSelectSet+0xc>
                }
            }
        }
    }
}
 8027a3a:	bf00      	nop
 8027a3c:	370c      	adds	r7, #12
 8027a3e:	46bd      	mov	sp, r7
 8027a40:	bd90      	pop	{r4, r7, pc}
 8027a42:	bf00      	nop
 8027a44:	20000004 	.word	0x20000004
 8027a48:	10624dd3 	.word	0x10624dd3

08027a4c <HBAR_RunSelect>:

void HBAR_RunSelect(void) {
 8027a4c:	b480      	push	{r7}
 8027a4e:	af00      	add	r7, sp, #0
    if (SW.runner.listening) {
 8027a50:	4b0f      	ldr	r3, [pc, #60]	; (8027a90 <HBAR_RunSelect+0x44>)
 8027a52:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8027a56:	2b00      	cmp	r3, #0
 8027a58:	d011      	beq.n	8027a7e <HBAR_RunSelect+0x32>
        // change mode position
        if (SW.runner.mode.val == SW_M_MAX) {
 8027a5a:	4b0d      	ldr	r3, [pc, #52]	; (8027a90 <HBAR_RunSelect+0x44>)
 8027a5c:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 8027a60:	2b02      	cmp	r3, #2
 8027a62:	d104      	bne.n	8027a6e <HBAR_RunSelect+0x22>
            SW.runner.mode.val = 0;
 8027a64:	4b0a      	ldr	r3, [pc, #40]	; (8027a90 <HBAR_RunSelect+0x44>)
 8027a66:	2200      	movs	r2, #0
 8027a68:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8027a6c:	e007      	b.n	8027a7e <HBAR_RunSelect+0x32>
        } else {
            SW.runner.mode.val++;
 8027a6e:	4b08      	ldr	r3, [pc, #32]	; (8027a90 <HBAR_RunSelect+0x44>)
 8027a70:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 8027a74:	3301      	adds	r3, #1
 8027a76:	b2da      	uxtb	r2, r3
 8027a78:	4b05      	ldr	r3, [pc, #20]	; (8027a90 <HBAR_RunSelect+0x44>)
 8027a7a:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
        }
    }
    // Listening on option
    SW.runner.listening = 1;
 8027a7e:	4b04      	ldr	r3, [pc, #16]	; (8027a90 <HBAR_RunSelect+0x44>)
 8027a80:	2201      	movs	r2, #1
 8027a82:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
}
 8027a86:	bf00      	nop
 8027a88:	46bd      	mov	sp, r7
 8027a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027a8e:	4770      	bx	lr
 8027a90:	20000004 	.word	0x20000004

08027a94 <HBAR_RunSet>:

void HBAR_RunSet(void) {
 8027a94:	b480      	push	{r7}
 8027a96:	b083      	sub	sp, #12
 8027a98:	af00      	add	r7, sp, #0
    SW_MODE sMode = SW.runner.mode.val;
 8027a9a:	4b23      	ldr	r3, [pc, #140]	; (8027b28 <HBAR_RunSet+0x94>)
 8027a9c:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 8027aa0:	71fb      	strb	r3, [r7, #7]

    if (SW.runner.listening ||
 8027aa2:	4b21      	ldr	r3, [pc, #132]	; (8027b28 <HBAR_RunSet+0x94>)
 8027aa4:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8027aa8:	2b00      	cmp	r3, #0
 8027aaa:	d107      	bne.n	8027abc <HBAR_RunSet+0x28>
            (SW.timer[SW_K_SET].time >= 3 && sMode == SW_M_TRIP)) {
 8027aac:	4b1e      	ldr	r3, [pc, #120]	; (8027b28 <HBAR_RunSet+0x94>)
 8027aae:	f893 30ed 	ldrb.w	r3, [r3, #237]	; 0xed
    if (SW.runner.listening ||
 8027ab2:	2b02      	cmp	r3, #2
 8027ab4:	d932      	bls.n	8027b1c <HBAR_RunSet+0x88>
            (SW.timer[SW_K_SET].time >= 3 && sMode == SW_M_TRIP)) {
 8027ab6:	79fb      	ldrb	r3, [r7, #7]
 8027ab8:	2b01      	cmp	r3, #1
 8027aba:	d12f      	bne.n	8027b1c <HBAR_RunSet+0x88>
        // handle reset only if push more than n sec, and in trip mode
        if (!SW.runner.listening) {
 8027abc:	4b1a      	ldr	r3, [pc, #104]	; (8027b28 <HBAR_RunSet+0x94>)
 8027abe:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8027ac2:	2b00      	cmp	r3, #0
 8027ac4:	d10b      	bne.n	8027ade <HBAR_RunSet+0x4a>
            // reset value
            SW.runner.mode.sub.trip[SW.runner.mode.sub.val[sMode]] = 0;
 8027ac6:	79fb      	ldrb	r3, [r7, #7]
 8027ac8:	4a17      	ldr	r2, [pc, #92]	; (8027b28 <HBAR_RunSet+0x94>)
 8027aca:	4413      	add	r3, r2
 8027acc:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
 8027ad0:	4a15      	ldr	r2, [pc, #84]	; (8027b28 <HBAR_RunSet+0x94>)
 8027ad2:	333e      	adds	r3, #62	; 0x3e
 8027ad4:	009b      	lsls	r3, r3, #2
 8027ad6:	4413      	add	r3, r2
 8027ad8:	2200      	movs	r2, #0
 8027ada:	609a      	str	r2, [r3, #8]
            } else {
                SW.runner.mode.sub.val[sMode]++;
            }
        }
    }
}
 8027adc:	e01e      	b.n	8027b1c <HBAR_RunSet+0x88>
            if (SW.runner.mode.sub.val[sMode] == SW.runner.mode.sub.max[sMode]) {
 8027ade:	79fb      	ldrb	r3, [r7, #7]
 8027ae0:	4a11      	ldr	r2, [pc, #68]	; (8027b28 <HBAR_RunSet+0x94>)
 8027ae2:	4413      	add	r3, r2
 8027ae4:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 8027ae8:	79fb      	ldrb	r3, [r7, #7]
 8027aea:	490f      	ldr	r1, [pc, #60]	; (8027b28 <HBAR_RunSet+0x94>)
 8027aec:	440b      	add	r3, r1
 8027aee:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 8027af2:	429a      	cmp	r2, r3
 8027af4:	d106      	bne.n	8027b04 <HBAR_RunSet+0x70>
                SW.runner.mode.sub.val[sMode] = 0;
 8027af6:	79fb      	ldrb	r3, [r7, #7]
 8027af8:	4a0b      	ldr	r2, [pc, #44]	; (8027b28 <HBAR_RunSet+0x94>)
 8027afa:	4413      	add	r3, r2
 8027afc:	2200      	movs	r2, #0
 8027afe:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
}
 8027b02:	e00b      	b.n	8027b1c <HBAR_RunSet+0x88>
                SW.runner.mode.sub.val[sMode]++;
 8027b04:	79fb      	ldrb	r3, [r7, #7]
 8027b06:	4a08      	ldr	r2, [pc, #32]	; (8027b28 <HBAR_RunSet+0x94>)
 8027b08:	441a      	add	r2, r3
 8027b0a:	f892 20f8 	ldrb.w	r2, [r2, #248]	; 0xf8
 8027b0e:	3201      	adds	r2, #1
 8027b10:	b2d1      	uxtb	r1, r2
 8027b12:	4a05      	ldr	r2, [pc, #20]	; (8027b28 <HBAR_RunSet+0x94>)
 8027b14:	4413      	add	r3, r2
 8027b16:	460a      	mov	r2, r1
 8027b18:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
}
 8027b1c:	bf00      	nop
 8027b1e:	370c      	adds	r7, #12
 8027b20:	46bd      	mov	sp, r7
 8027b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027b26:	4770      	bx	lr
 8027b28:	20000004 	.word	0x20000004

08027b2c <HBAR_AccumulateSubTrip>:

void HBAR_AccumulateSubTrip(void) {
 8027b2c:	b480      	push	{r7}
 8027b2e:	b083      	sub	sp, #12
 8027b30:	af00      	add	r7, sp, #0
    SW_MODE_TRIP mTrip = SW.runner.mode.sub.val[SW_M_TRIP];
 8027b32:	4b14      	ldr	r3, [pc, #80]	; (8027b84 <HBAR_AccumulateSubTrip+0x58>)
 8027b34:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 8027b38:	71fb      	strb	r3, [r7, #7]

    if (SW.runner.mode.sub.trip[mTrip] >= VCU_ODOMETER_MAX) {
 8027b3a:	79fb      	ldrb	r3, [r7, #7]
 8027b3c:	4a11      	ldr	r2, [pc, #68]	; (8027b84 <HBAR_AccumulateSubTrip+0x58>)
 8027b3e:	333e      	adds	r3, #62	; 0x3e
 8027b40:	009b      	lsls	r3, r3, #2
 8027b42:	4413      	add	r3, r2
 8027b44:	689b      	ldr	r3, [r3, #8]
 8027b46:	4a10      	ldr	r2, [pc, #64]	; (8027b88 <HBAR_AccumulateSubTrip+0x5c>)
 8027b48:	4293      	cmp	r3, r2
 8027b4a:	d907      	bls.n	8027b5c <HBAR_AccumulateSubTrip+0x30>
        SW.runner.mode.sub.trip[mTrip] = 0;
 8027b4c:	79fb      	ldrb	r3, [r7, #7]
 8027b4e:	4a0d      	ldr	r2, [pc, #52]	; (8027b84 <HBAR_AccumulateSubTrip+0x58>)
 8027b50:	333e      	adds	r3, #62	; 0x3e
 8027b52:	009b      	lsls	r3, r3, #2
 8027b54:	4413      	add	r3, r2
 8027b56:	2200      	movs	r2, #0
 8027b58:	609a      	str	r2, [r3, #8]
    } else {
        SW.runner.mode.sub.trip[mTrip]++;
    }
}
 8027b5a:	e00d      	b.n	8027b78 <HBAR_AccumulateSubTrip+0x4c>
        SW.runner.mode.sub.trip[mTrip]++;
 8027b5c:	79fa      	ldrb	r2, [r7, #7]
 8027b5e:	4909      	ldr	r1, [pc, #36]	; (8027b84 <HBAR_AccumulateSubTrip+0x58>)
 8027b60:	f102 033e 	add.w	r3, r2, #62	; 0x3e
 8027b64:	009b      	lsls	r3, r3, #2
 8027b66:	440b      	add	r3, r1
 8027b68:	689b      	ldr	r3, [r3, #8]
 8027b6a:	1c59      	adds	r1, r3, #1
 8027b6c:	4805      	ldr	r0, [pc, #20]	; (8027b84 <HBAR_AccumulateSubTrip+0x58>)
 8027b6e:	f102 033e 	add.w	r3, r2, #62	; 0x3e
 8027b72:	009b      	lsls	r3, r3, #2
 8027b74:	4403      	add	r3, r0
 8027b76:	6099      	str	r1, [r3, #8]
}
 8027b78:	bf00      	nop
 8027b7a:	370c      	adds	r7, #12
 8027b7c:	46bd      	mov	sp, r7
 8027b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027b82:	4770      	bx	lr
 8027b84:	20000004 	.word	0x20000004
 8027b88:	0001869e 	.word	0x0001869e

08027b8c <HBAR_SeinController>:

sein_state_t HBAR_SeinController(sw_t *sw) {
 8027b8c:	b580      	push	{r7, lr}
 8027b8e:	b084      	sub	sp, #16
 8027b90:	af00      	add	r7, sp, #0
 8027b92:	6078      	str	r0, [r7, #4]
    static sein_state_t sein = {
            .left = 0,
            .right = 0
    };

    if ((_GetTickMS() - tickSein) >= 500) {
 8027b94:	f017 fe6d 	bl	803f872 <_GetTickMS>
 8027b98:	4602      	mov	r2, r0
 8027b9a:	4b34      	ldr	r3, [pc, #208]	; (8027c6c <HBAR_SeinController+0xe0>)
 8027b9c:	681b      	ldr	r3, [r3, #0]
 8027b9e:	1ad3      	subs	r3, r2, r3
 8027ba0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8027ba4:	d354      	bcc.n	8027c50 <HBAR_SeinController+0xc4>
        if (sw->runner.hazard) {
 8027ba6:	687b      	ldr	r3, [r7, #4]
 8027ba8:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 8027bac:	2b00      	cmp	r3, #0
 8027bae:	d019      	beq.n	8027be4 <HBAR_SeinController+0x58>
            // hazard
            tickSein = _GetTickMS();
 8027bb0:	f017 fe5f 	bl	803f872 <_GetTickMS>
 8027bb4:	4602      	mov	r2, r0
 8027bb6:	4b2d      	ldr	r3, [pc, #180]	; (8027c6c <HBAR_SeinController+0xe0>)
 8027bb8:	601a      	str	r2, [r3, #0]
            sein.left = !sein.left;
 8027bba:	4b2d      	ldr	r3, [pc, #180]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027bbc:	781b      	ldrb	r3, [r3, #0]
 8027bbe:	2b00      	cmp	r3, #0
 8027bc0:	bf0c      	ite	eq
 8027bc2:	2301      	moveq	r3, #1
 8027bc4:	2300      	movne	r3, #0
 8027bc6:	b2db      	uxtb	r3, r3
 8027bc8:	461a      	mov	r2, r3
 8027bca:	4b29      	ldr	r3, [pc, #164]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027bcc:	701a      	strb	r2, [r3, #0]
            sein.right = !sein.right;
 8027bce:	4b28      	ldr	r3, [pc, #160]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027bd0:	785b      	ldrb	r3, [r3, #1]
 8027bd2:	2b00      	cmp	r3, #0
 8027bd4:	bf0c      	ite	eq
 8027bd6:	2301      	moveq	r3, #1
 8027bd8:	2300      	movne	r3, #0
 8027bda:	b2db      	uxtb	r3, r3
 8027bdc:	461a      	mov	r2, r3
 8027bde:	4b24      	ldr	r3, [pc, #144]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027be0:	705a      	strb	r2, [r3, #1]
 8027be2:	e035      	b.n	8027c50 <HBAR_SeinController+0xc4>
        } else if (sw->list[SW_K_SEIN_LEFT].state) {
 8027be4:	687b      	ldr	r3, [r7, #4]
 8027be6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8027bea:	2b00      	cmp	r3, #0
 8027bec:	d012      	beq.n	8027c14 <HBAR_SeinController+0x88>
            // left sein
            tickSein = _GetTickMS();
 8027bee:	f017 fe40 	bl	803f872 <_GetTickMS>
 8027bf2:	4602      	mov	r2, r0
 8027bf4:	4b1d      	ldr	r3, [pc, #116]	; (8027c6c <HBAR_SeinController+0xe0>)
 8027bf6:	601a      	str	r2, [r3, #0]
            sein.left = !sein.left;
 8027bf8:	4b1d      	ldr	r3, [pc, #116]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027bfa:	781b      	ldrb	r3, [r3, #0]
 8027bfc:	2b00      	cmp	r3, #0
 8027bfe:	bf0c      	ite	eq
 8027c00:	2301      	moveq	r3, #1
 8027c02:	2300      	movne	r3, #0
 8027c04:	b2db      	uxtb	r3, r3
 8027c06:	461a      	mov	r2, r3
 8027c08:	4b19      	ldr	r3, [pc, #100]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c0a:	701a      	strb	r2, [r3, #0]
            sein.right = 0;
 8027c0c:	4b18      	ldr	r3, [pc, #96]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c0e:	2200      	movs	r2, #0
 8027c10:	705a      	strb	r2, [r3, #1]
 8027c12:	e01d      	b.n	8027c50 <HBAR_SeinController+0xc4>
        } else if (sw->list[SW_K_SEIN_RIGHT].state) {
 8027c14:	687b      	ldr	r3, [r7, #4]
 8027c16:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8027c1a:	2b00      	cmp	r3, #0
 8027c1c:	d012      	beq.n	8027c44 <HBAR_SeinController+0xb8>
            // right sein
            tickSein = _GetTickMS();
 8027c1e:	f017 fe28 	bl	803f872 <_GetTickMS>
 8027c22:	4602      	mov	r2, r0
 8027c24:	4b11      	ldr	r3, [pc, #68]	; (8027c6c <HBAR_SeinController+0xe0>)
 8027c26:	601a      	str	r2, [r3, #0]
            sein.left = 0;
 8027c28:	4b11      	ldr	r3, [pc, #68]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c2a:	2200      	movs	r2, #0
 8027c2c:	701a      	strb	r2, [r3, #0]
            sein.right = !sein.right;
 8027c2e:	4b10      	ldr	r3, [pc, #64]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c30:	785b      	ldrb	r3, [r3, #1]
 8027c32:	2b00      	cmp	r3, #0
 8027c34:	bf0c      	ite	eq
 8027c36:	2301      	moveq	r3, #1
 8027c38:	2300      	movne	r3, #0
 8027c3a:	b2db      	uxtb	r3, r3
 8027c3c:	461a      	mov	r2, r3
 8027c3e:	4b0c      	ldr	r3, [pc, #48]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c40:	705a      	strb	r2, [r3, #1]
 8027c42:	e005      	b.n	8027c50 <HBAR_SeinController+0xc4>
        } else {
            sein.left = 0;
 8027c44:	4b0a      	ldr	r3, [pc, #40]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c46:	2200      	movs	r2, #0
 8027c48:	701a      	strb	r2, [r3, #0]
            sein.right = 0;
 8027c4a:	4b09      	ldr	r3, [pc, #36]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c4c:	2200      	movs	r2, #0
 8027c4e:	705a      	strb	r2, [r3, #1]
        }
    }

    return sein;
 8027c50:	4b07      	ldr	r3, [pc, #28]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c52:	881b      	ldrh	r3, [r3, #0]
 8027c54:	81bb      	strh	r3, [r7, #12]
 8027c56:	2300      	movs	r3, #0
 8027c58:	7b3a      	ldrb	r2, [r7, #12]
 8027c5a:	f362 0307 	bfi	r3, r2, #0, #8
 8027c5e:	7b7a      	ldrb	r2, [r7, #13]
 8027c60:	f362 230f 	bfi	r3, r2, #8, #8
}
 8027c64:	4618      	mov	r0, r3
 8027c66:	3710      	adds	r7, #16
 8027c68:	46bd      	mov	sp, r7
 8027c6a:	bd80      	pop	{r7, pc}
 8027c6c:	20000f18 	.word	0x20000f18
 8027c70:	20000f1c 	.word	0x20000f1c

08027c74 <HBAR_ModeController>:

uint8_t HBAR_ModeController(sw_runner_t *runner) {
 8027c74:	b580      	push	{r7, lr}
 8027c76:	b082      	sub	sp, #8
 8027c78:	af00      	add	r7, sp, #0
 8027c7a:	6078      	str	r0, [r7, #4]
    static TickType_t tick, tickPeriod;
    static uint8_t iHide = 0;
    static int8_t iName = -1, iValue = -1;

    // MODE Show/Hide Manipulator
    if (runner->listening) {
 8027c7c:	687b      	ldr	r3, [r7, #4]
 8027c7e:	781b      	ldrb	r3, [r3, #0]
 8027c80:	2b00      	cmp	r3, #0
 8027c82:	d05f      	beq.n	8027d44 <HBAR_ModeController+0xd0>
        // if mode same
        if (iName != runner->mode.val) {
 8027c84:	4b34      	ldr	r3, [pc, #208]	; (8027d58 <HBAR_ModeController+0xe4>)
 8027c86:	f993 3000 	ldrsb.w	r3, [r3]
 8027c8a:	461a      	mov	r2, r3
 8027c8c:	687b      	ldr	r3, [r7, #4]
 8027c8e:	791b      	ldrb	r3, [r3, #4]
 8027c90:	429a      	cmp	r2, r3
 8027c92:	d00a      	beq.n	8027caa <HBAR_ModeController+0x36>
            iName = runner->mode.val;
 8027c94:	687b      	ldr	r3, [r7, #4]
 8027c96:	791b      	ldrb	r3, [r3, #4]
 8027c98:	b25a      	sxtb	r2, r3
 8027c9a:	4b2f      	ldr	r3, [pc, #188]	; (8027d58 <HBAR_ModeController+0xe4>)
 8027c9c:	701a      	strb	r2, [r3, #0]
            // reset period tick
            tickPeriod = _GetTickMS();
 8027c9e:	f017 fde8 	bl	803f872 <_GetTickMS>
 8027ca2:	4602      	mov	r2, r0
 8027ca4:	4b2d      	ldr	r3, [pc, #180]	; (8027d5c <HBAR_ModeController+0xe8>)
 8027ca6:	601a      	str	r2, [r3, #0]
 8027ca8:	e019      	b.n	8027cde <HBAR_ModeController+0x6a>

        } else if (iValue != runner->mode.sub.val[runner->mode.val]) {
 8027caa:	4b2d      	ldr	r3, [pc, #180]	; (8027d60 <HBAR_ModeController+0xec>)
 8027cac:	f993 3000 	ldrsb.w	r3, [r3]
 8027cb0:	461a      	mov	r2, r3
 8027cb2:	687b      	ldr	r3, [r7, #4]
 8027cb4:	791b      	ldrb	r3, [r3, #4]
 8027cb6:	4619      	mov	r1, r3
 8027cb8:	687b      	ldr	r3, [r7, #4]
 8027cba:	440b      	add	r3, r1
 8027cbc:	7a1b      	ldrb	r3, [r3, #8]
 8027cbe:	429a      	cmp	r2, r3
 8027cc0:	d00d      	beq.n	8027cde <HBAR_ModeController+0x6a>
            iValue = runner->mode.sub.val[runner->mode.val];
 8027cc2:	687b      	ldr	r3, [r7, #4]
 8027cc4:	791b      	ldrb	r3, [r3, #4]
 8027cc6:	461a      	mov	r2, r3
 8027cc8:	687b      	ldr	r3, [r7, #4]
 8027cca:	4413      	add	r3, r2
 8027ccc:	7a1b      	ldrb	r3, [r3, #8]
 8027cce:	b25a      	sxtb	r2, r3
 8027cd0:	4b23      	ldr	r3, [pc, #140]	; (8027d60 <HBAR_ModeController+0xec>)
 8027cd2:	701a      	strb	r2, [r3, #0]
            // reset period tick
            tickPeriod = _GetTickMS();
 8027cd4:	f017 fdcd 	bl	803f872 <_GetTickMS>
 8027cd8:	4602      	mov	r2, r0
 8027cda:	4b20      	ldr	r3, [pc, #128]	; (8027d5c <HBAR_ModeController+0xe8>)
 8027cdc:	601a      	str	r2, [r3, #0]
        }

        if ((_GetTickMS() - tickPeriod) >= 5000 ||
 8027cde:	f017 fdc8 	bl	803f872 <_GetTickMS>
 8027ce2:	4602      	mov	r2, r0
 8027ce4:	4b1d      	ldr	r3, [pc, #116]	; (8027d5c <HBAR_ModeController+0xe8>)
 8027ce6:	681b      	ldr	r3, [r3, #0]
 8027ce8:	1ad3      	subs	r3, r2, r3
 8027cea:	f241 3287 	movw	r2, #4999	; 0x1387
 8027cee:	4293      	cmp	r3, r2
 8027cf0:	d803      	bhi.n	8027cfa <HBAR_ModeController+0x86>
                (runner->mode.sub.val[SW_M_DRIVE] == SW_M_DRIVE_R)) {
 8027cf2:	687b      	ldr	r3, [r7, #4]
 8027cf4:	7a1b      	ldrb	r3, [r3, #8]
        if ((_GetTickMS() - tickPeriod) >= 5000 ||
 8027cf6:	2b03      	cmp	r3, #3
 8027cf8:	d10c      	bne.n	8027d14 <HBAR_ModeController+0xa0>
            // stop listening
            runner->listening = 0;
 8027cfa:	687b      	ldr	r3, [r7, #4]
 8027cfc:	2200      	movs	r2, #0
 8027cfe:	701a      	strb	r2, [r3, #0]
            iHide = 0;
 8027d00:	4b18      	ldr	r3, [pc, #96]	; (8027d64 <HBAR_ModeController+0xf0>)
 8027d02:	2200      	movs	r2, #0
 8027d04:	701a      	strb	r2, [r3, #0]
            iName = -1;
 8027d06:	4b14      	ldr	r3, [pc, #80]	; (8027d58 <HBAR_ModeController+0xe4>)
 8027d08:	22ff      	movs	r2, #255	; 0xff
 8027d0a:	701a      	strb	r2, [r3, #0]
            iValue = -1;
 8027d0c:	4b14      	ldr	r3, [pc, #80]	; (8027d60 <HBAR_ModeController+0xec>)
 8027d0e:	22ff      	movs	r2, #255	; 0xff
 8027d10:	701a      	strb	r2, [r3, #0]
 8027d12:	e01a      	b.n	8027d4a <HBAR_ModeController+0xd6>
        } else {
            // blink
            if ((_GetTickMS() - tick) >= 250) {
 8027d14:	f017 fdad 	bl	803f872 <_GetTickMS>
 8027d18:	4602      	mov	r2, r0
 8027d1a:	4b13      	ldr	r3, [pc, #76]	; (8027d68 <HBAR_ModeController+0xf4>)
 8027d1c:	681b      	ldr	r3, [r3, #0]
 8027d1e:	1ad3      	subs	r3, r2, r3
 8027d20:	2bf9      	cmp	r3, #249	; 0xf9
 8027d22:	d912      	bls.n	8027d4a <HBAR_ModeController+0xd6>
                tick = _GetTickMS();
 8027d24:	f017 fda5 	bl	803f872 <_GetTickMS>
 8027d28:	4602      	mov	r2, r0
 8027d2a:	4b0f      	ldr	r3, [pc, #60]	; (8027d68 <HBAR_ModeController+0xf4>)
 8027d2c:	601a      	str	r2, [r3, #0]
                iHide = !iHide;
 8027d2e:	4b0d      	ldr	r3, [pc, #52]	; (8027d64 <HBAR_ModeController+0xf0>)
 8027d30:	781b      	ldrb	r3, [r3, #0]
 8027d32:	2b00      	cmp	r3, #0
 8027d34:	bf0c      	ite	eq
 8027d36:	2301      	moveq	r3, #1
 8027d38:	2300      	movne	r3, #0
 8027d3a:	b2db      	uxtb	r3, r3
 8027d3c:	461a      	mov	r2, r3
 8027d3e:	4b09      	ldr	r3, [pc, #36]	; (8027d64 <HBAR_ModeController+0xf0>)
 8027d40:	701a      	strb	r2, [r3, #0]
 8027d42:	e002      	b.n	8027d4a <HBAR_ModeController+0xd6>
            }
        }
    } else {
        iHide = 0;
 8027d44:	4b07      	ldr	r3, [pc, #28]	; (8027d64 <HBAR_ModeController+0xf0>)
 8027d46:	2200      	movs	r2, #0
 8027d48:	701a      	strb	r2, [r3, #0]
    }

    return iHide;
 8027d4a:	4b06      	ldr	r3, [pc, #24]	; (8027d64 <HBAR_ModeController+0xf0>)
 8027d4c:	781b      	ldrb	r3, [r3, #0]
}
 8027d4e:	4618      	mov	r0, r3
 8027d50:	3708      	adds	r7, #8
 8027d52:	46bd      	mov	sp, r7
 8027d54:	bd80      	pop	{r7, pc}
 8027d56:	bf00      	nop
 8027d58:	2000010c 	.word	0x2000010c
 8027d5c:	20000f20 	.word	0x20000f20
 8027d60:	2000010d 	.word	0x2000010d
 8027d64:	20000f24 	.word	0x20000f24
 8027d68:	20000f28 	.word	0x20000f28

08027d6c <KLESS_Init>:
/* Private functions declaration ---------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
void KLESS_Init(void) {
 8027d6c:	b580      	push	{r7, lr}
 8027d6e:	b082      	sub	sp, #8
 8027d70:	af00      	add	r7, sp, #0
    nrf24l01_config *config = &(KLESS.config);
 8027d72:	4b24      	ldr	r3, [pc, #144]	; (8027e04 <KLESS_Init+0x98>)
 8027d74:	607b      	str	r3, [r7, #4]

    // use VCU_ID as address
    memcpy(KLESS.tx.address, &(VCU.d.unit_id), sizeof(VCU.d.unit_id));
 8027d76:	4b24      	ldr	r3, [pc, #144]	; (8027e08 <KLESS_Init+0x9c>)
 8027d78:	681b      	ldr	r3, [r3, #0]
 8027d7a:	4a22      	ldr	r2, [pc, #136]	; (8027e04 <KLESS_Init+0x98>)
 8027d7c:	6353      	str	r3, [r2, #52]	; 0x34
    memcpy(KLESS.rx.address, &(VCU.d.unit_id), sizeof(VCU.d.unit_id));
 8027d7e:	4b22      	ldr	r3, [pc, #136]	; (8027e08 <KLESS_Init+0x9c>)
 8027d80:	681b      	ldr	r3, [r3, #0]
 8027d82:	4a20      	ldr	r2, [pc, #128]	; (8027e04 <KLESS_Init+0x98>)
 8027d84:	f8c2 304e 	str.w	r3, [r2, #78]	; 0x4e

    // set configuration
    config->tx_address = KLESS.tx.address;
 8027d88:	687b      	ldr	r3, [r7, #4]
 8027d8a:	4a20      	ldr	r2, [pc, #128]	; (8027e0c <KLESS_Init+0xa0>)
 8027d8c:	60da      	str	r2, [r3, #12]
    config->rx_address = KLESS.rx.address;
 8027d8e:	687b      	ldr	r3, [r7, #4]
 8027d90:	4a1f      	ldr	r2, [pc, #124]	; (8027e10 <KLESS_Init+0xa4>)
 8027d92:	609a      	str	r2, [r3, #8]
    config->rx_buffer = KLESS.rx.payload;
 8027d94:	687b      	ldr	r3, [r7, #4]
 8027d96:	4a1f      	ldr	r2, [pc, #124]	; (8027e14 <KLESS_Init+0xa8>)
 8027d98:	611a      	str	r2, [r3, #16]

    config->data_rate = NRF_DATA_RATE_250KBPS;
 8027d9a:	687b      	ldr	r3, [r7, #4]
 8027d9c:	2201      	movs	r2, #1
 8027d9e:	701a      	strb	r2, [r3, #0]
    config->tx_power = NRF_TX_PWR_0dBm;
 8027da0:	687b      	ldr	r3, [r7, #4]
 8027da2:	2203      	movs	r2, #3
 8027da4:	705a      	strb	r2, [r3, #1]
    config->crc_width = NRF_CRC_WIDTH_1B;
 8027da6:	687b      	ldr	r3, [r7, #4]
 8027da8:	2200      	movs	r2, #0
 8027daa:	709a      	strb	r2, [r3, #2]
    config->retransmit_count = 0x0F;   // maximum is 15 times
 8027dac:	687b      	ldr	r3, [r7, #4]
 8027dae:	220f      	movs	r2, #15
 8027db0:	715a      	strb	r2, [r3, #5]
    config->retransmit_delay = 0x0F; // 4000us, LSB:250us
 8027db2:	687b      	ldr	r3, [r7, #4]
 8027db4:	220f      	movs	r2, #15
 8027db6:	719a      	strb	r2, [r3, #6]
    config->rf_channel = 110;
 8027db8:	687b      	ldr	r3, [r7, #4]
 8027dba:	226e      	movs	r2, #110	; 0x6e
 8027dbc:	71da      	strb	r2, [r3, #7]

    config->spi = &hspi1;
 8027dbe:	687b      	ldr	r3, [r7, #4]
 8027dc0:	4a15      	ldr	r2, [pc, #84]	; (8027e18 <KLESS_Init+0xac>)
 8027dc2:	615a      	str	r2, [r3, #20]
    config->spi_timeout = 100; // milliseconds
 8027dc4:	687b      	ldr	r3, [r7, #4]
 8027dc6:	2264      	movs	r2, #100	; 0x64
 8027dc8:	619a      	str	r2, [r3, #24]
    config->csn_port = INT_KEYLESS_CSN_GPIO_Port;
 8027dca:	687b      	ldr	r3, [r7, #4]
 8027dcc:	4a13      	ldr	r2, [pc, #76]	; (8027e1c <KLESS_Init+0xb0>)
 8027dce:	61da      	str	r2, [r3, #28]
    config->csn_pin = INT_KEYLESS_CSN_Pin;
 8027dd0:	687b      	ldr	r3, [r7, #4]
 8027dd2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8027dd6:	841a      	strh	r2, [r3, #32]
    config->ce_port = INT_KEYLESS_CE_GPIO_Port;
 8027dd8:	687b      	ldr	r3, [r7, #4]
 8027dda:	4a11      	ldr	r2, [pc, #68]	; (8027e20 <KLESS_Init+0xb4>)
 8027ddc:	625a      	str	r2, [r3, #36]	; 0x24
    config->ce_pin = INT_KEYLESS_CE_Pin;
 8027dde:	687b      	ldr	r3, [r7, #4]
 8027de0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8027de4:	851a      	strh	r2, [r3, #40]	; 0x28
    config->irq_port = INT_KEYLESS_IRQ_GPIO_Port;
 8027de6:	687b      	ldr	r3, [r7, #4]
 8027de8:	4a0e      	ldr	r2, [pc, #56]	; (8027e24 <KLESS_Init+0xb8>)
 8027dea:	62da      	str	r2, [r3, #44]	; 0x2c
    config->irq_pin = INT_KEYLESS_IRQ_Pin;
 8027dec:	687b      	ldr	r3, [r7, #4]
 8027dee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8027df2:	861a      	strh	r2, [r3, #48]	; 0x30

    // initialization
    nrf_init(&nrf, config);
 8027df4:	6879      	ldr	r1, [r7, #4]
 8027df6:	480c      	ldr	r0, [pc, #48]	; (8027e28 <KLESS_Init+0xbc>)
 8027df8:	f7fd fbbe 	bl	8025578 <nrf_init>
}
 8027dfc:	bf00      	nop
 8027dfe:	3708      	adds	r7, #8
 8027e00:	46bd      	mov	sp, r7
 8027e02:	bd80      	pop	{r7, pc}
 8027e04:	20000110 	.word	0x20000110
 8027e08:	20000228 	.word	0x20000228
 8027e0c:	20000144 	.word	0x20000144
 8027e10:	2000015e 	.word	0x2000015e
 8027e14:	20000163 	.word	0x20000163
 8027e18:	20008890 	.word	0x20008890
 8027e1c:	40020000 	.word	0x40020000
 8027e20:	40020800 	.word	0x40020800
 8027e24:	40021000 	.word	0x40021000
 8027e28:	200083cc 	.word	0x200083cc

08027e2c <KLESS_ValidateCommand>:

uint8_t KLESS_ValidateCommand(KLESS_CMD *cmd) {
 8027e2c:	b580      	push	{r7, lr}
 8027e2e:	b088      	sub	sp, #32
 8027e30:	af00      	add	r7, sp, #0
 8027e32:	6078      	str	r0, [r7, #4]
    uint8_t valid, payload_dec[NRF_DATA_LENGTH];

    lock();
 8027e34:	f000 f946 	bl	80280c4 <lock>
    // Read Payload
    valid = KLESS_Payload(KLESS_R, payload_dec);
 8027e38:	f107 030c 	add.w	r3, r7, #12
 8027e3c:	4619      	mov	r1, r3
 8027e3e:	2000      	movs	r0, #0
 8027e40:	f000 f82c 	bl	8027e9c <KLESS_Payload>
 8027e44:	4603      	mov	r3, r0
 8027e46:	77fb      	strb	r3, [r7, #31]

    // Get Payload position
    if (valid) {
 8027e48:	7ffb      	ldrb	r3, [r7, #31]
 8027e4a:	2b00      	cmp	r3, #0
 8027e4c:	d01d      	beq.n	8027e8a <KLESS_ValidateCommand+0x5e>
        valid = 0;
 8027e4e:	2300      	movs	r3, #0
 8027e50:	77fb      	strb	r3, [r7, #31]
        // Check Payload Command
        for (uint8_t i = 0; i < 3; i++) {
 8027e52:	2300      	movs	r3, #0
 8027e54:	77bb      	strb	r3, [r7, #30]
 8027e56:	e015      	b.n	8027e84 <KLESS_ValidateCommand+0x58>
            // check command
            if (memcmp(payload_dec, &commands[i], 8) == 0) {
 8027e58:	7fbb      	ldrb	r3, [r7, #30]
 8027e5a:	00db      	lsls	r3, r3, #3
 8027e5c:	4a0e      	ldr	r2, [pc, #56]	; (8027e98 <KLESS_ValidateCommand+0x6c>)
 8027e5e:	1899      	adds	r1, r3, r2
 8027e60:	f107 030c 	add.w	r3, r7, #12
 8027e64:	2208      	movs	r2, #8
 8027e66:	4618      	mov	r0, r3
 8027e68:	f017 fe08 	bl	803fa7c <memcmp>
 8027e6c:	4603      	mov	r3, r0
 8027e6e:	2b00      	cmp	r3, #0
 8027e70:	d105      	bne.n	8027e7e <KLESS_ValidateCommand+0x52>
                *cmd = i;
 8027e72:	687b      	ldr	r3, [r7, #4]
 8027e74:	7fba      	ldrb	r2, [r7, #30]
 8027e76:	701a      	strb	r2, [r3, #0]
                valid = 1;
 8027e78:	2301      	movs	r3, #1
 8027e7a:	77fb      	strb	r3, [r7, #31]
                break;
 8027e7c:	e005      	b.n	8027e8a <KLESS_ValidateCommand+0x5e>
        for (uint8_t i = 0; i < 3; i++) {
 8027e7e:	7fbb      	ldrb	r3, [r7, #30]
 8027e80:	3301      	adds	r3, #1
 8027e82:	77bb      	strb	r3, [r7, #30]
 8027e84:	7fbb      	ldrb	r3, [r7, #30]
 8027e86:	2b02      	cmp	r3, #2
 8027e88:	d9e6      	bls.n	8027e58 <KLESS_ValidateCommand+0x2c>
            }
        }

    }
    unlock();
 8027e8a:	f000 f929 	bl	80280e0 <unlock>

    return valid;
 8027e8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8027e90:	4618      	mov	r0, r3
 8027e92:	3720      	adds	r7, #32
 8027e94:	46bd      	mov	sp, r7
 8027e96:	bd80      	pop	{r7, pc}
 8027e98:	080560cc 	.word	0x080560cc

08027e9c <KLESS_Payload>:

uint8_t KLESS_Payload(KLESS_MODE mode, uint8_t *payload) {
 8027e9c:	b580      	push	{r7, lr}
 8027e9e:	b084      	sub	sp, #16
 8027ea0:	af00      	add	r7, sp, #0
 8027ea2:	4603      	mov	r3, r0
 8027ea4:	6039      	str	r1, [r7, #0]
 8027ea6:	71fb      	strb	r3, [r7, #7]
    uint8_t ret = 0;
 8027ea8:	2300      	movs	r3, #0
 8027eaa:	73fb      	strb	r3, [r7, #15]

    lock();
 8027eac:	f000 f90a 	bl	80280c4 <lock>
    // Process Payload
    if (mode == KLESS_R) {
 8027eb0:	79fb      	ldrb	r3, [r7, #7]
 8027eb2:	2b00      	cmp	r3, #0
 8027eb4:	d10a      	bne.n	8027ecc <KLESS_Payload+0x30>
        // Decrypt
        if (AES_Decrypt(payload, KLESS.rx.payload, NRF_DATA_LENGTH)) {
 8027eb6:	2210      	movs	r2, #16
 8027eb8:	490d      	ldr	r1, [pc, #52]	; (8027ef0 <KLESS_Payload+0x54>)
 8027eba:	6838      	ldr	r0, [r7, #0]
 8027ebc:	f7fb fd50 	bl	8023960 <AES_Decrypt>
 8027ec0:	4603      	mov	r3, r0
 8027ec2:	2b00      	cmp	r3, #0
 8027ec4:	d00c      	beq.n	8027ee0 <KLESS_Payload+0x44>
            ret = 1;
 8027ec6:	2301      	movs	r3, #1
 8027ec8:	73fb      	strb	r3, [r7, #15]
 8027eca:	e009      	b.n	8027ee0 <KLESS_Payload+0x44>
        }
    } else {
        // Encrypt
        if (AES_Encrypt(KLESS.tx.payload, payload, NRF_DATA_LENGTH)) {
 8027ecc:	2210      	movs	r2, #16
 8027ece:	6839      	ldr	r1, [r7, #0]
 8027ed0:	4808      	ldr	r0, [pc, #32]	; (8027ef4 <KLESS_Payload+0x58>)
 8027ed2:	f7fb fd23 	bl	802391c <AES_Encrypt>
 8027ed6:	4603      	mov	r3, r0
 8027ed8:	2b00      	cmp	r3, #0
 8027eda:	d001      	beq.n	8027ee0 <KLESS_Payload+0x44>
            ret = 1;
 8027edc:	2301      	movs	r3, #1
 8027ede:	73fb      	strb	r3, [r7, #15]
        }
    }
    unlock();
 8027ee0:	f000 f8fe 	bl	80280e0 <unlock>

    return ret;
 8027ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8027ee6:	4618      	mov	r0, r3
 8027ee8:	3710      	adds	r7, #16
 8027eea:	46bd      	mov	sp, r7
 8027eec:	bd80      	pop	{r7, pc}
 8027eee:	bf00      	nop
 8027ef0:	20000163 	.word	0x20000163
 8027ef4:	20000149 	.word	0x20000149

08027ef8 <KLESS_GenerateAesKey>:

void KLESS_GenerateAesKey(uint32_t *payload) {
 8027ef8:	b580      	push	{r7, lr}
 8027efa:	b084      	sub	sp, #16
 8027efc:	af00      	add	r7, sp, #0
 8027efe:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < (NRF_DATA_LENGTH / sizeof(uint32_t)); i++) {
 8027f00:	2300      	movs	r3, #0
 8027f02:	73fb      	strb	r3, [r7, #15]
 8027f04:	e009      	b.n	8027f1a <KLESS_GenerateAesKey+0x22>
        HAL_RNG_GenerateRandomNumber(&hrng, payload++);
 8027f06:	687b      	ldr	r3, [r7, #4]
 8027f08:	1d1a      	adds	r2, r3, #4
 8027f0a:	607a      	str	r2, [r7, #4]
 8027f0c:	4619      	mov	r1, r3
 8027f0e:	4806      	ldr	r0, [pc, #24]	; (8027f28 <KLESS_GenerateAesKey+0x30>)
 8027f10:	f00c ff2c 	bl	8034d6c <HAL_RNG_GenerateRandomNumber>
    for (uint8_t i = 0; i < (NRF_DATA_LENGTH / sizeof(uint32_t)); i++) {
 8027f14:	7bfb      	ldrb	r3, [r7, #15]
 8027f16:	3301      	adds	r3, #1
 8027f18:	73fb      	strb	r3, [r7, #15]
 8027f1a:	7bfb      	ldrb	r3, [r7, #15]
 8027f1c:	2b03      	cmp	r3, #3
 8027f1e:	d9f2      	bls.n	8027f06 <KLESS_GenerateAesKey+0xe>
    }
}
 8027f20:	bf00      	nop
 8027f22:	3710      	adds	r7, #16
 8027f24:	46bd      	mov	sp, r7
 8027f26:	bd80      	pop	{r7, pc}
 8027f28:	20008830 	.word	0x20008830

08027f2c <KLESS_Pairing>:

uint8_t KLESS_Pairing(void) {
 8027f2c:	b580      	push	{r7, lr}
 8027f2e:	b088      	sub	sp, #32
 8027f30:	af00      	add	r7, sp, #0
    uint8_t *payload = KLESS.tx.payload;
 8027f32:	4b36      	ldr	r3, [pc, #216]	; (802800c <KLESS_Pairing+0xe0>)
 8027f34:	61bb      	str	r3, [r7, #24]
    uint32_t aes[4], swapped;
    NRF_RESULT p = NRF_ERROR;
 8027f36:	2301      	movs	r3, #1
 8027f38:	75fb      	strb	r3, [r7, #23]

    // Insert AES Key
    KLESS_GenerateAesKey(aes);
 8027f3a:	1d3b      	adds	r3, r7, #4
 8027f3c:	4618      	mov	r0, r3
 8027f3e:	f7ff ffdb 	bl	8027ef8 <KLESS_GenerateAesKey>
    // swap byte order
    for (uint8_t i = 0; i < 4; i++) {
 8027f42:	2300      	movs	r3, #0
 8027f44:	77fb      	strb	r3, [r7, #31]
 8027f46:	e015      	b.n	8027f74 <KLESS_Pairing+0x48>
        swapped = _ByteSwap32(aes[i]);
 8027f48:	7ffb      	ldrb	r3, [r7, #31]
 8027f4a:	009b      	lsls	r3, r3, #2
 8027f4c:	f107 0220 	add.w	r2, r7, #32
 8027f50:	4413      	add	r3, r2
 8027f52:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8027f56:	4618      	mov	r0, r3
 8027f58:	f017 fcc2 	bl	803f8e0 <_ByteSwap32>
 8027f5c:	4603      	mov	r3, r0
 8027f5e:	603b      	str	r3, [r7, #0]
        memcpy(&payload[i * 4], &swapped, sizeof(swapped));
 8027f60:	7ffb      	ldrb	r3, [r7, #31]
 8027f62:	009b      	lsls	r3, r3, #2
 8027f64:	461a      	mov	r2, r3
 8027f66:	69bb      	ldr	r3, [r7, #24]
 8027f68:	4413      	add	r3, r2
 8027f6a:	683a      	ldr	r2, [r7, #0]
 8027f6c:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++) {
 8027f6e:	7ffb      	ldrb	r3, [r7, #31]
 8027f70:	3301      	adds	r3, #1
 8027f72:	77fb      	strb	r3, [r7, #31]
 8027f74:	7ffb      	ldrb	r3, [r7, #31]
 8027f76:	2b03      	cmp	r3, #3
 8027f78:	d9e6      	bls.n	8027f48 <KLESS_Pairing+0x1c>
    }
    // Insert VCU_ID
    memcpy(&payload[NRF_DATA_LENGTH], KLESS.tx.address, NRF_ADDR_LENGTH);
 8027f7a:	69bb      	ldr	r3, [r7, #24]
 8027f7c:	f103 0210 	add.w	r2, r3, #16
 8027f80:	4b23      	ldr	r3, [pc, #140]	; (8028010 <KLESS_Pairing+0xe4>)
 8027f82:	3334      	adds	r3, #52	; 0x34
 8027f84:	6818      	ldr	r0, [r3, #0]
 8027f86:	6010      	str	r0, [r2, #0]
 8027f88:	791b      	ldrb	r3, [r3, #4]
 8027f8a:	7113      	strb	r3, [r2, #4]

    // Set Address (pairing mode)
    memset(KLESS.tx.address, 0x00, sizeof(VCU.d.unit_id));
 8027f8c:	2204      	movs	r2, #4
 8027f8e:	2100      	movs	r1, #0
 8027f90:	4820      	ldr	r0, [pc, #128]	; (8028014 <KLESS_Pairing+0xe8>)
 8027f92:	f017 fd8d 	bl	803fab0 <memset>
    memset(KLESS.rx.address, 0x00, sizeof(VCU.d.unit_id));
 8027f96:	2204      	movs	r2, #4
 8027f98:	2100      	movs	r1, #0
 8027f9a:	481f      	ldr	r0, [pc, #124]	; (8028018 <KLESS_Pairing+0xec>)
 8027f9c:	f017 fd88 	bl	803fab0 <memset>

    // Set NRF Config (pairing mode)
    ce_reset(&nrf);
 8027fa0:	481e      	ldr	r0, [pc, #120]	; (802801c <KLESS_Pairing+0xf0>)
 8027fa2:	f7fd fad8 	bl	8025556 <ce_reset>
    nrf_set_tx_address(&nrf, KLESS.tx.address);
 8027fa6:	491b      	ldr	r1, [pc, #108]	; (8028014 <KLESS_Pairing+0xe8>)
 8027fa8:	481c      	ldr	r0, [pc, #112]	; (802801c <KLESS_Pairing+0xf0>)
 8027faa:	f7fe f939 	bl	8026220 <nrf_set_tx_address>
    nrf_set_rx_address_p0(&nrf, KLESS.rx.address);
 8027fae:	491a      	ldr	r1, [pc, #104]	; (8028018 <KLESS_Pairing+0xec>)
 8027fb0:	481a      	ldr	r0, [pc, #104]	; (802801c <KLESS_Pairing+0xf0>)
 8027fb2:	f7fe f919 	bl	80261e8 <nrf_set_rx_address_p0>
    nrf_set_rx_payload_width_p0(&nrf, NRF_DATA_PAIR_LENGTH);
 8027fb6:	2115      	movs	r1, #21
 8027fb8:	4818      	ldr	r0, [pc, #96]	; (802801c <KLESS_Pairing+0xf0>)
 8027fba:	f7fe f94d 	bl	8026258 <nrf_set_rx_payload_width_p0>
    ce_set(&nrf);
 8027fbe:	4817      	ldr	r0, [pc, #92]	; (802801c <KLESS_Pairing+0xf0>)
 8027fc0:	f7fd fab9 	bl	8025536 <ce_set>

    // Send Payload
    p = nrf_send_packet(&nrf, payload);
 8027fc4:	69b9      	ldr	r1, [r7, #24]
 8027fc6:	4815      	ldr	r0, [pc, #84]	; (802801c <KLESS_Pairing+0xf0>)
 8027fc8:	f7fe f967 	bl	802629a <nrf_send_packet>
 8027fcc:	4603      	mov	r3, r0
 8027fce:	75fb      	strb	r3, [r7, #23]
    _DelayMS(100);
 8027fd0:	2064      	movs	r0, #100	; 0x64
 8027fd2:	f017 fc43 	bl	803f85c <_DelayMS>

    // Set Address (normal mode)
    memcpy(KLESS.tx.address, &(VCU.d.unit_id), sizeof(VCU.d.unit_id));
 8027fd6:	4b12      	ldr	r3, [pc, #72]	; (8028020 <KLESS_Pairing+0xf4>)
 8027fd8:	681b      	ldr	r3, [r3, #0]
 8027fda:	4a0d      	ldr	r2, [pc, #52]	; (8028010 <KLESS_Pairing+0xe4>)
 8027fdc:	6353      	str	r3, [r2, #52]	; 0x34
    memcpy(KLESS.rx.address, &(VCU.d.unit_id), sizeof(VCU.d.unit_id));
 8027fde:	4b10      	ldr	r3, [pc, #64]	; (8028020 <KLESS_Pairing+0xf4>)
 8027fe0:	681b      	ldr	r3, [r3, #0]
 8027fe2:	4a0b      	ldr	r2, [pc, #44]	; (8028010 <KLESS_Pairing+0xe4>)
 8027fe4:	f8c2 304e 	str.w	r3, [r2, #78]	; 0x4e
    // Set Aes Key (new)
    EEPROM_AesKey(EE_CMD_W, aes);
 8027fe8:	1d3b      	adds	r3, r7, #4
 8027fea:	4619      	mov	r1, r3
 8027fec:	2001      	movs	r0, #1
 8027fee:	f016 fc19 	bl	803e824 <EEPROM_AesKey>

    // Set NRF Config (normal mode)
    KLESS_Init();
 8027ff2:	f7ff febb 	bl	8027d6c <KLESS_Init>

    return (p == NRF_OK);
 8027ff6:	7dfb      	ldrb	r3, [r7, #23]
 8027ff8:	2b00      	cmp	r3, #0
 8027ffa:	bf0c      	ite	eq
 8027ffc:	2301      	moveq	r3, #1
 8027ffe:	2300      	movne	r3, #0
 8028000:	b2db      	uxtb	r3, r3
}
 8028002:	4618      	mov	r0, r3
 8028004:	3720      	adds	r7, #32
 8028006:	46bd      	mov	sp, r7
 8028008:	bd80      	pop	{r7, pc}
 802800a:	bf00      	nop
 802800c:	20000149 	.word	0x20000149
 8028010:	20000110 	.word	0x20000110
 8028014:	20000144 	.word	0x20000144
 8028018:	2000015e 	.word	0x2000015e
 802801c:	200083cc 	.word	0x200083cc
 8028020:	20000228 	.word	0x20000228

08028024 <KLESS_Debugger>:
    LOG_Enter();

    return (p == NRF_OK);
}

void KLESS_Debugger(void) {
 8028024:	b580      	push	{r7, lr}
 8028026:	af00      	add	r7, sp, #0
    lock();
 8028028:	f000 f84c 	bl	80280c4 <lock>
    LOG_Str("NRF:Receive = ");
 802802c:	4806      	ldr	r0, [pc, #24]	; (8028048 <KLESS_Debugger+0x24>)
 802802e:	f016 fa1d 	bl	803e46c <LOG_Str>
    LOG_BufHex((char*) KLESS.rx.payload, NRF_DATA_LENGTH);
 8028032:	2110      	movs	r1, #16
 8028034:	4805      	ldr	r0, [pc, #20]	; (802804c <KLESS_Debugger+0x28>)
 8028036:	f016 fa6b 	bl	803e510 <LOG_BufHex>
    LOG_Enter();
 802803a:	f016 f99d 	bl	803e378 <LOG_Enter>
    unlock();
 802803e:	f000 f84f 	bl	80280e0 <unlock>
}
 8028042:	bf00      	nop
 8028044:	bd80      	pop	{r7, pc}
 8028046:	bf00      	nop
 8028048:	08043918 	.word	0x08043918
 802804c:	20000163 	.word	0x20000163

08028050 <KLESS_Refresh>:

void KLESS_Refresh(void) {
 8028050:	b580      	push	{r7, lr}
 8028052:	af00      	add	r7, sp, #0
    if ((_GetTickMS() - VCU.d.tick.keyless) < KEYLESS_TIMEOUT) {
 8028054:	f017 fc0d 	bl	803f872 <_GetTickMS>
 8028058:	4602      	mov	r2, r0
 802805a:	4b08      	ldr	r3, [pc, #32]	; (802807c <KLESS_Refresh+0x2c>)
 802805c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802805e:	1ad3      	subs	r3, r2, r3
 8028060:	f241 3287 	movw	r2, #4999	; 0x1387
 8028064:	4293      	cmp	r3, r2
 8028066:	d803      	bhi.n	8028070 <KLESS_Refresh+0x20>
        HMI1.d.status.keyless = 1;
 8028068:	4b05      	ldr	r3, [pc, #20]	; (8028080 <KLESS_Refresh+0x30>)
 802806a:	2201      	movs	r2, #1
 802806c:	715a      	strb	r2, [r3, #5]
    } else {
        HMI1.d.status.keyless = 0;
    }
}
 802806e:	e002      	b.n	8028076 <KLESS_Refresh+0x26>
        HMI1.d.status.keyless = 0;
 8028070:	4b03      	ldr	r3, [pc, #12]	; (8028080 <KLESS_Refresh+0x30>)
 8028072:	2200      	movs	r2, #0
 8028074:	715a      	strb	r2, [r3, #5]
}
 8028076:	bf00      	nop
 8028078:	bd80      	pop	{r7, pc}
 802807a:	bf00      	nop
 802807c:	20000228 	.word	0x20000228
 8028080:	200001e4 	.word	0x200001e4

08028084 <KLESS_IrqHandler>:

void KLESS_IrqHandler(void) {
 8028084:	b580      	push	{r7, lr}
 8028086:	af00      	add	r7, sp, #0
    nrf_irq_handler(&nrf);
 8028088:	4802      	ldr	r0, [pc, #8]	; (8028094 <KLESS_IrqHandler+0x10>)
 802808a:	f7fe f939 	bl	8026300 <nrf_irq_handler>
}
 802808e:	bf00      	nop
 8028090:	bd80      	pop	{r7, pc}
 8028092:	bf00      	nop
 8028094:	200083cc 	.word	0x200083cc

08028098 <nrf_packet_received_callback>:

void nrf_packet_received_callback(nrf24l01 *dev, uint8_t *data) {
 8028098:	b580      	push	{r7, lr}
 802809a:	b082      	sub	sp, #8
 802809c:	af00      	add	r7, sp, #0
 802809e:	6078      	str	r0, [r7, #4]
 80280a0:	6039      	str	r1, [r7, #0]
    // used in favor of nrf_receive_packet
    dev->rx_busy = 0;
 80280a2:	687b      	ldr	r3, [r7, #4]
 80280a4:	2200      	movs	r2, #0
 80280a6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

    osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_RX_IT);
 80280aa:	4b05      	ldr	r3, [pc, #20]	; (80280c0 <nrf_packet_received_callback+0x28>)
 80280ac:	681b      	ldr	r3, [r3, #0]
 80280ae:	2101      	movs	r1, #1
 80280b0:	4618      	mov	r0, r3
 80280b2:	f00f fb03 	bl	80376bc <osThreadFlagsSet>
}
 80280b6:	bf00      	nop
 80280b8:	3708      	adds	r7, #8
 80280ba:	46bd      	mov	sp, r7
 80280bc:	bd80      	pop	{r7, pc}
 80280be:	bf00      	nop
 80280c0:	20008638 	.word	0x20008638

080280c4 <lock>:

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 80280c4:	b580      	push	{r7, lr}
 80280c6:	af00      	add	r7, sp, #0
    osMutexAcquire(KlessRecMutexHandle, osWaitForever);
 80280c8:	4b04      	ldr	r3, [pc, #16]	; (80280dc <lock+0x18>)
 80280ca:	681b      	ldr	r3, [r3, #0]
 80280cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80280d0:	4618      	mov	r0, r3
 80280d2:	f00f fe61 	bl	8037d98 <osMutexAcquire>
}
 80280d6:	bf00      	nop
 80280d8:	bd80      	pop	{r7, pc}
 80280da:	bf00      	nop
 80280dc:	200086b4 	.word	0x200086b4

080280e0 <unlock>:

static void unlock(void) {
 80280e0:	b580      	push	{r7, lr}
 80280e2:	af00      	add	r7, sp, #0
    osMutexRelease(KlessRecMutexHandle);
 80280e4:	4b03      	ldr	r3, [pc, #12]	; (80280f4 <unlock+0x14>)
 80280e6:	681b      	ldr	r3, [r3, #0]
 80280e8:	4618      	mov	r0, r3
 80280ea:	f00f feb3 	bl	8037e54 <osMutexRelease>
}
 80280ee:	bf00      	nop
 80280f0:	bd80      	pop	{r7, pc}
 80280f2:	bf00      	nop
 80280f4:	200086b4 	.word	0x200086b4

080280f8 <Report_Init>:
extern sw_t SW;
extern sim_t SIM;
extern uint16_t BACKUP_VOLTAGE;

/* Public functions implementation --------------------------------------------*/
void Report_Init(FRAME_TYPE frame, report_t *report) {
 80280f8:	b580      	push	{r7, lr}
 80280fa:	b082      	sub	sp, #8
 80280fc:	af00      	add	r7, sp, #0
 80280fe:	4603      	mov	r3, r0
 8028100:	6039      	str	r1, [r7, #0]
 8028102:	71fb      	strb	r3, [r7, #7]
    // set default data
    LOG_StrLn("Reporter:ReportInit");
 8028104:	4808      	ldr	r0, [pc, #32]	; (8028128 <Report_Init+0x30>)
 8028106:	f016 f9c9 	bl	803e49c <LOG_StrLn>
    // =============== REPORT ==============
    // header report
    report->header.prefix[0] = PREFIX_REPORT[1];
 802810a:	2252      	movs	r2, #82	; 0x52
 802810c:	683b      	ldr	r3, [r7, #0]
 802810e:	701a      	strb	r2, [r3, #0]
    report->header.prefix[1] = PREFIX_REPORT[0];
 8028110:	2240      	movs	r2, #64	; 0x40
 8028112:	683b      	ldr	r3, [r7, #0]
 8028114:	705a      	strb	r2, [r3, #1]
    report->header.seq_id = VCU.d.seq_id.report;
 8028116:	4b05      	ldr	r3, [pc, #20]	; (802812c <Report_Init+0x34>)
 8028118:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 802811c:	683b      	ldr	r3, [r7, #0]
 802811e:	819a      	strh	r2, [r3, #12]
    // (already set)
    // body required
    // body optional
}
 8028120:	bf00      	nop
 8028122:	3708      	adds	r7, #8
 8028124:	46bd      	mov	sp, r7
 8028126:	bd80      	pop	{r7, pc}
 8028128:	08043928 	.word	0x08043928
 802812c:	20000228 	.word	0x20000228

08028130 <Response_Init>:

void Response_Init(response_t *response) {
 8028130:	b580      	push	{r7, lr}
 8028132:	b082      	sub	sp, #8
 8028134:	af00      	add	r7, sp, #0
 8028136:	6078      	str	r0, [r7, #4]
    // set default data
    LOG_StrLn("Reporter:ResponseInit");
 8028138:	4808      	ldr	r0, [pc, #32]	; (802815c <Response_Init+0x2c>)
 802813a:	f016 f9af 	bl	803e49c <LOG_StrLn>
    // =============== REPORT ==============
    // header report
    response->header.prefix[0] = PREFIX_REPORT[1];
 802813e:	2252      	movs	r2, #82	; 0x52
 8028140:	687b      	ldr	r3, [r7, #4]
 8028142:	701a      	strb	r2, [r3, #0]
    response->header.prefix[1] = PREFIX_REPORT[0];
 8028144:	2240      	movs	r2, #64	; 0x40
 8028146:	687b      	ldr	r3, [r7, #4]
 8028148:	705a      	strb	r2, [r3, #1]
    response->header.seq_id = VCU.d.seq_id.response;
 802814a:	4b05      	ldr	r3, [pc, #20]	; (8028160 <Response_Init+0x30>)
 802814c:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 8028150:	687b      	ldr	r3, [r7, #4]
 8028152:	819a      	strh	r2, [r3, #12]
}
 8028154:	bf00      	nop
 8028156:	3708      	adds	r7, #8
 8028158:	46bd      	mov	sp, r7
 802815a:	bd80      	pop	{r7, pc}
 802815c:	0804393c 	.word	0x0804393c
 8028160:	20000228 	.word	0x20000228

08028164 <Report_Capture>:

void Report_Capture(FRAME_TYPE frame, report_t *report) {
 8028164:	b590      	push	{r4, r7, lr}
 8028166:	b087      	sub	sp, #28
 8028168:	af00      	add	r7, sp, #0
 802816a:	4603      	mov	r3, r0
 802816c:	60b9      	str	r1, [r7, #8]
 802816e:	73fb      	strb	r3, [r7, #15]
    sw_sub_t *pSub = &(SW.runner.mode.sub);
 8028170:	4b9a      	ldr	r3, [pc, #616]	; (80283dc <Report_Capture+0x278>)
 8028172:	613b      	str	r3, [r7, #16]

    // Reconstruct the header
    report->header.seq_id++;
 8028174:	68bb      	ldr	r3, [r7, #8]
 8028176:	899b      	ldrh	r3, [r3, #12]
 8028178:	b29b      	uxth	r3, r3
 802817a:	3301      	adds	r3, #1
 802817c:	b29a      	uxth	r2, r3
 802817e:	68bb      	ldr	r3, [r7, #8]
 8028180:	819a      	strh	r2, [r3, #12]
    report->header.unit_id = VCU.d.unit_id;
 8028182:	4b97      	ldr	r3, [pc, #604]	; (80283e0 <Report_Capture+0x27c>)
 8028184:	681a      	ldr	r2, [r3, #0]
 8028186:	68bb      	ldr	r3, [r7, #8]
 8028188:	609a      	str	r2, [r3, #8]
    report->header.frame_id = frame;
 802818a:	68bb      	ldr	r3, [r7, #8]
 802818c:	7bfa      	ldrb	r2, [r7, #15]
 802818e:	71da      	strb	r2, [r3, #7]
    report->header.size = sizeof(report->header.frame_id) +
 8028190:	68bb      	ldr	r3, [r7, #8]
 8028192:	2230      	movs	r2, #48	; 0x30
 8028194:	719a      	strb	r2, [r3, #6]
            sizeof(report->header.unit_id) +
            sizeof(report->header.seq_id) +
            sizeof(report->data.req);

    // Reconstruct the body
    report->data.req.vcu.driver_id = VCU.d.driver_id;
 8028196:	4b92      	ldr	r3, [pc, #584]	; (80283e0 <Report_Capture+0x27c>)
 8028198:	791a      	ldrb	r2, [r3, #4]
 802819a:	68bb      	ldr	r3, [r7, #8]
 802819c:	779a      	strb	r2, [r3, #30]
    report->data.req.vcu.events_group = VCU.d.events;
 802819e:	4b90      	ldr	r3, [pc, #576]	; (80283e0 <Report_Capture+0x27c>)
 80281a0:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 80281a4:	68ba      	ldr	r2, [r7, #8]
 80281a6:	321f      	adds	r2, #31
 80281a8:	6013      	str	r3, [r2, #0]
 80281aa:	6054      	str	r4, [r2, #4]
    report->data.req.vcu.rtc.log = RTC_Read();
 80281ac:	f7fe fa74 	bl	8026698 <RTC_Read>
 80281b0:	4603      	mov	r3, r0
 80281b2:	460c      	mov	r4, r1
 80281b4:	68ba      	ldr	r2, [r7, #8]
 80281b6:	3216      	adds	r2, #22
 80281b8:	6013      	str	r3, [r2, #0]
 80281ba:	6054      	str	r4, [r2, #4]
    // BMS data
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 80281bc:	2300      	movs	r3, #0
 80281be:	75fb      	strb	r3, [r7, #23]
 80281c0:	e04c      	b.n	802825c <Report_Capture+0xf8>
        report->data.req.bms.pack[i].id = BMS.d.pack[i].id;
 80281c2:	7dfa      	ldrb	r2, [r7, #23]
 80281c4:	7df8      	ldrb	r0, [r7, #23]
 80281c6:	4987      	ldr	r1, [pc, #540]	; (80283e4 <Report_Capture+0x280>)
 80281c8:	4613      	mov	r3, r2
 80281ca:	00db      	lsls	r3, r3, #3
 80281cc:	1a9b      	subs	r3, r3, r2
 80281ce:	009b      	lsls	r3, r3, #2
 80281d0:	440b      	add	r3, r1
 80281d2:	3304      	adds	r3, #4
 80281d4:	681a      	ldr	r2, [r3, #0]
 80281d6:	68b9      	ldr	r1, [r7, #8]
 80281d8:	1d03      	adds	r3, r0, #4
 80281da:	00db      	lsls	r3, r3, #3
 80281dc:	440b      	add	r3, r1
 80281de:	f8c3 2007 	str.w	r2, [r3, #7]
        report->data.req.bms.pack[i].voltage = BMS.d.pack[i].voltage * 100;
 80281e2:	7dfa      	ldrb	r2, [r7, #23]
 80281e4:	497f      	ldr	r1, [pc, #508]	; (80283e4 <Report_Capture+0x280>)
 80281e6:	4613      	mov	r3, r2
 80281e8:	00db      	lsls	r3, r3, #3
 80281ea:	1a9b      	subs	r3, r3, r2
 80281ec:	009b      	lsls	r3, r3, #2
 80281ee:	440b      	add	r3, r1
 80281f0:	3308      	adds	r3, #8
 80281f2:	edd3 7a00 	vldr	s15, [r3]
 80281f6:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 80283e8 <Report_Capture+0x284>
 80281fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80281fe:	7dfb      	ldrb	r3, [r7, #23]
 8028200:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8028204:	ee17 2a90 	vmov	r2, s15
 8028208:	b291      	uxth	r1, r2
 802820a:	68ba      	ldr	r2, [r7, #8]
 802820c:	3304      	adds	r3, #4
 802820e:	00db      	lsls	r3, r3, #3
 8028210:	4413      	add	r3, r2
 8028212:	460a      	mov	r2, r1
 8028214:	f8a3 200b 	strh.w	r2, [r3, #11]
        report->data.req.bms.pack[i].current = (BMS.d.pack[i].current + 50) * 100;
 8028218:	7dfa      	ldrb	r2, [r7, #23]
 802821a:	4972      	ldr	r1, [pc, #456]	; (80283e4 <Report_Capture+0x280>)
 802821c:	4613      	mov	r3, r2
 802821e:	00db      	lsls	r3, r3, #3
 8028220:	1a9b      	subs	r3, r3, r2
 8028222:	009b      	lsls	r3, r3, #2
 8028224:	440b      	add	r3, r1
 8028226:	330c      	adds	r3, #12
 8028228:	edd3 7a00 	vldr	s15, [r3]
 802822c:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 80283ec <Report_Capture+0x288>
 8028230:	ee77 7a87 	vadd.f32	s15, s15, s14
 8028234:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 80283e8 <Report_Capture+0x284>
 8028238:	ee67 7a87 	vmul.f32	s15, s15, s14
 802823c:	7dfb      	ldrb	r3, [r7, #23]
 802823e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8028242:	ee17 2a90 	vmov	r2, s15
 8028246:	b291      	uxth	r1, r2
 8028248:	68ba      	ldr	r2, [r7, #8]
 802824a:	3304      	adds	r3, #4
 802824c:	00db      	lsls	r3, r3, #3
 802824e:	4413      	add	r3, r2
 8028250:	460a      	mov	r2, r1
 8028252:	f8a3 200d 	strh.w	r2, [r3, #13]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028256:	7dfb      	ldrb	r3, [r7, #23]
 8028258:	3301      	adds	r3, #1
 802825a:	75fb      	strb	r3, [r7, #23]
 802825c:	7dfb      	ldrb	r3, [r7, #23]
 802825e:	2b01      	cmp	r3, #1
 8028260:	d9af      	bls.n	80281c2 <Report_Capture+0x5e>
    }

    // Add more (if full frame)
    if (frame == FR_FULL) {
 8028262:	7bfb      	ldrb	r3, [r7, #15]
 8028264:	2b02      	cmp	r3, #2
 8028266:	f040 80b4 	bne.w	80283d2 <Report_Capture+0x26e>
        report->header.size += sizeof(report->data.opt);
 802826a:	68bb      	ldr	r3, [r7, #8]
 802826c:	799b      	ldrb	r3, [r3, #6]
 802826e:	3323      	adds	r3, #35	; 0x23
 8028270:	b2da      	uxtb	r2, r3
 8028272:	68bb      	ldr	r3, [r7, #8]
 8028274:	719a      	strb	r2, [r3, #6]
        // set parameter
        report->data.opt.vcu.gps.latitude = (int32_t) (GPS.latitude * 10000000);
 8028276:	4b5e      	ldr	r3, [pc, #376]	; (80283f0 <Report_Capture+0x28c>)
 8028278:	edd3 7a01 	vldr	s15, [r3, #4]
 802827c:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80283f4 <Report_Capture+0x290>
 8028280:	ee67 7a87 	vmul.f32	s15, s15, s14
 8028284:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8028288:	ee17 2a90 	vmov	r2, s15
 802828c:	68bb      	ldr	r3, [r7, #8]
 802828e:	f8c3 203b 	str.w	r2, [r3, #59]	; 0x3b
        report->data.opt.vcu.gps.longitude = (int32_t) (GPS.longitude * 10000000);
 8028292:	4b57      	ldr	r3, [pc, #348]	; (80283f0 <Report_Capture+0x28c>)
 8028294:	edd3 7a02 	vldr	s15, [r3, #8]
 8028298:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80283f4 <Report_Capture+0x290>
 802829c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80282a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80282a4:	ee17 2a90 	vmov	r2, s15
 80282a8:	68bb      	ldr	r3, [r7, #8]
 80282aa:	f8c3 2037 	str.w	r2, [r3, #55]	; 0x37
        report->data.opt.vcu.gps.hdop = (uint8_t) (GPS.dop_h * 10);
 80282ae:	4b50      	ldr	r3, [pc, #320]	; (80283f0 <Report_Capture+0x28c>)
 80282b0:	edd3 7a00 	vldr	s15, [r3]
 80282b4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80282b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80282bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80282c0:	edc7 7a01 	vstr	s15, [r7, #4]
 80282c4:	793b      	ldrb	r3, [r7, #4]
 80282c6:	b2da      	uxtb	r2, r3
 80282c8:	68bb      	ldr	r3, [r7, #8]
 80282ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
        report->data.opt.vcu.gps.heading = (uint8_t) (GPS.heading / 2);
 80282ce:	4b48      	ldr	r3, [pc, #288]	; (80283f0 <Report_Capture+0x28c>)
 80282d0:	ed93 7a03 	vldr	s14, [r3, #12]
 80282d4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80282d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80282dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80282e0:	edc7 7a01 	vstr	s15, [r7, #4]
 80282e4:	793b      	ldrb	r3, [r7, #4]
 80282e6:	b2da      	uxtb	r2, r3
 80282e8:	68bb      	ldr	r3, [r7, #8]
 80282ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        report->data.opt.vcu.speed = GPS.speed_kph;
 80282ee:	4b40      	ldr	r3, [pc, #256]	; (80283f0 <Report_Capture+0x28c>)
 80282f0:	edd3 7a04 	vldr	s15, [r3, #16]
 80282f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80282f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80282fc:	793b      	ldrb	r3, [r7, #4]
 80282fe:	b2da      	uxtb	r2, r3
 8028300:	68bb      	ldr	r3, [r7, #8]
 8028302:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        report->data.opt.vcu.odometer = VCU.d.odometer;
 8028306:	4b36      	ldr	r3, [pc, #216]	; (80283e0 <Report_Capture+0x27c>)
 8028308:	68da      	ldr	r2, [r3, #12]
 802830a:	68bb      	ldr	r3, [r7, #8]
 802830c:	f8c3 2042 	str.w	r2, [r3, #66]	; 0x42

        report->data.opt.vcu.trip.a = pSub->trip[SW_M_TRIP_A];
 8028310:	693b      	ldr	r3, [r7, #16]
 8028312:	689a      	ldr	r2, [r3, #8]
 8028314:	68bb      	ldr	r3, [r7, #8]
 8028316:	f8c3 204a 	str.w	r2, [r3, #74]	; 0x4a
        report->data.opt.vcu.trip.b = pSub->trip[SW_M_TRIP_B];
 802831a:	693b      	ldr	r3, [r7, #16]
 802831c:	68da      	ldr	r2, [r3, #12]
 802831e:	68bb      	ldr	r3, [r7, #8]
 8028320:	f8c3 204e 	str.w	r2, [r3, #78]	; 0x4e
        report->data.opt.vcu.report.range = pSub->report[SW_M_REPORT_RANGE];
 8028324:	693b      	ldr	r3, [r7, #16]
 8028326:	799a      	ldrb	r2, [r3, #6]
 8028328:	68bb      	ldr	r3, [r7, #8]
 802832a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
        report->data.opt.vcu.report.efficiency = pSub->report[SW_M_REPORT_EFFICIENCY];
 802832e:	693b      	ldr	r3, [r7, #16]
 8028330:	79da      	ldrb	r2, [r3, #7]
 8028332:	68bb      	ldr	r3, [r7, #8]
 8028334:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

        report->data.opt.vcu.signal = SIM.signal;
 8028338:	4b2f      	ldr	r3, [pc, #188]	; (80283f8 <Report_Capture+0x294>)
 802833a:	7c1a      	ldrb	r2, [r3, #16]
 802833c:	68bb      	ldr	r3, [r7, #8]
 802833e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
        report->data.opt.vcu.backup_voltage = BACKUP_VOLTAGE / 18;
 8028342:	4b2e      	ldr	r3, [pc, #184]	; (80283fc <Report_Capture+0x298>)
 8028344:	881b      	ldrh	r3, [r3, #0]
 8028346:	4a2e      	ldr	r2, [pc, #184]	; (8028400 <Report_Capture+0x29c>)
 8028348:	fba2 2303 	umull	r2, r3, r2, r3
 802834c:	089b      	lsrs	r3, r3, #2
 802834e:	b29b      	uxth	r3, r3
 8028350:	b2da      	uxtb	r2, r3
 8028352:	68bb      	ldr	r3, [r7, #8]
 8028354:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

        // BMS data
        for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028358:	2300      	movs	r3, #0
 802835a:	75bb      	strb	r3, [r7, #22]
 802835c:	e036      	b.n	80283cc <Report_Capture+0x268>
            report->data.opt.bms.pack[i].soc = BMS.d.pack[i].soc;
 802835e:	7dba      	ldrb	r2, [r7, #22]
 8028360:	4920      	ldr	r1, [pc, #128]	; (80283e4 <Report_Capture+0x280>)
 8028362:	4613      	mov	r3, r2
 8028364:	00db      	lsls	r3, r3, #3
 8028366:	1a9b      	subs	r3, r3, r2
 8028368:	009b      	lsls	r3, r3, #2
 802836a:	440b      	add	r3, r1
 802836c:	3310      	adds	r3, #16
 802836e:	edd3 7a00 	vldr	s15, [r3]
 8028372:	7dbb      	ldrb	r3, [r7, #22]
 8028374:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8028378:	ee17 2a90 	vmov	r2, s15
 802837c:	b291      	uxth	r1, r2
 802837e:	68ba      	ldr	r2, [r7, #8]
 8028380:	3312      	adds	r3, #18
 8028382:	009b      	lsls	r3, r3, #2
 8028384:	4413      	add	r3, r2
 8028386:	460a      	mov	r2, r1
 8028388:	815a      	strh	r2, [r3, #10]
            report->data.opt.bms.pack[i].temperature = (BMS.d.pack[i].temperature + 40) * 10;
 802838a:	7dba      	ldrb	r2, [r7, #22]
 802838c:	4915      	ldr	r1, [pc, #84]	; (80283e4 <Report_Capture+0x280>)
 802838e:	4613      	mov	r3, r2
 8028390:	00db      	lsls	r3, r3, #3
 8028392:	1a9b      	subs	r3, r3, r2
 8028394:	009b      	lsls	r3, r3, #2
 8028396:	440b      	add	r3, r1
 8028398:	3314      	adds	r3, #20
 802839a:	edd3 7a00 	vldr	s15, [r3]
 802839e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8028404 <Report_Capture+0x2a0>
 80283a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80283a6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80283aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80283ae:	7dbb      	ldrb	r3, [r7, #22]
 80283b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80283b4:	ee17 2a90 	vmov	r2, s15
 80283b8:	b291      	uxth	r1, r2
 80283ba:	68ba      	ldr	r2, [r7, #8]
 80283bc:	3312      	adds	r3, #18
 80283be:	009b      	lsls	r3, r3, #2
 80283c0:	4413      	add	r3, r2
 80283c2:	460a      	mov	r2, r1
 80283c4:	819a      	strh	r2, [r3, #12]
        for (uint8_t i = 0; i < BMS_COUNT; i++) {
 80283c6:	7dbb      	ldrb	r3, [r7, #22]
 80283c8:	3301      	adds	r3, #1
 80283ca:	75bb      	strb	r3, [r7, #22]
 80283cc:	7dbb      	ldrb	r3, [r7, #22]
 80283ce:	2b01      	cmp	r3, #1
 80283d0:	d9c5      	bls.n	802835e <Report_Capture+0x1fa>
        }
    }
}
 80283d2:	bf00      	nop
 80283d4:	371c      	adds	r7, #28
 80283d6:	46bd      	mov	sp, r7
 80283d8:	bd90      	pop	{r4, r7, pc}
 80283da:	bf00      	nop
 80283dc:	200000fc 	.word	0x200000fc
 80283e0:	20000228 	.word	0x20000228
 80283e4:	20000178 	.word	0x20000178
 80283e8:	42c80000 	.word	0x42c80000
 80283ec:	42480000 	.word	0x42480000
 80283f0:	20008404 	.word	0x20008404
 80283f4:	4b189680 	.word	0x4b189680
 80283f8:	200002a8 	.word	0x200002a8
 80283fc:	200004b4 	.word	0x200004b4
 8028400:	38e38e39 	.word	0x38e38e39
 8028404:	42200000 	.word	0x42200000

08028408 <Response_Capture>:

void Response_Capture(response_t *response) {
 8028408:	b580      	push	{r7, lr}
 802840a:	b082      	sub	sp, #8
 802840c:	af00      	add	r7, sp, #0
 802840e:	6078      	str	r0, [r7, #4]
    //Reconstruct the header
    response->header.seq_id++;
 8028410:	687b      	ldr	r3, [r7, #4]
 8028412:	899b      	ldrh	r3, [r3, #12]
 8028414:	b29b      	uxth	r3, r3
 8028416:	3301      	adds	r3, #1
 8028418:	b29a      	uxth	r2, r3
 802841a:	687b      	ldr	r3, [r7, #4]
 802841c:	819a      	strh	r2, [r3, #12]
    response->header.unit_id = VCU.d.unit_id;
 802841e:	4b0b      	ldr	r3, [pc, #44]	; (802844c <Response_Capture+0x44>)
 8028420:	681a      	ldr	r2, [r3, #0]
 8028422:	687b      	ldr	r3, [r7, #4]
 8028424:	609a      	str	r2, [r3, #8]
    response->header.frame_id = FR_RESPONSE;
 8028426:	687b      	ldr	r3, [r7, #4]
 8028428:	2200      	movs	r2, #0
 802842a:	71da      	strb	r2, [r3, #7]
    response->header.size = sizeof(response->header.frame_id) +
            sizeof(response->header.unit_id) +
            sizeof(response->header.seq_id) +
            sizeof(response->data.code) +
            strlen(response->data.message);
 802842c:	687b      	ldr	r3, [r7, #4]
 802842e:	330f      	adds	r3, #15
 8028430:	4618      	mov	r0, r3
 8028432:	f7f7 feff 	bl	8020234 <strlen>
 8028436:	4603      	mov	r3, r0
            sizeof(response->data.code) +
 8028438:	b2db      	uxtb	r3, r3
 802843a:	3308      	adds	r3, #8
 802843c:	b2da      	uxtb	r2, r3
    response->header.size = sizeof(response->header.frame_id) +
 802843e:	687b      	ldr	r3, [r7, #4]
 8028440:	719a      	strb	r2, [r3, #6]
}
 8028442:	bf00      	nop
 8028444:	3708      	adds	r7, #8
 8028446:	46bd      	mov	sp, r7
 8028448:	bd80      	pop	{r7, pc}
 802844a:	bf00      	nop
 802844c:	20000228 	.word	0x20000228

08028450 <Report_SetCRC>:

void Report_SetCRC(report_t *report) {
 8028450:	b590      	push	{r4, r7, lr}
 8028452:	b083      	sub	sp, #12
 8028454:	af00      	add	r7, sp, #0
 8028456:	6078      	str	r0, [r7, #4]
    // get current sending date-time
    report->data.req.vcu.rtc.send = RTC_Read();
 8028458:	f7fe f91e 	bl	8026698 <RTC_Read>
 802845c:	4603      	mov	r3, r0
 802845e:	460c      	mov	r4, r1
 8028460:	687a      	ldr	r2, [r7, #4]
 8028462:	320e      	adds	r2, #14
 8028464:	6013      	str	r3, [r2, #0]
 8028466:	6054      	str	r4, [r2, #4]
    // recalculate the CRC
    report->header.crc = CRC_Calculate8(
 8028468:	687b      	ldr	r3, [r7, #4]
 802846a:	1d98      	adds	r0, r3, #6
            (uint8_t*) &(report->header.size),
            report->header.size + sizeof(report->header.size),
 802846c:	687b      	ldr	r3, [r7, #4]
 802846e:	799b      	ldrb	r3, [r3, #6]
 8028470:	3301      	adds	r3, #1
    report->header.crc = CRC_Calculate8(
 8028472:	2200      	movs	r2, #0
 8028474:	4619      	mov	r1, r3
 8028476:	f015 fe61 	bl	803e13c <CRC_Calculate8>
 802847a:	4602      	mov	r2, r0
 802847c:	687b      	ldr	r3, [r7, #4]
 802847e:	f8c3 2002 	str.w	r2, [r3, #2]
            0);
}
 8028482:	bf00      	nop
 8028484:	370c      	adds	r7, #12
 8028486:	46bd      	mov	sp, r7
 8028488:	bd90      	pop	{r4, r7, pc}

0802848a <Response_SetCRC>:

void Response_SetCRC(response_t *response) {
 802848a:	b580      	push	{r7, lr}
 802848c:	b082      	sub	sp, #8
 802848e:	af00      	add	r7, sp, #0
 8028490:	6078      	str	r0, [r7, #4]
    response->header.crc = CRC_Calculate8(
 8028492:	687b      	ldr	r3, [r7, #4]
 8028494:	1d98      	adds	r0, r3, #6
            (uint8_t*) &(response->header.size),
            response->header.size + sizeof(response->header.size),
 8028496:	687b      	ldr	r3, [r7, #4]
 8028498:	799b      	ldrb	r3, [r3, #6]
 802849a:	3301      	adds	r3, #1
    response->header.crc = CRC_Calculate8(
 802849c:	2200      	movs	r2, #0
 802849e:	4619      	mov	r1, r3
 80284a0:	f015 fe4c 	bl	803e13c <CRC_Calculate8>
 80284a4:	4602      	mov	r2, r0
 80284a6:	687b      	ldr	r3, [r7, #4]
 80284a8:	f8c3 2002 	str.w	r2, [r3, #2]
            0);
}
 80284ac:	bf00      	nop
 80284ae:	3708      	adds	r7, #8
 80284b0:	46bd      	mov	sp, r7
 80284b2:	bd80      	pop	{r7, pc}

080284b4 <Command_Debugger>:

void Command_Debugger(command_t *cmd) {
 80284b4:	b580      	push	{r7, lr}
 80284b6:	b082      	sub	sp, #8
 80284b8:	af00      	add	r7, sp, #0
 80284ba:	6078      	str	r0, [r7, #4]
    LOG_Str("\nCommand:Payload [");
 80284bc:	480f      	ldr	r0, [pc, #60]	; (80284fc <Command_Debugger+0x48>)
 80284be:	f015 ffd5 	bl	803e46c <LOG_Str>
    LOG_Int(cmd->data.code);
 80284c2:	687b      	ldr	r3, [r7, #4]
 80284c4:	79db      	ldrb	r3, [r3, #7]
 80284c6:	4618      	mov	r0, r3
 80284c8:	f015 ff62 	bl	803e390 <LOG_Int>
    LOG_Str("-");
 80284cc:	480c      	ldr	r0, [pc, #48]	; (8028500 <Command_Debugger+0x4c>)
 80284ce:	f015 ffcd 	bl	803e46c <LOG_Str>
    LOG_Int(cmd->data.sub_code);
 80284d2:	687b      	ldr	r3, [r7, #4]
 80284d4:	7a1b      	ldrb	r3, [r3, #8]
 80284d6:	4618      	mov	r0, r3
 80284d8:	f015 ff5a 	bl	803e390 <LOG_Int>
    LOG_Str("] = ");
 80284dc:	4809      	ldr	r0, [pc, #36]	; (8028504 <Command_Debugger+0x50>)
 80284de:	f015 ffc5 	bl	803e46c <LOG_Str>
    LOG_BufHex((char*) &(cmd->data.value), sizeof(cmd->data.value));
 80284e2:	687b      	ldr	r3, [r7, #4]
 80284e4:	3309      	adds	r3, #9
 80284e6:	2108      	movs	r1, #8
 80284e8:	4618      	mov	r0, r3
 80284ea:	f016 f811 	bl	803e510 <LOG_BufHex>
    LOG_Enter();
 80284ee:	f015 ff43 	bl	803e378 <LOG_Enter>
}
 80284f2:	bf00      	nop
 80284f4:	3708      	adds	r7, #8
 80284f6:	46bd      	mov	sp, r7
 80284f8:	bd80      	pop	{r7, pc}
 80284fa:	bf00      	nop
 80284fc:	08043954 	.word	0x08043954
 8028500:	08043968 	.word	0x08043968
 8028504:	0804396c 	.word	0x0804396c

08028508 <BMS_Init>:
        BMS_CheckState,
        BMS_MergeData,
};

/* Public functions implementation --------------------------------------------*/
void BMS_Init(void) {
 8028508:	b580      	push	{r7, lr}
 802850a:	b082      	sub	sp, #8
 802850c:	af00      	add	r7, sp, #0
    BMS.d.started = 0;
 802850e:	4b0e      	ldr	r3, [pc, #56]	; (8028548 <BMS_Init+0x40>)
 8028510:	2200      	movs	r2, #0
 8028512:	701a      	strb	r2, [r3, #0]
    BMS.d.soc = 0;
 8028514:	4b0c      	ldr	r3, [pc, #48]	; (8028548 <BMS_Init+0x40>)
 8028516:	2200      	movs	r2, #0
 8028518:	705a      	strb	r2, [r3, #1]
    BMS.d.overheat = 0;
 802851a:	4b0b      	ldr	r3, [pc, #44]	; (8028548 <BMS_Init+0x40>)
 802851c:	2200      	movs	r2, #0
 802851e:	709a      	strb	r2, [r3, #2]
    BMS.d.warning = 0;
 8028520:	4b09      	ldr	r3, [pc, #36]	; (8028548 <BMS_Init+0x40>)
 8028522:	2200      	movs	r2, #0
 8028524:	70da      	strb	r2, [r3, #3]
    // set each BMS
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028526:	2300      	movs	r3, #0
 8028528:	71fb      	strb	r3, [r7, #7]
 802852a:	e006      	b.n	802853a <BMS_Init+0x32>
        BMS_ResetIndex(i);
 802852c:	79fb      	ldrb	r3, [r7, #7]
 802852e:	4618      	mov	r0, r3
 8028530:	f000 f852 	bl	80285d8 <BMS_ResetIndex>
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028534:	79fb      	ldrb	r3, [r7, #7]
 8028536:	3301      	adds	r3, #1
 8028538:	71fb      	strb	r3, [r7, #7]
 802853a:	79fb      	ldrb	r3, [r7, #7]
 802853c:	2b01      	cmp	r3, #1
 802853e:	d9f5      	bls.n	802852c <BMS_Init+0x24>
    }
}
 8028540:	bf00      	nop
 8028542:	3708      	adds	r7, #8
 8028544:	46bd      	mov	sp, r7
 8028546:	bd80      	pop	{r7, pc}
 8028548:	20000178 	.word	0x20000178

0802854c <BMS_PowerOverCan>:

void BMS_PowerOverCan(uint8_t on) {
 802854c:	b580      	push	{r7, lr}
 802854e:	b082      	sub	sp, #8
 8028550:	af00      	add	r7, sp, #0
 8028552:	4603      	mov	r3, r0
 8028554:	71fb      	strb	r3, [r7, #7]
    if (on) {
 8028556:	79fb      	ldrb	r3, [r7, #7]
 8028558:	2b00      	cmp	r3, #0
 802855a:	d016      	beq.n	802858a <BMS_PowerOverCan+0x3e>
        if (!BMS.CheckRun(1) && !BMS.CheckState(BMS_STATE_DISCHARGE)) {
 802855c:	4b1d      	ldr	r3, [pc, #116]	; (80285d4 <BMS_PowerOverCan+0x88>)
 802855e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028560:	2001      	movs	r0, #1
 8028562:	4798      	blx	r3
 8028564:	4603      	mov	r3, r0
 8028566:	2b00      	cmp	r3, #0
 8028568:	d10b      	bne.n	8028582 <BMS_PowerOverCan+0x36>
 802856a:	4b1a      	ldr	r3, [pc, #104]	; (80285d4 <BMS_PowerOverCan+0x88>)
 802856c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802856e:	2001      	movs	r0, #1
 8028570:	4798      	blx	r3
 8028572:	4603      	mov	r3, r0
 8028574:	2b00      	cmp	r3, #0
 8028576:	d104      	bne.n	8028582 <BMS_PowerOverCan+0x36>
            BMS_CAN_TX_Setting(1, BMS_STATE_DISCHARGE);
 8028578:	2101      	movs	r1, #1
 802857a:	2001      	movs	r0, #1
 802857c:	f000 fbee 	bl	8028d5c <BMS_CAN_TX_Setting>
 8028580:	e023      	b.n	80285ca <BMS_PowerOverCan+0x7e>
        } else {
            // completely ON
            BMS.d.started = 1;
 8028582:	4b14      	ldr	r3, [pc, #80]	; (80285d4 <BMS_PowerOverCan+0x88>)
 8028584:	2201      	movs	r2, #1
 8028586:	701a      	strb	r2, [r3, #0]
            // other parameters
            BMS.d.overheat = 0;
            BMS.d.warning = 1;
        }
    }
}
 8028588:	e01f      	b.n	80285ca <BMS_PowerOverCan+0x7e>
        if (!BMS.CheckRun(0) || !BMS.CheckState(BMS_STATE_IDLE)) {
 802858a:	4b12      	ldr	r3, [pc, #72]	; (80285d4 <BMS_PowerOverCan+0x88>)
 802858c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802858e:	2000      	movs	r0, #0
 8028590:	4798      	blx	r3
 8028592:	4603      	mov	r3, r0
 8028594:	2b00      	cmp	r3, #0
 8028596:	d006      	beq.n	80285a6 <BMS_PowerOverCan+0x5a>
 8028598:	4b0e      	ldr	r3, [pc, #56]	; (80285d4 <BMS_PowerOverCan+0x88>)
 802859a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802859c:	2000      	movs	r0, #0
 802859e:	4798      	blx	r3
 80285a0:	4603      	mov	r3, r0
 80285a2:	2b00      	cmp	r3, #0
 80285a4:	d104      	bne.n	80285b0 <BMS_PowerOverCan+0x64>
            BMS_CAN_TX_Setting(0, BMS_STATE_IDLE);
 80285a6:	2100      	movs	r1, #0
 80285a8:	2000      	movs	r0, #0
 80285aa:	f000 fbd7 	bl	8028d5c <BMS_CAN_TX_Setting>
 80285ae:	e00c      	b.n	80285ca <BMS_PowerOverCan+0x7e>
            BMS.d.started = 0;
 80285b0:	4b08      	ldr	r3, [pc, #32]	; (80285d4 <BMS_PowerOverCan+0x88>)
 80285b2:	2200      	movs	r2, #0
 80285b4:	701a      	strb	r2, [r3, #0]
            BMS.d.soc = 0;
 80285b6:	4b07      	ldr	r3, [pc, #28]	; (80285d4 <BMS_PowerOverCan+0x88>)
 80285b8:	2200      	movs	r2, #0
 80285ba:	705a      	strb	r2, [r3, #1]
            BMS.d.overheat = 0;
 80285bc:	4b05      	ldr	r3, [pc, #20]	; (80285d4 <BMS_PowerOverCan+0x88>)
 80285be:	2200      	movs	r2, #0
 80285c0:	709a      	strb	r2, [r3, #2]
            BMS.d.warning = 1;
 80285c2:	4b04      	ldr	r3, [pc, #16]	; (80285d4 <BMS_PowerOverCan+0x88>)
 80285c4:	2201      	movs	r2, #1
 80285c6:	70da      	strb	r2, [r3, #3]
}
 80285c8:	e7ff      	b.n	80285ca <BMS_PowerOverCan+0x7e>
 80285ca:	bf00      	nop
 80285cc:	3708      	adds	r7, #8
 80285ce:	46bd      	mov	sp, r7
 80285d0:	bd80      	pop	{r7, pc}
 80285d2:	bf00      	nop
 80285d4:	20000178 	.word	0x20000178

080285d8 <BMS_ResetIndex>:

void BMS_ResetIndex(uint8_t i) {
 80285d8:	b480      	push	{r7}
 80285da:	b083      	sub	sp, #12
 80285dc:	af00      	add	r7, sp, #0
 80285de:	4603      	mov	r3, r0
 80285e0:	71fb      	strb	r3, [r7, #7]
    BMS.d.pack[i].id = BMS_ID_NONE;
 80285e2:	79fa      	ldrb	r2, [r7, #7]
 80285e4:	4931      	ldr	r1, [pc, #196]	; (80286ac <BMS_ResetIndex+0xd4>)
 80285e6:	4613      	mov	r3, r2
 80285e8:	00db      	lsls	r3, r3, #3
 80285ea:	1a9b      	subs	r3, r3, r2
 80285ec:	009b      	lsls	r3, r3, #2
 80285ee:	440b      	add	r3, r1
 80285f0:	3304      	adds	r3, #4
 80285f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80285f6:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].voltage = 0;
 80285f8:	79fa      	ldrb	r2, [r7, #7]
 80285fa:	492c      	ldr	r1, [pc, #176]	; (80286ac <BMS_ResetIndex+0xd4>)
 80285fc:	4613      	mov	r3, r2
 80285fe:	00db      	lsls	r3, r3, #3
 8028600:	1a9b      	subs	r3, r3, r2
 8028602:	009b      	lsls	r3, r3, #2
 8028604:	440b      	add	r3, r1
 8028606:	3308      	adds	r3, #8
 8028608:	f04f 0200 	mov.w	r2, #0
 802860c:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].current = 0;
 802860e:	79fa      	ldrb	r2, [r7, #7]
 8028610:	4926      	ldr	r1, [pc, #152]	; (80286ac <BMS_ResetIndex+0xd4>)
 8028612:	4613      	mov	r3, r2
 8028614:	00db      	lsls	r3, r3, #3
 8028616:	1a9b      	subs	r3, r3, r2
 8028618:	009b      	lsls	r3, r3, #2
 802861a:	440b      	add	r3, r1
 802861c:	330c      	adds	r3, #12
 802861e:	f04f 0200 	mov.w	r2, #0
 8028622:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].soc = 0;
 8028624:	79fa      	ldrb	r2, [r7, #7]
 8028626:	4921      	ldr	r1, [pc, #132]	; (80286ac <BMS_ResetIndex+0xd4>)
 8028628:	4613      	mov	r3, r2
 802862a:	00db      	lsls	r3, r3, #3
 802862c:	1a9b      	subs	r3, r3, r2
 802862e:	009b      	lsls	r3, r3, #2
 8028630:	440b      	add	r3, r1
 8028632:	3310      	adds	r3, #16
 8028634:	f04f 0200 	mov.w	r2, #0
 8028638:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].temperature = 0;
 802863a:	79fa      	ldrb	r2, [r7, #7]
 802863c:	491b      	ldr	r1, [pc, #108]	; (80286ac <BMS_ResetIndex+0xd4>)
 802863e:	4613      	mov	r3, r2
 8028640:	00db      	lsls	r3, r3, #3
 8028642:	1a9b      	subs	r3, r3, r2
 8028644:	009b      	lsls	r3, r3, #2
 8028646:	440b      	add	r3, r1
 8028648:	3314      	adds	r3, #20
 802864a:	f04f 0200 	mov.w	r2, #0
 802864e:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].state = BMS_STATE_IDLE;
 8028650:	79fa      	ldrb	r2, [r7, #7]
 8028652:	4916      	ldr	r1, [pc, #88]	; (80286ac <BMS_ResetIndex+0xd4>)
 8028654:	4613      	mov	r3, r2
 8028656:	00db      	lsls	r3, r3, #3
 8028658:	1a9b      	subs	r3, r3, r2
 802865a:	009b      	lsls	r3, r3, #2
 802865c:	440b      	add	r3, r1
 802865e:	331a      	adds	r3, #26
 8028660:	2200      	movs	r2, #0
 8028662:	701a      	strb	r2, [r3, #0]
    BMS.d.pack[i].started = 0;
 8028664:	79fa      	ldrb	r2, [r7, #7]
 8028666:	4911      	ldr	r1, [pc, #68]	; (80286ac <BMS_ResetIndex+0xd4>)
 8028668:	4613      	mov	r3, r2
 802866a:	00db      	lsls	r3, r3, #3
 802866c:	1a9b      	subs	r3, r3, r2
 802866e:	009b      	lsls	r3, r3, #2
 8028670:	440b      	add	r3, r1
 8028672:	331b      	adds	r3, #27
 8028674:	2200      	movs	r2, #0
 8028676:	701a      	strb	r2, [r3, #0]
    BMS.d.pack[i].flag = 0;
 8028678:	79fa      	ldrb	r2, [r7, #7]
 802867a:	490c      	ldr	r1, [pc, #48]	; (80286ac <BMS_ResetIndex+0xd4>)
 802867c:	4613      	mov	r3, r2
 802867e:	00db      	lsls	r3, r3, #3
 8028680:	1a9b      	subs	r3, r3, r2
 8028682:	009b      	lsls	r3, r3, #2
 8028684:	440b      	add	r3, r1
 8028686:	3318      	adds	r3, #24
 8028688:	2200      	movs	r2, #0
 802868a:	801a      	strh	r2, [r3, #0]
    BMS.d.pack[i].tick = 0;
 802868c:	79fa      	ldrb	r2, [r7, #7]
 802868e:	4907      	ldr	r1, [pc, #28]	; (80286ac <BMS_ResetIndex+0xd4>)
 8028690:	4613      	mov	r3, r2
 8028692:	00db      	lsls	r3, r3, #3
 8028694:	1a9b      	subs	r3, r3, r2
 8028696:	009b      	lsls	r3, r3, #2
 8028698:	440b      	add	r3, r1
 802869a:	331c      	adds	r3, #28
 802869c:	2200      	movs	r2, #0
 802869e:	601a      	str	r2, [r3, #0]
}
 80286a0:	bf00      	nop
 80286a2:	370c      	adds	r7, #12
 80286a4:	46bd      	mov	sp, r7
 80286a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80286aa:	4770      	bx	lr
 80286ac:	20000178 	.word	0x20000178

080286b0 <BMS_RefreshIndex>:

void BMS_RefreshIndex(void) {
 80286b0:	b580      	push	{r7, lr}
 80286b2:	b082      	sub	sp, #8
 80286b4:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 80286b6:	2300      	movs	r3, #0
 80286b8:	71fb      	strb	r3, [r7, #7]
 80286ba:	e015      	b.n	80286e8 <BMS_RefreshIndex+0x38>
        if ((_GetTickMS() - BMS.d.pack[i].tick) > 500) {
 80286bc:	f017 f8d9 	bl	803f872 <_GetTickMS>
 80286c0:	79fa      	ldrb	r2, [r7, #7]
 80286c2:	490e      	ldr	r1, [pc, #56]	; (80286fc <BMS_RefreshIndex+0x4c>)
 80286c4:	4613      	mov	r3, r2
 80286c6:	00db      	lsls	r3, r3, #3
 80286c8:	1a9b      	subs	r3, r3, r2
 80286ca:	009b      	lsls	r3, r3, #2
 80286cc:	440b      	add	r3, r1
 80286ce:	331c      	adds	r3, #28
 80286d0:	681b      	ldr	r3, [r3, #0]
 80286d2:	1ac3      	subs	r3, r0, r3
 80286d4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80286d8:	d903      	bls.n	80286e2 <BMS_RefreshIndex+0x32>
            BMS_ResetIndex(i);
 80286da:	79fb      	ldrb	r3, [r7, #7]
 80286dc:	4618      	mov	r0, r3
 80286de:	f7ff ff7b 	bl	80285d8 <BMS_ResetIndex>
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 80286e2:	79fb      	ldrb	r3, [r7, #7]
 80286e4:	3301      	adds	r3, #1
 80286e6:	71fb      	strb	r3, [r7, #7]
 80286e8:	79fb      	ldrb	r3, [r7, #7]
 80286ea:	2b01      	cmp	r3, #1
 80286ec:	d9e6      	bls.n	80286bc <BMS_RefreshIndex+0xc>
        }
    }
    // update data
    BMS_MergeData();
 80286ee:	f000 f9cf 	bl	8028a90 <BMS_MergeData>
}
 80286f2:	bf00      	nop
 80286f4:	3708      	adds	r7, #8
 80286f6:	46bd      	mov	sp, r7
 80286f8:	bd80      	pop	{r7, pc}
 80286fa:	bf00      	nop
 80286fc:	20000178 	.word	0x20000178

08028700 <BMS_GetIndex>:

uint8_t BMS_GetIndex(uint32_t id) {
 8028700:	b480      	push	{r7}
 8028702:	b085      	sub	sp, #20
 8028704:	af00      	add	r7, sp, #0
 8028706:	6078      	str	r0, [r7, #4]
    uint8_t i;

    // find index (if already exist)
    for (i = 0; i < BMS_COUNT; i++) {
 8028708:	2300      	movs	r3, #0
 802870a:	73fb      	strb	r3, [r7, #15]
 802870c:	e010      	b.n	8028730 <BMS_GetIndex+0x30>
        if (BMS.d.pack[i].id == id) {
 802870e:	7bfa      	ldrb	r2, [r7, #15]
 8028710:	4918      	ldr	r1, [pc, #96]	; (8028774 <BMS_GetIndex+0x74>)
 8028712:	4613      	mov	r3, r2
 8028714:	00db      	lsls	r3, r3, #3
 8028716:	1a9b      	subs	r3, r3, r2
 8028718:	009b      	lsls	r3, r3, #2
 802871a:	440b      	add	r3, r1
 802871c:	3304      	adds	r3, #4
 802871e:	681b      	ldr	r3, [r3, #0]
 8028720:	687a      	ldr	r2, [r7, #4]
 8028722:	429a      	cmp	r2, r3
 8028724:	d101      	bne.n	802872a <BMS_GetIndex+0x2a>
            return i;
 8028726:	7bfb      	ldrb	r3, [r7, #15]
 8028728:	e01d      	b.n	8028766 <BMS_GetIndex+0x66>
    for (i = 0; i < BMS_COUNT; i++) {
 802872a:	7bfb      	ldrb	r3, [r7, #15]
 802872c:	3301      	adds	r3, #1
 802872e:	73fb      	strb	r3, [r7, #15]
 8028730:	7bfb      	ldrb	r3, [r7, #15]
 8028732:	2b01      	cmp	r3, #1
 8028734:	d9eb      	bls.n	802870e <BMS_GetIndex+0xe>
        }
    }

    // finx index (if not exist)
    for (i = 0; i < BMS_COUNT; i++) {
 8028736:	2300      	movs	r3, #0
 8028738:	73fb      	strb	r3, [r7, #15]
 802873a:	e010      	b.n	802875e <BMS_GetIndex+0x5e>
        if (BMS.d.pack[i].id == BMS_ID_NONE) {
 802873c:	7bfa      	ldrb	r2, [r7, #15]
 802873e:	490d      	ldr	r1, [pc, #52]	; (8028774 <BMS_GetIndex+0x74>)
 8028740:	4613      	mov	r3, r2
 8028742:	00db      	lsls	r3, r3, #3
 8028744:	1a9b      	subs	r3, r3, r2
 8028746:	009b      	lsls	r3, r3, #2
 8028748:	440b      	add	r3, r1
 802874a:	3304      	adds	r3, #4
 802874c:	681b      	ldr	r3, [r3, #0]
 802874e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8028752:	d101      	bne.n	8028758 <BMS_GetIndex+0x58>
            return i;
 8028754:	7bfb      	ldrb	r3, [r7, #15]
 8028756:	e006      	b.n	8028766 <BMS_GetIndex+0x66>
    for (i = 0; i < BMS_COUNT; i++) {
 8028758:	7bfb      	ldrb	r3, [r7, #15]
 802875a:	3301      	adds	r3, #1
 802875c:	73fb      	strb	r3, [r7, #15]
 802875e:	7bfb      	ldrb	r3, [r7, #15]
 8028760:	2b01      	cmp	r3, #1
 8028762:	d9eb      	bls.n	802873c <BMS_GetIndex+0x3c>
        }
    }

    // force replace first index (if already full)
    return 0;
 8028764:	2300      	movs	r3, #0
}
 8028766:	4618      	mov	r0, r3
 8028768:	3714      	adds	r7, #20
 802876a:	46bd      	mov	sp, r7
 802876c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028770:	4770      	bx	lr
 8028772:	bf00      	nop
 8028774:	20000178 	.word	0x20000178

08028778 <BMS_SetEvents>:

void BMS_SetEvents(uint16_t flag) {
 8028778:	b580      	push	{r7, lr}
 802877a:	b082      	sub	sp, #8
 802877c:	af00      	add	r7, sp, #0
 802877e:	4603      	mov	r3, r0
 8028780:	80fb      	strh	r3, [r7, #6]
    // Set events
    VCU.SetEvent(EV_BMS_SHORT_CIRCUIT, _R1(flag, 0));
 8028782:	4b9a      	ldr	r3, [pc, #616]	; (80289ec <BMS_SetEvents+0x274>)
 8028784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8028786:	88fa      	ldrh	r2, [r7, #6]
 8028788:	b2d2      	uxtb	r2, r2
 802878a:	f002 0201 	and.w	r2, r2, #1
 802878e:	b2d2      	uxtb	r2, r2
 8028790:	f04f 0000 	mov.w	r0, #0
 8028794:	f04f 0101 	mov.w	r1, #1
 8028798:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_DISCHARGE_OVER_CURRENT, _R1(flag, 1));
 802879a:	4b94      	ldr	r3, [pc, #592]	; (80289ec <BMS_SetEvents+0x274>)
 802879c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802879e:	88fa      	ldrh	r2, [r7, #6]
 80287a0:	0852      	lsrs	r2, r2, #1
 80287a2:	b292      	uxth	r2, r2
 80287a4:	b2d2      	uxtb	r2, r2
 80287a6:	f002 0201 	and.w	r2, r2, #1
 80287aa:	b2d2      	uxtb	r2, r2
 80287ac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80287b0:	f04f 0100 	mov.w	r1, #0
 80287b4:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_CHARGE_OVER_CURRENT, _R1(flag, 2));
 80287b6:	4b8d      	ldr	r3, [pc, #564]	; (80289ec <BMS_SetEvents+0x274>)
 80287b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80287ba:	88fa      	ldrh	r2, [r7, #6]
 80287bc:	0892      	lsrs	r2, r2, #2
 80287be:	b292      	uxth	r2, r2
 80287c0:	b2d2      	uxtb	r2, r2
 80287c2:	f002 0201 	and.w	r2, r2, #1
 80287c6:	b2d2      	uxtb	r2, r2
 80287c8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80287cc:	f04f 0100 	mov.w	r1, #0
 80287d0:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_DISCHARGE_OVER_TEMPERATURE, _R1(flag, 3));
 80287d2:	4b86      	ldr	r3, [pc, #536]	; (80289ec <BMS_SetEvents+0x274>)
 80287d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80287d6:	88fa      	ldrh	r2, [r7, #6]
 80287d8:	08d2      	lsrs	r2, r2, #3
 80287da:	b292      	uxth	r2, r2
 80287dc:	b2d2      	uxtb	r2, r2
 80287de:	f002 0201 	and.w	r2, r2, #1
 80287e2:	b2d2      	uxtb	r2, r2
 80287e4:	f04f 0000 	mov.w	r0, #0
 80287e8:	f04f 0102 	mov.w	r1, #2
 80287ec:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_DISCHARGE_UNDER_TEMPERATURE, _R1(flag, 4));
 80287ee:	4b7f      	ldr	r3, [pc, #508]	; (80289ec <BMS_SetEvents+0x274>)
 80287f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80287f2:	88fa      	ldrh	r2, [r7, #6]
 80287f4:	0912      	lsrs	r2, r2, #4
 80287f6:	b292      	uxth	r2, r2
 80287f8:	b2d2      	uxtb	r2, r2
 80287fa:	f002 0201 	and.w	r2, r2, #1
 80287fe:	b2d2      	uxtb	r2, r2
 8028800:	f04f 0000 	mov.w	r0, #0
 8028804:	f04f 0104 	mov.w	r1, #4
 8028808:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_CHARGE_OVER_TEMPERATURE, _R1(flag, 5));
 802880a:	4b78      	ldr	r3, [pc, #480]	; (80289ec <BMS_SetEvents+0x274>)
 802880c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802880e:	88fa      	ldrh	r2, [r7, #6]
 8028810:	0952      	lsrs	r2, r2, #5
 8028812:	b292      	uxth	r2, r2
 8028814:	b2d2      	uxtb	r2, r2
 8028816:	f002 0201 	and.w	r2, r2, #1
 802881a:	b2d2      	uxtb	r2, r2
 802881c:	f04f 0000 	mov.w	r0, #0
 8028820:	f04f 0108 	mov.w	r1, #8
 8028824:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_CHARGE_UNDER_TEMPERATURE, _R1(flag, 6));
 8028826:	4b71      	ldr	r3, [pc, #452]	; (80289ec <BMS_SetEvents+0x274>)
 8028828:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802882a:	88fa      	ldrh	r2, [r7, #6]
 802882c:	0992      	lsrs	r2, r2, #6
 802882e:	b292      	uxth	r2, r2
 8028830:	b2d2      	uxtb	r2, r2
 8028832:	f002 0201 	and.w	r2, r2, #1
 8028836:	b2d2      	uxtb	r2, r2
 8028838:	f04f 0000 	mov.w	r0, #0
 802883c:	f04f 0110 	mov.w	r1, #16
 8028840:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_UNBALANCE, _R1(flag, 7));
 8028842:	4b6a      	ldr	r3, [pc, #424]	; (80289ec <BMS_SetEvents+0x274>)
 8028844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8028846:	88fa      	ldrh	r2, [r7, #6]
 8028848:	09d2      	lsrs	r2, r2, #7
 802884a:	b292      	uxth	r2, r2
 802884c:	b2d2      	uxtb	r2, r2
 802884e:	f002 0201 	and.w	r2, r2, #1
 8028852:	b2d2      	uxtb	r2, r2
 8028854:	f04f 0000 	mov.w	r0, #0
 8028858:	f44f 7180 	mov.w	r1, #256	; 0x100
 802885c:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_UNDER_VOLTAGE, _R1(flag, 8));
 802885e:	4b63      	ldr	r3, [pc, #396]	; (80289ec <BMS_SetEvents+0x274>)
 8028860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8028862:	88fa      	ldrh	r2, [r7, #6]
 8028864:	0a12      	lsrs	r2, r2, #8
 8028866:	b292      	uxth	r2, r2
 8028868:	b2d2      	uxtb	r2, r2
 802886a:	f002 0201 	and.w	r2, r2, #1
 802886e:	b2d2      	uxtb	r2, r2
 8028870:	f04f 0000 	mov.w	r0, #0
 8028874:	f04f 0120 	mov.w	r1, #32
 8028878:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_OVER_VOLTAGE, _R1(flag, 9));
 802887a:	4b5c      	ldr	r3, [pc, #368]	; (80289ec <BMS_SetEvents+0x274>)
 802887c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802887e:	88fa      	ldrh	r2, [r7, #6]
 8028880:	0a52      	lsrs	r2, r2, #9
 8028882:	b292      	uxth	r2, r2
 8028884:	b2d2      	uxtb	r2, r2
 8028886:	f002 0201 	and.w	r2, r2, #1
 802888a:	b2d2      	uxtb	r2, r2
 802888c:	f04f 0000 	mov.w	r0, #0
 8028890:	f04f 0140 	mov.w	r1, #64	; 0x40
 8028894:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_OVER_DISCHARGE_CAPACITY, _R1(flag, 10));
 8028896:	4b55      	ldr	r3, [pc, #340]	; (80289ec <BMS_SetEvents+0x274>)
 8028898:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802889a:	88fa      	ldrh	r2, [r7, #6]
 802889c:	0a92      	lsrs	r2, r2, #10
 802889e:	b292      	uxth	r2, r2
 80288a0:	b2d2      	uxtb	r2, r2
 80288a2:	f002 0201 	and.w	r2, r2, #1
 80288a6:	b2d2      	uxtb	r2, r2
 80288a8:	f04f 0000 	mov.w	r0, #0
 80288ac:	f04f 0180 	mov.w	r1, #128	; 0x80
 80288b0:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_SYSTEM_FAILURE, _R1(flag, 11));
 80288b2:	4b4e      	ldr	r3, [pc, #312]	; (80289ec <BMS_SetEvents+0x274>)
 80288b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80288b6:	88fa      	ldrh	r2, [r7, #6]
 80288b8:	0ad2      	lsrs	r2, r2, #11
 80288ba:	b292      	uxth	r2, r2
 80288bc:	b2d2      	uxtb	r2, r2
 80288be:	f002 0201 	and.w	r2, r2, #1
 80288c2:	b2d2      	uxtb	r2, r2
 80288c4:	f04f 0000 	mov.w	r0, #0
 80288c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80288cc:	4798      	blx	r3

    // Parse event for indicator
    BMS.d.overheat = VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_TEMPERATURE) ||
 80288ce:	4b47      	ldr	r3, [pc, #284]	; (80289ec <BMS_SetEvents+0x274>)
 80288d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80288d2:	f04f 0000 	mov.w	r0, #0
 80288d6:	f04f 0102 	mov.w	r1, #2
 80288da:	4798      	blx	r3
 80288dc:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_DISCHARGE_UNDER_TEMPERATURE) ||
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_TEMPERATURE) ||
 80288de:	2b00      	cmp	r3, #0
 80288e0:	d11d      	bne.n	802891e <BMS_SetEvents+0x1a6>
            VCU.ReadEvent(EV_BMS_DISCHARGE_UNDER_TEMPERATURE) ||
 80288e2:	4b42      	ldr	r3, [pc, #264]	; (80289ec <BMS_SetEvents+0x274>)
 80288e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80288e6:	f04f 0000 	mov.w	r0, #0
 80288ea:	f04f 0104 	mov.w	r1, #4
 80288ee:	4798      	blx	r3
 80288f0:	4603      	mov	r3, r0
    BMS.d.overheat = VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_TEMPERATURE) ||
 80288f2:	2b00      	cmp	r3, #0
 80288f4:	d113      	bne.n	802891e <BMS_SetEvents+0x1a6>
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_TEMPERATURE) ||
 80288f6:	4b3d      	ldr	r3, [pc, #244]	; (80289ec <BMS_SetEvents+0x274>)
 80288f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80288fa:	f04f 0000 	mov.w	r0, #0
 80288fe:	f04f 0108 	mov.w	r1, #8
 8028902:	4798      	blx	r3
 8028904:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_DISCHARGE_UNDER_TEMPERATURE) ||
 8028906:	2b00      	cmp	r3, #0
 8028908:	d109      	bne.n	802891e <BMS_SetEvents+0x1a6>
            VCU.ReadEvent(EV_BMS_CHARGE_UNDER_TEMPERATURE);
 802890a:	4b38      	ldr	r3, [pc, #224]	; (80289ec <BMS_SetEvents+0x274>)
 802890c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802890e:	f04f 0000 	mov.w	r0, #0
 8028912:	f04f 0110 	mov.w	r1, #16
 8028916:	4798      	blx	r3
 8028918:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_TEMPERATURE) ||
 802891a:	2b00      	cmp	r3, #0
 802891c:	d001      	beq.n	8028922 <BMS_SetEvents+0x1aa>
 802891e:	2301      	movs	r3, #1
 8028920:	e000      	b.n	8028924 <BMS_SetEvents+0x1ac>
 8028922:	2300      	movs	r3, #0
    BMS.d.overheat = VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_TEMPERATURE) ||
 8028924:	b2da      	uxtb	r2, r3
 8028926:	4b32      	ldr	r3, [pc, #200]	; (80289f0 <BMS_SetEvents+0x278>)
 8028928:	709a      	strb	r2, [r3, #2]
    BMS.d.warning = VCU.ReadEvent(EV_BMS_SHORT_CIRCUIT) ||
 802892a:	4b30      	ldr	r3, [pc, #192]	; (80289ec <BMS_SetEvents+0x274>)
 802892c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802892e:	f04f 0000 	mov.w	r0, #0
 8028932:	f04f 0101 	mov.w	r1, #1
 8028936:	4798      	blx	r3
 8028938:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_CURRENT) ||
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_CURRENT) ||
            VCU.ReadEvent(EV_BMS_UNBALANCE) ||
            VCU.ReadEvent(EV_BMS_UNDER_VOLTAGE) ||
            VCU.ReadEvent(EV_BMS_OVER_VOLTAGE) ||
            VCU.ReadEvent(EV_BMS_OVER_DISCHARGE_CAPACITY) ||
 802893a:	2b00      	cmp	r3, #0
 802893c:	d145      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_CURRENT) ||
 802893e:	4b2b      	ldr	r3, [pc, #172]	; (80289ec <BMS_SetEvents+0x274>)
 8028940:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028942:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8028946:	f04f 0100 	mov.w	r1, #0
 802894a:	4798      	blx	r3
 802894c:	4603      	mov	r3, r0
    BMS.d.warning = VCU.ReadEvent(EV_BMS_SHORT_CIRCUIT) ||
 802894e:	2b00      	cmp	r3, #0
 8028950:	d13b      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_CURRENT) ||
 8028952:	4b26      	ldr	r3, [pc, #152]	; (80289ec <BMS_SetEvents+0x274>)
 8028954:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028956:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 802895a:	f04f 0100 	mov.w	r1, #0
 802895e:	4798      	blx	r3
 8028960:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_CURRENT) ||
 8028962:	2b00      	cmp	r3, #0
 8028964:	d131      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_UNBALANCE) ||
 8028966:	4b21      	ldr	r3, [pc, #132]	; (80289ec <BMS_SetEvents+0x274>)
 8028968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802896a:	f04f 0000 	mov.w	r0, #0
 802896e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8028972:	4798      	blx	r3
 8028974:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_CURRENT) ||
 8028976:	2b00      	cmp	r3, #0
 8028978:	d127      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_UNDER_VOLTAGE) ||
 802897a:	4b1c      	ldr	r3, [pc, #112]	; (80289ec <BMS_SetEvents+0x274>)
 802897c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802897e:	f04f 0000 	mov.w	r0, #0
 8028982:	f04f 0120 	mov.w	r1, #32
 8028986:	4798      	blx	r3
 8028988:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_UNBALANCE) ||
 802898a:	2b00      	cmp	r3, #0
 802898c:	d11d      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_OVER_VOLTAGE) ||
 802898e:	4b17      	ldr	r3, [pc, #92]	; (80289ec <BMS_SetEvents+0x274>)
 8028990:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028992:	f04f 0000 	mov.w	r0, #0
 8028996:	f04f 0140 	mov.w	r1, #64	; 0x40
 802899a:	4798      	blx	r3
 802899c:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_UNDER_VOLTAGE) ||
 802899e:	2b00      	cmp	r3, #0
 80289a0:	d113      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_OVER_DISCHARGE_CAPACITY) ||
 80289a2:	4b12      	ldr	r3, [pc, #72]	; (80289ec <BMS_SetEvents+0x274>)
 80289a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80289a6:	f04f 0000 	mov.w	r0, #0
 80289aa:	f04f 0180 	mov.w	r1, #128	; 0x80
 80289ae:	4798      	blx	r3
 80289b0:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_OVER_VOLTAGE) ||
 80289b2:	2b00      	cmp	r3, #0
 80289b4:	d109      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_SYSTEM_FAILURE);
 80289b6:	4b0d      	ldr	r3, [pc, #52]	; (80289ec <BMS_SetEvents+0x274>)
 80289b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80289ba:	f04f 0000 	mov.w	r0, #0
 80289be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80289c2:	4798      	blx	r3
 80289c4:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_OVER_DISCHARGE_CAPACITY) ||
 80289c6:	2b00      	cmp	r3, #0
 80289c8:	d001      	beq.n	80289ce <BMS_SetEvents+0x256>
 80289ca:	2301      	movs	r3, #1
 80289cc:	e000      	b.n	80289d0 <BMS_SetEvents+0x258>
 80289ce:	2300      	movs	r3, #0
    BMS.d.warning = VCU.ReadEvent(EV_BMS_SHORT_CIRCUIT) ||
 80289d0:	b2da      	uxtb	r2, r3
 80289d2:	4b07      	ldr	r3, [pc, #28]	; (80289f0 <BMS_SetEvents+0x278>)
 80289d4:	70da      	strb	r2, [r3, #3]

    // Handle overheat
    HAL_GPIO_WritePin(EXT_BMS_FAN_PWR_GPIO_Port, EXT_BMS_FAN_PWR_Pin, BMS.d.overheat);
 80289d6:	4b06      	ldr	r3, [pc, #24]	; (80289f0 <BMS_SetEvents+0x278>)
 80289d8:	789b      	ldrb	r3, [r3, #2]
 80289da:	461a      	mov	r2, r3
 80289dc:	2140      	movs	r1, #64	; 0x40
 80289de:	4805      	ldr	r0, [pc, #20]	; (80289f4 <BMS_SetEvents+0x27c>)
 80289e0:	f007 fb5c 	bl	803009c <HAL_GPIO_WritePin>
}
 80289e4:	bf00      	nop
 80289e6:	3708      	adds	r7, #8
 80289e8:	46bd      	mov	sp, r7
 80289ea:	bd80      	pop	{r7, pc}
 80289ec:	20000228 	.word	0x20000228
 80289f0:	20000178 	.word	0x20000178
 80289f4:	40020c00 	.word	0x40020c00

080289f8 <BMS_CheckRun>:

uint8_t BMS_CheckRun(uint8_t state) {
 80289f8:	b480      	push	{r7}
 80289fa:	b085      	sub	sp, #20
 80289fc:	af00      	add	r7, sp, #0
 80289fe:	4603      	mov	r3, r0
 8028a00:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028a02:	2300      	movs	r3, #0
 8028a04:	73fb      	strb	r3, [r7, #15]
 8028a06:	e010      	b.n	8028a2a <BMS_CheckRun+0x32>
        if (BMS.d.pack[i].started != state) {
 8028a08:	7bfa      	ldrb	r2, [r7, #15]
 8028a0a:	490d      	ldr	r1, [pc, #52]	; (8028a40 <BMS_CheckRun+0x48>)
 8028a0c:	4613      	mov	r3, r2
 8028a0e:	00db      	lsls	r3, r3, #3
 8028a10:	1a9b      	subs	r3, r3, r2
 8028a12:	009b      	lsls	r3, r3, #2
 8028a14:	440b      	add	r3, r1
 8028a16:	331b      	adds	r3, #27
 8028a18:	781b      	ldrb	r3, [r3, #0]
 8028a1a:	79fa      	ldrb	r2, [r7, #7]
 8028a1c:	429a      	cmp	r2, r3
 8028a1e:	d001      	beq.n	8028a24 <BMS_CheckRun+0x2c>
            return 0;
 8028a20:	2300      	movs	r3, #0
 8028a22:	e006      	b.n	8028a32 <BMS_CheckRun+0x3a>
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028a24:	7bfb      	ldrb	r3, [r7, #15]
 8028a26:	3301      	adds	r3, #1
 8028a28:	73fb      	strb	r3, [r7, #15]
 8028a2a:	7bfb      	ldrb	r3, [r7, #15]
 8028a2c:	2b01      	cmp	r3, #1
 8028a2e:	d9eb      	bls.n	8028a08 <BMS_CheckRun+0x10>
        }
    }
    return 1;
 8028a30:	2301      	movs	r3, #1
}
 8028a32:	4618      	mov	r0, r3
 8028a34:	3714      	adds	r7, #20
 8028a36:	46bd      	mov	sp, r7
 8028a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028a3c:	4770      	bx	lr
 8028a3e:	bf00      	nop
 8028a40:	20000178 	.word	0x20000178

08028a44 <BMS_CheckState>:

uint8_t BMS_CheckState(BMS_STATE state) {
 8028a44:	b480      	push	{r7}
 8028a46:	b085      	sub	sp, #20
 8028a48:	af00      	add	r7, sp, #0
 8028a4a:	4603      	mov	r3, r0
 8028a4c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028a4e:	2300      	movs	r3, #0
 8028a50:	73fb      	strb	r3, [r7, #15]
 8028a52:	e010      	b.n	8028a76 <BMS_CheckState+0x32>
        if (BMS.d.pack[i].state != state) {
 8028a54:	7bfa      	ldrb	r2, [r7, #15]
 8028a56:	490d      	ldr	r1, [pc, #52]	; (8028a8c <BMS_CheckState+0x48>)
 8028a58:	4613      	mov	r3, r2
 8028a5a:	00db      	lsls	r3, r3, #3
 8028a5c:	1a9b      	subs	r3, r3, r2
 8028a5e:	009b      	lsls	r3, r3, #2
 8028a60:	440b      	add	r3, r1
 8028a62:	331a      	adds	r3, #26
 8028a64:	781b      	ldrb	r3, [r3, #0]
 8028a66:	79fa      	ldrb	r2, [r7, #7]
 8028a68:	429a      	cmp	r2, r3
 8028a6a:	d001      	beq.n	8028a70 <BMS_CheckState+0x2c>
            return 0;
 8028a6c:	2300      	movs	r3, #0
 8028a6e:	e006      	b.n	8028a7e <BMS_CheckState+0x3a>
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028a70:	7bfb      	ldrb	r3, [r7, #15]
 8028a72:	3301      	adds	r3, #1
 8028a74:	73fb      	strb	r3, [r7, #15]
 8028a76:	7bfb      	ldrb	r3, [r7, #15]
 8028a78:	2b01      	cmp	r3, #1
 8028a7a:	d9eb      	bls.n	8028a54 <BMS_CheckState+0x10>
        }
    }
    return 1;
 8028a7c:	2301      	movs	r3, #1
}
 8028a7e:	4618      	mov	r0, r3
 8028a80:	3714      	adds	r7, #20
 8028a82:	46bd      	mov	sp, r7
 8028a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028a88:	4770      	bx	lr
 8028a8a:	bf00      	nop
 8028a8c:	20000178 	.word	0x20000178

08028a90 <BMS_MergeData>:

void BMS_MergeData(void) {
 8028a90:	b580      	push	{r7, lr}
 8028a92:	b084      	sub	sp, #16
 8028a94:	af00      	add	r7, sp, #0
    uint16_t flags = 0;
 8028a96:	2300      	movs	r3, #0
 8028a98:	81fb      	strh	r3, [r7, #14]
    uint8_t soc = 0, device = 0;
 8028a9a:	2300      	movs	r3, #0
 8028a9c:	737b      	strb	r3, [r7, #13]
 8028a9e:	2300      	movs	r3, #0
 8028aa0:	733b      	strb	r3, [r7, #12]

    // Merge flags (OR-ed)
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028aa2:	2300      	movs	r3, #0
 8028aa4:	72fb      	strb	r3, [r7, #11]
 8028aa6:	e00e      	b.n	8028ac6 <BMS_MergeData+0x36>
        flags |= BMS.d.pack[i].flag;
 8028aa8:	7afa      	ldrb	r2, [r7, #11]
 8028aaa:	4929      	ldr	r1, [pc, #164]	; (8028b50 <BMS_MergeData+0xc0>)
 8028aac:	4613      	mov	r3, r2
 8028aae:	00db      	lsls	r3, r3, #3
 8028ab0:	1a9b      	subs	r3, r3, r2
 8028ab2:	009b      	lsls	r3, r3, #2
 8028ab4:	440b      	add	r3, r1
 8028ab6:	3318      	adds	r3, #24
 8028ab8:	881a      	ldrh	r2, [r3, #0]
 8028aba:	89fb      	ldrh	r3, [r7, #14]
 8028abc:	4313      	orrs	r3, r2
 8028abe:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028ac0:	7afb      	ldrb	r3, [r7, #11]
 8028ac2:	3301      	adds	r3, #1
 8028ac4:	72fb      	strb	r3, [r7, #11]
 8028ac6:	7afb      	ldrb	r3, [r7, #11]
 8028ac8:	2b01      	cmp	r3, #1
 8028aca:	d9ed      	bls.n	8028aa8 <BMS_MergeData+0x18>
    }
    BMS_SetEvents(flags);
 8028acc:	89fb      	ldrh	r3, [r7, #14]
 8028ace:	4618      	mov	r0, r3
 8028ad0:	f7ff fe52 	bl	8028778 <BMS_SetEvents>

    // Average SOC
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028ad4:	2300      	movs	r3, #0
 8028ad6:	72bb      	strb	r3, [r7, #10]
 8028ad8:	e027      	b.n	8028b2a <BMS_MergeData+0x9a>
        if (BMS.d.pack[i].started == 1) {
 8028ada:	7aba      	ldrb	r2, [r7, #10]
 8028adc:	491c      	ldr	r1, [pc, #112]	; (8028b50 <BMS_MergeData+0xc0>)
 8028ade:	4613      	mov	r3, r2
 8028ae0:	00db      	lsls	r3, r3, #3
 8028ae2:	1a9b      	subs	r3, r3, r2
 8028ae4:	009b      	lsls	r3, r3, #2
 8028ae6:	440b      	add	r3, r1
 8028ae8:	331b      	adds	r3, #27
 8028aea:	781b      	ldrb	r3, [r3, #0]
 8028aec:	2b01      	cmp	r3, #1
 8028aee:	d119      	bne.n	8028b24 <BMS_MergeData+0x94>
            soc += BMS.d.pack[i].soc;
 8028af0:	7b7b      	ldrb	r3, [r7, #13]
 8028af2:	ee07 3a90 	vmov	s15, r3
 8028af6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8028afa:	7aba      	ldrb	r2, [r7, #10]
 8028afc:	4914      	ldr	r1, [pc, #80]	; (8028b50 <BMS_MergeData+0xc0>)
 8028afe:	4613      	mov	r3, r2
 8028b00:	00db      	lsls	r3, r3, #3
 8028b02:	1a9b      	subs	r3, r3, r2
 8028b04:	009b      	lsls	r3, r3, #2
 8028b06:	440b      	add	r3, r1
 8028b08:	3310      	adds	r3, #16
 8028b0a:	edd3 7a00 	vldr	s15, [r3]
 8028b0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8028b12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8028b16:	edc7 7a01 	vstr	s15, [r7, #4]
 8028b1a:	793b      	ldrb	r3, [r7, #4]
 8028b1c:	737b      	strb	r3, [r7, #13]
            device++;
 8028b1e:	7b3b      	ldrb	r3, [r7, #12]
 8028b20:	3301      	adds	r3, #1
 8028b22:	733b      	strb	r3, [r7, #12]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028b24:	7abb      	ldrb	r3, [r7, #10]
 8028b26:	3301      	adds	r3, #1
 8028b28:	72bb      	strb	r3, [r7, #10]
 8028b2a:	7abb      	ldrb	r3, [r7, #10]
 8028b2c:	2b01      	cmp	r3, #1
 8028b2e:	d9d4      	bls.n	8028ada <BMS_MergeData+0x4a>
        }
    }
    BMS.d.soc = device ? (soc / device) : soc;
 8028b30:	7b3b      	ldrb	r3, [r7, #12]
 8028b32:	2b00      	cmp	r3, #0
 8028b34:	d005      	beq.n	8028b42 <BMS_MergeData+0xb2>
 8028b36:	7b7a      	ldrb	r2, [r7, #13]
 8028b38:	7b3b      	ldrb	r3, [r7, #12]
 8028b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8028b3e:	b2db      	uxtb	r3, r3
 8028b40:	e000      	b.n	8028b44 <BMS_MergeData+0xb4>
 8028b42:	7b7b      	ldrb	r3, [r7, #13]
 8028b44:	4a02      	ldr	r2, [pc, #8]	; (8028b50 <BMS_MergeData+0xc0>)
 8028b46:	7053      	strb	r3, [r2, #1]
}
 8028b48:	bf00      	nop
 8028b4a:	3710      	adds	r7, #16
 8028b4c:	46bd      	mov	sp, r7
 8028b4e:	bd80      	pop	{r7, pc}
 8028b50:	20000178 	.word	0x20000178
 8028b54:	00000000 	.word	0x00000000

08028b58 <BMS_CAN_RX_Param1>:

/* ====================================== CAN RX =================================== */
void BMS_CAN_RX_Param1(void) {
 8028b58:	b590      	push	{r4, r7, lr}
 8028b5a:	b083      	sub	sp, #12
 8028b5c:	af00      	add	r7, sp, #0
    CAN_DATA *data = &(CB.rx.data);
 8028b5e:	4b58      	ldr	r3, [pc, #352]	; (8028cc0 <BMS_CAN_RX_Param1+0x168>)
 8028b60:	607b      	str	r3, [r7, #4]
    uint8_t index = BMS.GetIndex(CB.rx.header.ExtId & BMS_ID_MASK);
 8028b62:	4b58      	ldr	r3, [pc, #352]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8028b66:	4a58      	ldr	r2, [pc, #352]	; (8028cc8 <BMS_CAN_RX_Param1+0x170>)
 8028b68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8028b6a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8028b6e:	4610      	mov	r0, r2
 8028b70:	4798      	blx	r3
 8028b72:	4603      	mov	r3, r0
 8028b74:	70fb      	strb	r3, [r7, #3]

    // read the content
    BMS.d.pack[index].voltage = data->u16[0] * 0.01;
 8028b76:	687b      	ldr	r3, [r7, #4]
 8028b78:	881b      	ldrh	r3, [r3, #0]
 8028b7a:	4618      	mov	r0, r3
 8028b7c:	f7f7 fd0a 	bl	8020594 <__aeabi_i2d>
 8028b80:	a34b      	add	r3, pc, #300	; (adr r3, 8028cb0 <BMS_CAN_RX_Param1+0x158>)
 8028b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028b86:	f7f7 fd6f 	bl	8020668 <__aeabi_dmul>
 8028b8a:	4603      	mov	r3, r0
 8028b8c:	460c      	mov	r4, r1
 8028b8e:	461a      	mov	r2, r3
 8028b90:	4623      	mov	r3, r4
 8028b92:	78fc      	ldrb	r4, [r7, #3]
 8028b94:	4610      	mov	r0, r2
 8028b96:	4619      	mov	r1, r3
 8028b98:	f7f8 f85e 	bl	8020c58 <__aeabi_d2f>
 8028b9c:	4601      	mov	r1, r0
 8028b9e:	4a49      	ldr	r2, [pc, #292]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028ba0:	4623      	mov	r3, r4
 8028ba2:	00db      	lsls	r3, r3, #3
 8028ba4:	1b1b      	subs	r3, r3, r4
 8028ba6:	009b      	lsls	r3, r3, #2
 8028ba8:	4413      	add	r3, r2
 8028baa:	3308      	adds	r3, #8
 8028bac:	6019      	str	r1, [r3, #0]
    BMS.d.pack[index].current = (data->u16[1] * 0.01) - 50;
 8028bae:	687b      	ldr	r3, [r7, #4]
 8028bb0:	885b      	ldrh	r3, [r3, #2]
 8028bb2:	4618      	mov	r0, r3
 8028bb4:	f7f7 fcee 	bl	8020594 <__aeabi_i2d>
 8028bb8:	a33d      	add	r3, pc, #244	; (adr r3, 8028cb0 <BMS_CAN_RX_Param1+0x158>)
 8028bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028bbe:	f7f7 fd53 	bl	8020668 <__aeabi_dmul>
 8028bc2:	4603      	mov	r3, r0
 8028bc4:	460c      	mov	r4, r1
 8028bc6:	4618      	mov	r0, r3
 8028bc8:	4621      	mov	r1, r4
 8028bca:	f04f 0200 	mov.w	r2, #0
 8028bce:	4b3f      	ldr	r3, [pc, #252]	; (8028ccc <BMS_CAN_RX_Param1+0x174>)
 8028bd0:	f7f7 fb92 	bl	80202f8 <__aeabi_dsub>
 8028bd4:	4603      	mov	r3, r0
 8028bd6:	460c      	mov	r4, r1
 8028bd8:	461a      	mov	r2, r3
 8028bda:	4623      	mov	r3, r4
 8028bdc:	78fc      	ldrb	r4, [r7, #3]
 8028bde:	4610      	mov	r0, r2
 8028be0:	4619      	mov	r1, r3
 8028be2:	f7f8 f839 	bl	8020c58 <__aeabi_d2f>
 8028be6:	4601      	mov	r1, r0
 8028be8:	4a36      	ldr	r2, [pc, #216]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028bea:	4623      	mov	r3, r4
 8028bec:	00db      	lsls	r3, r3, #3
 8028bee:	1b1b      	subs	r3, r3, r4
 8028bf0:	009b      	lsls	r3, r3, #2
 8028bf2:	4413      	add	r3, r2
 8028bf4:	330c      	adds	r3, #12
 8028bf6:	6019      	str	r1, [r3, #0]
    BMS.d.pack[index].soc = data->u16[2];
 8028bf8:	687b      	ldr	r3, [r7, #4]
 8028bfa:	889b      	ldrh	r3, [r3, #4]
 8028bfc:	78fa      	ldrb	r2, [r7, #3]
 8028bfe:	ee07 3a90 	vmov	s15, r3
 8028c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8028c06:	492f      	ldr	r1, [pc, #188]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028c08:	4613      	mov	r3, r2
 8028c0a:	00db      	lsls	r3, r3, #3
 8028c0c:	1a9b      	subs	r3, r3, r2
 8028c0e:	009b      	lsls	r3, r3, #2
 8028c10:	440b      	add	r3, r1
 8028c12:	3310      	adds	r3, #16
 8028c14:	edc3 7a00 	vstr	s15, [r3]
    BMS.d.pack[index].temperature = (data->u16[3] * 0.1) - 40;
 8028c18:	687b      	ldr	r3, [r7, #4]
 8028c1a:	88db      	ldrh	r3, [r3, #6]
 8028c1c:	4618      	mov	r0, r3
 8028c1e:	f7f7 fcb9 	bl	8020594 <__aeabi_i2d>
 8028c22:	a325      	add	r3, pc, #148	; (adr r3, 8028cb8 <BMS_CAN_RX_Param1+0x160>)
 8028c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028c28:	f7f7 fd1e 	bl	8020668 <__aeabi_dmul>
 8028c2c:	4603      	mov	r3, r0
 8028c2e:	460c      	mov	r4, r1
 8028c30:	4618      	mov	r0, r3
 8028c32:	4621      	mov	r1, r4
 8028c34:	f04f 0200 	mov.w	r2, #0
 8028c38:	4b25      	ldr	r3, [pc, #148]	; (8028cd0 <BMS_CAN_RX_Param1+0x178>)
 8028c3a:	f7f7 fb5d 	bl	80202f8 <__aeabi_dsub>
 8028c3e:	4603      	mov	r3, r0
 8028c40:	460c      	mov	r4, r1
 8028c42:	461a      	mov	r2, r3
 8028c44:	4623      	mov	r3, r4
 8028c46:	78fc      	ldrb	r4, [r7, #3]
 8028c48:	4610      	mov	r0, r2
 8028c4a:	4619      	mov	r1, r3
 8028c4c:	f7f8 f804 	bl	8020c58 <__aeabi_d2f>
 8028c50:	4601      	mov	r1, r0
 8028c52:	4a1c      	ldr	r2, [pc, #112]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028c54:	4623      	mov	r3, r4
 8028c56:	00db      	lsls	r3, r3, #3
 8028c58:	1b1b      	subs	r3, r3, r4
 8028c5a:	009b      	lsls	r3, r3, #2
 8028c5c:	4413      	add	r3, r2
 8028c5e:	3314      	adds	r3, #20
 8028c60:	6019      	str	r1, [r3, #0]

    // read the id
    BMS.d.pack[index].id = CB.rx.header.ExtId & BMS_ID_MASK;
 8028c62:	4b19      	ldr	r3, [pc, #100]	; (8028cc8 <BMS_CAN_RX_Param1+0x170>)
 8028c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8028c66:	78fa      	ldrb	r2, [r7, #3]
 8028c68:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8028c6c:	4815      	ldr	r0, [pc, #84]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028c6e:	4613      	mov	r3, r2
 8028c70:	00db      	lsls	r3, r3, #3
 8028c72:	1a9b      	subs	r3, r3, r2
 8028c74:	009b      	lsls	r3, r3, #2
 8028c76:	4403      	add	r3, r0
 8028c78:	3304      	adds	r3, #4
 8028c7a:	6019      	str	r1, [r3, #0]
    BMS.d.pack[index].started = 1;
 8028c7c:	78fa      	ldrb	r2, [r7, #3]
 8028c7e:	4911      	ldr	r1, [pc, #68]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028c80:	4613      	mov	r3, r2
 8028c82:	00db      	lsls	r3, r3, #3
 8028c84:	1a9b      	subs	r3, r3, r2
 8028c86:	009b      	lsls	r3, r3, #2
 8028c88:	440b      	add	r3, r1
 8028c8a:	331b      	adds	r3, #27
 8028c8c:	2201      	movs	r2, #1
 8028c8e:	701a      	strb	r2, [r3, #0]
    BMS.d.pack[index].tick = _GetTickMS();
 8028c90:	78fc      	ldrb	r4, [r7, #3]
 8028c92:	f016 fdee 	bl	803f872 <_GetTickMS>
 8028c96:	4601      	mov	r1, r0
 8028c98:	4a0a      	ldr	r2, [pc, #40]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028c9a:	4623      	mov	r3, r4
 8028c9c:	00db      	lsls	r3, r3, #3
 8028c9e:	1b1b      	subs	r3, r3, r4
 8028ca0:	009b      	lsls	r3, r3, #2
 8028ca2:	4413      	add	r3, r2
 8028ca4:	331c      	adds	r3, #28
 8028ca6:	6019      	str	r1, [r3, #0]
}
 8028ca8:	bf00      	nop
 8028caa:	370c      	adds	r7, #12
 8028cac:	46bd      	mov	sp, r7
 8028cae:	bd90      	pop	{r4, r7, pc}
 8028cb0:	47ae147b 	.word	0x47ae147b
 8028cb4:	3f847ae1 	.word	0x3f847ae1
 8028cb8:	9999999a 	.word	0x9999999a
 8028cbc:	3fb99999 	.word	0x3fb99999
 8028cc0:	200090e0 	.word	0x200090e0
 8028cc4:	20000178 	.word	0x20000178
 8028cc8:	200090a0 	.word	0x200090a0
 8028ccc:	40490000 	.word	0x40490000
 8028cd0:	40440000 	.word	0x40440000

08028cd4 <BMS_CAN_RX_Param2>:

void BMS_CAN_RX_Param2(void) {
 8028cd4:	b580      	push	{r7, lr}
 8028cd6:	b082      	sub	sp, #8
 8028cd8:	af00      	add	r7, sp, #0
    CAN_DATA *data = &(CB.rx.data);
 8028cda:	4b1d      	ldr	r3, [pc, #116]	; (8028d50 <BMS_CAN_RX_Param2+0x7c>)
 8028cdc:	607b      	str	r3, [r7, #4]
    uint8_t index = BMS.GetIndex(CB.rx.header.ExtId & BMS_ID_MASK);
 8028cde:	4b1d      	ldr	r3, [pc, #116]	; (8028d54 <BMS_CAN_RX_Param2+0x80>)
 8028ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8028ce2:	4a1d      	ldr	r2, [pc, #116]	; (8028d58 <BMS_CAN_RX_Param2+0x84>)
 8028ce4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8028ce6:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8028cea:	4610      	mov	r0, r2
 8028cec:	4798      	blx	r3
 8028cee:	4603      	mov	r3, r0
 8028cf0:	70fb      	strb	r3, [r7, #3]

    // save flag
    BMS.d.pack[index].flag = data->u16[3];
 8028cf2:	78fa      	ldrb	r2, [r7, #3]
 8028cf4:	687b      	ldr	r3, [r7, #4]
 8028cf6:	88d8      	ldrh	r0, [r3, #6]
 8028cf8:	4916      	ldr	r1, [pc, #88]	; (8028d54 <BMS_CAN_RX_Param2+0x80>)
 8028cfa:	4613      	mov	r3, r2
 8028cfc:	00db      	lsls	r3, r3, #3
 8028cfe:	1a9b      	subs	r3, r3, r2
 8028d00:	009b      	lsls	r3, r3, #2
 8028d02:	440b      	add	r3, r1
 8028d04:	3318      	adds	r3, #24
 8028d06:	4602      	mov	r2, r0
 8028d08:	801a      	strh	r2, [r3, #0]

    // save state
    BMS.d.pack[index].state = _L(_R1(data->u8[7], 4), 1) | _R1(data->u8[7], 5);
 8028d0a:	687b      	ldr	r3, [r7, #4]
 8028d0c:	79db      	ldrb	r3, [r3, #7]
 8028d0e:	091b      	lsrs	r3, r3, #4
 8028d10:	b2db      	uxtb	r3, r3
 8028d12:	005b      	lsls	r3, r3, #1
 8028d14:	b25b      	sxtb	r3, r3
 8028d16:	f003 0302 	and.w	r3, r3, #2
 8028d1a:	b25a      	sxtb	r2, r3
 8028d1c:	687b      	ldr	r3, [r7, #4]
 8028d1e:	79db      	ldrb	r3, [r3, #7]
 8028d20:	095b      	lsrs	r3, r3, #5
 8028d22:	b2db      	uxtb	r3, r3
 8028d24:	b25b      	sxtb	r3, r3
 8028d26:	f003 0301 	and.w	r3, r3, #1
 8028d2a:	b25b      	sxtb	r3, r3
 8028d2c:	4313      	orrs	r3, r2
 8028d2e:	b25b      	sxtb	r3, r3
 8028d30:	78fa      	ldrb	r2, [r7, #3]
 8028d32:	b2d8      	uxtb	r0, r3
 8028d34:	4907      	ldr	r1, [pc, #28]	; (8028d54 <BMS_CAN_RX_Param2+0x80>)
 8028d36:	4613      	mov	r3, r2
 8028d38:	00db      	lsls	r3, r3, #3
 8028d3a:	1a9b      	subs	r3, r3, r2
 8028d3c:	009b      	lsls	r3, r3, #2
 8028d3e:	440b      	add	r3, r1
 8028d40:	331a      	adds	r3, #26
 8028d42:	4602      	mov	r2, r0
 8028d44:	701a      	strb	r2, [r3, #0]
}
 8028d46:	bf00      	nop
 8028d48:	3708      	adds	r7, #8
 8028d4a:	46bd      	mov	sp, r7
 8028d4c:	bd80      	pop	{r7, pc}
 8028d4e:	bf00      	nop
 8028d50:	200090e0 	.word	0x200090e0
 8028d54:	20000178 	.word	0x20000178
 8028d58:	200090a0 	.word	0x200090a0

08028d5c <BMS_CAN_TX_Setting>:

/* ====================================== CAN TX =================================== */
uint8_t BMS_CAN_TX_Setting(uint8_t start, BMS_STATE state) {
 8028d5c:	b580      	push	{r7, lr}
 8028d5e:	b084      	sub	sp, #16
 8028d60:	af00      	add	r7, sp, #0
 8028d62:	4603      	mov	r3, r0
 8028d64:	460a      	mov	r2, r1
 8028d66:	71fb      	strb	r3, [r7, #7]
 8028d68:	4613      	mov	r3, r2
 8028d6a:	71bb      	strb	r3, [r7, #6]
    CAN_DATA *data = &(CB.tx.data);
 8028d6c:	4b0e      	ldr	r3, [pc, #56]	; (8028da8 <BMS_CAN_TX_Setting+0x4c>)
 8028d6e:	60fb      	str	r3, [r7, #12]

    // set message
    data->u8[0] = start;
 8028d70:	68fb      	ldr	r3, [r7, #12]
 8028d72:	79fa      	ldrb	r2, [r7, #7]
 8028d74:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(state, 1);
 8028d76:	68fb      	ldr	r3, [r7, #12]
 8028d78:	781b      	ldrb	r3, [r3, #0]
 8028d7a:	b25a      	sxtb	r2, r3
 8028d7c:	79bb      	ldrb	r3, [r7, #6]
 8028d7e:	005b      	lsls	r3, r3, #1
 8028d80:	b25b      	sxtb	r3, r3
 8028d82:	4313      	orrs	r3, r2
 8028d84:	b25b      	sxtb	r3, r3
 8028d86:	b2da      	uxtb	r2, r3
 8028d88:	68fb      	ldr	r3, [r7, #12]
 8028d8a:	701a      	strb	r2, [r3, #0]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_BMS_SETTING, 1);
 8028d8c:	2201      	movs	r2, #1
 8028d8e:	f44f 71d9 	mov.w	r1, #434	; 0x1b2
 8028d92:	4806      	ldr	r0, [pc, #24]	; (8028dac <BMS_CAN_TX_Setting+0x50>)
 8028d94:	f015 f8fc 	bl	803df90 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 8028d98:	4804      	ldr	r0, [pc, #16]	; (8028dac <BMS_CAN_TX_Setting+0x50>)
 8028d9a:	f015 f93b 	bl	803e014 <CANBUS_Write>
 8028d9e:	4603      	mov	r3, r0
}
 8028da0:	4618      	mov	r0, r3
 8028da2:	3710      	adds	r7, #16
 8028da4:	46bd      	mov	sp, r7
 8028da6:	bd80      	pop	{r7, pc}
 8028da8:	200090b8 	.word	0x200090b8
 8028dac:	200090a0 	.word	0x200090a0

08028db0 <HMI1_Init>:
        HMI1_RefreshIndex,
        HMI1_Power
};

/* Public functions implementation --------------------------------------------*/
void HMI1_Init(void) {
 8028db0:	b480      	push	{r7}
 8028db2:	b083      	sub	sp, #12
 8028db4:	af00      	add	r7, sp, #0
    // reset HMI1 data
    HMI1.d.started = 0;
 8028db6:	4b18      	ldr	r3, [pc, #96]	; (8028e18 <HMI1_Init+0x68>)
 8028db8:	2200      	movs	r2, #0
 8028dba:	701a      	strb	r2, [r3, #0]
    HMI1.d.status.mirroring = 0;
 8028dbc:	4b16      	ldr	r3, [pc, #88]	; (8028e18 <HMI1_Init+0x68>)
 8028dbe:	2200      	movs	r2, #0
 8028dc0:	705a      	strb	r2, [r3, #1]
    HMI1.d.status.warning = 0;
 8028dc2:	4b15      	ldr	r3, [pc, #84]	; (8028e18 <HMI1_Init+0x68>)
 8028dc4:	2200      	movs	r2, #0
 8028dc6:	709a      	strb	r2, [r3, #2]
    HMI1.d.status.overheat = 0;
 8028dc8:	4b13      	ldr	r3, [pc, #76]	; (8028e18 <HMI1_Init+0x68>)
 8028dca:	2200      	movs	r2, #0
 8028dcc:	70da      	strb	r2, [r3, #3]
    HMI1.d.status.finger = 0;
 8028dce:	4b12      	ldr	r3, [pc, #72]	; (8028e18 <HMI1_Init+0x68>)
 8028dd0:	2200      	movs	r2, #0
 8028dd2:	711a      	strb	r2, [r3, #4]
    HMI1.d.status.keyless = 0;
 8028dd4:	4b10      	ldr	r3, [pc, #64]	; (8028e18 <HMI1_Init+0x68>)
 8028dd6:	2200      	movs	r2, #0
 8028dd8:	715a      	strb	r2, [r3, #5]
    HMI1.d.status.daylight = 0;
 8028dda:	4b0f      	ldr	r3, [pc, #60]	; (8028e18 <HMI1_Init+0x68>)
 8028ddc:	2200      	movs	r2, #0
 8028dde:	719a      	strb	r2, [r3, #6]
    // each HMIs
    for (uint8_t i = 0; i < HMI1_DEV_MAX; i++) {
 8028de0:	2300      	movs	r3, #0
 8028de2:	71fb      	strb	r3, [r7, #7]
 8028de4:	e00f      	b.n	8028e06 <HMI1_Init+0x56>
        HMI1.d.device[i].started = 0;
 8028de6:	79fb      	ldrb	r3, [r7, #7]
 8028de8:	4a0b      	ldr	r2, [pc, #44]	; (8028e18 <HMI1_Init+0x68>)
 8028dea:	3301      	adds	r3, #1
 8028dec:	2100      	movs	r1, #0
 8028dee:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
        HMI1.d.device[i].tick = 0;
 8028df2:	79fb      	ldrb	r3, [r7, #7]
 8028df4:	4a08      	ldr	r2, [pc, #32]	; (8028e18 <HMI1_Init+0x68>)
 8028df6:	3301      	adds	r3, #1
 8028df8:	00db      	lsls	r3, r3, #3
 8028dfa:	4413      	add	r3, r2
 8028dfc:	2200      	movs	r2, #0
 8028dfe:	605a      	str	r2, [r3, #4]
    for (uint8_t i = 0; i < HMI1_DEV_MAX; i++) {
 8028e00:	79fb      	ldrb	r3, [r7, #7]
 8028e02:	3301      	adds	r3, #1
 8028e04:	71fb      	strb	r3, [r7, #7]
 8028e06:	79fb      	ldrb	r3, [r7, #7]
 8028e08:	2b00      	cmp	r3, #0
 8028e0a:	d0ec      	beq.n	8028de6 <HMI1_Init+0x36>
    }
}
 8028e0c:	bf00      	nop
 8028e0e:	370c      	adds	r7, #12
 8028e10:	46bd      	mov	sp, r7
 8028e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028e16:	4770      	bx	lr
 8028e18:	200001e4 	.word	0x200001e4

08028e1c <HMI1_RefreshIndex>:

void HMI1_RefreshIndex(void) {
 8028e1c:	b580      	push	{r7, lr}
 8028e1e:	b082      	sub	sp, #8
 8028e20:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < HMI1_DEV_MAX; i++) {
 8028e22:	2300      	movs	r3, #0
 8028e24:	71fb      	strb	r3, [r7, #7]
 8028e26:	e015      	b.n	8028e54 <HMI1_RefreshIndex+0x38>
        if ((_GetTickMS() - HMI1.d.device[i].tick) > 1000) {
 8028e28:	f016 fd23 	bl	803f872 <_GetTickMS>
 8028e2c:	4601      	mov	r1, r0
 8028e2e:	79fb      	ldrb	r3, [r7, #7]
 8028e30:	4a0c      	ldr	r2, [pc, #48]	; (8028e64 <HMI1_RefreshIndex+0x48>)
 8028e32:	3301      	adds	r3, #1
 8028e34:	00db      	lsls	r3, r3, #3
 8028e36:	4413      	add	r3, r2
 8028e38:	685b      	ldr	r3, [r3, #4]
 8028e3a:	1acb      	subs	r3, r1, r3
 8028e3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8028e40:	d905      	bls.n	8028e4e <HMI1_RefreshIndex+0x32>
            HMI1.d.device[i].started = 0;
 8028e42:	79fb      	ldrb	r3, [r7, #7]
 8028e44:	4a07      	ldr	r2, [pc, #28]	; (8028e64 <HMI1_RefreshIndex+0x48>)
 8028e46:	3301      	adds	r3, #1
 8028e48:	2100      	movs	r1, #0
 8028e4a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
    for (uint8_t i = 0; i < HMI1_DEV_MAX; i++) {
 8028e4e:	79fb      	ldrb	r3, [r7, #7]
 8028e50:	3301      	adds	r3, #1
 8028e52:	71fb      	strb	r3, [r7, #7]
 8028e54:	79fb      	ldrb	r3, [r7, #7]
 8028e56:	2b00      	cmp	r3, #0
 8028e58:	d0e6      	beq.n	8028e28 <HMI1_RefreshIndex+0xc>
        }
    }
}
 8028e5a:	bf00      	nop
 8028e5c:	3708      	adds	r7, #8
 8028e5e:	46bd      	mov	sp, r7
 8028e60:	bd80      	pop	{r7, pc}
 8028e62:	bf00      	nop
 8028e64:	200001e4 	.word	0x200001e4

08028e68 <HMI1_Power>:

void HMI1_Power(uint8_t state) {
 8028e68:	b580      	push	{r7, lr}
 8028e6a:	b082      	sub	sp, #8
 8028e6c:	af00      	add	r7, sp, #0
 8028e6e:	4603      	mov	r3, r0
 8028e70:	71fb      	strb	r3, [r7, #7]
    // PNP transistor is Active Low
    HAL_GPIO_WritePin(EXT_HMI1_PWR_GPIO_Port, EXT_HMI1_PWR_Pin, state);
 8028e72:	79fb      	ldrb	r3, [r7, #7]
 8028e74:	461a      	mov	r2, r3
 8028e76:	2110      	movs	r1, #16
 8028e78:	4803      	ldr	r0, [pc, #12]	; (8028e88 <HMI1_Power+0x20>)
 8028e7a:	f007 f90f 	bl	803009c <HAL_GPIO_WritePin>
}
 8028e7e:	bf00      	nop
 8028e80:	3708      	adds	r7, #8
 8028e82:	46bd      	mov	sp, r7
 8028e84:	bd80      	pop	{r7, pc}
 8028e86:	bf00      	nop
 8028e88:	40020800 	.word	0x40020800

08028e8c <HMI1_CAN_RX_LeftState>:

/* ====================================== CAN RX =================================== */
void HMI1_CAN_RX_LeftState(void) {
 8028e8c:	b580      	push	{r7, lr}
 8028e8e:	af00      	add	r7, sp, #0
    // save state
    HMI1.d.device[HMI1_DEV_LEFT].started = 1;
 8028e90:	4b04      	ldr	r3, [pc, #16]	; (8028ea4 <HMI1_CAN_RX_LeftState+0x18>)
 8028e92:	2201      	movs	r2, #1
 8028e94:	721a      	strb	r2, [r3, #8]
    HMI1.d.device[HMI1_DEV_LEFT].tick = _GetTickMS();
 8028e96:	f016 fcec 	bl	803f872 <_GetTickMS>
 8028e9a:	4602      	mov	r2, r0
 8028e9c:	4b01      	ldr	r3, [pc, #4]	; (8028ea4 <HMI1_CAN_RX_LeftState+0x18>)
 8028e9e:	60da      	str	r2, [r3, #12]
}
 8028ea0:	bf00      	nop
 8028ea2:	bd80      	pop	{r7, pc}
 8028ea4:	200001e4 	.word	0x200001e4

08028ea8 <HMI1_CAN_RX_RightState>:

void HMI1_CAN_RX_RightState(void) {
 8028ea8:	b580      	push	{r7, lr}
 8028eaa:	af00      	add	r7, sp, #0
    // save state
    HMI1.d.device[HMI1_DEV_RIGHT].started = 1;
 8028eac:	4b04      	ldr	r3, [pc, #16]	; (8028ec0 <HMI1_CAN_RX_RightState+0x18>)
 8028eae:	2201      	movs	r2, #1
 8028eb0:	741a      	strb	r2, [r3, #16]
    HMI1.d.device[HMI1_DEV_RIGHT].tick = _GetTickMS();
 8028eb2:	f016 fcde 	bl	803f872 <_GetTickMS>
 8028eb6:	4602      	mov	r2, r0
 8028eb8:	4b01      	ldr	r3, [pc, #4]	; (8028ec0 <HMI1_CAN_RX_RightState+0x18>)
 8028eba:	615a      	str	r2, [r3, #20]
}
 8028ebc:	bf00      	nop
 8028ebe:	bd80      	pop	{r7, pc}
 8028ec0:	200001e4 	.word	0x200001e4

08028ec4 <HMI2_Init>:
        HMI2_Refresh,
        HMI2_PowerOverCan
};

/* Public functions implementation --------------------------------------------*/
void HMI2_Init(void) {
 8028ec4:	b480      	push	{r7}
 8028ec6:	af00      	add	r7, sp, #0
    HMI2.d.started = 0;
 8028ec8:	4b05      	ldr	r3, [pc, #20]	; (8028ee0 <HMI2_Init+0x1c>)
 8028eca:	2200      	movs	r2, #0
 8028ecc:	705a      	strb	r2, [r3, #1]
    HMI2.d.tick = 0;
 8028ece:	4b04      	ldr	r3, [pc, #16]	; (8028ee0 <HMI2_Init+0x1c>)
 8028ed0:	2200      	movs	r2, #0
 8028ed2:	605a      	str	r2, [r3, #4]
}
 8028ed4:	bf00      	nop
 8028ed6:	46bd      	mov	sp, r7
 8028ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028edc:	4770      	bx	lr
 8028ede:	bf00      	nop
 8028ee0:	20000210 	.word	0x20000210

08028ee4 <HMI2_Refresh>:

void HMI2_Refresh(void) {
 8028ee4:	b580      	push	{r7, lr}
 8028ee6:	af00      	add	r7, sp, #0
    if ((_GetTickMS() - HMI2.d.tick) > 10000) {
 8028ee8:	f016 fcc3 	bl	803f872 <_GetTickMS>
 8028eec:	4602      	mov	r2, r0
 8028eee:	4b06      	ldr	r3, [pc, #24]	; (8028f08 <HMI2_Refresh+0x24>)
 8028ef0:	685b      	ldr	r3, [r3, #4]
 8028ef2:	1ad3      	subs	r3, r2, r3
 8028ef4:	f242 7210 	movw	r2, #10000	; 0x2710
 8028ef8:	4293      	cmp	r3, r2
 8028efa:	d902      	bls.n	8028f02 <HMI2_Refresh+0x1e>
        HMI2.d.started = 0;
 8028efc:	4b02      	ldr	r3, [pc, #8]	; (8028f08 <HMI2_Refresh+0x24>)
 8028efe:	2200      	movs	r2, #0
 8028f00:	705a      	strb	r2, [r3, #1]
    }
}
 8028f02:	bf00      	nop
 8028f04:	bd80      	pop	{r7, pc}
 8028f06:	bf00      	nop
 8028f08:	20000210 	.word	0x20000210

08028f0c <HMI2_PowerOverCan>:

void HMI2_PowerOverCan(uint8_t state) {
 8028f0c:	b580      	push	{r7, lr}
 8028f0e:	b082      	sub	sp, #8
 8028f10:	af00      	add	r7, sp, #0
 8028f12:	4603      	mov	r3, r0
 8028f14:	71fb      	strb	r3, [r7, #7]
    // past to thread handler
    HMI2.d.power = state;
 8028f16:	4a06      	ldr	r2, [pc, #24]	; (8028f30 <HMI2_PowerOverCan+0x24>)
 8028f18:	79fb      	ldrb	r3, [r7, #7]
 8028f1a:	7013      	strb	r3, [r2, #0]
    osThreadFlagsSet(Hmi2PowerTaskHandle, EVT_HMI2POWER_CHANGED);
 8028f1c:	4b05      	ldr	r3, [pc, #20]	; (8028f34 <HMI2_PowerOverCan+0x28>)
 8028f1e:	681b      	ldr	r3, [r3, #0]
 8028f20:	2101      	movs	r1, #1
 8028f22:	4618      	mov	r0, r3
 8028f24:	f00e fbca 	bl	80376bc <osThreadFlagsSet>
}
 8028f28:	bf00      	nop
 8028f2a:	3708      	adds	r7, #8
 8028f2c:	46bd      	mov	sp, r7
 8028f2e:	bd80      	pop	{r7, pc}
 8028f30:	20000210 	.word	0x20000210
 8028f34:	2000882c 	.word	0x2000882c

08028f38 <StartHmi2PowerTask>:

/* ====================================== THREAD =================================== */
void StartHmi2PowerTask(void *argument) {
 8028f38:	b580      	push	{r7, lr}
 8028f3a:	b086      	sub	sp, #24
 8028f3c:	af00      	add	r7, sp, #0
 8028f3e:	6078      	str	r0, [r7, #4]
    TickType_t tick;
    uint32_t notif;
    uint8_t activeHigh = 0;
 8028f40:	2300      	movs	r3, #0
 8028f42:	75fb      	strb	r3, [r7, #23]

    /* Infinite loop */
    for (;;) {
        // wait forever until triggered
        notif = osThreadFlagsWait(EVT_HMI2POWER_CHANGED, osFlagsWaitAny, osWaitForever);
 8028f44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8028f48:	2100      	movs	r1, #0
 8028f4a:	2001      	movs	r0, #1
 8028f4c:	f00e fc68 	bl	8037820 <osThreadFlagsWait>
 8028f50:	6138      	str	r0, [r7, #16]
        if (_RTOS_ValidThreadFlag(notif)) {
 8028f52:	6938      	ldr	r0, [r7, #16]
 8028f54:	f016 fce6 	bl	803f924 <_RTOS_ValidThreadFlag>
 8028f58:	4603      	mov	r3, r0
 8028f5a:	2b00      	cmp	r3, #0
 8028f5c:	d0f2      	beq.n	8028f44 <StartHmi2PowerTask+0xc>
            // Handle power control
            if (HMI2.d.power) {
 8028f5e:	4b29      	ldr	r3, [pc, #164]	; (8029004 <StartHmi2PowerTask+0xcc>)
 8028f60:	781b      	ldrb	r3, [r3, #0]
 8028f62:	2b00      	cmp	r3, #0
 8028f64:	d048      	beq.n	8028ff8 <StartHmi2PowerTask+0xc0>
                while (!HMI2.d.started) {
 8028f66:	e024      	b.n	8028fb2 <StartHmi2PowerTask+0x7a>
                    // turn ON
                    HAL_GPIO_WritePin(EXT_HMI2_PWR_GPIO_Port, EXT_HMI2_PWR_Pin, !activeHigh);
 8028f68:	7dfb      	ldrb	r3, [r7, #23]
 8028f6a:	2b00      	cmp	r3, #0
 8028f6c:	bf0c      	ite	eq
 8028f6e:	2301      	moveq	r3, #1
 8028f70:	2300      	movne	r3, #0
 8028f72:	b2db      	uxtb	r3, r3
 8028f74:	461a      	mov	r2, r3
 8028f76:	2120      	movs	r1, #32
 8028f78:	4823      	ldr	r0, [pc, #140]	; (8029008 <StartHmi2PowerTask+0xd0>)
 8028f7a:	f007 f88f 	bl	803009c <HAL_GPIO_WritePin>
                    _DelayMS(100);
 8028f7e:	2064      	movs	r0, #100	; 0x64
 8028f80:	f016 fc6c 	bl	803f85c <_DelayMS>
                    HAL_GPIO_WritePin(EXT_HMI2_PWR_GPIO_Port, EXT_HMI2_PWR_Pin, activeHigh);
 8028f84:	7dfb      	ldrb	r3, [r7, #23]
 8028f86:	461a      	mov	r2, r3
 8028f88:	2120      	movs	r1, #32
 8028f8a:	481f      	ldr	r0, [pc, #124]	; (8029008 <StartHmi2PowerTask+0xd0>)
 8028f8c:	f007 f886 	bl	803009c <HAL_GPIO_WritePin>

                    // wait until turned ON
                    tick = _GetTickMS();
 8028f90:	f016 fc6f 	bl	803f872 <_GetTickMS>
 8028f94:	60f8      	str	r0, [r7, #12]
                    while (_GetTickMS() - tick < (90 * 1000)) {
 8028f96:	e004      	b.n	8028fa2 <StartHmi2PowerTask+0x6a>
                        // already ON
                        if (HMI2.d.started) {
 8028f98:	4b1a      	ldr	r3, [pc, #104]	; (8029004 <StartHmi2PowerTask+0xcc>)
 8028f9a:	785b      	ldrb	r3, [r3, #1]
 8028f9c:	2b00      	cmp	r3, #0
 8028f9e:	d000      	beq.n	8028fa2 <StartHmi2PowerTask+0x6a>
                            break;
 8028fa0:	e007      	b.n	8028fb2 <StartHmi2PowerTask+0x7a>
                    while (_GetTickMS() - tick < (90 * 1000)) {
 8028fa2:	f016 fc66 	bl	803f872 <_GetTickMS>
 8028fa6:	4602      	mov	r2, r0
 8028fa8:	68fb      	ldr	r3, [r7, #12]
 8028faa:	1ad3      	subs	r3, r2, r3
 8028fac:	4a17      	ldr	r2, [pc, #92]	; (802900c <StartHmi2PowerTask+0xd4>)
 8028fae:	4293      	cmp	r3, r2
 8028fb0:	d9f2      	bls.n	8028f98 <StartHmi2PowerTask+0x60>
                while (!HMI2.d.started) {
 8028fb2:	4b14      	ldr	r3, [pc, #80]	; (8029004 <StartHmi2PowerTask+0xcc>)
 8028fb4:	785b      	ldrb	r3, [r3, #1]
 8028fb6:	2b00      	cmp	r3, #0
 8028fb8:	d0d6      	beq.n	8028f68 <StartHmi2PowerTask+0x30>
 8028fba:	e7c3      	b.n	8028f44 <StartHmi2PowerTask+0xc>
                    }
                }
            } else {
                while (HMI2.d.started) {
                    // wait until turned OFF by CAN
                    tick = _GetTickMS();
 8028fbc:	f016 fc59 	bl	803f872 <_GetTickMS>
 8028fc0:	60f8      	str	r0, [r7, #12]
                    while (_GetTickMS() - tick < (30 * 1000)) {
 8028fc2:	e003      	b.n	8028fcc <StartHmi2PowerTask+0x94>
                        // already OFF
                        if (!HMI2.d.started) {
 8028fc4:	4b0f      	ldr	r3, [pc, #60]	; (8029004 <StartHmi2PowerTask+0xcc>)
 8028fc6:	785b      	ldrb	r3, [r3, #1]
 8028fc8:	2b00      	cmp	r3, #0
 8028fca:	d009      	beq.n	8028fe0 <StartHmi2PowerTask+0xa8>
                    while (_GetTickMS() - tick < (30 * 1000)) {
 8028fcc:	f016 fc51 	bl	803f872 <_GetTickMS>
 8028fd0:	4602      	mov	r2, r0
 8028fd2:	68fb      	ldr	r3, [r7, #12]
 8028fd4:	1ad3      	subs	r3, r2, r3
 8028fd6:	f247 522f 	movw	r2, #29999	; 0x752f
 8028fda:	4293      	cmp	r3, r2
 8028fdc:	d9f2      	bls.n	8028fc4 <StartHmi2PowerTask+0x8c>
 8028fde:	e000      	b.n	8028fe2 <StartHmi2PowerTask+0xaa>
                            break;
 8028fe0:	bf00      	nop
                        }
                    }

                    // force turn OFF
                    HAL_GPIO_WritePin(EXT_HMI2_PWR_GPIO_Port, EXT_HMI2_PWR_Pin, !activeHigh);
 8028fe2:	7dfb      	ldrb	r3, [r7, #23]
 8028fe4:	2b00      	cmp	r3, #0
 8028fe6:	bf0c      	ite	eq
 8028fe8:	2301      	moveq	r3, #1
 8028fea:	2300      	movne	r3, #0
 8028fec:	b2db      	uxtb	r3, r3
 8028fee:	461a      	mov	r2, r3
 8028ff0:	2120      	movs	r1, #32
 8028ff2:	4805      	ldr	r0, [pc, #20]	; (8029008 <StartHmi2PowerTask+0xd0>)
 8028ff4:	f007 f852 	bl	803009c <HAL_GPIO_WritePin>
                while (HMI2.d.started) {
 8028ff8:	4b02      	ldr	r3, [pc, #8]	; (8029004 <StartHmi2PowerTask+0xcc>)
 8028ffa:	785b      	ldrb	r3, [r3, #1]
 8028ffc:	2b00      	cmp	r3, #0
 8028ffe:	d1dd      	bne.n	8028fbc <StartHmi2PowerTask+0x84>
        notif = osThreadFlagsWait(EVT_HMI2POWER_CHANGED, osFlagsWaitAny, osWaitForever);
 8029000:	e7a0      	b.n	8028f44 <StartHmi2PowerTask+0xc>
 8029002:	bf00      	nop
 8029004:	20000210 	.word	0x20000210
 8029008:	40020800 	.word	0x40020800
 802900c:	00015f8f 	.word	0x00015f8f

08029010 <HMI2_CAN_RX_State>:
        }
    }
}

/* ====================================== CAN RX =================================== */
void HMI2_CAN_RX_State(void) {
 8029010:	b580      	push	{r7, lr}
 8029012:	b082      	sub	sp, #8
 8029014:	af00      	add	r7, sp, #0
    CAN_DATA *data = &(CB.rx.data);
 8029016:	4b0a      	ldr	r3, [pc, #40]	; (8029040 <HMI2_CAN_RX_State+0x30>)
 8029018:	607b      	str	r3, [r7, #4]

    // read message
    HMI1.d.status.mirroring = _R1(data->u8[0], 0);
 802901a:	687b      	ldr	r3, [r7, #4]
 802901c:	781b      	ldrb	r3, [r3, #0]
 802901e:	f003 0301 	and.w	r3, r3, #1
 8029022:	b2da      	uxtb	r2, r3
 8029024:	4b07      	ldr	r3, [pc, #28]	; (8029044 <HMI2_CAN_RX_State+0x34>)
 8029026:	705a      	strb	r2, [r3, #1]

    // save state
    HMI2.d.started = 1;
 8029028:	4b07      	ldr	r3, [pc, #28]	; (8029048 <HMI2_CAN_RX_State+0x38>)
 802902a:	2201      	movs	r2, #1
 802902c:	705a      	strb	r2, [r3, #1]
    HMI2.d.tick = _GetTickMS();
 802902e:	f016 fc20 	bl	803f872 <_GetTickMS>
 8029032:	4602      	mov	r2, r0
 8029034:	4b04      	ldr	r3, [pc, #16]	; (8029048 <HMI2_CAN_RX_State+0x38>)
 8029036:	605a      	str	r2, [r3, #4]
}
 8029038:	bf00      	nop
 802903a:	3708      	adds	r7, #8
 802903c:	46bd      	mov	sp, r7
 802903e:	bd80      	pop	{r7, pc}
 8029040:	200090e0 	.word	0x200090e0
 8029044:	200001e4 	.word	0x200001e4
 8029048:	20000210 	.word	0x20000210

0802904c <VCU_Init>:
        VCU_ReadEvent,
        VCU_CheckMainPower,
};

/* Public functions implementation --------------------------------------------*/
void VCU_Init(void) {
 802904c:	b490      	push	{r4, r7}
 802904e:	af00      	add	r7, sp, #0
    // reset VCU data
    VCU.d.state.vehicle = VEHICLE_INDEPENDENT;
 8029050:	4b1a      	ldr	r3, [pc, #104]	; (80290bc <VCU_Init+0x70>)
 8029052:	2200      	movs	r2, #0
 8029054:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    VCU.d.state.starter = 0;
 8029058:	4b18      	ldr	r3, [pc, #96]	; (80290bc <VCU_Init+0x70>)
 802905a:	2200      	movs	r2, #0
 802905c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    VCU.d.state.knob = 0;
 8029060:	4b16      	ldr	r3, [pc, #88]	; (80290bc <VCU_Init+0x70>)
 8029062:	2200      	movs	r2, #0
 8029064:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    VCU.d.state.independent = 1;
 8029068:	4b14      	ldr	r3, [pc, #80]	; (80290bc <VCU_Init+0x70>)
 802906a:	2201      	movs	r2, #1
 802906c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

    VCU.d.interval = RPT_INTERVAL_SIMPLE;
 8029070:	4b12      	ldr	r3, [pc, #72]	; (80290bc <VCU_Init+0x70>)
 8029072:	2205      	movs	r2, #5
 8029074:	80da      	strh	r2, [r3, #6]
    VCU.d.driver_id = DRIVER_ID_NONE;
 8029076:	4b11      	ldr	r3, [pc, #68]	; (80290bc <VCU_Init+0x70>)
 8029078:	22ff      	movs	r2, #255	; 0xff
 802907a:	711a      	strb	r2, [r3, #4]
    VCU.d.volume = 0;
 802907c:	4b0f      	ldr	r3, [pc, #60]	; (80290bc <VCU_Init+0x70>)
 802907e:	2200      	movs	r2, #0
 8029080:	721a      	strb	r2, [r3, #8]
    VCU.d.speed = 0;
 8029082:	4b0e      	ldr	r3, [pc, #56]	; (80290bc <VCU_Init+0x70>)
 8029084:	2200      	movs	r2, #0
 8029086:	725a      	strb	r2, [r3, #9]
    VCU.d.odometer = 0;
 8029088:	4b0c      	ldr	r3, [pc, #48]	; (80290bc <VCU_Init+0x70>)
 802908a:	2200      	movs	r2, #0
 802908c:	60da      	str	r2, [r3, #12]
    VCU.d.events = 0;
 802908e:	4a0b      	ldr	r2, [pc, #44]	; (80290bc <VCU_Init+0x70>)
 8029090:	f04f 0300 	mov.w	r3, #0
 8029094:	f04f 0400 	mov.w	r4, #0
 8029098:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

    VCU.d.tick.keyless = 0;
 802909c:	4b07      	ldr	r3, [pc, #28]	; (80290bc <VCU_Init+0x70>)
 802909e:	2200      	movs	r2, #0
 80290a0:	63da      	str	r2, [r3, #60]	; 0x3c
    //  VCU.d.tick.finger = 0;

    VCU.d.seq_id.report = 0;
 80290a2:	4b06      	ldr	r3, [pc, #24]	; (80290bc <VCU_Init+0x70>)
 80290a4:	2200      	movs	r2, #0
 80290a6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    VCU.d.seq_id.response = 0;
 80290aa:	4b04      	ldr	r3, [pc, #16]	; (80290bc <VCU_Init+0x70>)
 80290ac:	2200      	movs	r2, #0
 80290ae:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
}
 80290b2:	bf00      	nop
 80290b4:	46bd      	mov	sp, r7
 80290b6:	bc90      	pop	{r4, r7}
 80290b8:	4770      	bx	lr
 80290ba:	bf00      	nop
 80290bc:	20000228 	.word	0x20000228

080290c0 <VCU_SetEvent>:

void VCU_SetEvent(uint64_t event_id, uint8_t value) {
 80290c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80290c4:	b085      	sub	sp, #20
 80290c6:	af00      	add	r7, sp, #0
 80290c8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80290cc:	4613      	mov	r3, r2
 80290ce:	71fb      	strb	r3, [r7, #7]
    if (value & 1) {
 80290d0:	79fb      	ldrb	r3, [r7, #7]
 80290d2:	f003 0301 	and.w	r3, r3, #1
 80290d6:	2b00      	cmp	r3, #0
 80290d8:	d024      	beq.n	8029124 <VCU_SetEvent+0x64>
        BV(VCU.d.events, _BitPosition(event_id));
 80290da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80290de:	f016 fc67 	bl	803f9b0 <_BitPosition>
 80290e2:	4603      	mov	r3, r0
 80290e4:	461a      	mov	r2, r3
 80290e6:	f04f 0301 	mov.w	r3, #1
 80290ea:	f04f 0400 	mov.w	r4, #0
 80290ee:	f1a2 0020 	sub.w	r0, r2, #32
 80290f2:	f1c2 0120 	rsb	r1, r2, #32
 80290f6:	fa04 f902 	lsl.w	r9, r4, r2
 80290fa:	fa03 f000 	lsl.w	r0, r3, r0
 80290fe:	ea49 0900 	orr.w	r9, r9, r0
 8029102:	fa23 f101 	lsr.w	r1, r3, r1
 8029106:	ea49 0901 	orr.w	r9, r9, r1
 802910a:	fa03 f802 	lsl.w	r8, r3, r2
 802910e:	4b1b      	ldr	r3, [pc, #108]	; (802917c <VCU_SetEvent+0xbc>)
 8029110:	e9d3 120c 	ldrd	r1, r2, [r3, #48]	; 0x30
 8029114:	ea41 0308 	orr.w	r3, r1, r8
 8029118:	ea42 0409 	orr.w	r4, r2, r9
 802911c:	4a17      	ldr	r2, [pc, #92]	; (802917c <VCU_SetEvent+0xbc>)
 802911e:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
    } else {
        BC(VCU.d.events, _BitPosition(event_id));
    }
}
 8029122:	e025      	b.n	8029170 <VCU_SetEvent+0xb0>
        BC(VCU.d.events, _BitPosition(event_id));
 8029124:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8029128:	f016 fc42 	bl	803f9b0 <_BitPosition>
 802912c:	4603      	mov	r3, r0
 802912e:	4619      	mov	r1, r3
 8029130:	f04f 0201 	mov.w	r2, #1
 8029134:	f04f 0300 	mov.w	r3, #0
 8029138:	f1a1 0620 	sub.w	r6, r1, #32
 802913c:	f1c1 0020 	rsb	r0, r1, #32
 8029140:	fa03 f501 	lsl.w	r5, r3, r1
 8029144:	fa02 f606 	lsl.w	r6, r2, r6
 8029148:	4335      	orrs	r5, r6
 802914a:	fa22 f000 	lsr.w	r0, r2, r0
 802914e:	4305      	orrs	r5, r0
 8029150:	fa02 f401 	lsl.w	r4, r2, r1
 8029154:	ea6f 0104 	mvn.w	r1, r4
 8029158:	ea6f 0205 	mvn.w	r2, r5
 802915c:	4b07      	ldr	r3, [pc, #28]	; (802917c <VCU_SetEvent+0xbc>)
 802915e:	e9d3 560c 	ldrd	r5, r6, [r3, #48]	; 0x30
 8029162:	ea05 0301 	and.w	r3, r5, r1
 8029166:	ea06 0402 	and.w	r4, r6, r2
 802916a:	4a04      	ldr	r2, [pc, #16]	; (802917c <VCU_SetEvent+0xbc>)
 802916c:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
}
 8029170:	bf00      	nop
 8029172:	3714      	adds	r7, #20
 8029174:	46bd      	mov	sp, r7
 8029176:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802917a:	bf00      	nop
 802917c:	20000228 	.word	0x20000228

08029180 <VCU_ReadEvent>:

uint8_t VCU_ReadEvent(uint64_t event_id) {
 8029180:	e92d 0890 	stmdb	sp!, {r4, r7, fp}
 8029184:	b083      	sub	sp, #12
 8029186:	af00      	add	r7, sp, #0
 8029188:	e9c7 0100 	strd	r0, r1, [r7]
    return (VCU.d.events & event_id) == event_id;
 802918c:	4b0b      	ldr	r3, [pc, #44]	; (80291bc <VCU_ReadEvent+0x3c>)
 802918e:	e9d3 120c 	ldrd	r1, r2, [r3, #48]	; 0x30
 8029192:	e9d7 3400 	ldrd	r3, r4, [r7]
 8029196:	ea03 0b01 	and.w	fp, r3, r1
 802919a:	ea04 0c02 	and.w	ip, r4, r2
 802919e:	e9d7 1200 	ldrd	r1, r2, [r7]
 80291a2:	4562      	cmp	r2, ip
 80291a4:	bf06      	itte	eq
 80291a6:	4559      	cmpeq	r1, fp
 80291a8:	2301      	moveq	r3, #1
 80291aa:	2300      	movne	r3, #0
 80291ac:	b2db      	uxtb	r3, r3
}
 80291ae:	4618      	mov	r0, r3
 80291b0:	370c      	adds	r7, #12
 80291b2:	46bd      	mov	sp, r7
 80291b4:	e8bd 0890 	ldmia.w	sp!, {r4, r7, fp}
 80291b8:	4770      	bx	lr
 80291ba:	bf00      	nop
 80291bc:	20000228 	.word	0x20000228

080291c0 <VCU_CheckMainPower>:

void VCU_CheckMainPower(void) {
 80291c0:	b580      	push	{r7, lr}
 80291c2:	b082      	sub	sp, #8
 80291c4:	af00      	add	r7, sp, #0
    static TickType_t tick;
    static int8_t lastState = -1;
    uint8_t currentState;

    // read state
    currentState = HAL_GPIO_ReadPin(EXT_REG_5V_IRQ_GPIO_Port, EXT_REG_5V_IRQ_Pin);
 80291c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80291ca:	4831      	ldr	r0, [pc, #196]	; (8029290 <VCU_CheckMainPower+0xd0>)
 80291cc:	f006 ff4e 	bl	803006c <HAL_GPIO_ReadPin>
 80291d0:	4603      	mov	r3, r0
 80291d2:	71fb      	strb	r3, [r7, #7]
    // handle only when changed
    if (lastState != currentState) {
 80291d4:	4b2f      	ldr	r3, [pc, #188]	; (8029294 <VCU_CheckMainPower+0xd4>)
 80291d6:	f993 3000 	ldrsb.w	r3, [r3]
 80291da:	461a      	mov	r2, r3
 80291dc:	79fb      	ldrb	r3, [r7, #7]
 80291de:	429a      	cmp	r2, r3
 80291e0:	d008      	beq.n	80291f4 <VCU_CheckMainPower+0x34>
        lastState = currentState;
 80291e2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80291e6:	4b2b      	ldr	r3, [pc, #172]	; (8029294 <VCU_CheckMainPower+0xd4>)
 80291e8:	701a      	strb	r2, [r3, #0]
        // update tick
        tick = _GetTickMS();
 80291ea:	f016 fb42 	bl	803f872 <_GetTickMS>
 80291ee:	4602      	mov	r2, r0
 80291f0:	4b29      	ldr	r3, [pc, #164]	; (8029298 <VCU_CheckMainPower+0xd8>)
 80291f2:	601a      	str	r2, [r3, #0]
    }

    // set things
    VCU.d.state.independent = !currentState;
 80291f4:	79fb      	ldrb	r3, [r7, #7]
 80291f6:	2b00      	cmp	r3, #0
 80291f8:	bf0c      	ite	eq
 80291fa:	2301      	moveq	r3, #1
 80291fc:	2300      	movne	r3, #0
 80291fe:	b2db      	uxtb	r3, r3
 8029200:	461a      	mov	r2, r3
 8029202:	4b26      	ldr	r3, [pc, #152]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029204:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

    // handle when REG_5V is OFF
    if (currentState == 0) {
 8029208:	79fb      	ldrb	r3, [r7, #7]
 802920a:	2b00      	cmp	r3, #0
 802920c:	d128      	bne.n	8029260 <VCU_CheckMainPower+0xa0>
        VCU.SetEvent(EV_VCU_INDEPENDENT, 1);
 802920e:	4b23      	ldr	r3, [pc, #140]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8029212:	2201      	movs	r2, #1
 8029214:	f04f 0010 	mov.w	r0, #16
 8029218:	f04f 0100 	mov.w	r1, #0
 802921c:	4798      	blx	r3
        if (_GetTickMS() - tick > (VCU_ACTIVATE_LOST_MODE * 1000)) {
 802921e:	f016 fb28 	bl	803f872 <_GetTickMS>
 8029222:	4602      	mov	r2, r0
 8029224:	4b1c      	ldr	r3, [pc, #112]	; (8029298 <VCU_CheckMainPower+0xd8>)
 8029226:	681b      	ldr	r3, [r3, #0]
 8029228:	1ad3      	subs	r3, r2, r3
 802922a:	4a1d      	ldr	r2, [pc, #116]	; (80292a0 <VCU_CheckMainPower+0xe0>)
 802922c:	4293      	cmp	r3, r2
 802922e:	d90b      	bls.n	8029248 <VCU_CheckMainPower+0x88>
            VCU.d.interval = RPT_INTERVAL_LOST;
 8029230:	4b1a      	ldr	r3, [pc, #104]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029232:	223c      	movs	r2, #60	; 0x3c
 8029234:	80da      	strh	r2, [r3, #6]
            VCU.SetEvent(EV_VCU_UNAUTHORIZE_REMOVAL, 1);
 8029236:	4b19      	ldr	r3, [pc, #100]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802923a:	2201      	movs	r2, #1
 802923c:	f04f 0020 	mov.w	r0, #32
 8029240:	f04f 0100 	mov.w	r1, #0
 8029244:	4798      	blx	r3
    } else {
        VCU.d.interval = RPT_INTERVAL_SIMPLE;
        VCU.SetEvent(EV_VCU_INDEPENDENT, 0);
        VCU.SetEvent(EV_VCU_UNAUTHORIZE_REMOVAL, 0);
    }
}
 8029246:	e01e      	b.n	8029286 <VCU_CheckMainPower+0xc6>
            VCU.d.interval = RPT_INTERVAL_INDEPENDENT;
 8029248:	4b14      	ldr	r3, [pc, #80]	; (802929c <VCU_CheckMainPower+0xdc>)
 802924a:	220a      	movs	r2, #10
 802924c:	80da      	strh	r2, [r3, #6]
            VCU.SetEvent(EV_VCU_UNAUTHORIZE_REMOVAL, 0);
 802924e:	4b13      	ldr	r3, [pc, #76]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8029252:	2200      	movs	r2, #0
 8029254:	f04f 0020 	mov.w	r0, #32
 8029258:	f04f 0100 	mov.w	r1, #0
 802925c:	4798      	blx	r3
}
 802925e:	e012      	b.n	8029286 <VCU_CheckMainPower+0xc6>
        VCU.d.interval = RPT_INTERVAL_SIMPLE;
 8029260:	4b0e      	ldr	r3, [pc, #56]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029262:	2205      	movs	r2, #5
 8029264:	80da      	strh	r2, [r3, #6]
        VCU.SetEvent(EV_VCU_INDEPENDENT, 0);
 8029266:	4b0d      	ldr	r3, [pc, #52]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802926a:	2200      	movs	r2, #0
 802926c:	f04f 0010 	mov.w	r0, #16
 8029270:	f04f 0100 	mov.w	r1, #0
 8029274:	4798      	blx	r3
        VCU.SetEvent(EV_VCU_UNAUTHORIZE_REMOVAL, 0);
 8029276:	4b09      	ldr	r3, [pc, #36]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029278:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802927a:	2200      	movs	r2, #0
 802927c:	f04f 0020 	mov.w	r0, #32
 8029280:	f04f 0100 	mov.w	r1, #0
 8029284:	4798      	blx	r3
}
 8029286:	bf00      	nop
 8029288:	3708      	adds	r7, #8
 802928a:	46bd      	mov	sp, r7
 802928c:	bd80      	pop	{r7, pc}
 802928e:	bf00      	nop
 8029290:	40021000 	.word	0x40021000
 8029294:	20000290 	.word	0x20000290
 8029298:	20000f2c 	.word	0x20000f2c
 802929c:	20000228 	.word	0x20000228
 80292a0:	0001d4c0 	.word	0x0001d4c0

080292a4 <VCU_CAN_TX_SwitchModeControl>:

/* ====================================== CAN TX =================================== */
uint8_t VCU_CAN_TX_SwitchModeControl(sw_t *sw) {
 80292a4:	b580      	push	{r7, lr}
 80292a6:	b084      	sub	sp, #16
 80292a8:	af00      	add	r7, sp, #0
 80292aa:	6078      	str	r0, [r7, #4]
    CAN_DATA *data = &(CB.tx.data);
 80292ac:	4b5d      	ldr	r3, [pc, #372]	; (8029424 <VCU_CAN_TX_SwitchModeControl+0x180>)
 80292ae:	60fb      	str	r3, [r7, #12]
    sein_state_t sein = HBAR_SeinController(sw);
 80292b0:	6878      	ldr	r0, [r7, #4]
 80292b2:	f7fe fc6b 	bl	8027b8c <HBAR_SeinController>
 80292b6:	4603      	mov	r3, r0
 80292b8:	813b      	strh	r3, [r7, #8]

    // set message
    data->u8[0] = sw->list[SW_K_ABS].state;
 80292ba:	687b      	ldr	r3, [r7, #4]
 80292bc:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
 80292c0:	68fb      	ldr	r3, [r7, #12]
 80292c2:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.mirroring, 1);
 80292c4:	68fb      	ldr	r3, [r7, #12]
 80292c6:	781b      	ldrb	r3, [r3, #0]
 80292c8:	b25a      	sxtb	r2, r3
 80292ca:	4b57      	ldr	r3, [pc, #348]	; (8029428 <VCU_CAN_TX_SwitchModeControl+0x184>)
 80292cc:	785b      	ldrb	r3, [r3, #1]
 80292ce:	005b      	lsls	r3, r3, #1
 80292d0:	b25b      	sxtb	r3, r3
 80292d2:	4313      	orrs	r3, r2
 80292d4:	b25b      	sxtb	r3, r3
 80292d6:	b2da      	uxtb	r2, r3
 80292d8:	68fb      	ldr	r3, [r7, #12]
 80292da:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(sw->list[SW_K_LAMP].state, 2);
 80292dc:	68fb      	ldr	r3, [r7, #12]
 80292de:	781b      	ldrb	r3, [r3, #0]
 80292e0:	b25a      	sxtb	r2, r3
 80292e2:	687b      	ldr	r3, [r7, #4]
 80292e4:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80292e8:	009b      	lsls	r3, r3, #2
 80292ea:	b25b      	sxtb	r3, r3
 80292ec:	4313      	orrs	r3, r2
 80292ee:	b25b      	sxtb	r3, r3
 80292f0:	b2da      	uxtb	r2, r3
 80292f2:	68fb      	ldr	r3, [r7, #12]
 80292f4:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.warning, 3);
 80292f6:	68fb      	ldr	r3, [r7, #12]
 80292f8:	781b      	ldrb	r3, [r3, #0]
 80292fa:	b25a      	sxtb	r2, r3
 80292fc:	4b4a      	ldr	r3, [pc, #296]	; (8029428 <VCU_CAN_TX_SwitchModeControl+0x184>)
 80292fe:	789b      	ldrb	r3, [r3, #2]
 8029300:	00db      	lsls	r3, r3, #3
 8029302:	b25b      	sxtb	r3, r3
 8029304:	4313      	orrs	r3, r2
 8029306:	b25b      	sxtb	r3, r3
 8029308:	b2da      	uxtb	r2, r3
 802930a:	68fb      	ldr	r3, [r7, #12]
 802930c:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.overheat, 4);
 802930e:	68fb      	ldr	r3, [r7, #12]
 8029310:	781b      	ldrb	r3, [r3, #0]
 8029312:	b25a      	sxtb	r2, r3
 8029314:	4b44      	ldr	r3, [pc, #272]	; (8029428 <VCU_CAN_TX_SwitchModeControl+0x184>)
 8029316:	78db      	ldrb	r3, [r3, #3]
 8029318:	011b      	lsls	r3, r3, #4
 802931a:	b25b      	sxtb	r3, r3
 802931c:	4313      	orrs	r3, r2
 802931e:	b25b      	sxtb	r3, r3
 8029320:	b2da      	uxtb	r2, r3
 8029322:	68fb      	ldr	r3, [r7, #12]
 8029324:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.finger, 5);
 8029326:	68fb      	ldr	r3, [r7, #12]
 8029328:	781b      	ldrb	r3, [r3, #0]
 802932a:	b25a      	sxtb	r2, r3
 802932c:	4b3e      	ldr	r3, [pc, #248]	; (8029428 <VCU_CAN_TX_SwitchModeControl+0x184>)
 802932e:	791b      	ldrb	r3, [r3, #4]
 8029330:	015b      	lsls	r3, r3, #5
 8029332:	b25b      	sxtb	r3, r3
 8029334:	4313      	orrs	r3, r2
 8029336:	b25b      	sxtb	r3, r3
 8029338:	b2da      	uxtb	r2, r3
 802933a:	68fb      	ldr	r3, [r7, #12]
 802933c:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.keyless, 6);
 802933e:	68fb      	ldr	r3, [r7, #12]
 8029340:	781b      	ldrb	r3, [r3, #0]
 8029342:	b25a      	sxtb	r2, r3
 8029344:	4b38      	ldr	r3, [pc, #224]	; (8029428 <VCU_CAN_TX_SwitchModeControl+0x184>)
 8029346:	795b      	ldrb	r3, [r3, #5]
 8029348:	019b      	lsls	r3, r3, #6
 802934a:	b25b      	sxtb	r3, r3
 802934c:	4313      	orrs	r3, r2
 802934e:	b25b      	sxtb	r3, r3
 8029350:	b2da      	uxtb	r2, r3
 8029352:	68fb      	ldr	r3, [r7, #12]
 8029354:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.daylight, 7);
 8029356:	68fb      	ldr	r3, [r7, #12]
 8029358:	781b      	ldrb	r3, [r3, #0]
 802935a:	b25a      	sxtb	r2, r3
 802935c:	4b32      	ldr	r3, [pc, #200]	; (8029428 <VCU_CAN_TX_SwitchModeControl+0x184>)
 802935e:	799b      	ldrb	r3, [r3, #6]
 8029360:	01db      	lsls	r3, r3, #7
 8029362:	b25b      	sxtb	r3, r3
 8029364:	4313      	orrs	r3, r2
 8029366:	b25b      	sxtb	r3, r3
 8029368:	b2da      	uxtb	r2, r3
 802936a:	68fb      	ldr	r3, [r7, #12]
 802936c:	701a      	strb	r2, [r3, #0]

    // sein value
    data->u8[1] = sein.left;
 802936e:	7a3a      	ldrb	r2, [r7, #8]
 8029370:	68fb      	ldr	r3, [r7, #12]
 8029372:	705a      	strb	r2, [r3, #1]
    data->u8[1] |= _L(sein.right, 1);
 8029374:	68fb      	ldr	r3, [r7, #12]
 8029376:	785b      	ldrb	r3, [r3, #1]
 8029378:	b25a      	sxtb	r2, r3
 802937a:	7a7b      	ldrb	r3, [r7, #9]
 802937c:	005b      	lsls	r3, r3, #1
 802937e:	b25b      	sxtb	r3, r3
 8029380:	4313      	orrs	r3, r2
 8029382:	b25b      	sxtb	r3, r3
 8029384:	b2da      	uxtb	r2, r3
 8029386:	68fb      	ldr	r3, [r7, #12]
 8029388:	705a      	strb	r2, [r3, #1]

    // mode
    data->u8[2] = sw->runner.mode.sub.val[SW_M_DRIVE];
 802938a:	687b      	ldr	r3, [r7, #4]
 802938c:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 8029390:	68fb      	ldr	r3, [r7, #12]
 8029392:	709a      	strb	r2, [r3, #2]
    data->u8[2] |= _L(sw->runner.mode.sub.val[SW_M_TRIP], 2);
 8029394:	68fb      	ldr	r3, [r7, #12]
 8029396:	789b      	ldrb	r3, [r3, #2]
 8029398:	b25a      	sxtb	r2, r3
 802939a:	687b      	ldr	r3, [r7, #4]
 802939c:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 80293a0:	009b      	lsls	r3, r3, #2
 80293a2:	b25b      	sxtb	r3, r3
 80293a4:	4313      	orrs	r3, r2
 80293a6:	b25b      	sxtb	r3, r3
 80293a8:	b2da      	uxtb	r2, r3
 80293aa:	68fb      	ldr	r3, [r7, #12]
 80293ac:	709a      	strb	r2, [r3, #2]
    data->u8[2] |= _L(sw->runner.mode.sub.val[SW_M_REPORT], 3);
 80293ae:	68fb      	ldr	r3, [r7, #12]
 80293b0:	789b      	ldrb	r3, [r3, #2]
 80293b2:	b25a      	sxtb	r2, r3
 80293b4:	687b      	ldr	r3, [r7, #4]
 80293b6:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 80293ba:	00db      	lsls	r3, r3, #3
 80293bc:	b25b      	sxtb	r3, r3
 80293be:	4313      	orrs	r3, r2
 80293c0:	b25b      	sxtb	r3, r3
 80293c2:	b2da      	uxtb	r2, r3
 80293c4:	68fb      	ldr	r3, [r7, #12]
 80293c6:	709a      	strb	r2, [r3, #2]
    data->u8[2] |= _L(sw->runner.mode.val, 4);
 80293c8:	68fb      	ldr	r3, [r7, #12]
 80293ca:	789b      	ldrb	r3, [r3, #2]
 80293cc:	b25a      	sxtb	r2, r3
 80293ce:	687b      	ldr	r3, [r7, #4]
 80293d0:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 80293d4:	011b      	lsls	r3, r3, #4
 80293d6:	b25b      	sxtb	r3, r3
 80293d8:	4313      	orrs	r3, r2
 80293da:	b25b      	sxtb	r3, r3
 80293dc:	b2da      	uxtb	r2, r3
 80293de:	68fb      	ldr	r3, [r7, #12]
 80293e0:	709a      	strb	r2, [r3, #2]
    data->u8[2] |= _L(HBAR_ModeController(&(sw->runner)), 6);
 80293e2:	687b      	ldr	r3, [r7, #4]
 80293e4:	33f0      	adds	r3, #240	; 0xf0
 80293e6:	4618      	mov	r0, r3
 80293e8:	f7fe fc44 	bl	8027c74 <HBAR_ModeController>
 80293ec:	4603      	mov	r3, r0
 80293ee:	0199      	lsls	r1, r3, #6
 80293f0:	68fb      	ldr	r3, [r7, #12]
 80293f2:	789b      	ldrb	r3, [r3, #2]
 80293f4:	b25a      	sxtb	r2, r3
 80293f6:	b24b      	sxtb	r3, r1
 80293f8:	4313      	orrs	r3, r2
 80293fa:	b25b      	sxtb	r3, r3
 80293fc:	b2da      	uxtb	r2, r3
 80293fe:	68fb      	ldr	r3, [r7, #12]
 8029400:	709a      	strb	r2, [r3, #2]

    // others
    data->u8[3] = VCU.d.speed;
 8029402:	4b0a      	ldr	r3, [pc, #40]	; (802942c <VCU_CAN_TX_SwitchModeControl+0x188>)
 8029404:	7a5a      	ldrb	r2, [r3, #9]
 8029406:	68fb      	ldr	r3, [r7, #12]
 8029408:	70da      	strb	r2, [r3, #3]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_VCU_SWITCH, 4);
 802940a:	2204      	movs	r2, #4
 802940c:	2100      	movs	r1, #0
 802940e:	4808      	ldr	r0, [pc, #32]	; (8029430 <VCU_CAN_TX_SwitchModeControl+0x18c>)
 8029410:	f014 fdbe 	bl	803df90 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 8029414:	4806      	ldr	r0, [pc, #24]	; (8029430 <VCU_CAN_TX_SwitchModeControl+0x18c>)
 8029416:	f014 fdfd 	bl	803e014 <CANBUS_Write>
 802941a:	4603      	mov	r3, r0
}
 802941c:	4618      	mov	r0, r3
 802941e:	3710      	adds	r7, #16
 8029420:	46bd      	mov	sp, r7
 8029422:	bd80      	pop	{r7, pc}
 8029424:	200090b8 	.word	0x200090b8
 8029428:	200001e4 	.word	0x200001e4
 802942c:	20000228 	.word	0x20000228
 8029430:	200090a0 	.word	0x200090a0

08029434 <VCU_CAN_TX_Datetime>:

uint8_t VCU_CAN_TX_Datetime(timestamp_t *timestamp) {
 8029434:	b580      	push	{r7, lr}
 8029436:	b084      	sub	sp, #16
 8029438:	af00      	add	r7, sp, #0
 802943a:	6078      	str	r0, [r7, #4]
    CAN_DATA *data = &(CB.tx.data);
 802943c:	4b1a      	ldr	r3, [pc, #104]	; (80294a8 <VCU_CAN_TX_Datetime+0x74>)
 802943e:	60fb      	str	r3, [r7, #12]

    // set message
    data->u8[0] = timestamp->time.Seconds;
 8029440:	687b      	ldr	r3, [r7, #4]
 8029442:	789a      	ldrb	r2, [r3, #2]
 8029444:	68fb      	ldr	r3, [r7, #12]
 8029446:	701a      	strb	r2, [r3, #0]
    data->u8[1] = timestamp->time.Minutes;
 8029448:	687b      	ldr	r3, [r7, #4]
 802944a:	785a      	ldrb	r2, [r3, #1]
 802944c:	68fb      	ldr	r3, [r7, #12]
 802944e:	705a      	strb	r2, [r3, #1]
    data->u8[2] = timestamp->time.Hours;
 8029450:	687b      	ldr	r3, [r7, #4]
 8029452:	781a      	ldrb	r2, [r3, #0]
 8029454:	68fb      	ldr	r3, [r7, #12]
 8029456:	709a      	strb	r2, [r3, #2]
    data->u8[3] = timestamp->date.Date;
 8029458:	687b      	ldr	r3, [r7, #4]
 802945a:	7d9a      	ldrb	r2, [r3, #22]
 802945c:	68fb      	ldr	r3, [r7, #12]
 802945e:	70da      	strb	r2, [r3, #3]
    data->u8[4] = timestamp->date.Month;
 8029460:	687b      	ldr	r3, [r7, #4]
 8029462:	7d5a      	ldrb	r2, [r3, #21]
 8029464:	68fb      	ldr	r3, [r7, #12]
 8029466:	711a      	strb	r2, [r3, #4]
    data->u8[5] = timestamp->date.Year;
 8029468:	687b      	ldr	r3, [r7, #4]
 802946a:	7dda      	ldrb	r2, [r3, #23]
 802946c:	68fb      	ldr	r3, [r7, #12]
 802946e:	715a      	strb	r2, [r3, #5]
    data->u8[6] = timestamp->date.WeekDay;
 8029470:	687b      	ldr	r3, [r7, #4]
 8029472:	7d1a      	ldrb	r2, [r3, #20]
 8029474:	68fb      	ldr	r3, [r7, #12]
 8029476:	719a      	strb	r2, [r3, #6]
    // HMI2 shutdown request
    data->u8[7] = !VCU.d.state.knob;
 8029478:	4b0c      	ldr	r3, [pc, #48]	; (80294ac <VCU_CAN_TX_Datetime+0x78>)
 802947a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802947e:	2b00      	cmp	r3, #0
 8029480:	bf0c      	ite	eq
 8029482:	2301      	moveq	r3, #1
 8029484:	2300      	movne	r3, #0
 8029486:	b2db      	uxtb	r3, r3
 8029488:	461a      	mov	r2, r3
 802948a:	68fb      	ldr	r3, [r7, #12]
 802948c:	71da      	strb	r2, [r3, #7]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_VCU_DATETIME, 8);
 802948e:	2208      	movs	r2, #8
 8029490:	2101      	movs	r1, #1
 8029492:	4807      	ldr	r0, [pc, #28]	; (80294b0 <VCU_CAN_TX_Datetime+0x7c>)
 8029494:	f014 fd7c 	bl	803df90 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 8029498:	4805      	ldr	r0, [pc, #20]	; (80294b0 <VCU_CAN_TX_Datetime+0x7c>)
 802949a:	f014 fdbb 	bl	803e014 <CANBUS_Write>
 802949e:	4603      	mov	r3, r0
}
 80294a0:	4618      	mov	r0, r3
 80294a2:	3710      	adds	r7, #16
 80294a4:	46bd      	mov	sp, r7
 80294a6:	bd80      	pop	{r7, pc}
 80294a8:	200090b8 	.word	0x200090b8
 80294ac:	20000228 	.word	0x20000228
 80294b0:	200090a0 	.word	0x200090a0

080294b4 <VCU_CAN_TX_MixedData>:

uint8_t VCU_CAN_TX_MixedData(sw_runner_t *runner) {
 80294b4:	b580      	push	{r7, lr}
 80294b6:	b084      	sub	sp, #16
 80294b8:	af00      	add	r7, sp, #0
 80294ba:	6078      	str	r0, [r7, #4]
    CAN_DATA *data = &(CB.tx.data);
 80294bc:	4b11      	ldr	r3, [pc, #68]	; (8029504 <VCU_CAN_TX_MixedData+0x50>)
 80294be:	60fb      	str	r3, [r7, #12]

    // set message
    data->u8[0] = SIM.signal;
 80294c0:	4b11      	ldr	r3, [pc, #68]	; (8029508 <VCU_CAN_TX_MixedData+0x54>)
 80294c2:	7c1a      	ldrb	r2, [r3, #16]
 80294c4:	68fb      	ldr	r3, [r7, #12]
 80294c6:	701a      	strb	r2, [r3, #0]
    data->u8[1] = BMS.d.soc;
 80294c8:	4b10      	ldr	r3, [pc, #64]	; (802950c <VCU_CAN_TX_MixedData+0x58>)
 80294ca:	785a      	ldrb	r2, [r3, #1]
 80294cc:	68fb      	ldr	r3, [r7, #12]
 80294ce:	705a      	strb	r2, [r3, #1]
    data->u8[2] = runner->mode.sub.report[SW_M_REPORT_RANGE];
 80294d0:	687b      	ldr	r3, [r7, #4]
 80294d2:	7b9a      	ldrb	r2, [r3, #14]
 80294d4:	68fb      	ldr	r3, [r7, #12]
 80294d6:	709a      	strb	r2, [r3, #2]
    data->u8[3] = runner->mode.sub.report[SW_M_REPORT_EFFICIENCY];
 80294d8:	687b      	ldr	r3, [r7, #4]
 80294da:	7bda      	ldrb	r2, [r3, #15]
 80294dc:	68fb      	ldr	r3, [r7, #12]
 80294de:	70da      	strb	r2, [r3, #3]
    data->u32[1] = VCU.d.odometer;
 80294e0:	4b0b      	ldr	r3, [pc, #44]	; (8029510 <VCU_CAN_TX_MixedData+0x5c>)
 80294e2:	68da      	ldr	r2, [r3, #12]
 80294e4:	68fb      	ldr	r3, [r7, #12]
 80294e6:	605a      	str	r2, [r3, #4]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_VCU_SELECT_SET, 8);
 80294e8:	2208      	movs	r2, #8
 80294ea:	2102      	movs	r1, #2
 80294ec:	4809      	ldr	r0, [pc, #36]	; (8029514 <VCU_CAN_TX_MixedData+0x60>)
 80294ee:	f014 fd4f 	bl	803df90 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 80294f2:	4808      	ldr	r0, [pc, #32]	; (8029514 <VCU_CAN_TX_MixedData+0x60>)
 80294f4:	f014 fd8e 	bl	803e014 <CANBUS_Write>
 80294f8:	4603      	mov	r3, r0
}
 80294fa:	4618      	mov	r0, r3
 80294fc:	3710      	adds	r7, #16
 80294fe:	46bd      	mov	sp, r7
 8029500:	bd80      	pop	{r7, pc}
 8029502:	bf00      	nop
 8029504:	200090b8 	.word	0x200090b8
 8029508:	200002a8 	.word	0x200002a8
 802950c:	20000178 	.word	0x20000178
 8029510:	20000228 	.word	0x20000228
 8029514:	200090a0 	.word	0x200090a0

08029518 <VCU_CAN_TX_SubTripData>:

uint8_t VCU_CAN_TX_SubTripData(uint32_t *trip) {
 8029518:	b580      	push	{r7, lr}
 802951a:	b084      	sub	sp, #16
 802951c:	af00      	add	r7, sp, #0
 802951e:	6078      	str	r0, [r7, #4]
    CAN_DATA *data = &(CB.tx.data);
 8029520:	4b0b      	ldr	r3, [pc, #44]	; (8029550 <VCU_CAN_TX_SubTripData+0x38>)
 8029522:	60fb      	str	r3, [r7, #12]

    // set message
    data->u32[0] = trip[SW_M_TRIP_A];
 8029524:	687b      	ldr	r3, [r7, #4]
 8029526:	681a      	ldr	r2, [r3, #0]
 8029528:	68fb      	ldr	r3, [r7, #12]
 802952a:	601a      	str	r2, [r3, #0]
    data->u32[1] = trip[SW_M_TRIP_B];
 802952c:	687b      	ldr	r3, [r7, #4]
 802952e:	685a      	ldr	r2, [r3, #4]
 8029530:	68fb      	ldr	r3, [r7, #12]
 8029532:	605a      	str	r2, [r3, #4]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_VCU_TRIP_MODE, 8);
 8029534:	2208      	movs	r2, #8
 8029536:	2103      	movs	r1, #3
 8029538:	4806      	ldr	r0, [pc, #24]	; (8029554 <VCU_CAN_TX_SubTripData+0x3c>)
 802953a:	f014 fd29 	bl	803df90 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 802953e:	4805      	ldr	r0, [pc, #20]	; (8029554 <VCU_CAN_TX_SubTripData+0x3c>)
 8029540:	f014 fd68 	bl	803e014 <CANBUS_Write>
 8029544:	4603      	mov	r3, r0
}
 8029546:	4618      	mov	r0, r3
 8029548:	3710      	adds	r7, #16
 802954a:	46bd      	mov	sp, r7
 802954c:	bd80      	pop	{r7, pc}
 802954e:	bf00      	nop
 8029550:	200090b8 	.word	0x200090b8
 8029554:	200090a0 	.word	0x200090a0

08029558 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8029558:	b580      	push	{r7, lr}
 802955a:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 802955c:	f002 fe76 	bl	802c24c <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8029560:	f000 f98a 	bl	8029878 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8029564:	f000 fdb0 	bl	802a0c8 <MX_GPIO_Init>
    MX_DMA_Init();
 8029568:	f000 fd60 	bl	802a02c <MX_DMA_Init>
    MX_ADC1_Init();
 802956c:	f000 fa20 	bl	80299b0 <MX_ADC1_Init>
    MX_AES_Init();
 8029570:	f000 fa70 	bl	8029a54 <MX_AES_Init>
    MX_CAN1_Init();
 8029574:	f000 fa96 	bl	8029aa4 <MX_CAN1_Init>
    MX_CRC_Init();
 8029578:	f000 faca 	bl	8029b10 <MX_CRC_Init>
    MX_I2C1_Init();
 802957c:	f000 fadc 	bl	8029b38 <MX_I2C1_Init>
    MX_I2C2_Init();
 8029580:	f000 fb1a 	bl	8029bb8 <MX_I2C2_Init>
    MX_I2C3_Init();
 8029584:	f000 fb58 	bl	8029c38 <MX_I2C3_Init>
    MX_I2S3_Init();
 8029588:	f000 fb96 	bl	8029cb8 <MX_I2S3_Init>
    MX_IWDG_Init();
 802958c:	f000 fbc2 	bl	8029d14 <MX_IWDG_Init>
    MX_RTC_Init();
 8029590:	f000 fbee 	bl	8029d70 <MX_RTC_Init>
    MX_SPI1_Init();
 8029594:	f000 fc46 	bl	8029e24 <MX_SPI1_Init>
    MX_UART4_Init();
 8029598:	f000 fcca 	bl	8029f30 <MX_UART4_Init>
    MX_USART1_UART_Init();
 802959c:	f000 fcf2 	bl	8029f84 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 80295a0:	f000 fd1a 	bl	8029fd8 <MX_USART2_UART_Init>
    MX_RNG_Init();
 80295a4:	f000 fbd0 	bl	8029d48 <MX_RNG_Init>
    MX_TIM10_Init();
 80295a8:	f000 fc72 	bl	8029e90 <MX_TIM10_Init>
    /* USER CODE BEGIN 2 */
    CANBUS_Init();
 80295ac:	f014 fcd2 	bl	803df54 <CANBUS_Init>
    BAT_DMA_Init();
 80295b0:	f7f7 fd44 	bl	802103c <BAT_DMA_Init>
    SIMCOM_DMA_Init();
 80295b4:	f013 fbfc 	bl	803cdb0 <SIMCOM_DMA_Init>
    UBLOX_DMA_Init();
 80295b8:	f7fa f8ea 	bl	8023790 <UBLOX_DMA_Init>
    FINGER_DMA_Init();
 80295bc:	f7f8 ff22 	bl	8022404 <FINGER_DMA_Init>
    /* USER CODE END 2 */

    /* Init scheduler */
    osKernelInitialize();
 80295c0:	f00d ff22 	bl	8037408 <osKernelInitialize>
    /* Create the mutex(es) */
    /* creation of AudioMutex */
    AudioMutexHandle = osMutexNew(&AudioMutex_attributes);
 80295c4:	4868      	ldr	r0, [pc, #416]	; (8029768 <main+0x210>)
 80295c6:	f00e fb4d 	bl	8037c64 <osMutexNew>
 80295ca:	4602      	mov	r2, r0
 80295cc:	4b67      	ldr	r3, [pc, #412]	; (802976c <main+0x214>)
 80295ce:	601a      	str	r2, [r3, #0]

    /* creation of LogMutex */
    LogMutexHandle = osMutexNew(&LogMutex_attributes);
 80295d0:	4867      	ldr	r0, [pc, #412]	; (8029770 <main+0x218>)
 80295d2:	f00e fb47 	bl	8037c64 <osMutexNew>
 80295d6:	4602      	mov	r2, r0
 80295d8:	4b66      	ldr	r3, [pc, #408]	; (8029774 <main+0x21c>)
 80295da:	601a      	str	r2, [r3, #0]

    /* creation of CanTxMutex */
    CanTxMutexHandle = osMutexNew(&CanTxMutex_attributes);
 80295dc:	4866      	ldr	r0, [pc, #408]	; (8029778 <main+0x220>)
 80295de:	f00e fb41 	bl	8037c64 <osMutexNew>
 80295e2:	4602      	mov	r2, r0
 80295e4:	4b65      	ldr	r3, [pc, #404]	; (802977c <main+0x224>)
 80295e6:	601a      	str	r2, [r3, #0]

    /* creation of EepromMutex */
    EepromMutexHandle = osMutexNew(&EepromMutex_attributes);
 80295e8:	4865      	ldr	r0, [pc, #404]	; (8029780 <main+0x228>)
 80295ea:	f00e fb3b 	bl	8037c64 <osMutexNew>
 80295ee:	4602      	mov	r2, r0
 80295f0:	4b64      	ldr	r3, [pc, #400]	; (8029784 <main+0x22c>)
 80295f2:	601a      	str	r2, [r3, #0]

    /* creation of RtcMutex */
    RtcMutexHandle = osMutexNew(&RtcMutex_attributes);
 80295f4:	4864      	ldr	r0, [pc, #400]	; (8029788 <main+0x230>)
 80295f6:	f00e fb35 	bl	8037c64 <osMutexNew>
 80295fa:	4602      	mov	r2, r0
 80295fc:	4b63      	ldr	r3, [pc, #396]	; (802978c <main+0x234>)
 80295fe:	601a      	str	r2, [r3, #0]

    /* creation of CrcMutex */
    CrcMutexHandle = osMutexNew(&CrcMutex_attributes);
 8029600:	4863      	ldr	r0, [pc, #396]	; (8029790 <main+0x238>)
 8029602:	f00e fb2f 	bl	8037c64 <osMutexNew>
 8029606:	4602      	mov	r2, r0
 8029608:	4b62      	ldr	r3, [pc, #392]	; (8029794 <main+0x23c>)
 802960a:	601a      	str	r2, [r3, #0]

    /* creation of AesMutex */
    AesMutexHandle = osMutexNew(&AesMutex_attributes);
 802960c:	4862      	ldr	r0, [pc, #392]	; (8029798 <main+0x240>)
 802960e:	f00e fb29 	bl	8037c64 <osMutexNew>
 8029612:	4602      	mov	r2, r0
 8029614:	4b61      	ldr	r3, [pc, #388]	; (802979c <main+0x244>)
 8029616:	601a      	str	r2, [r3, #0]

    /* Create the recursive mutex(es) */
    /* creation of SimcomRecMutex */
    SimcomRecMutexHandle = osMutexNew(&SimcomRecMutex_attributes);
 8029618:	4861      	ldr	r0, [pc, #388]	; (80297a0 <main+0x248>)
 802961a:	f00e fb23 	bl	8037c64 <osMutexNew>
 802961e:	4602      	mov	r2, r0
 8029620:	4b60      	ldr	r3, [pc, #384]	; (80297a4 <main+0x24c>)
 8029622:	601a      	str	r2, [r3, #0]

    /* creation of FingerRecMutex */
    FingerRecMutexHandle = osMutexNew(&FingerRecMutex_attributes);
 8029624:	4860      	ldr	r0, [pc, #384]	; (80297a8 <main+0x250>)
 8029626:	f00e fb1d 	bl	8037c64 <osMutexNew>
 802962a:	4602      	mov	r2, r0
 802962c:	4b5f      	ldr	r3, [pc, #380]	; (80297ac <main+0x254>)
 802962e:	601a      	str	r2, [r3, #0]

    /* creation of KlessRecMutex */
    KlessRecMutexHandle = osMutexNew(&KlessRecMutex_attributes);
 8029630:	485f      	ldr	r0, [pc, #380]	; (80297b0 <main+0x258>)
 8029632:	f00e fb17 	bl	8037c64 <osMutexNew>
 8029636:	4602      	mov	r2, r0
 8029638:	4b5e      	ldr	r3, [pc, #376]	; (80297b4 <main+0x25c>)
 802963a:	601a      	str	r2, [r3, #0]
    /* start timers, add new ones, ... */
    /* USER CODE END RTOS_TIMERS */

    /* Create the queue(s) */
    /* creation of CommandQueue */
    CommandQueueHandle = osMessageQueueNew(1, sizeof(command_t), &CommandQueue_attributes);
 802963c:	4a5e      	ldr	r2, [pc, #376]	; (80297b8 <main+0x260>)
 802963e:	2111      	movs	r1, #17
 8029640:	2001      	movs	r0, #1
 8029642:	f00e fc57 	bl	8037ef4 <osMessageQueueNew>
 8029646:	4602      	mov	r2, r0
 8029648:	4b5c      	ldr	r3, [pc, #368]	; (80297bc <main+0x264>)
 802964a:	601a      	str	r2, [r3, #0]

    /* creation of ResponseQueue */
    ResponseQueueHandle = osMessageQueueNew(1, sizeof(response_t), &ResponseQueue_attributes);
 802964c:	4a5c      	ldr	r2, [pc, #368]	; (80297c0 <main+0x268>)
 802964e:	2141      	movs	r1, #65	; 0x41
 8029650:	2001      	movs	r0, #1
 8029652:	f00e fc4f 	bl	8037ef4 <osMessageQueueNew>
 8029656:	4602      	mov	r2, r0
 8029658:	4b5a      	ldr	r3, [pc, #360]	; (80297c4 <main+0x26c>)
 802965a:	601a      	str	r2, [r3, #0]

    /* creation of ReportQueue */
    ReportQueueHandle = osMessageQueueNew(100, sizeof(report_t), &ReportQueue_attributes);
 802965c:	4a5a      	ldr	r2, [pc, #360]	; (80297c8 <main+0x270>)
 802965e:	215a      	movs	r1, #90	; 0x5a
 8029660:	2064      	movs	r0, #100	; 0x64
 8029662:	f00e fc47 	bl	8037ef4 <osMessageQueueNew>
 8029666:	4602      	mov	r2, r0
 8029668:	4b58      	ldr	r3, [pc, #352]	; (80297cc <main+0x274>)
 802966a:	601a      	str	r2, [r3, #0]

    /* creation of DriverQueue */
    DriverQueueHandle = osMessageQueueNew(1, sizeof(uint8_t), &DriverQueue_attributes);
 802966c:	4a58      	ldr	r2, [pc, #352]	; (80297d0 <main+0x278>)
 802966e:	2101      	movs	r1, #1
 8029670:	2001      	movs	r0, #1
 8029672:	f00e fc3f 	bl	8037ef4 <osMessageQueueNew>
 8029676:	4602      	mov	r2, r0
 8029678:	4b56      	ldr	r3, [pc, #344]	; (80297d4 <main+0x27c>)
 802967a:	601a      	str	r2, [r3, #0]

    /* USER CODE BEGIN RTOS_QUEUES */
    /* add queues, ... */
    GlobalEventHandle = osEventFlagsNew(NULL);
 802967c:	2000      	movs	r0, #0
 802967e:	f00e f9d1 	bl	8037a24 <osEventFlagsNew>
 8029682:	4602      	mov	r2, r0
 8029684:	4b54      	ldr	r3, [pc, #336]	; (80297d8 <main+0x280>)
 8029686:	601a      	str	r2, [r3, #0]
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* creation of ManagerTask */
    ManagerTaskHandle = osThreadNew(StartManagerTask, NULL, &ManagerTask_attributes);
 8029688:	4a54      	ldr	r2, [pc, #336]	; (80297dc <main+0x284>)
 802968a:	2100      	movs	r1, #0
 802968c:	4854      	ldr	r0, [pc, #336]	; (80297e0 <main+0x288>)
 802968e:	f00d ff6f 	bl	8037570 <osThreadNew>
 8029692:	4602      	mov	r2, r0
 8029694:	4b53      	ldr	r3, [pc, #332]	; (80297e4 <main+0x28c>)
 8029696:	601a      	str	r2, [r3, #0]

    /* creation of IotTask */
    IotTaskHandle = osThreadNew(StartIotTask, NULL, &IotTask_attributes);
 8029698:	4a53      	ldr	r2, [pc, #332]	; (80297e8 <main+0x290>)
 802969a:	2100      	movs	r1, #0
 802969c:	4853      	ldr	r0, [pc, #332]	; (80297ec <main+0x294>)
 802969e:	f00d ff67 	bl	8037570 <osThreadNew>
 80296a2:	4602      	mov	r2, r0
 80296a4:	4b52      	ldr	r3, [pc, #328]	; (80297f0 <main+0x298>)
 80296a6:	601a      	str	r2, [r3, #0]

    /* creation of ReporterTask */
    ReporterTaskHandle = osThreadNew(StartReporterTask, NULL, &ReporterTask_attributes);
 80296a8:	4a52      	ldr	r2, [pc, #328]	; (80297f4 <main+0x29c>)
 80296aa:	2100      	movs	r1, #0
 80296ac:	4852      	ldr	r0, [pc, #328]	; (80297f8 <main+0x2a0>)
 80296ae:	f00d ff5f 	bl	8037570 <osThreadNew>
 80296b2:	4602      	mov	r2, r0
 80296b4:	4b51      	ldr	r3, [pc, #324]	; (80297fc <main+0x2a4>)
 80296b6:	601a      	str	r2, [r3, #0]

    /* creation of CommandTask */
    CommandTaskHandle = osThreadNew(StartCommandTask, NULL, &CommandTask_attributes);
 80296b8:	4a51      	ldr	r2, [pc, #324]	; (8029800 <main+0x2a8>)
 80296ba:	2100      	movs	r1, #0
 80296bc:	4851      	ldr	r0, [pc, #324]	; (8029804 <main+0x2ac>)
 80296be:	f00d ff57 	bl	8037570 <osThreadNew>
 80296c2:	4602      	mov	r2, r0
 80296c4:	4b50      	ldr	r3, [pc, #320]	; (8029808 <main+0x2b0>)
 80296c6:	601a      	str	r2, [r3, #0]

    /* creation of GpsTask */
    GpsTaskHandle = osThreadNew(StartGpsTask, NULL, &GpsTask_attributes);
 80296c8:	4a50      	ldr	r2, [pc, #320]	; (802980c <main+0x2b4>)
 80296ca:	2100      	movs	r1, #0
 80296cc:	4850      	ldr	r0, [pc, #320]	; (8029810 <main+0x2b8>)
 80296ce:	f00d ff4f 	bl	8037570 <osThreadNew>
 80296d2:	4602      	mov	r2, r0
 80296d4:	4b4f      	ldr	r3, [pc, #316]	; (8029814 <main+0x2bc>)
 80296d6:	601a      	str	r2, [r3, #0]

    /* creation of GyroTask */
    GyroTaskHandle = osThreadNew(StartGyroTask, NULL, &GyroTask_attributes);
 80296d8:	4a4f      	ldr	r2, [pc, #316]	; (8029818 <main+0x2c0>)
 80296da:	2100      	movs	r1, #0
 80296dc:	484f      	ldr	r0, [pc, #316]	; (802981c <main+0x2c4>)
 80296de:	f00d ff47 	bl	8037570 <osThreadNew>
 80296e2:	4602      	mov	r2, r0
 80296e4:	4b4e      	ldr	r3, [pc, #312]	; (8029820 <main+0x2c8>)
 80296e6:	601a      	str	r2, [r3, #0]

    /* creation of KeylessTask */
    KeylessTaskHandle = osThreadNew(StartKeylessTask, NULL, &KeylessTask_attributes);
 80296e8:	4a4e      	ldr	r2, [pc, #312]	; (8029824 <main+0x2cc>)
 80296ea:	2100      	movs	r1, #0
 80296ec:	484e      	ldr	r0, [pc, #312]	; (8029828 <main+0x2d0>)
 80296ee:	f00d ff3f 	bl	8037570 <osThreadNew>
 80296f2:	4602      	mov	r2, r0
 80296f4:	4b4d      	ldr	r3, [pc, #308]	; (802982c <main+0x2d4>)
 80296f6:	601a      	str	r2, [r3, #0]

    /* creation of FingerTask */
    FingerTaskHandle = osThreadNew(StartFingerTask, NULL, &FingerTask_attributes);
 80296f8:	4a4d      	ldr	r2, [pc, #308]	; (8029830 <main+0x2d8>)
 80296fa:	2100      	movs	r1, #0
 80296fc:	484d      	ldr	r0, [pc, #308]	; (8029834 <main+0x2dc>)
 80296fe:	f00d ff37 	bl	8037570 <osThreadNew>
 8029702:	4602      	mov	r2, r0
 8029704:	4b4c      	ldr	r3, [pc, #304]	; (8029838 <main+0x2e0>)
 8029706:	601a      	str	r2, [r3, #0]

    /* creation of AudioTask */
    AudioTaskHandle = osThreadNew(StartAudioTask, NULL, &AudioTask_attributes);
 8029708:	4a4c      	ldr	r2, [pc, #304]	; (802983c <main+0x2e4>)
 802970a:	2100      	movs	r1, #0
 802970c:	484c      	ldr	r0, [pc, #304]	; (8029840 <main+0x2e8>)
 802970e:	f00d ff2f 	bl	8037570 <osThreadNew>
 8029712:	4602      	mov	r2, r0
 8029714:	4b4b      	ldr	r3, [pc, #300]	; (8029844 <main+0x2ec>)
 8029716:	601a      	str	r2, [r3, #0]

    /* creation of SwitchTask */
    SwitchTaskHandle = osThreadNew(StartSwitchTask, NULL, &SwitchTask_attributes);
 8029718:	4a4b      	ldr	r2, [pc, #300]	; (8029848 <main+0x2f0>)
 802971a:	2100      	movs	r1, #0
 802971c:	484b      	ldr	r0, [pc, #300]	; (802984c <main+0x2f4>)
 802971e:	f00d ff27 	bl	8037570 <osThreadNew>
 8029722:	4602      	mov	r2, r0
 8029724:	4b4a      	ldr	r3, [pc, #296]	; (8029850 <main+0x2f8>)
 8029726:	601a      	str	r2, [r3, #0]

    /* creation of CanRxTask */
    CanRxTaskHandle = osThreadNew(StartCanRxTask, NULL, &CanRxTask_attributes);
 8029728:	4a4a      	ldr	r2, [pc, #296]	; (8029854 <main+0x2fc>)
 802972a:	2100      	movs	r1, #0
 802972c:	484a      	ldr	r0, [pc, #296]	; (8029858 <main+0x300>)
 802972e:	f00d ff1f 	bl	8037570 <osThreadNew>
 8029732:	4602      	mov	r2, r0
 8029734:	4b49      	ldr	r3, [pc, #292]	; (802985c <main+0x304>)
 8029736:	601a      	str	r2, [r3, #0]

    /* creation of CanTxTask */
    CanTxTaskHandle = osThreadNew(StartCanTxTask, NULL, &CanTxTask_attributes);
 8029738:	4a49      	ldr	r2, [pc, #292]	; (8029860 <main+0x308>)
 802973a:	2100      	movs	r1, #0
 802973c:	4849      	ldr	r0, [pc, #292]	; (8029864 <main+0x30c>)
 802973e:	f00d ff17 	bl	8037570 <osThreadNew>
 8029742:	4602      	mov	r2, r0
 8029744:	4b48      	ldr	r3, [pc, #288]	; (8029868 <main+0x310>)
 8029746:	601a      	str	r2, [r3, #0]

    /* creation of Hmi2PowerTask */
    Hmi2PowerTaskHandle = osThreadNew(StartHmi2PowerTask, NULL, &Hmi2PowerTask_attributes);
 8029748:	4a48      	ldr	r2, [pc, #288]	; (802986c <main+0x314>)
 802974a:	2100      	movs	r1, #0
 802974c:	4848      	ldr	r0, [pc, #288]	; (8029870 <main+0x318>)
 802974e:	f00d ff0f 	bl	8037570 <osThreadNew>
 8029752:	4602      	mov	r2, r0
 8029754:	4b47      	ldr	r3, [pc, #284]	; (8029874 <main+0x31c>)
 8029756:	601a      	str	r2, [r3, #0]

    /* USER CODE BEGIN RTOS_THREADS */
    /* add threads, ... */
    HAL_Delay(1000);
 8029758:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 802975c:	f002 fdb8 	bl	802c2d0 <HAL_Delay>
    /* USER CODE END RTOS_THREADS */

    /* Start scheduler */
    osKernelStart();
 8029760:	f00d fea8 	bl	80374b4 <osKernelStart>

    /* We should never get here as control is now taken by the scheduler */
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1) {
 8029764:	e7fe      	b.n	8029764 <main+0x20c>
 8029766:	bf00      	nop
 8029768:	08056328 	.word	0x08056328
 802976c:	20008a14 	.word	0x20008a14
 8029770:	08056338 	.word	0x08056338
 8029774:	2000863c 	.word	0x2000863c
 8029778:	08056348 	.word	0x08056348
 802977c:	20008588 	.word	0x20008588
 8029780:	08056358 	.word	0x08056358
 8029784:	20008930 	.word	0x20008930
 8029788:	08056368 	.word	0x08056368
 802978c:	2000858c 	.word	0x2000858c
 8029790:	08056378 	.word	0x08056378
 8029794:	20008648 	.word	0x20008648
 8029798:	08056388 	.word	0x08056388
 802979c:	20008848 	.word	0x20008848
 80297a0:	08056398 	.word	0x08056398
 80297a4:	20008a10 	.word	0x20008a10
 80297a8:	080563a8 	.word	0x080563a8
 80297ac:	20008a0c 	.word	0x20008a0c
 80297b0:	080563b8 	.word	0x080563b8
 80297b4:	200086b4 	.word	0x200086b4
 80297b8:	080562c8 	.word	0x080562c8
 80297bc:	2000895c 	.word	0x2000895c
 80297c0:	080562e0 	.word	0x080562e0
 80297c4:	20008530 	.word	0x20008530
 80297c8:	080562f8 	.word	0x080562f8
 80297cc:	20008640 	.word	0x20008640
 80297d0:	08056310 	.word	0x08056310
 80297d4:	20008760 	.word	0x20008760
 80297d8:	20008644 	.word	0x20008644
 80297dc:	080560f4 	.word	0x080560f4
 80297e0:	0802a501 	.word	0x0802a501
 80297e4:	20008960 	.word	0x20008960
 80297e8:	08056118 	.word	0x08056118
 80297ec:	0802a599 	.word	0x0802a599
 80297f0:	200088ec 	.word	0x200088ec
 80297f4:	0805613c 	.word	0x0805613c
 80297f8:	0802a79d 	.word	0x0802a79d
 80297fc:	200086b0 	.word	0x200086b0
 8029800:	08056160 	.word	0x08056160
 8029804:	0802a885 	.word	0x0802a885
 8029808:	2000884c 	.word	0x2000884c
 802980c:	08056184 	.word	0x08056184
 8029810:	0802abc9 	.word	0x0802abc9
 8029814:	20008844 	.word	0x20008844
 8029818:	080561a8 	.word	0x080561a8
 802981c:	0802ac05 	.word	0x0802ac05
 8029820:	20008804 	.word	0x20008804
 8029824:	080561cc 	.word	0x080561cc
 8029828:	0802acb9 	.word	0x0802acb9
 802982c:	20008638 	.word	0x20008638
 8029830:	080561f0 	.word	0x080561f0
 8029834:	0802ae9d 	.word	0x0802ae9d
 8029838:	2000864c 	.word	0x2000864c
 802983c:	08056214 	.word	0x08056214
 8029840:	0802b015 	.word	0x0802b015
 8029844:	20008a08 	.word	0x20008a08
 8029848:	08056238 	.word	0x08056238
 802984c:	0802b121 	.word	0x0802b121
 8029850:	200088e8 	.word	0x200088e8
 8029854:	0805625c 	.word	0x0805625c
 8029858:	0802b219 	.word	0x0802b219
 802985c:	20008808 	.word	0x20008808
 8029860:	08056280 	.word	0x08056280
 8029864:	0802b2b5 	.word	0x0802b2b5
 8029868:	20008840 	.word	0x20008840
 802986c:	080562a4 	.word	0x080562a4
 8029870:	08028f39 	.word	0x08028f39
 8029874:	2000882c 	.word	0x2000882c

08029878 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8029878:	b580      	push	{r7, lr}
 802987a:	b0aa      	sub	sp, #168	; 0xa8
 802987c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 802987e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8029882:	2234      	movs	r2, #52	; 0x34
 8029884:	2100      	movs	r1, #0
 8029886:	4618      	mov	r0, r3
 8029888:	f016 f912 	bl	803fab0 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 802988c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8029890:	2200      	movs	r2, #0
 8029892:	601a      	str	r2, [r3, #0]
 8029894:	605a      	str	r2, [r3, #4]
 8029896:	609a      	str	r2, [r3, #8]
 8029898:	60da      	str	r2, [r3, #12]
 802989a:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 802989c:	f107 0308 	add.w	r3, r7, #8
 80298a0:	2258      	movs	r2, #88	; 0x58
 80298a2:	2100      	movs	r1, #0
 80298a4:	4618      	mov	r0, r3
 80298a6:	f016 f903 	bl	803fab0 <memset>

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 80298aa:	2300      	movs	r3, #0
 80298ac:	607b      	str	r3, [r7, #4]
 80298ae:	4b3e      	ldr	r3, [pc, #248]	; (80299a8 <SystemClock_Config+0x130>)
 80298b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80298b2:	4a3d      	ldr	r2, [pc, #244]	; (80299a8 <SystemClock_Config+0x130>)
 80298b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80298b8:	6413      	str	r3, [r2, #64]	; 0x40
 80298ba:	4b3b      	ldr	r3, [pc, #236]	; (80299a8 <SystemClock_Config+0x130>)
 80298bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80298be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80298c2:	607b      	str	r3, [r7, #4]
 80298c4:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80298c6:	2300      	movs	r3, #0
 80298c8:	603b      	str	r3, [r7, #0]
 80298ca:	4b38      	ldr	r3, [pc, #224]	; (80299ac <SystemClock_Config+0x134>)
 80298cc:	681b      	ldr	r3, [r3, #0]
 80298ce:	4a37      	ldr	r2, [pc, #220]	; (80299ac <SystemClock_Config+0x134>)
 80298d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80298d4:	6013      	str	r3, [r2, #0]
 80298d6:	4b35      	ldr	r3, [pc, #212]	; (80299ac <SystemClock_Config+0x134>)
 80298d8:	681b      	ldr	r3, [r3, #0]
 80298da:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80298de:	603b      	str	r3, [r7, #0]
 80298e0:	683b      	ldr	r3, [r7, #0]
    /** Initializes the CPU, AHB and APB busses clocks
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE
 80298e2:	230d      	movs	r3, #13
 80298e4:	677b      	str	r3, [r7, #116]	; 0x74
            | RCC_OSCILLATORTYPE_LSE;
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80298e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80298ea:	67bb      	str	r3, [r7, #120]	; 0x78
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80298ec:	2301      	movs	r3, #1
 80298ee:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80298f0:	2301      	movs	r3, #1
 80298f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80298f6:	2302      	movs	r3, #2
 80298f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80298fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8029900:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    RCC_OscInitStruct.PLL.PLLM = 4;
 8029904:	2304      	movs	r3, #4
 8029906:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    RCC_OscInitStruct.PLL.PLLN = 100;
 802990a:	2364      	movs	r3, #100	; 0x64
 802990c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8029910:	2302      	movs	r3, #2
 8029912:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    RCC_OscInitStruct.PLL.PLLQ = 4;
 8029916:	2304      	movs	r3, #4
 8029918:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    RCC_OscInitStruct.PLL.PLLR = 2;
 802991c:	2302      	movs	r3, #2
 802991e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8029922:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8029926:	4618      	mov	r0, r3
 8029928:	f00a ffb4 	bl	8034894 <HAL_RCC_OscConfig>
 802992c:	4603      	mov	r3, r0
 802992e:	2b00      	cmp	r3, #0
 8029930:	d001      	beq.n	8029936 <SystemClock_Config+0xbe>
            {
        Error_Handler();
 8029932:	f001 fd3f 	bl	802b3b4 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB busses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8029936:	230f      	movs	r3, #15
 8029938:	663b      	str	r3, [r7, #96]	; 0x60
            | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 802993a:	2302      	movs	r3, #2
 802993c:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 802993e:	2300      	movs	r3, #0
 8029940:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8029942:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8029946:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8029948:	2300      	movs	r3, #0
 802994a:	673b      	str	r3, [r7, #112]	; 0x70

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 802994c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8029950:	2103      	movs	r1, #3
 8029952:	4618      	mov	r0, r3
 8029954:	f00a f8ee 	bl	8033b34 <HAL_RCC_ClockConfig>
 8029958:	4603      	mov	r3, r0
 802995a:	2b00      	cmp	r3, #0
 802995c:	d001      	beq.n	8029962 <SystemClock_Config+0xea>
            {
        Error_Handler();
 802995e:	f001 fd29 	bl	802b3b4 <Error_Handler>
    }
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1 | RCC_PERIPHCLK_RTC
 8029962:	2329      	movs	r3, #41	; 0x29
 8029964:	60bb      	str	r3, [r7, #8]
            | RCC_PERIPHCLK_CLK48;
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 256;
 8029966:	f44f 7380 	mov.w	r3, #256	; 0x100
 802996a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 8;
 802996c:	2308      	movs	r3, #8
 802996e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 5;
 8029970:	2305      	movs	r3, #5
 8029972:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8029974:	2302      	movs	r3, #2
 8029976:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8029978:	f44f 7380 	mov.w	r3, #256	; 0x100
 802997c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 802997e:	2300      	movs	r3, #0
 8029980:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLLI2SSelection = RCC_PLLI2SCLKSOURCE_PLLSRC;
 8029982:	2300      	movs	r3, #0
 8029984:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 8029986:	2300      	movs	r3, #0
 8029988:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 802998a:	f107 0308 	add.w	r3, r7, #8
 802998e:	4618      	mov	r0, r3
 8029990:	f00a faf4 	bl	8033f7c <HAL_RCCEx_PeriphCLKConfig>
 8029994:	4603      	mov	r3, r0
 8029996:	2b00      	cmp	r3, #0
 8029998:	d001      	beq.n	802999e <SystemClock_Config+0x126>
            {
        Error_Handler();
 802999a:	f001 fd0b 	bl	802b3b4 <Error_Handler>
    }
}
 802999e:	bf00      	nop
 80299a0:	37a8      	adds	r7, #168	; 0xa8
 80299a2:	46bd      	mov	sp, r7
 80299a4:	bd80      	pop	{r7, pc}
 80299a6:	bf00      	nop
 80299a8:	40023800 	.word	0x40023800
 80299ac:	40007000 	.word	0x40007000

080299b0 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80299b0:	b580      	push	{r7, lr}
 80299b2:	b084      	sub	sp, #16
 80299b4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = { 0 };
 80299b6:	463b      	mov	r3, r7
 80299b8:	2200      	movs	r2, #0
 80299ba:	601a      	str	r2, [r3, #0]
 80299bc:	605a      	str	r2, [r3, #4]
 80299be:	609a      	str	r2, [r3, #8]
 80299c0:	60da      	str	r2, [r3, #12]
    /* USER CODE BEGIN ADC1_Init 1 */

    /* USER CODE END ADC1_Init 1 */
    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
     */
    hadc1.Instance = ADC1;
 80299c2:	4b21      	ldr	r3, [pc, #132]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299c4:	4a21      	ldr	r2, [pc, #132]	; (8029a4c <MX_ADC1_Init+0x9c>)
 80299c6:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80299c8:	4b1f      	ldr	r3, [pc, #124]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299ca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80299ce:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80299d0:	4b1d      	ldr	r3, [pc, #116]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299d2:	2200      	movs	r2, #0
 80299d4:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = DISABLE;
 80299d6:	4b1c      	ldr	r3, [pc, #112]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299d8:	2200      	movs	r2, #0
 80299da:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = ENABLE;
 80299dc:	4b1a      	ldr	r3, [pc, #104]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299de:	2201      	movs	r2, #1
 80299e0:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 80299e2:	4b19      	ldr	r3, [pc, #100]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299e4:	2200      	movs	r2, #0
 80299e6:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80299ea:	4b17      	ldr	r3, [pc, #92]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299ec:	2200      	movs	r2, #0
 80299ee:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80299f0:	4b15      	ldr	r3, [pc, #84]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299f2:	4a17      	ldr	r2, [pc, #92]	; (8029a50 <MX_ADC1_Init+0xa0>)
 80299f4:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80299f6:	4b14      	ldr	r3, [pc, #80]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299f8:	2200      	movs	r2, #0
 80299fa:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 80299fc:	4b12      	ldr	r3, [pc, #72]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299fe:	2201      	movs	r2, #1
 8029a00:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = ENABLE;
 8029a02:	4b11      	ldr	r3, [pc, #68]	; (8029a48 <MX_ADC1_Init+0x98>)
 8029a04:	2201      	movs	r2, #1
 8029a06:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8029a0a:	4b0f      	ldr	r3, [pc, #60]	; (8029a48 <MX_ADC1_Init+0x98>)
 8029a0c:	2200      	movs	r2, #0
 8029a0e:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8029a10:	480d      	ldr	r0, [pc, #52]	; (8029a48 <MX_ADC1_Init+0x98>)
 8029a12:	f002 fc7f 	bl	802c314 <HAL_ADC_Init>
 8029a16:	4603      	mov	r3, r0
 8029a18:	2b00      	cmp	r3, #0
 8029a1a:	d001      	beq.n	8029a20 <MX_ADC1_Init+0x70>
            {
        Error_Handler();
 8029a1c:	f001 fcca 	bl	802b3b4 <Error_Handler>
    }
    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
     */
    sConfig.Channel = ADC_CHANNEL_9;
 8029a20:	2309      	movs	r3, #9
 8029a22:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 8029a24:	2301      	movs	r3, #1
 8029a26:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8029a28:	2301      	movs	r3, #1
 8029a2a:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8029a2c:	463b      	mov	r3, r7
 8029a2e:	4619      	mov	r1, r3
 8029a30:	4805      	ldr	r0, [pc, #20]	; (8029a48 <MX_ADC1_Init+0x98>)
 8029a32:	f002 fd91 	bl	802c558 <HAL_ADC_ConfigChannel>
 8029a36:	4603      	mov	r3, r0
 8029a38:	2b00      	cmp	r3, #0
 8029a3a:	d001      	beq.n	8029a40 <MX_ADC1_Init+0x90>
            {
        Error_Handler();
 8029a3c:	f001 fcba 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 8029a40:	bf00      	nop
 8029a42:	3710      	adds	r7, #16
 8029a44:	46bd      	mov	sp, r7
 8029a46:	bd80      	pop	{r7, pc}
 8029a48:	200086b8 	.word	0x200086b8
 8029a4c:	40012000 	.word	0x40012000
 8029a50:	0f000001 	.word	0x0f000001

08029a54 <MX_AES_Init>:
 * @brief AES Initialization Function
 * @param None
 * @retval None
 */
static void MX_AES_Init(void)
{
 8029a54:	b580      	push	{r7, lr}
 8029a56:	af00      	add	r7, sp, #0
    /* USER CODE END AES_Init 0 */

    /* USER CODE BEGIN AES_Init 1 */

    /* USER CODE END AES_Init 1 */
    hcryp.Instance = AES;
 8029a58:	4b0f      	ldr	r3, [pc, #60]	; (8029a98 <MX_AES_Init+0x44>)
 8029a5a:	4a10      	ldr	r2, [pc, #64]	; (8029a9c <MX_AES_Init+0x48>)
 8029a5c:	601a      	str	r2, [r3, #0]
    hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8029a5e:	4b0e      	ldr	r3, [pc, #56]	; (8029a98 <MX_AES_Init+0x44>)
 8029a60:	2204      	movs	r2, #4
 8029a62:	605a      	str	r2, [r3, #4]
    hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8029a64:	4b0c      	ldr	r3, [pc, #48]	; (8029a98 <MX_AES_Init+0x44>)
 8029a66:	2200      	movs	r2, #0
 8029a68:	609a      	str	r2, [r3, #8]
    hcryp.Init.pKey = (uint32_t*) pKeyAES;
 8029a6a:	4b0b      	ldr	r3, [pc, #44]	; (8029a98 <MX_AES_Init+0x44>)
 8029a6c:	4a0c      	ldr	r2, [pc, #48]	; (8029aa0 <MX_AES_Init+0x4c>)
 8029a6e:	60da      	str	r2, [r3, #12]
    hcryp.Init.Algorithm = CRYP_AES_ECB;
 8029a70:	4b09      	ldr	r3, [pc, #36]	; (8029a98 <MX_AES_Init+0x44>)
 8029a72:	2200      	movs	r2, #0
 8029a74:	615a      	str	r2, [r3, #20]
    hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 8029a76:	4b08      	ldr	r3, [pc, #32]	; (8029a98 <MX_AES_Init+0x44>)
 8029a78:	2201      	movs	r2, #1
 8029a7a:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp.Init.KeyIVConfigSkip = CRYP_KEYIVCONFIG_ALWAYS;
 8029a7c:	4b06      	ldr	r3, [pc, #24]	; (8029a98 <MX_AES_Init+0x44>)
 8029a7e:	2200      	movs	r2, #0
 8029a80:	629a      	str	r2, [r3, #40]	; 0x28
    if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8029a82:	4805      	ldr	r0, [pc, #20]	; (8029a98 <MX_AES_Init+0x44>)
 8029a84:	f003 fffd 	bl	802da82 <HAL_CRYP_Init>
 8029a88:	4603      	mov	r3, r0
 8029a8a:	2b00      	cmp	r3, #0
 8029a8c:	d001      	beq.n	8029a92 <MX_AES_Init+0x3e>
            {
        Error_Handler();
 8029a8e:	f001 fc91 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN AES_Init 2 */

    /* USER CODE END AES_Init 2 */

}
 8029a92:	bf00      	nop
 8029a94:	bd80      	pop	{r7, pc}
 8029a96:	bf00      	nop
 8029a98:	20008964 	.word	0x20008964
 8029a9c:	50060000 	.word	0x50060000
 8029aa0:	080560e4 	.word	0x080560e4

08029aa4 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8029aa4:	b580      	push	{r7, lr}
 8029aa6:	af00      	add	r7, sp, #0
    /* USER CODE END CAN1_Init 0 */

    /* USER CODE BEGIN CAN1_Init 1 */

    /* USER CODE END CAN1_Init 1 */
    hcan1.Instance = CAN1;
 8029aa8:	4b17      	ldr	r3, [pc, #92]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029aaa:	4a18      	ldr	r2, [pc, #96]	; (8029b0c <MX_CAN1_Init+0x68>)
 8029aac:	601a      	str	r2, [r3, #0]
    hcan1.Init.Prescaler = 10;
 8029aae:	4b16      	ldr	r3, [pc, #88]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ab0:	220a      	movs	r2, #10
 8029ab2:	605a      	str	r2, [r3, #4]
    hcan1.Init.Mode = CAN_MODE_NORMAL;
 8029ab4:	4b14      	ldr	r3, [pc, #80]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ab6:	2200      	movs	r2, #0
 8029ab8:	609a      	str	r2, [r3, #8]
    hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8029aba:	4b13      	ldr	r3, [pc, #76]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029abc:	2200      	movs	r2, #0
 8029abe:	60da      	str	r2, [r3, #12]
    hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8029ac0:	4b11      	ldr	r3, [pc, #68]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ac2:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8029ac6:	611a      	str	r2, [r3, #16]
    hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8029ac8:	4b0f      	ldr	r3, [pc, #60]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029aca:	2200      	movs	r2, #0
 8029acc:	615a      	str	r2, [r3, #20]
    hcan1.Init.TimeTriggeredMode = DISABLE;
 8029ace:	4b0e      	ldr	r3, [pc, #56]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ad0:	2200      	movs	r2, #0
 8029ad2:	761a      	strb	r2, [r3, #24]
    hcan1.Init.AutoBusOff = ENABLE;
 8029ad4:	4b0c      	ldr	r3, [pc, #48]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ad6:	2201      	movs	r2, #1
 8029ad8:	765a      	strb	r2, [r3, #25]
    hcan1.Init.AutoWakeUp = DISABLE;
 8029ada:	4b0b      	ldr	r3, [pc, #44]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029adc:	2200      	movs	r2, #0
 8029ade:	769a      	strb	r2, [r3, #26]
    hcan1.Init.AutoRetransmission = DISABLE;
 8029ae0:	4b09      	ldr	r3, [pc, #36]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ae2:	2200      	movs	r2, #0
 8029ae4:	76da      	strb	r2, [r3, #27]
    hcan1.Init.ReceiveFifoLocked = DISABLE;
 8029ae6:	4b08      	ldr	r3, [pc, #32]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ae8:	2200      	movs	r2, #0
 8029aea:	771a      	strb	r2, [r3, #28]
    hcan1.Init.TransmitFifoPriority = DISABLE;
 8029aec:	4b06      	ldr	r3, [pc, #24]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029aee:	2200      	movs	r2, #0
 8029af0:	775a      	strb	r2, [r3, #29]
    if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8029af2:	4805      	ldr	r0, [pc, #20]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029af4:	f002 ffe0 	bl	802cab8 <HAL_CAN_Init>
 8029af8:	4603      	mov	r3, r0
 8029afa:	2b00      	cmp	r3, #0
 8029afc:	d001      	beq.n	8029b02 <MX_CAN1_Init+0x5e>
            {
        Error_Handler();
 8029afe:	f001 fc59 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN CAN1_Init 2 */

    /* USER CODE END CAN1_Init 2 */

}
 8029b02:	bf00      	nop
 8029b04:	bd80      	pop	{r7, pc}
 8029b06:	bf00      	nop
 8029b08:	20008934 	.word	0x20008934
 8029b0c:	40006400 	.word	0x40006400

08029b10 <MX_CRC_Init>:
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void)
{
 8029b10:	b580      	push	{r7, lr}
 8029b12:	af00      	add	r7, sp, #0
    /* USER CODE END CRC_Init 0 */

    /* USER CODE BEGIN CRC_Init 1 */

    /* USER CODE END CRC_Init 1 */
    hcrc.Instance = CRC;
 8029b14:	4b06      	ldr	r3, [pc, #24]	; (8029b30 <MX_CRC_Init+0x20>)
 8029b16:	4a07      	ldr	r2, [pc, #28]	; (8029b34 <MX_CRC_Init+0x24>)
 8029b18:	601a      	str	r2, [r3, #0]
    if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8029b1a:	4805      	ldr	r0, [pc, #20]	; (8029b30 <MX_CRC_Init+0x20>)
 8029b1c:	f003 ff95 	bl	802da4a <HAL_CRC_Init>
 8029b20:	4603      	mov	r3, r0
 8029b22:	2b00      	cmp	r3, #0
 8029b24:	d001      	beq.n	8029b2a <MX_CRC_Init+0x1a>
            {
        Error_Handler();
 8029b26:	f001 fc45 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN CRC_Init 2 */

    /* USER CODE END CRC_Init 2 */

}
 8029b2a:	bf00      	nop
 8029b2c:	bd80      	pop	{r7, pc}
 8029b2e:	bf00      	nop
 8029b30:	200085dc 	.word	0x200085dc
 8029b34:	40023000 	.word	0x40023000

08029b38 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8029b38:	b580      	push	{r7, lr}
 8029b3a:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 8029b3c:	4b1b      	ldr	r3, [pc, #108]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b3e:	4a1c      	ldr	r2, [pc, #112]	; (8029bb0 <MX_I2C1_Init+0x78>)
 8029b40:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 8029b42:	4b1a      	ldr	r3, [pc, #104]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b44:	4a1b      	ldr	r2, [pc, #108]	; (8029bb4 <MX_I2C1_Init+0x7c>)
 8029b46:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8029b48:	4b18      	ldr	r3, [pc, #96]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b4a:	2200      	movs	r2, #0
 8029b4c:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 8029b4e:	4b17      	ldr	r3, [pc, #92]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b50:	2200      	movs	r2, #0
 8029b52:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8029b54:	4b15      	ldr	r3, [pc, #84]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8029b5a:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8029b5c:	4b13      	ldr	r3, [pc, #76]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b5e:	2200      	movs	r2, #0
 8029b60:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 8029b62:	4b12      	ldr	r3, [pc, #72]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b64:	2200      	movs	r2, #0
 8029b66:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8029b68:	4b10      	ldr	r3, [pc, #64]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b6a:	2200      	movs	r2, #0
 8029b6c:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8029b6e:	4b0f      	ldr	r3, [pc, #60]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b70:	2200      	movs	r2, #0
 8029b72:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8029b74:	480d      	ldr	r0, [pc, #52]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b76:	f006 fadd 	bl	8030134 <HAL_I2C_Init>
 8029b7a:	4603      	mov	r3, r0
 8029b7c:	2b00      	cmp	r3, #0
 8029b7e:	d001      	beq.n	8029b84 <MX_I2C1_Init+0x4c>
            {
        Error_Handler();
 8029b80:	f001 fc18 	bl	802b3b4 <Error_Handler>
    }
    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8029b84:	2100      	movs	r1, #0
 8029b86:	4809      	ldr	r0, [pc, #36]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b88:	f009 f941 	bl	8032e0e <HAL_I2CEx_ConfigAnalogFilter>
 8029b8c:	4603      	mov	r3, r0
 8029b8e:	2b00      	cmp	r3, #0
 8029b90:	d001      	beq.n	8029b96 <MX_I2C1_Init+0x5e>
            {
        Error_Handler();
 8029b92:	f001 fc0f 	bl	802b3b4 <Error_Handler>
    }
    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8029b96:	2100      	movs	r1, #0
 8029b98:	4804      	ldr	r0, [pc, #16]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b9a:	f009 f974 	bl	8032e86 <HAL_I2CEx_ConfigDigitalFilter>
 8029b9e:	4603      	mov	r3, r0
 8029ba0:	2b00      	cmp	r3, #0
 8029ba2:	d001      	beq.n	8029ba8 <MX_I2C1_Init+0x70>
            {
        Error_Handler();
 8029ba4:	f001 fc06 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */

}
 8029ba8:	bf00      	nop
 8029baa:	bd80      	pop	{r7, pc}
 8029bac:	20008534 	.word	0x20008534
 8029bb0:	40005400 	.word	0x40005400
 8029bb4:	000186a0 	.word	0x000186a0

08029bb8 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8029bb8:	b580      	push	{r7, lr}
 8029bba:	af00      	add	r7, sp, #0
    /* USER CODE END I2C2_Init 0 */

    /* USER CODE BEGIN I2C2_Init 1 */

    /* USER CODE END I2C2_Init 1 */
    hi2c2.Instance = I2C2;
 8029bbc:	4b1b      	ldr	r3, [pc, #108]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bbe:	4a1c      	ldr	r2, [pc, #112]	; (8029c30 <MX_I2C2_Init+0x78>)
 8029bc0:	601a      	str	r2, [r3, #0]
    hi2c2.Init.ClockSpeed = 100000;
 8029bc2:	4b1a      	ldr	r3, [pc, #104]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bc4:	4a1b      	ldr	r2, [pc, #108]	; (8029c34 <MX_I2C2_Init+0x7c>)
 8029bc6:	605a      	str	r2, [r3, #4]
    hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8029bc8:	4b18      	ldr	r3, [pc, #96]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bca:	2200      	movs	r2, #0
 8029bcc:	609a      	str	r2, [r3, #8]
    hi2c2.Init.OwnAddress1 = 0;
 8029bce:	4b17      	ldr	r3, [pc, #92]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bd0:	2200      	movs	r2, #0
 8029bd2:	60da      	str	r2, [r3, #12]
    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8029bd4:	4b15      	ldr	r3, [pc, #84]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8029bda:	611a      	str	r2, [r3, #16]
    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8029bdc:	4b13      	ldr	r3, [pc, #76]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bde:	2200      	movs	r2, #0
 8029be0:	615a      	str	r2, [r3, #20]
    hi2c2.Init.OwnAddress2 = 0;
 8029be2:	4b12      	ldr	r3, [pc, #72]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029be4:	2200      	movs	r2, #0
 8029be6:	619a      	str	r2, [r3, #24]
    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8029be8:	4b10      	ldr	r3, [pc, #64]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bea:	2200      	movs	r2, #0
 8029bec:	61da      	str	r2, [r3, #28]
    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8029bee:	4b0f      	ldr	r3, [pc, #60]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bf0:	2200      	movs	r2, #0
 8029bf2:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8029bf4:	480d      	ldr	r0, [pc, #52]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bf6:	f006 fa9d 	bl	8030134 <HAL_I2C_Init>
 8029bfa:	4603      	mov	r3, r0
 8029bfc:	2b00      	cmp	r3, #0
 8029bfe:	d001      	beq.n	8029c04 <MX_I2C2_Init+0x4c>
            {
        Error_Handler();
 8029c00:	f001 fbd8 	bl	802b3b4 <Error_Handler>
    }
    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8029c04:	2100      	movs	r1, #0
 8029c06:	4809      	ldr	r0, [pc, #36]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029c08:	f009 f901 	bl	8032e0e <HAL_I2CEx_ConfigAnalogFilter>
 8029c0c:	4603      	mov	r3, r0
 8029c0e:	2b00      	cmp	r3, #0
 8029c10:	d001      	beq.n	8029c16 <MX_I2C2_Init+0x5e>
            {
        Error_Handler();
 8029c12:	f001 fbcf 	bl	802b3b4 <Error_Handler>
    }
    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8029c16:	2100      	movs	r1, #0
 8029c18:	4804      	ldr	r0, [pc, #16]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029c1a:	f009 f934 	bl	8032e86 <HAL_I2CEx_ConfigDigitalFilter>
 8029c1e:	4603      	mov	r3, r0
 8029c20:	2b00      	cmp	r3, #0
 8029c22:	d001      	beq.n	8029c28 <MX_I2C2_Init+0x70>
            {
        Error_Handler();
 8029c24:	f001 fbc6 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN I2C2_Init 2 */

    /* USER CODE END I2C2_Init 2 */

}
 8029c28:	bf00      	nop
 8029c2a:	bd80      	pop	{r7, pc}
 8029c2c:	200085e4 	.word	0x200085e4
 8029c30:	40005800 	.word	0x40005800
 8029c34:	000186a0 	.word	0x000186a0

08029c38 <MX_I2C3_Init>:
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void)
{
 8029c38:	b580      	push	{r7, lr}
 8029c3a:	af00      	add	r7, sp, #0
    /* USER CODE END I2C3_Init 0 */

    /* USER CODE BEGIN I2C3_Init 1 */

    /* USER CODE END I2C3_Init 1 */
    hi2c3.Instance = I2C3;
 8029c3c:	4b1b      	ldr	r3, [pc, #108]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c3e:	4a1c      	ldr	r2, [pc, #112]	; (8029cb0 <MX_I2C3_Init+0x78>)
 8029c40:	601a      	str	r2, [r3, #0]
    hi2c3.Init.ClockSpeed = 100000;
 8029c42:	4b1a      	ldr	r3, [pc, #104]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c44:	4a1b      	ldr	r2, [pc, #108]	; (8029cb4 <MX_I2C3_Init+0x7c>)
 8029c46:	605a      	str	r2, [r3, #4]
    hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8029c48:	4b18      	ldr	r3, [pc, #96]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c4a:	2200      	movs	r2, #0
 8029c4c:	609a      	str	r2, [r3, #8]
    hi2c3.Init.OwnAddress1 = 0;
 8029c4e:	4b17      	ldr	r3, [pc, #92]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c50:	2200      	movs	r2, #0
 8029c52:	60da      	str	r2, [r3, #12]
    hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8029c54:	4b15      	ldr	r3, [pc, #84]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8029c5a:	611a      	str	r2, [r3, #16]
    hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8029c5c:	4b13      	ldr	r3, [pc, #76]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c5e:	2200      	movs	r2, #0
 8029c60:	615a      	str	r2, [r3, #20]
    hi2c3.Init.OwnAddress2 = 0;
 8029c62:	4b12      	ldr	r3, [pc, #72]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c64:	2200      	movs	r2, #0
 8029c66:	619a      	str	r2, [r3, #24]
    hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8029c68:	4b10      	ldr	r3, [pc, #64]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c6a:	2200      	movs	r2, #0
 8029c6c:	61da      	str	r2, [r3, #28]
    hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8029c6e:	4b0f      	ldr	r3, [pc, #60]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c70:	2200      	movs	r2, #0
 8029c72:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8029c74:	480d      	ldr	r0, [pc, #52]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c76:	f006 fa5d 	bl	8030134 <HAL_I2C_Init>
 8029c7a:	4603      	mov	r3, r0
 8029c7c:	2b00      	cmp	r3, #0
 8029c7e:	d001      	beq.n	8029c84 <MX_I2C3_Init+0x4c>
            {
        Error_Handler();
 8029c80:	f001 fb98 	bl	802b3b4 <Error_Handler>
    }
    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8029c84:	2100      	movs	r1, #0
 8029c86:	4809      	ldr	r0, [pc, #36]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c88:	f009 f8c1 	bl	8032e0e <HAL_I2CEx_ConfigAnalogFilter>
 8029c8c:	4603      	mov	r3, r0
 8029c8e:	2b00      	cmp	r3, #0
 8029c90:	d001      	beq.n	8029c96 <MX_I2C3_Init+0x5e>
            {
        Error_Handler();
 8029c92:	f001 fb8f 	bl	802b3b4 <Error_Handler>
    }
    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8029c96:	2100      	movs	r1, #0
 8029c98:	4804      	ldr	r0, [pc, #16]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c9a:	f009 f8f4 	bl	8032e86 <HAL_I2CEx_ConfigDigitalFilter>
 8029c9e:	4603      	mov	r3, r0
 8029ca0:	2b00      	cmp	r3, #0
 8029ca2:	d001      	beq.n	8029ca8 <MX_I2C3_Init+0x70>
            {
        Error_Handler();
 8029ca4:	f001 fb86 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN I2C3_Init 2 */

    /* USER CODE END I2C3_Init 2 */

}
 8029ca8:	bf00      	nop
 8029caa:	bd80      	pop	{r7, pc}
 8029cac:	200084dc 	.word	0x200084dc
 8029cb0:	40005c00 	.word	0x40005c00
 8029cb4:	000186a0 	.word	0x000186a0

08029cb8 <MX_I2S3_Init>:
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void)
{
 8029cb8:	b580      	push	{r7, lr}
 8029cba:	af00      	add	r7, sp, #0
    /* USER CODE END I2S3_Init 0 */

    /* USER CODE BEGIN I2S3_Init 1 */

    /* USER CODE END I2S3_Init 1 */
    hi2s3.Instance = SPI3;
 8029cbc:	4b13      	ldr	r3, [pc, #76]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cbe:	4a14      	ldr	r2, [pc, #80]	; (8029d10 <MX_I2S3_Init+0x58>)
 8029cc0:	601a      	str	r2, [r3, #0]
    hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8029cc2:	4b12      	ldr	r3, [pc, #72]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8029cc8:	605a      	str	r2, [r3, #4]
    hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8029cca:	4b10      	ldr	r3, [pc, #64]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029ccc:	2200      	movs	r2, #0
 8029cce:	609a      	str	r2, [r3, #8]
    hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8029cd0:	4b0e      	ldr	r3, [pc, #56]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cd2:	2200      	movs	r2, #0
 8029cd4:	60da      	str	r2, [r3, #12]
    hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8029cd6:	4b0d      	ldr	r3, [pc, #52]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8029cdc:	611a      	str	r2, [r3, #16]
    hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8029cde:	4b0b      	ldr	r3, [pc, #44]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029ce0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8029ce4:	615a      	str	r2, [r3, #20]
    hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8029ce6:	4b09      	ldr	r3, [pc, #36]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029ce8:	2200      	movs	r2, #0
 8029cea:	619a      	str	r2, [r3, #24]
    hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8029cec:	4b07      	ldr	r3, [pc, #28]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cee:	2200      	movs	r2, #0
 8029cf0:	61da      	str	r2, [r3, #28]
    hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8029cf2:	4b06      	ldr	r3, [pc, #24]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cf4:	2200      	movs	r2, #0
 8029cf6:	621a      	str	r2, [r3, #32]
    if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8029cf8:	4804      	ldr	r0, [pc, #16]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cfa:	f009 f903 	bl	8032f04 <HAL_I2S_Init>
 8029cfe:	4603      	mov	r3, r0
 8029d00:	2b00      	cmp	r3, #0
 8029d02:	d001      	beq.n	8029d08 <MX_I2S3_Init+0x50>
            {
        Error_Handler();
 8029d04:	f001 fb56 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN I2S3_Init 2 */

    /* USER CODE END I2S3_Init 2 */

}
 8029d08:	bf00      	nop
 8029d0a:	bd80      	pop	{r7, pc}
 8029d0c:	200089c0 	.word	0x200089c0
 8029d10:	40003c00 	.word	0x40003c00

08029d14 <MX_IWDG_Init>:
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void)
{
 8029d14:	b580      	push	{r7, lr}
 8029d16:	af00      	add	r7, sp, #0
    /* USER CODE END IWDG_Init 0 */

    /* USER CODE BEGIN IWDG_Init 1 */

    /* USER CODE END IWDG_Init 1 */
    hiwdg.Instance = IWDG;
 8029d18:	4b09      	ldr	r3, [pc, #36]	; (8029d40 <MX_IWDG_Init+0x2c>)
 8029d1a:	4a0a      	ldr	r2, [pc, #40]	; (8029d44 <MX_IWDG_Init+0x30>)
 8029d1c:	601a      	str	r2, [r3, #0]
    hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8029d1e:	4b08      	ldr	r3, [pc, #32]	; (8029d40 <MX_IWDG_Init+0x2c>)
 8029d20:	2203      	movs	r2, #3
 8029d22:	605a      	str	r2, [r3, #4]
    hiwdg.Init.Reload = 4095;
 8029d24:	4b06      	ldr	r3, [pc, #24]	; (8029d40 <MX_IWDG_Init+0x2c>)
 8029d26:	f640 72ff 	movw	r2, #4095	; 0xfff
 8029d2a:	609a      	str	r2, [r3, #8]
    if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8029d2c:	4804      	ldr	r0, [pc, #16]	; (8029d40 <MX_IWDG_Init+0x2c>)
 8029d2e:	f009 feb7 	bl	8033aa0 <HAL_IWDG_Init>
 8029d32:	4603      	mov	r3, r0
 8029d34:	2b00      	cmp	r3, #0
 8029d36:	d001      	beq.n	8029d3c <MX_IWDG_Init+0x28>
            {
        Error_Handler();
 8029d38:	f001 fb3c 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN IWDG_Init 2 */

    /* USER CODE END IWDG_Init 2 */

}
 8029d3c:	bf00      	nop
 8029d3e:	bd80      	pop	{r7, pc}
 8029d40:	200085d0 	.word	0x200085d0
 8029d44:	40003000 	.word	0x40003000

08029d48 <MX_RNG_Init>:
 * @brief RNG Initialization Function
 * @param None
 * @retval None
 */
static void MX_RNG_Init(void)
{
 8029d48:	b580      	push	{r7, lr}
 8029d4a:	af00      	add	r7, sp, #0
    /* USER CODE END RNG_Init 0 */

    /* USER CODE BEGIN RNG_Init 1 */

    /* USER CODE END RNG_Init 1 */
    hrng.Instance = RNG;
 8029d4c:	4b06      	ldr	r3, [pc, #24]	; (8029d68 <MX_RNG_Init+0x20>)
 8029d4e:	4a07      	ldr	r2, [pc, #28]	; (8029d6c <MX_RNG_Init+0x24>)
 8029d50:	601a      	str	r2, [r3, #0]
    if (HAL_RNG_Init(&hrng) != HAL_OK)
 8029d52:	4805      	ldr	r0, [pc, #20]	; (8029d68 <MX_RNG_Init+0x20>)
 8029d54:	f00a ffe0 	bl	8034d18 <HAL_RNG_Init>
 8029d58:	4603      	mov	r3, r0
 8029d5a:	2b00      	cmp	r3, #0
 8029d5c:	d001      	beq.n	8029d62 <MX_RNG_Init+0x1a>
            {
        Error_Handler();
 8029d5e:	f001 fb29 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN RNG_Init 2 */

    /* USER CODE END RNG_Init 2 */

}
 8029d62:	bf00      	nop
 8029d64:	bd80      	pop	{r7, pc}
 8029d66:	bf00      	nop
 8029d68:	20008830 	.word	0x20008830
 8029d6c:	50060800 	.word	0x50060800

08029d70 <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 8029d70:	b580      	push	{r7, lr}
 8029d72:	b086      	sub	sp, #24
 8029d74:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN RTC_Init 0 */

    /* USER CODE END RTC_Init 0 */

    RTC_TimeTypeDef sTime = { 0 };
 8029d76:	1d3b      	adds	r3, r7, #4
 8029d78:	2200      	movs	r2, #0
 8029d7a:	601a      	str	r2, [r3, #0]
 8029d7c:	605a      	str	r2, [r3, #4]
 8029d7e:	609a      	str	r2, [r3, #8]
 8029d80:	60da      	str	r2, [r3, #12]
 8029d82:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = { 0 };
 8029d84:	2300      	movs	r3, #0
 8029d86:	603b      	str	r3, [r7, #0]
    /* USER CODE BEGIN RTC_Init 1 */

    /* USER CODE END RTC_Init 1 */
    /** Initialize RTC Only
     */
    hrtc.Instance = RTC;
 8029d88:	4b24      	ldr	r3, [pc, #144]	; (8029e1c <MX_RTC_Init+0xac>)
 8029d8a:	4a25      	ldr	r2, [pc, #148]	; (8029e20 <MX_RTC_Init+0xb0>)
 8029d8c:	601a      	str	r2, [r3, #0]
    hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8029d8e:	4b23      	ldr	r3, [pc, #140]	; (8029e1c <MX_RTC_Init+0xac>)
 8029d90:	2200      	movs	r2, #0
 8029d92:	605a      	str	r2, [r3, #4]
    hrtc.Init.AsynchPrediv = 127;
 8029d94:	4b21      	ldr	r3, [pc, #132]	; (8029e1c <MX_RTC_Init+0xac>)
 8029d96:	227f      	movs	r2, #127	; 0x7f
 8029d98:	609a      	str	r2, [r3, #8]
    hrtc.Init.SynchPrediv = 255;
 8029d9a:	4b20      	ldr	r3, [pc, #128]	; (8029e1c <MX_RTC_Init+0xac>)
 8029d9c:	22ff      	movs	r2, #255	; 0xff
 8029d9e:	60da      	str	r2, [r3, #12]
    hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8029da0:	4b1e      	ldr	r3, [pc, #120]	; (8029e1c <MX_RTC_Init+0xac>)
 8029da2:	2200      	movs	r2, #0
 8029da4:	611a      	str	r2, [r3, #16]
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8029da6:	4b1d      	ldr	r3, [pc, #116]	; (8029e1c <MX_RTC_Init+0xac>)
 8029da8:	2200      	movs	r2, #0
 8029daa:	615a      	str	r2, [r3, #20]
    hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8029dac:	4b1b      	ldr	r3, [pc, #108]	; (8029e1c <MX_RTC_Init+0xac>)
 8029dae:	2200      	movs	r2, #0
 8029db0:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8029db2:	481a      	ldr	r0, [pc, #104]	; (8029e1c <MX_RTC_Init+0xac>)
 8029db4:	f00b f829 	bl	8034e0a <HAL_RTC_Init>
 8029db8:	4603      	mov	r3, r0
 8029dba:	2b00      	cmp	r3, #0
 8029dbc:	d001      	beq.n	8029dc2 <MX_RTC_Init+0x52>
            {
        Error_Handler();
 8029dbe:	f001 faf9 	bl	802b3b4 <Error_Handler>

    /* USER CODE END Check_RTC_BKUP */

    /** Initialize RTC and set the Time and Date
     */
    sTime.Hours = 0x0;
 8029dc2:	2300      	movs	r3, #0
 8029dc4:	713b      	strb	r3, [r7, #4]
    sTime.Minutes = 0x0;
 8029dc6:	2300      	movs	r3, #0
 8029dc8:	717b      	strb	r3, [r7, #5]
    sTime.Seconds = 0x0;
 8029dca:	2300      	movs	r3, #0
 8029dcc:	71bb      	strb	r3, [r7, #6]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8029dce:	2300      	movs	r3, #0
 8029dd0:	613b      	str	r3, [r7, #16]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8029dd2:	2300      	movs	r3, #0
 8029dd4:	617b      	str	r3, [r7, #20]
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8029dd6:	1d3b      	adds	r3, r7, #4
 8029dd8:	2201      	movs	r2, #1
 8029dda:	4619      	mov	r1, r3
 8029ddc:	480f      	ldr	r0, [pc, #60]	; (8029e1c <MX_RTC_Init+0xac>)
 8029dde:	f00b f8a5 	bl	8034f2c <HAL_RTC_SetTime>
 8029de2:	4603      	mov	r3, r0
 8029de4:	2b00      	cmp	r3, #0
 8029de6:	d001      	beq.n	8029dec <MX_RTC_Init+0x7c>
            {
        Error_Handler();
 8029de8:	f001 fae4 	bl	802b3b4 <Error_Handler>
    }
    sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8029dec:	2303      	movs	r3, #3
 8029dee:	703b      	strb	r3, [r7, #0]
    sDate.Month = RTC_MONTH_JANUARY;
 8029df0:	2301      	movs	r3, #1
 8029df2:	707b      	strb	r3, [r7, #1]
    sDate.Date = 0x1;
 8029df4:	2301      	movs	r3, #1
 8029df6:	70bb      	strb	r3, [r7, #2]
    sDate.Year = 0x20;
 8029df8:	2320      	movs	r3, #32
 8029dfa:	70fb      	strb	r3, [r7, #3]

    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8029dfc:	463b      	mov	r3, r7
 8029dfe:	2201      	movs	r2, #1
 8029e00:	4619      	mov	r1, r3
 8029e02:	4806      	ldr	r0, [pc, #24]	; (8029e1c <MX_RTC_Init+0xac>)
 8029e04:	f00b f9ad 	bl	8035162 <HAL_RTC_SetDate>
 8029e08:	4603      	mov	r3, r0
 8029e0a:	2b00      	cmp	r3, #0
 8029e0c:	d001      	beq.n	8029e12 <MX_RTC_Init+0xa2>
            {
        Error_Handler();
 8029e0e:	f001 fad1 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN RTC_Init 2 */

    /* USER CODE END RTC_Init 2 */

}
 8029e12:	bf00      	nop
 8029e14:	3718      	adds	r7, #24
 8029e16:	46bd      	mov	sp, r7
 8029e18:	bd80      	pop	{r7, pc}
 8029e1a:	bf00      	nop
 8029e1c:	2000880c 	.word	0x2000880c
 8029e20:	40002800 	.word	0x40002800

08029e24 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8029e24:	b580      	push	{r7, lr}
 8029e26:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI1_Init 1 */

    /* USER CODE END SPI1_Init 1 */
    /* SPI1 parameter configuration*/
    hspi1.Instance = SPI1;
 8029e28:	4b17      	ldr	r3, [pc, #92]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e2a:	4a18      	ldr	r2, [pc, #96]	; (8029e8c <MX_SPI1_Init+0x68>)
 8029e2c:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8029e2e:	4b16      	ldr	r3, [pc, #88]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8029e34:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8029e36:	4b14      	ldr	r3, [pc, #80]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e38:	2200      	movs	r2, #0
 8029e3a:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8029e3c:	4b12      	ldr	r3, [pc, #72]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e3e:	2200      	movs	r2, #0
 8029e40:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8029e42:	4b11      	ldr	r3, [pc, #68]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e44:	2200      	movs	r2, #0
 8029e46:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8029e48:	4b0f      	ldr	r3, [pc, #60]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e4a:	2200      	movs	r2, #0
 8029e4c:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8029e4e:	4b0e      	ldr	r3, [pc, #56]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8029e54:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8029e56:	4b0c      	ldr	r3, [pc, #48]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e58:	2228      	movs	r2, #40	; 0x28
 8029e5a:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8029e5c:	4b0a      	ldr	r3, [pc, #40]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e5e:	2200      	movs	r2, #0
 8029e60:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8029e62:	4b09      	ldr	r3, [pc, #36]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e64:	2200      	movs	r2, #0
 8029e66:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8029e68:	4b07      	ldr	r3, [pc, #28]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e6a:	2200      	movs	r2, #0
 8029e6c:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 10;
 8029e6e:	4b06      	ldr	r3, [pc, #24]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e70:	220a      	movs	r2, #10
 8029e72:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8029e74:	4804      	ldr	r0, [pc, #16]	; (8029e88 <MX_SPI1_Init+0x64>)
 8029e76:	f00b fafa 	bl	803546e <HAL_SPI_Init>
 8029e7a:	4603      	mov	r3, r0
 8029e7c:	2b00      	cmp	r3, #0
 8029e7e:	d001      	beq.n	8029e84 <MX_SPI1_Init+0x60>
            {
        Error_Handler();
 8029e80:	f001 fa98 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN SPI1_Init 2 */

    /* USER CODE END SPI1_Init 2 */

}
 8029e84:	bf00      	nop
 8029e86:	bd80      	pop	{r7, pc}
 8029e88:	20008890 	.word	0x20008890
 8029e8c:	40013000 	.word	0x40013000

08029e90 <MX_TIM10_Init>:
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void)
{
 8029e90:	b580      	push	{r7, lr}
 8029e92:	b088      	sub	sp, #32
 8029e94:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM10_Init 0 */

    /* USER CODE END TIM10_Init 0 */

    TIM_OC_InitTypeDef sConfigOC = { 0 };
 8029e96:	1d3b      	adds	r3, r7, #4
 8029e98:	2200      	movs	r2, #0
 8029e9a:	601a      	str	r2, [r3, #0]
 8029e9c:	605a      	str	r2, [r3, #4]
 8029e9e:	609a      	str	r2, [r3, #8]
 8029ea0:	60da      	str	r2, [r3, #12]
 8029ea2:	611a      	str	r2, [r3, #16]
 8029ea4:	615a      	str	r2, [r3, #20]
 8029ea6:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM10_Init 1 */

    /* USER CODE END TIM10_Init 1 */
    htim10.Instance = TIM10;
 8029ea8:	4b1f      	ldr	r3, [pc, #124]	; (8029f28 <MX_TIM10_Init+0x98>)
 8029eaa:	4a20      	ldr	r2, [pc, #128]	; (8029f2c <MX_TIM10_Init+0x9c>)
 8029eac:	601a      	str	r2, [r3, #0]
    htim10.Init.Prescaler = 36630 - 1;
 8029eae:	4b1e      	ldr	r3, [pc, #120]	; (8029f28 <MX_TIM10_Init+0x98>)
 8029eb0:	f648 7215 	movw	r2, #36629	; 0x8f15
 8029eb4:	605a      	str	r2, [r3, #4]
    htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8029eb6:	4b1c      	ldr	r3, [pc, #112]	; (8029f28 <MX_TIM10_Init+0x98>)
 8029eb8:	2200      	movs	r2, #0
 8029eba:	609a      	str	r2, [r3, #8]
    htim10.Init.Period = 36630 - 1;
 8029ebc:	4b1a      	ldr	r3, [pc, #104]	; (8029f28 <MX_TIM10_Init+0x98>)
 8029ebe:	f648 7215 	movw	r2, #36629	; 0x8f15
 8029ec2:	60da      	str	r2, [r3, #12]
    htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8029ec4:	4b18      	ldr	r3, [pc, #96]	; (8029f28 <MX_TIM10_Init+0x98>)
 8029ec6:	2200      	movs	r2, #0
 8029ec8:	611a      	str	r2, [r3, #16]
    htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8029eca:	4b17      	ldr	r3, [pc, #92]	; (8029f28 <MX_TIM10_Init+0x98>)
 8029ecc:	2280      	movs	r2, #128	; 0x80
 8029ece:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8029ed0:	4815      	ldr	r0, [pc, #84]	; (8029f28 <MX_TIM10_Init+0x98>)
 8029ed2:	f00b fd7f 	bl	80359d4 <HAL_TIM_Base_Init>
 8029ed6:	4603      	mov	r3, r0
 8029ed8:	2b00      	cmp	r3, #0
 8029eda:	d001      	beq.n	8029ee0 <MX_TIM10_Init+0x50>
            {
        Error_Handler();
 8029edc:	f001 fa6a 	bl	802b3b4 <Error_Handler>
    }
    if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8029ee0:	4811      	ldr	r0, [pc, #68]	; (8029f28 <MX_TIM10_Init+0x98>)
 8029ee2:	f00b fdc6 	bl	8035a72 <HAL_TIM_PWM_Init>
 8029ee6:	4603      	mov	r3, r0
 8029ee8:	2b00      	cmp	r3, #0
 8029eea:	d001      	beq.n	8029ef0 <MX_TIM10_Init+0x60>
            {
        Error_Handler();
 8029eec:	f001 fa62 	bl	802b3b4 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8029ef0:	2370      	movs	r3, #112	; 0x70
 8029ef2:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 36630 / 2;
 8029ef4:	f244 738b 	movw	r3, #18315	; 0x478b
 8029ef8:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8029efa:	2300      	movs	r3, #0
 8029efc:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8029efe:	2300      	movs	r3, #0
 8029f00:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8029f02:	1d3b      	adds	r3, r7, #4
 8029f04:	2200      	movs	r2, #0
 8029f06:	4619      	mov	r1, r3
 8029f08:	4807      	ldr	r0, [pc, #28]	; (8029f28 <MX_TIM10_Init+0x98>)
 8029f0a:	f00b feef 	bl	8035cec <HAL_TIM_PWM_ConfigChannel>
 8029f0e:	4603      	mov	r3, r0
 8029f10:	2b00      	cmp	r3, #0
 8029f12:	d001      	beq.n	8029f18 <MX_TIM10_Init+0x88>
            {
        Error_Handler();
 8029f14:	f001 fa4e 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM10_Init 2 */

    /* USER CODE END TIM10_Init 2 */
    HAL_TIM_MspPostInit(&htim10);
 8029f18:	4803      	ldr	r0, [pc, #12]	; (8029f28 <MX_TIM10_Init+0x98>)
 8029f1a:	f001 fe29 	bl	802bb70 <HAL_TIM_MspPostInit>

}
 8029f1e:	bf00      	nop
 8029f20:	3720      	adds	r7, #32
 8029f22:	46bd      	mov	sp, r7
 8029f24:	bd80      	pop	{r7, pc}
 8029f26:	bf00      	nop
 8029f28:	20008590 	.word	0x20008590
 8029f2c:	40014400 	.word	0x40014400

08029f30 <MX_UART4_Init>:
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void)
{
 8029f30:	b580      	push	{r7, lr}
 8029f32:	af00      	add	r7, sp, #0
    /* USER CODE END UART4_Init 0 */

    /* USER CODE BEGIN UART4_Init 1 */

    /* USER CODE END UART4_Init 1 */
    huart4.Instance = UART4;
 8029f34:	4b11      	ldr	r3, [pc, #68]	; (8029f7c <MX_UART4_Init+0x4c>)
 8029f36:	4a12      	ldr	r2, [pc, #72]	; (8029f80 <MX_UART4_Init+0x50>)
 8029f38:	601a      	str	r2, [r3, #0]
    huart4.Init.BaudRate = 57600;
 8029f3a:	4b10      	ldr	r3, [pc, #64]	; (8029f7c <MX_UART4_Init+0x4c>)
 8029f3c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8029f40:	605a      	str	r2, [r3, #4]
    huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8029f42:	4b0e      	ldr	r3, [pc, #56]	; (8029f7c <MX_UART4_Init+0x4c>)
 8029f44:	2200      	movs	r2, #0
 8029f46:	609a      	str	r2, [r3, #8]
    huart4.Init.StopBits = UART_STOPBITS_1;
 8029f48:	4b0c      	ldr	r3, [pc, #48]	; (8029f7c <MX_UART4_Init+0x4c>)
 8029f4a:	2200      	movs	r2, #0
 8029f4c:	60da      	str	r2, [r3, #12]
    huart4.Init.Parity = UART_PARITY_NONE;
 8029f4e:	4b0b      	ldr	r3, [pc, #44]	; (8029f7c <MX_UART4_Init+0x4c>)
 8029f50:	2200      	movs	r2, #0
 8029f52:	611a      	str	r2, [r3, #16]
    huart4.Init.Mode = UART_MODE_TX_RX;
 8029f54:	4b09      	ldr	r3, [pc, #36]	; (8029f7c <MX_UART4_Init+0x4c>)
 8029f56:	220c      	movs	r2, #12
 8029f58:	615a      	str	r2, [r3, #20]
    huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8029f5a:	4b08      	ldr	r3, [pc, #32]	; (8029f7c <MX_UART4_Init+0x4c>)
 8029f5c:	2200      	movs	r2, #0
 8029f5e:	619a      	str	r2, [r3, #24]
    huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8029f60:	4b06      	ldr	r3, [pc, #24]	; (8029f7c <MX_UART4_Init+0x4c>)
 8029f62:	2200      	movs	r2, #0
 8029f64:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart4) != HAL_OK)
 8029f66:	4805      	ldr	r0, [pc, #20]	; (8029f7c <MX_UART4_Init+0x4c>)
 8029f68:	f00c fa12 	bl	8036390 <HAL_UART_Init>
 8029f6c:	4603      	mov	r3, r0
 8029f6e:	2b00      	cmp	r3, #0
 8029f70:	d001      	beq.n	8029f76 <MX_UART4_Init+0x46>
            {
        Error_Handler();
 8029f72:	f001 fa1f 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN UART4_Init 2 */

    /* USER CODE END UART4_Init 2 */

}
 8029f76:	bf00      	nop
 8029f78:	bd80      	pop	{r7, pc}
 8029f7a:	bf00      	nop
 8029f7c:	20008850 	.word	0x20008850
 8029f80:	40004c00 	.word	0x40004c00

08029f84 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8029f84:	b580      	push	{r7, lr}
 8029f86:	af00      	add	r7, sp, #0
    /* USER CODE END USART1_Init 0 */

    /* USER CODE BEGIN USART1_Init 1 */

    /* USER CODE END USART1_Init 1 */
    huart1.Instance = USART1;
 8029f88:	4b11      	ldr	r3, [pc, #68]	; (8029fd0 <MX_USART1_UART_Init+0x4c>)
 8029f8a:	4a12      	ldr	r2, [pc, #72]	; (8029fd4 <MX_USART1_UART_Init+0x50>)
 8029f8c:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 8029f8e:	4b10      	ldr	r3, [pc, #64]	; (8029fd0 <MX_USART1_UART_Init+0x4c>)
 8029f90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8029f94:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8029f96:	4b0e      	ldr	r3, [pc, #56]	; (8029fd0 <MX_USART1_UART_Init+0x4c>)
 8029f98:	2200      	movs	r2, #0
 8029f9a:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8029f9c:	4b0c      	ldr	r3, [pc, #48]	; (8029fd0 <MX_USART1_UART_Init+0x4c>)
 8029f9e:	2200      	movs	r2, #0
 8029fa0:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8029fa2:	4b0b      	ldr	r3, [pc, #44]	; (8029fd0 <MX_USART1_UART_Init+0x4c>)
 8029fa4:	2200      	movs	r2, #0
 8029fa6:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8029fa8:	4b09      	ldr	r3, [pc, #36]	; (8029fd0 <MX_USART1_UART_Init+0x4c>)
 8029faa:	220c      	movs	r2, #12
 8029fac:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8029fae:	4b08      	ldr	r3, [pc, #32]	; (8029fd0 <MX_USART1_UART_Init+0x4c>)
 8029fb0:	2200      	movs	r2, #0
 8029fb2:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8029fb4:	4b06      	ldr	r3, [pc, #24]	; (8029fd0 <MX_USART1_UART_Init+0x4c>)
 8029fb6:	2200      	movs	r2, #0
 8029fb8:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8029fba:	4805      	ldr	r0, [pc, #20]	; (8029fd0 <MX_USART1_UART_Init+0x4c>)
 8029fbc:	f00c f9e8 	bl	8036390 <HAL_UART_Init>
 8029fc0:	4603      	mov	r3, r0
 8029fc2:	2b00      	cmp	r3, #0
 8029fc4:	d001      	beq.n	8029fca <MX_USART1_UART_Init+0x46>
            {
        Error_Handler();
 8029fc6:	f001 f9f5 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN USART1_Init 2 */

    /* USER CODE END USART1_Init 2 */

}
 8029fca:	bf00      	nop
 8029fcc:	bd80      	pop	{r7, pc}
 8029fce:	bf00      	nop
 8029fd0:	20008764 	.word	0x20008764
 8029fd4:	40011000 	.word	0x40011000

08029fd8 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8029fd8:	b580      	push	{r7, lr}
 8029fda:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 8029fdc:	4b11      	ldr	r3, [pc, #68]	; (802a024 <MX_USART2_UART_Init+0x4c>)
 8029fde:	4a12      	ldr	r2, [pc, #72]	; (802a028 <MX_USART2_UART_Init+0x50>)
 8029fe0:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 9600;
 8029fe2:	4b10      	ldr	r3, [pc, #64]	; (802a024 <MX_USART2_UART_Init+0x4c>)
 8029fe4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8029fe8:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8029fea:	4b0e      	ldr	r3, [pc, #56]	; (802a024 <MX_USART2_UART_Init+0x4c>)
 8029fec:	2200      	movs	r2, #0
 8029fee:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8029ff0:	4b0c      	ldr	r3, [pc, #48]	; (802a024 <MX_USART2_UART_Init+0x4c>)
 8029ff2:	2200      	movs	r2, #0
 8029ff4:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8029ff6:	4b0b      	ldr	r3, [pc, #44]	; (802a024 <MX_USART2_UART_Init+0x4c>)
 8029ff8:	2200      	movs	r2, #0
 8029ffa:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_RX;
 8029ffc:	4b09      	ldr	r3, [pc, #36]	; (802a024 <MX_USART2_UART_Init+0x4c>)
 8029ffe:	2204      	movs	r2, #4
 802a000:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 802a002:	4b08      	ldr	r3, [pc, #32]	; (802a024 <MX_USART2_UART_Init+0x4c>)
 802a004:	2200      	movs	r2, #0
 802a006:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 802a008:	4b06      	ldr	r3, [pc, #24]	; (802a024 <MX_USART2_UART_Init+0x4c>)
 802a00a:	2200      	movs	r2, #0
 802a00c:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 802a00e:	4805      	ldr	r0, [pc, #20]	; (802a024 <MX_USART2_UART_Init+0x4c>)
 802a010:	f00c f9be 	bl	8036390 <HAL_UART_Init>
 802a014:	4603      	mov	r3, r0
 802a016:	2b00      	cmp	r3, #0
 802a018:	d001      	beq.n	802a01e <MX_USART2_UART_Init+0x46>
            {
        Error_Handler();
 802a01a:	f001 f9cb 	bl	802b3b4 <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */

}
 802a01e:	bf00      	nop
 802a020:	bd80      	pop	{r7, pc}
 802a022:	bf00      	nop
 802a024:	200088f0 	.word	0x200088f0
 802a028:	40004400 	.word	0x40004400

0802a02c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 802a02c:	b580      	push	{r7, lr}
 802a02e:	b082      	sub	sp, #8
 802a030:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA2_CLK_ENABLE();
 802a032:	2300      	movs	r3, #0
 802a034:	607b      	str	r3, [r7, #4]
 802a036:	4b23      	ldr	r3, [pc, #140]	; (802a0c4 <MX_DMA_Init+0x98>)
 802a038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a03a:	4a22      	ldr	r2, [pc, #136]	; (802a0c4 <MX_DMA_Init+0x98>)
 802a03c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 802a040:	6313      	str	r3, [r2, #48]	; 0x30
 802a042:	4b20      	ldr	r3, [pc, #128]	; (802a0c4 <MX_DMA_Init+0x98>)
 802a044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a046:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802a04a:	607b      	str	r3, [r7, #4]
 802a04c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_DMA1_CLK_ENABLE();
 802a04e:	2300      	movs	r3, #0
 802a050:	603b      	str	r3, [r7, #0]
 802a052:	4b1c      	ldr	r3, [pc, #112]	; (802a0c4 <MX_DMA_Init+0x98>)
 802a054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a056:	4a1b      	ldr	r2, [pc, #108]	; (802a0c4 <MX_DMA_Init+0x98>)
 802a058:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 802a05c:	6313      	str	r3, [r2, #48]	; 0x30
 802a05e:	4b19      	ldr	r3, [pc, #100]	; (802a0c4 <MX_DMA_Init+0x98>)
 802a060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a062:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802a066:	603b      	str	r3, [r7, #0]
 802a068:	683b      	ldr	r3, [r7, #0]

    /* DMA interrupt init */
    /* DMA1_Stream2_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 802a06a:	2200      	movs	r2, #0
 802a06c:	2105      	movs	r1, #5
 802a06e:	200d      	movs	r0, #13
 802a070:	f003 fcaf 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 802a074:	200d      	movs	r0, #13
 802a076:	f003 fcc8 	bl	802da0a <HAL_NVIC_EnableIRQ>
    /* DMA1_Stream5_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 802a07a:	2200      	movs	r2, #0
 802a07c:	2105      	movs	r1, #5
 802a07e:	2010      	movs	r0, #16
 802a080:	f003 fca7 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 802a084:	2010      	movs	r0, #16
 802a086:	f003 fcc0 	bl	802da0a <HAL_NVIC_EnableIRQ>
    /* DMA1_Stream7_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 802a08a:	2200      	movs	r2, #0
 802a08c:	2105      	movs	r1, #5
 802a08e:	202f      	movs	r0, #47	; 0x2f
 802a090:	f003 fc9f 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 802a094:	202f      	movs	r0, #47	; 0x2f
 802a096:	f003 fcb8 	bl	802da0a <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 802a09a:	2200      	movs	r2, #0
 802a09c:	2105      	movs	r1, #5
 802a09e:	2038      	movs	r0, #56	; 0x38
 802a0a0:	f003 fc97 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 802a0a4:	2038      	movs	r0, #56	; 0x38
 802a0a6:	f003 fcb0 	bl	802da0a <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream2_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 802a0aa:	2200      	movs	r2, #0
 802a0ac:	2105      	movs	r1, #5
 802a0ae:	203a      	movs	r0, #58	; 0x3a
 802a0b0:	f003 fc8f 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 802a0b4:	203a      	movs	r0, #58	; 0x3a
 802a0b6:	f003 fca8 	bl	802da0a <HAL_NVIC_EnableIRQ>

}
 802a0ba:	bf00      	nop
 802a0bc:	3708      	adds	r7, #8
 802a0be:	46bd      	mov	sp, r7
 802a0c0:	bd80      	pop	{r7, pc}
 802a0c2:	bf00      	nop
 802a0c4:	40023800 	.word	0x40023800

0802a0c8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 802a0c8:	b580      	push	{r7, lr}
 802a0ca:	b08c      	sub	sp, #48	; 0x30
 802a0cc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 802a0ce:	f107 031c 	add.w	r3, r7, #28
 802a0d2:	2200      	movs	r2, #0
 802a0d4:	601a      	str	r2, [r3, #0]
 802a0d6:	605a      	str	r2, [r3, #4]
 802a0d8:	609a      	str	r2, [r3, #8]
 802a0da:	60da      	str	r2, [r3, #12]
 802a0dc:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 802a0de:	2300      	movs	r3, #0
 802a0e0:	61bb      	str	r3, [r7, #24]
 802a0e2:	4bb6      	ldr	r3, [pc, #728]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a0e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a0e6:	4ab5      	ldr	r2, [pc, #724]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a0e8:	f043 0310 	orr.w	r3, r3, #16
 802a0ec:	6313      	str	r3, [r2, #48]	; 0x30
 802a0ee:	4bb3      	ldr	r3, [pc, #716]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a0f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a0f2:	f003 0310 	and.w	r3, r3, #16
 802a0f6:	61bb      	str	r3, [r7, #24]
 802a0f8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802a0fa:	2300      	movs	r3, #0
 802a0fc:	617b      	str	r3, [r7, #20]
 802a0fe:	4baf      	ldr	r3, [pc, #700]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a102:	4aae      	ldr	r2, [pc, #696]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a104:	f043 0304 	orr.w	r3, r3, #4
 802a108:	6313      	str	r3, [r2, #48]	; 0x30
 802a10a:	4bac      	ldr	r3, [pc, #688]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a10c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a10e:	f003 0304 	and.w	r3, r3, #4
 802a112:	617b      	str	r3, [r7, #20]
 802a114:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 802a116:	2300      	movs	r3, #0
 802a118:	613b      	str	r3, [r7, #16]
 802a11a:	4ba8      	ldr	r3, [pc, #672]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a11c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a11e:	4aa7      	ldr	r2, [pc, #668]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802a124:	6313      	str	r3, [r2, #48]	; 0x30
 802a126:	4ba5      	ldr	r3, [pc, #660]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a12a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802a12e:	613b      	str	r3, [r7, #16]
 802a130:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802a132:	2300      	movs	r3, #0
 802a134:	60fb      	str	r3, [r7, #12]
 802a136:	4ba1      	ldr	r3, [pc, #644]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a13a:	4aa0      	ldr	r2, [pc, #640]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a13c:	f043 0301 	orr.w	r3, r3, #1
 802a140:	6313      	str	r3, [r2, #48]	; 0x30
 802a142:	4b9e      	ldr	r3, [pc, #632]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a146:	f003 0301 	and.w	r3, r3, #1
 802a14a:	60fb      	str	r3, [r7, #12]
 802a14c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802a14e:	2300      	movs	r3, #0
 802a150:	60bb      	str	r3, [r7, #8]
 802a152:	4b9a      	ldr	r3, [pc, #616]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a156:	4a99      	ldr	r2, [pc, #612]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a158:	f043 0302 	orr.w	r3, r3, #2
 802a15c:	6313      	str	r3, [r2, #48]	; 0x30
 802a15e:	4b97      	ldr	r3, [pc, #604]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a162:	f003 0302 	and.w	r3, r3, #2
 802a166:	60bb      	str	r3, [r7, #8]
 802a168:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 802a16a:	2300      	movs	r3, #0
 802a16c:	607b      	str	r3, [r7, #4]
 802a16e:	4b93      	ldr	r3, [pc, #588]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a172:	4a92      	ldr	r2, [pc, #584]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a174:	f043 0308 	orr.w	r3, r3, #8
 802a178:	6313      	str	r3, [r2, #48]	; 0x30
 802a17a:	4b90      	ldr	r3, [pc, #576]	; (802a3bc <MX_GPIO_Init+0x2f4>)
 802a17c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a17e:	f003 0308 	and.w	r3, r3, #8
 802a182:	607b      	str	r3, [r7, #4]
 802a184:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, INT_KEYLESS_CE_Pin | INT_NET_PWR_Pin | INT_GPS_PWR_Pin | EXT_FINGER_SENSING_PWR_Pin
 802a186:	2200      	movs	r2, #0
 802a188:	f642 115b 	movw	r1, #10587	; 0x295b
 802a18c:	488c      	ldr	r0, [pc, #560]	; (802a3c0 <MX_GPIO_Init+0x2f8>)
 802a18e:	f005 ff85 	bl	803009c <HAL_GPIO_WritePin>
            | EXT_HMI1_PWR_Pin | INT_GPS_SLEEP_Pin | EXT_HORN_PWR_Pin | INT_AUDIO_PWR_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, EXT_FINGER_MCU_PWR_Pin | EXT_HMI2_PWR_Pin, GPIO_PIN_SET);
 802a192:	2201      	movs	r2, #1
 802a194:	2124      	movs	r1, #36	; 0x24
 802a196:	488a      	ldr	r0, [pc, #552]	; (802a3c0 <MX_GPIO_Init+0x2f8>)
 802a198:	f005 ff80 	bl	803009c <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, EXT_SOLENOID_PWR_Pin | INT_NET_RST_Pin | INT_NET_DTR_Pin | INT_GYRO_PWR_Pin
 802a19c:	2200      	movs	r2, #0
 802a19e:	f24c 0131 	movw	r1, #49201	; 0xc031
 802a1a2:	4888      	ldr	r0, [pc, #544]	; (802a3c4 <MX_GPIO_Init+0x2fc>)
 802a1a4:	f005 ff7a 	bl	803009c <HAL_GPIO_WritePin>
            | INT_KEYLESS_PWR_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOD, EXT_GPIO_OUT1_Pin | SYS_LED_Pin | INT_CAN_PWR_Pin | INT_AUDIO_RST_Pin, GPIO_PIN_RESET);
 802a1a8:	2200      	movs	r2, #0
 802a1aa:	f242 1118 	movw	r1, #8472	; 0x2118
 802a1ae:	4886      	ldr	r0, [pc, #536]	; (802a3c8 <MX_GPIO_Init+0x300>)
 802a1b0:	f005 ff74 	bl	803009c <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(INT_KEYLESS_CSN_GPIO_Port, INT_KEYLESS_CSN_Pin, GPIO_PIN_SET);
 802a1b4:	2201      	movs	r2, #1
 802a1b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 802a1ba:	4884      	ldr	r0, [pc, #528]	; (802a3cc <MX_GPIO_Init+0x304>)
 802a1bc:	f005 ff6e 	bl	803009c <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOD, EXT_BMS_WAKEUP_Pin | EXT_BMS_FAN_PWR_Pin, GPIO_PIN_SET);
 802a1c0:	2201      	movs	r2, #1
 802a1c2:	2160      	movs	r1, #96	; 0x60
 802a1c4:	4880      	ldr	r0, [pc, #512]	; (802a3c8 <MX_GPIO_Init+0x300>)
 802a1c6:	f005 ff69 	bl	803009c <HAL_GPIO_WritePin>

    /*Configure GPIO pins : EXT_HBAR_SELECT_Pin EXT_HBAR_SET_Pin EXT_HBAR_REVERSE_Pin EXT_ABS_IRQ_Pin
     EXT_KNOB_IRQ_Pin EXT_HBAR_LAMP_Pin EXT_REG_5V_IRQ_Pin EXT_HBAR_SEIN_L_Pin
     EXT_HBAR_SEIN_R_Pin */
    GPIO_InitStruct.Pin = EXT_HBAR_SELECT_Pin | EXT_HBAR_SET_Pin | EXT_HBAR_REVERSE_Pin | EXT_ABS_IRQ_Pin
 802a1ca:	f246 136f 	movw	r3, #24943	; 0x616f
 802a1ce:	61fb      	str	r3, [r7, #28]
            | EXT_KNOB_IRQ_Pin | EXT_HBAR_LAMP_Pin | EXT_REG_5V_IRQ_Pin | EXT_HBAR_SEIN_L_Pin
            | EXT_HBAR_SEIN_R_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 802a1d0:	4b7f      	ldr	r3, [pc, #508]	; (802a3d0 <MX_GPIO_Init+0x308>)
 802a1d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a1d4:	2302      	movs	r3, #2
 802a1d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 802a1d8:	f107 031c 	add.w	r3, r7, #28
 802a1dc:	4619      	mov	r1, r3
 802a1de:	487d      	ldr	r0, [pc, #500]	; (802a3d4 <MX_GPIO_Init+0x30c>)
 802a1e0:	f005 fcc0 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pins : PE4 PE10 PE12 */
    GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_10 | GPIO_PIN_12;
 802a1e4:	f241 4310 	movw	r3, #5136	; 0x1410
 802a1e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802a1ea:	2303      	movs	r3, #3
 802a1ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a1ee:	2300      	movs	r3, #0
 802a1f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 802a1f2:	f107 031c 	add.w	r3, r7, #28
 802a1f6:	4619      	mov	r1, r3
 802a1f8:	4876      	ldr	r0, [pc, #472]	; (802a3d4 <MX_GPIO_Init+0x30c>)
 802a1fa:	f005 fcb3 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pins : INT_KEYLESS_CE_Pin INT_NET_PWR_Pin INT_GPS_PWR_Pin EXT_FINGER_SENSING_PWR_Pin
     EXT_HMI1_PWR_Pin INT_AUDIO_PWR_Pin */
    GPIO_InitStruct.Pin = INT_KEYLESS_CE_Pin | INT_NET_PWR_Pin | INT_GPS_PWR_Pin | EXT_FINGER_SENSING_PWR_Pin
 802a1fe:	f642 031b 	movw	r3, #10267	; 0x281b
 802a202:	61fb      	str	r3, [r7, #28]
            | EXT_HMI1_PWR_Pin | INT_AUDIO_PWR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a204:	2301      	movs	r3, #1
 802a206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a208:	2302      	movs	r3, #2
 802a20a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a20c:	2300      	movs	r3, #0
 802a20e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802a210:	f107 031c 	add.w	r3, r7, #28
 802a214:	4619      	mov	r1, r3
 802a216:	486a      	ldr	r0, [pc, #424]	; (802a3c0 <MX_GPIO_Init+0x2f8>)
 802a218:	f005 fca4 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pins : EXT_FINGER_MCU_PWR_Pin EXT_HMI2_PWR_Pin */
    GPIO_InitStruct.Pin = EXT_FINGER_MCU_PWR_Pin | EXT_HMI2_PWR_Pin;
 802a21c:	2324      	movs	r3, #36	; 0x24
 802a21e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a220:	2301      	movs	r3, #1
 802a222:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802a224:	2301      	movs	r3, #1
 802a226:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a228:	2300      	movs	r3, #0
 802a22a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802a22c:	f107 031c 	add.w	r3, r7, #28
 802a230:	4619      	mov	r1, r3
 802a232:	4863      	ldr	r0, [pc, #396]	; (802a3c0 <MX_GPIO_Init+0x2f8>)
 802a234:	f005 fc96 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pin : EXT_SOLENOID_PWR_Pin */
    GPIO_InitStruct.Pin = EXT_SOLENOID_PWR_Pin;
 802a238:	2301      	movs	r3, #1
 802a23a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a23c:	2301      	movs	r3, #1
 802a23e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a240:	2300      	movs	r3, #0
 802a242:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a244:	2300      	movs	r3, #0
 802a246:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(EXT_SOLENOID_PWR_GPIO_Port, &GPIO_InitStruct);
 802a248:	f107 031c 	add.w	r3, r7, #28
 802a24c:	4619      	mov	r1, r3
 802a24e:	485d      	ldr	r0, [pc, #372]	; (802a3c4 <MX_GPIO_Init+0x2fc>)
 802a250:	f005 fc88 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pin : BOOT1_Pin */
    GPIO_InitStruct.Pin = BOOT1_Pin;
 802a254:	2304      	movs	r3, #4
 802a256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802a258:	2300      	movs	r3, #0
 802a25a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a25c:	2300      	movs	r3, #0
 802a25e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 802a260:	f107 031c 	add.w	r3, r7, #28
 802a264:	4619      	mov	r1, r3
 802a266:	4857      	ldr	r0, [pc, #348]	; (802a3c4 <MX_GPIO_Init+0x2fc>)
 802a268:	f005 fc7c 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pins : EXT_FINGER_IRQ_Pin EXT_STARTER_IRQ_Pin */
    GPIO_InitStruct.Pin = EXT_FINGER_IRQ_Pin | EXT_STARTER_IRQ_Pin;
 802a26c:	f44f 7320 	mov.w	r3, #640	; 0x280
 802a270:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 802a272:	4b59      	ldr	r3, [pc, #356]	; (802a3d8 <MX_GPIO_Init+0x310>)
 802a274:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a276:	2302      	movs	r3, #2
 802a278:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 802a27a:	f107 031c 	add.w	r3, r7, #28
 802a27e:	4619      	mov	r1, r3
 802a280:	4854      	ldr	r0, [pc, #336]	; (802a3d4 <MX_GPIO_Init+0x30c>)
 802a282:	f005 fc6f 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_GYRO_IRQ_Pin */
    GPIO_InitStruct.Pin = INT_GYRO_IRQ_Pin;
 802a286:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802a28a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 802a28c:	4b52      	ldr	r3, [pc, #328]	; (802a3d8 <MX_GPIO_Init+0x310>)
 802a28e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a290:	2300      	movs	r3, #0
 802a292:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_GYRO_IRQ_GPIO_Port, &GPIO_InitStruct);
 802a294:	f107 031c 	add.w	r3, r7, #28
 802a298:	4619      	mov	r1, r3
 802a29a:	484e      	ldr	r0, [pc, #312]	; (802a3d4 <MX_GPIO_Init+0x30c>)
 802a29c:	f005 fc62 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_KEYLESS_IRQ_Pin */
    GPIO_InitStruct.Pin = INT_KEYLESS_IRQ_Pin;
 802a2a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802a2a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 802a2a6:	4b4d      	ldr	r3, [pc, #308]	; (802a3dc <MX_GPIO_Init+0x314>)
 802a2a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802a2aa:	2301      	movs	r3, #1
 802a2ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_KEYLESS_IRQ_GPIO_Port, &GPIO_InitStruct);
 802a2ae:	f107 031c 	add.w	r3, r7, #28
 802a2b2:	4619      	mov	r1, r3
 802a2b4:	4847      	ldr	r0, [pc, #284]	; (802a3d4 <MX_GPIO_Init+0x30c>)
 802a2b6:	f005 fc55 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pins : PB12 PB13 */
    GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 802a2ba:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 802a2be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802a2c0:	2303      	movs	r3, #3
 802a2c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a2c4:	2300      	movs	r3, #0
 802a2c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802a2c8:	f107 031c 	add.w	r3, r7, #28
 802a2cc:	4619      	mov	r1, r3
 802a2ce:	483d      	ldr	r0, [pc, #244]	; (802a3c4 <MX_GPIO_Init+0x2fc>)
 802a2d0:	f005 fc48 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pins : INT_NET_RST_Pin INT_NET_DTR_Pin INT_GYRO_PWR_Pin INT_KEYLESS_PWR_Pin */
    GPIO_InitStruct.Pin = INT_NET_RST_Pin | INT_NET_DTR_Pin | INT_GYRO_PWR_Pin | INT_KEYLESS_PWR_Pin;
 802a2d4:	f24c 0330 	movw	r3, #49200	; 0xc030
 802a2d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a2da:	2301      	movs	r3, #1
 802a2dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a2de:	2302      	movs	r3, #2
 802a2e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a2e2:	2300      	movs	r3, #0
 802a2e4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802a2e6:	f107 031c 	add.w	r3, r7, #28
 802a2ea:	4619      	mov	r1, r3
 802a2ec:	4835      	ldr	r0, [pc, #212]	; (802a3c4 <MX_GPIO_Init+0x2fc>)
 802a2ee:	f005 fc39 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pins : EXT_GPIO_OUT1_Pin SYS_LED_Pin INT_AUDIO_RST_Pin */
    GPIO_InitStruct.Pin = EXT_GPIO_OUT1_Pin | SYS_LED_Pin | INT_AUDIO_RST_Pin;
 802a2f2:	f242 1310 	movw	r3, #8464	; 0x2110
 802a2f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a2f8:	2301      	movs	r3, #1
 802a2fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a2fc:	2302      	movs	r3, #2
 802a2fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a300:	2300      	movs	r3, #0
 802a302:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802a304:	f107 031c 	add.w	r3, r7, #28
 802a308:	4619      	mov	r1, r3
 802a30a:	482f      	ldr	r0, [pc, #188]	; (802a3c8 <MX_GPIO_Init+0x300>)
 802a30c:	f005 fc2a 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pins : PD9 PD10 PD11 PD12
     PD14 PD15 PD2 PD7 */
    GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12
 802a310:	f64d 6384 	movw	r3, #56964	; 0xde84
 802a314:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_2 | GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802a316:	2303      	movs	r3, #3
 802a318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a31a:	2300      	movs	r3, #0
 802a31c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802a31e:	f107 031c 	add.w	r3, r7, #28
 802a322:	4619      	mov	r1, r3
 802a324:	4828      	ldr	r0, [pc, #160]	; (802a3c8 <MX_GPIO_Init+0x300>)
 802a326:	f005 fc1d 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pins : INT_GPS_SLEEP_Pin EXT_HORN_PWR_Pin */
    GPIO_InitStruct.Pin = INT_GPS_SLEEP_Pin | EXT_HORN_PWR_Pin;
 802a32a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 802a32e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a330:	2301      	movs	r3, #1
 802a332:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a334:	2300      	movs	r3, #0
 802a336:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a338:	2300      	movs	r3, #0
 802a33a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802a33c:	f107 031c 	add.w	r3, r7, #28
 802a340:	4619      	mov	r1, r3
 802a342:	481f      	ldr	r0, [pc, #124]	; (802a3c0 <MX_GPIO_Init+0x2f8>)
 802a344:	f005 fc0e 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pins : PA11 PA12 */
    GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 802a348:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 802a34c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802a34e:	2303      	movs	r3, #3
 802a350:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a352:	2300      	movs	r3, #0
 802a354:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802a356:	f107 031c 	add.w	r3, r7, #28
 802a35a:	4619      	mov	r1, r3
 802a35c:	481b      	ldr	r0, [pc, #108]	; (802a3cc <MX_GPIO_Init+0x304>)
 802a35e:	f005 fc01 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_KEYLESS_CSN_Pin */
    GPIO_InitStruct.Pin = INT_KEYLESS_CSN_Pin;
 802a362:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802a366:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a368:	2301      	movs	r3, #1
 802a36a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802a36c:	2301      	movs	r3, #1
 802a36e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802a370:	2303      	movs	r3, #3
 802a372:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(INT_KEYLESS_CSN_GPIO_Port, &GPIO_InitStruct);
 802a374:	f107 031c 	add.w	r3, r7, #28
 802a378:	4619      	mov	r1, r3
 802a37a:	4814      	ldr	r0, [pc, #80]	; (802a3cc <MX_GPIO_Init+0x304>)
 802a37c:	f005 fbf2 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_CAN_PWR_Pin */
    GPIO_InitStruct.Pin = INT_CAN_PWR_Pin;
 802a380:	2308      	movs	r3, #8
 802a382:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a384:	2301      	movs	r3, #1
 802a386:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a388:	2300      	movs	r3, #0
 802a38a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a38c:	2300      	movs	r3, #0
 802a38e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(INT_CAN_PWR_GPIO_Port, &GPIO_InitStruct);
 802a390:	f107 031c 	add.w	r3, r7, #28
 802a394:	4619      	mov	r1, r3
 802a396:	480c      	ldr	r0, [pc, #48]	; (802a3c8 <MX_GPIO_Init+0x300>)
 802a398:	f005 fbe4 	bl	802fb64 <HAL_GPIO_Init>

    /*Configure GPIO pins : EXT_BMS_WAKEUP_Pin EXT_BMS_FAN_PWR_Pin */
    GPIO_InitStruct.Pin = EXT_BMS_WAKEUP_Pin | EXT_BMS_FAN_PWR_Pin;
 802a39c:	2360      	movs	r3, #96	; 0x60
 802a39e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a3a0:	2301      	movs	r3, #1
 802a3a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802a3a4:	2301      	movs	r3, #1
 802a3a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a3a8:	2300      	movs	r3, #0
 802a3aa:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802a3ac:	f107 031c 	add.w	r3, r7, #28
 802a3b0:	4619      	mov	r1, r3
 802a3b2:	4805      	ldr	r0, [pc, #20]	; (802a3c8 <MX_GPIO_Init+0x300>)
 802a3b4:	f005 fbd6 	bl	802fb64 <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 802a3b8:	2200      	movs	r2, #0
 802a3ba:	e011      	b.n	802a3e0 <MX_GPIO_Init+0x318>
 802a3bc:	40023800 	.word	0x40023800
 802a3c0:	40020800 	.word	0x40020800
 802a3c4:	40020400 	.word	0x40020400
 802a3c8:	40020c00 	.word	0x40020c00
 802a3cc:	40020000 	.word	0x40020000
 802a3d0:	10310000 	.word	0x10310000
 802a3d4:	40021000 	.word	0x40021000
 802a3d8:	10110000 	.word	0x10110000
 802a3dc:	10210000 	.word	0x10210000
 802a3e0:	2105      	movs	r1, #5
 802a3e2:	2006      	movs	r0, #6
 802a3e4:	f003 faf5 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 802a3e8:	2006      	movs	r0, #6
 802a3ea:	f003 fb0e 	bl	802da0a <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 802a3ee:	2200      	movs	r2, #0
 802a3f0:	2105      	movs	r1, #5
 802a3f2:	2007      	movs	r0, #7
 802a3f4:	f003 faed 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 802a3f8:	2007      	movs	r0, #7
 802a3fa:	f003 fb06 	bl	802da0a <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 802a3fe:	2200      	movs	r2, #0
 802a400:	2105      	movs	r1, #5
 802a402:	2008      	movs	r0, #8
 802a404:	f003 fae5 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 802a408:	2008      	movs	r0, #8
 802a40a:	f003 fafe 	bl	802da0a <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 802a40e:	2200      	movs	r2, #0
 802a410:	2105      	movs	r1, #5
 802a412:	2009      	movs	r0, #9
 802a414:	f003 fadd 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 802a418:	2009      	movs	r0, #9
 802a41a:	f003 faf6 	bl	802da0a <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 802a41e:	2200      	movs	r2, #0
 802a420:	2105      	movs	r1, #5
 802a422:	2017      	movs	r0, #23
 802a424:	f003 fad5 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 802a428:	2017      	movs	r0, #23
 802a42a:	f003 faee 	bl	802da0a <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 802a42e:	2200      	movs	r2, #0
 802a430:	2105      	movs	r1, #5
 802a432:	2028      	movs	r0, #40	; 0x28
 802a434:	f003 facd 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 802a438:	2028      	movs	r0, #40	; 0x28
 802a43a:	f003 fae6 	bl	802da0a <HAL_NVIC_EnableIRQ>

}
 802a43e:	bf00      	nop
 802a440:	3730      	adds	r7, #48	; 0x30
 802a442:	46bd      	mov	sp, r7
 802a444:	bd80      	pop	{r7, pc}
 802a446:	bf00      	nop

0802a448 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 802a448:	b580      	push	{r7, lr}
 802a44a:	b084      	sub	sp, #16
 802a44c:	af00      	add	r7, sp, #0
 802a44e:	4603      	mov	r3, r0
 802a450:	80fb      	strh	r3, [r7, #6]
    if (osKernelGetState() == osKernelRunning) {
 802a452:	f00d f80d 	bl	8037470 <osKernelGetState>
 802a456:	4603      	mov	r3, r0
 802a458:	2b02      	cmp	r3, #2
 802a45a:	d146      	bne.n	802a4ea <HAL_GPIO_EXTI_Callback+0xa2>
        // handle BMS_IRQ (is 5v exist?)
        if (GPIO_Pin == EXT_REG_5V_IRQ_Pin) {
 802a45c:	88fb      	ldrh	r3, [r7, #6]
 802a45e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 802a462:	d105      	bne.n	802a470 <HAL_GPIO_EXTI_Callback+0x28>
            osThreadFlagsSet(SwitchTaskHandle, EVT_SWITCH_REG_5V_IRQ);
 802a464:	4b23      	ldr	r3, [pc, #140]	; (802a4f4 <HAL_GPIO_EXTI_Callback+0xac>)
 802a466:	681b      	ldr	r3, [r3, #0]
 802a468:	2102      	movs	r1, #2
 802a46a:	4618      	mov	r0, r3
 802a46c:	f00d f926 	bl	80376bc <osThreadFlagsSet>
        }
        // handle Starter Button
        if (GPIO_Pin == EXT_STARTER_IRQ_Pin) {
 802a470:	88fb      	ldrh	r3, [r7, #6]
 802a472:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802a476:	d105      	bne.n	802a484 <HAL_GPIO_EXTI_Callback+0x3c>
            osThreadFlagsSet(SwitchTaskHandle, EVT_SWITCH_STARTER_IRQ);
 802a478:	4b1e      	ldr	r3, [pc, #120]	; (802a4f4 <HAL_GPIO_EXTI_Callback+0xac>)
 802a47a:	681b      	ldr	r3, [r3, #0]
 802a47c:	2104      	movs	r1, #4
 802a47e:	4618      	mov	r0, r3
 802a480:	f00d f91c 	bl	80376bc <osThreadFlagsSet>
        }
        // handle KNOB IRQ (Power control for HMI1 & HMI2)
        if (GPIO_Pin == EXT_KNOB_IRQ_Pin) {
 802a484:	88fb      	ldrh	r3, [r7, #6]
 802a486:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 802a48a:	d105      	bne.n	802a498 <HAL_GPIO_EXTI_Callback+0x50>
            osThreadFlagsSet(SwitchTaskHandle, EVT_SWITCH_KNOB_IRQ);
 802a48c:	4b19      	ldr	r3, [pc, #100]	; (802a4f4 <HAL_GPIO_EXTI_Callback+0xac>)
 802a48e:	681b      	ldr	r3, [r3, #0]
 802a490:	2104      	movs	r1, #4
 802a492:	4618      	mov	r0, r3
 802a494:	f00d f912 	bl	80376bc <osThreadFlagsSet>
        }
        // handle Finger IRQ
        if (GPIO_Pin == EXT_FINGER_IRQ_Pin) {
 802a498:	88fb      	ldrh	r3, [r7, #6]
 802a49a:	2b80      	cmp	r3, #128	; 0x80
 802a49c:	d105      	bne.n	802a4aa <HAL_GPIO_EXTI_Callback+0x62>
            osThreadFlagsSet(FingerTaskHandle, EVT_FINGER_PLACED);
 802a49e:	4b16      	ldr	r3, [pc, #88]	; (802a4f8 <HAL_GPIO_EXTI_Callback+0xb0>)
 802a4a0:	681b      	ldr	r3, [r3, #0]
 802a4a2:	2101      	movs	r1, #1
 802a4a4:	4618      	mov	r0, r3
 802a4a6:	f00d f909 	bl	80376bc <osThreadFlagsSet>
        }
        // handle NRF24 IRQ
        if (GPIO_Pin == INT_KEYLESS_IRQ_Pin) {
 802a4aa:	88fb      	ldrh	r3, [r7, #6]
 802a4ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 802a4b0:	d101      	bne.n	802a4b6 <HAL_GPIO_EXTI_Callback+0x6e>
            KLESS_IrqHandler();
 802a4b2:	f7fd fde7 	bl	8028084 <KLESS_IrqHandler>
        }
        // handle Switches EXTI
        for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 802a4b6:	2300      	movs	r3, #0
 802a4b8:	73fb      	strb	r3, [r7, #15]
 802a4ba:	e013      	b.n	802a4e4 <HAL_GPIO_EXTI_Callback+0x9c>
            if (GPIO_Pin == SW.list[i].pin) {
 802a4bc:	7bfb      	ldrb	r3, [r7, #15]
 802a4be:	4a0f      	ldr	r2, [pc, #60]	; (802a4fc <HAL_GPIO_EXTI_Callback+0xb4>)
 802a4c0:	015b      	lsls	r3, r3, #5
 802a4c2:	4413      	add	r3, r2
 802a4c4:	3314      	adds	r3, #20
 802a4c6:	881b      	ldrh	r3, [r3, #0]
 802a4c8:	88fa      	ldrh	r2, [r7, #6]
 802a4ca:	429a      	cmp	r2, r3
 802a4cc:	d107      	bne.n	802a4de <HAL_GPIO_EXTI_Callback+0x96>
                osThreadFlagsSet(SwitchTaskHandle, EVT_SWITCH_TRIGGERED);
 802a4ce:	4b09      	ldr	r3, [pc, #36]	; (802a4f4 <HAL_GPIO_EXTI_Callback+0xac>)
 802a4d0:	681b      	ldr	r3, [r3, #0]
 802a4d2:	2101      	movs	r1, #1
 802a4d4:	4618      	mov	r0, r3
 802a4d6:	f00d f8f1 	bl	80376bc <osThreadFlagsSet>

                break;
 802a4da:	bf00      	nop
            }
        }
    }
}
 802a4dc:	e005      	b.n	802a4ea <HAL_GPIO_EXTI_Callback+0xa2>
        for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 802a4de:	7bfb      	ldrb	r3, [r7, #15]
 802a4e0:	3301      	adds	r3, #1
 802a4e2:	73fb      	strb	r3, [r7, #15]
 802a4e4:	7bfb      	ldrb	r3, [r7, #15]
 802a4e6:	2b06      	cmp	r3, #6
 802a4e8:	d9e8      	bls.n	802a4bc <HAL_GPIO_EXTI_Callback+0x74>
}
 802a4ea:	bf00      	nop
 802a4ec:	3710      	adds	r7, #16
 802a4ee:	46bd      	mov	sp, r7
 802a4f0:	bd80      	pop	{r7, pc}
 802a4f2:	bf00      	nop
 802a4f4:	200088e8 	.word	0x200088e8
 802a4f8:	2000864c 	.word	0x2000864c
 802a4fc:	20000004 	.word	0x20000004

0802a500 <StartManagerTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartManagerTask */
void StartManagerTask(void *argument)
{
 802a500:	b5b0      	push	{r4, r5, r7, lr}
 802a502:	b088      	sub	sp, #32
 802a504:	af04      	add	r7, sp, #16
 802a506:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN 5 */
    TickType_t lastWake;

    // Initialization, this task get executed first!
    VCU.Init();
 802a508:	4b1d      	ldr	r3, [pc, #116]	; (802a580 <StartManagerTask+0x80>)
 802a50a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802a50c:	4798      	blx	r3
    BMS.Init();
 802a50e:	4b1d      	ldr	r3, [pc, #116]	; (802a584 <StartManagerTask+0x84>)
 802a510:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802a512:	4798      	blx	r3
    HMI1.Init();
 802a514:	4b1c      	ldr	r3, [pc, #112]	; (802a588 <StartManagerTask+0x88>)
 802a516:	6a1b      	ldr	r3, [r3, #32]
 802a518:	4798      	blx	r3
    HMI2.Init();
 802a51a:	4b1c      	ldr	r3, [pc, #112]	; (802a58c <StartManagerTask+0x8c>)
 802a51c:	68db      	ldr	r3, [r3, #12]
 802a51e:	4798      	blx	r3

    // Initialize EEPROM
    EEPROM_Init();
 802a520:	f014 f840 	bl	803e5a4 <EEPROM_Init>
    //    osThreadSuspend(CanRxTaskHandle);
    //    osThreadSuspend(CanTxTaskHandle);
    //    osThreadSuspend(Hmi2PowerTaskHandle);

    // Release threads
    osEventFlagsSet(GlobalEventHandle, EVENT_READY);
 802a524:	4b1a      	ldr	r3, [pc, #104]	; (802a590 <StartManagerTask+0x90>)
 802a526:	681b      	ldr	r3, [r3, #0]
 802a528:	2101      	movs	r1, #1
 802a52a:	4618      	mov	r0, r3
 802a52c:	f00d facc 	bl	8037ac8 <osEventFlagsSet>
    //    osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_PAIRING);

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802a530:	f015 f99f 	bl	803f872 <_GetTickMS>
 802a534:	60f8      	str	r0, [r7, #12]

        // Feed the dog
        HAL_IWDG_Refresh(&hiwdg);
 802a536:	4817      	ldr	r0, [pc, #92]	; (802a594 <StartManagerTask+0x94>)
 802a538:	f009 faeb 	bl	8033b12 <HAL_IWDG_Refresh>

        // Dummy data generator
        _DummyGenerator();
 802a53c:	f015 fa0a 	bl	803f954 <_DummyGenerator>

        // Battery Monitor
        // BAT_Debugger();

        // Other stuffs
        HMI1.d.status.daylight = RTC_IsDaylight(VCU.d.rtc.timestamp);
 802a540:	4c0f      	ldr	r4, [pc, #60]	; (802a580 <StartManagerTask+0x80>)
 802a542:	466d      	mov	r5, sp
 802a544:	f104 0320 	add.w	r3, r4, #32
 802a548:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 802a54c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 802a550:	f104 0310 	add.w	r3, r4, #16
 802a554:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 802a556:	f7fc f927 	bl	80267a8 <RTC_IsDaylight>
 802a55a:	4603      	mov	r3, r0
 802a55c:	461a      	mov	r2, r3
 802a55e:	4b0a      	ldr	r3, [pc, #40]	; (802a588 <StartManagerTask+0x88>)
 802a560:	719a      	strb	r2, [r3, #6]
        HMI1.d.status.warning = BMS.d.warning;
 802a562:	4b08      	ldr	r3, [pc, #32]	; (802a584 <StartManagerTask+0x84>)
 802a564:	78da      	ldrb	r2, [r3, #3]
 802a566:	4b08      	ldr	r3, [pc, #32]	; (802a588 <StartManagerTask+0x88>)
 802a568:	709a      	strb	r2, [r3, #2]
        HMI1.d.status.overheat = BMS.d.overheat;
 802a56a:	4b06      	ldr	r3, [pc, #24]	; (802a584 <StartManagerTask+0x84>)
 802a56c:	789a      	ldrb	r2, [r3, #2]
 802a56e:	4b06      	ldr	r3, [pc, #24]	; (802a588 <StartManagerTask+0x88>)
 802a570:	70da      	strb	r2, [r3, #3]

        // Periodic interval
        osDelayUntil(lastWake + 1000);
 802a572:	68fb      	ldr	r3, [r7, #12]
 802a574:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 802a578:	4618      	mov	r0, r3
 802a57a:	f00d fa13 	bl	80379a4 <osDelayUntil>
        lastWake = _GetTickMS();
 802a57e:	e7d7      	b.n	802a530 <StartManagerTask+0x30>
 802a580:	20000228 	.word	0x20000228
 802a584:	20000178 	.word	0x20000178
 802a588:	200001e4 	.word	0x200001e4
 802a58c:	20000210 	.word	0x20000210
 802a590:	20008644 	.word	0x20008644
 802a594:	200085d0 	.word	0x200085d0

0802a598 <StartIotTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartIotTask */
void StartIotTask(void *argument)
{
 802a598:	b580      	push	{r7, lr}
 802a59a:	b0b4      	sub	sp, #208	; 0xd0
 802a59c:	af00      	add	r7, sp, #0
 802a59e:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartIotTask */
    TickType_t lastWake;
    osStatus_t status;
    report_t report;
    response_t response;
    uint8_t retry[2], pending[2] = { 0 };
 802a5a0:	2300      	movs	r3, #0
 802a5a2:	813b      	strh	r3, [r7, #8]
    PAYLOAD_TYPE type;

    osMessageQueueId_t *pQueue;
    header_t *pHeader;
    void *pPayload;
    const uint8_t size = sizeof(report.header.prefix)
 802a5a4:	2307      	movs	r3, #7
 802a5a6:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
            + sizeof(report.header.crc)
            + sizeof(report.header.size);

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802a5aa:	4b79      	ldr	r3, [pc, #484]	; (802a790 <StartIotTask+0x1f8>)
 802a5ac:	6818      	ldr	r0, [r3, #0]
 802a5ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802a5b2:	2202      	movs	r2, #2
 802a5b4:	2101      	movs	r1, #1
 802a5b6:	f00d fadf 	bl	8037b78 <osEventFlagsWait>

    // Start simcom module
    Simcom_SetState(SIM_STATE_READY, 0);
 802a5ba:	2100      	movs	r1, #0
 802a5bc:	2000      	movs	r0, #0
 802a5be:	f014 f9ff 	bl	803e9c0 <Simcom_SetState>

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802a5c2:	f015 f956 	bl	803f872 <_GetTickMS>
 802a5c6:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc

        // Upload Report & Response Payload
        if (Simcom_SetState(SIM_STATE_SERVER_ON, 0)) {
 802a5ca:	2100      	movs	r1, #0
 802a5cc:	2006      	movs	r0, #6
 802a5ce:	f014 f9f7 	bl	803e9c0 <Simcom_SetState>
 802a5d2:	4603      	mov	r3, r0
 802a5d4:	2b00      	cmp	r3, #0
 802a5d6:	f000 80c1 	beq.w	802a75c <StartIotTask+0x1c4>
            // Iterate between REPORT & RESPONSE
            for (type = 0; type <= PAYLOAD_MAX; type++) {
 802a5da:	2300      	movs	r3, #0
 802a5dc:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
 802a5e0:	e0b7      	b.n	802a752 <StartIotTask+0x1ba>
                // decide the payload
                if (type == PAYLOAD_REPORT) {
 802a5e2:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a5e6:	2b01      	cmp	r3, #1
 802a5e8:	d107      	bne.n	802a5fa <StartIotTask+0x62>
                    pQueue = &ReportQueueHandle;
 802a5ea:	4b6a      	ldr	r3, [pc, #424]	; (802a794 <StartIotTask+0x1fc>)
 802a5ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
                    pPayload = &report;
 802a5f0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 802a5f4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 802a5f8:	e006      	b.n	802a608 <StartIotTask+0x70>
                } else {
                    pQueue = &ResponseQueueHandle;
 802a5fa:	4b67      	ldr	r3, [pc, #412]	; (802a798 <StartIotTask+0x200>)
 802a5fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
                    pPayload = &response;
 802a600:	f107 0310 	add.w	r3, r7, #16
 802a604:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                }
                pHeader = (header_t*) pPayload;
 802a608:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 802a60c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

                // Handle Full Buffer
                if (type == PAYLOAD_REPORT) {
 802a610:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a614:	2b01      	cmp	r3, #1
 802a616:	d115      	bne.n	802a644 <StartIotTask+0xac>
                    notif = osThreadFlagsWait(EVT_IOT_DISCARD, osFlagsWaitAny, 0);
 802a618:	2200      	movs	r2, #0
 802a61a:	2100      	movs	r1, #0
 802a61c:	2001      	movs	r0, #1
 802a61e:	f00d f8ff 	bl	8037820 <osThreadFlagsWait>
 802a622:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
                    if (_RTOS_ValidThreadFlag(notif)) {
 802a626:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 802a62a:	f015 f97b 	bl	803f924 <_RTOS_ValidThreadFlag>
 802a62e:	4603      	mov	r3, r0
 802a630:	2b00      	cmp	r3, #0
 802a632:	d007      	beq.n	802a644 <StartIotTask+0xac>
                        pending[type] = 0;
 802a634:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a638:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a63c:	4413      	add	r3, r2
 802a63e:	2200      	movs	r2, #0
 802a640:	f803 2cc8 	strb.w	r2, [r3, #-200]
                    }
                }

                // Check logs
                if (!pending[type]) {
 802a644:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a648:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a64c:	4413      	add	r3, r2
 802a64e:	f813 3cc8 	ldrb.w	r3, [r3, #-200]
 802a652:	2b00      	cmp	r3, #0
 802a654:	d11e      	bne.n	802a694 <StartIotTask+0xfc>
                    status = osMessageQueueGet(*pQueue, pPayload, NULL, 0);
 802a656:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 802a65a:	6818      	ldr	r0, [r3, #0]
 802a65c:	2300      	movs	r3, #0
 802a65e:	2200      	movs	r2, #0
 802a660:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 802a664:	f00d fd40 	bl	80380e8 <osMessageQueueGet>
 802a668:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
                    // check is mail ready
                    if (status == osOK) {
 802a66c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 802a670:	2b00      	cmp	r3, #0
 802a672:	d10f      	bne.n	802a694 <StartIotTask+0xfc>
                        pending[type] = 1;
 802a674:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a678:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a67c:	4413      	add	r3, r2
 802a67e:	2201      	movs	r2, #1
 802a680:	f803 2cc8 	strb.w	r2, [r3, #-200]
                        retry[type] = SIMCOM_MAX_UPLOAD_RETRY;
 802a684:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a688:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a68c:	4413      	add	r3, r2
 802a68e:	2203      	movs	r2, #3
 802a690:	f803 2cc4 	strb.w	r2, [r3, #-196]
                    }
                }

                // Check is payload ready
                if (pending[type]) {
 802a694:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a698:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a69c:	4413      	add	r3, r2
 802a69e:	f813 3cc8 	ldrb.w	r3, [r3, #-200]
 802a6a2:	2b00      	cmp	r3, #0
 802a6a4:	d050      	beq.n	802a748 <StartIotTask+0x1b0>
                    // Re-calculate CRC
                    if (type == PAYLOAD_REPORT) {
 802a6a6:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a6aa:	2b01      	cmp	r3, #1
 802a6ac:	d104      	bne.n	802a6b8 <StartIotTask+0x120>
                        Report_SetCRC((report_t*) pPayload);
 802a6ae:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 802a6b2:	f7fd fecd 	bl	8028450 <Report_SetCRC>
 802a6b6:	e003      	b.n	802a6c0 <StartIotTask+0x128>
                    } else {
                        Response_SetCRC((response_t*) pPayload);
 802a6b8:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 802a6bc:	f7fd fee5 	bl	802848a <Response_SetCRC>
                    }

                    // Send to server
                    p = Simcom_Upload(pPayload, size + pHeader->size);
 802a6c0:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 802a6c4:	b29a      	uxth	r2, r3
 802a6c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 802a6ca:	799b      	ldrb	r3, [r3, #6]
 802a6cc:	b29b      	uxth	r3, r3
 802a6ce:	4413      	add	r3, r2
 802a6d0:	b29b      	uxth	r3, r3
 802a6d2:	4619      	mov	r1, r3
 802a6d4:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 802a6d8:	f014 fd8c 	bl	803f1f4 <Simcom_Upload>
 802a6dc:	4603      	mov	r3, r0
 802a6de:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf

                    // Handle looping NACK
                    if (p == SIM_RESULT_NACK) {
 802a6e2:	f997 30cf 	ldrsb.w	r3, [r7, #207]	; 0xcf
 802a6e6:	f113 0f04 	cmn.w	r3, #4
 802a6ea:	d117      	bne.n	802a71c <StartIotTask+0x184>
                        // Probably  CRC not valid, cancel but force as success
                        if (!--retry[type]) {
 802a6ec:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a6f0:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a6f4:	441a      	add	r2, r3
 802a6f6:	f812 2cc4 	ldrb.w	r2, [r2, #-196]
 802a6fa:	3a01      	subs	r2, #1
 802a6fc:	b2d1      	uxtb	r1, r2
 802a6fe:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a702:	441a      	add	r2, r3
 802a704:	f802 1cc4 	strb.w	r1, [r2, #-196]
 802a708:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a70c:	4413      	add	r3, r2
 802a70e:	f813 3cc4 	ldrb.w	r3, [r3, #-196]
 802a712:	2b00      	cmp	r3, #0
 802a714:	d102      	bne.n	802a71c <StartIotTask+0x184>
                            p = SIM_RESULT_OK;
 802a716:	2301      	movs	r3, #1
 802a718:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
                        }
                    }

                    // Release back
                    if (p == SIM_RESULT_OK) {
 802a71c:	f997 30cf 	ldrsb.w	r3, [r7, #207]	; 0xcf
 802a720:	2b01      	cmp	r3, #1
 802a722:	d111      	bne.n	802a748 <StartIotTask+0x1b0>
                        EEPROM_SequentialID(EE_CMD_W, pHeader->seq_id, type);
 802a724:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 802a728:	899b      	ldrh	r3, [r3, #12]
 802a72a:	b29b      	uxth	r3, r3
 802a72c:	f897 20ce 	ldrb.w	r2, [r7, #206]	; 0xce
 802a730:	4619      	mov	r1, r3
 802a732:	2001      	movs	r0, #1
 802a734:	f014 f84e 	bl	803e7d4 <EEPROM_SequentialID>
                        pending[type] = 0;
 802a738:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a73c:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a740:	4413      	add	r3, r2
 802a742:	2200      	movs	r2, #0
 802a744:	f803 2cc8 	strb.w	r2, [r3, #-200]
            for (type = 0; type <= PAYLOAD_MAX; type++) {
 802a748:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a74c:	3301      	adds	r3, #1
 802a74e:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
 802a752:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a756:	2b01      	cmp	r3, #1
 802a758:	f67f af43 	bls.w	802a5e2 <StartIotTask+0x4a>
                }
            }
        }

        // ================= SIMCOM Related Routines ================
        if (Simcom_SetState(SIM_STATE_READY, 0)) {
 802a75c:	2100      	movs	r1, #0
 802a75e:	2000      	movs	r0, #0
 802a760:	f014 f92e 	bl	803e9c0 <Simcom_SetState>
 802a764:	4603      	mov	r3, r0
 802a766:	2b00      	cmp	r3, #0
 802a768:	d009      	beq.n	802a77e <StartIotTask+0x1e6>
            Simcom_IdleJob(NULL);
 802a76a:	2000      	movs	r0, #0
 802a76c:	f014 fe56 	bl	803f41c <Simcom_IdleJob>

            if (RTC_NeedCalibration()) {
 802a770:	f7fc f830 	bl	80267d4 <RTC_NeedCalibration>
 802a774:	4603      	mov	r3, r0
 802a776:	2b00      	cmp	r3, #0
 802a778:	d001      	beq.n	802a77e <StartIotTask+0x1e6>
                RTC_CalibrateWithSimcom();
 802a77a:	f7fc f853 	bl	8026824 <RTC_CalibrateWithSimcom>
            }
        }

        // Periodic interval
        osDelayUntil(lastWake + 1000);
 802a77e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 802a782:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 802a786:	4618      	mov	r0, r3
 802a788:	f00d f90c 	bl	80379a4 <osDelayUntil>
        lastWake = _GetTickMS();
 802a78c:	e719      	b.n	802a5c2 <StartIotTask+0x2a>
 802a78e:	bf00      	nop
 802a790:	20008644 	.word	0x20008644
 802a794:	20008640 	.word	0x20008640
 802a798:	20008530 	.word	0x20008530

0802a79c <StartReporterTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartReporterTask */
void StartReporterTask(void *argument)
{
 802a79c:	b580      	push	{r7, lr}
 802a79e:	b09c      	sub	sp, #112	; 0x70
 802a7a0:	af00      	add	r7, sp, #0
 802a7a2:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartReporterTask */
    TickType_t lastWake;
    report_t report;
    osStatus_t status;
    FRAME_TYPE frame;
    uint8_t frameDecider = 0;
 802a7a4:	2300      	movs	r3, #0
 802a7a6:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802a7aa:	4b32      	ldr	r3, [pc, #200]	; (802a874 <StartReporterTask+0xd8>)
 802a7ac:	6818      	ldr	r0, [r3, #0]
 802a7ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802a7b2:	2202      	movs	r2, #2
 802a7b4:	2101      	movs	r1, #1
 802a7b6:	f00d f9df 	bl	8037b78 <osEventFlagsWait>

    // Initialize
    Report_Init(FR_SIMPLE, &report);
 802a7ba:	f107 0308 	add.w	r3, r7, #8
 802a7be:	4619      	mov	r1, r3
 802a7c0:	2001      	movs	r0, #1
 802a7c2:	f7fd fc99 	bl	80280f8 <Report_Init>

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802a7c6:	f015 f854 	bl	803f872 <_GetTickMS>
 802a7ca:	66b8      	str	r0, [r7, #104]	; 0x68

        // Frame type decider
        if (!VCU.d.state.independent) {
 802a7cc:	4b2a      	ldr	r3, [pc, #168]	; (802a878 <StartReporterTask+0xdc>)
 802a7ce:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 802a7d2:	2b00      	cmp	r3, #0
 802a7d4:	d113      	bne.n	802a7fe <StartReporterTask+0x62>
            if (++frameDecider == (RPT_INTERVAL_FULL / RPT_INTERVAL_SIMPLE )) {
 802a7d6:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 802a7da:	3301      	adds	r3, #1
 802a7dc:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 802a7e0:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 802a7e4:	2b04      	cmp	r3, #4
 802a7e6:	d106      	bne.n	802a7f6 <StartReporterTask+0x5a>
                frame = FR_FULL;
 802a7e8:	2302      	movs	r3, #2
 802a7ea:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
                frameDecider = 0;
 802a7ee:	2300      	movs	r3, #0
 802a7f0:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 802a7f4:	e009      	b.n	802a80a <StartReporterTask+0x6e>
            } else {
                frame = FR_SIMPLE;
 802a7f6:	2301      	movs	r3, #1
 802a7f8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 802a7fc:	e005      	b.n	802a80a <StartReporterTask+0x6e>
            }
        }
        else {
            frame = FR_FULL;
 802a7fe:	2302      	movs	r3, #2
 802a800:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            frameDecider = 0;
 802a804:	2300      	movs	r3, #0
 802a806:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
        }

        // Get current snapshot
        Report_Capture(frame, &report);
 802a80a:	f107 0208 	add.w	r2, r7, #8
 802a80e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 802a812:	4611      	mov	r1, r2
 802a814:	4618      	mov	r0, r3
 802a816:	f7fd fca5 	bl	8028164 <Report_Capture>

        // Put report to log
        do {
            status = osMessageQueuePut(ReportQueueHandle, &report, 0U, 0U);
 802a81a:	4b18      	ldr	r3, [pc, #96]	; (802a87c <StartReporterTask+0xe0>)
 802a81c:	6818      	ldr	r0, [r3, #0]
 802a81e:	f107 0108 	add.w	r1, r7, #8
 802a822:	2300      	movs	r3, #0
 802a824:	2200      	movs	r2, #0
 802a826:	f00d fbeb 	bl	8038000 <osMessageQueuePut>
 802a82a:	6678      	str	r0, [r7, #100]	; 0x64
            // already full, remove oldest
            if (status == osErrorResource) {
 802a82c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802a82e:	f113 0f03 	cmn.w	r3, #3
 802a832:	d105      	bne.n	802a840 <StartReporterTask+0xa4>
                osThreadFlagsSet(IotTaskHandle, EVT_IOT_DISCARD);
 802a834:	4b12      	ldr	r3, [pc, #72]	; (802a880 <StartReporterTask+0xe4>)
 802a836:	681b      	ldr	r3, [r3, #0]
 802a838:	2101      	movs	r1, #1
 802a83a:	4618      	mov	r0, r3
 802a83c:	f00c ff3e 	bl	80376bc <osThreadFlagsSet>
            }
        } while (status != osOK);
 802a840:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802a842:	2b00      	cmp	r3, #0
 802a844:	d1e9      	bne.n	802a81a <StartReporterTask+0x7e>

        // reset some events group
        VCU.SetEvent(EV_VCU_NETWORK_RESTART, 0);
 802a846:	4b0c      	ldr	r3, [pc, #48]	; (802a878 <StartReporterTask+0xdc>)
 802a848:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802a84a:	2200      	movs	r2, #0
 802a84c:	f04f 0001 	mov.w	r0, #1
 802a850:	f04f 0100 	mov.w	r1, #0
 802a854:	4798      	blx	r3

        // Report interval
        osDelayUntil(lastWake + (VCU.d.interval * 1000));
 802a856:	4b08      	ldr	r3, [pc, #32]	; (802a878 <StartReporterTask+0xdc>)
 802a858:	88db      	ldrh	r3, [r3, #6]
 802a85a:	461a      	mov	r2, r3
 802a85c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a860:	fb03 f302 	mul.w	r3, r3, r2
 802a864:	461a      	mov	r2, r3
 802a866:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802a868:	4413      	add	r3, r2
 802a86a:	4618      	mov	r0, r3
 802a86c:	f00d f89a 	bl	80379a4 <osDelayUntil>
        lastWake = _GetTickMS();
 802a870:	e7a9      	b.n	802a7c6 <StartReporterTask+0x2a>
 802a872:	bf00      	nop
 802a874:	20008644 	.word	0x20008644
 802a878:	20000228 	.word	0x20000228
 802a87c:	20008640 	.word	0x20008640
 802a880:	200088ec 	.word	0x200088ec

0802a884 <StartCommandTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCommandTask */
void StartCommandTask(void *argument)
{
 802a884:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802a888:	b09e      	sub	sp, #120	; 0x78
 802a88a:	af02      	add	r7, sp, #8
 802a88c:	6078      	str	r0, [r7, #4]
    osStatus_t status;
    uint32_t notif;
    uint8_t driver;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802a88e:	4bc0      	ldr	r3, [pc, #768]	; (802ab90 <StartCommandTask+0x30c>)
 802a890:	6818      	ldr	r0, [r3, #0]
 802a892:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802a896:	2202      	movs	r2, #2
 802a898:	2101      	movs	r1, #1
 802a89a:	f00d f96d 	bl	8037b78 <osEventFlagsWait>

    // Initialize
    Response_Init(&response);
 802a89e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802a8a2:	4618      	mov	r0, r3
 802a8a4:	f7fd fc44 	bl	8028130 <Response_Init>

    // Handle Post-FOTA
    FW_PostFota(&response);
 802a8a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802a8ac:	4618      	mov	r0, r3
 802a8ae:	f7fc fcff 	bl	80272b0 <FW_PostFota>
    // Handle Post-FOCAN

    /* Infinite loop */
    for (;;) {
        // get command in queue
        status = osMessageQueueGet(CommandQueueHandle, &command, NULL, osWaitForever);
 802a8b2:	4bb8      	ldr	r3, [pc, #736]	; (802ab94 <StartCommandTask+0x310>)
 802a8b4:	6818      	ldr	r0, [r3, #0]
 802a8b6:	f107 0110 	add.w	r1, r7, #16
 802a8ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802a8be:	2200      	movs	r2, #0
 802a8c0:	f00d fc12 	bl	80380e8 <osMessageQueueGet>
 802a8c4:	66f8      	str	r0, [r7, #108]	; 0x6c

        if (status == osOK) {
 802a8c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802a8c8:	2b00      	cmp	r3, #0
 802a8ca:	d1f2      	bne.n	802a8b2 <StartCommandTask+0x2e>
            Command_Debugger(&command);
 802a8cc:	f107 0310 	add.w	r3, r7, #16
 802a8d0:	4618      	mov	r0, r3
 802a8d2:	f7fd fdef 	bl	80284b4 <Command_Debugger>

            // default command response
            response.data.code = RESPONSE_STATUS_OK;
 802a8d6:	2301      	movs	r3, #1
 802a8d8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
            strcpy(response.data.message, "");
 802a8dc:	2300      	movs	r3, #0
 802a8de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

            // handle the command
            switch (command.data.code) {
 802a8e2:	7dfb      	ldrb	r3, [r7, #23]
 802a8e4:	2b04      	cmp	r3, #4
 802a8e6:	f200 813f 	bhi.w	802ab68 <StartCommandTask+0x2e4>
 802a8ea:	a201      	add	r2, pc, #4	; (adr r2, 802a8f0 <StartCommandTask+0x6c>)
 802a8ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802a8f0:	0802a905 	.word	0x0802a905
 802a8f4:	0802a9af 	.word	0x0802a9af
 802a8f8:	0802a9ff 	.word	0x0802a9ff
 802a8fc:	0802aa5f 	.word	0x0802aa5f
 802a900:	0802ab03 	.word	0x0802ab03
                case CMD_CODE_GEN :
                    switch (command.data.sub_code) {
 802a904:	7e3b      	ldrb	r3, [r7, #24]
 802a906:	2b04      	cmp	r3, #4
 802a908:	d84c      	bhi.n	802a9a4 <StartCommandTask+0x120>
 802a90a:	a201      	add	r2, pc, #4	; (adr r2, 802a910 <StartCommandTask+0x8c>)
 802a90c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802a910:	0802a925 	.word	0x0802a925
 802a914:	0802a93d 	.word	0x0802a93d
 802a918:	0802a94f 	.word	0x0802a94f
 802a91c:	0802a961 	.word	0x0802a961
 802a920:	0802a983 	.word	0x0802a983
                        case CMD_GEN_INFO :
                            sprintf(response.data.message,
 802a924:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802a928:	f103 000f 	add.w	r0, r3, #15
 802a92c:	2314      	movs	r3, #20
 802a92e:	9300      	str	r3, [sp, #0]
 802a930:	2308      	movs	r3, #8
 802a932:	2201      	movs	r2, #1
 802a934:	4998      	ldr	r1, [pc, #608]	; (802ab98 <StartCommandTask+0x314>)
 802a936:	f015 f8c3 	bl	803fac0 <siprintf>
                                    "VCU v%d.%d, "VCU_VENDOR" @ 20%d",
                                    _R8(VCU_VERSION, 8),
                                    _R8(VCU_VERSION, 0),
                                    VCU_BUILD_YEAR);
                            break;
 802a93a:	e037      	b.n	802a9ac <StartCommandTask+0x128>

                        case CMD_GEN_LED :
                            _LedWrite((uint8_t) command.data.value);
 802a93c:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802a940:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802a944:	b2db      	uxtb	r3, r3
 802a946:	4618      	mov	r0, r3
 802a948:	f014 ff9a 	bl	803f880 <_LedWrite>
                            break;
 802a94c:	e02e      	b.n	802a9ac <StartCommandTask+0x128>

                        case CMD_GEN_KNOB :
                            VCU.d.state.knob = (uint8_t) command.data.value;
 802a94e:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802a952:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802a956:	b2da      	uxtb	r2, r3
 802a958:	4b90      	ldr	r3, [pc, #576]	; (802ab9c <StartCommandTask+0x318>)
 802a95a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                            break;
 802a95e:	e025      	b.n	802a9ac <StartCommandTask+0x128>

                        case CMD_GEN_FOTA :
                            FW_EnterModeIAP(IAP_TYPE_VCU);
 802a960:	488f      	ldr	r0, [pc, #572]	; (802aba0 <StartCommandTask+0x31c>)
 802a962:	f7fc fc7b 	bl	802725c <FW_EnterModeIAP>
                            /* This line is never reached when FOTA activated */
                            sprintf(response.data.message,
 802a966:	4b8f      	ldr	r3, [pc, #572]	; (802aba4 <StartCommandTask+0x320>)
 802a968:	881b      	ldrh	r3, [r3, #0]
 802a96a:	461a      	mov	r2, r3
 802a96c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802a970:	330f      	adds	r3, #15
 802a972:	498d      	ldr	r1, [pc, #564]	; (802aba8 <StartCommandTask+0x324>)
 802a974:	4618      	mov	r0, r3
 802a976:	f015 f8a3 	bl	803fac0 <siprintf>
                                    "Battery low %u mV", BACKUP_VOLTAGE);
                            response.data.code = RESPONSE_STATUS_ERROR;
 802a97a:	2300      	movs	r3, #0
 802a97c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

                            break;
 802a980:	e014      	b.n	802a9ac <StartCommandTask+0x128>

                        case CMD_GEN_FOCAN :
                            FW_EnterModeIAP(IAP_TYPE_HMI);
 802a982:	488a      	ldr	r0, [pc, #552]	; (802abac <StartCommandTask+0x328>)
 802a984:	f7fc fc6a 	bl	802725c <FW_EnterModeIAP>
                            /* This line is never reached when FOTA activated */
                            sprintf(response.data.message,
 802a988:	4b86      	ldr	r3, [pc, #536]	; (802aba4 <StartCommandTask+0x320>)
 802a98a:	881b      	ldrh	r3, [r3, #0]
 802a98c:	461a      	mov	r2, r3
 802a98e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802a992:	330f      	adds	r3, #15
 802a994:	4984      	ldr	r1, [pc, #528]	; (802aba8 <StartCommandTask+0x324>)
 802a996:	4618      	mov	r0, r3
 802a998:	f015 f892 	bl	803fac0 <siprintf>
                                    "Battery low %u mV", BACKUP_VOLTAGE);
                            response.data.code = RESPONSE_STATUS_ERROR;
 802a99c:	2300      	movs	r3, #0
 802a99e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

                            break;
 802a9a2:	e003      	b.n	802a9ac <StartCommandTask+0x128>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802a9a4:	2302      	movs	r3, #2
 802a9a6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802a9aa:	bf00      	nop
                    }

                    break;
 802a9ac:	e0e1      	b.n	802ab72 <StartCommandTask+0x2ee>

                case CMD_CODE_REPORT :
                    switch (command.data.sub_code) {
 802a9ae:	7e3b      	ldrb	r3, [r7, #24]
 802a9b0:	2b01      	cmp	r3, #1
 802a9b2:	d00d      	beq.n	802a9d0 <StartCommandTask+0x14c>
 802a9b4:	2b02      	cmp	r3, #2
 802a9b6:	d014      	beq.n	802a9e2 <StartCommandTask+0x15e>
 802a9b8:	2b00      	cmp	r3, #0
 802a9ba:	d11b      	bne.n	802a9f4 <StartCommandTask+0x170>
                        case CMD_REPORT_RTC :
                            RTC_Write((uint64_t) command.data.value, &(VCU.d.rtc));
 802a9bc:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802a9c0:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802a9c4:	4a7a      	ldr	r2, [pc, #488]	; (802abb0 <StartCommandTask+0x32c>)
 802a9c6:	4618      	mov	r0, r3
 802a9c8:	4621      	mov	r1, r4
 802a9ca:	f7fb fe9d 	bl	8026708 <RTC_Write>
                            break;
 802a9ce:	e015      	b.n	802a9fc <StartCommandTask+0x178>

                        case CMD_REPORT_ODOM :
                            EEPROM_Odometer(EE_CMD_W, (uint32_t) command.data.value);
 802a9d0:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802a9d4:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802a9d8:	4619      	mov	r1, r3
 802a9da:	2001      	movs	r0, #1
 802a9dc:	f013 feba 	bl	803e754 <EEPROM_Odometer>
                            break;
 802a9e0:	e00c      	b.n	802a9fc <StartCommandTask+0x178>

                        case CMD_REPORT_UNITID :
                            EEPROM_UnitID(EE_CMD_W, (uint32_t) command.data.value);
 802a9e2:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802a9e6:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802a9ea:	4619      	mov	r1, r3
 802a9ec:	2001      	movs	r0, #1
 802a9ee:	f013 fecf 	bl	803e790 <EEPROM_UnitID>
                            break;
 802a9f2:	e003      	b.n	802a9fc <StartCommandTask+0x178>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802a9f4:	2302      	movs	r3, #2
 802a9f6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802a9fa:	bf00      	nop
                    }
                    break;
 802a9fc:	e0b9      	b.n	802ab72 <StartCommandTask+0x2ee>

                case CMD_CODE_AUDIO :
                    switch (command.data.sub_code) {
 802a9fe:	7e3b      	ldrb	r3, [r7, #24]
 802aa00:	2b01      	cmp	r3, #1
 802aa02:	d00a      	beq.n	802aa1a <StartCommandTask+0x196>
 802aa04:	2b02      	cmp	r3, #2
 802aa06:	d01d      	beq.n	802aa44 <StartCommandTask+0x1c0>
 802aa08:	2b00      	cmp	r3, #0
 802aa0a:	d123      	bne.n	802aa54 <StartCommandTask+0x1d0>
                        case CMD_AUDIO_BEEP :
                            osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP);
 802aa0c:	4b69      	ldr	r3, [pc, #420]	; (802abb4 <StartCommandTask+0x330>)
 802aa0e:	681b      	ldr	r3, [r3, #0]
 802aa10:	2101      	movs	r1, #1
 802aa12:	4618      	mov	r0, r3
 802aa14:	f00c fe52 	bl	80376bc <osThreadFlagsSet>
                            break;
 802aa18:	e020      	b.n	802aa5c <StartCommandTask+0x1d8>

                        case CMD_AUDIO_MUTE :
                            if ((uint8_t) command.data.value) {
 802aa1a:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802aa1e:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802aa22:	b2db      	uxtb	r3, r3
 802aa24:	2b00      	cmp	r3, #0
 802aa26:	d006      	beq.n	802aa36 <StartCommandTask+0x1b2>
                                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_MUTE_ON);
 802aa28:	4b62      	ldr	r3, [pc, #392]	; (802abb4 <StartCommandTask+0x330>)
 802aa2a:	681b      	ldr	r3, [r3, #0]
 802aa2c:	2108      	movs	r1, #8
 802aa2e:	4618      	mov	r0, r3
 802aa30:	f00c fe44 	bl	80376bc <osThreadFlagsSet>
                            } else {
                                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_MUTE_OFF);
                            }

                            break;
 802aa34:	e012      	b.n	802aa5c <StartCommandTask+0x1d8>
                                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_MUTE_OFF);
 802aa36:	4b5f      	ldr	r3, [pc, #380]	; (802abb4 <StartCommandTask+0x330>)
 802aa38:	681b      	ldr	r3, [r3, #0]
 802aa3a:	2110      	movs	r1, #16
 802aa3c:	4618      	mov	r0, r3
 802aa3e:	f00c fe3d 	bl	80376bc <osThreadFlagsSet>
                            break;
 802aa42:	e00b      	b.n	802aa5c <StartCommandTask+0x1d8>

                        case CMD_AUDIO_VOL :
                            VCU.d.volume = (uint8_t) command.data.value;
 802aa44:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802aa48:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802aa4c:	b2da      	uxtb	r2, r3
 802aa4e:	4b53      	ldr	r3, [pc, #332]	; (802ab9c <StartCommandTask+0x318>)
 802aa50:	721a      	strb	r2, [r3, #8]
                            break;
 802aa52:	e003      	b.n	802aa5c <StartCommandTask+0x1d8>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802aa54:	2302      	movs	r3, #2
 802aa56:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802aa5a:	bf00      	nop
                    }
                    break;
 802aa5c:	e089      	b.n	802ab72 <StartCommandTask+0x2ee>

                case CMD_CODE_FINGER :
                    // put finger index to queue
                    driver = command.data.value;
 802aa5e:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802aa62:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802aa66:	b2db      	uxtb	r3, r3
 802aa68:	73fb      	strb	r3, [r7, #15]
                    osMessageQueuePut(DriverQueueHandle, &driver, 0U, 0U);
 802aa6a:	4b53      	ldr	r3, [pc, #332]	; (802abb8 <StartCommandTask+0x334>)
 802aa6c:	6818      	ldr	r0, [r3, #0]
 802aa6e:	f107 010f 	add.w	r1, r7, #15
 802aa72:	2300      	movs	r3, #0
 802aa74:	2200      	movs	r2, #0
 802aa76:	f00d fac3 	bl	8038000 <osMessageQueuePut>

                    switch (command.data.sub_code) {
 802aa7a:	7e3b      	ldrb	r3, [r7, #24]
 802aa7c:	2b01      	cmp	r3, #1
 802aa7e:	d00a      	beq.n	802aa96 <StartCommandTask+0x212>
 802aa80:	2b02      	cmp	r3, #2
 802aa82:	d00f      	beq.n	802aaa4 <StartCommandTask+0x220>
 802aa84:	2b00      	cmp	r3, #0
 802aa86:	d114      	bne.n	802aab2 <StartCommandTask+0x22e>
                        case CMD_FINGER_ADD :
                            osThreadFlagsSet(FingerTaskHandle, EVT_FINGER_ADD);
 802aa88:	4b4c      	ldr	r3, [pc, #304]	; (802abbc <StartCommandTask+0x338>)
 802aa8a:	681b      	ldr	r3, [r3, #0]
 802aa8c:	2102      	movs	r1, #2
 802aa8e:	4618      	mov	r0, r3
 802aa90:	f00c fe14 	bl	80376bc <osThreadFlagsSet>
                            break;
 802aa94:	e011      	b.n	802aaba <StartCommandTask+0x236>

                        case CMD_FINGER_DEL :
                            osThreadFlagsSet(FingerTaskHandle, EVT_FINGER_DEL);
 802aa96:	4b49      	ldr	r3, [pc, #292]	; (802abbc <StartCommandTask+0x338>)
 802aa98:	681b      	ldr	r3, [r3, #0]
 802aa9a:	2104      	movs	r1, #4
 802aa9c:	4618      	mov	r0, r3
 802aa9e:	f00c fe0d 	bl	80376bc <osThreadFlagsSet>
                            break;
 802aaa2:	e00a      	b.n	802aaba <StartCommandTask+0x236>

                        case CMD_FINGER_RST :
                            osThreadFlagsSet(FingerTaskHandle, EVT_FINGER_RST);
 802aaa4:	4b45      	ldr	r3, [pc, #276]	; (802abbc <StartCommandTask+0x338>)
 802aaa6:	681b      	ldr	r3, [r3, #0]
 802aaa8:	2108      	movs	r1, #8
 802aaaa:	4618      	mov	r0, r3
 802aaac:	f00c fe06 	bl	80376bc <osThreadFlagsSet>
                            break;
 802aab0:	e003      	b.n	802aaba <StartCommandTask+0x236>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802aab2:	2302      	movs	r3, #2
 802aab4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802aab8:	bf00      	nop
                    }

                    // wait response until timeout
                    if (response.data.code == RESPONSE_STATUS_OK) {
 802aaba:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 802aabe:	2b01      	cmp	r3, #1
 802aac0:	d156      	bne.n	802ab70 <StartCommandTask+0x2ec>
                        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 20000);
 802aac2:	f644 6220 	movw	r2, #20000	; 0x4e20
 802aac6:	2100      	movs	r1, #0
 802aac8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802aacc:	f00c fea8 	bl	8037820 <osThreadFlagsWait>
 802aad0:	66b8      	str	r0, [r7, #104]	; 0x68
                        if (_RTOS_ValidThreadFlag(notif)) {
 802aad2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 802aad4:	f014 ff26 	bl	803f924 <_RTOS_ValidThreadFlag>
 802aad8:	4603      	mov	r3, r0
 802aada:	2b00      	cmp	r3, #0
 802aadc:	d048      	beq.n	802ab70 <StartCommandTask+0x2ec>
                            if (notif & EVT_COMMAND_ERROR) {
 802aade:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802aae0:	469b      	mov	fp, r3
 802aae2:	f04f 0c00 	mov.w	ip, #0
 802aae6:	f04f 0101 	mov.w	r1, #1
 802aaea:	f04f 0200 	mov.w	r2, #0
 802aaee:	ea0b 0301 	and.w	r3, fp, r1
 802aaf2:	ea0c 0402 	and.w	r4, ip, r2
 802aaf6:	4323      	orrs	r3, r4
 802aaf8:	d03a      	beq.n	802ab70 <StartCommandTask+0x2ec>
                                response.data.code = RESPONSE_STATUS_ERROR;
 802aafa:	2300      	movs	r3, #0
 802aafc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            }
                        }
                    }
                    break;
 802ab00:	e036      	b.n	802ab70 <StartCommandTask+0x2ec>

                case CMD_CODE_KEYLESS :
                    switch (command.data.sub_code) {
 802ab02:	7e3b      	ldrb	r3, [r7, #24]
 802ab04:	2b00      	cmp	r3, #0
 802ab06:	d129      	bne.n	802ab5c <StartCommandTask+0x2d8>
                        case CMD_KEYLESS_PAIRING :
                            osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_PAIRING);
 802ab08:	4b2d      	ldr	r3, [pc, #180]	; (802abc0 <StartCommandTask+0x33c>)
 802ab0a:	681b      	ldr	r3, [r3, #0]
 802ab0c:	2102      	movs	r1, #2
 802ab0e:	4618      	mov	r0, r3
 802ab10:	f00c fdd4 	bl	80376bc <osThreadFlagsSet>

                            // wait response until timeout
                            if (response.data.code == RESPONSE_STATUS_OK) {
 802ab14:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 802ab18:	2b01      	cmp	r3, #1
 802ab1a:	d123      	bne.n	802ab64 <StartCommandTask+0x2e0>
                                notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, COMMAND_TIMEOUT);
 802ab1c:	f644 6220 	movw	r2, #20000	; 0x4e20
 802ab20:	2100      	movs	r1, #0
 802ab22:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802ab26:	f00c fe7b 	bl	8037820 <osThreadFlagsWait>
 802ab2a:	66b8      	str	r0, [r7, #104]	; 0x68
                                if (_RTOS_ValidThreadFlag(notif)) {
 802ab2c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 802ab2e:	f014 fef9 	bl	803f924 <_RTOS_ValidThreadFlag>
 802ab32:	4603      	mov	r3, r0
 802ab34:	2b00      	cmp	r3, #0
 802ab36:	d015      	beq.n	802ab64 <StartCommandTask+0x2e0>
                                    if (notif & EVT_COMMAND_ERROR) {
 802ab38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802ab3a:	469b      	mov	fp, r3
 802ab3c:	f04f 0c00 	mov.w	ip, #0
 802ab40:	f04f 0101 	mov.w	r1, #1
 802ab44:	f04f 0200 	mov.w	r2, #0
 802ab48:	ea0b 0301 	and.w	r3, fp, r1
 802ab4c:	ea0c 0402 	and.w	r4, ip, r2
 802ab50:	4323      	orrs	r3, r4
 802ab52:	d007      	beq.n	802ab64 <StartCommandTask+0x2e0>
                                        response.data.code = RESPONSE_STATUS_ERROR;
 802ab54:	2300      	movs	r3, #0
 802ab56:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                                    }
                                }
                            }

                            break;
 802ab5a:	e003      	b.n	802ab64 <StartCommandTask+0x2e0>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802ab5c:	2302      	movs	r3, #2
 802ab5e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802ab62:	e000      	b.n	802ab66 <StartCommandTask+0x2e2>
                            break;
 802ab64:	bf00      	nop
                    }
                    break;
 802ab66:	e004      	b.n	802ab72 <StartCommandTask+0x2ee>

                default:
                    response.data.code = RESPONSE_STATUS_INVALID;
 802ab68:	2302      	movs	r3, #2
 802ab6a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                    break;
 802ab6e:	e000      	b.n	802ab72 <StartCommandTask+0x2ee>
                    break;
 802ab70:	bf00      	nop
            }

            // Get current snapshot
            Response_Capture(&response);
 802ab72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802ab76:	4618      	mov	r0, r3
 802ab78:	f7fd fc46 	bl	8028408 <Response_Capture>
            // Send to Queue
            osMessageQueuePut(ResponseQueueHandle, &response, 0U, 0U);
 802ab7c:	4b11      	ldr	r3, [pc, #68]	; (802abc4 <StartCommandTask+0x340>)
 802ab7e:	6818      	ldr	r0, [r3, #0]
 802ab80:	f107 0124 	add.w	r1, r7, #36	; 0x24
 802ab84:	2300      	movs	r3, #0
 802ab86:	2200      	movs	r2, #0
 802ab88:	f00d fa3a 	bl	8038000 <osMessageQueuePut>
        status = osMessageQueueGet(CommandQueueHandle, &command, NULL, osWaitForever);
 802ab8c:	e691      	b.n	802a8b2 <StartCommandTask+0x2e>
 802ab8e:	bf00      	nop
 802ab90:	20008644 	.word	0x20008644
 802ab94:	2000895c 	.word	0x2000895c
 802ab98:	08043acc 	.word	0x08043acc
 802ab9c:	20000228 	.word	0x20000228
 802aba0:	a1b2c3d4 	.word	0xa1b2c3d4
 802aba4:	200004b4 	.word	0x200004b4
 802aba8:	08043ae4 	.word	0x08043ae4
 802abac:	1a2b3c4d 	.word	0x1a2b3c4d
 802abb0:	20000238 	.word	0x20000238
 802abb4:	20008a08 	.word	0x20008a08
 802abb8:	20008760 	.word	0x20008760
 802abbc:	2000864c 	.word	0x2000864c
 802abc0:	20008638 	.word	0x20008638
 802abc4:	20008530 	.word	0x20008530

0802abc8 <StartGpsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartGpsTask */
void StartGpsTask(void *argument)
{
 802abc8:	b580      	push	{r7, lr}
 802abca:	b084      	sub	sp, #16
 802abcc:	af00      	add	r7, sp, #0
 802abce:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartGpsTask */
    TickType_t lastWake;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802abd0:	4b0b      	ldr	r3, [pc, #44]	; (802ac00 <StartGpsTask+0x38>)
 802abd2:	6818      	ldr	r0, [r3, #0]
 802abd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802abd8:	2202      	movs	r2, #2
 802abda:	2101      	movs	r1, #1
 802abdc:	f00c ffcc 	bl	8037b78 <osEventFlagsWait>

    // Initialize
    GPS_Init();
 802abe0:	f7fc fbb4 	bl	802734c <GPS_Init>

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802abe4:	f014 fe45 	bl	803f872 <_GetTickMS>
 802abe8:	60f8      	str	r0, [r7, #12]

        GPS_Capture();
 802abea:	f7fc fbf7 	bl	80273dc <GPS_Capture>
        GPS_CalculateOdometer();
 802abee:	f7fc fc39 	bl	8027464 <GPS_CalculateOdometer>
        // GPS_Debugger();

        // Periodic interval
        osDelayUntil(lastWake + GPS_INTERVAL_MS);
 802abf2:	68fb      	ldr	r3, [r7, #12]
 802abf4:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 802abf8:	4618      	mov	r0, r3
 802abfa:	f00c fed3 	bl	80379a4 <osDelayUntil>
        lastWake = _GetTickMS();
 802abfe:	e7f1      	b.n	802abe4 <StartGpsTask+0x1c>
 802ac00:	20008644 	.word	0x20008644

0802ac04 <StartGyroTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartGyroTask */
void StartGyroTask(void *argument)
{
 802ac04:	b580      	push	{r7, lr}
 802ac06:	b08c      	sub	sp, #48	; 0x30
 802ac08:	af00      	add	r7, sp, #0
 802ac0a:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartGyroTask */
    TickType_t lastWake;
    mems_decision_t decider, tmp;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802ac0c:	4b27      	ldr	r3, [pc, #156]	; (802acac <StartGyroTask+0xa8>)
 802ac0e:	6818      	ldr	r0, [r3, #0]
 802ac10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802ac14:	2202      	movs	r2, #2
 802ac16:	2101      	movs	r1, #1
 802ac18:	f00c ffae 	bl	8037b78 <osEventFlagsWait>

    /* MPU6050 Initialization*/
    GYRO_Init();
 802ac1c:	f7fc fc86 	bl	802752c <GYRO_Init>

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802ac20:	f014 fe27 	bl	803f872 <_GetTickMS>
 802ac24:	62f8      	str	r0, [r7, #44]	; 0x2c

        // Read all accelerometer, gyroscope (average)
        decider = GYRO_Decision(25);
 802ac26:	f107 031c 	add.w	r3, r7, #28
 802ac2a:	2119      	movs	r1, #25
 802ac2c:	4618      	mov	r0, r3
 802ac2e:	f7fc fd93 	bl	8027758 <GYRO_Decision>
        //		Gyro_Debugger(&decider);

        // Check accelerometer, happens when impact detected
        if (tmp.crash.state != decider.crash.state) {
 802ac32:	7d3a      	ldrb	r2, [r7, #20]
 802ac34:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802ac38:	429a      	cmp	r2, r3
 802ac3a:	d00b      	beq.n	802ac54 <StartGyroTask+0x50>
            tmp.crash.state = decider.crash.state;
 802ac3c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802ac40:	753b      	strb	r3, [r7, #20]

            VCU.SetEvent(EV_VCU_BIKE_CRASHED, decider.crash.state);
 802ac42:	4b1b      	ldr	r3, [pc, #108]	; (802acb0 <StartGyroTask+0xac>)
 802ac44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802ac46:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 802ac4a:	f04f 0004 	mov.w	r0, #4
 802ac4e:	f04f 0100 	mov.w	r1, #0
 802ac52:	4798      	blx	r3
        }

        // Check gyroscope, happens when fall detected
        if (tmp.fall.state != decider.fall.state) {
 802ac54:	7b3a      	ldrb	r2, [r7, #12]
 802ac56:	7f3b      	ldrb	r3, [r7, #28]
 802ac58:	429a      	cmp	r2, r3
 802ac5a:	d01d      	beq.n	802ac98 <StartGyroTask+0x94>
            tmp.fall.state = decider.fall.state;
 802ac5c:	7f3b      	ldrb	r3, [r7, #28]
 802ac5e:	733b      	strb	r3, [r7, #12]

            if (decider.fall.state) {
 802ac60:	7f3b      	ldrb	r3, [r7, #28]
 802ac62:	2b00      	cmp	r3, #0
 802ac64:	d006      	beq.n	802ac74 <StartGyroTask+0x70>
                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP_START);
 802ac66:	4b13      	ldr	r3, [pc, #76]	; (802acb4 <StartGyroTask+0xb0>)
 802ac68:	681b      	ldr	r3, [r3, #0]
 802ac6a:	2102      	movs	r1, #2
 802ac6c:	4618      	mov	r0, r3
 802ac6e:	f00c fd25 	bl	80376bc <osThreadFlagsSet>
 802ac72:	e005      	b.n	802ac80 <StartGyroTask+0x7c>
            } else {
                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP_STOP);
 802ac74:	4b0f      	ldr	r3, [pc, #60]	; (802acb4 <StartGyroTask+0xb0>)
 802ac76:	681b      	ldr	r3, [r3, #0]
 802ac78:	2104      	movs	r1, #4
 802ac7a:	4618      	mov	r0, r3
 802ac7c:	f00c fd1e 	bl	80376bc <osThreadFlagsSet>
            }
            VCU.SetEvent(EV_VCU_BIKE_FALLING, decider.fall.state);
 802ac80:	4b0b      	ldr	r3, [pc, #44]	; (802acb0 <StartGyroTask+0xac>)
 802ac82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802ac84:	7f3a      	ldrb	r2, [r7, #28]
 802ac86:	f04f 0002 	mov.w	r0, #2
 802ac8a:	f04f 0100 	mov.w	r1, #0
 802ac8e:	4798      	blx	r3
            _LedWrite(decider.fall.state);
 802ac90:	7f3b      	ldrb	r3, [r7, #28]
 802ac92:	4618      	mov	r0, r3
 802ac94:	f014 fdf4 	bl	803f880 <_LedWrite>
        }

        // Handle for both event
        if (decider.crash.state || decider.fall.state) {
 802ac98:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802ac9c:	2b00      	cmp	r3, #0
            // Turn OFF BMS (+ MCU)

        }

        // Periodic interval
        osDelayUntil(lastWake + 100);
 802ac9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802aca0:	3364      	adds	r3, #100	; 0x64
 802aca2:	4618      	mov	r0, r3
 802aca4:	f00c fe7e 	bl	80379a4 <osDelayUntil>
        lastWake = _GetTickMS();
 802aca8:	e7ba      	b.n	802ac20 <StartGyroTask+0x1c>
 802acaa:	bf00      	nop
 802acac:	20008644 	.word	0x20008644
 802acb0:	20000228 	.word	0x20000228
 802acb4:	20008a08 	.word	0x20008a08

0802acb8 <StartKeylessTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartKeylessTask */
void StartKeylessTask(void *argument)
{
 802acb8:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802acbc:	b086      	sub	sp, #24
 802acbe:	af00      	add	r7, sp, #0
 802acc0:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartKeylessTask */
    uint32_t notif;
    KLESS_CMD command;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802acc2:	4b6c      	ldr	r3, [pc, #432]	; (802ae74 <StartKeylessTask+0x1bc>)
 802acc4:	6818      	ldr	r0, [r3, #0]
 802acc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802acca:	2202      	movs	r2, #2
 802accc:	2101      	movs	r1, #1
 802acce:	f00c ff53 	bl	8037b78 <osEventFlagsWait>

    // initialization
    AES_Init();
 802acd2:	f7f8 fe09 	bl	80238e8 <AES_Init>
    KLESS_Init();
 802acd6:	f7fd f849 	bl	8027d6c <KLESS_Init>

    /* Infinite loop */
    for (;;) {
        // check if has new can message
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802acda:	2264      	movs	r2, #100	; 0x64
 802acdc:	2100      	movs	r1, #0
 802acde:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802ace2:	f00c fd9d 	bl	8037820 <osThreadFlagsWait>
 802ace6:	6138      	str	r0, [r7, #16]
        // proceed event
        if (_RTOS_ValidThreadFlag(notif)) {
 802ace8:	6938      	ldr	r0, [r7, #16]
 802acea:	f014 fe1b 	bl	803f924 <_RTOS_ValidThreadFlag>
 802acee:	4603      	mov	r3, r0
 802acf0:	2b00      	cmp	r3, #0
 802acf2:	f000 80bb 	beq.w	802ae6c <StartKeylessTask+0x1b4>
            // handle reset key & id
            if (notif & EVT_KEYLESS_RESET) {
 802acf6:	693b      	ldr	r3, [r7, #16]
 802acf8:	469b      	mov	fp, r3
 802acfa:	f04f 0c00 	mov.w	ip, #0
 802acfe:	f04f 0104 	mov.w	r1, #4
 802ad02:	f04f 0200 	mov.w	r2, #0
 802ad06:	ea0b 0301 	and.w	r3, fp, r1
 802ad0a:	ea0c 0402 	and.w	r4, ip, r2
 802ad0e:	4323      	orrs	r3, r4
 802ad10:	d003      	beq.n	802ad1a <StartKeylessTask+0x62>
                AES_Init();
 802ad12:	f7f8 fde9 	bl	80238e8 <AES_Init>
                KLESS_Init();
 802ad16:	f7fd f829 	bl	8027d6c <KLESS_Init>
            }

            // handle incoming payload
            if (notif & EVT_KEYLESS_RX_IT) {
 802ad1a:	693b      	ldr	r3, [r7, #16]
 802ad1c:	469b      	mov	fp, r3
 802ad1e:	f04f 0c00 	mov.w	ip, #0
 802ad22:	f04f 0101 	mov.w	r1, #1
 802ad26:	f04f 0200 	mov.w	r2, #0
 802ad2a:	ea0b 0301 	and.w	r3, fp, r1
 802ad2e:	ea0c 0402 	and.w	r4, ip, r2
 802ad32:	4323      	orrs	r3, r4
 802ad34:	d07a      	beq.n	802ae2c <StartKeylessTask+0x174>
                KLESS_Debugger();
 802ad36:	f7fd f975 	bl	8028024 <KLESS_Debugger>

                // process
                if (KLESS_ValidateCommand(&command)) {
 802ad3a:	f107 030f 	add.w	r3, r7, #15
 802ad3e:	4618      	mov	r0, r3
 802ad40:	f7fd f874 	bl	8027e2c <KLESS_ValidateCommand>
 802ad44:	4603      	mov	r3, r0
 802ad46:	2b00      	cmp	r3, #0
 802ad48:	d06c      	beq.n	802ae24 <StartKeylessTask+0x16c>
                    // handle command
                    switch (command) {
 802ad4a:	7bfb      	ldrb	r3, [r7, #15]
 802ad4c:	2b01      	cmp	r3, #1
 802ad4e:	d00d      	beq.n	802ad6c <StartKeylessTask+0xb4>
 802ad50:	2b02      	cmp	r3, #2
 802ad52:	d032      	beq.n	802adba <StartKeylessTask+0x102>
 802ad54:	2b00      	cmp	r3, #0
 802ad56:	d000      	beq.n	802ad5a <StartKeylessTask+0xa2>
                            _DelayMS(100);
                            HAL_GPIO_WritePin(EXT_SOLENOID_PWR_GPIO_Port, EXT_SOLENOID_PWR_Pin, 0);

                            break;
                        default:
                            break;
 802ad58:	e040      	b.n	802addc <StartKeylessTask+0x124>
                            LOG_StrLn("NRF:Command = PING");
 802ad5a:	4847      	ldr	r0, [pc, #284]	; (802ae78 <StartKeylessTask+0x1c0>)
 802ad5c:	f013 fb9e 	bl	803e49c <LOG_StrLn>
                            VCU.d.tick.keyless = _GetTickMS();
 802ad60:	f014 fd87 	bl	803f872 <_GetTickMS>
 802ad64:	4602      	mov	r2, r0
 802ad66:	4b45      	ldr	r3, [pc, #276]	; (802ae7c <StartKeylessTask+0x1c4>)
 802ad68:	63da      	str	r2, [r3, #60]	; 0x3c
                            break;
 802ad6a:	e037      	b.n	802addc <StartKeylessTask+0x124>
                            LOG_StrLn("NRF:Command = ALARM");
 802ad6c:	4844      	ldr	r0, [pc, #272]	; (802ae80 <StartKeylessTask+0x1c8>)
 802ad6e:	f013 fb95 	bl	803e49c <LOG_StrLn>
                            for (uint8_t i = 0; i < 2; i++) {
 802ad72:	2300      	movs	r3, #0
 802ad74:	75fb      	strb	r3, [r7, #23]
 802ad76:	e01c      	b.n	802adb2 <StartKeylessTask+0xfa>
                                SW.runner.hazard = 1;
 802ad78:	4b42      	ldr	r3, [pc, #264]	; (802ae84 <StartKeylessTask+0x1cc>)
 802ad7a:	2201      	movs	r2, #1
 802ad7c:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
                                HAL_GPIO_WritePin(EXT_HORN_PWR_GPIO_Port, EXT_HORN_PWR_Pin, 1);
 802ad80:	2201      	movs	r2, #1
 802ad82:	f44f 7180 	mov.w	r1, #256	; 0x100
 802ad86:	4840      	ldr	r0, [pc, #256]	; (802ae88 <StartKeylessTask+0x1d0>)
 802ad88:	f005 f988 	bl	803009c <HAL_GPIO_WritePin>
                                _DelayMS(200);
 802ad8c:	20c8      	movs	r0, #200	; 0xc8
 802ad8e:	f014 fd65 	bl	803f85c <_DelayMS>
                                SW.runner.hazard = 0;
 802ad92:	4b3c      	ldr	r3, [pc, #240]	; (802ae84 <StartKeylessTask+0x1cc>)
 802ad94:	2200      	movs	r2, #0
 802ad96:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
                                HAL_GPIO_WritePin(EXT_HORN_PWR_GPIO_Port, EXT_HORN_PWR_Pin, 0);
 802ad9a:	2200      	movs	r2, #0
 802ad9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 802ada0:	4839      	ldr	r0, [pc, #228]	; (802ae88 <StartKeylessTask+0x1d0>)
 802ada2:	f005 f97b 	bl	803009c <HAL_GPIO_WritePin>
                                _DelayMS(100);
 802ada6:	2064      	movs	r0, #100	; 0x64
 802ada8:	f014 fd58 	bl	803f85c <_DelayMS>
                            for (uint8_t i = 0; i < 2; i++) {
 802adac:	7dfb      	ldrb	r3, [r7, #23]
 802adae:	3301      	adds	r3, #1
 802adb0:	75fb      	strb	r3, [r7, #23]
 802adb2:	7dfb      	ldrb	r3, [r7, #23]
 802adb4:	2b01      	cmp	r3, #1
 802adb6:	d9df      	bls.n	802ad78 <StartKeylessTask+0xc0>
                            break;
 802adb8:	e010      	b.n	802addc <StartKeylessTask+0x124>
                            LOG_StrLn("NRF:Command = SEAT");
 802adba:	4834      	ldr	r0, [pc, #208]	; (802ae8c <StartKeylessTask+0x1d4>)
 802adbc:	f013 fb6e 	bl	803e49c <LOG_StrLn>
                            HAL_GPIO_WritePin(EXT_SOLENOID_PWR_GPIO_Port, EXT_SOLENOID_PWR_Pin, 1);
 802adc0:	2201      	movs	r2, #1
 802adc2:	2101      	movs	r1, #1
 802adc4:	4832      	ldr	r0, [pc, #200]	; (802ae90 <StartKeylessTask+0x1d8>)
 802adc6:	f005 f969 	bl	803009c <HAL_GPIO_WritePin>
                            _DelayMS(100);
 802adca:	2064      	movs	r0, #100	; 0x64
 802adcc:	f014 fd46 	bl	803f85c <_DelayMS>
                            HAL_GPIO_WritePin(EXT_SOLENOID_PWR_GPIO_Port, EXT_SOLENOID_PWR_Pin, 0);
 802add0:	2200      	movs	r2, #0
 802add2:	2101      	movs	r1, #1
 802add4:	482e      	ldr	r0, [pc, #184]	; (802ae90 <StartKeylessTask+0x1d8>)
 802add6:	f005 f961 	bl	803009c <HAL_GPIO_WritePin>
                            break;
 802adda:	bf00      	nop
                    }

                    // valid command indicator
                    osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP_START);
 802addc:	4b2d      	ldr	r3, [pc, #180]	; (802ae94 <StartKeylessTask+0x1dc>)
 802adde:	681b      	ldr	r3, [r3, #0]
 802ade0:	2102      	movs	r1, #2
 802ade2:	4618      	mov	r0, r3
 802ade4:	f00c fc6a 	bl	80376bc <osThreadFlagsSet>
                    for (uint8_t i = 0; i < (command + 1); i++) {
 802ade8:	2300      	movs	r3, #0
 802adea:	75bb      	strb	r3, [r7, #22]
 802adec:	e00c      	b.n	802ae08 <StartKeylessTask+0x150>
                        _LedToggle();
 802adee:	f014 fd59 	bl	803f8a4 <_LedToggle>

                        _DelayMS((command + 1) * 50);
 802adf2:	7bfb      	ldrb	r3, [r7, #15]
 802adf4:	3301      	adds	r3, #1
 802adf6:	2232      	movs	r2, #50	; 0x32
 802adf8:	fb02 f303 	mul.w	r3, r2, r3
 802adfc:	4618      	mov	r0, r3
 802adfe:	f014 fd2d 	bl	803f85c <_DelayMS>
                    for (uint8_t i = 0; i < (command + 1); i++) {
 802ae02:	7dbb      	ldrb	r3, [r7, #22]
 802ae04:	3301      	adds	r3, #1
 802ae06:	75bb      	strb	r3, [r7, #22]
 802ae08:	7dba      	ldrb	r2, [r7, #22]
 802ae0a:	7bfb      	ldrb	r3, [r7, #15]
 802ae0c:	3301      	adds	r3, #1
 802ae0e:	429a      	cmp	r2, r3
 802ae10:	dbed      	blt.n	802adee <StartKeylessTask+0x136>
                    }
                    _LedWrite(0);
 802ae12:	2000      	movs	r0, #0
 802ae14:	f014 fd34 	bl	803f880 <_LedWrite>
                    osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP_STOP);
 802ae18:	4b1e      	ldr	r3, [pc, #120]	; (802ae94 <StartKeylessTask+0x1dc>)
 802ae1a:	681b      	ldr	r3, [r3, #0]
 802ae1c:	2104      	movs	r1, #4
 802ae1e:	4618      	mov	r0, r3
 802ae20:	f00c fc4c 	bl	80376bc <osThreadFlagsSet>
                }

                // reset pending flag
                osThreadFlagsClear(EVT_MASK);
 802ae24:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802ae28:	f00c fcaa 	bl	8037780 <osThreadFlagsClear>
            }

            // handle Pairing
            if (notif & EVT_KEYLESS_PAIRING) {
 802ae2c:	693b      	ldr	r3, [r7, #16]
 802ae2e:	469b      	mov	fp, r3
 802ae30:	f04f 0c00 	mov.w	ip, #0
 802ae34:	f04f 0102 	mov.w	r1, #2
 802ae38:	f04f 0200 	mov.w	r2, #0
 802ae3c:	ea0b 0301 	and.w	r3, fp, r1
 802ae40:	ea0c 0402 	and.w	r4, ip, r2
 802ae44:	4323      	orrs	r3, r4
 802ae46:	d011      	beq.n	802ae6c <StartKeylessTask+0x1b4>
                if (KLESS_Pairing()) {
 802ae48:	f7fd f870 	bl	8027f2c <KLESS_Pairing>
 802ae4c:	4603      	mov	r3, r0
 802ae4e:	2b00      	cmp	r3, #0
 802ae50:	d006      	beq.n	802ae60 <StartKeylessTask+0x1a8>
                    osThreadFlagsSet(CommandTaskHandle, EVT_COMMAND_OK);
 802ae52:	4b11      	ldr	r3, [pc, #68]	; (802ae98 <StartKeylessTask+0x1e0>)
 802ae54:	681b      	ldr	r3, [r3, #0]
 802ae56:	2102      	movs	r1, #2
 802ae58:	4618      	mov	r0, r3
 802ae5a:	f00c fc2f 	bl	80376bc <osThreadFlagsSet>
 802ae5e:	e005      	b.n	802ae6c <StartKeylessTask+0x1b4>
                } else {
                    osThreadFlagsSet(CommandTaskHandle, EVT_COMMAND_ERROR);
 802ae60:	4b0d      	ldr	r3, [pc, #52]	; (802ae98 <StartKeylessTask+0x1e0>)
 802ae62:	681b      	ldr	r3, [r3, #0]
 802ae64:	2101      	movs	r1, #1
 802ae66:	4618      	mov	r0, r3
 802ae68:	f00c fc28 	bl	80376bc <osThreadFlagsSet>
                }
            }
        }

        // update state
        KLESS_Refresh();
 802ae6c:	f7fd f8f0 	bl	8028050 <KLESS_Refresh>
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802ae70:	e733      	b.n	802acda <StartKeylessTask+0x22>
 802ae72:	bf00      	nop
 802ae74:	20008644 	.word	0x20008644
 802ae78:	08043af8 	.word	0x08043af8
 802ae7c:	20000228 	.word	0x20000228
 802ae80:	08043b0c 	.word	0x08043b0c
 802ae84:	20000004 	.word	0x20000004
 802ae88:	40020800 	.word	0x40020800
 802ae8c:	08043b20 	.word	0x08043b20
 802ae90:	40020400 	.word	0x40020400
 802ae94:	20008a08 	.word	0x20008a08
 802ae98:	2000884c 	.word	0x2000884c

0802ae9c <StartFingerTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartFingerTask */
void StartFingerTask(void *argument)
{
 802ae9c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802aea0:	b086      	sub	sp, #24
 802aea2:	af00      	add	r7, sp, #0
 802aea4:	6078      	str	r0, [r7, #4]
    uint32_t notif;
    uint8_t driver, p;
    int8_t id;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802aea6:	4b57      	ldr	r3, [pc, #348]	; (802b004 <StartFingerTask+0x168>)
 802aea8:	6818      	ldr	r0, [r3, #0]
 802aeaa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802aeae:	2202      	movs	r2, #2
 802aeb0:	2101      	movs	r1, #1
 802aeb2:	f00c fe61 	bl	8037b78 <osEventFlagsWait>

    // Initialisation
    Finger_Init();
 802aeb6:	f7fb ff55 	bl	8026d64 <Finger_Init>

    /* Infinite loop */
    for (;;) {
        // check if user put finger
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802aeba:	2264      	movs	r2, #100	; 0x64
 802aebc:	2100      	movs	r1, #0
 802aebe:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802aec2:	f00c fcad 	bl	8037820 <osThreadFlagsWait>
 802aec6:	6138      	str	r0, [r7, #16]
        // proceed event
        if (_RTOS_ValidThreadFlag(notif)) {
 802aec8:	6938      	ldr	r0, [r7, #16]
 802aeca:	f014 fd2b 	bl	803f924 <_RTOS_ValidThreadFlag>
 802aece:	4603      	mov	r3, r0
 802aed0:	2b00      	cmp	r3, #0
 802aed2:	d0f2      	beq.n	802aeba <StartFingerTask+0x1e>
            // Scan existing finger
            if (notif & EVT_FINGER_PLACED) {
 802aed4:	693b      	ldr	r3, [r7, #16]
 802aed6:	469b      	mov	fp, r3
 802aed8:	f04f 0c00 	mov.w	ip, #0
 802aedc:	f04f 0101 	mov.w	r1, #1
 802aee0:	f04f 0200 	mov.w	r2, #0
 802aee4:	ea0b 0301 	and.w	r3, fp, r1
 802aee8:	ea0c 0402 	and.w	r4, ip, r2
 802aeec:	4323      	orrs	r3, r4
 802aeee:	d021      	beq.n	802af34 <StartFingerTask+0x98>
                id = Finger_AuthFast();
 802aef0:	f7fc f960 	bl	80271b4 <Finger_AuthFast>
 802aef4:	4603      	mov	r3, r0
 802aef6:	75bb      	strb	r3, [r7, #22]
                // Finger is registered
                if (id >= 0) {
 802aef8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 802aefc:	2b00      	cmp	r3, #0
 802aefe:	db19      	blt.n	802af34 <StartFingerTask+0x98>
                    // FIXME: use vehicle_state
                    VCU.d.state.knob = !VCU.d.state.knob;
 802af00:	4b41      	ldr	r3, [pc, #260]	; (802b008 <StartFingerTask+0x16c>)
 802af02:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802af06:	2b00      	cmp	r3, #0
 802af08:	bf0c      	ite	eq
 802af0a:	2301      	moveq	r3, #1
 802af0c:	2300      	movne	r3, #0
 802af0e:	b2db      	uxtb	r3, r3
 802af10:	461a      	mov	r2, r3
 802af12:	4b3d      	ldr	r3, [pc, #244]	; (802b008 <StartFingerTask+0x16c>)
 802af14:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

                    // Finger Heart-Beat
                    if (!VCU.d.state.knob) {
 802af18:	4b3b      	ldr	r3, [pc, #236]	; (802b008 <StartFingerTask+0x16c>)
 802af1a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802af1e:	2b00      	cmp	r3, #0
 802af20:	d101      	bne.n	802af26 <StartFingerTask+0x8a>
                        id = DRIVER_ID_NONE;
 802af22:	23ff      	movs	r3, #255	; 0xff
 802af24:	75bb      	strb	r3, [r7, #22]
                    }
                    VCU.d.driver_id = id;
 802af26:	7dba      	ldrb	r2, [r7, #22]
 802af28:	4b37      	ldr	r3, [pc, #220]	; (802b008 <StartFingerTask+0x16c>)
 802af2a:	711a      	strb	r2, [r3, #4]

                    // Handle bounce effect
                    _DelayMS(5000);
 802af2c:	f241 3088 	movw	r0, #5000	; 0x1388
 802af30:	f014 fc94 	bl	803f85c <_DelayMS>
                }
            }

            if (notif & (EVT_FINGER_ADD | EVT_FINGER_DEL | EVT_FINGER_RST)) {
 802af34:	693b      	ldr	r3, [r7, #16]
 802af36:	469b      	mov	fp, r3
 802af38:	f04f 0c00 	mov.w	ip, #0
 802af3c:	f04f 010e 	mov.w	r1, #14
 802af40:	f04f 0200 	mov.w	r2, #0
 802af44:	ea0b 0301 	and.w	r3, fp, r1
 802af48:	ea0c 0402 	and.w	r4, ip, r2
 802af4c:	4323      	orrs	r3, r4
 802af4e:	d053      	beq.n	802aff8 <StartFingerTask+0x15c>
                // get driver value
                status = osMessageQueueGet(DriverQueueHandle, &driver, NULL, 0U);
 802af50:	4b2e      	ldr	r3, [pc, #184]	; (802b00c <StartFingerTask+0x170>)
 802af52:	6818      	ldr	r0, [r3, #0]
 802af54:	f107 010b 	add.w	r1, r7, #11
 802af58:	2300      	movs	r3, #0
 802af5a:	2200      	movs	r2, #0
 802af5c:	f00d f8c4 	bl	80380e8 <osMessageQueueGet>
 802af60:	60f8      	str	r0, [r7, #12]

                if (status == osOK) {
 802af62:	68fb      	ldr	r3, [r7, #12]
 802af64:	2b00      	cmp	r3, #0
 802af66:	d147      	bne.n	802aff8 <StartFingerTask+0x15c>
                    if (notif & EVT_FINGER_ADD) {
 802af68:	693b      	ldr	r3, [r7, #16]
 802af6a:	469b      	mov	fp, r3
 802af6c:	f04f 0c00 	mov.w	ip, #0
 802af70:	f04f 0102 	mov.w	r1, #2
 802af74:	f04f 0200 	mov.w	r2, #0
 802af78:	ea0b 0301 	and.w	r3, fp, r1
 802af7c:	ea0c 0402 	and.w	r4, ip, r2
 802af80:	4323      	orrs	r3, r4
 802af82:	d006      	beq.n	802af92 <StartFingerTask+0xf6>
                        // Add new finger
                        p = Finger_Enroll(driver);
 802af84:	7afb      	ldrb	r3, [r7, #11]
 802af86:	4618      	mov	r0, r3
 802af88:	f7fb ff1c 	bl	8026dc4 <Finger_Enroll>
 802af8c:	4603      	mov	r3, r0
 802af8e:	75fb      	strb	r3, [r7, #23]
 802af90:	e026      	b.n	802afe0 <StartFingerTask+0x144>
                    } else if (notif & EVT_FINGER_DEL) {
 802af92:	693b      	ldr	r3, [r7, #16]
 802af94:	469b      	mov	fp, r3
 802af96:	f04f 0c00 	mov.w	ip, #0
 802af9a:	f04f 0104 	mov.w	r1, #4
 802af9e:	f04f 0200 	mov.w	r2, #0
 802afa2:	ea0b 0301 	and.w	r3, fp, r1
 802afa6:	ea0c 0402 	and.w	r4, ip, r2
 802afaa:	4323      	orrs	r3, r4
 802afac:	d006      	beq.n	802afbc <StartFingerTask+0x120>
                        // Delete existing finger
                        p = Finger_DeleteID(driver);
 802afae:	7afb      	ldrb	r3, [r7, #11]
 802afb0:	4618      	mov	r0, r3
 802afb2:	f7fc f89b 	bl	80270ec <Finger_DeleteID>
 802afb6:	4603      	mov	r3, r0
 802afb8:	75fb      	strb	r3, [r7, #23]
 802afba:	e011      	b.n	802afe0 <StartFingerTask+0x144>
                    } else if (notif & EVT_FINGER_RST) {
 802afbc:	693b      	ldr	r3, [r7, #16]
 802afbe:	469b      	mov	fp, r3
 802afc0:	f04f 0c00 	mov.w	ip, #0
 802afc4:	f04f 0108 	mov.w	r1, #8
 802afc8:	f04f 0200 	mov.w	r2, #0
 802afcc:	ea0b 0301 	and.w	r3, fp, r1
 802afd0:	ea0c 0402 	and.w	r4, ip, r2
 802afd4:	4323      	orrs	r3, r4
 802afd6:	d003      	beq.n	802afe0 <StartFingerTask+0x144>
                        // Reset all finger database
                        p = Finger_EmptyDatabase();
 802afd8:	f7fc f8d6 	bl	8027188 <Finger_EmptyDatabase>
 802afdc:	4603      	mov	r3, r0
 802afde:	75fb      	strb	r3, [r7, #23]
                    }

                    // handle response
                    osThreadFlagsSet(CommandTaskHandle, p ? EVT_COMMAND_OK : EVT_COMMAND_ERROR);
 802afe0:	4b0b      	ldr	r3, [pc, #44]	; (802b010 <StartFingerTask+0x174>)
 802afe2:	681a      	ldr	r2, [r3, #0]
 802afe4:	7dfb      	ldrb	r3, [r7, #23]
 802afe6:	2b00      	cmp	r3, #0
 802afe8:	d001      	beq.n	802afee <StartFingerTask+0x152>
 802afea:	2302      	movs	r3, #2
 802afec:	e000      	b.n	802aff0 <StartFingerTask+0x154>
 802afee:	2301      	movs	r3, #1
 802aff0:	4619      	mov	r1, r3
 802aff2:	4610      	mov	r0, r2
 802aff4:	f00c fb62 	bl	80376bc <osThreadFlagsSet>
                }
            }

            // reset pending flag
            osThreadFlagsClear(EVT_MASK);
 802aff8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802affc:	f00c fbc0 	bl	8037780 <osThreadFlagsClear>
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802b000:	e75b      	b.n	802aeba <StartFingerTask+0x1e>
 802b002:	bf00      	nop
 802b004:	20008644 	.word	0x20008644
 802b008:	20000228 	.word	0x20000228
 802b00c:	20008760 	.word	0x20008760
 802b010:	2000884c 	.word	0x2000884c

0802b014 <StartAudioTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartAudioTask */
void StartAudioTask(void *argument)
{
 802b014:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802b018:	b084      	sub	sp, #16
 802b01a:	af00      	add	r7, sp, #0
 802b01c:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartAudioTask */
    uint32_t notif;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802b01e:	4b3e      	ldr	r3, [pc, #248]	; (802b118 <StartAudioTask+0x104>)
 802b020:	6818      	ldr	r0, [r3, #0]
 802b022:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802b026:	2202      	movs	r2, #2
 802b028:	2101      	movs	r1, #1
 802b02a:	f00c fda5 	bl	8037b78 <osEventFlagsWait>

    /* Initialize Wave player (Codec, DMA, I2C) */
    AUDIO_Init();
 802b02e:	f7fb fc2d 	bl	802688c <AUDIO_Init>
    // Play wave loop forever, hand-over to DMA, so CPU is free
    AUDIO_Play();
 802b032:	f7fb fc63 	bl	80268fc <AUDIO_Play>

    /* Infinite loop */
    for (;;) {
        // wait with timeout
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802b036:	2264      	movs	r2, #100	; 0x64
 802b038:	2100      	movs	r1, #0
 802b03a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802b03e:	f00c fbef 	bl	8037820 <osThreadFlagsWait>
 802b042:	60f8      	str	r0, [r7, #12]
        if (_RTOS_ValidThreadFlag(notif)) {
 802b044:	68f8      	ldr	r0, [r7, #12]
 802b046:	f014 fc6d 	bl	803f924 <_RTOS_ValidThreadFlag>
 802b04a:	4603      	mov	r3, r0
 802b04c:	2b00      	cmp	r3, #0
 802b04e:	d05c      	beq.n	802b10a <StartAudioTask+0xf6>
            // Beep command
            if (notif & EVT_AUDIO_BEEP) {
 802b050:	68fb      	ldr	r3, [r7, #12]
 802b052:	469b      	mov	fp, r3
 802b054:	f04f 0c00 	mov.w	ip, #0
 802b058:	f04f 0101 	mov.w	r1, #1
 802b05c:	f04f 0200 	mov.w	r2, #0
 802b060:	ea0b 0301 	and.w	r3, fp, r1
 802b064:	ea0c 0402 	and.w	r4, ip, r2
 802b068:	4323      	orrs	r3, r4
 802b06a:	d00a      	beq.n	802b082 <StartAudioTask+0x6e>
                // Beep
                AUDIO_BeepPlay(BEEP_FREQ_2000_HZ, 250);
 802b06c:	21fa      	movs	r1, #250	; 0xfa
 802b06e:	200e      	movs	r0, #14
 802b070:	f7fb fc6a 	bl	8026948 <AUDIO_BeepPlay>
                _DelayMS(250);
 802b074:	20fa      	movs	r0, #250	; 0xfa
 802b076:	f014 fbf1 	bl	803f85c <_DelayMS>
                AUDIO_BeepPlay(BEEP_FREQ_2000_HZ, 250);
 802b07a:	21fa      	movs	r1, #250	; 0xfa
 802b07c:	200e      	movs	r0, #14
 802b07e:	f7fb fc63 	bl	8026948 <AUDIO_BeepPlay>
            }
            // Long-Beep Command
            if (notif & EVT_AUDIO_BEEP_START) {
 802b082:	68fb      	ldr	r3, [r7, #12]
 802b084:	469b      	mov	fp, r3
 802b086:	f04f 0c00 	mov.w	ip, #0
 802b08a:	f04f 0102 	mov.w	r1, #2
 802b08e:	f04f 0200 	mov.w	r2, #0
 802b092:	ea0b 0301 	and.w	r3, fp, r1
 802b096:	ea0c 0402 	and.w	r4, ip, r2
 802b09a:	4323      	orrs	r3, r4
 802b09c:	d003      	beq.n	802b0a6 <StartAudioTask+0x92>
                AUDIO_BeepPlay(BEEP_FREQ_2000_HZ, 0);
 802b09e:	2100      	movs	r1, #0
 802b0a0:	200e      	movs	r0, #14
 802b0a2:	f7fb fc51 	bl	8026948 <AUDIO_BeepPlay>
            }
            if (notif & EVT_AUDIO_BEEP_STOP) {
 802b0a6:	68fb      	ldr	r3, [r7, #12]
 802b0a8:	469b      	mov	fp, r3
 802b0aa:	f04f 0c00 	mov.w	ip, #0
 802b0ae:	f04f 0104 	mov.w	r1, #4
 802b0b2:	f04f 0200 	mov.w	r2, #0
 802b0b6:	ea0b 0301 	and.w	r3, fp, r1
 802b0ba:	ea0c 0402 	and.w	r4, ip, r2
 802b0be:	4323      	orrs	r3, r4
 802b0c0:	d001      	beq.n	802b0c6 <StartAudioTask+0xb2>
                AUDIO_BeepStop();
 802b0c2:	f7fb fc68 	bl	8026996 <AUDIO_BeepStop>
            }
            // Mute command
            if (notif & EVT_AUDIO_MUTE_ON) {
 802b0c6:	68fb      	ldr	r3, [r7, #12]
 802b0c8:	469b      	mov	fp, r3
 802b0ca:	f04f 0c00 	mov.w	ip, #0
 802b0ce:	f04f 0108 	mov.w	r1, #8
 802b0d2:	f04f 0200 	mov.w	r2, #0
 802b0d6:	ea0b 0301 	and.w	r3, fp, r1
 802b0da:	ea0c 0402 	and.w	r4, ip, r2
 802b0de:	4323      	orrs	r3, r4
 802b0e0:	d002      	beq.n	802b0e8 <StartAudioTask+0xd4>
                AUDIO_OUT_SetMute(AUDIO_MUTE_ON);
 802b0e2:	2001      	movs	r0, #1
 802b0e4:	f7fb fc8c 	bl	8026a00 <AUDIO_OUT_SetMute>
            }
            if (notif & EVT_AUDIO_MUTE_OFF) {
 802b0e8:	68fb      	ldr	r3, [r7, #12]
 802b0ea:	469b      	mov	fp, r3
 802b0ec:	f04f 0c00 	mov.w	ip, #0
 802b0f0:	f04f 0110 	mov.w	r1, #16
 802b0f4:	f04f 0200 	mov.w	r2, #0
 802b0f8:	ea0b 0301 	and.w	r3, fp, r1
 802b0fc:	ea0c 0402 	and.w	r4, ip, r2
 802b100:	4323      	orrs	r3, r4
 802b102:	d002      	beq.n	802b10a <StartAudioTask+0xf6>
                AUDIO_OUT_SetMute(AUDIO_MUTE_OFF);
 802b104:	2000      	movs	r0, #0
 802b106:	f7fb fc7b 	bl	8026a00 <AUDIO_OUT_SetMute>
            }
        }

        // update volume
        AUDIO_OUT_SetVolume(VCU.d.volume);
 802b10a:	4b04      	ldr	r3, [pc, #16]	; (802b11c <StartAudioTask+0x108>)
 802b10c:	7a1b      	ldrb	r3, [r3, #8]
 802b10e:	4618      	mov	r0, r3
 802b110:	f7fb fc62 	bl	80269d8 <AUDIO_OUT_SetVolume>
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802b114:	e78f      	b.n	802b036 <StartAudioTask+0x22>
 802b116:	bf00      	nop
 802b118:	20008644 	.word	0x20008644
 802b11c:	20000228 	.word	0x20000228

0802b120 <StartSwitchTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartSwitchTask */
void StartSwitchTask(void *argument)
{
 802b120:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802b124:	b084      	sub	sp, #16
 802b126:	af00      	add	r7, sp, #0
 802b128:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartSwitchTask */
    uint32_t notif;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802b12a:	4b37      	ldr	r3, [pc, #220]	; (802b208 <StartSwitchTask+0xe8>)
 802b12c:	6818      	ldr	r0, [r3, #0]
 802b12e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802b132:	2202      	movs	r2, #2
 802b134:	2101      	movs	r1, #1
 802b136:	f00c fd1f 	bl	8037b78 <osEventFlagsWait>

    // Initialise
    HBAR_ReadStates();
 802b13a:	f7fc fba1 	bl	8027880 <HBAR_ReadStates>
    // Check GPIOs state
    VCU.CheckMainPower();
 802b13e:	4b33      	ldr	r3, [pc, #204]	; (802b20c <StartSwitchTask+0xec>)
 802b140:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802b142:	4798      	blx	r3
    VCU.d.state.knob = HAL_GPIO_ReadPin(EXT_KNOB_IRQ_GPIO_Port, EXT_KNOB_IRQ_Pin);
 802b144:	f44f 7180 	mov.w	r1, #256	; 0x100
 802b148:	4831      	ldr	r0, [pc, #196]	; (802b210 <StartSwitchTask+0xf0>)
 802b14a:	f004 ff8f 	bl	803006c <HAL_GPIO_ReadPin>
 802b14e:	4603      	mov	r3, r0
 802b150:	461a      	mov	r2, r3
 802b152:	4b2e      	ldr	r3, [pc, #184]	; (802b20c <StartSwitchTask+0xec>)
 802b154:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Infinite loop */
    for (;;) {
        // wait forever
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny | osFlagsNoClear, 500);
 802b158:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 802b15c:	2102      	movs	r1, #2
 802b15e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802b162:	f00c fb5d 	bl	8037820 <osThreadFlagsWait>
 802b166:	60f8      	str	r0, [r7, #12]
        if (_RTOS_ValidThreadFlag(notif)) {
 802b168:	68f8      	ldr	r0, [r7, #12]
 802b16a:	f014 fbdb 	bl	803f924 <_RTOS_ValidThreadFlag>
 802b16e:	4603      	mov	r3, r0
 802b170:	2b00      	cmp	r3, #0
 802b172:	d045      	beq.n	802b200 <StartSwitchTask+0xe0>
            // handle bounce effect
            _DelayMS(50);
 802b174:	2032      	movs	r0, #50	; 0x32
 802b176:	f014 fb71 	bl	803f85c <_DelayMS>
            osThreadFlagsClear(EVT_MASK);
 802b17a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802b17e:	f00c faff 	bl	8037780 <osThreadFlagsClear>

            // Handle switch EXTI interrupt
            if (notif & EVT_SWITCH_TRIGGERED) {
 802b182:	68fb      	ldr	r3, [r7, #12]
 802b184:	469b      	mov	fp, r3
 802b186:	f04f 0c00 	mov.w	ip, #0
 802b18a:	f04f 0101 	mov.w	r1, #1
 802b18e:	f04f 0200 	mov.w	r2, #0
 802b192:	ea0b 0301 	and.w	r3, fp, r1
 802b196:	ea0c 0402 	and.w	r4, ip, r2
 802b19a:	4323      	orrs	r3, r4
 802b19c:	d018      	beq.n	802b1d0 <StartSwitchTask+0xb0>
                // Read all (to handle multiple switch change at the same time)
                HBAR_ReadStates();
 802b19e:	f7fc fb6f 	bl	8027880 <HBAR_ReadStates>

                // handle select & set: timer
                HBAR_TimerSelectSet();
 802b1a2:	f7fc fbd3 	bl	802794c <HBAR_TimerSelectSet>

                // Only handle Select & Set when in non-reverse
                if (!SW.list[SW_K_REVERSE].state) {
 802b1a6:	4b1b      	ldr	r3, [pc, #108]	; (802b214 <StartSwitchTask+0xf4>)
 802b1a8:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 802b1ac:	2b00      	cmp	r3, #0
 802b1ae:	d10f      	bne.n	802b1d0 <StartSwitchTask+0xb0>
                    // restore previous Mode
                    HBAR_RestoreMode();
 802b1b0:	f7fc fb92 	bl	80278d8 <HBAR_RestoreMode>

                    // handle Select & Set
                    if (SW.list[SW_K_SELECT].state) {
 802b1b4:	4b17      	ldr	r3, [pc, #92]	; (802b214 <StartSwitchTask+0xf4>)
 802b1b6:	7f1b      	ldrb	r3, [r3, #28]
 802b1b8:	2b00      	cmp	r3, #0
 802b1ba:	d002      	beq.n	802b1c2 <StartSwitchTask+0xa2>
                        // handle select key
                        HBAR_RunSelect();
 802b1bc:	f7fc fc46 	bl	8027a4c <HBAR_RunSelect>
 802b1c0:	e006      	b.n	802b1d0 <StartSwitchTask+0xb0>
                    } else if (SW.list[SW_K_SET].state) {
 802b1c2:	4b14      	ldr	r3, [pc, #80]	; (802b214 <StartSwitchTask+0xf4>)
 802b1c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802b1c8:	2b00      	cmp	r3, #0
 802b1ca:	d001      	beq.n	802b1d0 <StartSwitchTask+0xb0>
                        // handle set key
                        HBAR_RunSet();
 802b1cc:	f7fc fc62 	bl	8027a94 <HBAR_RunSet>
            if (notif & EVT_SWITCH_STARTER_IRQ) {
                // check KNOB, KickStand, Keyless, Fingerprint

            }
            // KNOB IRQ
            if (notif & EVT_SWITCH_KNOB_IRQ) {
 802b1d0:	68fb      	ldr	r3, [r7, #12]
 802b1d2:	469b      	mov	fp, r3
 802b1d4:	f04f 0c00 	mov.w	ip, #0
 802b1d8:	f04f 0104 	mov.w	r1, #4
 802b1dc:	f04f 0200 	mov.w	r2, #0
 802b1e0:	ea0b 0301 	and.w	r3, fp, r1
 802b1e4:	ea0c 0402 	and.w	r4, ip, r2
 802b1e8:	4323      	orrs	r3, r4
 802b1ea:	d009      	beq.n	802b200 <StartSwitchTask+0xe0>
                // get current state
                VCU.d.state.knob = HAL_GPIO_ReadPin(EXT_KNOB_IRQ_GPIO_Port, EXT_KNOB_IRQ_Pin);
 802b1ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 802b1f0:	4807      	ldr	r0, [pc, #28]	; (802b210 <StartSwitchTask+0xf0>)
 802b1f2:	f004 ff3b 	bl	803006c <HAL_GPIO_ReadPin>
 802b1f6:	4603      	mov	r3, r0
 802b1f8:	461a      	mov	r2, r3
 802b1fa:	4b04      	ldr	r3, [pc, #16]	; (802b20c <StartSwitchTask+0xec>)
 802b1fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
            }
        }

        // Check REG_5V power state
        VCU.CheckMainPower();
 802b200:	4b02      	ldr	r3, [pc, #8]	; (802b20c <StartSwitchTask+0xec>)
 802b202:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802b204:	4798      	blx	r3
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny | osFlagsNoClear, 500);
 802b206:	e7a7      	b.n	802b158 <StartSwitchTask+0x38>
 802b208:	20008644 	.word	0x20008644
 802b20c:	20000228 	.word	0x20000228
 802b210:	40021000 	.word	0x40021000
 802b214:	20000004 	.word	0x20000004

0802b218 <StartCanRxTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCanRxTask */
void StartCanRxTask(void *argument)
{
 802b218:	b580      	push	{r7, lr}
 802b21a:	b084      	sub	sp, #16
 802b21c:	af00      	add	r7, sp, #0
 802b21e:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartCanRxTask */
    uint32_t notif;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802b220:	4b20      	ldr	r3, [pc, #128]	; (802b2a4 <StartCanRxTask+0x8c>)
 802b222:	6818      	ldr	r0, [r3, #0]
 802b224:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802b228:	2202      	movs	r2, #2
 802b22a:	2101      	movs	r1, #1
 802b22c:	f00c fca4 	bl	8037b78 <osEventFlagsWait>

    /* Infinite loop */
    for (;;) {
        // wait forever
        notif = osThreadFlagsWait(EVT_CAN_RX_IT, osFlagsWaitAny, osWaitForever);
 802b230:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 802b234:	2100      	movs	r1, #0
 802b236:	2001      	movs	r0, #1
 802b238:	f00c faf2 	bl	8037820 <osThreadFlagsWait>
 802b23c:	60f8      	str	r0, [r7, #12]
        if (_RTOS_ValidThreadFlag(notif)) {
 802b23e:	68f8      	ldr	r0, [r7, #12]
 802b240:	f014 fb70 	bl	803f924 <_RTOS_ValidThreadFlag>
 802b244:	4603      	mov	r3, r0
 802b246:	2b00      	cmp	r3, #0
 802b248:	d029      	beq.n	802b29e <StartCanRxTask+0x86>
            //			CANBUS_RxDebugger();

            // handle STD message
            switch (CANBUS_ReadID()) {
 802b24a:	f012 ff2b 	bl	803e0a4 <CANBUS_ReadID>
 802b24e:	4603      	mov	r3, r0
 802b250:	f5b3 6ff8 	cmp.w	r3, #1984	; 0x7c0
 802b254:	d013      	beq.n	802b27e <StartCanRxTask+0x66>
 802b256:	f5b3 6ff8 	cmp.w	r3, #1984	; 0x7c0
 802b25a:	d804      	bhi.n	802b266 <StartCanRxTask+0x4e>
 802b25c:	2bb0      	cmp	r3, #176	; 0xb0
 802b25e:	d016      	beq.n	802b28e <StartCanRxTask+0x76>
 802b260:	2bb1      	cmp	r3, #177	; 0xb1
 802b262:	d018      	beq.n	802b296 <StartCanRxTask+0x7e>
                case CAND_BMS_PARAM_2 :
                    BMS.can.r.Param2();
                    break;
                default:

                    break;
 802b264:	e01c      	b.n	802b2a0 <StartCanRxTask+0x88>
            switch (CANBUS_ReadID()) {
 802b266:	f240 72c1 	movw	r2, #1985	; 0x7c1
 802b26a:	4293      	cmp	r3, r2
 802b26c:	d00b      	beq.n	802b286 <StartCanRxTask+0x6e>
 802b26e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 802b272:	d000      	beq.n	802b276 <StartCanRxTask+0x5e>
                    break;
 802b274:	e014      	b.n	802b2a0 <StartCanRxTask+0x88>
                    HMI2.can.r.State();
 802b276:	4b0c      	ldr	r3, [pc, #48]	; (802b2a8 <StartCanRxTask+0x90>)
 802b278:	689b      	ldr	r3, [r3, #8]
 802b27a:	4798      	blx	r3
                    break;
 802b27c:	e010      	b.n	802b2a0 <StartCanRxTask+0x88>
                    HMI1.can.r.LeftState();
 802b27e:	4b0b      	ldr	r3, [pc, #44]	; (802b2ac <StartCanRxTask+0x94>)
 802b280:	699b      	ldr	r3, [r3, #24]
 802b282:	4798      	blx	r3
                    break;
 802b284:	e00c      	b.n	802b2a0 <StartCanRxTask+0x88>
                    HMI1.can.r.RightState();
 802b286:	4b09      	ldr	r3, [pc, #36]	; (802b2ac <StartCanRxTask+0x94>)
 802b288:	69db      	ldr	r3, [r3, #28]
 802b28a:	4798      	blx	r3
                    break;
 802b28c:	e008      	b.n	802b2a0 <StartCanRxTask+0x88>
                    BMS.can.r.Param1();
 802b28e:	4b08      	ldr	r3, [pc, #32]	; (802b2b0 <StartCanRxTask+0x98>)
 802b290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802b292:	4798      	blx	r3
                    break;
 802b294:	e004      	b.n	802b2a0 <StartCanRxTask+0x88>
                    BMS.can.r.Param2();
 802b296:	4b06      	ldr	r3, [pc, #24]	; (802b2b0 <StartCanRxTask+0x98>)
 802b298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b29a:	4798      	blx	r3
                    break;
 802b29c:	e000      	b.n	802b2a0 <StartCanRxTask+0x88>
            }
        }
 802b29e:	bf00      	nop
        notif = osThreadFlagsWait(EVT_CAN_RX_IT, osFlagsWaitAny, osWaitForever);
 802b2a0:	e7c6      	b.n	802b230 <StartCanRxTask+0x18>
 802b2a2:	bf00      	nop
 802b2a4:	20008644 	.word	0x20008644
 802b2a8:	20000210 	.word	0x20000210
 802b2ac:	200001e4 	.word	0x200001e4
 802b2b0:	20000178 	.word	0x20000178

0802b2b4 <StartCanTxTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCanTxTask */
void StartCanTxTask(void *argument)
{
 802b2b4:	b580      	push	{r7, lr}
 802b2b6:	b086      	sub	sp, #24
 802b2b8:	af00      	add	r7, sp, #0
 802b2ba:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartCanTxTask */
    TickType_t lastWake, last500ms, last1000ms;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802b2bc:	4b2b      	ldr	r3, [pc, #172]	; (802b36c <StartCanTxTask+0xb8>)
 802b2be:	6818      	ldr	r0, [r3, #0]
 802b2c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802b2c4:	2202      	movs	r2, #2
 802b2c6:	2101      	movs	r1, #1
 802b2c8:	f00c fc56 	bl	8037b78 <osEventFlagsWait>

    /* Infinite loop */
    last500ms = _GetTickMS();
 802b2cc:	f014 fad1 	bl	803f872 <_GetTickMS>
 802b2d0:	6178      	str	r0, [r7, #20]
    last1000ms = _GetTickMS();
 802b2d2:	f014 face 	bl	803f872 <_GetTickMS>
 802b2d6:	6138      	str	r0, [r7, #16]
    for (;;) {
        lastWake = _GetTickMS();
 802b2d8:	f014 facb 	bl	803f872 <_GetTickMS>
 802b2dc:	60f8      	str	r0, [r7, #12]

        // Send CAN data
        // send every 20m
        VCU.can.t.SwitchModeControl(&SW);
 802b2de:	4b24      	ldr	r3, [pc, #144]	; (802b370 <StartCanTxTask+0xbc>)
 802b2e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802b2e2:	4824      	ldr	r0, [pc, #144]	; (802b374 <StartCanTxTask+0xc0>)
 802b2e4:	4798      	blx	r3

        // send every 500ms
        if (lastWake - last500ms > 500) {
 802b2e6:	68fa      	ldr	r2, [r7, #12]
 802b2e8:	697b      	ldr	r3, [r7, #20]
 802b2ea:	1ad3      	subs	r3, r2, r3
 802b2ec:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 802b2f0:	d906      	bls.n	802b300 <StartCanTxTask+0x4c>
            last500ms = _GetTickMS();
 802b2f2:	f014 fabe 	bl	803f872 <_GetTickMS>
 802b2f6:	6178      	str	r0, [r7, #20]

            VCU.can.t.MixedData(&(SW.runner));
 802b2f8:	4b1d      	ldr	r3, [pc, #116]	; (802b370 <StartCanTxTask+0xbc>)
 802b2fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802b2fc:	481e      	ldr	r0, [pc, #120]	; (802b378 <StartCanTxTask+0xc4>)
 802b2fe:	4798      	blx	r3
        }
        // send every 1000ms
        if (lastWake - last1000ms > 1000) {
 802b300:	68fa      	ldr	r2, [r7, #12]
 802b302:	693b      	ldr	r3, [r7, #16]
 802b304:	1ad3      	subs	r3, r2, r3
 802b306:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802b30a:	d90a      	bls.n	802b322 <StartCanTxTask+0x6e>
            last1000ms = _GetTickMS();
 802b30c:	f014 fab1 	bl	803f872 <_GetTickMS>
 802b310:	6138      	str	r0, [r7, #16]

            VCU.can.t.Datetime(&(VCU.d.rtc.timestamp));
 802b312:	4b17      	ldr	r3, [pc, #92]	; (802b370 <StartCanTxTask+0xbc>)
 802b314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802b316:	4819      	ldr	r0, [pc, #100]	; (802b37c <StartCanTxTask+0xc8>)
 802b318:	4798      	blx	r3
            VCU.can.t.SubTripData(&(SW.runner.mode.sub.trip[0]));
 802b31a:	4b15      	ldr	r3, [pc, #84]	; (802b370 <StartCanTxTask+0xbc>)
 802b31c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b31e:	4818      	ldr	r0, [pc, #96]	; (802b380 <StartCanTxTask+0xcc>)
 802b320:	4798      	blx	r3
        }

        // Handle Knob Changes
        BMS.PowerOverCan(VCU.d.state.knob);
 802b322:	4b18      	ldr	r3, [pc, #96]	; (802b384 <StartCanTxTask+0xd0>)
 802b324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802b326:	4a12      	ldr	r2, [pc, #72]	; (802b370 <StartCanTxTask+0xbc>)
 802b328:	f892 203a 	ldrb.w	r2, [r2, #58]	; 0x3a
 802b32c:	4610      	mov	r0, r2
 802b32e:	4798      	blx	r3
        HMI1.Power(VCU.d.state.knob);
 802b330:	4b15      	ldr	r3, [pc, #84]	; (802b388 <StartCanTxTask+0xd4>)
 802b332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802b334:	4a0e      	ldr	r2, [pc, #56]	; (802b370 <StartCanTxTask+0xbc>)
 802b336:	f892 203a 	ldrb.w	r2, [r2, #58]	; 0x3a
 802b33a:	4610      	mov	r0, r2
 802b33c:	4798      	blx	r3
        HMI2.PowerOverCan(VCU.d.state.knob);
 802b33e:	4b13      	ldr	r3, [pc, #76]	; (802b38c <StartCanTxTask+0xd8>)
 802b340:	695b      	ldr	r3, [r3, #20]
 802b342:	4a0b      	ldr	r2, [pc, #44]	; (802b370 <StartCanTxTask+0xbc>)
 802b344:	f892 203a 	ldrb.w	r2, [r2, #58]	; 0x3a
 802b348:	4610      	mov	r0, r2
 802b34a:	4798      	blx	r3

        // Refresh state
        BMS.RefreshIndex();
 802b34c:	4b0d      	ldr	r3, [pc, #52]	; (802b384 <StartCanTxTask+0xd0>)
 802b34e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b350:	4798      	blx	r3
        HMI1.RefreshIndex();
 802b352:	4b0d      	ldr	r3, [pc, #52]	; (802b388 <StartCanTxTask+0xd4>)
 802b354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802b356:	4798      	blx	r3
        HMI2.Refresh();
 802b358:	4b0c      	ldr	r3, [pc, #48]	; (802b38c <StartCanTxTask+0xd8>)
 802b35a:	691b      	ldr	r3, [r3, #16]
 802b35c:	4798      	blx	r3

        // Periodic interval
        osDelayUntil(lastWake + 20);
 802b35e:	68fb      	ldr	r3, [r7, #12]
 802b360:	3314      	adds	r3, #20
 802b362:	4618      	mov	r0, r3
 802b364:	f00c fb1e 	bl	80379a4 <osDelayUntil>
        lastWake = _GetTickMS();
 802b368:	e7b6      	b.n	802b2d8 <StartCanTxTask+0x24>
 802b36a:	bf00      	nop
 802b36c:	20008644 	.word	0x20008644
 802b370:	20000228 	.word	0x20000228
 802b374:	20000004 	.word	0x20000004
 802b378:	200000f4 	.word	0x200000f4
 802b37c:	20000238 	.word	0x20000238
 802b380:	20000104 	.word	0x20000104
 802b384:	20000178 	.word	0x20000178
 802b388:	200001e4 	.word	0x200001e4
 802b38c:	20000210 	.word	0x20000210

0802b390 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 802b390:	b580      	push	{r7, lr}
 802b392:	b082      	sub	sp, #8
 802b394:	af00      	add	r7, sp, #0
 802b396:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN Callback 0 */

    /* USER CODE END Callback 0 */
    if (htim->Instance == TIM1) {
 802b398:	687b      	ldr	r3, [r7, #4]
 802b39a:	681b      	ldr	r3, [r3, #0]
 802b39c:	4a04      	ldr	r2, [pc, #16]	; (802b3b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 802b39e:	4293      	cmp	r3, r2
 802b3a0:	d101      	bne.n	802b3a6 <HAL_TIM_PeriodElapsedCallback+0x16>
        HAL_IncTick();
 802b3a2:	f000 ff75 	bl	802c290 <HAL_IncTick>
    }
    /* USER CODE BEGIN Callback 1 */

    /* USER CODE END Callback 1 */
}
 802b3a6:	bf00      	nop
 802b3a8:	3708      	adds	r7, #8
 802b3aa:	46bd      	mov	sp, r7
 802b3ac:	bd80      	pop	{r7, pc}
 802b3ae:	bf00      	nop
 802b3b0:	40010000 	.word	0x40010000

0802b3b4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 802b3b4:	b580      	push	{r7, lr}
 802b3b6:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    _Error("Error Handler fired.");
 802b3b8:	4802      	ldr	r0, [pc, #8]	; (802b3c4 <Error_Handler+0x10>)
 802b3ba:	f014 fa7f 	bl	803f8bc <_Error>
    /* USER CODE END Error_Handler_Debug */
}
 802b3be:	bf00      	nop
 802b3c0:	bd80      	pop	{r7, pc}
 802b3c2:	bf00      	nop
 802b3c4:	08043b34 	.word	0x08043b34

0802b3c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 802b3c8:	b580      	push	{r7, lr}
 802b3ca:	b082      	sub	sp, #8
 802b3cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802b3ce:	2300      	movs	r3, #0
 802b3d0:	607b      	str	r3, [r7, #4]
 802b3d2:	4b12      	ldr	r3, [pc, #72]	; (802b41c <HAL_MspInit+0x54>)
 802b3d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b3d6:	4a11      	ldr	r2, [pc, #68]	; (802b41c <HAL_MspInit+0x54>)
 802b3d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802b3dc:	6453      	str	r3, [r2, #68]	; 0x44
 802b3de:	4b0f      	ldr	r3, [pc, #60]	; (802b41c <HAL_MspInit+0x54>)
 802b3e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b3e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802b3e6:	607b      	str	r3, [r7, #4]
 802b3e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 802b3ea:	2300      	movs	r3, #0
 802b3ec:	603b      	str	r3, [r7, #0]
 802b3ee:	4b0b      	ldr	r3, [pc, #44]	; (802b41c <HAL_MspInit+0x54>)
 802b3f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b3f2:	4a0a      	ldr	r2, [pc, #40]	; (802b41c <HAL_MspInit+0x54>)
 802b3f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802b3f8:	6413      	str	r3, [r2, #64]	; 0x40
 802b3fa:	4b08      	ldr	r3, [pc, #32]	; (802b41c <HAL_MspInit+0x54>)
 802b3fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b3fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802b402:	603b      	str	r3, [r7, #0]
 802b404:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 802b406:	2200      	movs	r2, #0
 802b408:	210f      	movs	r1, #15
 802b40a:	f06f 0001 	mvn.w	r0, #1
 802b40e:	f002 fae0 	bl	802d9d2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 802b412:	bf00      	nop
 802b414:	3708      	adds	r7, #8
 802b416:	46bd      	mov	sp, r7
 802b418:	bd80      	pop	{r7, pc}
 802b41a:	bf00      	nop
 802b41c:	40023800 	.word	0x40023800

0802b420 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 802b420:	b580      	push	{r7, lr}
 802b422:	b08a      	sub	sp, #40	; 0x28
 802b424:	af00      	add	r7, sp, #0
 802b426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b428:	f107 0314 	add.w	r3, r7, #20
 802b42c:	2200      	movs	r2, #0
 802b42e:	601a      	str	r2, [r3, #0]
 802b430:	605a      	str	r2, [r3, #4]
 802b432:	609a      	str	r2, [r3, #8]
 802b434:	60da      	str	r2, [r3, #12]
 802b436:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 802b438:	687b      	ldr	r3, [r7, #4]
 802b43a:	681b      	ldr	r3, [r3, #0]
 802b43c:	4a2f      	ldr	r2, [pc, #188]	; (802b4fc <HAL_ADC_MspInit+0xdc>)
 802b43e:	4293      	cmp	r3, r2
 802b440:	d158      	bne.n	802b4f4 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 802b442:	2300      	movs	r3, #0
 802b444:	613b      	str	r3, [r7, #16]
 802b446:	4b2e      	ldr	r3, [pc, #184]	; (802b500 <HAL_ADC_MspInit+0xe0>)
 802b448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b44a:	4a2d      	ldr	r2, [pc, #180]	; (802b500 <HAL_ADC_MspInit+0xe0>)
 802b44c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802b450:	6453      	str	r3, [r2, #68]	; 0x44
 802b452:	4b2b      	ldr	r3, [pc, #172]	; (802b500 <HAL_ADC_MspInit+0xe0>)
 802b454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802b45a:	613b      	str	r3, [r7, #16]
 802b45c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802b45e:	2300      	movs	r3, #0
 802b460:	60fb      	str	r3, [r7, #12]
 802b462:	4b27      	ldr	r3, [pc, #156]	; (802b500 <HAL_ADC_MspInit+0xe0>)
 802b464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b466:	4a26      	ldr	r2, [pc, #152]	; (802b500 <HAL_ADC_MspInit+0xe0>)
 802b468:	f043 0302 	orr.w	r3, r3, #2
 802b46c:	6313      	str	r3, [r2, #48]	; 0x30
 802b46e:	4b24      	ldr	r3, [pc, #144]	; (802b500 <HAL_ADC_MspInit+0xe0>)
 802b470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b472:	f003 0302 	and.w	r3, r3, #2
 802b476:	60fb      	str	r3, [r7, #12]
 802b478:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = INT_ADC_VBAT_Pin;
 802b47a:	2302      	movs	r3, #2
 802b47c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802b47e:	2303      	movs	r3, #3
 802b480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b482:	2300      	movs	r3, #0
 802b484:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(INT_ADC_VBAT_GPIO_Port, &GPIO_InitStruct);
 802b486:	f107 0314 	add.w	r3, r7, #20
 802b48a:	4619      	mov	r1, r3
 802b48c:	481d      	ldr	r0, [pc, #116]	; (802b504 <HAL_ADC_MspInit+0xe4>)
 802b48e:	f004 fb69 	bl	802fb64 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 802b492:	4b1d      	ldr	r3, [pc, #116]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b494:	4a1d      	ldr	r2, [pc, #116]	; (802b50c <HAL_ADC_MspInit+0xec>)
 802b496:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 802b498:	4b1b      	ldr	r3, [pc, #108]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b49a:	2200      	movs	r2, #0
 802b49c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802b49e:	4b1a      	ldr	r3, [pc, #104]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b4a0:	2200      	movs	r2, #0
 802b4a2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 802b4a4:	4b18      	ldr	r3, [pc, #96]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b4a6:	2200      	movs	r2, #0
 802b4a8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 802b4aa:	4b17      	ldr	r3, [pc, #92]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b4ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802b4b0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 802b4b2:	4b15      	ldr	r3, [pc, #84]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b4b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 802b4b8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 802b4ba:	4b13      	ldr	r3, [pc, #76]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b4bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 802b4c0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 802b4c2:	4b11      	ldr	r3, [pc, #68]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b4c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 802b4c8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 802b4ca:	4b0f      	ldr	r3, [pc, #60]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b4cc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802b4d0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802b4d2:	4b0d      	ldr	r3, [pc, #52]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b4d4:	2200      	movs	r2, #0
 802b4d6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 802b4d8:	480b      	ldr	r0, [pc, #44]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b4da:	f003 ffa5 	bl	802f428 <HAL_DMA_Init>
 802b4de:	4603      	mov	r3, r0
 802b4e0:	2b00      	cmp	r3, #0
 802b4e2:	d001      	beq.n	802b4e8 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 802b4e4:	f7ff ff66 	bl	802b3b4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 802b4e8:	687b      	ldr	r3, [r7, #4]
 802b4ea:	4a07      	ldr	r2, [pc, #28]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b4ec:	639a      	str	r2, [r3, #56]	; 0x38
 802b4ee:	4a06      	ldr	r2, [pc, #24]	; (802b508 <HAL_ADC_MspInit+0xe8>)
 802b4f0:	687b      	ldr	r3, [r7, #4]
 802b4f2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 802b4f4:	bf00      	nop
 802b4f6:	3728      	adds	r7, #40	; 0x28
 802b4f8:	46bd      	mov	sp, r7
 802b4fa:	bd80      	pop	{r7, pc}
 802b4fc:	40012000 	.word	0x40012000
 802b500:	40023800 	.word	0x40023800
 802b504:	40020400 	.word	0x40020400
 802b508:	200087a4 	.word	0x200087a4
 802b50c:	40026410 	.word	0x40026410

0802b510 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 802b510:	b480      	push	{r7}
 802b512:	b085      	sub	sp, #20
 802b514:	af00      	add	r7, sp, #0
 802b516:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==AES)
 802b518:	687b      	ldr	r3, [r7, #4]
 802b51a:	681b      	ldr	r3, [r3, #0]
 802b51c:	4a0b      	ldr	r2, [pc, #44]	; (802b54c <HAL_CRYP_MspInit+0x3c>)
 802b51e:	4293      	cmp	r3, r2
 802b520:	d10d      	bne.n	802b53e <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN AES_MspInit 0 */

  /* USER CODE END AES_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_AES_CLK_ENABLE();
 802b522:	2300      	movs	r3, #0
 802b524:	60fb      	str	r3, [r7, #12]
 802b526:	4b0a      	ldr	r3, [pc, #40]	; (802b550 <HAL_CRYP_MspInit+0x40>)
 802b528:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802b52a:	4a09      	ldr	r2, [pc, #36]	; (802b550 <HAL_CRYP_MspInit+0x40>)
 802b52c:	f043 0310 	orr.w	r3, r3, #16
 802b530:	6353      	str	r3, [r2, #52]	; 0x34
 802b532:	4b07      	ldr	r3, [pc, #28]	; (802b550 <HAL_CRYP_MspInit+0x40>)
 802b534:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802b536:	f003 0310 	and.w	r3, r3, #16
 802b53a:	60fb      	str	r3, [r7, #12]
 802b53c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN AES_MspInit 1 */

  /* USER CODE END AES_MspInit 1 */
  }

}
 802b53e:	bf00      	nop
 802b540:	3714      	adds	r7, #20
 802b542:	46bd      	mov	sp, r7
 802b544:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b548:	4770      	bx	lr
 802b54a:	bf00      	nop
 802b54c:	50060000 	.word	0x50060000
 802b550:	40023800 	.word	0x40023800

0802b554 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 802b554:	b580      	push	{r7, lr}
 802b556:	b08a      	sub	sp, #40	; 0x28
 802b558:	af00      	add	r7, sp, #0
 802b55a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b55c:	f107 0314 	add.w	r3, r7, #20
 802b560:	2200      	movs	r2, #0
 802b562:	601a      	str	r2, [r3, #0]
 802b564:	605a      	str	r2, [r3, #4]
 802b566:	609a      	str	r2, [r3, #8]
 802b568:	60da      	str	r2, [r3, #12]
 802b56a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 802b56c:	687b      	ldr	r3, [r7, #4]
 802b56e:	681b      	ldr	r3, [r3, #0]
 802b570:	4a1d      	ldr	r2, [pc, #116]	; (802b5e8 <HAL_CAN_MspInit+0x94>)
 802b572:	4293      	cmp	r3, r2
 802b574:	d133      	bne.n	802b5de <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 802b576:	2300      	movs	r3, #0
 802b578:	613b      	str	r3, [r7, #16]
 802b57a:	4b1c      	ldr	r3, [pc, #112]	; (802b5ec <HAL_CAN_MspInit+0x98>)
 802b57c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b57e:	4a1b      	ldr	r2, [pc, #108]	; (802b5ec <HAL_CAN_MspInit+0x98>)
 802b580:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 802b584:	6413      	str	r3, [r2, #64]	; 0x40
 802b586:	4b19      	ldr	r3, [pc, #100]	; (802b5ec <HAL_CAN_MspInit+0x98>)
 802b588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b58a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802b58e:	613b      	str	r3, [r7, #16]
 802b590:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 802b592:	2300      	movs	r3, #0
 802b594:	60fb      	str	r3, [r7, #12]
 802b596:	4b15      	ldr	r3, [pc, #84]	; (802b5ec <HAL_CAN_MspInit+0x98>)
 802b598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b59a:	4a14      	ldr	r2, [pc, #80]	; (802b5ec <HAL_CAN_MspInit+0x98>)
 802b59c:	f043 0308 	orr.w	r3, r3, #8
 802b5a0:	6313      	str	r3, [r2, #48]	; 0x30
 802b5a2:	4b12      	ldr	r3, [pc, #72]	; (802b5ec <HAL_CAN_MspInit+0x98>)
 802b5a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b5a6:	f003 0308 	and.w	r3, r3, #8
 802b5aa:	60fb      	str	r3, [r7, #12]
 802b5ac:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = INT_CAN_RX_Pin|INT_CAN_TX_Pin;
 802b5ae:	2303      	movs	r3, #3
 802b5b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802b5b2:	2302      	movs	r3, #2
 802b5b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b5b6:	2300      	movs	r3, #0
 802b5b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b5ba:	2303      	movs	r3, #3
 802b5bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 802b5be:	2309      	movs	r3, #9
 802b5c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802b5c2:	f107 0314 	add.w	r3, r7, #20
 802b5c6:	4619      	mov	r1, r3
 802b5c8:	4809      	ldr	r0, [pc, #36]	; (802b5f0 <HAL_CAN_MspInit+0x9c>)
 802b5ca:	f004 facb 	bl	802fb64 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 802b5ce:	2200      	movs	r2, #0
 802b5d0:	2105      	movs	r1, #5
 802b5d2:	2014      	movs	r0, #20
 802b5d4:	f002 f9fd 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 802b5d8:	2014      	movs	r0, #20
 802b5da:	f002 fa16 	bl	802da0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 802b5de:	bf00      	nop
 802b5e0:	3728      	adds	r7, #40	; 0x28
 802b5e2:	46bd      	mov	sp, r7
 802b5e4:	bd80      	pop	{r7, pc}
 802b5e6:	bf00      	nop
 802b5e8:	40006400 	.word	0x40006400
 802b5ec:	40023800 	.word	0x40023800
 802b5f0:	40020c00 	.word	0x40020c00

0802b5f4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 802b5f4:	b480      	push	{r7}
 802b5f6:	b085      	sub	sp, #20
 802b5f8:	af00      	add	r7, sp, #0
 802b5fa:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 802b5fc:	687b      	ldr	r3, [r7, #4]
 802b5fe:	681b      	ldr	r3, [r3, #0]
 802b600:	4a0b      	ldr	r2, [pc, #44]	; (802b630 <HAL_CRC_MspInit+0x3c>)
 802b602:	4293      	cmp	r3, r2
 802b604:	d10d      	bne.n	802b622 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 802b606:	2300      	movs	r3, #0
 802b608:	60fb      	str	r3, [r7, #12]
 802b60a:	4b0a      	ldr	r3, [pc, #40]	; (802b634 <HAL_CRC_MspInit+0x40>)
 802b60c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b60e:	4a09      	ldr	r2, [pc, #36]	; (802b634 <HAL_CRC_MspInit+0x40>)
 802b610:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 802b614:	6313      	str	r3, [r2, #48]	; 0x30
 802b616:	4b07      	ldr	r3, [pc, #28]	; (802b634 <HAL_CRC_MspInit+0x40>)
 802b618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b61a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802b61e:	60fb      	str	r3, [r7, #12]
 802b620:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 802b622:	bf00      	nop
 802b624:	3714      	adds	r7, #20
 802b626:	46bd      	mov	sp, r7
 802b628:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b62c:	4770      	bx	lr
 802b62e:	bf00      	nop
 802b630:	40023000 	.word	0x40023000
 802b634:	40023800 	.word	0x40023800

0802b638 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 802b638:	b580      	push	{r7, lr}
 802b63a:	b08e      	sub	sp, #56	; 0x38
 802b63c:	af00      	add	r7, sp, #0
 802b63e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b640:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b644:	2200      	movs	r2, #0
 802b646:	601a      	str	r2, [r3, #0]
 802b648:	605a      	str	r2, [r3, #4]
 802b64a:	609a      	str	r2, [r3, #8]
 802b64c:	60da      	str	r2, [r3, #12]
 802b64e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 802b650:	687b      	ldr	r3, [r7, #4]
 802b652:	681b      	ldr	r3, [r3, #0]
 802b654:	4a6c      	ldr	r2, [pc, #432]	; (802b808 <HAL_I2C_MspInit+0x1d0>)
 802b656:	4293      	cmp	r3, r2
 802b658:	d13c      	bne.n	802b6d4 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802b65a:	2300      	movs	r3, #0
 802b65c:	623b      	str	r3, [r7, #32]
 802b65e:	4b6b      	ldr	r3, [pc, #428]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b662:	4a6a      	ldr	r2, [pc, #424]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b664:	f043 0302 	orr.w	r3, r3, #2
 802b668:	6313      	str	r3, [r2, #48]	; 0x30
 802b66a:	4b68      	ldr	r3, [pc, #416]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b66c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b66e:	f003 0302 	and.w	r3, r3, #2
 802b672:	623b      	str	r3, [r7, #32]
 802b674:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = INT_AUDIO_SCL_Pin|INT_AUDIO_SDA_Pin;
 802b676:	23c0      	movs	r3, #192	; 0xc0
 802b678:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b67a:	2312      	movs	r3, #18
 802b67c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b67e:	2301      	movs	r3, #1
 802b680:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b682:	2303      	movs	r3, #3
 802b684:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 802b686:	2304      	movs	r3, #4
 802b688:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802b68a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b68e:	4619      	mov	r1, r3
 802b690:	485f      	ldr	r0, [pc, #380]	; (802b810 <HAL_I2C_MspInit+0x1d8>)
 802b692:	f004 fa67 	bl	802fb64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 802b696:	2300      	movs	r3, #0
 802b698:	61fb      	str	r3, [r7, #28]
 802b69a:	4b5c      	ldr	r3, [pc, #368]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b69c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b69e:	4a5b      	ldr	r2, [pc, #364]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b6a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 802b6a4:	6413      	str	r3, [r2, #64]	; 0x40
 802b6a6:	4b59      	ldr	r3, [pc, #356]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b6a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b6aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802b6ae:	61fb      	str	r3, [r7, #28]
 802b6b0:	69fb      	ldr	r3, [r7, #28]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 802b6b2:	2200      	movs	r2, #0
 802b6b4:	2105      	movs	r1, #5
 802b6b6:	201f      	movs	r0, #31
 802b6b8:	f002 f98b 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 802b6bc:	201f      	movs	r0, #31
 802b6be:	f002 f9a4 	bl	802da0a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 802b6c2:	2200      	movs	r2, #0
 802b6c4:	2105      	movs	r1, #5
 802b6c6:	2020      	movs	r0, #32
 802b6c8:	f002 f983 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 802b6cc:	2020      	movs	r0, #32
 802b6ce:	f002 f99c 	bl	802da0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 802b6d2:	e094      	b.n	802b7fe <HAL_I2C_MspInit+0x1c6>
  else if(hi2c->Instance==I2C2)
 802b6d4:	687b      	ldr	r3, [r7, #4]
 802b6d6:	681b      	ldr	r3, [r3, #0]
 802b6d8:	4a4e      	ldr	r2, [pc, #312]	; (802b814 <HAL_I2C_MspInit+0x1dc>)
 802b6da:	4293      	cmp	r3, r2
 802b6dc:	d13e      	bne.n	802b75c <HAL_I2C_MspInit+0x124>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802b6de:	2300      	movs	r3, #0
 802b6e0:	61bb      	str	r3, [r7, #24]
 802b6e2:	4b4a      	ldr	r3, [pc, #296]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b6e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b6e6:	4a49      	ldr	r2, [pc, #292]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b6e8:	f043 0302 	orr.w	r3, r3, #2
 802b6ec:	6313      	str	r3, [r2, #48]	; 0x30
 802b6ee:	4b47      	ldr	r3, [pc, #284]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b6f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b6f2:	f003 0302 	and.w	r3, r3, #2
 802b6f6:	61bb      	str	r3, [r7, #24]
 802b6f8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = INT_EEPROM_SCL_Pin;
 802b6fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802b6fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b700:	2312      	movs	r3, #18
 802b702:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b704:	2301      	movs	r3, #1
 802b706:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b708:	2303      	movs	r3, #3
 802b70a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 802b70c:	2304      	movs	r3, #4
 802b70e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(INT_EEPROM_SCL_GPIO_Port, &GPIO_InitStruct);
 802b710:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b714:	4619      	mov	r1, r3
 802b716:	483e      	ldr	r0, [pc, #248]	; (802b810 <HAL_I2C_MspInit+0x1d8>)
 802b718:	f004 fa24 	bl	802fb64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = INT_EEPROM_SDA_Pin;
 802b71c:	f44f 7300 	mov.w	r3, #512	; 0x200
 802b720:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b722:	2312      	movs	r3, #18
 802b724:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b726:	2301      	movs	r3, #1
 802b728:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b72a:	2303      	movs	r3, #3
 802b72c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 802b72e:	2309      	movs	r3, #9
 802b730:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(INT_EEPROM_SDA_GPIO_Port, &GPIO_InitStruct);
 802b732:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b736:	4619      	mov	r1, r3
 802b738:	4835      	ldr	r0, [pc, #212]	; (802b810 <HAL_I2C_MspInit+0x1d8>)
 802b73a:	f004 fa13 	bl	802fb64 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 802b73e:	2300      	movs	r3, #0
 802b740:	617b      	str	r3, [r7, #20]
 802b742:	4b32      	ldr	r3, [pc, #200]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b746:	4a31      	ldr	r2, [pc, #196]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b748:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 802b74c:	6413      	str	r3, [r2, #64]	; 0x40
 802b74e:	4b2f      	ldr	r3, [pc, #188]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b752:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802b756:	617b      	str	r3, [r7, #20]
 802b758:	697b      	ldr	r3, [r7, #20]
}
 802b75a:	e050      	b.n	802b7fe <HAL_I2C_MspInit+0x1c6>
  else if(hi2c->Instance==I2C3)
 802b75c:	687b      	ldr	r3, [r7, #4]
 802b75e:	681b      	ldr	r3, [r3, #0]
 802b760:	4a2d      	ldr	r2, [pc, #180]	; (802b818 <HAL_I2C_MspInit+0x1e0>)
 802b762:	4293      	cmp	r3, r2
 802b764:	d14b      	bne.n	802b7fe <HAL_I2C_MspInit+0x1c6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802b766:	2300      	movs	r3, #0
 802b768:	613b      	str	r3, [r7, #16]
 802b76a:	4b28      	ldr	r3, [pc, #160]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b76c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b76e:	4a27      	ldr	r2, [pc, #156]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b770:	f043 0304 	orr.w	r3, r3, #4
 802b774:	6313      	str	r3, [r2, #48]	; 0x30
 802b776:	4b25      	ldr	r3, [pc, #148]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b77a:	f003 0304 	and.w	r3, r3, #4
 802b77e:	613b      	str	r3, [r7, #16]
 802b780:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802b782:	2300      	movs	r3, #0
 802b784:	60fb      	str	r3, [r7, #12]
 802b786:	4b21      	ldr	r3, [pc, #132]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b78a:	4a20      	ldr	r2, [pc, #128]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b78c:	f043 0301 	orr.w	r3, r3, #1
 802b790:	6313      	str	r3, [r2, #48]	; 0x30
 802b792:	4b1e      	ldr	r3, [pc, #120]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b796:	f003 0301 	and.w	r3, r3, #1
 802b79a:	60fb      	str	r3, [r7, #12]
 802b79c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INT_GYRO_SDA_Pin;
 802b79e:	f44f 7300 	mov.w	r3, #512	; 0x200
 802b7a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b7a4:	2312      	movs	r3, #18
 802b7a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b7a8:	2301      	movs	r3, #1
 802b7aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b7ac:	2303      	movs	r3, #3
 802b7ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 802b7b0:	2304      	movs	r3, #4
 802b7b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(INT_GYRO_SDA_GPIO_Port, &GPIO_InitStruct);
 802b7b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b7b8:	4619      	mov	r1, r3
 802b7ba:	4818      	ldr	r0, [pc, #96]	; (802b81c <HAL_I2C_MspInit+0x1e4>)
 802b7bc:	f004 f9d2 	bl	802fb64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = INT_GYRO_SCL_Pin;
 802b7c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 802b7c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b7c6:	2312      	movs	r3, #18
 802b7c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b7ca:	2301      	movs	r3, #1
 802b7cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b7ce:	2303      	movs	r3, #3
 802b7d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 802b7d2:	2304      	movs	r3, #4
 802b7d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(INT_GYRO_SCL_GPIO_Port, &GPIO_InitStruct);
 802b7d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b7da:	4619      	mov	r1, r3
 802b7dc:	4810      	ldr	r0, [pc, #64]	; (802b820 <HAL_I2C_MspInit+0x1e8>)
 802b7de:	f004 f9c1 	bl	802fb64 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 802b7e2:	2300      	movs	r3, #0
 802b7e4:	60bb      	str	r3, [r7, #8]
 802b7e6:	4b09      	ldr	r3, [pc, #36]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b7e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b7ea:	4a08      	ldr	r2, [pc, #32]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b7ec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 802b7f0:	6413      	str	r3, [r2, #64]	; 0x40
 802b7f2:	4b06      	ldr	r3, [pc, #24]	; (802b80c <HAL_I2C_MspInit+0x1d4>)
 802b7f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b7f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 802b7fa:	60bb      	str	r3, [r7, #8]
 802b7fc:	68bb      	ldr	r3, [r7, #8]
}
 802b7fe:	bf00      	nop
 802b800:	3738      	adds	r7, #56	; 0x38
 802b802:	46bd      	mov	sp, r7
 802b804:	bd80      	pop	{r7, pc}
 802b806:	bf00      	nop
 802b808:	40005400 	.word	0x40005400
 802b80c:	40023800 	.word	0x40023800
 802b810:	40020400 	.word	0x40020400
 802b814:	40005800 	.word	0x40005800
 802b818:	40005c00 	.word	0x40005c00
 802b81c:	40020800 	.word	0x40020800
 802b820:	40020000 	.word	0x40020000

0802b824 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 802b824:	b580      	push	{r7, lr}
 802b826:	b082      	sub	sp, #8
 802b828:	af00      	add	r7, sp, #0
 802b82a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 802b82c:	687b      	ldr	r3, [r7, #4]
 802b82e:	681b      	ldr	r3, [r3, #0]
 802b830:	4a1e      	ldr	r2, [pc, #120]	; (802b8ac <HAL_I2C_MspDeInit+0x88>)
 802b832:	4293      	cmp	r3, r2
 802b834:	d110      	bne.n	802b858 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 802b836:	4b1e      	ldr	r3, [pc, #120]	; (802b8b0 <HAL_I2C_MspDeInit+0x8c>)
 802b838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b83a:	4a1d      	ldr	r2, [pc, #116]	; (802b8b0 <HAL_I2C_MspDeInit+0x8c>)
 802b83c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 802b840:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, INT_AUDIO_SCL_Pin|INT_AUDIO_SDA_Pin);
 802b842:	21c0      	movs	r1, #192	; 0xc0
 802b844:	481b      	ldr	r0, [pc, #108]	; (802b8b4 <HAL_I2C_MspDeInit+0x90>)
 802b846:	f004 fb1f 	bl	802fe88 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 802b84a:	201f      	movs	r0, #31
 802b84c:	f002 f8eb 	bl	802da26 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 802b850:	2020      	movs	r0, #32
 802b852:	f002 f8e8 	bl	802da26 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 802b856:	e025      	b.n	802b8a4 <HAL_I2C_MspDeInit+0x80>
  else if(hi2c->Instance==I2C2)
 802b858:	687b      	ldr	r3, [r7, #4]
 802b85a:	681b      	ldr	r3, [r3, #0]
 802b85c:	4a16      	ldr	r2, [pc, #88]	; (802b8b8 <HAL_I2C_MspDeInit+0x94>)
 802b85e:	4293      	cmp	r3, r2
 802b860:	d10b      	bne.n	802b87a <HAL_I2C_MspDeInit+0x56>
    __HAL_RCC_I2C2_CLK_DISABLE();
 802b862:	4b13      	ldr	r3, [pc, #76]	; (802b8b0 <HAL_I2C_MspDeInit+0x8c>)
 802b864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b866:	4a12      	ldr	r2, [pc, #72]	; (802b8b0 <HAL_I2C_MspDeInit+0x8c>)
 802b868:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 802b86c:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, INT_EEPROM_SCL_Pin|INT_EEPROM_SDA_Pin);
 802b86e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 802b872:	4810      	ldr	r0, [pc, #64]	; (802b8b4 <HAL_I2C_MspDeInit+0x90>)
 802b874:	f004 fb08 	bl	802fe88 <HAL_GPIO_DeInit>
}
 802b878:	e014      	b.n	802b8a4 <HAL_I2C_MspDeInit+0x80>
  else if(hi2c->Instance==I2C3)
 802b87a:	687b      	ldr	r3, [r7, #4]
 802b87c:	681b      	ldr	r3, [r3, #0]
 802b87e:	4a0f      	ldr	r2, [pc, #60]	; (802b8bc <HAL_I2C_MspDeInit+0x98>)
 802b880:	4293      	cmp	r3, r2
 802b882:	d10f      	bne.n	802b8a4 <HAL_I2C_MspDeInit+0x80>
    __HAL_RCC_I2C3_CLK_DISABLE();
 802b884:	4b0a      	ldr	r3, [pc, #40]	; (802b8b0 <HAL_I2C_MspDeInit+0x8c>)
 802b886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b888:	4a09      	ldr	r2, [pc, #36]	; (802b8b0 <HAL_I2C_MspDeInit+0x8c>)
 802b88a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 802b88e:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(INT_GYRO_SDA_GPIO_Port, INT_GYRO_SDA_Pin);
 802b890:	f44f 7100 	mov.w	r1, #512	; 0x200
 802b894:	480a      	ldr	r0, [pc, #40]	; (802b8c0 <HAL_I2C_MspDeInit+0x9c>)
 802b896:	f004 faf7 	bl	802fe88 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(INT_GYRO_SCL_GPIO_Port, INT_GYRO_SCL_Pin);
 802b89a:	f44f 7180 	mov.w	r1, #256	; 0x100
 802b89e:	4809      	ldr	r0, [pc, #36]	; (802b8c4 <HAL_I2C_MspDeInit+0xa0>)
 802b8a0:	f004 faf2 	bl	802fe88 <HAL_GPIO_DeInit>
}
 802b8a4:	bf00      	nop
 802b8a6:	3708      	adds	r7, #8
 802b8a8:	46bd      	mov	sp, r7
 802b8aa:	bd80      	pop	{r7, pc}
 802b8ac:	40005400 	.word	0x40005400
 802b8b0:	40023800 	.word	0x40023800
 802b8b4:	40020400 	.word	0x40020400
 802b8b8:	40005800 	.word	0x40005800
 802b8bc:	40005c00 	.word	0x40005c00
 802b8c0:	40020800 	.word	0x40020800
 802b8c4:	40020000 	.word	0x40020000

0802b8c8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 802b8c8:	b580      	push	{r7, lr}
 802b8ca:	b08a      	sub	sp, #40	; 0x28
 802b8cc:	af00      	add	r7, sp, #0
 802b8ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b8d0:	f107 0314 	add.w	r3, r7, #20
 802b8d4:	2200      	movs	r2, #0
 802b8d6:	601a      	str	r2, [r3, #0]
 802b8d8:	605a      	str	r2, [r3, #4]
 802b8da:	609a      	str	r2, [r3, #8]
 802b8dc:	60da      	str	r2, [r3, #12]
 802b8de:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 802b8e0:	687b      	ldr	r3, [r7, #4]
 802b8e2:	681b      	ldr	r3, [r3, #0]
 802b8e4:	4a48      	ldr	r2, [pc, #288]	; (802ba08 <HAL_I2S_MspInit+0x140>)
 802b8e6:	4293      	cmp	r3, r2
 802b8e8:	f040 808a 	bne.w	802ba00 <HAL_I2S_MspInit+0x138>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 802b8ec:	2300      	movs	r3, #0
 802b8ee:	613b      	str	r3, [r7, #16]
 802b8f0:	4b46      	ldr	r3, [pc, #280]	; (802ba0c <HAL_I2S_MspInit+0x144>)
 802b8f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b8f4:	4a45      	ldr	r2, [pc, #276]	; (802ba0c <HAL_I2S_MspInit+0x144>)
 802b8f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802b8fa:	6413      	str	r3, [r2, #64]	; 0x40
 802b8fc:	4b43      	ldr	r3, [pc, #268]	; (802ba0c <HAL_I2S_MspInit+0x144>)
 802b8fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b900:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802b904:	613b      	str	r3, [r7, #16]
 802b906:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802b908:	2300      	movs	r3, #0
 802b90a:	60fb      	str	r3, [r7, #12]
 802b90c:	4b3f      	ldr	r3, [pc, #252]	; (802ba0c <HAL_I2S_MspInit+0x144>)
 802b90e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b910:	4a3e      	ldr	r2, [pc, #248]	; (802ba0c <HAL_I2S_MspInit+0x144>)
 802b912:	f043 0301 	orr.w	r3, r3, #1
 802b916:	6313      	str	r3, [r2, #48]	; 0x30
 802b918:	4b3c      	ldr	r3, [pc, #240]	; (802ba0c <HAL_I2S_MspInit+0x144>)
 802b91a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b91c:	f003 0301 	and.w	r3, r3, #1
 802b920:	60fb      	str	r3, [r7, #12]
 802b922:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802b924:	2300      	movs	r3, #0
 802b926:	60bb      	str	r3, [r7, #8]
 802b928:	4b38      	ldr	r3, [pc, #224]	; (802ba0c <HAL_I2S_MspInit+0x144>)
 802b92a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b92c:	4a37      	ldr	r2, [pc, #220]	; (802ba0c <HAL_I2S_MspInit+0x144>)
 802b92e:	f043 0304 	orr.w	r3, r3, #4
 802b932:	6313      	str	r3, [r2, #48]	; 0x30
 802b934:	4b35      	ldr	r3, [pc, #212]	; (802ba0c <HAL_I2S_MspInit+0x144>)
 802b936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b938:	f003 0304 	and.w	r3, r3, #4
 802b93c:	60bb      	str	r3, [r7, #8]
 802b93e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = INT_AUDIO_LRCK_Pin;
 802b940:	2310      	movs	r3, #16
 802b942:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802b944:	2302      	movs	r3, #2
 802b946:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b948:	2300      	movs	r3, #0
 802b94a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802b94c:	2300      	movs	r3, #0
 802b94e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 802b950:	2306      	movs	r3, #6
 802b952:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_AUDIO_LRCK_GPIO_Port, &GPIO_InitStruct);
 802b954:	f107 0314 	add.w	r3, r7, #20
 802b958:	4619      	mov	r1, r3
 802b95a:	482d      	ldr	r0, [pc, #180]	; (802ba10 <HAL_I2S_MspInit+0x148>)
 802b95c:	f004 f902 	bl	802fb64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INT_AUDIO_MCLK_Pin|INT_AUDIO_SCLK_Pin|INT_AUDIO_SDIN_Pin;
 802b960:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 802b964:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802b966:	2302      	movs	r3, #2
 802b968:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b96a:	2300      	movs	r3, #0
 802b96c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802b96e:	2300      	movs	r3, #0
 802b970:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 802b972:	2306      	movs	r3, #6
 802b974:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802b976:	f107 0314 	add.w	r3, r7, #20
 802b97a:	4619      	mov	r1, r3
 802b97c:	4825      	ldr	r0, [pc, #148]	; (802ba14 <HAL_I2S_MspInit+0x14c>)
 802b97e:	f004 f8f1 	bl	802fb64 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream7;
 802b982:	4b25      	ldr	r3, [pc, #148]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b984:	4a25      	ldr	r2, [pc, #148]	; (802ba1c <HAL_I2S_MspInit+0x154>)
 802b986:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 802b988:	4b23      	ldr	r3, [pc, #140]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b98a:	2200      	movs	r2, #0
 802b98c:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 802b98e:	4b22      	ldr	r3, [pc, #136]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b990:	2240      	movs	r2, #64	; 0x40
 802b992:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 802b994:	4b20      	ldr	r3, [pc, #128]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b996:	2200      	movs	r2, #0
 802b998:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 802b99a:	4b1f      	ldr	r3, [pc, #124]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b99c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802b9a0:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802b9a2:	4b1d      	ldr	r3, [pc, #116]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b9a4:	2200      	movs	r2, #0
 802b9a6:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802b9a8:	4b1b      	ldr	r3, [pc, #108]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b9aa:	2200      	movs	r2, #0
 802b9ac:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 802b9ae:	4b1a      	ldr	r3, [pc, #104]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b9b0:	2200      	movs	r2, #0
 802b9b2:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 802b9b4:	4b18      	ldr	r3, [pc, #96]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b9b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802b9ba:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 802b9bc:	4b16      	ldr	r3, [pc, #88]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b9be:	2204      	movs	r2, #4
 802b9c0:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 802b9c2:	4b15      	ldr	r3, [pc, #84]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b9c4:	2203      	movs	r2, #3
 802b9c6:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 802b9c8:	4b13      	ldr	r3, [pc, #76]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b9ca:	2200      	movs	r2, #0
 802b9cc:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 802b9ce:	4b12      	ldr	r3, [pc, #72]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b9d0:	2200      	movs	r2, #0
 802b9d2:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 802b9d4:	4810      	ldr	r0, [pc, #64]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b9d6:	f003 fd27 	bl	802f428 <HAL_DMA_Init>
 802b9da:	4603      	mov	r3, r0
 802b9dc:	2b00      	cmp	r3, #0
 802b9de:	d001      	beq.n	802b9e4 <HAL_I2S_MspInit+0x11c>
    {
      Error_Handler();
 802b9e0:	f7ff fce8 	bl	802b3b4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 802b9e4:	687b      	ldr	r3, [r7, #4]
 802b9e6:	4a0c      	ldr	r2, [pc, #48]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b9e8:	639a      	str	r2, [r3, #56]	; 0x38
 802b9ea:	4a0b      	ldr	r2, [pc, #44]	; (802ba18 <HAL_I2S_MspInit+0x150>)
 802b9ec:	687b      	ldr	r3, [r7, #4]
 802b9ee:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 802b9f0:	2200      	movs	r2, #0
 802b9f2:	2105      	movs	r1, #5
 802b9f4:	2033      	movs	r0, #51	; 0x33
 802b9f6:	f001 ffec 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 802b9fa:	2033      	movs	r0, #51	; 0x33
 802b9fc:	f002 f805 	bl	802da0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 802ba00:	bf00      	nop
 802ba02:	3728      	adds	r7, #40	; 0x28
 802ba04:	46bd      	mov	sp, r7
 802ba06:	bd80      	pop	{r7, pc}
 802ba08:	40003c00 	.word	0x40003c00
 802ba0c:	40023800 	.word	0x40023800
 802ba10:	40020000 	.word	0x40020000
 802ba14:	40020800 	.word	0x40020800
 802ba18:	20008650 	.word	0x20008650
 802ba1c:	400260b8 	.word	0x400260b8

0802ba20 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 802ba20:	b480      	push	{r7}
 802ba22:	b085      	sub	sp, #20
 802ba24:	af00      	add	r7, sp, #0
 802ba26:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 802ba28:	687b      	ldr	r3, [r7, #4]
 802ba2a:	681b      	ldr	r3, [r3, #0]
 802ba2c:	4a0b      	ldr	r2, [pc, #44]	; (802ba5c <HAL_RNG_MspInit+0x3c>)
 802ba2e:	4293      	cmp	r3, r2
 802ba30:	d10d      	bne.n	802ba4e <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 802ba32:	2300      	movs	r3, #0
 802ba34:	60fb      	str	r3, [r7, #12]
 802ba36:	4b0a      	ldr	r3, [pc, #40]	; (802ba60 <HAL_RNG_MspInit+0x40>)
 802ba38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802ba3a:	4a09      	ldr	r2, [pc, #36]	; (802ba60 <HAL_RNG_MspInit+0x40>)
 802ba3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802ba40:	6353      	str	r3, [r2, #52]	; 0x34
 802ba42:	4b07      	ldr	r3, [pc, #28]	; (802ba60 <HAL_RNG_MspInit+0x40>)
 802ba44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802ba46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802ba4a:	60fb      	str	r3, [r7, #12]
 802ba4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 802ba4e:	bf00      	nop
 802ba50:	3714      	adds	r7, #20
 802ba52:	46bd      	mov	sp, r7
 802ba54:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ba58:	4770      	bx	lr
 802ba5a:	bf00      	nop
 802ba5c:	50060800 	.word	0x50060800
 802ba60:	40023800 	.word	0x40023800

0802ba64 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 802ba64:	b480      	push	{r7}
 802ba66:	b083      	sub	sp, #12
 802ba68:	af00      	add	r7, sp, #0
 802ba6a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 802ba6c:	687b      	ldr	r3, [r7, #4]
 802ba6e:	681b      	ldr	r3, [r3, #0]
 802ba70:	4a05      	ldr	r2, [pc, #20]	; (802ba88 <HAL_RTC_MspInit+0x24>)
 802ba72:	4293      	cmp	r3, r2
 802ba74:	d102      	bne.n	802ba7c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 802ba76:	4b05      	ldr	r3, [pc, #20]	; (802ba8c <HAL_RTC_MspInit+0x28>)
 802ba78:	2201      	movs	r2, #1
 802ba7a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 802ba7c:	bf00      	nop
 802ba7e:	370c      	adds	r7, #12
 802ba80:	46bd      	mov	sp, r7
 802ba82:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ba86:	4770      	bx	lr
 802ba88:	40002800 	.word	0x40002800
 802ba8c:	42470e3c 	.word	0x42470e3c

0802ba90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 802ba90:	b580      	push	{r7, lr}
 802ba92:	b08a      	sub	sp, #40	; 0x28
 802ba94:	af00      	add	r7, sp, #0
 802ba96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802ba98:	f107 0314 	add.w	r3, r7, #20
 802ba9c:	2200      	movs	r2, #0
 802ba9e:	601a      	str	r2, [r3, #0]
 802baa0:	605a      	str	r2, [r3, #4]
 802baa2:	609a      	str	r2, [r3, #8]
 802baa4:	60da      	str	r2, [r3, #12]
 802baa6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 802baa8:	687b      	ldr	r3, [r7, #4]
 802baaa:	681b      	ldr	r3, [r3, #0]
 802baac:	4a19      	ldr	r2, [pc, #100]	; (802bb14 <HAL_SPI_MspInit+0x84>)
 802baae:	4293      	cmp	r3, r2
 802bab0:	d12b      	bne.n	802bb0a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 802bab2:	2300      	movs	r3, #0
 802bab4:	613b      	str	r3, [r7, #16]
 802bab6:	4b18      	ldr	r3, [pc, #96]	; (802bb18 <HAL_SPI_MspInit+0x88>)
 802bab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802baba:	4a17      	ldr	r2, [pc, #92]	; (802bb18 <HAL_SPI_MspInit+0x88>)
 802babc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 802bac0:	6453      	str	r3, [r2, #68]	; 0x44
 802bac2:	4b15      	ldr	r3, [pc, #84]	; (802bb18 <HAL_SPI_MspInit+0x88>)
 802bac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bac6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802baca:	613b      	str	r3, [r7, #16]
 802bacc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802bace:	2300      	movs	r3, #0
 802bad0:	60fb      	str	r3, [r7, #12]
 802bad2:	4b11      	ldr	r3, [pc, #68]	; (802bb18 <HAL_SPI_MspInit+0x88>)
 802bad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bad6:	4a10      	ldr	r2, [pc, #64]	; (802bb18 <HAL_SPI_MspInit+0x88>)
 802bad8:	f043 0301 	orr.w	r3, r3, #1
 802badc:	6313      	str	r3, [r2, #48]	; 0x30
 802bade:	4b0e      	ldr	r3, [pc, #56]	; (802bb18 <HAL_SPI_MspInit+0x88>)
 802bae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bae2:	f003 0301 	and.w	r3, r3, #1
 802bae6:	60fb      	str	r3, [r7, #12]
 802bae8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = INT_KEYLESS_SCK_Pin|INT_KEYLESS_MISO_Pin|INT_KEYLESS_MOSI_Pin;
 802baea:	23e0      	movs	r3, #224	; 0xe0
 802baec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802baee:	2302      	movs	r3, #2
 802baf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802baf2:	2300      	movs	r3, #0
 802baf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802baf6:	2303      	movs	r3, #3
 802baf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 802bafa:	2305      	movs	r3, #5
 802bafc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802bafe:	f107 0314 	add.w	r3, r7, #20
 802bb02:	4619      	mov	r1, r3
 802bb04:	4805      	ldr	r0, [pc, #20]	; (802bb1c <HAL_SPI_MspInit+0x8c>)
 802bb06:	f004 f82d 	bl	802fb64 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 802bb0a:	bf00      	nop
 802bb0c:	3728      	adds	r7, #40	; 0x28
 802bb0e:	46bd      	mov	sp, r7
 802bb10:	bd80      	pop	{r7, pc}
 802bb12:	bf00      	nop
 802bb14:	40013000 	.word	0x40013000
 802bb18:	40023800 	.word	0x40023800
 802bb1c:	40020000 	.word	0x40020000

0802bb20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 802bb20:	b580      	push	{r7, lr}
 802bb22:	b084      	sub	sp, #16
 802bb24:	af00      	add	r7, sp, #0
 802bb26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 802bb28:	687b      	ldr	r3, [r7, #4]
 802bb2a:	681b      	ldr	r3, [r3, #0]
 802bb2c:	4a0e      	ldr	r2, [pc, #56]	; (802bb68 <HAL_TIM_Base_MspInit+0x48>)
 802bb2e:	4293      	cmp	r3, r2
 802bb30:	d115      	bne.n	802bb5e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 802bb32:	2300      	movs	r3, #0
 802bb34:	60fb      	str	r3, [r7, #12]
 802bb36:	4b0d      	ldr	r3, [pc, #52]	; (802bb6c <HAL_TIM_Base_MspInit+0x4c>)
 802bb38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bb3a:	4a0c      	ldr	r2, [pc, #48]	; (802bb6c <HAL_TIM_Base_MspInit+0x4c>)
 802bb3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802bb40:	6453      	str	r3, [r2, #68]	; 0x44
 802bb42:	4b0a      	ldr	r3, [pc, #40]	; (802bb6c <HAL_TIM_Base_MspInit+0x4c>)
 802bb44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bb46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802bb4a:	60fb      	str	r3, [r7, #12]
 802bb4c:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 802bb4e:	2200      	movs	r2, #0
 802bb50:	2100      	movs	r1, #0
 802bb52:	2019      	movs	r0, #25
 802bb54:	f001 ff3d 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 802bb58:	2019      	movs	r0, #25
 802bb5a:	f001 ff56 	bl	802da0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 802bb5e:	bf00      	nop
 802bb60:	3710      	adds	r7, #16
 802bb62:	46bd      	mov	sp, r7
 802bb64:	bd80      	pop	{r7, pc}
 802bb66:	bf00      	nop
 802bb68:	40014400 	.word	0x40014400
 802bb6c:	40023800 	.word	0x40023800

0802bb70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 802bb70:	b580      	push	{r7, lr}
 802bb72:	b088      	sub	sp, #32
 802bb74:	af00      	add	r7, sp, #0
 802bb76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802bb78:	f107 030c 	add.w	r3, r7, #12
 802bb7c:	2200      	movs	r2, #0
 802bb7e:	601a      	str	r2, [r3, #0]
 802bb80:	605a      	str	r2, [r3, #4]
 802bb82:	609a      	str	r2, [r3, #8]
 802bb84:	60da      	str	r2, [r3, #12]
 802bb86:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM10)
 802bb88:	687b      	ldr	r3, [r7, #4]
 802bb8a:	681b      	ldr	r3, [r3, #0]
 802bb8c:	4a12      	ldr	r2, [pc, #72]	; (802bbd8 <HAL_TIM_MspPostInit+0x68>)
 802bb8e:	4293      	cmp	r3, r2
 802bb90:	d11e      	bne.n	802bbd0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM10_MspPostInit 0 */

  /* USER CODE END TIM10_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802bb92:	2300      	movs	r3, #0
 802bb94:	60bb      	str	r3, [r7, #8]
 802bb96:	4b11      	ldr	r3, [pc, #68]	; (802bbdc <HAL_TIM_MspPostInit+0x6c>)
 802bb98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bb9a:	4a10      	ldr	r2, [pc, #64]	; (802bbdc <HAL_TIM_MspPostInit+0x6c>)
 802bb9c:	f043 0302 	orr.w	r3, r3, #2
 802bba0:	6313      	str	r3, [r2, #48]	; 0x30
 802bba2:	4b0e      	ldr	r3, [pc, #56]	; (802bbdc <HAL_TIM_MspPostInit+0x6c>)
 802bba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bba6:	f003 0302 	and.w	r3, r3, #2
 802bbaa:	60bb      	str	r3, [r7, #8]
 802bbac:	68bb      	ldr	r3, [r7, #8]
    /**TIM10 GPIO Configuration    
    PB8     ------> TIM10_CH1 
    */
    GPIO_InitStruct.Pin = INT_BUZZER_PWM_Pin;
 802bbae:	f44f 7380 	mov.w	r3, #256	; 0x100
 802bbb2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bbb4:	2302      	movs	r3, #2
 802bbb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802bbb8:	2300      	movs	r3, #0
 802bbba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802bbbc:	2300      	movs	r3, #0
 802bbbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 802bbc0:	2303      	movs	r3, #3
 802bbc2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(INT_BUZZER_PWM_GPIO_Port, &GPIO_InitStruct);
 802bbc4:	f107 030c 	add.w	r3, r7, #12
 802bbc8:	4619      	mov	r1, r3
 802bbca:	4805      	ldr	r0, [pc, #20]	; (802bbe0 <HAL_TIM_MspPostInit+0x70>)
 802bbcc:	f003 ffca 	bl	802fb64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 802bbd0:	bf00      	nop
 802bbd2:	3720      	adds	r7, #32
 802bbd4:	46bd      	mov	sp, r7
 802bbd6:	bd80      	pop	{r7, pc}
 802bbd8:	40014400 	.word	0x40014400
 802bbdc:	40023800 	.word	0x40023800
 802bbe0:	40020400 	.word	0x40020400

0802bbe4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 802bbe4:	b580      	push	{r7, lr}
 802bbe6:	b08e      	sub	sp, #56	; 0x38
 802bbe8:	af00      	add	r7, sp, #0
 802bbea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802bbec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802bbf0:	2200      	movs	r2, #0
 802bbf2:	601a      	str	r2, [r3, #0]
 802bbf4:	605a      	str	r2, [r3, #4]
 802bbf6:	609a      	str	r2, [r3, #8]
 802bbf8:	60da      	str	r2, [r3, #12]
 802bbfa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 802bbfc:	687b      	ldr	r3, [r7, #4]
 802bbfe:	681b      	ldr	r3, [r3, #0]
 802bc00:	4a9f      	ldr	r2, [pc, #636]	; (802be80 <HAL_UART_MspInit+0x29c>)
 802bc02:	4293      	cmp	r3, r2
 802bc04:	d164      	bne.n	802bcd0 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 802bc06:	2300      	movs	r3, #0
 802bc08:	623b      	str	r3, [r7, #32]
 802bc0a:	4b9e      	ldr	r3, [pc, #632]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bc0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802bc0e:	4a9d      	ldr	r2, [pc, #628]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bc10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802bc14:	6413      	str	r3, [r2, #64]	; 0x40
 802bc16:	4b9b      	ldr	r3, [pc, #620]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bc18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802bc1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802bc1e:	623b      	str	r3, [r7, #32]
 802bc20:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802bc22:	2300      	movs	r3, #0
 802bc24:	61fb      	str	r3, [r7, #28]
 802bc26:	4b97      	ldr	r3, [pc, #604]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bc28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bc2a:	4a96      	ldr	r2, [pc, #600]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bc2c:	f043 0301 	orr.w	r3, r3, #1
 802bc30:	6313      	str	r3, [r2, #48]	; 0x30
 802bc32:	4b94      	ldr	r3, [pc, #592]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bc34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bc36:	f003 0301 	and.w	r3, r3, #1
 802bc3a:	61fb      	str	r3, [r7, #28]
 802bc3c:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration    
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = EXT_FINGER_TX_Pin|EXT_FINGER_RX_Pin;
 802bc3e:	2303      	movs	r3, #3
 802bc40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bc42:	2302      	movs	r3, #2
 802bc44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802bc46:	2301      	movs	r3, #1
 802bc48:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802bc4a:	2303      	movs	r3, #3
 802bc4c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 802bc4e:	2308      	movs	r3, #8
 802bc50:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802bc52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802bc56:	4619      	mov	r1, r3
 802bc58:	488b      	ldr	r0, [pc, #556]	; (802be88 <HAL_UART_MspInit+0x2a4>)
 802bc5a:	f003 ff83 	bl	802fb64 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 802bc5e:	4b8b      	ldr	r3, [pc, #556]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bc60:	4a8b      	ldr	r2, [pc, #556]	; (802be90 <HAL_UART_MspInit+0x2ac>)
 802bc62:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 802bc64:	4b89      	ldr	r3, [pc, #548]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bc66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 802bc6a:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802bc6c:	4b87      	ldr	r3, [pc, #540]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bc6e:	2200      	movs	r2, #0
 802bc70:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 802bc72:	4b86      	ldr	r3, [pc, #536]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bc74:	2200      	movs	r2, #0
 802bc76:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 802bc78:	4b84      	ldr	r3, [pc, #528]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bc7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802bc7e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802bc80:	4b82      	ldr	r3, [pc, #520]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bc82:	2200      	movs	r2, #0
 802bc84:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802bc86:	4b81      	ldr	r3, [pc, #516]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bc88:	2200      	movs	r2, #0
 802bc8a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 802bc8c:	4b7f      	ldr	r3, [pc, #508]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bc8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 802bc92:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_HIGH;
 802bc94:	4b7d      	ldr	r3, [pc, #500]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bc96:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802bc9a:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802bc9c:	4b7b      	ldr	r3, [pc, #492]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bc9e:	2200      	movs	r2, #0
 802bca0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 802bca2:	487a      	ldr	r0, [pc, #488]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bca4:	f003 fbc0 	bl	802f428 <HAL_DMA_Init>
 802bca8:	4603      	mov	r3, r0
 802bcaa:	2b00      	cmp	r3, #0
 802bcac:	d001      	beq.n	802bcb2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 802bcae:	f7ff fb81 	bl	802b3b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 802bcb2:	687b      	ldr	r3, [r7, #4]
 802bcb4:	4a75      	ldr	r2, [pc, #468]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bcb6:	635a      	str	r2, [r3, #52]	; 0x34
 802bcb8:	4a74      	ldr	r2, [pc, #464]	; (802be8c <HAL_UART_MspInit+0x2a8>)
 802bcba:	687b      	ldr	r3, [r7, #4]
 802bcbc:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 802bcbe:	2200      	movs	r2, #0
 802bcc0:	2105      	movs	r1, #5
 802bcc2:	2034      	movs	r0, #52	; 0x34
 802bcc4:	f001 fe85 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 802bcc8:	2034      	movs	r0, #52	; 0x34
 802bcca:	f001 fe9e 	bl	802da0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 802bcce:	e0d3      	b.n	802be78 <HAL_UART_MspInit+0x294>
  else if(huart->Instance==USART1)
 802bcd0:	687b      	ldr	r3, [r7, #4]
 802bcd2:	681b      	ldr	r3, [r3, #0]
 802bcd4:	4a6f      	ldr	r2, [pc, #444]	; (802be94 <HAL_UART_MspInit+0x2b0>)
 802bcd6:	4293      	cmp	r3, r2
 802bcd8:	d165      	bne.n	802bda6 <HAL_UART_MspInit+0x1c2>
    __HAL_RCC_USART1_CLK_ENABLE();
 802bcda:	2300      	movs	r3, #0
 802bcdc:	61bb      	str	r3, [r7, #24]
 802bcde:	4b69      	ldr	r3, [pc, #420]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bce2:	4a68      	ldr	r2, [pc, #416]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bce4:	f043 0310 	orr.w	r3, r3, #16
 802bce8:	6453      	str	r3, [r2, #68]	; 0x44
 802bcea:	4b66      	ldr	r3, [pc, #408]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bcec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bcee:	f003 0310 	and.w	r3, r3, #16
 802bcf2:	61bb      	str	r3, [r7, #24]
 802bcf4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802bcf6:	2300      	movs	r3, #0
 802bcf8:	617b      	str	r3, [r7, #20]
 802bcfa:	4b62      	ldr	r3, [pc, #392]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bcfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bcfe:	4a61      	ldr	r2, [pc, #388]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bd00:	f043 0301 	orr.w	r3, r3, #1
 802bd04:	6313      	str	r3, [r2, #48]	; 0x30
 802bd06:	4b5f      	ldr	r3, [pc, #380]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bd08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bd0a:	f003 0301 	and.w	r3, r3, #1
 802bd0e:	617b      	str	r3, [r7, #20]
 802bd10:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = INT_NET_TX_Pin|INT_NET_RX_Pin;
 802bd12:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 802bd16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bd18:	2302      	movs	r3, #2
 802bd1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802bd1c:	2300      	movs	r3, #0
 802bd1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802bd20:	2303      	movs	r3, #3
 802bd22:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 802bd24:	2307      	movs	r3, #7
 802bd26:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802bd28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802bd2c:	4619      	mov	r1, r3
 802bd2e:	4856      	ldr	r0, [pc, #344]	; (802be88 <HAL_UART_MspInit+0x2a4>)
 802bd30:	f003 ff18 	bl	802fb64 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 802bd34:	4b58      	ldr	r3, [pc, #352]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd36:	4a59      	ldr	r2, [pc, #356]	; (802be9c <HAL_UART_MspInit+0x2b8>)
 802bd38:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 802bd3a:	4b57      	ldr	r3, [pc, #348]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd3c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 802bd40:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802bd42:	4b55      	ldr	r3, [pc, #340]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd44:	2200      	movs	r2, #0
 802bd46:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 802bd48:	4b53      	ldr	r3, [pc, #332]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd4a:	2200      	movs	r2, #0
 802bd4c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 802bd4e:	4b52      	ldr	r3, [pc, #328]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802bd54:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802bd56:	4b50      	ldr	r3, [pc, #320]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd58:	2200      	movs	r2, #0
 802bd5a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802bd5c:	4b4e      	ldr	r3, [pc, #312]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd5e:	2200      	movs	r2, #0
 802bd60:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 802bd62:	4b4d      	ldr	r3, [pc, #308]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd64:	f44f 7280 	mov.w	r2, #256	; 0x100
 802bd68:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 802bd6a:	4b4b      	ldr	r3, [pc, #300]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd6c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802bd70:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802bd72:	4b49      	ldr	r3, [pc, #292]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd74:	2200      	movs	r2, #0
 802bd76:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 802bd78:	4847      	ldr	r0, [pc, #284]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd7a:	f003 fb55 	bl	802f428 <HAL_DMA_Init>
 802bd7e:	4603      	mov	r3, r0
 802bd80:	2b00      	cmp	r3, #0
 802bd82:	d001      	beq.n	802bd88 <HAL_UART_MspInit+0x1a4>
      Error_Handler();
 802bd84:	f7ff fb16 	bl	802b3b4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 802bd88:	687b      	ldr	r3, [r7, #4]
 802bd8a:	4a43      	ldr	r2, [pc, #268]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd8c:	635a      	str	r2, [r3, #52]	; 0x34
 802bd8e:	4a42      	ldr	r2, [pc, #264]	; (802be98 <HAL_UART_MspInit+0x2b4>)
 802bd90:	687b      	ldr	r3, [r7, #4]
 802bd92:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 802bd94:	2200      	movs	r2, #0
 802bd96:	2105      	movs	r1, #5
 802bd98:	2025      	movs	r0, #37	; 0x25
 802bd9a:	f001 fe1a 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 802bd9e:	2025      	movs	r0, #37	; 0x25
 802bda0:	f001 fe33 	bl	802da0a <HAL_NVIC_EnableIRQ>
}
 802bda4:	e068      	b.n	802be78 <HAL_UART_MspInit+0x294>
  else if(huart->Instance==USART2)
 802bda6:	687b      	ldr	r3, [r7, #4]
 802bda8:	681b      	ldr	r3, [r3, #0]
 802bdaa:	4a3d      	ldr	r2, [pc, #244]	; (802bea0 <HAL_UART_MspInit+0x2bc>)
 802bdac:	4293      	cmp	r3, r2
 802bdae:	d163      	bne.n	802be78 <HAL_UART_MspInit+0x294>
    __HAL_RCC_USART2_CLK_ENABLE();
 802bdb0:	2300      	movs	r3, #0
 802bdb2:	613b      	str	r3, [r7, #16]
 802bdb4:	4b33      	ldr	r3, [pc, #204]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bdb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802bdb8:	4a32      	ldr	r2, [pc, #200]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bdba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802bdbe:	6413      	str	r3, [r2, #64]	; 0x40
 802bdc0:	4b30      	ldr	r3, [pc, #192]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bdc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802bdc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802bdc8:	613b      	str	r3, [r7, #16]
 802bdca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802bdcc:	2300      	movs	r3, #0
 802bdce:	60fb      	str	r3, [r7, #12]
 802bdd0:	4b2c      	ldr	r3, [pc, #176]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bdd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bdd4:	4a2b      	ldr	r2, [pc, #172]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bdd6:	f043 0301 	orr.w	r3, r3, #1
 802bdda:	6313      	str	r3, [r2, #48]	; 0x30
 802bddc:	4b29      	ldr	r3, [pc, #164]	; (802be84 <HAL_UART_MspInit+0x2a0>)
 802bdde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bde0:	f003 0301 	and.w	r3, r3, #1
 802bde4:	60fb      	str	r3, [r7, #12]
 802bde6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INT_GPS_TX_Pin|INT_GPS_RX_Pin;
 802bde8:	230c      	movs	r3, #12
 802bdea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bdec:	2302      	movs	r3, #2
 802bdee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802bdf0:	2300      	movs	r3, #0
 802bdf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802bdf4:	2303      	movs	r3, #3
 802bdf6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 802bdf8:	2307      	movs	r3, #7
 802bdfa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802bdfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802be00:	4619      	mov	r1, r3
 802be02:	4821      	ldr	r0, [pc, #132]	; (802be88 <HAL_UART_MspInit+0x2a4>)
 802be04:	f003 feae 	bl	802fb64 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 802be08:	4b26      	ldr	r3, [pc, #152]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be0a:	4a27      	ldr	r2, [pc, #156]	; (802bea8 <HAL_UART_MspInit+0x2c4>)
 802be0c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 802be0e:	4b25      	ldr	r3, [pc, #148]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be10:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 802be14:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802be16:	4b23      	ldr	r3, [pc, #140]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be18:	2200      	movs	r2, #0
 802be1a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 802be1c:	4b21      	ldr	r3, [pc, #132]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be1e:	2200      	movs	r2, #0
 802be20:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 802be22:	4b20      	ldr	r3, [pc, #128]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802be28:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802be2a:	4b1e      	ldr	r3, [pc, #120]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be2c:	2200      	movs	r2, #0
 802be2e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802be30:	4b1c      	ldr	r3, [pc, #112]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be32:	2200      	movs	r2, #0
 802be34:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 802be36:	4b1b      	ldr	r3, [pc, #108]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be38:	f44f 7280 	mov.w	r2, #256	; 0x100
 802be3c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 802be3e:	4b19      	ldr	r3, [pc, #100]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be40:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802be44:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802be46:	4b17      	ldr	r3, [pc, #92]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be48:	2200      	movs	r2, #0
 802be4a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 802be4c:	4815      	ldr	r0, [pc, #84]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be4e:	f003 faeb 	bl	802f428 <HAL_DMA_Init>
 802be52:	4603      	mov	r3, r0
 802be54:	2b00      	cmp	r3, #0
 802be56:	d001      	beq.n	802be5c <HAL_UART_MspInit+0x278>
      Error_Handler();
 802be58:	f7ff faac 	bl	802b3b4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 802be5c:	687b      	ldr	r3, [r7, #4]
 802be5e:	4a11      	ldr	r2, [pc, #68]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be60:	635a      	str	r2, [r3, #52]	; 0x34
 802be62:	4a10      	ldr	r2, [pc, #64]	; (802bea4 <HAL_UART_MspInit+0x2c0>)
 802be64:	687b      	ldr	r3, [r7, #4]
 802be66:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 802be68:	2200      	movs	r2, #0
 802be6a:	2105      	movs	r1, #5
 802be6c:	2026      	movs	r0, #38	; 0x26
 802be6e:	f001 fdb0 	bl	802d9d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 802be72:	2026      	movs	r0, #38	; 0x26
 802be74:	f001 fdc9 	bl	802da0a <HAL_NVIC_EnableIRQ>
}
 802be78:	bf00      	nop
 802be7a:	3738      	adds	r7, #56	; 0x38
 802be7c:	46bd      	mov	sp, r7
 802be7e:	bd80      	pop	{r7, pc}
 802be80:	40004c00 	.word	0x40004c00
 802be84:	40023800 	.word	0x40023800
 802be88:	40020000 	.word	0x40020000
 802be8c:	2000841c 	.word	0x2000841c
 802be90:	40026040 	.word	0x40026040
 802be94:	40011000 	.word	0x40011000
 802be98:	20008700 	.word	0x20008700
 802be9c:	40026440 	.word	0x40026440
 802bea0:	40004400 	.word	0x40004400
 802bea4:	2000847c 	.word	0x2000847c
 802bea8:	40026088 	.word	0x40026088

0802beac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 802beac:	b580      	push	{r7, lr}
 802beae:	b08c      	sub	sp, #48	; 0x30
 802beb0:	af00      	add	r7, sp, #0
 802beb2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 802beb4:	2300      	movs	r3, #0
 802beb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 802beb8:	2300      	movs	r3, #0
 802beba:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 802bebc:	2200      	movs	r2, #0
 802bebe:	6879      	ldr	r1, [r7, #4]
 802bec0:	2019      	movs	r0, #25
 802bec2:	f001 fd86 	bl	802d9d2 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 802bec6:	2019      	movs	r0, #25
 802bec8:	f001 fd9f 	bl	802da0a <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 802becc:	2300      	movs	r3, #0
 802bece:	60fb      	str	r3, [r7, #12]
 802bed0:	4b1e      	ldr	r3, [pc, #120]	; (802bf4c <HAL_InitTick+0xa0>)
 802bed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bed4:	4a1d      	ldr	r2, [pc, #116]	; (802bf4c <HAL_InitTick+0xa0>)
 802bed6:	f043 0301 	orr.w	r3, r3, #1
 802beda:	6453      	str	r3, [r2, #68]	; 0x44
 802bedc:	4b1b      	ldr	r3, [pc, #108]	; (802bf4c <HAL_InitTick+0xa0>)
 802bede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bee0:	f003 0301 	and.w	r3, r3, #1
 802bee4:	60fb      	str	r3, [r7, #12]
 802bee6:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 802bee8:	f107 0210 	add.w	r2, r7, #16
 802beec:	f107 0314 	add.w	r3, r7, #20
 802bef0:	4611      	mov	r1, r2
 802bef2:	4618      	mov	r0, r3
 802bef4:	f008 f810 	bl	8033f18 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 802bef8:	f007 fffa 	bl	8033ef0 <HAL_RCC_GetPCLK2Freq>
 802befc:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 802befe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802bf00:	4a13      	ldr	r2, [pc, #76]	; (802bf50 <HAL_InitTick+0xa4>)
 802bf02:	fba2 2303 	umull	r2, r3, r2, r3
 802bf06:	0c9b      	lsrs	r3, r3, #18
 802bf08:	3b01      	subs	r3, #1
 802bf0a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 802bf0c:	4b11      	ldr	r3, [pc, #68]	; (802bf54 <HAL_InitTick+0xa8>)
 802bf0e:	4a12      	ldr	r2, [pc, #72]	; (802bf58 <HAL_InitTick+0xac>)
 802bf10:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 802bf12:	4b10      	ldr	r3, [pc, #64]	; (802bf54 <HAL_InitTick+0xa8>)
 802bf14:	f240 32e7 	movw	r2, #999	; 0x3e7
 802bf18:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 802bf1a:	4a0e      	ldr	r2, [pc, #56]	; (802bf54 <HAL_InitTick+0xa8>)
 802bf1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802bf1e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 802bf20:	4b0c      	ldr	r3, [pc, #48]	; (802bf54 <HAL_InitTick+0xa8>)
 802bf22:	2200      	movs	r2, #0
 802bf24:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 802bf26:	4b0b      	ldr	r3, [pc, #44]	; (802bf54 <HAL_InitTick+0xa8>)
 802bf28:	2200      	movs	r2, #0
 802bf2a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 802bf2c:	4809      	ldr	r0, [pc, #36]	; (802bf54 <HAL_InitTick+0xa8>)
 802bf2e:	f009 fd51 	bl	80359d4 <HAL_TIM_Base_Init>
 802bf32:	4603      	mov	r3, r0
 802bf34:	2b00      	cmp	r3, #0
 802bf36:	d104      	bne.n	802bf42 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 802bf38:	4806      	ldr	r0, [pc, #24]	; (802bf54 <HAL_InitTick+0xa8>)
 802bf3a:	f009 fd76 	bl	8035a2a <HAL_TIM_Base_Start_IT>
 802bf3e:	4603      	mov	r3, r0
 802bf40:	e000      	b.n	802bf44 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 802bf42:	2301      	movs	r3, #1
}
 802bf44:	4618      	mov	r0, r3
 802bf46:	3730      	adds	r7, #48	; 0x30
 802bf48:	46bd      	mov	sp, r7
 802bf4a:	bd80      	pop	{r7, pc}
 802bf4c:	40023800 	.word	0x40023800
 802bf50:	431bde83 	.word	0x431bde83
 802bf54:	20008a18 	.word	0x20008a18
 802bf58:	40010000 	.word	0x40010000

0802bf5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 802bf5c:	b580      	push	{r7, lr}
 802bf5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
	_Error("NMI_Handler.");
 802bf60:	4802      	ldr	r0, [pc, #8]	; (802bf6c <NMI_Handler+0x10>)
 802bf62:	f013 fcab 	bl	803f8bc <_Error>

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 802bf66:	bf00      	nop
 802bf68:	bd80      	pop	{r7, pc}
 802bf6a:	bf00      	nop
 802bf6c:	08043b4c 	.word	0x08043b4c

0802bf70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 802bf70:	b580      	push	{r7, lr}
 802bf72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	_Error("Hard fault interrupt.");
 802bf74:	4801      	ldr	r0, [pc, #4]	; (802bf7c <HardFault_Handler+0xc>)
 802bf76:	f013 fca1 	bl	803f8bc <_Error>

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 802bf7a:	e7fe      	b.n	802bf7a <HardFault_Handler+0xa>
 802bf7c:	08043b5c 	.word	0x08043b5c

0802bf80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 802bf80:	b580      	push	{r7, lr}
 802bf82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	_Error("Memory management fault.");
 802bf84:	4801      	ldr	r0, [pc, #4]	; (802bf8c <MemManage_Handler+0xc>)
 802bf86:	f013 fc99 	bl	803f8bc <_Error>

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 802bf8a:	e7fe      	b.n	802bf8a <MemManage_Handler+0xa>
 802bf8c:	08043b74 	.word	0x08043b74

0802bf90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 802bf90:	b580      	push	{r7, lr}
 802bf92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	_Error("Pre-fetch fault, memory access fault.");
 802bf94:	4801      	ldr	r0, [pc, #4]	; (802bf9c <BusFault_Handler+0xc>)
 802bf96:	f013 fc91 	bl	803f8bc <_Error>

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 802bf9a:	e7fe      	b.n	802bf9a <BusFault_Handler+0xa>
 802bf9c:	08043b90 	.word	0x08043b90

0802bfa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 802bfa0:	b580      	push	{r7, lr}
 802bfa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	_Error("Undefined instruction or illegal state.");
 802bfa4:	4801      	ldr	r0, [pc, #4]	; (802bfac <UsageFault_Handler+0xc>)
 802bfa6:	f013 fc89 	bl	803f8bc <_Error>

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 802bfaa:	e7fe      	b.n	802bfaa <UsageFault_Handler+0xa>
 802bfac:	08043bb8 	.word	0x08043bb8

0802bfb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 802bfb0:	b580      	push	{r7, lr}
 802bfb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
	_Error("Debug monitor error.");
 802bfb4:	4802      	ldr	r0, [pc, #8]	; (802bfc0 <DebugMon_Handler+0x10>)
 802bfb6:	f013 fc81 	bl	803f8bc <_Error>

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 802bfba:	bf00      	nop
 802bfbc:	bd80      	pop	{r7, pc}
 802bfbe:	bf00      	nop
 802bfc0:	08043be0 	.word	0x08043be0

0802bfc4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 802bfc4:	b580      	push	{r7, lr}
 802bfc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 802bfc8:	2001      	movs	r0, #1
 802bfca:	f004 f89b 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 802bfce:	bf00      	nop
 802bfd0:	bd80      	pop	{r7, pc}

0802bfd2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 802bfd2:	b580      	push	{r7, lr}
 802bfd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 802bfd6:	2002      	movs	r0, #2
 802bfd8:	f004 f894 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 802bfdc:	bf00      	nop
 802bfde:	bd80      	pop	{r7, pc}

0802bfe0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 802bfe0:	b580      	push	{r7, lr}
 802bfe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 802bfe4:	2004      	movs	r0, #4
 802bfe6:	f004 f88d 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 802bfea:	bf00      	nop
 802bfec:	bd80      	pop	{r7, pc}

0802bfee <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 802bfee:	b580      	push	{r7, lr}
 802bff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 802bff2:	2008      	movs	r0, #8
 802bff4:	f004 f886 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 802bff8:	bf00      	nop
 802bffa:	bd80      	pop	{r7, pc}

0802bffc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 802bffc:	b580      	push	{r7, lr}
 802bffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 802c000:	4803      	ldr	r0, [pc, #12]	; (802c010 <DMA1_Stream2_IRQHandler+0x14>)
 802c002:	f003 fb39 	bl	802f678 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */
	FINGER_DMA_IrqHandler();
 802c006:	f7f5 f909 	bl	802121c <FINGER_DMA_IrqHandler>

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 802c00a:	bf00      	nop
 802c00c:	bd80      	pop	{r7, pc}
 802c00e:	bf00      	nop
 802c010:	2000841c 	.word	0x2000841c

0802c014 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 802c014:	b580      	push	{r7, lr}
 802c016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 802c018:	4803      	ldr	r0, [pc, #12]	; (802c028 <DMA1_Stream5_IRQHandler+0x14>)
 802c01a:	f003 fb2d 	bl	802f678 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
	UBLOX_DMA_IrqHandler();
 802c01e:	f7f6 fac3 	bl	80225a8 <UBLOX_DMA_IrqHandler>

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 802c022:	bf00      	nop
 802c024:	bd80      	pop	{r7, pc}
 802c026:	bf00      	nop
 802c028:	2000847c 	.word	0x2000847c

0802c02c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 802c02c:	b580      	push	{r7, lr}
 802c02e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 802c030:	4802      	ldr	r0, [pc, #8]	; (802c03c <CAN1_RX0_IRQHandler+0x10>)
 802c032:	f001 f9b5 	bl	802d3a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 802c036:	bf00      	nop
 802c038:	bd80      	pop	{r7, pc}
 802c03a:	bf00      	nop
 802c03c:	20008934 	.word	0x20008934

0802c040 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 802c040:	b580      	push	{r7, lr}
 802c042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 802c044:	2020      	movs	r0, #32
 802c046:	f004 f85d 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 802c04a:	2040      	movs	r0, #64	; 0x40
 802c04c:	f004 f85a 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 802c050:	2080      	movs	r0, #128	; 0x80
 802c052:	f004 f857 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 802c056:	f44f 7080 	mov.w	r0, #256	; 0x100
 802c05a:	f004 f853 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 802c05e:	f44f 7000 	mov.w	r0, #512	; 0x200
 802c062:	f004 f84f 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 802c066:	bf00      	nop
 802c068:	bd80      	pop	{r7, pc}
	...

0802c06c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 802c06c:	b580      	push	{r7, lr}
 802c06e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 802c070:	4803      	ldr	r0, [pc, #12]	; (802c080 <TIM1_UP_TIM10_IRQHandler+0x14>)
 802c072:	f009 fd33 	bl	8035adc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 802c076:	4803      	ldr	r0, [pc, #12]	; (802c084 <TIM1_UP_TIM10_IRQHandler+0x18>)
 802c078:	f009 fd30 	bl	8035adc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 802c07c:	bf00      	nop
 802c07e:	bd80      	pop	{r7, pc}
 802c080:	20008a18 	.word	0x20008a18
 802c084:	20008590 	.word	0x20008590

0802c088 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 802c088:	b580      	push	{r7, lr}
 802c08a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 802c08c:	4802      	ldr	r0, [pc, #8]	; (802c098 <I2C1_EV_IRQHandler+0x10>)
 802c08e:	f004 fed5 	bl	8030e3c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 802c092:	bf00      	nop
 802c094:	bd80      	pop	{r7, pc}
 802c096:	bf00      	nop
 802c098:	20008534 	.word	0x20008534

0802c09c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 802c09c:	b580      	push	{r7, lr}
 802c09e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 802c0a0:	4802      	ldr	r0, [pc, #8]	; (802c0ac <I2C1_ER_IRQHandler+0x10>)
 802c0a2:	f005 f831 	bl	8031108 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 802c0a6:	bf00      	nop
 802c0a8:	bd80      	pop	{r7, pc}
 802c0aa:	bf00      	nop
 802c0ac:	20008534 	.word	0x20008534

0802c0b0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 802c0b0:	b580      	push	{r7, lr}
 802c0b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 802c0b4:	4803      	ldr	r0, [pc, #12]	; (802c0c4 <USART1_IRQHandler+0x14>)
 802c0b6:	f00a fad1 	bl	803665c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
	SIMCOM_USART_IrqHandler();
 802c0ba:	f00f fd67 	bl	803bb8c <SIMCOM_USART_IrqHandler>

  /* USER CODE END USART1_IRQn 1 */
}
 802c0be:	bf00      	nop
 802c0c0:	bd80      	pop	{r7, pc}
 802c0c2:	bf00      	nop
 802c0c4:	20008764 	.word	0x20008764

0802c0c8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 802c0c8:	b580      	push	{r7, lr}
 802c0ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 802c0cc:	4803      	ldr	r0, [pc, #12]	; (802c0dc <USART2_IRQHandler+0x14>)
 802c0ce:	f00a fac5 	bl	803665c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
	UBLOX_USART_IrqHandler();
 802c0d2:	f7f6 fa4b 	bl	802256c <UBLOX_USART_IrqHandler>

  /* USER CODE END USART2_IRQn 1 */
}
 802c0d6:	bf00      	nop
 802c0d8:	bd80      	pop	{r7, pc}
 802c0da:	bf00      	nop
 802c0dc:	200088f0 	.word	0x200088f0

0802c0e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 802c0e0:	b580      	push	{r7, lr}
 802c0e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 802c0e4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 802c0e8:	f004 f80c 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 802c0ec:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 802c0f0:	f004 f808 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 802c0f4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 802c0f8:	f004 f804 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 802c0fc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 802c100:	f004 f800 	bl	8030104 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 802c104:	bf00      	nop
 802c106:	bd80      	pop	{r7, pc}

0802c108 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 802c108:	b580      	push	{r7, lr}
 802c10a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 802c10c:	4802      	ldr	r0, [pc, #8]	; (802c118 <DMA1_Stream7_IRQHandler+0x10>)
 802c10e:	f003 fab3 	bl	802f678 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 802c112:	bf00      	nop
 802c114:	bd80      	pop	{r7, pc}
 802c116:	bf00      	nop
 802c118:	20008650 	.word	0x20008650

0802c11c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 802c11c:	b580      	push	{r7, lr}
 802c11e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 802c120:	4802      	ldr	r0, [pc, #8]	; (802c12c <SPI3_IRQHandler+0x10>)
 802c122:	f007 f8f9 	bl	8033318 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 802c126:	bf00      	nop
 802c128:	bd80      	pop	{r7, pc}
 802c12a:	bf00      	nop
 802c12c:	200089c0 	.word	0x200089c0

0802c130 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 802c130:	b580      	push	{r7, lr}
 802c132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 802c134:	4803      	ldr	r0, [pc, #12]	; (802c144 <UART4_IRQHandler+0x14>)
 802c136:	f00a fa91 	bl	803665c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
	FINGER_USART_IrqHandler();
 802c13a:	f7f5 f851 	bl	80211e0 <FINGER_USART_IrqHandler>

  /* USER CODE END UART4_IRQn 1 */
}
 802c13e:	bf00      	nop
 802c140:	bd80      	pop	{r7, pc}
 802c142:	bf00      	nop
 802c144:	20008850 	.word	0x20008850

0802c148 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 802c148:	b580      	push	{r7, lr}
 802c14a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 802c14c:	4802      	ldr	r0, [pc, #8]	; (802c158 <DMA2_Stream0_IRQHandler+0x10>)
 802c14e:	f003 fa93 	bl	802f678 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 802c152:	bf00      	nop
 802c154:	bd80      	pop	{r7, pc}
 802c156:	bf00      	nop
 802c158:	200087a4 	.word	0x200087a4

0802c15c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 802c15c:	b580      	push	{r7, lr}
 802c15e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 802c160:	4803      	ldr	r0, [pc, #12]	; (802c170 <DMA2_Stream2_IRQHandler+0x14>)
 802c162:	f003 fa89 	bl	802f678 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */
	SIMCOM_DMA_IrqHandler();
 802c166:	f00f fd2f 	bl	803bbc8 <SIMCOM_DMA_IrqHandler>

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 802c16a:	bf00      	nop
 802c16c:	bd80      	pop	{r7, pc}
 802c16e:	bf00      	nop
 802c170:	20008700 	.word	0x20008700

0802c174 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 802c174:	b580      	push	{r7, lr}
 802c176:	b084      	sub	sp, #16
 802c178:	af00      	add	r7, sp, #0
 802c17a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 802c17c:	4b11      	ldr	r3, [pc, #68]	; (802c1c4 <_sbrk+0x50>)
 802c17e:	681b      	ldr	r3, [r3, #0]
 802c180:	2b00      	cmp	r3, #0
 802c182:	d102      	bne.n	802c18a <_sbrk+0x16>
		heap_end = &end;
 802c184:	4b0f      	ldr	r3, [pc, #60]	; (802c1c4 <_sbrk+0x50>)
 802c186:	4a10      	ldr	r2, [pc, #64]	; (802c1c8 <_sbrk+0x54>)
 802c188:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 802c18a:	4b0e      	ldr	r3, [pc, #56]	; (802c1c4 <_sbrk+0x50>)
 802c18c:	681b      	ldr	r3, [r3, #0]
 802c18e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 802c190:	4b0c      	ldr	r3, [pc, #48]	; (802c1c4 <_sbrk+0x50>)
 802c192:	681a      	ldr	r2, [r3, #0]
 802c194:	687b      	ldr	r3, [r7, #4]
 802c196:	4413      	add	r3, r2
 802c198:	466a      	mov	r2, sp
 802c19a:	4293      	cmp	r3, r2
 802c19c:	d907      	bls.n	802c1ae <_sbrk+0x3a>
	{
		errno = ENOMEM;
 802c19e:	f013 fc43 	bl	803fa28 <__errno>
 802c1a2:	4602      	mov	r2, r0
 802c1a4:	230c      	movs	r3, #12
 802c1a6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 802c1a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802c1ac:	e006      	b.n	802c1bc <_sbrk+0x48>
	}

	heap_end += incr;
 802c1ae:	4b05      	ldr	r3, [pc, #20]	; (802c1c4 <_sbrk+0x50>)
 802c1b0:	681a      	ldr	r2, [r3, #0]
 802c1b2:	687b      	ldr	r3, [r7, #4]
 802c1b4:	4413      	add	r3, r2
 802c1b6:	4a03      	ldr	r2, [pc, #12]	; (802c1c4 <_sbrk+0x50>)
 802c1b8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 802c1ba:	68fb      	ldr	r3, [r7, #12]
}
 802c1bc:	4618      	mov	r0, r3
 802c1be:	3710      	adds	r7, #16
 802c1c0:	46bd      	mov	sp, r7
 802c1c2:	bd80      	pop	{r7, pc}
 802c1c4:	20000f30 	.word	0x20000f30
 802c1c8:	200090f0 	.word	0x200090f0

0802c1cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 802c1cc:	b480      	push	{r7}
 802c1ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 802c1d0:	4b07      	ldr	r3, [pc, #28]	; (802c1f0 <SystemInit+0x24>)
 802c1d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 802c1d6:	4a06      	ldr	r2, [pc, #24]	; (802c1f0 <SystemInit+0x24>)
 802c1d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 802c1dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 802c1e0:	4b03      	ldr	r3, [pc, #12]	; (802c1f0 <SystemInit+0x24>)
 802c1e2:	4a04      	ldr	r2, [pc, #16]	; (802c1f4 <SystemInit+0x28>)
 802c1e4:	609a      	str	r2, [r3, #8]
#endif
}
 802c1e6:	bf00      	nop
 802c1e8:	46bd      	mov	sp, r7
 802c1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c1ee:	4770      	bx	lr
 802c1f0:	e000ed00 	.word	0xe000ed00
 802c1f4:	08020000 	.word	0x08020000

0802c1f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 802c1f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 802c230 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 802c1fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 802c1fe:	e003      	b.n	802c208 <LoopCopyDataInit>

0802c200 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 802c200:	4b0c      	ldr	r3, [pc, #48]	; (802c234 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 802c202:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 802c204:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 802c206:	3104      	adds	r1, #4

0802c208 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 802c208:	480b      	ldr	r0, [pc, #44]	; (802c238 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 802c20a:	4b0c      	ldr	r3, [pc, #48]	; (802c23c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 802c20c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 802c20e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 802c210:	d3f6      	bcc.n	802c200 <CopyDataInit>
  ldr  r2, =_sbss
 802c212:	4a0b      	ldr	r2, [pc, #44]	; (802c240 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 802c214:	e002      	b.n	802c21c <LoopFillZerobss>

0802c216 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 802c216:	2300      	movs	r3, #0
  str  r3, [r2], #4
 802c218:	f842 3b04 	str.w	r3, [r2], #4

0802c21c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 802c21c:	4b09      	ldr	r3, [pc, #36]	; (802c244 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 802c21e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 802c220:	d3f9      	bcc.n	802c216 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 802c222:	f7ff ffd3 	bl	802c1cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 802c226:	f013 fc05 	bl	803fa34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 802c22a:	f7fd f995 	bl	8029558 <main>
  bx  lr    
 802c22e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 802c230:	2004fff8 	.word	0x2004fff8
  ldr  r3, =_sidata
 802c234:	080566e8 	.word	0x080566e8
  ldr  r0, =_sdata
 802c238:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 802c23c:	20000498 	.word	0x20000498
  ldr  r2, =_sbss
 802c240:	20000498 	.word	0x20000498
  ldr  r3, = _ebss
 802c244:	200090ec 	.word	0x200090ec

0802c248 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 802c248:	e7fe      	b.n	802c248 <ADC_IRQHandler>
	...

0802c24c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 802c24c:	b580      	push	{r7, lr}
 802c24e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 802c250:	4b0e      	ldr	r3, [pc, #56]	; (802c28c <HAL_Init+0x40>)
 802c252:	681b      	ldr	r3, [r3, #0]
 802c254:	4a0d      	ldr	r2, [pc, #52]	; (802c28c <HAL_Init+0x40>)
 802c256:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 802c25a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 802c25c:	4b0b      	ldr	r3, [pc, #44]	; (802c28c <HAL_Init+0x40>)
 802c25e:	681b      	ldr	r3, [r3, #0]
 802c260:	4a0a      	ldr	r2, [pc, #40]	; (802c28c <HAL_Init+0x40>)
 802c262:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802c266:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 802c268:	4b08      	ldr	r3, [pc, #32]	; (802c28c <HAL_Init+0x40>)
 802c26a:	681b      	ldr	r3, [r3, #0]
 802c26c:	4a07      	ldr	r2, [pc, #28]	; (802c28c <HAL_Init+0x40>)
 802c26e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802c272:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 802c274:	2003      	movs	r0, #3
 802c276:	f001 fba1 	bl	802d9bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 802c27a:	2000      	movs	r0, #0
 802c27c:	f7ff fe16 	bl	802beac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 802c280:	f7ff f8a2 	bl	802b3c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 802c284:	2300      	movs	r3, #0
}
 802c286:	4618      	mov	r0, r3
 802c288:	bd80      	pop	{r7, pc}
 802c28a:	bf00      	nop
 802c28c:	40023c00 	.word	0x40023c00

0802c290 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 802c290:	b480      	push	{r7}
 802c292:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 802c294:	4b06      	ldr	r3, [pc, #24]	; (802c2b0 <HAL_IncTick+0x20>)
 802c296:	781b      	ldrb	r3, [r3, #0]
 802c298:	461a      	mov	r2, r3
 802c29a:	4b06      	ldr	r3, [pc, #24]	; (802c2b4 <HAL_IncTick+0x24>)
 802c29c:	681b      	ldr	r3, [r3, #0]
 802c29e:	4413      	add	r3, r2
 802c2a0:	4a04      	ldr	r2, [pc, #16]	; (802c2b4 <HAL_IncTick+0x24>)
 802c2a2:	6013      	str	r3, [r2, #0]
}
 802c2a4:	bf00      	nop
 802c2a6:	46bd      	mov	sp, r7
 802c2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c2ac:	4770      	bx	lr
 802c2ae:	bf00      	nop
 802c2b0:	2000029c 	.word	0x2000029c
 802c2b4:	20008a58 	.word	0x20008a58

0802c2b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 802c2b8:	b480      	push	{r7}
 802c2ba:	af00      	add	r7, sp, #0
  return uwTick;
 802c2bc:	4b03      	ldr	r3, [pc, #12]	; (802c2cc <HAL_GetTick+0x14>)
 802c2be:	681b      	ldr	r3, [r3, #0]
}
 802c2c0:	4618      	mov	r0, r3
 802c2c2:	46bd      	mov	sp, r7
 802c2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c2c8:	4770      	bx	lr
 802c2ca:	bf00      	nop
 802c2cc:	20008a58 	.word	0x20008a58

0802c2d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 802c2d0:	b580      	push	{r7, lr}
 802c2d2:	b084      	sub	sp, #16
 802c2d4:	af00      	add	r7, sp, #0
 802c2d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 802c2d8:	f7ff ffee 	bl	802c2b8 <HAL_GetTick>
 802c2dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 802c2de:	687b      	ldr	r3, [r7, #4]
 802c2e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 802c2e2:	68fb      	ldr	r3, [r7, #12]
 802c2e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 802c2e8:	d005      	beq.n	802c2f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 802c2ea:	4b09      	ldr	r3, [pc, #36]	; (802c310 <HAL_Delay+0x40>)
 802c2ec:	781b      	ldrb	r3, [r3, #0]
 802c2ee:	461a      	mov	r2, r3
 802c2f0:	68fb      	ldr	r3, [r7, #12]
 802c2f2:	4413      	add	r3, r2
 802c2f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 802c2f6:	bf00      	nop
 802c2f8:	f7ff ffde 	bl	802c2b8 <HAL_GetTick>
 802c2fc:	4602      	mov	r2, r0
 802c2fe:	68bb      	ldr	r3, [r7, #8]
 802c300:	1ad3      	subs	r3, r2, r3
 802c302:	68fa      	ldr	r2, [r7, #12]
 802c304:	429a      	cmp	r2, r3
 802c306:	d8f7      	bhi.n	802c2f8 <HAL_Delay+0x28>
  {
  }
}
 802c308:	bf00      	nop
 802c30a:	3710      	adds	r7, #16
 802c30c:	46bd      	mov	sp, r7
 802c30e:	bd80      	pop	{r7, pc}
 802c310:	2000029c 	.word	0x2000029c

0802c314 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 802c314:	b580      	push	{r7, lr}
 802c316:	b084      	sub	sp, #16
 802c318:	af00      	add	r7, sp, #0
 802c31a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 802c31c:	2300      	movs	r3, #0
 802c31e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 802c320:	687b      	ldr	r3, [r7, #4]
 802c322:	2b00      	cmp	r3, #0
 802c324:	d101      	bne.n	802c32a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 802c326:	2301      	movs	r3, #1
 802c328:	e033      	b.n	802c392 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 802c32a:	687b      	ldr	r3, [r7, #4]
 802c32c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c32e:	2b00      	cmp	r3, #0
 802c330:	d109      	bne.n	802c346 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 802c332:	6878      	ldr	r0, [r7, #4]
 802c334:	f7ff f874 	bl	802b420 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 802c338:	687b      	ldr	r3, [r7, #4]
 802c33a:	2200      	movs	r2, #0
 802c33c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 802c33e:	687b      	ldr	r3, [r7, #4]
 802c340:	2200      	movs	r2, #0
 802c342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 802c346:	687b      	ldr	r3, [r7, #4]
 802c348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c34a:	f003 0310 	and.w	r3, r3, #16
 802c34e:	2b00      	cmp	r3, #0
 802c350:	d118      	bne.n	802c384 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 802c352:	687b      	ldr	r3, [r7, #4]
 802c354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c356:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 802c35a:	f023 0302 	bic.w	r3, r3, #2
 802c35e:	f043 0202 	orr.w	r2, r3, #2
 802c362:	687b      	ldr	r3, [r7, #4]
 802c364:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 802c366:	6878      	ldr	r0, [r7, #4]
 802c368:	f000 fa28 	bl	802c7bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 802c36c:	687b      	ldr	r3, [r7, #4]
 802c36e:	2200      	movs	r2, #0
 802c370:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 802c372:	687b      	ldr	r3, [r7, #4]
 802c374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c376:	f023 0303 	bic.w	r3, r3, #3
 802c37a:	f043 0201 	orr.w	r2, r3, #1
 802c37e:	687b      	ldr	r3, [r7, #4]
 802c380:	641a      	str	r2, [r3, #64]	; 0x40
 802c382:	e001      	b.n	802c388 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 802c384:	2301      	movs	r3, #1
 802c386:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 802c388:	687b      	ldr	r3, [r7, #4]
 802c38a:	2200      	movs	r2, #0
 802c38c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 802c390:	7bfb      	ldrb	r3, [r7, #15]
}
 802c392:	4618      	mov	r0, r3
 802c394:	3710      	adds	r7, #16
 802c396:	46bd      	mov	sp, r7
 802c398:	bd80      	pop	{r7, pc}
	...

0802c39c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 802c39c:	b580      	push	{r7, lr}
 802c39e:	b086      	sub	sp, #24
 802c3a0:	af00      	add	r7, sp, #0
 802c3a2:	60f8      	str	r0, [r7, #12]
 802c3a4:	60b9      	str	r1, [r7, #8]
 802c3a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 802c3a8:	2300      	movs	r3, #0
 802c3aa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 802c3ac:	68fb      	ldr	r3, [r7, #12]
 802c3ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802c3b2:	2b01      	cmp	r3, #1
 802c3b4:	d101      	bne.n	802c3ba <HAL_ADC_Start_DMA+0x1e>
 802c3b6:	2302      	movs	r3, #2
 802c3b8:	e0b1      	b.n	802c51e <HAL_ADC_Start_DMA+0x182>
 802c3ba:	68fb      	ldr	r3, [r7, #12]
 802c3bc:	2201      	movs	r2, #1
 802c3be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 802c3c2:	68fb      	ldr	r3, [r7, #12]
 802c3c4:	681b      	ldr	r3, [r3, #0]
 802c3c6:	689b      	ldr	r3, [r3, #8]
 802c3c8:	f003 0301 	and.w	r3, r3, #1
 802c3cc:	2b01      	cmp	r3, #1
 802c3ce:	d018      	beq.n	802c402 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 802c3d0:	68fb      	ldr	r3, [r7, #12]
 802c3d2:	681b      	ldr	r3, [r3, #0]
 802c3d4:	689a      	ldr	r2, [r3, #8]
 802c3d6:	68fb      	ldr	r3, [r7, #12]
 802c3d8:	681b      	ldr	r3, [r3, #0]
 802c3da:	f042 0201 	orr.w	r2, r2, #1
 802c3de:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 802c3e0:	4b51      	ldr	r3, [pc, #324]	; (802c528 <HAL_ADC_Start_DMA+0x18c>)
 802c3e2:	681b      	ldr	r3, [r3, #0]
 802c3e4:	4a51      	ldr	r2, [pc, #324]	; (802c52c <HAL_ADC_Start_DMA+0x190>)
 802c3e6:	fba2 2303 	umull	r2, r3, r2, r3
 802c3ea:	0c9a      	lsrs	r2, r3, #18
 802c3ec:	4613      	mov	r3, r2
 802c3ee:	005b      	lsls	r3, r3, #1
 802c3f0:	4413      	add	r3, r2
 802c3f2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 802c3f4:	e002      	b.n	802c3fc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 802c3f6:	693b      	ldr	r3, [r7, #16]
 802c3f8:	3b01      	subs	r3, #1
 802c3fa:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 802c3fc:	693b      	ldr	r3, [r7, #16]
 802c3fe:	2b00      	cmp	r3, #0
 802c400:	d1f9      	bne.n	802c3f6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 802c402:	68fb      	ldr	r3, [r7, #12]
 802c404:	681b      	ldr	r3, [r3, #0]
 802c406:	689b      	ldr	r3, [r3, #8]
 802c408:	f003 0301 	and.w	r3, r3, #1
 802c40c:	2b01      	cmp	r3, #1
 802c40e:	f040 8085 	bne.w	802c51c <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 802c412:	68fb      	ldr	r3, [r7, #12]
 802c414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c416:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 802c41a:	f023 0301 	bic.w	r3, r3, #1
 802c41e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 802c422:	68fb      	ldr	r3, [r7, #12]
 802c424:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 802c426:	68fb      	ldr	r3, [r7, #12]
 802c428:	681b      	ldr	r3, [r3, #0]
 802c42a:	685b      	ldr	r3, [r3, #4]
 802c42c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802c430:	2b00      	cmp	r3, #0
 802c432:	d007      	beq.n	802c444 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 802c434:	68fb      	ldr	r3, [r7, #12]
 802c436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c438:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 802c43c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 802c440:	68fb      	ldr	r3, [r7, #12]
 802c442:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 802c444:	68fb      	ldr	r3, [r7, #12]
 802c446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c448:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802c44c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802c450:	d106      	bne.n	802c460 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 802c452:	68fb      	ldr	r3, [r7, #12]
 802c454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802c456:	f023 0206 	bic.w	r2, r3, #6
 802c45a:	68fb      	ldr	r3, [r7, #12]
 802c45c:	645a      	str	r2, [r3, #68]	; 0x44
 802c45e:	e002      	b.n	802c466 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 802c460:	68fb      	ldr	r3, [r7, #12]
 802c462:	2200      	movs	r2, #0
 802c464:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 802c466:	68fb      	ldr	r3, [r7, #12]
 802c468:	2200      	movs	r2, #0
 802c46a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 802c46e:	4b30      	ldr	r3, [pc, #192]	; (802c530 <HAL_ADC_Start_DMA+0x194>)
 802c470:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 802c472:	68fb      	ldr	r3, [r7, #12]
 802c474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c476:	4a2f      	ldr	r2, [pc, #188]	; (802c534 <HAL_ADC_Start_DMA+0x198>)
 802c478:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 802c47a:	68fb      	ldr	r3, [r7, #12]
 802c47c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c47e:	4a2e      	ldr	r2, [pc, #184]	; (802c538 <HAL_ADC_Start_DMA+0x19c>)
 802c480:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 802c482:	68fb      	ldr	r3, [r7, #12]
 802c484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c486:	4a2d      	ldr	r2, [pc, #180]	; (802c53c <HAL_ADC_Start_DMA+0x1a0>)
 802c488:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 802c48a:	68fb      	ldr	r3, [r7, #12]
 802c48c:	681b      	ldr	r3, [r3, #0]
 802c48e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 802c492:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 802c494:	68fb      	ldr	r3, [r7, #12]
 802c496:	681b      	ldr	r3, [r3, #0]
 802c498:	685a      	ldr	r2, [r3, #4]
 802c49a:	68fb      	ldr	r3, [r7, #12]
 802c49c:	681b      	ldr	r3, [r3, #0]
 802c49e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 802c4a2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 802c4a4:	68fb      	ldr	r3, [r7, #12]
 802c4a6:	681b      	ldr	r3, [r3, #0]
 802c4a8:	689a      	ldr	r2, [r3, #8]
 802c4aa:	68fb      	ldr	r3, [r7, #12]
 802c4ac:	681b      	ldr	r3, [r3, #0]
 802c4ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 802c4b2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 802c4b4:	68fb      	ldr	r3, [r7, #12]
 802c4b6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 802c4b8:	68fb      	ldr	r3, [r7, #12]
 802c4ba:	681b      	ldr	r3, [r3, #0]
 802c4bc:	334c      	adds	r3, #76	; 0x4c
 802c4be:	4619      	mov	r1, r3
 802c4c0:	68ba      	ldr	r2, [r7, #8]
 802c4c2:	687b      	ldr	r3, [r7, #4]
 802c4c4:	f003 f85e 	bl	802f584 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 802c4c8:	697b      	ldr	r3, [r7, #20]
 802c4ca:	685b      	ldr	r3, [r3, #4]
 802c4cc:	f003 031f 	and.w	r3, r3, #31
 802c4d0:	2b00      	cmp	r3, #0
 802c4d2:	d10f      	bne.n	802c4f4 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 802c4d4:	68fb      	ldr	r3, [r7, #12]
 802c4d6:	681b      	ldr	r3, [r3, #0]
 802c4d8:	689b      	ldr	r3, [r3, #8]
 802c4da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 802c4de:	2b00      	cmp	r3, #0
 802c4e0:	d11c      	bne.n	802c51c <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 802c4e2:	68fb      	ldr	r3, [r7, #12]
 802c4e4:	681b      	ldr	r3, [r3, #0]
 802c4e6:	689a      	ldr	r2, [r3, #8]
 802c4e8:	68fb      	ldr	r3, [r7, #12]
 802c4ea:	681b      	ldr	r3, [r3, #0]
 802c4ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 802c4f0:	609a      	str	r2, [r3, #8]
 802c4f2:	e013      	b.n	802c51c <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 802c4f4:	68fb      	ldr	r3, [r7, #12]
 802c4f6:	681b      	ldr	r3, [r3, #0]
 802c4f8:	4a11      	ldr	r2, [pc, #68]	; (802c540 <HAL_ADC_Start_DMA+0x1a4>)
 802c4fa:	4293      	cmp	r3, r2
 802c4fc:	d10e      	bne.n	802c51c <HAL_ADC_Start_DMA+0x180>
 802c4fe:	68fb      	ldr	r3, [r7, #12]
 802c500:	681b      	ldr	r3, [r3, #0]
 802c502:	689b      	ldr	r3, [r3, #8]
 802c504:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 802c508:	2b00      	cmp	r3, #0
 802c50a:	d107      	bne.n	802c51c <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 802c50c:	68fb      	ldr	r3, [r7, #12]
 802c50e:	681b      	ldr	r3, [r3, #0]
 802c510:	689a      	ldr	r2, [r3, #8]
 802c512:	68fb      	ldr	r3, [r7, #12]
 802c514:	681b      	ldr	r3, [r3, #0]
 802c516:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 802c51a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 802c51c:	2300      	movs	r3, #0
}
 802c51e:	4618      	mov	r0, r3
 802c520:	3718      	adds	r7, #24
 802c522:	46bd      	mov	sp, r7
 802c524:	bd80      	pop	{r7, pc}
 802c526:	bf00      	nop
 802c528:	20000294 	.word	0x20000294
 802c52c:	431bde83 	.word	0x431bde83
 802c530:	40012300 	.word	0x40012300
 802c534:	0802c9b5 	.word	0x0802c9b5
 802c538:	0802ca6f 	.word	0x0802ca6f
 802c53c:	0802ca8b 	.word	0x0802ca8b
 802c540:	40012000 	.word	0x40012000

0802c544 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 802c544:	b480      	push	{r7}
 802c546:	b083      	sub	sp, #12
 802c548:	af00      	add	r7, sp, #0
 802c54a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 802c54c:	bf00      	nop
 802c54e:	370c      	adds	r7, #12
 802c550:	46bd      	mov	sp, r7
 802c552:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c556:	4770      	bx	lr

0802c558 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 802c558:	b480      	push	{r7}
 802c55a:	b085      	sub	sp, #20
 802c55c:	af00      	add	r7, sp, #0
 802c55e:	6078      	str	r0, [r7, #4]
 802c560:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 802c562:	2300      	movs	r3, #0
 802c564:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 802c566:	687b      	ldr	r3, [r7, #4]
 802c568:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802c56c:	2b01      	cmp	r3, #1
 802c56e:	d101      	bne.n	802c574 <HAL_ADC_ConfigChannel+0x1c>
 802c570:	2302      	movs	r3, #2
 802c572:	e113      	b.n	802c79c <HAL_ADC_ConfigChannel+0x244>
 802c574:	687b      	ldr	r3, [r7, #4]
 802c576:	2201      	movs	r2, #1
 802c578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 802c57c:	683b      	ldr	r3, [r7, #0]
 802c57e:	681b      	ldr	r3, [r3, #0]
 802c580:	2b09      	cmp	r3, #9
 802c582:	d925      	bls.n	802c5d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 802c584:	687b      	ldr	r3, [r7, #4]
 802c586:	681b      	ldr	r3, [r3, #0]
 802c588:	68d9      	ldr	r1, [r3, #12]
 802c58a:	683b      	ldr	r3, [r7, #0]
 802c58c:	681b      	ldr	r3, [r3, #0]
 802c58e:	b29b      	uxth	r3, r3
 802c590:	461a      	mov	r2, r3
 802c592:	4613      	mov	r3, r2
 802c594:	005b      	lsls	r3, r3, #1
 802c596:	4413      	add	r3, r2
 802c598:	3b1e      	subs	r3, #30
 802c59a:	2207      	movs	r2, #7
 802c59c:	fa02 f303 	lsl.w	r3, r2, r3
 802c5a0:	43da      	mvns	r2, r3
 802c5a2:	687b      	ldr	r3, [r7, #4]
 802c5a4:	681b      	ldr	r3, [r3, #0]
 802c5a6:	400a      	ands	r2, r1
 802c5a8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 802c5aa:	687b      	ldr	r3, [r7, #4]
 802c5ac:	681b      	ldr	r3, [r3, #0]
 802c5ae:	68d9      	ldr	r1, [r3, #12]
 802c5b0:	683b      	ldr	r3, [r7, #0]
 802c5b2:	689a      	ldr	r2, [r3, #8]
 802c5b4:	683b      	ldr	r3, [r7, #0]
 802c5b6:	681b      	ldr	r3, [r3, #0]
 802c5b8:	b29b      	uxth	r3, r3
 802c5ba:	4618      	mov	r0, r3
 802c5bc:	4603      	mov	r3, r0
 802c5be:	005b      	lsls	r3, r3, #1
 802c5c0:	4403      	add	r3, r0
 802c5c2:	3b1e      	subs	r3, #30
 802c5c4:	409a      	lsls	r2, r3
 802c5c6:	687b      	ldr	r3, [r7, #4]
 802c5c8:	681b      	ldr	r3, [r3, #0]
 802c5ca:	430a      	orrs	r2, r1
 802c5cc:	60da      	str	r2, [r3, #12]
 802c5ce:	e022      	b.n	802c616 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 802c5d0:	687b      	ldr	r3, [r7, #4]
 802c5d2:	681b      	ldr	r3, [r3, #0]
 802c5d4:	6919      	ldr	r1, [r3, #16]
 802c5d6:	683b      	ldr	r3, [r7, #0]
 802c5d8:	681b      	ldr	r3, [r3, #0]
 802c5da:	b29b      	uxth	r3, r3
 802c5dc:	461a      	mov	r2, r3
 802c5de:	4613      	mov	r3, r2
 802c5e0:	005b      	lsls	r3, r3, #1
 802c5e2:	4413      	add	r3, r2
 802c5e4:	2207      	movs	r2, #7
 802c5e6:	fa02 f303 	lsl.w	r3, r2, r3
 802c5ea:	43da      	mvns	r2, r3
 802c5ec:	687b      	ldr	r3, [r7, #4]
 802c5ee:	681b      	ldr	r3, [r3, #0]
 802c5f0:	400a      	ands	r2, r1
 802c5f2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 802c5f4:	687b      	ldr	r3, [r7, #4]
 802c5f6:	681b      	ldr	r3, [r3, #0]
 802c5f8:	6919      	ldr	r1, [r3, #16]
 802c5fa:	683b      	ldr	r3, [r7, #0]
 802c5fc:	689a      	ldr	r2, [r3, #8]
 802c5fe:	683b      	ldr	r3, [r7, #0]
 802c600:	681b      	ldr	r3, [r3, #0]
 802c602:	b29b      	uxth	r3, r3
 802c604:	4618      	mov	r0, r3
 802c606:	4603      	mov	r3, r0
 802c608:	005b      	lsls	r3, r3, #1
 802c60a:	4403      	add	r3, r0
 802c60c:	409a      	lsls	r2, r3
 802c60e:	687b      	ldr	r3, [r7, #4]
 802c610:	681b      	ldr	r3, [r3, #0]
 802c612:	430a      	orrs	r2, r1
 802c614:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 802c616:	683b      	ldr	r3, [r7, #0]
 802c618:	685b      	ldr	r3, [r3, #4]
 802c61a:	2b06      	cmp	r3, #6
 802c61c:	d824      	bhi.n	802c668 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 802c61e:	687b      	ldr	r3, [r7, #4]
 802c620:	681b      	ldr	r3, [r3, #0]
 802c622:	6b59      	ldr	r1, [r3, #52]	; 0x34
 802c624:	683b      	ldr	r3, [r7, #0]
 802c626:	685a      	ldr	r2, [r3, #4]
 802c628:	4613      	mov	r3, r2
 802c62a:	009b      	lsls	r3, r3, #2
 802c62c:	4413      	add	r3, r2
 802c62e:	3b05      	subs	r3, #5
 802c630:	221f      	movs	r2, #31
 802c632:	fa02 f303 	lsl.w	r3, r2, r3
 802c636:	43da      	mvns	r2, r3
 802c638:	687b      	ldr	r3, [r7, #4]
 802c63a:	681b      	ldr	r3, [r3, #0]
 802c63c:	400a      	ands	r2, r1
 802c63e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 802c640:	687b      	ldr	r3, [r7, #4]
 802c642:	681b      	ldr	r3, [r3, #0]
 802c644:	6b59      	ldr	r1, [r3, #52]	; 0x34
 802c646:	683b      	ldr	r3, [r7, #0]
 802c648:	681b      	ldr	r3, [r3, #0]
 802c64a:	b29b      	uxth	r3, r3
 802c64c:	4618      	mov	r0, r3
 802c64e:	683b      	ldr	r3, [r7, #0]
 802c650:	685a      	ldr	r2, [r3, #4]
 802c652:	4613      	mov	r3, r2
 802c654:	009b      	lsls	r3, r3, #2
 802c656:	4413      	add	r3, r2
 802c658:	3b05      	subs	r3, #5
 802c65a:	fa00 f203 	lsl.w	r2, r0, r3
 802c65e:	687b      	ldr	r3, [r7, #4]
 802c660:	681b      	ldr	r3, [r3, #0]
 802c662:	430a      	orrs	r2, r1
 802c664:	635a      	str	r2, [r3, #52]	; 0x34
 802c666:	e04c      	b.n	802c702 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 802c668:	683b      	ldr	r3, [r7, #0]
 802c66a:	685b      	ldr	r3, [r3, #4]
 802c66c:	2b0c      	cmp	r3, #12
 802c66e:	d824      	bhi.n	802c6ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 802c670:	687b      	ldr	r3, [r7, #4]
 802c672:	681b      	ldr	r3, [r3, #0]
 802c674:	6b19      	ldr	r1, [r3, #48]	; 0x30
 802c676:	683b      	ldr	r3, [r7, #0]
 802c678:	685a      	ldr	r2, [r3, #4]
 802c67a:	4613      	mov	r3, r2
 802c67c:	009b      	lsls	r3, r3, #2
 802c67e:	4413      	add	r3, r2
 802c680:	3b23      	subs	r3, #35	; 0x23
 802c682:	221f      	movs	r2, #31
 802c684:	fa02 f303 	lsl.w	r3, r2, r3
 802c688:	43da      	mvns	r2, r3
 802c68a:	687b      	ldr	r3, [r7, #4]
 802c68c:	681b      	ldr	r3, [r3, #0]
 802c68e:	400a      	ands	r2, r1
 802c690:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 802c692:	687b      	ldr	r3, [r7, #4]
 802c694:	681b      	ldr	r3, [r3, #0]
 802c696:	6b19      	ldr	r1, [r3, #48]	; 0x30
 802c698:	683b      	ldr	r3, [r7, #0]
 802c69a:	681b      	ldr	r3, [r3, #0]
 802c69c:	b29b      	uxth	r3, r3
 802c69e:	4618      	mov	r0, r3
 802c6a0:	683b      	ldr	r3, [r7, #0]
 802c6a2:	685a      	ldr	r2, [r3, #4]
 802c6a4:	4613      	mov	r3, r2
 802c6a6:	009b      	lsls	r3, r3, #2
 802c6a8:	4413      	add	r3, r2
 802c6aa:	3b23      	subs	r3, #35	; 0x23
 802c6ac:	fa00 f203 	lsl.w	r2, r0, r3
 802c6b0:	687b      	ldr	r3, [r7, #4]
 802c6b2:	681b      	ldr	r3, [r3, #0]
 802c6b4:	430a      	orrs	r2, r1
 802c6b6:	631a      	str	r2, [r3, #48]	; 0x30
 802c6b8:	e023      	b.n	802c702 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 802c6ba:	687b      	ldr	r3, [r7, #4]
 802c6bc:	681b      	ldr	r3, [r3, #0]
 802c6be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 802c6c0:	683b      	ldr	r3, [r7, #0]
 802c6c2:	685a      	ldr	r2, [r3, #4]
 802c6c4:	4613      	mov	r3, r2
 802c6c6:	009b      	lsls	r3, r3, #2
 802c6c8:	4413      	add	r3, r2
 802c6ca:	3b41      	subs	r3, #65	; 0x41
 802c6cc:	221f      	movs	r2, #31
 802c6ce:	fa02 f303 	lsl.w	r3, r2, r3
 802c6d2:	43da      	mvns	r2, r3
 802c6d4:	687b      	ldr	r3, [r7, #4]
 802c6d6:	681b      	ldr	r3, [r3, #0]
 802c6d8:	400a      	ands	r2, r1
 802c6da:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 802c6dc:	687b      	ldr	r3, [r7, #4]
 802c6de:	681b      	ldr	r3, [r3, #0]
 802c6e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 802c6e2:	683b      	ldr	r3, [r7, #0]
 802c6e4:	681b      	ldr	r3, [r3, #0]
 802c6e6:	b29b      	uxth	r3, r3
 802c6e8:	4618      	mov	r0, r3
 802c6ea:	683b      	ldr	r3, [r7, #0]
 802c6ec:	685a      	ldr	r2, [r3, #4]
 802c6ee:	4613      	mov	r3, r2
 802c6f0:	009b      	lsls	r3, r3, #2
 802c6f2:	4413      	add	r3, r2
 802c6f4:	3b41      	subs	r3, #65	; 0x41
 802c6f6:	fa00 f203 	lsl.w	r2, r0, r3
 802c6fa:	687b      	ldr	r3, [r7, #4]
 802c6fc:	681b      	ldr	r3, [r3, #0]
 802c6fe:	430a      	orrs	r2, r1
 802c700:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 802c702:	4b29      	ldr	r3, [pc, #164]	; (802c7a8 <HAL_ADC_ConfigChannel+0x250>)
 802c704:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 802c706:	687b      	ldr	r3, [r7, #4]
 802c708:	681b      	ldr	r3, [r3, #0]
 802c70a:	4a28      	ldr	r2, [pc, #160]	; (802c7ac <HAL_ADC_ConfigChannel+0x254>)
 802c70c:	4293      	cmp	r3, r2
 802c70e:	d10f      	bne.n	802c730 <HAL_ADC_ConfigChannel+0x1d8>
 802c710:	683b      	ldr	r3, [r7, #0]
 802c712:	681b      	ldr	r3, [r3, #0]
 802c714:	2b12      	cmp	r3, #18
 802c716:	d10b      	bne.n	802c730 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 802c718:	68fb      	ldr	r3, [r7, #12]
 802c71a:	685b      	ldr	r3, [r3, #4]
 802c71c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 802c720:	68fb      	ldr	r3, [r7, #12]
 802c722:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 802c724:	68fb      	ldr	r3, [r7, #12]
 802c726:	685b      	ldr	r3, [r3, #4]
 802c728:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 802c72c:	68fb      	ldr	r3, [r7, #12]
 802c72e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 802c730:	687b      	ldr	r3, [r7, #4]
 802c732:	681b      	ldr	r3, [r3, #0]
 802c734:	4a1d      	ldr	r2, [pc, #116]	; (802c7ac <HAL_ADC_ConfigChannel+0x254>)
 802c736:	4293      	cmp	r3, r2
 802c738:	d12b      	bne.n	802c792 <HAL_ADC_ConfigChannel+0x23a>
 802c73a:	683b      	ldr	r3, [r7, #0]
 802c73c:	681b      	ldr	r3, [r3, #0]
 802c73e:	4a1c      	ldr	r2, [pc, #112]	; (802c7b0 <HAL_ADC_ConfigChannel+0x258>)
 802c740:	4293      	cmp	r3, r2
 802c742:	d003      	beq.n	802c74c <HAL_ADC_ConfigChannel+0x1f4>
 802c744:	683b      	ldr	r3, [r7, #0]
 802c746:	681b      	ldr	r3, [r3, #0]
 802c748:	2b11      	cmp	r3, #17
 802c74a:	d122      	bne.n	802c792 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 802c74c:	68fb      	ldr	r3, [r7, #12]
 802c74e:	685b      	ldr	r3, [r3, #4]
 802c750:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 802c754:	68fb      	ldr	r3, [r7, #12]
 802c756:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 802c758:	68fb      	ldr	r3, [r7, #12]
 802c75a:	685b      	ldr	r3, [r3, #4]
 802c75c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 802c760:	68fb      	ldr	r3, [r7, #12]
 802c762:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 802c764:	683b      	ldr	r3, [r7, #0]
 802c766:	681b      	ldr	r3, [r3, #0]
 802c768:	4a11      	ldr	r2, [pc, #68]	; (802c7b0 <HAL_ADC_ConfigChannel+0x258>)
 802c76a:	4293      	cmp	r3, r2
 802c76c:	d111      	bne.n	802c792 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 802c76e:	4b11      	ldr	r3, [pc, #68]	; (802c7b4 <HAL_ADC_ConfigChannel+0x25c>)
 802c770:	681b      	ldr	r3, [r3, #0]
 802c772:	4a11      	ldr	r2, [pc, #68]	; (802c7b8 <HAL_ADC_ConfigChannel+0x260>)
 802c774:	fba2 2303 	umull	r2, r3, r2, r3
 802c778:	0c9a      	lsrs	r2, r3, #18
 802c77a:	4613      	mov	r3, r2
 802c77c:	009b      	lsls	r3, r3, #2
 802c77e:	4413      	add	r3, r2
 802c780:	005b      	lsls	r3, r3, #1
 802c782:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 802c784:	e002      	b.n	802c78c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 802c786:	68bb      	ldr	r3, [r7, #8]
 802c788:	3b01      	subs	r3, #1
 802c78a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 802c78c:	68bb      	ldr	r3, [r7, #8]
 802c78e:	2b00      	cmp	r3, #0
 802c790:	d1f9      	bne.n	802c786 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 802c792:	687b      	ldr	r3, [r7, #4]
 802c794:	2200      	movs	r2, #0
 802c796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 802c79a:	2300      	movs	r3, #0
}
 802c79c:	4618      	mov	r0, r3
 802c79e:	3714      	adds	r7, #20
 802c7a0:	46bd      	mov	sp, r7
 802c7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c7a6:	4770      	bx	lr
 802c7a8:	40012300 	.word	0x40012300
 802c7ac:	40012000 	.word	0x40012000
 802c7b0:	10000012 	.word	0x10000012
 802c7b4:	20000294 	.word	0x20000294
 802c7b8:	431bde83 	.word	0x431bde83

0802c7bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 802c7bc:	b480      	push	{r7}
 802c7be:	b085      	sub	sp, #20
 802c7c0:	af00      	add	r7, sp, #0
 802c7c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 802c7c4:	4b79      	ldr	r3, [pc, #484]	; (802c9ac <ADC_Init+0x1f0>)
 802c7c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 802c7c8:	68fb      	ldr	r3, [r7, #12]
 802c7ca:	685b      	ldr	r3, [r3, #4]
 802c7cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 802c7d0:	68fb      	ldr	r3, [r7, #12]
 802c7d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 802c7d4:	68fb      	ldr	r3, [r7, #12]
 802c7d6:	685a      	ldr	r2, [r3, #4]
 802c7d8:	687b      	ldr	r3, [r7, #4]
 802c7da:	685b      	ldr	r3, [r3, #4]
 802c7dc:	431a      	orrs	r2, r3
 802c7de:	68fb      	ldr	r3, [r7, #12]
 802c7e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 802c7e2:	687b      	ldr	r3, [r7, #4]
 802c7e4:	681b      	ldr	r3, [r3, #0]
 802c7e6:	685a      	ldr	r2, [r3, #4]
 802c7e8:	687b      	ldr	r3, [r7, #4]
 802c7ea:	681b      	ldr	r3, [r3, #0]
 802c7ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 802c7f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 802c7f2:	687b      	ldr	r3, [r7, #4]
 802c7f4:	681b      	ldr	r3, [r3, #0]
 802c7f6:	6859      	ldr	r1, [r3, #4]
 802c7f8:	687b      	ldr	r3, [r7, #4]
 802c7fa:	691b      	ldr	r3, [r3, #16]
 802c7fc:	021a      	lsls	r2, r3, #8
 802c7fe:	687b      	ldr	r3, [r7, #4]
 802c800:	681b      	ldr	r3, [r3, #0]
 802c802:	430a      	orrs	r2, r1
 802c804:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 802c806:	687b      	ldr	r3, [r7, #4]
 802c808:	681b      	ldr	r3, [r3, #0]
 802c80a:	685a      	ldr	r2, [r3, #4]
 802c80c:	687b      	ldr	r3, [r7, #4]
 802c80e:	681b      	ldr	r3, [r3, #0]
 802c810:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 802c814:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 802c816:	687b      	ldr	r3, [r7, #4]
 802c818:	681b      	ldr	r3, [r3, #0]
 802c81a:	6859      	ldr	r1, [r3, #4]
 802c81c:	687b      	ldr	r3, [r7, #4]
 802c81e:	689a      	ldr	r2, [r3, #8]
 802c820:	687b      	ldr	r3, [r7, #4]
 802c822:	681b      	ldr	r3, [r3, #0]
 802c824:	430a      	orrs	r2, r1
 802c826:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 802c828:	687b      	ldr	r3, [r7, #4]
 802c82a:	681b      	ldr	r3, [r3, #0]
 802c82c:	689a      	ldr	r2, [r3, #8]
 802c82e:	687b      	ldr	r3, [r7, #4]
 802c830:	681b      	ldr	r3, [r3, #0]
 802c832:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 802c836:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 802c838:	687b      	ldr	r3, [r7, #4]
 802c83a:	681b      	ldr	r3, [r3, #0]
 802c83c:	6899      	ldr	r1, [r3, #8]
 802c83e:	687b      	ldr	r3, [r7, #4]
 802c840:	68da      	ldr	r2, [r3, #12]
 802c842:	687b      	ldr	r3, [r7, #4]
 802c844:	681b      	ldr	r3, [r3, #0]
 802c846:	430a      	orrs	r2, r1
 802c848:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 802c84a:	687b      	ldr	r3, [r7, #4]
 802c84c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802c84e:	4a58      	ldr	r2, [pc, #352]	; (802c9b0 <ADC_Init+0x1f4>)
 802c850:	4293      	cmp	r3, r2
 802c852:	d022      	beq.n	802c89a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 802c854:	687b      	ldr	r3, [r7, #4]
 802c856:	681b      	ldr	r3, [r3, #0]
 802c858:	689a      	ldr	r2, [r3, #8]
 802c85a:	687b      	ldr	r3, [r7, #4]
 802c85c:	681b      	ldr	r3, [r3, #0]
 802c85e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 802c862:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 802c864:	687b      	ldr	r3, [r7, #4]
 802c866:	681b      	ldr	r3, [r3, #0]
 802c868:	6899      	ldr	r1, [r3, #8]
 802c86a:	687b      	ldr	r3, [r7, #4]
 802c86c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 802c86e:	687b      	ldr	r3, [r7, #4]
 802c870:	681b      	ldr	r3, [r3, #0]
 802c872:	430a      	orrs	r2, r1
 802c874:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 802c876:	687b      	ldr	r3, [r7, #4]
 802c878:	681b      	ldr	r3, [r3, #0]
 802c87a:	689a      	ldr	r2, [r3, #8]
 802c87c:	687b      	ldr	r3, [r7, #4]
 802c87e:	681b      	ldr	r3, [r3, #0]
 802c880:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 802c884:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 802c886:	687b      	ldr	r3, [r7, #4]
 802c888:	681b      	ldr	r3, [r3, #0]
 802c88a:	6899      	ldr	r1, [r3, #8]
 802c88c:	687b      	ldr	r3, [r7, #4]
 802c88e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802c890:	687b      	ldr	r3, [r7, #4]
 802c892:	681b      	ldr	r3, [r3, #0]
 802c894:	430a      	orrs	r2, r1
 802c896:	609a      	str	r2, [r3, #8]
 802c898:	e00f      	b.n	802c8ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 802c89a:	687b      	ldr	r3, [r7, #4]
 802c89c:	681b      	ldr	r3, [r3, #0]
 802c89e:	689a      	ldr	r2, [r3, #8]
 802c8a0:	687b      	ldr	r3, [r7, #4]
 802c8a2:	681b      	ldr	r3, [r3, #0]
 802c8a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 802c8a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 802c8aa:	687b      	ldr	r3, [r7, #4]
 802c8ac:	681b      	ldr	r3, [r3, #0]
 802c8ae:	689a      	ldr	r2, [r3, #8]
 802c8b0:	687b      	ldr	r3, [r7, #4]
 802c8b2:	681b      	ldr	r3, [r3, #0]
 802c8b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 802c8b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 802c8ba:	687b      	ldr	r3, [r7, #4]
 802c8bc:	681b      	ldr	r3, [r3, #0]
 802c8be:	689a      	ldr	r2, [r3, #8]
 802c8c0:	687b      	ldr	r3, [r7, #4]
 802c8c2:	681b      	ldr	r3, [r3, #0]
 802c8c4:	f022 0202 	bic.w	r2, r2, #2
 802c8c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 802c8ca:	687b      	ldr	r3, [r7, #4]
 802c8cc:	681b      	ldr	r3, [r3, #0]
 802c8ce:	6899      	ldr	r1, [r3, #8]
 802c8d0:	687b      	ldr	r3, [r7, #4]
 802c8d2:	7e1b      	ldrb	r3, [r3, #24]
 802c8d4:	005a      	lsls	r2, r3, #1
 802c8d6:	687b      	ldr	r3, [r7, #4]
 802c8d8:	681b      	ldr	r3, [r3, #0]
 802c8da:	430a      	orrs	r2, r1
 802c8dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 802c8de:	687b      	ldr	r3, [r7, #4]
 802c8e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 802c8e4:	2b00      	cmp	r3, #0
 802c8e6:	d01b      	beq.n	802c920 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 802c8e8:	687b      	ldr	r3, [r7, #4]
 802c8ea:	681b      	ldr	r3, [r3, #0]
 802c8ec:	685a      	ldr	r2, [r3, #4]
 802c8ee:	687b      	ldr	r3, [r7, #4]
 802c8f0:	681b      	ldr	r3, [r3, #0]
 802c8f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 802c8f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 802c8f8:	687b      	ldr	r3, [r7, #4]
 802c8fa:	681b      	ldr	r3, [r3, #0]
 802c8fc:	685a      	ldr	r2, [r3, #4]
 802c8fe:	687b      	ldr	r3, [r7, #4]
 802c900:	681b      	ldr	r3, [r3, #0]
 802c902:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 802c906:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 802c908:	687b      	ldr	r3, [r7, #4]
 802c90a:	681b      	ldr	r3, [r3, #0]
 802c90c:	6859      	ldr	r1, [r3, #4]
 802c90e:	687b      	ldr	r3, [r7, #4]
 802c910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802c912:	3b01      	subs	r3, #1
 802c914:	035a      	lsls	r2, r3, #13
 802c916:	687b      	ldr	r3, [r7, #4]
 802c918:	681b      	ldr	r3, [r3, #0]
 802c91a:	430a      	orrs	r2, r1
 802c91c:	605a      	str	r2, [r3, #4]
 802c91e:	e007      	b.n	802c930 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 802c920:	687b      	ldr	r3, [r7, #4]
 802c922:	681b      	ldr	r3, [r3, #0]
 802c924:	685a      	ldr	r2, [r3, #4]
 802c926:	687b      	ldr	r3, [r7, #4]
 802c928:	681b      	ldr	r3, [r3, #0]
 802c92a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 802c92e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 802c930:	687b      	ldr	r3, [r7, #4]
 802c932:	681b      	ldr	r3, [r3, #0]
 802c934:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802c936:	687b      	ldr	r3, [r7, #4]
 802c938:	681b      	ldr	r3, [r3, #0]
 802c93a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 802c93e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 802c940:	687b      	ldr	r3, [r7, #4]
 802c942:	681b      	ldr	r3, [r3, #0]
 802c944:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 802c946:	687b      	ldr	r3, [r7, #4]
 802c948:	69db      	ldr	r3, [r3, #28]
 802c94a:	3b01      	subs	r3, #1
 802c94c:	051a      	lsls	r2, r3, #20
 802c94e:	687b      	ldr	r3, [r7, #4]
 802c950:	681b      	ldr	r3, [r3, #0]
 802c952:	430a      	orrs	r2, r1
 802c954:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 802c956:	687b      	ldr	r3, [r7, #4]
 802c958:	681b      	ldr	r3, [r3, #0]
 802c95a:	689a      	ldr	r2, [r3, #8]
 802c95c:	687b      	ldr	r3, [r7, #4]
 802c95e:	681b      	ldr	r3, [r3, #0]
 802c960:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 802c964:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 802c966:	687b      	ldr	r3, [r7, #4]
 802c968:	681b      	ldr	r3, [r3, #0]
 802c96a:	6899      	ldr	r1, [r3, #8]
 802c96c:	687b      	ldr	r3, [r7, #4]
 802c96e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 802c972:	025a      	lsls	r2, r3, #9
 802c974:	687b      	ldr	r3, [r7, #4]
 802c976:	681b      	ldr	r3, [r3, #0]
 802c978:	430a      	orrs	r2, r1
 802c97a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 802c97c:	687b      	ldr	r3, [r7, #4]
 802c97e:	681b      	ldr	r3, [r3, #0]
 802c980:	689a      	ldr	r2, [r3, #8]
 802c982:	687b      	ldr	r3, [r7, #4]
 802c984:	681b      	ldr	r3, [r3, #0]
 802c986:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 802c98a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 802c98c:	687b      	ldr	r3, [r7, #4]
 802c98e:	681b      	ldr	r3, [r3, #0]
 802c990:	6899      	ldr	r1, [r3, #8]
 802c992:	687b      	ldr	r3, [r7, #4]
 802c994:	695b      	ldr	r3, [r3, #20]
 802c996:	029a      	lsls	r2, r3, #10
 802c998:	687b      	ldr	r3, [r7, #4]
 802c99a:	681b      	ldr	r3, [r3, #0]
 802c99c:	430a      	orrs	r2, r1
 802c99e:	609a      	str	r2, [r3, #8]
}
 802c9a0:	bf00      	nop
 802c9a2:	3714      	adds	r7, #20
 802c9a4:	46bd      	mov	sp, r7
 802c9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c9aa:	4770      	bx	lr
 802c9ac:	40012300 	.word	0x40012300
 802c9b0:	0f000001 	.word	0x0f000001

0802c9b4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 802c9b4:	b580      	push	{r7, lr}
 802c9b6:	b084      	sub	sp, #16
 802c9b8:	af00      	add	r7, sp, #0
 802c9ba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 802c9bc:	687b      	ldr	r3, [r7, #4]
 802c9be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c9c0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 802c9c2:	68fb      	ldr	r3, [r7, #12]
 802c9c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c9c6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 802c9ca:	2b00      	cmp	r3, #0
 802c9cc:	d13c      	bne.n	802ca48 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 802c9ce:	68fb      	ldr	r3, [r7, #12]
 802c9d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c9d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 802c9d6:	68fb      	ldr	r3, [r7, #12]
 802c9d8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 802c9da:	68fb      	ldr	r3, [r7, #12]
 802c9dc:	681b      	ldr	r3, [r3, #0]
 802c9de:	689b      	ldr	r3, [r3, #8]
 802c9e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 802c9e4:	2b00      	cmp	r3, #0
 802c9e6:	d12b      	bne.n	802ca40 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 802c9e8:	68fb      	ldr	r3, [r7, #12]
 802c9ea:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 802c9ec:	2b00      	cmp	r3, #0
 802c9ee:	d127      	bne.n	802ca40 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 802c9f0:	68fb      	ldr	r3, [r7, #12]
 802c9f2:	681b      	ldr	r3, [r3, #0]
 802c9f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802c9f6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 802c9fa:	2b00      	cmp	r3, #0
 802c9fc:	d006      	beq.n	802ca0c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 802c9fe:	68fb      	ldr	r3, [r7, #12]
 802ca00:	681b      	ldr	r3, [r3, #0]
 802ca02:	689b      	ldr	r3, [r3, #8]
 802ca04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 802ca08:	2b00      	cmp	r3, #0
 802ca0a:	d119      	bne.n	802ca40 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 802ca0c:	68fb      	ldr	r3, [r7, #12]
 802ca0e:	681b      	ldr	r3, [r3, #0]
 802ca10:	685a      	ldr	r2, [r3, #4]
 802ca12:	68fb      	ldr	r3, [r7, #12]
 802ca14:	681b      	ldr	r3, [r3, #0]
 802ca16:	f022 0220 	bic.w	r2, r2, #32
 802ca1a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 802ca1c:	68fb      	ldr	r3, [r7, #12]
 802ca1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ca20:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 802ca24:	68fb      	ldr	r3, [r7, #12]
 802ca26:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 802ca28:	68fb      	ldr	r3, [r7, #12]
 802ca2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ca2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802ca30:	2b00      	cmp	r3, #0
 802ca32:	d105      	bne.n	802ca40 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 802ca34:	68fb      	ldr	r3, [r7, #12]
 802ca36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ca38:	f043 0201 	orr.w	r2, r3, #1
 802ca3c:	68fb      	ldr	r3, [r7, #12]
 802ca3e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 802ca40:	68f8      	ldr	r0, [r7, #12]
 802ca42:	f7f4 fb39 	bl	80210b8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 802ca46:	e00e      	b.n	802ca66 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 802ca48:	68fb      	ldr	r3, [r7, #12]
 802ca4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ca4c:	f003 0310 	and.w	r3, r3, #16
 802ca50:	2b00      	cmp	r3, #0
 802ca52:	d003      	beq.n	802ca5c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 802ca54:	68f8      	ldr	r0, [r7, #12]
 802ca56:	f7ff fd75 	bl	802c544 <HAL_ADC_ErrorCallback>
}
 802ca5a:	e004      	b.n	802ca66 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 802ca5c:	68fb      	ldr	r3, [r7, #12]
 802ca5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802ca60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802ca62:	6878      	ldr	r0, [r7, #4]
 802ca64:	4798      	blx	r3
}
 802ca66:	bf00      	nop
 802ca68:	3710      	adds	r7, #16
 802ca6a:	46bd      	mov	sp, r7
 802ca6c:	bd80      	pop	{r7, pc}

0802ca6e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 802ca6e:	b580      	push	{r7, lr}
 802ca70:	b084      	sub	sp, #16
 802ca72:	af00      	add	r7, sp, #0
 802ca74:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 802ca76:	687b      	ldr	r3, [r7, #4]
 802ca78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802ca7a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 802ca7c:	68f8      	ldr	r0, [r7, #12]
 802ca7e:	f7f4 faeb 	bl	8021058 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 802ca82:	bf00      	nop
 802ca84:	3710      	adds	r7, #16
 802ca86:	46bd      	mov	sp, r7
 802ca88:	bd80      	pop	{r7, pc}

0802ca8a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 802ca8a:	b580      	push	{r7, lr}
 802ca8c:	b084      	sub	sp, #16
 802ca8e:	af00      	add	r7, sp, #0
 802ca90:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 802ca92:	687b      	ldr	r3, [r7, #4]
 802ca94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802ca96:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 802ca98:	68fb      	ldr	r3, [r7, #12]
 802ca9a:	2240      	movs	r2, #64	; 0x40
 802ca9c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 802ca9e:	68fb      	ldr	r3, [r7, #12]
 802caa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802caa2:	f043 0204 	orr.w	r2, r3, #4
 802caa6:	68fb      	ldr	r3, [r7, #12]
 802caa8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 802caaa:	68f8      	ldr	r0, [r7, #12]
 802caac:	f7ff fd4a 	bl	802c544 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 802cab0:	bf00      	nop
 802cab2:	3710      	adds	r7, #16
 802cab4:	46bd      	mov	sp, r7
 802cab6:	bd80      	pop	{r7, pc}

0802cab8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 802cab8:	b580      	push	{r7, lr}
 802caba:	b084      	sub	sp, #16
 802cabc:	af00      	add	r7, sp, #0
 802cabe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 802cac0:	687b      	ldr	r3, [r7, #4]
 802cac2:	2b00      	cmp	r3, #0
 802cac4:	d101      	bne.n	802caca <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 802cac6:	2301      	movs	r3, #1
 802cac8:	e0ed      	b.n	802cca6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 802caca:	687b      	ldr	r3, [r7, #4]
 802cacc:	f893 3020 	ldrb.w	r3, [r3, #32]
 802cad0:	b2db      	uxtb	r3, r3
 802cad2:	2b00      	cmp	r3, #0
 802cad4:	d102      	bne.n	802cadc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 802cad6:	6878      	ldr	r0, [r7, #4]
 802cad8:	f7fe fd3c 	bl	802b554 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 802cadc:	687b      	ldr	r3, [r7, #4]
 802cade:	681b      	ldr	r3, [r3, #0]
 802cae0:	681a      	ldr	r2, [r3, #0]
 802cae2:	687b      	ldr	r3, [r7, #4]
 802cae4:	681b      	ldr	r3, [r3, #0]
 802cae6:	f022 0202 	bic.w	r2, r2, #2
 802caea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 802caec:	f7ff fbe4 	bl	802c2b8 <HAL_GetTick>
 802caf0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 802caf2:	e012      	b.n	802cb1a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 802caf4:	f7ff fbe0 	bl	802c2b8 <HAL_GetTick>
 802caf8:	4602      	mov	r2, r0
 802cafa:	68fb      	ldr	r3, [r7, #12]
 802cafc:	1ad3      	subs	r3, r2, r3
 802cafe:	2b0a      	cmp	r3, #10
 802cb00:	d90b      	bls.n	802cb1a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 802cb02:	687b      	ldr	r3, [r7, #4]
 802cb04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cb06:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 802cb0a:	687b      	ldr	r3, [r7, #4]
 802cb0c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 802cb0e:	687b      	ldr	r3, [r7, #4]
 802cb10:	2205      	movs	r2, #5
 802cb12:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 802cb16:	2301      	movs	r3, #1
 802cb18:	e0c5      	b.n	802cca6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 802cb1a:	687b      	ldr	r3, [r7, #4]
 802cb1c:	681b      	ldr	r3, [r3, #0]
 802cb1e:	685b      	ldr	r3, [r3, #4]
 802cb20:	f003 0302 	and.w	r3, r3, #2
 802cb24:	2b00      	cmp	r3, #0
 802cb26:	d1e5      	bne.n	802caf4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 802cb28:	687b      	ldr	r3, [r7, #4]
 802cb2a:	681b      	ldr	r3, [r3, #0]
 802cb2c:	681a      	ldr	r2, [r3, #0]
 802cb2e:	687b      	ldr	r3, [r7, #4]
 802cb30:	681b      	ldr	r3, [r3, #0]
 802cb32:	f042 0201 	orr.w	r2, r2, #1
 802cb36:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 802cb38:	f7ff fbbe 	bl	802c2b8 <HAL_GetTick>
 802cb3c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 802cb3e:	e012      	b.n	802cb66 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 802cb40:	f7ff fbba 	bl	802c2b8 <HAL_GetTick>
 802cb44:	4602      	mov	r2, r0
 802cb46:	68fb      	ldr	r3, [r7, #12]
 802cb48:	1ad3      	subs	r3, r2, r3
 802cb4a:	2b0a      	cmp	r3, #10
 802cb4c:	d90b      	bls.n	802cb66 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 802cb4e:	687b      	ldr	r3, [r7, #4]
 802cb50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cb52:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 802cb56:	687b      	ldr	r3, [r7, #4]
 802cb58:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 802cb5a:	687b      	ldr	r3, [r7, #4]
 802cb5c:	2205      	movs	r2, #5
 802cb5e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 802cb62:	2301      	movs	r3, #1
 802cb64:	e09f      	b.n	802cca6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 802cb66:	687b      	ldr	r3, [r7, #4]
 802cb68:	681b      	ldr	r3, [r3, #0]
 802cb6a:	685b      	ldr	r3, [r3, #4]
 802cb6c:	f003 0301 	and.w	r3, r3, #1
 802cb70:	2b00      	cmp	r3, #0
 802cb72:	d0e5      	beq.n	802cb40 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 802cb74:	687b      	ldr	r3, [r7, #4]
 802cb76:	7e1b      	ldrb	r3, [r3, #24]
 802cb78:	2b01      	cmp	r3, #1
 802cb7a:	d108      	bne.n	802cb8e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 802cb7c:	687b      	ldr	r3, [r7, #4]
 802cb7e:	681b      	ldr	r3, [r3, #0]
 802cb80:	681a      	ldr	r2, [r3, #0]
 802cb82:	687b      	ldr	r3, [r7, #4]
 802cb84:	681b      	ldr	r3, [r3, #0]
 802cb86:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802cb8a:	601a      	str	r2, [r3, #0]
 802cb8c:	e007      	b.n	802cb9e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 802cb8e:	687b      	ldr	r3, [r7, #4]
 802cb90:	681b      	ldr	r3, [r3, #0]
 802cb92:	681a      	ldr	r2, [r3, #0]
 802cb94:	687b      	ldr	r3, [r7, #4]
 802cb96:	681b      	ldr	r3, [r3, #0]
 802cb98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 802cb9c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 802cb9e:	687b      	ldr	r3, [r7, #4]
 802cba0:	7e5b      	ldrb	r3, [r3, #25]
 802cba2:	2b01      	cmp	r3, #1
 802cba4:	d108      	bne.n	802cbb8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 802cba6:	687b      	ldr	r3, [r7, #4]
 802cba8:	681b      	ldr	r3, [r3, #0]
 802cbaa:	681a      	ldr	r2, [r3, #0]
 802cbac:	687b      	ldr	r3, [r7, #4]
 802cbae:	681b      	ldr	r3, [r3, #0]
 802cbb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 802cbb4:	601a      	str	r2, [r3, #0]
 802cbb6:	e007      	b.n	802cbc8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 802cbb8:	687b      	ldr	r3, [r7, #4]
 802cbba:	681b      	ldr	r3, [r3, #0]
 802cbbc:	681a      	ldr	r2, [r3, #0]
 802cbbe:	687b      	ldr	r3, [r7, #4]
 802cbc0:	681b      	ldr	r3, [r3, #0]
 802cbc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802cbc6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 802cbc8:	687b      	ldr	r3, [r7, #4]
 802cbca:	7e9b      	ldrb	r3, [r3, #26]
 802cbcc:	2b01      	cmp	r3, #1
 802cbce:	d108      	bne.n	802cbe2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 802cbd0:	687b      	ldr	r3, [r7, #4]
 802cbd2:	681b      	ldr	r3, [r3, #0]
 802cbd4:	681a      	ldr	r2, [r3, #0]
 802cbd6:	687b      	ldr	r3, [r7, #4]
 802cbd8:	681b      	ldr	r3, [r3, #0]
 802cbda:	f042 0220 	orr.w	r2, r2, #32
 802cbde:	601a      	str	r2, [r3, #0]
 802cbe0:	e007      	b.n	802cbf2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 802cbe2:	687b      	ldr	r3, [r7, #4]
 802cbe4:	681b      	ldr	r3, [r3, #0]
 802cbe6:	681a      	ldr	r2, [r3, #0]
 802cbe8:	687b      	ldr	r3, [r7, #4]
 802cbea:	681b      	ldr	r3, [r3, #0]
 802cbec:	f022 0220 	bic.w	r2, r2, #32
 802cbf0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 802cbf2:	687b      	ldr	r3, [r7, #4]
 802cbf4:	7edb      	ldrb	r3, [r3, #27]
 802cbf6:	2b01      	cmp	r3, #1
 802cbf8:	d108      	bne.n	802cc0c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 802cbfa:	687b      	ldr	r3, [r7, #4]
 802cbfc:	681b      	ldr	r3, [r3, #0]
 802cbfe:	681a      	ldr	r2, [r3, #0]
 802cc00:	687b      	ldr	r3, [r7, #4]
 802cc02:	681b      	ldr	r3, [r3, #0]
 802cc04:	f022 0210 	bic.w	r2, r2, #16
 802cc08:	601a      	str	r2, [r3, #0]
 802cc0a:	e007      	b.n	802cc1c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 802cc0c:	687b      	ldr	r3, [r7, #4]
 802cc0e:	681b      	ldr	r3, [r3, #0]
 802cc10:	681a      	ldr	r2, [r3, #0]
 802cc12:	687b      	ldr	r3, [r7, #4]
 802cc14:	681b      	ldr	r3, [r3, #0]
 802cc16:	f042 0210 	orr.w	r2, r2, #16
 802cc1a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 802cc1c:	687b      	ldr	r3, [r7, #4]
 802cc1e:	7f1b      	ldrb	r3, [r3, #28]
 802cc20:	2b01      	cmp	r3, #1
 802cc22:	d108      	bne.n	802cc36 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 802cc24:	687b      	ldr	r3, [r7, #4]
 802cc26:	681b      	ldr	r3, [r3, #0]
 802cc28:	681a      	ldr	r2, [r3, #0]
 802cc2a:	687b      	ldr	r3, [r7, #4]
 802cc2c:	681b      	ldr	r3, [r3, #0]
 802cc2e:	f042 0208 	orr.w	r2, r2, #8
 802cc32:	601a      	str	r2, [r3, #0]
 802cc34:	e007      	b.n	802cc46 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 802cc36:	687b      	ldr	r3, [r7, #4]
 802cc38:	681b      	ldr	r3, [r3, #0]
 802cc3a:	681a      	ldr	r2, [r3, #0]
 802cc3c:	687b      	ldr	r3, [r7, #4]
 802cc3e:	681b      	ldr	r3, [r3, #0]
 802cc40:	f022 0208 	bic.w	r2, r2, #8
 802cc44:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 802cc46:	687b      	ldr	r3, [r7, #4]
 802cc48:	7f5b      	ldrb	r3, [r3, #29]
 802cc4a:	2b01      	cmp	r3, #1
 802cc4c:	d108      	bne.n	802cc60 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 802cc4e:	687b      	ldr	r3, [r7, #4]
 802cc50:	681b      	ldr	r3, [r3, #0]
 802cc52:	681a      	ldr	r2, [r3, #0]
 802cc54:	687b      	ldr	r3, [r7, #4]
 802cc56:	681b      	ldr	r3, [r3, #0]
 802cc58:	f042 0204 	orr.w	r2, r2, #4
 802cc5c:	601a      	str	r2, [r3, #0]
 802cc5e:	e007      	b.n	802cc70 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 802cc60:	687b      	ldr	r3, [r7, #4]
 802cc62:	681b      	ldr	r3, [r3, #0]
 802cc64:	681a      	ldr	r2, [r3, #0]
 802cc66:	687b      	ldr	r3, [r7, #4]
 802cc68:	681b      	ldr	r3, [r3, #0]
 802cc6a:	f022 0204 	bic.w	r2, r2, #4
 802cc6e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 802cc70:	687b      	ldr	r3, [r7, #4]
 802cc72:	689a      	ldr	r2, [r3, #8]
 802cc74:	687b      	ldr	r3, [r7, #4]
 802cc76:	68db      	ldr	r3, [r3, #12]
 802cc78:	431a      	orrs	r2, r3
 802cc7a:	687b      	ldr	r3, [r7, #4]
 802cc7c:	691b      	ldr	r3, [r3, #16]
 802cc7e:	431a      	orrs	r2, r3
 802cc80:	687b      	ldr	r3, [r7, #4]
 802cc82:	695b      	ldr	r3, [r3, #20]
 802cc84:	ea42 0103 	orr.w	r1, r2, r3
 802cc88:	687b      	ldr	r3, [r7, #4]
 802cc8a:	685b      	ldr	r3, [r3, #4]
 802cc8c:	1e5a      	subs	r2, r3, #1
 802cc8e:	687b      	ldr	r3, [r7, #4]
 802cc90:	681b      	ldr	r3, [r3, #0]
 802cc92:	430a      	orrs	r2, r1
 802cc94:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 802cc96:	687b      	ldr	r3, [r7, #4]
 802cc98:	2200      	movs	r2, #0
 802cc9a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 802cc9c:	687b      	ldr	r3, [r7, #4]
 802cc9e:	2201      	movs	r2, #1
 802cca0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 802cca4:	2300      	movs	r3, #0
}
 802cca6:	4618      	mov	r0, r3
 802cca8:	3710      	adds	r7, #16
 802ccaa:	46bd      	mov	sp, r7
 802ccac:	bd80      	pop	{r7, pc}
	...

0802ccb0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 802ccb0:	b480      	push	{r7}
 802ccb2:	b087      	sub	sp, #28
 802ccb4:	af00      	add	r7, sp, #0
 802ccb6:	6078      	str	r0, [r7, #4]
 802ccb8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 802ccba:	687b      	ldr	r3, [r7, #4]
 802ccbc:	681b      	ldr	r3, [r3, #0]
 802ccbe:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 802ccc0:	687b      	ldr	r3, [r7, #4]
 802ccc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 802ccc6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 802ccc8:	7cfb      	ldrb	r3, [r7, #19]
 802ccca:	2b01      	cmp	r3, #1
 802cccc:	d003      	beq.n	802ccd6 <HAL_CAN_ConfigFilter+0x26>
 802ccce:	7cfb      	ldrb	r3, [r7, #19]
 802ccd0:	2b02      	cmp	r3, #2
 802ccd2:	f040 80c7 	bne.w	802ce64 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 802ccd6:	687b      	ldr	r3, [r7, #4]
 802ccd8:	681b      	ldr	r3, [r3, #0]
 802ccda:	4a69      	ldr	r2, [pc, #420]	; (802ce80 <HAL_CAN_ConfigFilter+0x1d0>)
 802ccdc:	4293      	cmp	r3, r2
 802ccde:	d001      	beq.n	802cce4 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 802cce0:	4b68      	ldr	r3, [pc, #416]	; (802ce84 <HAL_CAN_ConfigFilter+0x1d4>)
 802cce2:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 802cce4:	697b      	ldr	r3, [r7, #20]
 802cce6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 802ccea:	f043 0201 	orr.w	r2, r3, #1
 802ccee:	697b      	ldr	r3, [r7, #20]
 802ccf0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 802ccf4:	697b      	ldr	r3, [r7, #20]
 802ccf6:	4a63      	ldr	r2, [pc, #396]	; (802ce84 <HAL_CAN_ConfigFilter+0x1d4>)
 802ccf8:	4293      	cmp	r3, r2
 802ccfa:	d111      	bne.n	802cd20 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 802ccfc:	697b      	ldr	r3, [r7, #20]
 802ccfe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 802cd02:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 802cd06:	697b      	ldr	r3, [r7, #20]
 802cd08:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 802cd0c:	697b      	ldr	r3, [r7, #20]
 802cd0e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 802cd12:	683b      	ldr	r3, [r7, #0]
 802cd14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cd16:	021b      	lsls	r3, r3, #8
 802cd18:	431a      	orrs	r2, r3
 802cd1a:	697b      	ldr	r3, [r7, #20]
 802cd1c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 802cd20:	683b      	ldr	r3, [r7, #0]
 802cd22:	695b      	ldr	r3, [r3, #20]
 802cd24:	f003 031f 	and.w	r3, r3, #31
 802cd28:	2201      	movs	r2, #1
 802cd2a:	fa02 f303 	lsl.w	r3, r2, r3
 802cd2e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 802cd30:	697b      	ldr	r3, [r7, #20]
 802cd32:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 802cd36:	68fb      	ldr	r3, [r7, #12]
 802cd38:	43db      	mvns	r3, r3
 802cd3a:	401a      	ands	r2, r3
 802cd3c:	697b      	ldr	r3, [r7, #20]
 802cd3e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 802cd42:	683b      	ldr	r3, [r7, #0]
 802cd44:	69db      	ldr	r3, [r3, #28]
 802cd46:	2b00      	cmp	r3, #0
 802cd48:	d123      	bne.n	802cd92 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 802cd4a:	697b      	ldr	r3, [r7, #20]
 802cd4c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 802cd50:	68fb      	ldr	r3, [r7, #12]
 802cd52:	43db      	mvns	r3, r3
 802cd54:	401a      	ands	r2, r3
 802cd56:	697b      	ldr	r3, [r7, #20]
 802cd58:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 802cd5c:	683b      	ldr	r3, [r7, #0]
 802cd5e:	68db      	ldr	r3, [r3, #12]
 802cd60:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 802cd62:	683b      	ldr	r3, [r7, #0]
 802cd64:	685b      	ldr	r3, [r3, #4]
 802cd66:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802cd68:	683a      	ldr	r2, [r7, #0]
 802cd6a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 802cd6c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802cd6e:	697b      	ldr	r3, [r7, #20]
 802cd70:	3248      	adds	r2, #72	; 0x48
 802cd72:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 802cd76:	683b      	ldr	r3, [r7, #0]
 802cd78:	689b      	ldr	r3, [r3, #8]
 802cd7a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 802cd7c:	683b      	ldr	r3, [r7, #0]
 802cd7e:	681b      	ldr	r3, [r3, #0]
 802cd80:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802cd82:	683b      	ldr	r3, [r7, #0]
 802cd84:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 802cd86:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802cd88:	6979      	ldr	r1, [r7, #20]
 802cd8a:	3348      	adds	r3, #72	; 0x48
 802cd8c:	00db      	lsls	r3, r3, #3
 802cd8e:	440b      	add	r3, r1
 802cd90:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 802cd92:	683b      	ldr	r3, [r7, #0]
 802cd94:	69db      	ldr	r3, [r3, #28]
 802cd96:	2b01      	cmp	r3, #1
 802cd98:	d122      	bne.n	802cde0 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 802cd9a:	697b      	ldr	r3, [r7, #20]
 802cd9c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 802cda0:	68fb      	ldr	r3, [r7, #12]
 802cda2:	431a      	orrs	r2, r3
 802cda4:	697b      	ldr	r3, [r7, #20]
 802cda6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 802cdaa:	683b      	ldr	r3, [r7, #0]
 802cdac:	681b      	ldr	r3, [r3, #0]
 802cdae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 802cdb0:	683b      	ldr	r3, [r7, #0]
 802cdb2:	685b      	ldr	r3, [r3, #4]
 802cdb4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802cdb6:	683a      	ldr	r2, [r7, #0]
 802cdb8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 802cdba:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802cdbc:	697b      	ldr	r3, [r7, #20]
 802cdbe:	3248      	adds	r2, #72	; 0x48
 802cdc0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 802cdc4:	683b      	ldr	r3, [r7, #0]
 802cdc6:	689b      	ldr	r3, [r3, #8]
 802cdc8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 802cdca:	683b      	ldr	r3, [r7, #0]
 802cdcc:	68db      	ldr	r3, [r3, #12]
 802cdce:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802cdd0:	683b      	ldr	r3, [r7, #0]
 802cdd2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 802cdd4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802cdd6:	6979      	ldr	r1, [r7, #20]
 802cdd8:	3348      	adds	r3, #72	; 0x48
 802cdda:	00db      	lsls	r3, r3, #3
 802cddc:	440b      	add	r3, r1
 802cdde:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 802cde0:	683b      	ldr	r3, [r7, #0]
 802cde2:	699b      	ldr	r3, [r3, #24]
 802cde4:	2b00      	cmp	r3, #0
 802cde6:	d109      	bne.n	802cdfc <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 802cde8:	697b      	ldr	r3, [r7, #20]
 802cdea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802cdee:	68fb      	ldr	r3, [r7, #12]
 802cdf0:	43db      	mvns	r3, r3
 802cdf2:	401a      	ands	r2, r3
 802cdf4:	697b      	ldr	r3, [r7, #20]
 802cdf6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 802cdfa:	e007      	b.n	802ce0c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 802cdfc:	697b      	ldr	r3, [r7, #20]
 802cdfe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802ce02:	68fb      	ldr	r3, [r7, #12]
 802ce04:	431a      	orrs	r2, r3
 802ce06:	697b      	ldr	r3, [r7, #20]
 802ce08:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 802ce0c:	683b      	ldr	r3, [r7, #0]
 802ce0e:	691b      	ldr	r3, [r3, #16]
 802ce10:	2b00      	cmp	r3, #0
 802ce12:	d109      	bne.n	802ce28 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 802ce14:	697b      	ldr	r3, [r7, #20]
 802ce16:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 802ce1a:	68fb      	ldr	r3, [r7, #12]
 802ce1c:	43db      	mvns	r3, r3
 802ce1e:	401a      	ands	r2, r3
 802ce20:	697b      	ldr	r3, [r7, #20]
 802ce22:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 802ce26:	e007      	b.n	802ce38 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 802ce28:	697b      	ldr	r3, [r7, #20]
 802ce2a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 802ce2e:	68fb      	ldr	r3, [r7, #12]
 802ce30:	431a      	orrs	r2, r3
 802ce32:	697b      	ldr	r3, [r7, #20]
 802ce34:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 802ce38:	683b      	ldr	r3, [r7, #0]
 802ce3a:	6a1b      	ldr	r3, [r3, #32]
 802ce3c:	2b01      	cmp	r3, #1
 802ce3e:	d107      	bne.n	802ce50 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 802ce40:	697b      	ldr	r3, [r7, #20]
 802ce42:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 802ce46:	68fb      	ldr	r3, [r7, #12]
 802ce48:	431a      	orrs	r2, r3
 802ce4a:	697b      	ldr	r3, [r7, #20]
 802ce4c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 802ce50:	697b      	ldr	r3, [r7, #20]
 802ce52:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 802ce56:	f023 0201 	bic.w	r2, r3, #1
 802ce5a:	697b      	ldr	r3, [r7, #20]
 802ce5c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 802ce60:	2300      	movs	r3, #0
 802ce62:	e006      	b.n	802ce72 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 802ce64:	687b      	ldr	r3, [r7, #4]
 802ce66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802ce68:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802ce6c:	687b      	ldr	r3, [r7, #4]
 802ce6e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802ce70:	2301      	movs	r3, #1
  }
}
 802ce72:	4618      	mov	r0, r3
 802ce74:	371c      	adds	r7, #28
 802ce76:	46bd      	mov	sp, r7
 802ce78:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ce7c:	4770      	bx	lr
 802ce7e:	bf00      	nop
 802ce80:	40006c00 	.word	0x40006c00
 802ce84:	40006400 	.word	0x40006400

0802ce88 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 802ce88:	b580      	push	{r7, lr}
 802ce8a:	b084      	sub	sp, #16
 802ce8c:	af00      	add	r7, sp, #0
 802ce8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 802ce90:	687b      	ldr	r3, [r7, #4]
 802ce92:	f893 3020 	ldrb.w	r3, [r3, #32]
 802ce96:	b2db      	uxtb	r3, r3
 802ce98:	2b01      	cmp	r3, #1
 802ce9a:	d12e      	bne.n	802cefa <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 802ce9c:	687b      	ldr	r3, [r7, #4]
 802ce9e:	2202      	movs	r2, #2
 802cea0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 802cea4:	687b      	ldr	r3, [r7, #4]
 802cea6:	681b      	ldr	r3, [r3, #0]
 802cea8:	681a      	ldr	r2, [r3, #0]
 802ceaa:	687b      	ldr	r3, [r7, #4]
 802ceac:	681b      	ldr	r3, [r3, #0]
 802ceae:	f022 0201 	bic.w	r2, r2, #1
 802ceb2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 802ceb4:	f7ff fa00 	bl	802c2b8 <HAL_GetTick>
 802ceb8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 802ceba:	e012      	b.n	802cee2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 802cebc:	f7ff f9fc 	bl	802c2b8 <HAL_GetTick>
 802cec0:	4602      	mov	r2, r0
 802cec2:	68fb      	ldr	r3, [r7, #12]
 802cec4:	1ad3      	subs	r3, r2, r3
 802cec6:	2b0a      	cmp	r3, #10
 802cec8:	d90b      	bls.n	802cee2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 802ceca:	687b      	ldr	r3, [r7, #4]
 802cecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cece:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 802ced2:	687b      	ldr	r3, [r7, #4]
 802ced4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 802ced6:	687b      	ldr	r3, [r7, #4]
 802ced8:	2205      	movs	r2, #5
 802ceda:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 802cede:	2301      	movs	r3, #1
 802cee0:	e012      	b.n	802cf08 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 802cee2:	687b      	ldr	r3, [r7, #4]
 802cee4:	681b      	ldr	r3, [r3, #0]
 802cee6:	685b      	ldr	r3, [r3, #4]
 802cee8:	f003 0301 	and.w	r3, r3, #1
 802ceec:	2b00      	cmp	r3, #0
 802ceee:	d1e5      	bne.n	802cebc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 802cef0:	687b      	ldr	r3, [r7, #4]
 802cef2:	2200      	movs	r2, #0
 802cef4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 802cef6:	2300      	movs	r3, #0
 802cef8:	e006      	b.n	802cf08 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 802cefa:	687b      	ldr	r3, [r7, #4]
 802cefc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cefe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 802cf02:	687b      	ldr	r3, [r7, #4]
 802cf04:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802cf06:	2301      	movs	r3, #1
  }
}
 802cf08:	4618      	mov	r0, r3
 802cf0a:	3710      	adds	r7, #16
 802cf0c:	46bd      	mov	sp, r7
 802cf0e:	bd80      	pop	{r7, pc}

0802cf10 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 802cf10:	b480      	push	{r7}
 802cf12:	b089      	sub	sp, #36	; 0x24
 802cf14:	af00      	add	r7, sp, #0
 802cf16:	60f8      	str	r0, [r7, #12]
 802cf18:	60b9      	str	r1, [r7, #8]
 802cf1a:	607a      	str	r2, [r7, #4]
 802cf1c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 802cf1e:	68fb      	ldr	r3, [r7, #12]
 802cf20:	f893 3020 	ldrb.w	r3, [r3, #32]
 802cf24:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 802cf26:	68fb      	ldr	r3, [r7, #12]
 802cf28:	681b      	ldr	r3, [r3, #0]
 802cf2a:	689b      	ldr	r3, [r3, #8]
 802cf2c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 802cf2e:	7ffb      	ldrb	r3, [r7, #31]
 802cf30:	2b01      	cmp	r3, #1
 802cf32:	d003      	beq.n	802cf3c <HAL_CAN_AddTxMessage+0x2c>
 802cf34:	7ffb      	ldrb	r3, [r7, #31]
 802cf36:	2b02      	cmp	r3, #2
 802cf38:	f040 80b8 	bne.w	802d0ac <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 802cf3c:	69bb      	ldr	r3, [r7, #24]
 802cf3e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 802cf42:	2b00      	cmp	r3, #0
 802cf44:	d10a      	bne.n	802cf5c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 802cf46:	69bb      	ldr	r3, [r7, #24]
 802cf48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 802cf4c:	2b00      	cmp	r3, #0
 802cf4e:	d105      	bne.n	802cf5c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 802cf50:	69bb      	ldr	r3, [r7, #24]
 802cf52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 802cf56:	2b00      	cmp	r3, #0
 802cf58:	f000 80a0 	beq.w	802d09c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 802cf5c:	69bb      	ldr	r3, [r7, #24]
 802cf5e:	0e1b      	lsrs	r3, r3, #24
 802cf60:	f003 0303 	and.w	r3, r3, #3
 802cf64:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 802cf66:	697b      	ldr	r3, [r7, #20]
 802cf68:	2b02      	cmp	r3, #2
 802cf6a:	d907      	bls.n	802cf7c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 802cf6c:	68fb      	ldr	r3, [r7, #12]
 802cf6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cf70:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 802cf74:	68fb      	ldr	r3, [r7, #12]
 802cf76:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 802cf78:	2301      	movs	r3, #1
 802cf7a:	e09e      	b.n	802d0ba <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 802cf7c:	2201      	movs	r2, #1
 802cf7e:	697b      	ldr	r3, [r7, #20]
 802cf80:	409a      	lsls	r2, r3
 802cf82:	683b      	ldr	r3, [r7, #0]
 802cf84:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 802cf86:	68bb      	ldr	r3, [r7, #8]
 802cf88:	689b      	ldr	r3, [r3, #8]
 802cf8a:	2b00      	cmp	r3, #0
 802cf8c:	d10d      	bne.n	802cfaa <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 802cf8e:	68bb      	ldr	r3, [r7, #8]
 802cf90:	681b      	ldr	r3, [r3, #0]
 802cf92:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 802cf94:	68bb      	ldr	r3, [r7, #8]
 802cf96:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 802cf98:	68f9      	ldr	r1, [r7, #12]
 802cf9a:	6809      	ldr	r1, [r1, #0]
 802cf9c:	431a      	orrs	r2, r3
 802cf9e:	697b      	ldr	r3, [r7, #20]
 802cfa0:	3318      	adds	r3, #24
 802cfa2:	011b      	lsls	r3, r3, #4
 802cfa4:	440b      	add	r3, r1
 802cfa6:	601a      	str	r2, [r3, #0]
 802cfa8:	e00f      	b.n	802cfca <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 802cfaa:	68bb      	ldr	r3, [r7, #8]
 802cfac:	685b      	ldr	r3, [r3, #4]
 802cfae:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 802cfb0:	68bb      	ldr	r3, [r7, #8]
 802cfb2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 802cfb4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 802cfb6:	68bb      	ldr	r3, [r7, #8]
 802cfb8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 802cfba:	68f9      	ldr	r1, [r7, #12]
 802cfbc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 802cfbe:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 802cfc0:	697b      	ldr	r3, [r7, #20]
 802cfc2:	3318      	adds	r3, #24
 802cfc4:	011b      	lsls	r3, r3, #4
 802cfc6:	440b      	add	r3, r1
 802cfc8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 802cfca:	68fb      	ldr	r3, [r7, #12]
 802cfcc:	6819      	ldr	r1, [r3, #0]
 802cfce:	68bb      	ldr	r3, [r7, #8]
 802cfd0:	691a      	ldr	r2, [r3, #16]
 802cfd2:	697b      	ldr	r3, [r7, #20]
 802cfd4:	3318      	adds	r3, #24
 802cfd6:	011b      	lsls	r3, r3, #4
 802cfd8:	440b      	add	r3, r1
 802cfda:	3304      	adds	r3, #4
 802cfdc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 802cfde:	68bb      	ldr	r3, [r7, #8]
 802cfe0:	7d1b      	ldrb	r3, [r3, #20]
 802cfe2:	2b01      	cmp	r3, #1
 802cfe4:	d111      	bne.n	802d00a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 802cfe6:	68fb      	ldr	r3, [r7, #12]
 802cfe8:	681a      	ldr	r2, [r3, #0]
 802cfea:	697b      	ldr	r3, [r7, #20]
 802cfec:	3318      	adds	r3, #24
 802cfee:	011b      	lsls	r3, r3, #4
 802cff0:	4413      	add	r3, r2
 802cff2:	3304      	adds	r3, #4
 802cff4:	681b      	ldr	r3, [r3, #0]
 802cff6:	68fa      	ldr	r2, [r7, #12]
 802cff8:	6811      	ldr	r1, [r2, #0]
 802cffa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 802cffe:	697b      	ldr	r3, [r7, #20]
 802d000:	3318      	adds	r3, #24
 802d002:	011b      	lsls	r3, r3, #4
 802d004:	440b      	add	r3, r1
 802d006:	3304      	adds	r3, #4
 802d008:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 802d00a:	687b      	ldr	r3, [r7, #4]
 802d00c:	3307      	adds	r3, #7
 802d00e:	781b      	ldrb	r3, [r3, #0]
 802d010:	061a      	lsls	r2, r3, #24
 802d012:	687b      	ldr	r3, [r7, #4]
 802d014:	3306      	adds	r3, #6
 802d016:	781b      	ldrb	r3, [r3, #0]
 802d018:	041b      	lsls	r3, r3, #16
 802d01a:	431a      	orrs	r2, r3
 802d01c:	687b      	ldr	r3, [r7, #4]
 802d01e:	3305      	adds	r3, #5
 802d020:	781b      	ldrb	r3, [r3, #0]
 802d022:	021b      	lsls	r3, r3, #8
 802d024:	4313      	orrs	r3, r2
 802d026:	687a      	ldr	r2, [r7, #4]
 802d028:	3204      	adds	r2, #4
 802d02a:	7812      	ldrb	r2, [r2, #0]
 802d02c:	4610      	mov	r0, r2
 802d02e:	68fa      	ldr	r2, [r7, #12]
 802d030:	6811      	ldr	r1, [r2, #0]
 802d032:	ea43 0200 	orr.w	r2, r3, r0
 802d036:	697b      	ldr	r3, [r7, #20]
 802d038:	011b      	lsls	r3, r3, #4
 802d03a:	440b      	add	r3, r1
 802d03c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 802d040:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 802d042:	687b      	ldr	r3, [r7, #4]
 802d044:	3303      	adds	r3, #3
 802d046:	781b      	ldrb	r3, [r3, #0]
 802d048:	061a      	lsls	r2, r3, #24
 802d04a:	687b      	ldr	r3, [r7, #4]
 802d04c:	3302      	adds	r3, #2
 802d04e:	781b      	ldrb	r3, [r3, #0]
 802d050:	041b      	lsls	r3, r3, #16
 802d052:	431a      	orrs	r2, r3
 802d054:	687b      	ldr	r3, [r7, #4]
 802d056:	3301      	adds	r3, #1
 802d058:	781b      	ldrb	r3, [r3, #0]
 802d05a:	021b      	lsls	r3, r3, #8
 802d05c:	4313      	orrs	r3, r2
 802d05e:	687a      	ldr	r2, [r7, #4]
 802d060:	7812      	ldrb	r2, [r2, #0]
 802d062:	4610      	mov	r0, r2
 802d064:	68fa      	ldr	r2, [r7, #12]
 802d066:	6811      	ldr	r1, [r2, #0]
 802d068:	ea43 0200 	orr.w	r2, r3, r0
 802d06c:	697b      	ldr	r3, [r7, #20]
 802d06e:	011b      	lsls	r3, r3, #4
 802d070:	440b      	add	r3, r1
 802d072:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 802d076:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 802d078:	68fb      	ldr	r3, [r7, #12]
 802d07a:	681a      	ldr	r2, [r3, #0]
 802d07c:	697b      	ldr	r3, [r7, #20]
 802d07e:	3318      	adds	r3, #24
 802d080:	011b      	lsls	r3, r3, #4
 802d082:	4413      	add	r3, r2
 802d084:	681b      	ldr	r3, [r3, #0]
 802d086:	68fa      	ldr	r2, [r7, #12]
 802d088:	6811      	ldr	r1, [r2, #0]
 802d08a:	f043 0201 	orr.w	r2, r3, #1
 802d08e:	697b      	ldr	r3, [r7, #20]
 802d090:	3318      	adds	r3, #24
 802d092:	011b      	lsls	r3, r3, #4
 802d094:	440b      	add	r3, r1
 802d096:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 802d098:	2300      	movs	r3, #0
 802d09a:	e00e      	b.n	802d0ba <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 802d09c:	68fb      	ldr	r3, [r7, #12]
 802d09e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d0a0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802d0a4:	68fb      	ldr	r3, [r7, #12]
 802d0a6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 802d0a8:	2301      	movs	r3, #1
 802d0aa:	e006      	b.n	802d0ba <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 802d0ac:	68fb      	ldr	r3, [r7, #12]
 802d0ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d0b0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802d0b4:	68fb      	ldr	r3, [r7, #12]
 802d0b6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802d0b8:	2301      	movs	r3, #1
  }
}
 802d0ba:	4618      	mov	r0, r3
 802d0bc:	3724      	adds	r7, #36	; 0x24
 802d0be:	46bd      	mov	sp, r7
 802d0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d0c4:	4770      	bx	lr

0802d0c6 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 802d0c6:	b480      	push	{r7}
 802d0c8:	b085      	sub	sp, #20
 802d0ca:	af00      	add	r7, sp, #0
 802d0cc:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 802d0ce:	2300      	movs	r3, #0
 802d0d0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 802d0d2:	687b      	ldr	r3, [r7, #4]
 802d0d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 802d0d8:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 802d0da:	7afb      	ldrb	r3, [r7, #11]
 802d0dc:	2b01      	cmp	r3, #1
 802d0de:	d002      	beq.n	802d0e6 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 802d0e0:	7afb      	ldrb	r3, [r7, #11]
 802d0e2:	2b02      	cmp	r3, #2
 802d0e4:	d11d      	bne.n	802d122 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 802d0e6:	687b      	ldr	r3, [r7, #4]
 802d0e8:	681b      	ldr	r3, [r3, #0]
 802d0ea:	689b      	ldr	r3, [r3, #8]
 802d0ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 802d0f0:	2b00      	cmp	r3, #0
 802d0f2:	d002      	beq.n	802d0fa <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 802d0f4:	68fb      	ldr	r3, [r7, #12]
 802d0f6:	3301      	adds	r3, #1
 802d0f8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 802d0fa:	687b      	ldr	r3, [r7, #4]
 802d0fc:	681b      	ldr	r3, [r3, #0]
 802d0fe:	689b      	ldr	r3, [r3, #8]
 802d100:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 802d104:	2b00      	cmp	r3, #0
 802d106:	d002      	beq.n	802d10e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 802d108:	68fb      	ldr	r3, [r7, #12]
 802d10a:	3301      	adds	r3, #1
 802d10c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 802d10e:	687b      	ldr	r3, [r7, #4]
 802d110:	681b      	ldr	r3, [r3, #0]
 802d112:	689b      	ldr	r3, [r3, #8]
 802d114:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802d118:	2b00      	cmp	r3, #0
 802d11a:	d002      	beq.n	802d122 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 802d11c:	68fb      	ldr	r3, [r7, #12]
 802d11e:	3301      	adds	r3, #1
 802d120:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 802d122:	68fb      	ldr	r3, [r7, #12]
}
 802d124:	4618      	mov	r0, r3
 802d126:	3714      	adds	r7, #20
 802d128:	46bd      	mov	sp, r7
 802d12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d12e:	4770      	bx	lr

0802d130 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 802d130:	b480      	push	{r7}
 802d132:	b087      	sub	sp, #28
 802d134:	af00      	add	r7, sp, #0
 802d136:	60f8      	str	r0, [r7, #12]
 802d138:	60b9      	str	r1, [r7, #8]
 802d13a:	607a      	str	r2, [r7, #4]
 802d13c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 802d13e:	68fb      	ldr	r3, [r7, #12]
 802d140:	f893 3020 	ldrb.w	r3, [r3, #32]
 802d144:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 802d146:	7dfb      	ldrb	r3, [r7, #23]
 802d148:	2b01      	cmp	r3, #1
 802d14a:	d003      	beq.n	802d154 <HAL_CAN_GetRxMessage+0x24>
 802d14c:	7dfb      	ldrb	r3, [r7, #23]
 802d14e:	2b02      	cmp	r3, #2
 802d150:	f040 80f3 	bne.w	802d33a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 802d154:	68bb      	ldr	r3, [r7, #8]
 802d156:	2b00      	cmp	r3, #0
 802d158:	d10e      	bne.n	802d178 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 802d15a:	68fb      	ldr	r3, [r7, #12]
 802d15c:	681b      	ldr	r3, [r3, #0]
 802d15e:	68db      	ldr	r3, [r3, #12]
 802d160:	f003 0303 	and.w	r3, r3, #3
 802d164:	2b00      	cmp	r3, #0
 802d166:	d116      	bne.n	802d196 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 802d168:	68fb      	ldr	r3, [r7, #12]
 802d16a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d16c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802d170:	68fb      	ldr	r3, [r7, #12]
 802d172:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 802d174:	2301      	movs	r3, #1
 802d176:	e0e7      	b.n	802d348 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 802d178:	68fb      	ldr	r3, [r7, #12]
 802d17a:	681b      	ldr	r3, [r3, #0]
 802d17c:	691b      	ldr	r3, [r3, #16]
 802d17e:	f003 0303 	and.w	r3, r3, #3
 802d182:	2b00      	cmp	r3, #0
 802d184:	d107      	bne.n	802d196 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 802d186:	68fb      	ldr	r3, [r7, #12]
 802d188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d18a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802d18e:	68fb      	ldr	r3, [r7, #12]
 802d190:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 802d192:	2301      	movs	r3, #1
 802d194:	e0d8      	b.n	802d348 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 802d196:	68fb      	ldr	r3, [r7, #12]
 802d198:	681a      	ldr	r2, [r3, #0]
 802d19a:	68bb      	ldr	r3, [r7, #8]
 802d19c:	331b      	adds	r3, #27
 802d19e:	011b      	lsls	r3, r3, #4
 802d1a0:	4413      	add	r3, r2
 802d1a2:	681b      	ldr	r3, [r3, #0]
 802d1a4:	f003 0204 	and.w	r2, r3, #4
 802d1a8:	687b      	ldr	r3, [r7, #4]
 802d1aa:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 802d1ac:	687b      	ldr	r3, [r7, #4]
 802d1ae:	689b      	ldr	r3, [r3, #8]
 802d1b0:	2b00      	cmp	r3, #0
 802d1b2:	d10c      	bne.n	802d1ce <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 802d1b4:	68fb      	ldr	r3, [r7, #12]
 802d1b6:	681a      	ldr	r2, [r3, #0]
 802d1b8:	68bb      	ldr	r3, [r7, #8]
 802d1ba:	331b      	adds	r3, #27
 802d1bc:	011b      	lsls	r3, r3, #4
 802d1be:	4413      	add	r3, r2
 802d1c0:	681b      	ldr	r3, [r3, #0]
 802d1c2:	0d5b      	lsrs	r3, r3, #21
 802d1c4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 802d1c8:	687b      	ldr	r3, [r7, #4]
 802d1ca:	601a      	str	r2, [r3, #0]
 802d1cc:	e00b      	b.n	802d1e6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 802d1ce:	68fb      	ldr	r3, [r7, #12]
 802d1d0:	681a      	ldr	r2, [r3, #0]
 802d1d2:	68bb      	ldr	r3, [r7, #8]
 802d1d4:	331b      	adds	r3, #27
 802d1d6:	011b      	lsls	r3, r3, #4
 802d1d8:	4413      	add	r3, r2
 802d1da:	681b      	ldr	r3, [r3, #0]
 802d1dc:	08db      	lsrs	r3, r3, #3
 802d1de:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 802d1e2:	687b      	ldr	r3, [r7, #4]
 802d1e4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 802d1e6:	68fb      	ldr	r3, [r7, #12]
 802d1e8:	681a      	ldr	r2, [r3, #0]
 802d1ea:	68bb      	ldr	r3, [r7, #8]
 802d1ec:	331b      	adds	r3, #27
 802d1ee:	011b      	lsls	r3, r3, #4
 802d1f0:	4413      	add	r3, r2
 802d1f2:	681b      	ldr	r3, [r3, #0]
 802d1f4:	f003 0202 	and.w	r2, r3, #2
 802d1f8:	687b      	ldr	r3, [r7, #4]
 802d1fa:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 802d1fc:	68fb      	ldr	r3, [r7, #12]
 802d1fe:	681a      	ldr	r2, [r3, #0]
 802d200:	68bb      	ldr	r3, [r7, #8]
 802d202:	331b      	adds	r3, #27
 802d204:	011b      	lsls	r3, r3, #4
 802d206:	4413      	add	r3, r2
 802d208:	3304      	adds	r3, #4
 802d20a:	681b      	ldr	r3, [r3, #0]
 802d20c:	f003 020f 	and.w	r2, r3, #15
 802d210:	687b      	ldr	r3, [r7, #4]
 802d212:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 802d214:	68fb      	ldr	r3, [r7, #12]
 802d216:	681a      	ldr	r2, [r3, #0]
 802d218:	68bb      	ldr	r3, [r7, #8]
 802d21a:	331b      	adds	r3, #27
 802d21c:	011b      	lsls	r3, r3, #4
 802d21e:	4413      	add	r3, r2
 802d220:	3304      	adds	r3, #4
 802d222:	681b      	ldr	r3, [r3, #0]
 802d224:	0a1b      	lsrs	r3, r3, #8
 802d226:	b2da      	uxtb	r2, r3
 802d228:	687b      	ldr	r3, [r7, #4]
 802d22a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 802d22c:	68fb      	ldr	r3, [r7, #12]
 802d22e:	681a      	ldr	r2, [r3, #0]
 802d230:	68bb      	ldr	r3, [r7, #8]
 802d232:	331b      	adds	r3, #27
 802d234:	011b      	lsls	r3, r3, #4
 802d236:	4413      	add	r3, r2
 802d238:	3304      	adds	r3, #4
 802d23a:	681b      	ldr	r3, [r3, #0]
 802d23c:	0c1b      	lsrs	r3, r3, #16
 802d23e:	b29a      	uxth	r2, r3
 802d240:	687b      	ldr	r3, [r7, #4]
 802d242:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 802d244:	68fb      	ldr	r3, [r7, #12]
 802d246:	681a      	ldr	r2, [r3, #0]
 802d248:	68bb      	ldr	r3, [r7, #8]
 802d24a:	011b      	lsls	r3, r3, #4
 802d24c:	4413      	add	r3, r2
 802d24e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802d252:	681b      	ldr	r3, [r3, #0]
 802d254:	b2da      	uxtb	r2, r3
 802d256:	683b      	ldr	r3, [r7, #0]
 802d258:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 802d25a:	68fb      	ldr	r3, [r7, #12]
 802d25c:	681a      	ldr	r2, [r3, #0]
 802d25e:	68bb      	ldr	r3, [r7, #8]
 802d260:	011b      	lsls	r3, r3, #4
 802d262:	4413      	add	r3, r2
 802d264:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802d268:	681b      	ldr	r3, [r3, #0]
 802d26a:	0a1a      	lsrs	r2, r3, #8
 802d26c:	683b      	ldr	r3, [r7, #0]
 802d26e:	3301      	adds	r3, #1
 802d270:	b2d2      	uxtb	r2, r2
 802d272:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 802d274:	68fb      	ldr	r3, [r7, #12]
 802d276:	681a      	ldr	r2, [r3, #0]
 802d278:	68bb      	ldr	r3, [r7, #8]
 802d27a:	011b      	lsls	r3, r3, #4
 802d27c:	4413      	add	r3, r2
 802d27e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802d282:	681b      	ldr	r3, [r3, #0]
 802d284:	0c1a      	lsrs	r2, r3, #16
 802d286:	683b      	ldr	r3, [r7, #0]
 802d288:	3302      	adds	r3, #2
 802d28a:	b2d2      	uxtb	r2, r2
 802d28c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 802d28e:	68fb      	ldr	r3, [r7, #12]
 802d290:	681a      	ldr	r2, [r3, #0]
 802d292:	68bb      	ldr	r3, [r7, #8]
 802d294:	011b      	lsls	r3, r3, #4
 802d296:	4413      	add	r3, r2
 802d298:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802d29c:	681b      	ldr	r3, [r3, #0]
 802d29e:	0e1a      	lsrs	r2, r3, #24
 802d2a0:	683b      	ldr	r3, [r7, #0]
 802d2a2:	3303      	adds	r3, #3
 802d2a4:	b2d2      	uxtb	r2, r2
 802d2a6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 802d2a8:	68fb      	ldr	r3, [r7, #12]
 802d2aa:	681a      	ldr	r2, [r3, #0]
 802d2ac:	68bb      	ldr	r3, [r7, #8]
 802d2ae:	011b      	lsls	r3, r3, #4
 802d2b0:	4413      	add	r3, r2
 802d2b2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 802d2b6:	681a      	ldr	r2, [r3, #0]
 802d2b8:	683b      	ldr	r3, [r7, #0]
 802d2ba:	3304      	adds	r3, #4
 802d2bc:	b2d2      	uxtb	r2, r2
 802d2be:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 802d2c0:	68fb      	ldr	r3, [r7, #12]
 802d2c2:	681a      	ldr	r2, [r3, #0]
 802d2c4:	68bb      	ldr	r3, [r7, #8]
 802d2c6:	011b      	lsls	r3, r3, #4
 802d2c8:	4413      	add	r3, r2
 802d2ca:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 802d2ce:	681b      	ldr	r3, [r3, #0]
 802d2d0:	0a1a      	lsrs	r2, r3, #8
 802d2d2:	683b      	ldr	r3, [r7, #0]
 802d2d4:	3305      	adds	r3, #5
 802d2d6:	b2d2      	uxtb	r2, r2
 802d2d8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 802d2da:	68fb      	ldr	r3, [r7, #12]
 802d2dc:	681a      	ldr	r2, [r3, #0]
 802d2de:	68bb      	ldr	r3, [r7, #8]
 802d2e0:	011b      	lsls	r3, r3, #4
 802d2e2:	4413      	add	r3, r2
 802d2e4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 802d2e8:	681b      	ldr	r3, [r3, #0]
 802d2ea:	0c1a      	lsrs	r2, r3, #16
 802d2ec:	683b      	ldr	r3, [r7, #0]
 802d2ee:	3306      	adds	r3, #6
 802d2f0:	b2d2      	uxtb	r2, r2
 802d2f2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 802d2f4:	68fb      	ldr	r3, [r7, #12]
 802d2f6:	681a      	ldr	r2, [r3, #0]
 802d2f8:	68bb      	ldr	r3, [r7, #8]
 802d2fa:	011b      	lsls	r3, r3, #4
 802d2fc:	4413      	add	r3, r2
 802d2fe:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 802d302:	681b      	ldr	r3, [r3, #0]
 802d304:	0e1a      	lsrs	r2, r3, #24
 802d306:	683b      	ldr	r3, [r7, #0]
 802d308:	3307      	adds	r3, #7
 802d30a:	b2d2      	uxtb	r2, r2
 802d30c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 802d30e:	68bb      	ldr	r3, [r7, #8]
 802d310:	2b00      	cmp	r3, #0
 802d312:	d108      	bne.n	802d326 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 802d314:	68fb      	ldr	r3, [r7, #12]
 802d316:	681b      	ldr	r3, [r3, #0]
 802d318:	68da      	ldr	r2, [r3, #12]
 802d31a:	68fb      	ldr	r3, [r7, #12]
 802d31c:	681b      	ldr	r3, [r3, #0]
 802d31e:	f042 0220 	orr.w	r2, r2, #32
 802d322:	60da      	str	r2, [r3, #12]
 802d324:	e007      	b.n	802d336 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 802d326:	68fb      	ldr	r3, [r7, #12]
 802d328:	681b      	ldr	r3, [r3, #0]
 802d32a:	691a      	ldr	r2, [r3, #16]
 802d32c:	68fb      	ldr	r3, [r7, #12]
 802d32e:	681b      	ldr	r3, [r3, #0]
 802d330:	f042 0220 	orr.w	r2, r2, #32
 802d334:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 802d336:	2300      	movs	r3, #0
 802d338:	e006      	b.n	802d348 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 802d33a:	68fb      	ldr	r3, [r7, #12]
 802d33c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d33e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802d342:	68fb      	ldr	r3, [r7, #12]
 802d344:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802d346:	2301      	movs	r3, #1
  }
}
 802d348:	4618      	mov	r0, r3
 802d34a:	371c      	adds	r7, #28
 802d34c:	46bd      	mov	sp, r7
 802d34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d352:	4770      	bx	lr

0802d354 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 802d354:	b480      	push	{r7}
 802d356:	b085      	sub	sp, #20
 802d358:	af00      	add	r7, sp, #0
 802d35a:	6078      	str	r0, [r7, #4]
 802d35c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 802d35e:	687b      	ldr	r3, [r7, #4]
 802d360:	f893 3020 	ldrb.w	r3, [r3, #32]
 802d364:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 802d366:	7bfb      	ldrb	r3, [r7, #15]
 802d368:	2b01      	cmp	r3, #1
 802d36a:	d002      	beq.n	802d372 <HAL_CAN_ActivateNotification+0x1e>
 802d36c:	7bfb      	ldrb	r3, [r7, #15]
 802d36e:	2b02      	cmp	r3, #2
 802d370:	d109      	bne.n	802d386 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 802d372:	687b      	ldr	r3, [r7, #4]
 802d374:	681b      	ldr	r3, [r3, #0]
 802d376:	6959      	ldr	r1, [r3, #20]
 802d378:	687b      	ldr	r3, [r7, #4]
 802d37a:	681b      	ldr	r3, [r3, #0]
 802d37c:	683a      	ldr	r2, [r7, #0]
 802d37e:	430a      	orrs	r2, r1
 802d380:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 802d382:	2300      	movs	r3, #0
 802d384:	e006      	b.n	802d394 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 802d386:	687b      	ldr	r3, [r7, #4]
 802d388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d38a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802d38e:	687b      	ldr	r3, [r7, #4]
 802d390:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802d392:	2301      	movs	r3, #1
  }
}
 802d394:	4618      	mov	r0, r3
 802d396:	3714      	adds	r7, #20
 802d398:	46bd      	mov	sp, r7
 802d39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d39e:	4770      	bx	lr

0802d3a0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 802d3a0:	b580      	push	{r7, lr}
 802d3a2:	b08a      	sub	sp, #40	; 0x28
 802d3a4:	af00      	add	r7, sp, #0
 802d3a6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 802d3a8:	2300      	movs	r3, #0
 802d3aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 802d3ac:	687b      	ldr	r3, [r7, #4]
 802d3ae:	681b      	ldr	r3, [r3, #0]
 802d3b0:	695b      	ldr	r3, [r3, #20]
 802d3b2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 802d3b4:	687b      	ldr	r3, [r7, #4]
 802d3b6:	681b      	ldr	r3, [r3, #0]
 802d3b8:	685b      	ldr	r3, [r3, #4]
 802d3ba:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 802d3bc:	687b      	ldr	r3, [r7, #4]
 802d3be:	681b      	ldr	r3, [r3, #0]
 802d3c0:	689b      	ldr	r3, [r3, #8]
 802d3c2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 802d3c4:	687b      	ldr	r3, [r7, #4]
 802d3c6:	681b      	ldr	r3, [r3, #0]
 802d3c8:	68db      	ldr	r3, [r3, #12]
 802d3ca:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 802d3cc:	687b      	ldr	r3, [r7, #4]
 802d3ce:	681b      	ldr	r3, [r3, #0]
 802d3d0:	691b      	ldr	r3, [r3, #16]
 802d3d2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 802d3d4:	687b      	ldr	r3, [r7, #4]
 802d3d6:	681b      	ldr	r3, [r3, #0]
 802d3d8:	699b      	ldr	r3, [r3, #24]
 802d3da:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 802d3dc:	6a3b      	ldr	r3, [r7, #32]
 802d3de:	f003 0301 	and.w	r3, r3, #1
 802d3e2:	2b00      	cmp	r3, #0
 802d3e4:	d07c      	beq.n	802d4e0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 802d3e6:	69bb      	ldr	r3, [r7, #24]
 802d3e8:	f003 0301 	and.w	r3, r3, #1
 802d3ec:	2b00      	cmp	r3, #0
 802d3ee:	d023      	beq.n	802d438 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 802d3f0:	687b      	ldr	r3, [r7, #4]
 802d3f2:	681b      	ldr	r3, [r3, #0]
 802d3f4:	2201      	movs	r2, #1
 802d3f6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 802d3f8:	69bb      	ldr	r3, [r7, #24]
 802d3fa:	f003 0302 	and.w	r3, r3, #2
 802d3fe:	2b00      	cmp	r3, #0
 802d400:	d003      	beq.n	802d40a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 802d402:	6878      	ldr	r0, [r7, #4]
 802d404:	f000 f97d 	bl	802d702 <HAL_CAN_TxMailbox0CompleteCallback>
 802d408:	e016      	b.n	802d438 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 802d40a:	69bb      	ldr	r3, [r7, #24]
 802d40c:	f003 0304 	and.w	r3, r3, #4
 802d410:	2b00      	cmp	r3, #0
 802d412:	d004      	beq.n	802d41e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 802d414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d416:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 802d41a:	627b      	str	r3, [r7, #36]	; 0x24
 802d41c:	e00c      	b.n	802d438 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 802d41e:	69bb      	ldr	r3, [r7, #24]
 802d420:	f003 0308 	and.w	r3, r3, #8
 802d424:	2b00      	cmp	r3, #0
 802d426:	d004      	beq.n	802d432 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 802d428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d42a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 802d42e:	627b      	str	r3, [r7, #36]	; 0x24
 802d430:	e002      	b.n	802d438 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 802d432:	6878      	ldr	r0, [r7, #4]
 802d434:	f000 f983 	bl	802d73e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 802d438:	69bb      	ldr	r3, [r7, #24]
 802d43a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802d43e:	2b00      	cmp	r3, #0
 802d440:	d024      	beq.n	802d48c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 802d442:	687b      	ldr	r3, [r7, #4]
 802d444:	681b      	ldr	r3, [r3, #0]
 802d446:	f44f 7280 	mov.w	r2, #256	; 0x100
 802d44a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 802d44c:	69bb      	ldr	r3, [r7, #24]
 802d44e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 802d452:	2b00      	cmp	r3, #0
 802d454:	d003      	beq.n	802d45e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 802d456:	6878      	ldr	r0, [r7, #4]
 802d458:	f000 f95d 	bl	802d716 <HAL_CAN_TxMailbox1CompleteCallback>
 802d45c:	e016      	b.n	802d48c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 802d45e:	69bb      	ldr	r3, [r7, #24]
 802d460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802d464:	2b00      	cmp	r3, #0
 802d466:	d004      	beq.n	802d472 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 802d468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d46a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 802d46e:	627b      	str	r3, [r7, #36]	; 0x24
 802d470:	e00c      	b.n	802d48c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 802d472:	69bb      	ldr	r3, [r7, #24]
 802d474:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 802d478:	2b00      	cmp	r3, #0
 802d47a:	d004      	beq.n	802d486 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 802d47c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d47e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802d482:	627b      	str	r3, [r7, #36]	; 0x24
 802d484:	e002      	b.n	802d48c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 802d486:	6878      	ldr	r0, [r7, #4]
 802d488:	f000 f963 	bl	802d752 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 802d48c:	69bb      	ldr	r3, [r7, #24]
 802d48e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802d492:	2b00      	cmp	r3, #0
 802d494:	d024      	beq.n	802d4e0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 802d496:	687b      	ldr	r3, [r7, #4]
 802d498:	681b      	ldr	r3, [r3, #0]
 802d49a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 802d49e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 802d4a0:	69bb      	ldr	r3, [r7, #24]
 802d4a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802d4a6:	2b00      	cmp	r3, #0
 802d4a8:	d003      	beq.n	802d4b2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 802d4aa:	6878      	ldr	r0, [r7, #4]
 802d4ac:	f000 f93d 	bl	802d72a <HAL_CAN_TxMailbox2CompleteCallback>
 802d4b0:	e016      	b.n	802d4e0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 802d4b2:	69bb      	ldr	r3, [r7, #24]
 802d4b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802d4b8:	2b00      	cmp	r3, #0
 802d4ba:	d004      	beq.n	802d4c6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 802d4bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d4be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802d4c2:	627b      	str	r3, [r7, #36]	; 0x24
 802d4c4:	e00c      	b.n	802d4e0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 802d4c6:	69bb      	ldr	r3, [r7, #24]
 802d4c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802d4cc:	2b00      	cmp	r3, #0
 802d4ce:	d004      	beq.n	802d4da <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 802d4d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d4d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 802d4d6:	627b      	str	r3, [r7, #36]	; 0x24
 802d4d8:	e002      	b.n	802d4e0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 802d4da:	6878      	ldr	r0, [r7, #4]
 802d4dc:	f000 f943 	bl	802d766 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 802d4e0:	6a3b      	ldr	r3, [r7, #32]
 802d4e2:	f003 0308 	and.w	r3, r3, #8
 802d4e6:	2b00      	cmp	r3, #0
 802d4e8:	d00c      	beq.n	802d504 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 802d4ea:	697b      	ldr	r3, [r7, #20]
 802d4ec:	f003 0310 	and.w	r3, r3, #16
 802d4f0:	2b00      	cmp	r3, #0
 802d4f2:	d007      	beq.n	802d504 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 802d4f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d4f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 802d4fa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 802d4fc:	687b      	ldr	r3, [r7, #4]
 802d4fe:	681b      	ldr	r3, [r3, #0]
 802d500:	2210      	movs	r2, #16
 802d502:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 802d504:	6a3b      	ldr	r3, [r7, #32]
 802d506:	f003 0304 	and.w	r3, r3, #4
 802d50a:	2b00      	cmp	r3, #0
 802d50c:	d00b      	beq.n	802d526 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 802d50e:	697b      	ldr	r3, [r7, #20]
 802d510:	f003 0308 	and.w	r3, r3, #8
 802d514:	2b00      	cmp	r3, #0
 802d516:	d006      	beq.n	802d526 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 802d518:	687b      	ldr	r3, [r7, #4]
 802d51a:	681b      	ldr	r3, [r3, #0]
 802d51c:	2208      	movs	r2, #8
 802d51e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 802d520:	6878      	ldr	r0, [r7, #4]
 802d522:	f000 f92a 	bl	802d77a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 802d526:	6a3b      	ldr	r3, [r7, #32]
 802d528:	f003 0302 	and.w	r3, r3, #2
 802d52c:	2b00      	cmp	r3, #0
 802d52e:	d009      	beq.n	802d544 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 802d530:	687b      	ldr	r3, [r7, #4]
 802d532:	681b      	ldr	r3, [r3, #0]
 802d534:	68db      	ldr	r3, [r3, #12]
 802d536:	f003 0303 	and.w	r3, r3, #3
 802d53a:	2b00      	cmp	r3, #0
 802d53c:	d002      	beq.n	802d544 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 802d53e:	6878      	ldr	r0, [r7, #4]
 802d540:	f010 fdc4 	bl	803e0cc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 802d544:	6a3b      	ldr	r3, [r7, #32]
 802d546:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802d54a:	2b00      	cmp	r3, #0
 802d54c:	d00c      	beq.n	802d568 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 802d54e:	693b      	ldr	r3, [r7, #16]
 802d550:	f003 0310 	and.w	r3, r3, #16
 802d554:	2b00      	cmp	r3, #0
 802d556:	d007      	beq.n	802d568 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 802d558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d55a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802d55e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 802d560:	687b      	ldr	r3, [r7, #4]
 802d562:	681b      	ldr	r3, [r3, #0]
 802d564:	2210      	movs	r2, #16
 802d566:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 802d568:	6a3b      	ldr	r3, [r7, #32]
 802d56a:	f003 0320 	and.w	r3, r3, #32
 802d56e:	2b00      	cmp	r3, #0
 802d570:	d00b      	beq.n	802d58a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 802d572:	693b      	ldr	r3, [r7, #16]
 802d574:	f003 0308 	and.w	r3, r3, #8
 802d578:	2b00      	cmp	r3, #0
 802d57a:	d006      	beq.n	802d58a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 802d57c:	687b      	ldr	r3, [r7, #4]
 802d57e:	681b      	ldr	r3, [r3, #0]
 802d580:	2208      	movs	r2, #8
 802d582:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 802d584:	6878      	ldr	r0, [r7, #4]
 802d586:	f000 f90c 	bl	802d7a2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 802d58a:	6a3b      	ldr	r3, [r7, #32]
 802d58c:	f003 0310 	and.w	r3, r3, #16
 802d590:	2b00      	cmp	r3, #0
 802d592:	d009      	beq.n	802d5a8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 802d594:	687b      	ldr	r3, [r7, #4]
 802d596:	681b      	ldr	r3, [r3, #0]
 802d598:	691b      	ldr	r3, [r3, #16]
 802d59a:	f003 0303 	and.w	r3, r3, #3
 802d59e:	2b00      	cmp	r3, #0
 802d5a0:	d002      	beq.n	802d5a8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 802d5a2:	6878      	ldr	r0, [r7, #4]
 802d5a4:	f000 f8f3 	bl	802d78e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 802d5a8:	6a3b      	ldr	r3, [r7, #32]
 802d5aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802d5ae:	2b00      	cmp	r3, #0
 802d5b0:	d00b      	beq.n	802d5ca <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 802d5b2:	69fb      	ldr	r3, [r7, #28]
 802d5b4:	f003 0310 	and.w	r3, r3, #16
 802d5b8:	2b00      	cmp	r3, #0
 802d5ba:	d006      	beq.n	802d5ca <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 802d5bc:	687b      	ldr	r3, [r7, #4]
 802d5be:	681b      	ldr	r3, [r3, #0]
 802d5c0:	2210      	movs	r2, #16
 802d5c2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 802d5c4:	6878      	ldr	r0, [r7, #4]
 802d5c6:	f000 f8f6 	bl	802d7b6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 802d5ca:	6a3b      	ldr	r3, [r7, #32]
 802d5cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802d5d0:	2b00      	cmp	r3, #0
 802d5d2:	d00b      	beq.n	802d5ec <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 802d5d4:	69fb      	ldr	r3, [r7, #28]
 802d5d6:	f003 0308 	and.w	r3, r3, #8
 802d5da:	2b00      	cmp	r3, #0
 802d5dc:	d006      	beq.n	802d5ec <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 802d5de:	687b      	ldr	r3, [r7, #4]
 802d5e0:	681b      	ldr	r3, [r3, #0]
 802d5e2:	2208      	movs	r2, #8
 802d5e4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 802d5e6:	6878      	ldr	r0, [r7, #4]
 802d5e8:	f000 f8ef 	bl	802d7ca <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 802d5ec:	6a3b      	ldr	r3, [r7, #32]
 802d5ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802d5f2:	2b00      	cmp	r3, #0
 802d5f4:	d075      	beq.n	802d6e2 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 802d5f6:	69fb      	ldr	r3, [r7, #28]
 802d5f8:	f003 0304 	and.w	r3, r3, #4
 802d5fc:	2b00      	cmp	r3, #0
 802d5fe:	d06c      	beq.n	802d6da <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 802d600:	6a3b      	ldr	r3, [r7, #32]
 802d602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802d606:	2b00      	cmp	r3, #0
 802d608:	d008      	beq.n	802d61c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 802d60a:	68fb      	ldr	r3, [r7, #12]
 802d60c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 802d610:	2b00      	cmp	r3, #0
 802d612:	d003      	beq.n	802d61c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 802d614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d616:	f043 0301 	orr.w	r3, r3, #1
 802d61a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 802d61c:	6a3b      	ldr	r3, [r7, #32]
 802d61e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 802d622:	2b00      	cmp	r3, #0
 802d624:	d008      	beq.n	802d638 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 802d626:	68fb      	ldr	r3, [r7, #12]
 802d628:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 802d62c:	2b00      	cmp	r3, #0
 802d62e:	d003      	beq.n	802d638 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 802d630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d632:	f043 0302 	orr.w	r3, r3, #2
 802d636:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 802d638:	6a3b      	ldr	r3, [r7, #32]
 802d63a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802d63e:	2b00      	cmp	r3, #0
 802d640:	d008      	beq.n	802d654 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 802d642:	68fb      	ldr	r3, [r7, #12]
 802d644:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 802d648:	2b00      	cmp	r3, #0
 802d64a:	d003      	beq.n	802d654 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 802d64c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d64e:	f043 0304 	orr.w	r3, r3, #4
 802d652:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 802d654:	6a3b      	ldr	r3, [r7, #32]
 802d656:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 802d65a:	2b00      	cmp	r3, #0
 802d65c:	d03d      	beq.n	802d6da <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 802d65e:	68fb      	ldr	r3, [r7, #12]
 802d660:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 802d664:	2b00      	cmp	r3, #0
 802d666:	d038      	beq.n	802d6da <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 802d668:	68fb      	ldr	r3, [r7, #12]
 802d66a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 802d66e:	2b30      	cmp	r3, #48	; 0x30
 802d670:	d017      	beq.n	802d6a2 <HAL_CAN_IRQHandler+0x302>
 802d672:	2b30      	cmp	r3, #48	; 0x30
 802d674:	d804      	bhi.n	802d680 <HAL_CAN_IRQHandler+0x2e0>
 802d676:	2b10      	cmp	r3, #16
 802d678:	d009      	beq.n	802d68e <HAL_CAN_IRQHandler+0x2ee>
 802d67a:	2b20      	cmp	r3, #32
 802d67c:	d00c      	beq.n	802d698 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 802d67e:	e024      	b.n	802d6ca <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 802d680:	2b50      	cmp	r3, #80	; 0x50
 802d682:	d018      	beq.n	802d6b6 <HAL_CAN_IRQHandler+0x316>
 802d684:	2b60      	cmp	r3, #96	; 0x60
 802d686:	d01b      	beq.n	802d6c0 <HAL_CAN_IRQHandler+0x320>
 802d688:	2b40      	cmp	r3, #64	; 0x40
 802d68a:	d00f      	beq.n	802d6ac <HAL_CAN_IRQHandler+0x30c>
            break;
 802d68c:	e01d      	b.n	802d6ca <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 802d68e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d690:	f043 0308 	orr.w	r3, r3, #8
 802d694:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d696:	e018      	b.n	802d6ca <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 802d698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d69a:	f043 0310 	orr.w	r3, r3, #16
 802d69e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d6a0:	e013      	b.n	802d6ca <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 802d6a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6a4:	f043 0320 	orr.w	r3, r3, #32
 802d6a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d6aa:	e00e      	b.n	802d6ca <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 802d6ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802d6b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d6b4:	e009      	b.n	802d6ca <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 802d6b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802d6bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d6be:	e004      	b.n	802d6ca <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 802d6c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802d6c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d6c8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 802d6ca:	687b      	ldr	r3, [r7, #4]
 802d6cc:	681b      	ldr	r3, [r3, #0]
 802d6ce:	699a      	ldr	r2, [r3, #24]
 802d6d0:	687b      	ldr	r3, [r7, #4]
 802d6d2:	681b      	ldr	r3, [r3, #0]
 802d6d4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 802d6d8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 802d6da:	687b      	ldr	r3, [r7, #4]
 802d6dc:	681b      	ldr	r3, [r3, #0]
 802d6de:	2204      	movs	r2, #4
 802d6e0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 802d6e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6e4:	2b00      	cmp	r3, #0
 802d6e6:	d008      	beq.n	802d6fa <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 802d6e8:	687b      	ldr	r3, [r7, #4]
 802d6ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 802d6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6ee:	431a      	orrs	r2, r3
 802d6f0:	687b      	ldr	r3, [r7, #4]
 802d6f2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 802d6f4:	6878      	ldr	r0, [r7, #4]
 802d6f6:	f000 f872 	bl	802d7de <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 802d6fa:	bf00      	nop
 802d6fc:	3728      	adds	r7, #40	; 0x28
 802d6fe:	46bd      	mov	sp, r7
 802d700:	bd80      	pop	{r7, pc}

0802d702 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 802d702:	b480      	push	{r7}
 802d704:	b083      	sub	sp, #12
 802d706:	af00      	add	r7, sp, #0
 802d708:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 802d70a:	bf00      	nop
 802d70c:	370c      	adds	r7, #12
 802d70e:	46bd      	mov	sp, r7
 802d710:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d714:	4770      	bx	lr

0802d716 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 802d716:	b480      	push	{r7}
 802d718:	b083      	sub	sp, #12
 802d71a:	af00      	add	r7, sp, #0
 802d71c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 802d71e:	bf00      	nop
 802d720:	370c      	adds	r7, #12
 802d722:	46bd      	mov	sp, r7
 802d724:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d728:	4770      	bx	lr

0802d72a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 802d72a:	b480      	push	{r7}
 802d72c:	b083      	sub	sp, #12
 802d72e:	af00      	add	r7, sp, #0
 802d730:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 802d732:	bf00      	nop
 802d734:	370c      	adds	r7, #12
 802d736:	46bd      	mov	sp, r7
 802d738:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d73c:	4770      	bx	lr

0802d73e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 802d73e:	b480      	push	{r7}
 802d740:	b083      	sub	sp, #12
 802d742:	af00      	add	r7, sp, #0
 802d744:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 802d746:	bf00      	nop
 802d748:	370c      	adds	r7, #12
 802d74a:	46bd      	mov	sp, r7
 802d74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d750:	4770      	bx	lr

0802d752 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 802d752:	b480      	push	{r7}
 802d754:	b083      	sub	sp, #12
 802d756:	af00      	add	r7, sp, #0
 802d758:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 802d75a:	bf00      	nop
 802d75c:	370c      	adds	r7, #12
 802d75e:	46bd      	mov	sp, r7
 802d760:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d764:	4770      	bx	lr

0802d766 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 802d766:	b480      	push	{r7}
 802d768:	b083      	sub	sp, #12
 802d76a:	af00      	add	r7, sp, #0
 802d76c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 802d76e:	bf00      	nop
 802d770:	370c      	adds	r7, #12
 802d772:	46bd      	mov	sp, r7
 802d774:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d778:	4770      	bx	lr

0802d77a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 802d77a:	b480      	push	{r7}
 802d77c:	b083      	sub	sp, #12
 802d77e:	af00      	add	r7, sp, #0
 802d780:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 802d782:	bf00      	nop
 802d784:	370c      	adds	r7, #12
 802d786:	46bd      	mov	sp, r7
 802d788:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d78c:	4770      	bx	lr

0802d78e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 802d78e:	b480      	push	{r7}
 802d790:	b083      	sub	sp, #12
 802d792:	af00      	add	r7, sp, #0
 802d794:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 802d796:	bf00      	nop
 802d798:	370c      	adds	r7, #12
 802d79a:	46bd      	mov	sp, r7
 802d79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7a0:	4770      	bx	lr

0802d7a2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 802d7a2:	b480      	push	{r7}
 802d7a4:	b083      	sub	sp, #12
 802d7a6:	af00      	add	r7, sp, #0
 802d7a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 802d7aa:	bf00      	nop
 802d7ac:	370c      	adds	r7, #12
 802d7ae:	46bd      	mov	sp, r7
 802d7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7b4:	4770      	bx	lr

0802d7b6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 802d7b6:	b480      	push	{r7}
 802d7b8:	b083      	sub	sp, #12
 802d7ba:	af00      	add	r7, sp, #0
 802d7bc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 802d7be:	bf00      	nop
 802d7c0:	370c      	adds	r7, #12
 802d7c2:	46bd      	mov	sp, r7
 802d7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7c8:	4770      	bx	lr

0802d7ca <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 802d7ca:	b480      	push	{r7}
 802d7cc:	b083      	sub	sp, #12
 802d7ce:	af00      	add	r7, sp, #0
 802d7d0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 802d7d2:	bf00      	nop
 802d7d4:	370c      	adds	r7, #12
 802d7d6:	46bd      	mov	sp, r7
 802d7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7dc:	4770      	bx	lr

0802d7de <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 802d7de:	b480      	push	{r7}
 802d7e0:	b083      	sub	sp, #12
 802d7e2:	af00      	add	r7, sp, #0
 802d7e4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 802d7e6:	bf00      	nop
 802d7e8:	370c      	adds	r7, #12
 802d7ea:	46bd      	mov	sp, r7
 802d7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7f0:	4770      	bx	lr
	...

0802d7f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 802d7f4:	b480      	push	{r7}
 802d7f6:	b085      	sub	sp, #20
 802d7f8:	af00      	add	r7, sp, #0
 802d7fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 802d7fc:	687b      	ldr	r3, [r7, #4]
 802d7fe:	f003 0307 	and.w	r3, r3, #7
 802d802:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 802d804:	4b0c      	ldr	r3, [pc, #48]	; (802d838 <__NVIC_SetPriorityGrouping+0x44>)
 802d806:	68db      	ldr	r3, [r3, #12]
 802d808:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 802d80a:	68ba      	ldr	r2, [r7, #8]
 802d80c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 802d810:	4013      	ands	r3, r2
 802d812:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802d814:	68fb      	ldr	r3, [r7, #12]
 802d816:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 802d818:	68bb      	ldr	r3, [r7, #8]
 802d81a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 802d81c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 802d820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802d824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 802d826:	4a04      	ldr	r2, [pc, #16]	; (802d838 <__NVIC_SetPriorityGrouping+0x44>)
 802d828:	68bb      	ldr	r3, [r7, #8]
 802d82a:	60d3      	str	r3, [r2, #12]
}
 802d82c:	bf00      	nop
 802d82e:	3714      	adds	r7, #20
 802d830:	46bd      	mov	sp, r7
 802d832:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d836:	4770      	bx	lr
 802d838:	e000ed00 	.word	0xe000ed00

0802d83c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 802d83c:	b480      	push	{r7}
 802d83e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 802d840:	4b04      	ldr	r3, [pc, #16]	; (802d854 <__NVIC_GetPriorityGrouping+0x18>)
 802d842:	68db      	ldr	r3, [r3, #12]
 802d844:	0a1b      	lsrs	r3, r3, #8
 802d846:	f003 0307 	and.w	r3, r3, #7
}
 802d84a:	4618      	mov	r0, r3
 802d84c:	46bd      	mov	sp, r7
 802d84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d852:	4770      	bx	lr
 802d854:	e000ed00 	.word	0xe000ed00

0802d858 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 802d858:	b480      	push	{r7}
 802d85a:	b083      	sub	sp, #12
 802d85c:	af00      	add	r7, sp, #0
 802d85e:	4603      	mov	r3, r0
 802d860:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802d862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d866:	2b00      	cmp	r3, #0
 802d868:	db0b      	blt.n	802d882 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 802d86a:	79fb      	ldrb	r3, [r7, #7]
 802d86c:	f003 021f 	and.w	r2, r3, #31
 802d870:	4907      	ldr	r1, [pc, #28]	; (802d890 <__NVIC_EnableIRQ+0x38>)
 802d872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d876:	095b      	lsrs	r3, r3, #5
 802d878:	2001      	movs	r0, #1
 802d87a:	fa00 f202 	lsl.w	r2, r0, r2
 802d87e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 802d882:	bf00      	nop
 802d884:	370c      	adds	r7, #12
 802d886:	46bd      	mov	sp, r7
 802d888:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d88c:	4770      	bx	lr
 802d88e:	bf00      	nop
 802d890:	e000e100 	.word	0xe000e100

0802d894 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 802d894:	b480      	push	{r7}
 802d896:	b083      	sub	sp, #12
 802d898:	af00      	add	r7, sp, #0
 802d89a:	4603      	mov	r3, r0
 802d89c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802d89e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d8a2:	2b00      	cmp	r3, #0
 802d8a4:	db10      	blt.n	802d8c8 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 802d8a6:	79fb      	ldrb	r3, [r7, #7]
 802d8a8:	f003 021f 	and.w	r2, r3, #31
 802d8ac:	4909      	ldr	r1, [pc, #36]	; (802d8d4 <__NVIC_DisableIRQ+0x40>)
 802d8ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d8b2:	095b      	lsrs	r3, r3, #5
 802d8b4:	2001      	movs	r0, #1
 802d8b6:	fa00 f202 	lsl.w	r2, r0, r2
 802d8ba:	3320      	adds	r3, #32
 802d8bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 802d8c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 802d8c4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 802d8c8:	bf00      	nop
 802d8ca:	370c      	adds	r7, #12
 802d8cc:	46bd      	mov	sp, r7
 802d8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d8d2:	4770      	bx	lr
 802d8d4:	e000e100 	.word	0xe000e100

0802d8d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 802d8d8:	b480      	push	{r7}
 802d8da:	b083      	sub	sp, #12
 802d8dc:	af00      	add	r7, sp, #0
 802d8de:	4603      	mov	r3, r0
 802d8e0:	6039      	str	r1, [r7, #0]
 802d8e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802d8e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d8e8:	2b00      	cmp	r3, #0
 802d8ea:	db0a      	blt.n	802d902 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802d8ec:	683b      	ldr	r3, [r7, #0]
 802d8ee:	b2da      	uxtb	r2, r3
 802d8f0:	490c      	ldr	r1, [pc, #48]	; (802d924 <__NVIC_SetPriority+0x4c>)
 802d8f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d8f6:	0112      	lsls	r2, r2, #4
 802d8f8:	b2d2      	uxtb	r2, r2
 802d8fa:	440b      	add	r3, r1
 802d8fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 802d900:	e00a      	b.n	802d918 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802d902:	683b      	ldr	r3, [r7, #0]
 802d904:	b2da      	uxtb	r2, r3
 802d906:	4908      	ldr	r1, [pc, #32]	; (802d928 <__NVIC_SetPriority+0x50>)
 802d908:	79fb      	ldrb	r3, [r7, #7]
 802d90a:	f003 030f 	and.w	r3, r3, #15
 802d90e:	3b04      	subs	r3, #4
 802d910:	0112      	lsls	r2, r2, #4
 802d912:	b2d2      	uxtb	r2, r2
 802d914:	440b      	add	r3, r1
 802d916:	761a      	strb	r2, [r3, #24]
}
 802d918:	bf00      	nop
 802d91a:	370c      	adds	r7, #12
 802d91c:	46bd      	mov	sp, r7
 802d91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d922:	4770      	bx	lr
 802d924:	e000e100 	.word	0xe000e100
 802d928:	e000ed00 	.word	0xe000ed00

0802d92c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 802d92c:	b480      	push	{r7}
 802d92e:	b089      	sub	sp, #36	; 0x24
 802d930:	af00      	add	r7, sp, #0
 802d932:	60f8      	str	r0, [r7, #12]
 802d934:	60b9      	str	r1, [r7, #8]
 802d936:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 802d938:	68fb      	ldr	r3, [r7, #12]
 802d93a:	f003 0307 	and.w	r3, r3, #7
 802d93e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 802d940:	69fb      	ldr	r3, [r7, #28]
 802d942:	f1c3 0307 	rsb	r3, r3, #7
 802d946:	2b04      	cmp	r3, #4
 802d948:	bf28      	it	cs
 802d94a:	2304      	movcs	r3, #4
 802d94c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 802d94e:	69fb      	ldr	r3, [r7, #28]
 802d950:	3304      	adds	r3, #4
 802d952:	2b06      	cmp	r3, #6
 802d954:	d902      	bls.n	802d95c <NVIC_EncodePriority+0x30>
 802d956:	69fb      	ldr	r3, [r7, #28]
 802d958:	3b03      	subs	r3, #3
 802d95a:	e000      	b.n	802d95e <NVIC_EncodePriority+0x32>
 802d95c:	2300      	movs	r3, #0
 802d95e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802d960:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 802d964:	69bb      	ldr	r3, [r7, #24]
 802d966:	fa02 f303 	lsl.w	r3, r2, r3
 802d96a:	43da      	mvns	r2, r3
 802d96c:	68bb      	ldr	r3, [r7, #8]
 802d96e:	401a      	ands	r2, r3
 802d970:	697b      	ldr	r3, [r7, #20]
 802d972:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 802d974:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 802d978:	697b      	ldr	r3, [r7, #20]
 802d97a:	fa01 f303 	lsl.w	r3, r1, r3
 802d97e:	43d9      	mvns	r1, r3
 802d980:	687b      	ldr	r3, [r7, #4]
 802d982:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802d984:	4313      	orrs	r3, r2
         );
}
 802d986:	4618      	mov	r0, r3
 802d988:	3724      	adds	r7, #36	; 0x24
 802d98a:	46bd      	mov	sp, r7
 802d98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d990:	4770      	bx	lr
	...

0802d994 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 802d994:	b480      	push	{r7}
 802d996:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 802d998:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 802d99c:	4b05      	ldr	r3, [pc, #20]	; (802d9b4 <__NVIC_SystemReset+0x20>)
 802d99e:	68db      	ldr	r3, [r3, #12]
 802d9a0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 802d9a4:	4903      	ldr	r1, [pc, #12]	; (802d9b4 <__NVIC_SystemReset+0x20>)
 802d9a6:	4b04      	ldr	r3, [pc, #16]	; (802d9b8 <__NVIC_SystemReset+0x24>)
 802d9a8:	4313      	orrs	r3, r2
 802d9aa:	60cb      	str	r3, [r1, #12]
 802d9ac:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 802d9b0:	bf00      	nop
 802d9b2:	e7fd      	b.n	802d9b0 <__NVIC_SystemReset+0x1c>
 802d9b4:	e000ed00 	.word	0xe000ed00
 802d9b8:	05fa0004 	.word	0x05fa0004

0802d9bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 802d9bc:	b580      	push	{r7, lr}
 802d9be:	b082      	sub	sp, #8
 802d9c0:	af00      	add	r7, sp, #0
 802d9c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 802d9c4:	6878      	ldr	r0, [r7, #4]
 802d9c6:	f7ff ff15 	bl	802d7f4 <__NVIC_SetPriorityGrouping>
}
 802d9ca:	bf00      	nop
 802d9cc:	3708      	adds	r7, #8
 802d9ce:	46bd      	mov	sp, r7
 802d9d0:	bd80      	pop	{r7, pc}

0802d9d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 802d9d2:	b580      	push	{r7, lr}
 802d9d4:	b086      	sub	sp, #24
 802d9d6:	af00      	add	r7, sp, #0
 802d9d8:	4603      	mov	r3, r0
 802d9da:	60b9      	str	r1, [r7, #8]
 802d9dc:	607a      	str	r2, [r7, #4]
 802d9de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 802d9e0:	2300      	movs	r3, #0
 802d9e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 802d9e4:	f7ff ff2a 	bl	802d83c <__NVIC_GetPriorityGrouping>
 802d9e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 802d9ea:	687a      	ldr	r2, [r7, #4]
 802d9ec:	68b9      	ldr	r1, [r7, #8]
 802d9ee:	6978      	ldr	r0, [r7, #20]
 802d9f0:	f7ff ff9c 	bl	802d92c <NVIC_EncodePriority>
 802d9f4:	4602      	mov	r2, r0
 802d9f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802d9fa:	4611      	mov	r1, r2
 802d9fc:	4618      	mov	r0, r3
 802d9fe:	f7ff ff6b 	bl	802d8d8 <__NVIC_SetPriority>
}
 802da02:	bf00      	nop
 802da04:	3718      	adds	r7, #24
 802da06:	46bd      	mov	sp, r7
 802da08:	bd80      	pop	{r7, pc}

0802da0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 802da0a:	b580      	push	{r7, lr}
 802da0c:	b082      	sub	sp, #8
 802da0e:	af00      	add	r7, sp, #0
 802da10:	4603      	mov	r3, r0
 802da12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 802da14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802da18:	4618      	mov	r0, r3
 802da1a:	f7ff ff1d 	bl	802d858 <__NVIC_EnableIRQ>
}
 802da1e:	bf00      	nop
 802da20:	3708      	adds	r7, #8
 802da22:	46bd      	mov	sp, r7
 802da24:	bd80      	pop	{r7, pc}

0802da26 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 802da26:	b580      	push	{r7, lr}
 802da28:	b082      	sub	sp, #8
 802da2a:	af00      	add	r7, sp, #0
 802da2c:	4603      	mov	r3, r0
 802da2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 802da30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802da34:	4618      	mov	r0, r3
 802da36:	f7ff ff2d 	bl	802d894 <__NVIC_DisableIRQ>
}
 802da3a:	bf00      	nop
 802da3c:	3708      	adds	r7, #8
 802da3e:	46bd      	mov	sp, r7
 802da40:	bd80      	pop	{r7, pc}

0802da42 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 802da42:	b580      	push	{r7, lr}
 802da44:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 802da46:	f7ff ffa5 	bl	802d994 <__NVIC_SystemReset>

0802da4a <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 802da4a:	b580      	push	{r7, lr}
 802da4c:	b082      	sub	sp, #8
 802da4e:	af00      	add	r7, sp, #0
 802da50:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 802da52:	687b      	ldr	r3, [r7, #4]
 802da54:	2b00      	cmp	r3, #0
 802da56:	d101      	bne.n	802da5c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 802da58:	2301      	movs	r3, #1
 802da5a:	e00e      	b.n	802da7a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 802da5c:	687b      	ldr	r3, [r7, #4]
 802da5e:	795b      	ldrb	r3, [r3, #5]
 802da60:	b2db      	uxtb	r3, r3
 802da62:	2b00      	cmp	r3, #0
 802da64:	d105      	bne.n	802da72 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 802da66:	687b      	ldr	r3, [r7, #4]
 802da68:	2200      	movs	r2, #0
 802da6a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 802da6c:	6878      	ldr	r0, [r7, #4]
 802da6e:	f7fd fdc1 	bl	802b5f4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 802da72:	687b      	ldr	r3, [r7, #4]
 802da74:	2201      	movs	r2, #1
 802da76:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 802da78:	2300      	movs	r3, #0
}
 802da7a:	4618      	mov	r0, r3
 802da7c:	3708      	adds	r7, #8
 802da7e:	46bd      	mov	sp, r7
 802da80:	bd80      	pop	{r7, pc}

0802da82 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 802da82:	b580      	push	{r7, lr}
 802da84:	b082      	sub	sp, #8
 802da86:	af00      	add	r7, sp, #0
 802da88:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 802da8a:	687b      	ldr	r3, [r7, #4]
 802da8c:	2b00      	cmp	r3, #0
 802da8e:	d101      	bne.n	802da94 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 802da90:	2301      	movs	r3, #1
 802da92:	e02a      	b.n	802daea <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 802da94:	687b      	ldr	r3, [r7, #4]
 802da96:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802da9a:	b2db      	uxtb	r3, r3
 802da9c:	2b00      	cmp	r3, #0
 802da9e:	d106      	bne.n	802daae <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 802daa0:	687b      	ldr	r3, [r7, #4]
 802daa2:	2200      	movs	r2, #0
 802daa4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 802daa8:	6878      	ldr	r0, [r7, #4]
 802daaa:	f7fd fd31 	bl	802b510 <HAL_CRYP_MspInit>
  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#else /*AES*/

  MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD,
 802daae:	687b      	ldr	r3, [r7, #4]
 802dab0:	681b      	ldr	r3, [r3, #0]
 802dab2:	681b      	ldr	r3, [r3, #0]
 802dab4:	f423 23a0 	bic.w	r3, r3, #327680	; 0x50000
 802dab8:	f023 0366 	bic.w	r3, r3, #102	; 0x66
 802dabc:	687a      	ldr	r2, [r7, #4]
 802dabe:	6851      	ldr	r1, [r2, #4]
 802dac0:	687a      	ldr	r2, [r7, #4]
 802dac2:	6892      	ldr	r2, [r2, #8]
 802dac4:	4311      	orrs	r1, r2
 802dac6:	687a      	ldr	r2, [r7, #4]
 802dac8:	6952      	ldr	r2, [r2, #20]
 802daca:	4311      	orrs	r1, r2
 802dacc:	687a      	ldr	r2, [r7, #4]
 802dace:	6812      	ldr	r2, [r2, #0]
 802dad0:	430b      	orrs	r3, r1
 802dad2:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 802dad4:	687b      	ldr	r3, [r7, #4]
 802dad6:	2200      	movs	r2, #0
 802dad8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 802dada:	687b      	ldr	r3, [r7, #4]
 802dadc:	2201      	movs	r2, #1
 802dade:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 802dae2:	687b      	ldr	r3, [r7, #4]
 802dae4:	2201      	movs	r2, #1
 802dae6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Return function status */
  return HAL_OK;
 802dae8:	2300      	movs	r3, #0
}
 802daea:	4618      	mov	r0, r3
 802daec:	3708      	adds	r7, #8
 802daee:	46bd      	mov	sp, r7
 802daf0:	bd80      	pop	{r7, pc}

0802daf2 <HAL_CRYP_SetConfig>:
  * @param  pConf: pointer to a CRYP_ConfigTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_SetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf)
{
 802daf2:	b480      	push	{r7}
 802daf4:	b083      	sub	sp, #12
 802daf6:	af00      	add	r7, sp, #0
 802daf8:	6078      	str	r0, [r7, #4]
 802dafa:	6039      	str	r1, [r7, #0]
  /* Check the CRYP handle allocation */
  if ((hcryp == NULL) || (pConf == NULL))
 802dafc:	687b      	ldr	r3, [r7, #4]
 802dafe:	2b00      	cmp	r3, #0
 802db00:	d002      	beq.n	802db08 <HAL_CRYP_SetConfig+0x16>
 802db02:	683b      	ldr	r3, [r7, #0]
 802db04:	2b00      	cmp	r3, #0
 802db06:	d101      	bne.n	802db0c <HAL_CRYP_SetConfig+0x1a>
  {
    return HAL_ERROR;
 802db08:	2301      	movs	r3, #1
 802db0a:	e06e      	b.n	802dbea <HAL_CRYP_SetConfig+0xf8>
  /* Check parameters */
  assert_param(IS_CRYP_KEYSIZE(pConf->KeySize));
  assert_param(IS_CRYP_DATATYPE(pConf->DataType));
  assert_param(IS_CRYP_ALGORITHM(pConf->Algorithm));

  if (hcryp->State == HAL_CRYP_STATE_READY)
 802db0c:	687b      	ldr	r3, [r7, #4]
 802db0e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802db12:	b2db      	uxtb	r3, r3
 802db14:	2b01      	cmp	r3, #1
 802db16:	d15d      	bne.n	802dbd4 <HAL_CRYP_SetConfig+0xe2>
  {
    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 802db18:	687b      	ldr	r3, [r7, #4]
 802db1a:	2202      	movs	r2, #2
 802db1c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 802db20:	687b      	ldr	r3, [r7, #4]
 802db22:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802db26:	2b01      	cmp	r3, #1
 802db28:	d101      	bne.n	802db2e <HAL_CRYP_SetConfig+0x3c>
 802db2a:	2302      	movs	r3, #2
 802db2c:	e05d      	b.n	802dbea <HAL_CRYP_SetConfig+0xf8>
 802db2e:	687b      	ldr	r3, [r7, #4]
 802db30:	2201      	movs	r2, #1
 802db32:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Set  CRYP parameters  */
    hcryp->Init.DataType   = pConf->DataType;
 802db36:	683b      	ldr	r3, [r7, #0]
 802db38:	681a      	ldr	r2, [r3, #0]
 802db3a:	687b      	ldr	r3, [r7, #4]
 802db3c:	605a      	str	r2, [r3, #4]
    hcryp->Init.pKey       = pConf->pKey;
 802db3e:	683b      	ldr	r3, [r7, #0]
 802db40:	689a      	ldr	r2, [r3, #8]
 802db42:	687b      	ldr	r3, [r7, #4]
 802db44:	60da      	str	r2, [r3, #12]
    hcryp->Init.Algorithm  = pConf->Algorithm;
 802db46:	683b      	ldr	r3, [r7, #0]
 802db48:	691a      	ldr	r2, [r3, #16]
 802db4a:	687b      	ldr	r3, [r7, #4]
 802db4c:	615a      	str	r2, [r3, #20]
    hcryp->Init.KeySize    = pConf->KeySize;
 802db4e:	683b      	ldr	r3, [r7, #0]
 802db50:	685a      	ldr	r2, [r3, #4]
 802db52:	687b      	ldr	r3, [r7, #4]
 802db54:	609a      	str	r2, [r3, #8]
    hcryp->Init.pInitVect  = pConf->pInitVect;
 802db56:	683b      	ldr	r3, [r7, #0]
 802db58:	68da      	ldr	r2, [r3, #12]
 802db5a:	687b      	ldr	r3, [r7, #4]
 802db5c:	611a      	str	r2, [r3, #16]
    hcryp->Init.Header     = pConf->Header;
 802db5e:	683b      	ldr	r3, [r7, #0]
 802db60:	695a      	ldr	r2, [r3, #20]
 802db62:	687b      	ldr	r3, [r7, #4]
 802db64:	619a      	str	r2, [r3, #24]
    hcryp->Init.HeaderSize = pConf->HeaderSize;
 802db66:	683b      	ldr	r3, [r7, #0]
 802db68:	699a      	ldr	r2, [r3, #24]
 802db6a:	687b      	ldr	r3, [r7, #4]
 802db6c:	61da      	str	r2, [r3, #28]
    hcryp->Init.B0         = pConf->B0;
 802db6e:	683b      	ldr	r3, [r7, #0]
 802db70:	69da      	ldr	r2, [r3, #28]
 802db72:	687b      	ldr	r3, [r7, #4]
 802db74:	621a      	str	r2, [r3, #32]
    hcryp->Init.DataWidthUnit = pConf->DataWidthUnit;
 802db76:	683b      	ldr	r3, [r7, #0]
 802db78:	6a1a      	ldr	r2, [r3, #32]
 802db7a:	687b      	ldr	r3, [r7, #4]
 802db7c:	625a      	str	r2, [r3, #36]	; 0x24

    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
               hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#else /*AES*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD,
 802db7e:	687b      	ldr	r3, [r7, #4]
 802db80:	681b      	ldr	r3, [r3, #0]
 802db82:	681b      	ldr	r3, [r3, #0]
 802db84:	f423 23a0 	bic.w	r3, r3, #327680	; 0x50000
 802db88:	f023 0366 	bic.w	r3, r3, #102	; 0x66
 802db8c:	687a      	ldr	r2, [r7, #4]
 802db8e:	6851      	ldr	r1, [r2, #4]
 802db90:	687a      	ldr	r2, [r7, #4]
 802db92:	6892      	ldr	r2, [r2, #8]
 802db94:	4311      	orrs	r1, r2
 802db96:	687a      	ldr	r2, [r7, #4]
 802db98:	6952      	ldr	r2, [r2, #20]
 802db9a:	4311      	orrs	r1, r2
 802db9c:	687a      	ldr	r2, [r7, #4]
 802db9e:	6812      	ldr	r2, [r2, #0]
 802dba0:	430b      	orrs	r3, r1
 802dba2:	6013      	str	r3, [r2, #0]
               hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

    /*clear error flags*/
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_ERR_CLEAR);
 802dba4:	687b      	ldr	r3, [r7, #4]
 802dba6:	681b      	ldr	r3, [r3, #0]
 802dba8:	681a      	ldr	r2, [r3, #0]
 802dbaa:	687b      	ldr	r3, [r7, #4]
 802dbac:	681b      	ldr	r3, [r3, #0]
 802dbae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 802dbb2:	601a      	str	r2, [r3, #0]

#endif  /* End AES or CRYP */

    /* Process Unlocked */
    __HAL_UNLOCK(hcryp);
 802dbb4:	687b      	ldr	r3, [r7, #4]
 802dbb6:	2200      	movs	r2, #0
 802dbb8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Reset Error Code field */
    hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 802dbbc:	687b      	ldr	r3, [r7, #4]
 802dbbe:	2200      	movs	r2, #0
 802dbc0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_READY;
 802dbc2:	687b      	ldr	r3, [r7, #4]
 802dbc4:	2201      	movs	r2, #1
 802dbc6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Set the default CRYP phase */
    hcryp->Phase = CRYP_PHASE_READY;
 802dbca:	687b      	ldr	r3, [r7, #4]
 802dbcc:	2201      	movs	r2, #1
 802dbce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return function status */
    return HAL_OK;
 802dbd0:	2300      	movs	r3, #0
 802dbd2:	e00a      	b.n	802dbea <HAL_CRYP_SetConfig+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hcryp);
 802dbd4:	687b      	ldr	r3, [r7, #4]
 802dbd6:	2200      	movs	r2, #0
 802dbd8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 802dbdc:	687b      	ldr	r3, [r7, #4]
 802dbde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802dbe0:	f043 0208 	orr.w	r2, r3, #8
 802dbe4:	687b      	ldr	r3, [r7, #4]
 802dbe6:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 802dbe8:	2301      	movs	r3, #1
  }
}
 802dbea:	4618      	mov	r0, r3
 802dbec:	370c      	adds	r7, #12
 802dbee:	46bd      	mov	sp, r7
 802dbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dbf4:	4770      	bx	lr

0802dbf6 <HAL_CRYP_GetConfig>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_GetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf)
{
 802dbf6:	b480      	push	{r7}
 802dbf8:	b083      	sub	sp, #12
 802dbfa:	af00      	add	r7, sp, #0
 802dbfc:	6078      	str	r0, [r7, #4]
 802dbfe:	6039      	str	r1, [r7, #0]
  /* Check the CRYP handle allocation */
  if ((hcryp == NULL) || (pConf == NULL))
 802dc00:	687b      	ldr	r3, [r7, #4]
 802dc02:	2b00      	cmp	r3, #0
 802dc04:	d002      	beq.n	802dc0c <HAL_CRYP_GetConfig+0x16>
 802dc06:	683b      	ldr	r3, [r7, #0]
 802dc08:	2b00      	cmp	r3, #0
 802dc0a:	d101      	bne.n	802dc10 <HAL_CRYP_GetConfig+0x1a>
  {
    return HAL_ERROR;
 802dc0c:	2301      	movs	r3, #1
 802dc0e:	e04d      	b.n	802dcac <HAL_CRYP_GetConfig+0xb6>
  }

  if (hcryp->State == HAL_CRYP_STATE_READY)
 802dc10:	687b      	ldr	r3, [r7, #4]
 802dc12:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802dc16:	b2db      	uxtb	r3, r3
 802dc18:	2b01      	cmp	r3, #1
 802dc1a:	d13c      	bne.n	802dc96 <HAL_CRYP_GetConfig+0xa0>
  {
    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 802dc1c:	687b      	ldr	r3, [r7, #4]
 802dc1e:	2202      	movs	r2, #2
 802dc20:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 802dc24:	687b      	ldr	r3, [r7, #4]
 802dc26:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802dc2a:	2b01      	cmp	r3, #1
 802dc2c:	d101      	bne.n	802dc32 <HAL_CRYP_GetConfig+0x3c>
 802dc2e:	2302      	movs	r3, #2
 802dc30:	e03c      	b.n	802dcac <HAL_CRYP_GetConfig+0xb6>
 802dc32:	687b      	ldr	r3, [r7, #4]
 802dc34:	2201      	movs	r2, #1
 802dc36:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Get  CRYP parameters  */
    pConf->DataType        = hcryp->Init.DataType;
 802dc3a:	687b      	ldr	r3, [r7, #4]
 802dc3c:	685a      	ldr	r2, [r3, #4]
 802dc3e:	683b      	ldr	r3, [r7, #0]
 802dc40:	601a      	str	r2, [r3, #0]
    pConf->pKey            = hcryp->Init.pKey;
 802dc42:	687b      	ldr	r3, [r7, #4]
 802dc44:	68da      	ldr	r2, [r3, #12]
 802dc46:	683b      	ldr	r3, [r7, #0]
 802dc48:	609a      	str	r2, [r3, #8]
    pConf->Algorithm       = hcryp->Init.Algorithm;
 802dc4a:	687b      	ldr	r3, [r7, #4]
 802dc4c:	695a      	ldr	r2, [r3, #20]
 802dc4e:	683b      	ldr	r3, [r7, #0]
 802dc50:	611a      	str	r2, [r3, #16]
    pConf->KeySize         = hcryp->Init.KeySize ;
 802dc52:	687b      	ldr	r3, [r7, #4]
 802dc54:	689a      	ldr	r2, [r3, #8]
 802dc56:	683b      	ldr	r3, [r7, #0]
 802dc58:	605a      	str	r2, [r3, #4]
    pConf->pInitVect       = hcryp->Init.pInitVect;
 802dc5a:	687b      	ldr	r3, [r7, #4]
 802dc5c:	691a      	ldr	r2, [r3, #16]
 802dc5e:	683b      	ldr	r3, [r7, #0]
 802dc60:	60da      	str	r2, [r3, #12]
    pConf->Header          = hcryp->Init.Header ;
 802dc62:	687b      	ldr	r3, [r7, #4]
 802dc64:	699a      	ldr	r2, [r3, #24]
 802dc66:	683b      	ldr	r3, [r7, #0]
 802dc68:	615a      	str	r2, [r3, #20]
    pConf->HeaderSize      = hcryp->Init.HeaderSize;
 802dc6a:	687b      	ldr	r3, [r7, #4]
 802dc6c:	69da      	ldr	r2, [r3, #28]
 802dc6e:	683b      	ldr	r3, [r7, #0]
 802dc70:	619a      	str	r2, [r3, #24]
    pConf->B0              = hcryp->Init.B0;
 802dc72:	687b      	ldr	r3, [r7, #4]
 802dc74:	6a1a      	ldr	r2, [r3, #32]
 802dc76:	683b      	ldr	r3, [r7, #0]
 802dc78:	61da      	str	r2, [r3, #28]
    pConf->DataWidthUnit    = hcryp->Init.DataWidthUnit;
 802dc7a:	687b      	ldr	r3, [r7, #4]
 802dc7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 802dc7e:	683b      	ldr	r3, [r7, #0]
 802dc80:	621a      	str	r2, [r3, #32]

    /* Process Unlocked */
    __HAL_UNLOCK(hcryp);
 802dc82:	687b      	ldr	r3, [r7, #4]
 802dc84:	2200      	movs	r2, #0
 802dc86:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_READY;
 802dc8a:	687b      	ldr	r3, [r7, #4]
 802dc8c:	2201      	movs	r2, #1
 802dc8e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Return function status */
    return HAL_OK;
 802dc92:	2300      	movs	r3, #0
 802dc94:	e00a      	b.n	802dcac <HAL_CRYP_GetConfig+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hcryp);
 802dc96:	687b      	ldr	r3, [r7, #4]
 802dc98:	2200      	movs	r2, #0
 802dc9a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 802dc9e:	687b      	ldr	r3, [r7, #4]
 802dca0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802dca2:	f043 0208 	orr.w	r2, r3, #8
 802dca6:	687b      	ldr	r3, [r7, #4]
 802dca8:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 802dcaa:	2301      	movs	r3, #1
  }
}
 802dcac:	4618      	mov	r0, r3
 802dcae:	370c      	adds	r7, #12
 802dcb0:	46bd      	mov	sp, r7
 802dcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dcb6:	4770      	bx	lr

0802dcb8 <HAL_CRYP_Encrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 802dcb8:	b580      	push	{r7, lr}
 802dcba:	b086      	sub	sp, #24
 802dcbc:	af00      	add	r7, sp, #0
 802dcbe:	60f8      	str	r0, [r7, #12]
 802dcc0:	60b9      	str	r1, [r7, #8]
 802dcc2:	603b      	str	r3, [r7, #0]
 802dcc4:	4613      	mov	r3, r2
 802dcc6:	80fb      	strh	r3, [r7, #6]
  uint32_t algo;
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 802dcc8:	68fb      	ldr	r3, [r7, #12]
 802dcca:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802dcce:	b2db      	uxtb	r3, r3
 802dcd0:	2b01      	cmp	r3, #1
 802dcd2:	d176      	bne.n	802ddc2 <HAL_CRYP_Encrypt+0x10a>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 802dcd4:	68fb      	ldr	r3, [r7, #12]
 802dcd6:	2202      	movs	r2, #2
 802dcd8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 802dcdc:	68fb      	ldr	r3, [r7, #12]
 802dcde:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802dce2:	2b01      	cmp	r3, #1
 802dce4:	d101      	bne.n	802dcea <HAL_CRYP_Encrypt+0x32>
 802dce6:	2302      	movs	r3, #2
 802dce8:	e074      	b.n	802ddd4 <HAL_CRYP_Encrypt+0x11c>
 802dcea:	68fb      	ldr	r3, [r7, #12]
 802dcec:	2201      	movs	r2, #1
 802dcee:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 802dcf2:	68fb      	ldr	r3, [r7, #12]
 802dcf4:	2200      	movs	r2, #0
 802dcf6:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 802dcf8:	68fb      	ldr	r3, [r7, #12]
 802dcfa:	2200      	movs	r2, #0
 802dcfc:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 802dcfe:	68fb      	ldr	r3, [r7, #12]
 802dd00:	68ba      	ldr	r2, [r7, #8]
 802dd02:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 802dd04:	68fb      	ldr	r3, [r7, #12]
 802dd06:	683a      	ldr	r2, [r7, #0]
 802dd08:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 802dd0a:	68fb      	ldr	r3, [r7, #12]
 802dd0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802dd0e:	2b00      	cmp	r3, #0
 802dd10:	d105      	bne.n	802dd1e <HAL_CRYP_Encrypt+0x66>
    {
      hcryp->Size = Size * 4U;
 802dd12:	88fb      	ldrh	r3, [r7, #6]
 802dd14:	009b      	lsls	r3, r3, #2
 802dd16:	b29a      	uxth	r2, r3
 802dd18:	68fb      	ldr	r3, [r7, #12]
 802dd1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 802dd1c:	e002      	b.n	802dd24 <HAL_CRYP_Encrypt+0x6c>
    }
    else
    {
      hcryp->Size = Size;
 802dd1e:	68fb      	ldr	r3, [r7, #12]
 802dd20:	88fa      	ldrh	r2, [r7, #6]
 802dd22:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#else /*AES*/

    /* Set the operating mode*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
 802dd24:	68fb      	ldr	r3, [r7, #12]
 802dd26:	681b      	ldr	r3, [r3, #0]
 802dd28:	681a      	ldr	r2, [r3, #0]
 802dd2a:	68fb      	ldr	r3, [r7, #12]
 802dd2c:	681b      	ldr	r3, [r3, #0]
 802dd2e:	f022 0218 	bic.w	r2, r2, #24
 802dd32:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & AES_CR_CHMOD;
 802dd34:	68fb      	ldr	r3, [r7, #12]
 802dd36:	681b      	ldr	r3, [r3, #0]
 802dd38:	681a      	ldr	r2, [r3, #0]
 802dd3a:	4b28      	ldr	r3, [pc, #160]	; (802dddc <HAL_CRYP_Encrypt+0x124>)
 802dd3c:	4013      	ands	r3, r2
 802dd3e:	613b      	str	r3, [r7, #16]

    switch (algo)
 802dd40:	693b      	ldr	r3, [r7, #16]
 802dd42:	2b40      	cmp	r3, #64	; 0x40
 802dd44:	d00c      	beq.n	802dd60 <HAL_CRYP_Encrypt+0xa8>
 802dd46:	2b40      	cmp	r3, #64	; 0x40
 802dd48:	d804      	bhi.n	802dd54 <HAL_CRYP_Encrypt+0x9c>
 802dd4a:	2b00      	cmp	r3, #0
 802dd4c:	d008      	beq.n	802dd60 <HAL_CRYP_Encrypt+0xa8>
 802dd4e:	2b20      	cmp	r3, #32
 802dd50:	d006      	beq.n	802dd60 <HAL_CRYP_Encrypt+0xa8>
 802dd52:	e01a      	b.n	802dd8a <HAL_CRYP_Encrypt+0xd2>
 802dd54:	2b60      	cmp	r3, #96	; 0x60
 802dd56:	d00a      	beq.n	802dd6e <HAL_CRYP_Encrypt+0xb6>
 802dd58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 802dd5c:	d00e      	beq.n	802dd7c <HAL_CRYP_Encrypt+0xc4>
 802dd5e:	e014      	b.n	802dd8a <HAL_CRYP_Encrypt+0xd2>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 802dd60:	6a39      	ldr	r1, [r7, #32]
 802dd62:	68f8      	ldr	r0, [r7, #12]
 802dd64:	f000 f8dc 	bl	802df20 <CRYP_AES_Encrypt>
 802dd68:	4603      	mov	r3, r0
 802dd6a:	75fb      	strb	r3, [r7, #23]
        break;
 802dd6c:	e01d      	b.n	802ddaa <HAL_CRYP_Encrypt+0xf2>

      case CRYP_AES_GCM_GMAC:

        /* AES GCM encryption */
        status = CRYP_AESGCM_Process(hcryp, Timeout) ;
 802dd6e:	6a39      	ldr	r1, [r7, #32]
 802dd70:	68f8      	ldr	r0, [r7, #12]
 802dd72:	f000 fb2b 	bl	802e3cc <CRYP_AESGCM_Process>
 802dd76:	4603      	mov	r3, r0
 802dd78:	75fb      	strb	r3, [r7, #23]
        break;
 802dd7a:	e016      	b.n	802ddaa <HAL_CRYP_Encrypt+0xf2>

      case CRYP_AES_CCM:

        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
 802dd7c:	6a39      	ldr	r1, [r7, #32]
 802dd7e:	68f8      	ldr	r0, [r7, #12]
 802dd80:	f000 fc28 	bl	802e5d4 <CRYP_AESCCM_Process>
 802dd84:	4603      	mov	r3, r0
 802dd86:	75fb      	strb	r3, [r7, #23]
        break;
 802dd88:	e00f      	b.n	802ddaa <HAL_CRYP_Encrypt+0xf2>

      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 802dd8a:	68fb      	ldr	r3, [r7, #12]
 802dd8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802dd8e:	f043 0220 	orr.w	r2, r3, #32
 802dd92:	68fb      	ldr	r3, [r7, #12]
 802dd94:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 802dd96:	68fb      	ldr	r3, [r7, #12]
 802dd98:	2201      	movs	r2, #1
 802dd9a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802dd9e:	68fb      	ldr	r3, [r7, #12]
 802dda0:	2200      	movs	r2, #0
 802dda2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802dda6:	2301      	movs	r3, #1
 802dda8:	e014      	b.n	802ddd4 <HAL_CRYP_Encrypt+0x11c>
    }
#endif /*end AES or CRYP */

    if (status == HAL_OK)
 802ddaa:	7dfb      	ldrb	r3, [r7, #23]
 802ddac:	2b00      	cmp	r3, #0
 802ddae:	d110      	bne.n	802ddd2 <HAL_CRYP_Encrypt+0x11a>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 802ddb0:	68fb      	ldr	r3, [r7, #12]
 802ddb2:	2201      	movs	r2, #1
 802ddb4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 802ddb8:	68fb      	ldr	r3, [r7, #12]
 802ddba:	2200      	movs	r2, #0
 802ddbc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 802ddc0:	e007      	b.n	802ddd2 <HAL_CRYP_Encrypt+0x11a>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 802ddc2:	68fb      	ldr	r3, [r7, #12]
 802ddc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ddc6:	f043 0208 	orr.w	r2, r3, #8
 802ddca:	68fb      	ldr	r3, [r7, #12]
 802ddcc:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 802ddce:	2301      	movs	r3, #1
 802ddd0:	e000      	b.n	802ddd4 <HAL_CRYP_Encrypt+0x11c>
  }

  /* Return function status */
  return HAL_OK;
 802ddd2:	2300      	movs	r3, #0
}
 802ddd4:	4618      	mov	r0, r3
 802ddd6:	3718      	adds	r7, #24
 802ddd8:	46bd      	mov	sp, r7
 802ddda:	bd80      	pop	{r7, pc}
 802dddc:	00010060 	.word	0x00010060

0802dde0 <HAL_CRYP_Decrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 802dde0:	b580      	push	{r7, lr}
 802dde2:	b086      	sub	sp, #24
 802dde4:	af00      	add	r7, sp, #0
 802dde6:	60f8      	str	r0, [r7, #12]
 802dde8:	60b9      	str	r1, [r7, #8]
 802ddea:	603b      	str	r3, [r7, #0]
 802ddec:	4613      	mov	r3, r2
 802ddee:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t algo;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 802ddf0:	68fb      	ldr	r3, [r7, #12]
 802ddf2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802ddf6:	b2db      	uxtb	r3, r3
 802ddf8:	2b01      	cmp	r3, #1
 802ddfa:	d178      	bne.n	802deee <HAL_CRYP_Decrypt+0x10e>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 802ddfc:	68fb      	ldr	r3, [r7, #12]
 802ddfe:	2202      	movs	r2, #2
 802de00:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 802de04:	68fb      	ldr	r3, [r7, #12]
 802de06:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802de0a:	2b01      	cmp	r3, #1
 802de0c:	d101      	bne.n	802de12 <HAL_CRYP_Decrypt+0x32>
 802de0e:	2302      	movs	r3, #2
 802de10:	e076      	b.n	802df00 <HAL_CRYP_Decrypt+0x120>
 802de12:	68fb      	ldr	r3, [r7, #12]
 802de14:	2201      	movs	r2, #1
 802de16:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 802de1a:	68fb      	ldr	r3, [r7, #12]
 802de1c:	2200      	movs	r2, #0
 802de1e:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 802de20:	68fb      	ldr	r3, [r7, #12]
 802de22:	2200      	movs	r2, #0
 802de24:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 802de26:	68fb      	ldr	r3, [r7, #12]
 802de28:	68ba      	ldr	r2, [r7, #8]
 802de2a:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 802de2c:	68fb      	ldr	r3, [r7, #12]
 802de2e:	683a      	ldr	r2, [r7, #0]
 802de30:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 802de32:	68fb      	ldr	r3, [r7, #12]
 802de34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802de36:	2b00      	cmp	r3, #0
 802de38:	d105      	bne.n	802de46 <HAL_CRYP_Decrypt+0x66>
    {
      hcryp->Size = Size * 4U;
 802de3a:	88fb      	ldrh	r3, [r7, #6]
 802de3c:	009b      	lsls	r3, r3, #2
 802de3e:	b29a      	uxth	r2, r3
 802de40:	68fb      	ldr	r3, [r7, #12]
 802de42:	87da      	strh	r2, [r3, #62]	; 0x3e
 802de44:	e002      	b.n	802de4c <HAL_CRYP_Decrypt+0x6c>
    }
    else
    {
      hcryp->Size = Size;
 802de46:	68fb      	ldr	r3, [r7, #12]
 802de48:	88fa      	ldrh	r2, [r7, #6]
 802de4a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#else /*AES*/

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 802de4c:	68fb      	ldr	r3, [r7, #12]
 802de4e:	681b      	ldr	r3, [r3, #0]
 802de50:	681b      	ldr	r3, [r3, #0]
 802de52:	f023 0218 	bic.w	r2, r3, #24
 802de56:	68fb      	ldr	r3, [r7, #12]
 802de58:	681b      	ldr	r3, [r3, #0]
 802de5a:	f042 0210 	orr.w	r2, r2, #16
 802de5e:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & AES_CR_CHMOD;
 802de60:	68fb      	ldr	r3, [r7, #12]
 802de62:	681b      	ldr	r3, [r3, #0]
 802de64:	681a      	ldr	r2, [r3, #0]
 802de66:	4b28      	ldr	r3, [pc, #160]	; (802df08 <HAL_CRYP_Decrypt+0x128>)
 802de68:	4013      	ands	r3, r2
 802de6a:	613b      	str	r3, [r7, #16]

    switch (algo)
 802de6c:	693b      	ldr	r3, [r7, #16]
 802de6e:	2b40      	cmp	r3, #64	; 0x40
 802de70:	d00c      	beq.n	802de8c <HAL_CRYP_Decrypt+0xac>
 802de72:	2b40      	cmp	r3, #64	; 0x40
 802de74:	d804      	bhi.n	802de80 <HAL_CRYP_Decrypt+0xa0>
 802de76:	2b00      	cmp	r3, #0
 802de78:	d008      	beq.n	802de8c <HAL_CRYP_Decrypt+0xac>
 802de7a:	2b20      	cmp	r3, #32
 802de7c:	d006      	beq.n	802de8c <HAL_CRYP_Decrypt+0xac>
 802de7e:	e01a      	b.n	802deb6 <HAL_CRYP_Decrypt+0xd6>
 802de80:	2b60      	cmp	r3, #96	; 0x60
 802de82:	d00a      	beq.n	802de9a <HAL_CRYP_Decrypt+0xba>
 802de84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 802de88:	d00e      	beq.n	802dea8 <HAL_CRYP_Decrypt+0xc8>
 802de8a:	e014      	b.n	802deb6 <HAL_CRYP_Decrypt+0xd6>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 802de8c:	6a39      	ldr	r1, [r7, #32]
 802de8e:	68f8      	ldr	r0, [r7, #12]
 802de90:	f000 f8b7 	bl	802e002 <CRYP_AES_Decrypt>
 802de94:	4603      	mov	r3, r0
 802de96:	75fb      	strb	r3, [r7, #23]
        break;
 802de98:	e01d      	b.n	802ded6 <HAL_CRYP_Decrypt+0xf6>

      case CRYP_AES_GCM_GMAC:

        /* AES GCM decryption */
        status = CRYP_AESGCM_Process(hcryp, Timeout) ;
 802de9a:	6a39      	ldr	r1, [r7, #32]
 802de9c:	68f8      	ldr	r0, [r7, #12]
 802de9e:	f000 fa95 	bl	802e3cc <CRYP_AESGCM_Process>
 802dea2:	4603      	mov	r3, r0
 802dea4:	75fb      	strb	r3, [r7, #23]
        break;
 802dea6:	e016      	b.n	802ded6 <HAL_CRYP_Decrypt+0xf6>

      case CRYP_AES_CCM:

        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
 802dea8:	6a39      	ldr	r1, [r7, #32]
 802deaa:	68f8      	ldr	r0, [r7, #12]
 802deac:	f000 fb92 	bl	802e5d4 <CRYP_AESCCM_Process>
 802deb0:	4603      	mov	r3, r0
 802deb2:	75fb      	strb	r3, [r7, #23]
        break;
 802deb4:	e00f      	b.n	802ded6 <HAL_CRYP_Decrypt+0xf6>

      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 802deb6:	68fb      	ldr	r3, [r7, #12]
 802deb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802deba:	f043 0220 	orr.w	r2, r3, #32
 802debe:	68fb      	ldr	r3, [r7, #12]
 802dec0:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 802dec2:	68fb      	ldr	r3, [r7, #12]
 802dec4:	2201      	movs	r2, #1
 802dec6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802deca:	68fb      	ldr	r3, [r7, #12]
 802decc:	2200      	movs	r2, #0
 802dece:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802ded2:	2301      	movs	r3, #1
 802ded4:	e014      	b.n	802df00 <HAL_CRYP_Decrypt+0x120>
    }
#endif /* End AES or CRYP */

    if (status == HAL_OK)
 802ded6:	7dfb      	ldrb	r3, [r7, #23]
 802ded8:	2b00      	cmp	r3, #0
 802deda:	d110      	bne.n	802defe <HAL_CRYP_Decrypt+0x11e>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 802dedc:	68fb      	ldr	r3, [r7, #12]
 802dede:	2201      	movs	r2, #1
 802dee0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 802dee4:	68fb      	ldr	r3, [r7, #12]
 802dee6:	2200      	movs	r2, #0
 802dee8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 802deec:	e007      	b.n	802defe <HAL_CRYP_Decrypt+0x11e>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 802deee:	68fb      	ldr	r3, [r7, #12]
 802def0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802def2:	f043 0208 	orr.w	r2, r3, #8
 802def6:	68fb      	ldr	r3, [r7, #12]
 802def8:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 802defa:	2301      	movs	r3, #1
 802defc:	e000      	b.n	802df00 <HAL_CRYP_Decrypt+0x120>
  }

  /* Return function status */
  return HAL_OK;
 802defe:	2300      	movs	r3, #0
}
 802df00:	4618      	mov	r0, r3
 802df02:	3718      	adds	r7, #24
 802df04:	46bd      	mov	sp, r7
 802df06:	bd80      	pop	{r7, pc}
 802df08:	00010060 	.word	0x00010060

0802df0c <HAL_CRYP_ErrorCallback>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 802df0c:	b480      	push	{r7}
 802df0e:	b083      	sub	sp, #12
 802df10:	af00      	add	r7, sp, #0
 802df12:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 802df14:	bf00      	nop
 802df16:	370c      	adds	r7, #12
 802df18:	46bd      	mov	sp, r7
 802df1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802df1e:	4770      	bx	lr

0802df20 <CRYP_AES_Encrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802df20:	b580      	push	{r7, lr}
 802df22:	b084      	sub	sp, #16
 802df24:	af00      	add	r7, sp, #0
 802df26:	6078      	str	r0, [r7, #4]
 802df28:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 802df2a:	2301      	movs	r3, #1
 802df2c:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 802df2e:	687b      	ldr	r3, [r7, #4]
 802df30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802df32:	2b01      	cmp	r3, #1
 802df34:	d109      	bne.n	802df4a <CRYP_AES_Encrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 802df36:	687b      	ldr	r3, [r7, #4]
 802df38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802df3a:	2b01      	cmp	r3, #1
 802df3c:	d102      	bne.n	802df44 <CRYP_AES_Encrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 802df3e:	2300      	movs	r3, #0
 802df40:	60bb      	str	r3, [r7, #8]
 802df42:	e002      	b.n	802df4a <CRYP_AES_Encrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 802df44:	687b      	ldr	r3, [r7, #4]
 802df46:	2201      	movs	r2, #1
 802df48:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 802df4a:	68bb      	ldr	r3, [r7, #8]
 802df4c:	2b01      	cmp	r3, #1
 802df4e:	d121      	bne.n	802df94 <CRYP_AES_Encrypt+0x74>
  {

    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802df50:	687b      	ldr	r3, [r7, #4]
 802df52:	689b      	ldr	r3, [r3, #8]
 802df54:	4619      	mov	r1, r3
 802df56:	6878      	ldr	r0, [r7, #4]
 802df58:	f000 f9dc 	bl	802e314 <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 802df5c:	687b      	ldr	r3, [r7, #4]
 802df5e:	695b      	ldr	r3, [r3, #20]
 802df60:	2b00      	cmp	r3, #0
 802df62:	d017      	beq.n	802df94 <CRYP_AES_Encrypt+0x74>
    {
      /* Set the Initialization Vector*/
#if defined (AES)
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 802df64:	687b      	ldr	r3, [r7, #4]
 802df66:	691a      	ldr	r2, [r3, #16]
 802df68:	687b      	ldr	r3, [r7, #4]
 802df6a:	681b      	ldr	r3, [r3, #0]
 802df6c:	6812      	ldr	r2, [r2, #0]
 802df6e:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 802df70:	687b      	ldr	r3, [r7, #4]
 802df72:	691a      	ldr	r2, [r3, #16]
 802df74:	687b      	ldr	r3, [r7, #4]
 802df76:	681b      	ldr	r3, [r3, #0]
 802df78:	6852      	ldr	r2, [r2, #4]
 802df7a:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 802df7c:	687b      	ldr	r3, [r7, #4]
 802df7e:	691a      	ldr	r2, [r3, #16]
 802df80:	687b      	ldr	r3, [r7, #4]
 802df82:	681b      	ldr	r3, [r3, #0]
 802df84:	6892      	ldr	r2, [r2, #8]
 802df86:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 802df88:	687b      	ldr	r3, [r7, #4]
 802df8a:	691a      	ldr	r2, [r3, #16]
 802df8c:	687b      	ldr	r3, [r7, #4]
 802df8e:	681b      	ldr	r3, [r3, #0]
 802df90:	68d2      	ldr	r2, [r2, #12]
 802df92:	621a      	str	r2, [r3, #32]
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 802df94:	687b      	ldr	r3, [r7, #4]
 802df96:	2202      	movs	r2, #2
 802df98:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 802df9a:	687b      	ldr	r3, [r7, #4]
 802df9c:	681b      	ldr	r3, [r3, #0]
 802df9e:	681a      	ldr	r2, [r3, #0]
 802dfa0:	687b      	ldr	r3, [r7, #4]
 802dfa2:	681b      	ldr	r3, [r3, #0]
 802dfa4:	f042 0201 	orr.w	r2, r2, #1
 802dfa8:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 802dfaa:	687b      	ldr	r3, [r7, #4]
 802dfac:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802dfae:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 802dfb0:	e006      	b.n	802dfc0 <CRYP_AES_Encrypt+0xa0>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 802dfb2:	6839      	ldr	r1, [r7, #0]
 802dfb4:	6878      	ldr	r0, [r7, #4]
 802dfb6:	f000 f8f8 	bl	802e1aa <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 802dfba:	687b      	ldr	r3, [r7, #4]
 802dfbc:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802dfbe:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 802dfc0:	687b      	ldr	r3, [r7, #4]
 802dfc2:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802dfc4:	b29a      	uxth	r2, r3
 802dfc6:	687b      	ldr	r3, [r7, #4]
 802dfc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802dfca:	089b      	lsrs	r3, r3, #2
 802dfcc:	b29b      	uxth	r3, r3
 802dfce:	429a      	cmp	r2, r3
 802dfd0:	d206      	bcs.n	802dfe0 <CRYP_AES_Encrypt+0xc0>
 802dfd2:	687b      	ldr	r3, [r7, #4]
 802dfd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802dfd6:	089b      	lsrs	r3, r3, #2
 802dfd8:	b29b      	uxth	r3, r3
 802dfda:	89fa      	ldrh	r2, [r7, #14]
 802dfdc:	429a      	cmp	r2, r3
 802dfde:	d3e8      	bcc.n	802dfb2 <CRYP_AES_Encrypt+0x92>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 802dfe0:	687b      	ldr	r3, [r7, #4]
 802dfe2:	681b      	ldr	r3, [r3, #0]
 802dfe4:	681a      	ldr	r2, [r3, #0]
 802dfe6:	687b      	ldr	r3, [r7, #4]
 802dfe8:	681b      	ldr	r3, [r3, #0]
 802dfea:	f022 0201 	bic.w	r2, r2, #1
 802dfee:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 802dff0:	687b      	ldr	r3, [r7, #4]
 802dff2:	2201      	movs	r2, #1
 802dff4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 802dff8:	2300      	movs	r3, #0
}
 802dffa:	4618      	mov	r0, r3
 802dffc:	3710      	adds	r7, #16
 802dffe:	46bd      	mov	sp, r7
 802e000:	bd80      	pop	{r7, pc}

0802e002 <CRYP_AES_Decrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802e002:	b580      	push	{r7, lr}
 802e004:	b084      	sub	sp, #16
 802e006:	af00      	add	r7, sp, #0
 802e008:	6078      	str	r0, [r7, #4]
 802e00a:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 802e00c:	2301      	movs	r3, #1
 802e00e:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 802e010:	687b      	ldr	r3, [r7, #4]
 802e012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802e014:	2b01      	cmp	r3, #1
 802e016:	d109      	bne.n	802e02c <CRYP_AES_Decrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 802e018:	687b      	ldr	r3, [r7, #4]
 802e01a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802e01c:	2b01      	cmp	r3, #1
 802e01e:	d102      	bne.n	802e026 <CRYP_AES_Decrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 802e020:	2300      	movs	r3, #0
 802e022:	60bb      	str	r3, [r7, #8]
 802e024:	e002      	b.n	802e02c <CRYP_AES_Decrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 802e026:	687b      	ldr	r3, [r7, #4]
 802e028:	2201      	movs	r2, #1
 802e02a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 802e02c:	68bb      	ldr	r3, [r7, #8]
 802e02e:	2b01      	cmp	r3, #1
 802e030:	f040 8084 	bne.w	802e13c <CRYP_AES_Decrypt+0x13a>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 802e034:	687b      	ldr	r3, [r7, #4]
 802e036:	695b      	ldr	r3, [r3, #20]
 802e038:	2b40      	cmp	r3, #64	; 0x40
 802e03a:	d05d      	beq.n	802e0f8 <CRYP_AES_Decrypt+0xf6>
    {
#if defined (AES)
      if (hcryp->AutoKeyDerivation == DISABLE)/*Mode 2 Key preparation*/
 802e03c:	687b      	ldr	r3, [r7, #4]
 802e03e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 802e042:	2b00      	cmp	r3, #0
 802e044:	d149      	bne.n	802e0da <CRYP_AES_Decrypt+0xd8>
      {
        /* Set key preparation for decryption operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
 802e046:	687b      	ldr	r3, [r7, #4]
 802e048:	681b      	ldr	r3, [r3, #0]
 802e04a:	681b      	ldr	r3, [r3, #0]
 802e04c:	f023 0218 	bic.w	r2, r3, #24
 802e050:	687b      	ldr	r3, [r7, #4]
 802e052:	681b      	ldr	r3, [r3, #0]
 802e054:	f042 0208 	orr.w	r2, r2, #8
 802e058:	601a      	str	r2, [r3, #0]

        /*  Set the Key*/
        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e05a:	687b      	ldr	r3, [r7, #4]
 802e05c:	689b      	ldr	r3, [r3, #8]
 802e05e:	4619      	mov	r1, r3
 802e060:	6878      	ldr	r0, [r7, #4]
 802e062:	f000 f957 	bl	802e314 <CRYP_SetKey>

        /* Enable CRYP */
        __HAL_CRYP_ENABLE(hcryp);
 802e066:	687b      	ldr	r3, [r7, #4]
 802e068:	681b      	ldr	r3, [r3, #0]
 802e06a:	681a      	ldr	r2, [r3, #0]
 802e06c:	687b      	ldr	r3, [r7, #4]
 802e06e:	681b      	ldr	r3, [r3, #0]
 802e070:	f042 0201 	orr.w	r2, r2, #1
 802e074:	601a      	str	r2, [r3, #0]

        /* Wait for CCF flag to be raised */
        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e076:	6839      	ldr	r1, [r7, #0]
 802e078:	6878      	ldr	r0, [r7, #4]
 802e07a:	f001 f9af 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802e07e:	4603      	mov	r3, r0
 802e080:	2b00      	cmp	r3, #0
 802e082:	d017      	beq.n	802e0b4 <CRYP_AES_Decrypt+0xb2>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802e084:	687b      	ldr	r3, [r7, #4]
 802e086:	681b      	ldr	r3, [r3, #0]
 802e088:	681a      	ldr	r2, [r3, #0]
 802e08a:	687b      	ldr	r3, [r7, #4]
 802e08c:	681b      	ldr	r3, [r3, #0]
 802e08e:	f022 0201 	bic.w	r2, r2, #1
 802e092:	601a      	str	r2, [r3, #0]

          /* Change state & error code*/
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e094:	687b      	ldr	r3, [r7, #4]
 802e096:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e098:	f043 0210 	orr.w	r2, r3, #16
 802e09c:	687b      	ldr	r3, [r7, #4]
 802e09e:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802e0a0:	687b      	ldr	r3, [r7, #4]
 802e0a2:	2201      	movs	r2, #1
 802e0a4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802e0a8:	687b      	ldr	r3, [r7, #4]
 802e0aa:	2200      	movs	r2, #0
 802e0ac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802e0b0:	2301      	movs	r3, #1
 802e0b2:	e076      	b.n	802e1a2 <CRYP_AES_Decrypt+0x1a0>
        }
        /* Clear CCF Flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e0b4:	687b      	ldr	r3, [r7, #4]
 802e0b6:	681b      	ldr	r3, [r3, #0]
 802e0b8:	681a      	ldr	r2, [r3, #0]
 802e0ba:	687b      	ldr	r3, [r7, #4]
 802e0bc:	681b      	ldr	r3, [r3, #0]
 802e0be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e0c2:	601a      	str	r2, [r3, #0]

        /* Return to decryption operating mode(Mode 3)*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 802e0c4:	687b      	ldr	r3, [r7, #4]
 802e0c6:	681b      	ldr	r3, [r3, #0]
 802e0c8:	681b      	ldr	r3, [r3, #0]
 802e0ca:	f023 0218 	bic.w	r2, r3, #24
 802e0ce:	687b      	ldr	r3, [r7, #4]
 802e0d0:	681b      	ldr	r3, [r3, #0]
 802e0d2:	f042 0210 	orr.w	r2, r2, #16
 802e0d6:	601a      	str	r2, [r3, #0]
 802e0d8:	e014      	b.n	802e104 <CRYP_AES_Decrypt+0x102>
      }
      else /*Mode 4 : decryption & Key preparation*/
      {
        /*  Set the Key*/
        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e0da:	687b      	ldr	r3, [r7, #4]
 802e0dc:	689b      	ldr	r3, [r3, #8]
 802e0de:	4619      	mov	r1, r3
 802e0e0:	6878      	ldr	r0, [r7, #4]
 802e0e2:	f000 f917 	bl	802e314 <CRYP_SetKey>

        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
 802e0e6:	687b      	ldr	r3, [r7, #4]
 802e0e8:	681b      	ldr	r3, [r3, #0]
 802e0ea:	681a      	ldr	r2, [r3, #0]
 802e0ec:	687b      	ldr	r3, [r7, #4]
 802e0ee:	681b      	ldr	r3, [r3, #0]
 802e0f0:	f042 0218 	orr.w	r2, r2, #24
 802e0f4:	601a      	str	r2, [r3, #0]
 802e0f6:	e005      	b.n	802e104 <CRYP_AES_Decrypt+0x102>
#endif /* End AES or CRYP  */
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e0f8:	687b      	ldr	r3, [r7, #4]
 802e0fa:	689b      	ldr	r3, [r3, #8]
 802e0fc:	4619      	mov	r1, r3
 802e0fe:	6878      	ldr	r0, [r7, #4]
 802e100:	f000 f908 	bl	802e314 <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 802e104:	687b      	ldr	r3, [r7, #4]
 802e106:	695b      	ldr	r3, [r3, #20]
 802e108:	2b00      	cmp	r3, #0
 802e10a:	d017      	beq.n	802e13c <CRYP_AES_Decrypt+0x13a>
    {
      /* Set the Initialization Vector*/
#if defined (AES)
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 802e10c:	687b      	ldr	r3, [r7, #4]
 802e10e:	691a      	ldr	r2, [r3, #16]
 802e110:	687b      	ldr	r3, [r7, #4]
 802e112:	681b      	ldr	r3, [r3, #0]
 802e114:	6812      	ldr	r2, [r2, #0]
 802e116:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 802e118:	687b      	ldr	r3, [r7, #4]
 802e11a:	691a      	ldr	r2, [r3, #16]
 802e11c:	687b      	ldr	r3, [r7, #4]
 802e11e:	681b      	ldr	r3, [r3, #0]
 802e120:	6852      	ldr	r2, [r2, #4]
 802e122:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 802e124:	687b      	ldr	r3, [r7, #4]
 802e126:	691a      	ldr	r2, [r3, #16]
 802e128:	687b      	ldr	r3, [r7, #4]
 802e12a:	681b      	ldr	r3, [r3, #0]
 802e12c:	6892      	ldr	r2, [r2, #8]
 802e12e:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 802e130:	687b      	ldr	r3, [r7, #4]
 802e132:	691a      	ldr	r2, [r3, #16]
 802e134:	687b      	ldr	r3, [r7, #4]
 802e136:	681b      	ldr	r3, [r3, #0]
 802e138:	68d2      	ldr	r2, [r2, #12]
 802e13a:	621a      	str	r2, [r3, #32]
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 802e13c:	687b      	ldr	r3, [r7, #4]
 802e13e:	2202      	movs	r2, #2
 802e140:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 802e142:	687b      	ldr	r3, [r7, #4]
 802e144:	681b      	ldr	r3, [r3, #0]
 802e146:	681a      	ldr	r2, [r3, #0]
 802e148:	687b      	ldr	r3, [r7, #4]
 802e14a:	681b      	ldr	r3, [r3, #0]
 802e14c:	f042 0201 	orr.w	r2, r2, #1
 802e150:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 802e152:	687b      	ldr	r3, [r7, #4]
 802e154:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e156:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 802e158:	e006      	b.n	802e168 <CRYP_AES_Decrypt+0x166>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 802e15a:	6839      	ldr	r1, [r7, #0]
 802e15c:	6878      	ldr	r0, [r7, #4]
 802e15e:	f000 f824 	bl	802e1aa <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 802e162:	687b      	ldr	r3, [r7, #4]
 802e164:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e166:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 802e168:	687b      	ldr	r3, [r7, #4]
 802e16a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e16c:	b29a      	uxth	r2, r3
 802e16e:	687b      	ldr	r3, [r7, #4]
 802e170:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e172:	089b      	lsrs	r3, r3, #2
 802e174:	b29b      	uxth	r3, r3
 802e176:	429a      	cmp	r2, r3
 802e178:	d206      	bcs.n	802e188 <CRYP_AES_Decrypt+0x186>
 802e17a:	687b      	ldr	r3, [r7, #4]
 802e17c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e17e:	089b      	lsrs	r3, r3, #2
 802e180:	b29b      	uxth	r3, r3
 802e182:	89fa      	ldrh	r2, [r7, #14]
 802e184:	429a      	cmp	r2, r3
 802e186:	d3e8      	bcc.n	802e15a <CRYP_AES_Decrypt+0x158>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 802e188:	687b      	ldr	r3, [r7, #4]
 802e18a:	681b      	ldr	r3, [r3, #0]
 802e18c:	681a      	ldr	r2, [r3, #0]
 802e18e:	687b      	ldr	r3, [r7, #4]
 802e190:	681b      	ldr	r3, [r3, #0]
 802e192:	f022 0201 	bic.w	r2, r2, #1
 802e196:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 802e198:	687b      	ldr	r3, [r7, #4]
 802e19a:	2201      	movs	r2, #1
 802e19c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 802e1a0:	2300      	movs	r3, #0
}
 802e1a2:	4618      	mov	r0, r3
 802e1a4:	3710      	adds	r7, #16
 802e1a6:	46bd      	mov	sp, r7
 802e1a8:	bd80      	pop	{r7, pc}

0802e1aa <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout: Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802e1aa:	b580      	push	{r7, lr}
 802e1ac:	b088      	sub	sp, #32
 802e1ae:	af00      	add	r7, sp, #0
 802e1b0:	6078      	str	r0, [r7, #4]
 802e1b2:	6039      	str	r1, [r7, #0]
  }

#else /* AES */

  /* Write the input block in the IN FIFO */
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802e1b4:	687b      	ldr	r3, [r7, #4]
 802e1b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802e1b8:	687b      	ldr	r3, [r7, #4]
 802e1ba:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e1bc:	b29b      	uxth	r3, r3
 802e1be:	009b      	lsls	r3, r3, #2
 802e1c0:	441a      	add	r2, r3
 802e1c2:	687b      	ldr	r3, [r7, #4]
 802e1c4:	681b      	ldr	r3, [r3, #0]
 802e1c6:	6812      	ldr	r2, [r2, #0]
 802e1c8:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 802e1ca:	687b      	ldr	r3, [r7, #4]
 802e1cc:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e1ce:	b29b      	uxth	r3, r3
 802e1d0:	3301      	adds	r3, #1
 802e1d2:	b29a      	uxth	r2, r3
 802e1d4:	687b      	ldr	r3, [r7, #4]
 802e1d6:	875a      	strh	r2, [r3, #58]	; 0x3a
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802e1d8:	687b      	ldr	r3, [r7, #4]
 802e1da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802e1dc:	687b      	ldr	r3, [r7, #4]
 802e1de:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e1e0:	b29b      	uxth	r3, r3
 802e1e2:	009b      	lsls	r3, r3, #2
 802e1e4:	441a      	add	r2, r3
 802e1e6:	687b      	ldr	r3, [r7, #4]
 802e1e8:	681b      	ldr	r3, [r3, #0]
 802e1ea:	6812      	ldr	r2, [r2, #0]
 802e1ec:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 802e1ee:	687b      	ldr	r3, [r7, #4]
 802e1f0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e1f2:	b29b      	uxth	r3, r3
 802e1f4:	3301      	adds	r3, #1
 802e1f6:	b29a      	uxth	r2, r3
 802e1f8:	687b      	ldr	r3, [r7, #4]
 802e1fa:	875a      	strh	r2, [r3, #58]	; 0x3a
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802e1fc:	687b      	ldr	r3, [r7, #4]
 802e1fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802e200:	687b      	ldr	r3, [r7, #4]
 802e202:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e204:	b29b      	uxth	r3, r3
 802e206:	009b      	lsls	r3, r3, #2
 802e208:	441a      	add	r2, r3
 802e20a:	687b      	ldr	r3, [r7, #4]
 802e20c:	681b      	ldr	r3, [r3, #0]
 802e20e:	6812      	ldr	r2, [r2, #0]
 802e210:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 802e212:	687b      	ldr	r3, [r7, #4]
 802e214:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e216:	b29b      	uxth	r3, r3
 802e218:	3301      	adds	r3, #1
 802e21a:	b29a      	uxth	r2, r3
 802e21c:	687b      	ldr	r3, [r7, #4]
 802e21e:	875a      	strh	r2, [r3, #58]	; 0x3a
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802e220:	687b      	ldr	r3, [r7, #4]
 802e222:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802e224:	687b      	ldr	r3, [r7, #4]
 802e226:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e228:	b29b      	uxth	r3, r3
 802e22a:	009b      	lsls	r3, r3, #2
 802e22c:	441a      	add	r2, r3
 802e22e:	687b      	ldr	r3, [r7, #4]
 802e230:	681b      	ldr	r3, [r3, #0]
 802e232:	6812      	ldr	r2, [r2, #0]
 802e234:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 802e236:	687b      	ldr	r3, [r7, #4]
 802e238:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e23a:	b29b      	uxth	r3, r3
 802e23c:	3301      	adds	r3, #1
 802e23e:	b29a      	uxth	r2, r3
 802e240:	687b      	ldr	r3, [r7, #4]
 802e242:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Wait for CCF flag to be raised */
  if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e244:	6839      	ldr	r1, [r7, #0]
 802e246:	6878      	ldr	r0, [r7, #4]
 802e248:	f001 f8c8 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802e24c:	4603      	mov	r3, r0
 802e24e:	2b00      	cmp	r3, #0
 802e250:	d018      	beq.n	802e284 <CRYP_AES_ProcessData+0xda>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 802e252:	687b      	ldr	r3, [r7, #4]
 802e254:	681b      	ldr	r3, [r3, #0]
 802e256:	681a      	ldr	r2, [r3, #0]
 802e258:	687b      	ldr	r3, [r7, #4]
 802e25a:	681b      	ldr	r3, [r3, #0]
 802e25c:	f022 0201 	bic.w	r2, r2, #1
 802e260:	601a      	str	r2, [r3, #0]

    /* Change state */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e262:	687b      	ldr	r3, [r7, #4]
 802e264:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e266:	f043 0210 	orr.w	r2, r3, #16
 802e26a:	687b      	ldr	r3, [r7, #4]
 802e26c:	651a      	str	r2, [r3, #80]	; 0x50
    hcryp->State = HAL_CRYP_STATE_READY;
 802e26e:	687b      	ldr	r3, [r7, #4]
 802e270:	2201      	movs	r2, #1
 802e272:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 802e276:	687b      	ldr	r3, [r7, #4]
 802e278:	2200      	movs	r2, #0
 802e27a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 802e27e:	6878      	ldr	r0, [r7, #4]
 802e280:	f7ff fe44 	bl	802df0c <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /* Clear CCF Flag */
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e284:	687b      	ldr	r3, [r7, #4]
 802e286:	681b      	ldr	r3, [r3, #0]
 802e288:	681a      	ldr	r2, [r3, #0]
 802e28a:	687b      	ldr	r3, [r7, #4]
 802e28c:	681b      	ldr	r3, [r3, #0]
 802e28e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e292:	601a      	str	r2, [r3, #0]

  /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer*/
  for (i = 0U; i < 4U; i++)
 802e294:	2300      	movs	r3, #0
 802e296:	61fb      	str	r3, [r7, #28]
 802e298:	e00c      	b.n	802e2b4 <CRYP_AES_ProcessData+0x10a>
  {
    temp[i] = hcryp->Instance->DOUTR;
 802e29a:	687b      	ldr	r3, [r7, #4]
 802e29c:	681b      	ldr	r3, [r3, #0]
 802e29e:	68da      	ldr	r2, [r3, #12]
 802e2a0:	69fb      	ldr	r3, [r7, #28]
 802e2a2:	009b      	lsls	r3, r3, #2
 802e2a4:	f107 0120 	add.w	r1, r7, #32
 802e2a8:	440b      	add	r3, r1
 802e2aa:	f843 2c14 	str.w	r2, [r3, #-20]
  for (i = 0U; i < 4U; i++)
 802e2ae:	69fb      	ldr	r3, [r7, #28]
 802e2b0:	3301      	adds	r3, #1
 802e2b2:	61fb      	str	r3, [r7, #28]
 802e2b4:	69fb      	ldr	r3, [r7, #28]
 802e2b6:	2b03      	cmp	r3, #3
 802e2b8:	d9ef      	bls.n	802e29a <CRYP_AES_ProcessData+0xf0>
  }
  i = 0U;
 802e2ba:	2300      	movs	r3, #0
 802e2bc:	61fb      	str	r3, [r7, #28]
  while ((hcryp->CrypOutCount < ((hcryp->Size + 3U) / 4U)) && (i < 4U))
 802e2be:	e018      	b.n	802e2f2 <CRYP_AES_ProcessData+0x148>
  {
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 802e2c0:	687b      	ldr	r3, [r7, #4]
 802e2c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802e2c4:	687b      	ldr	r3, [r7, #4]
 802e2c6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e2c8:	b29b      	uxth	r3, r3
 802e2ca:	009b      	lsls	r3, r3, #2
 802e2cc:	441a      	add	r2, r3
 802e2ce:	69fb      	ldr	r3, [r7, #28]
 802e2d0:	009b      	lsls	r3, r3, #2
 802e2d2:	f107 0120 	add.w	r1, r7, #32
 802e2d6:	440b      	add	r3, r1
 802e2d8:	f853 3c14 	ldr.w	r3, [r3, #-20]
 802e2dc:	6013      	str	r3, [r2, #0]
    hcryp->CrypOutCount++;
 802e2de:	687b      	ldr	r3, [r7, #4]
 802e2e0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e2e2:	b29b      	uxth	r3, r3
 802e2e4:	3301      	adds	r3, #1
 802e2e6:	b29a      	uxth	r2, r3
 802e2e8:	687b      	ldr	r3, [r7, #4]
 802e2ea:	879a      	strh	r2, [r3, #60]	; 0x3c
    i++;
 802e2ec:	69fb      	ldr	r3, [r7, #28]
 802e2ee:	3301      	adds	r3, #1
 802e2f0:	61fb      	str	r3, [r7, #28]
  while ((hcryp->CrypOutCount < ((hcryp->Size + 3U) / 4U)) && (i < 4U))
 802e2f2:	687b      	ldr	r3, [r7, #4]
 802e2f4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e2f6:	b29b      	uxth	r3, r3
 802e2f8:	461a      	mov	r2, r3
 802e2fa:	687b      	ldr	r3, [r7, #4]
 802e2fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e2fe:	3303      	adds	r3, #3
 802e300:	089b      	lsrs	r3, r3, #2
 802e302:	429a      	cmp	r2, r3
 802e304:	d202      	bcs.n	802e30c <CRYP_AES_ProcessData+0x162>
 802e306:	69fb      	ldr	r3, [r7, #28]
 802e308:	2b03      	cmp	r3, #3
 802e30a:	d9d9      	bls.n	802e2c0 <CRYP_AES_ProcessData+0x116>
  }
#endif /* End AES or CRYP */
}
 802e30c:	bf00      	nop
 802e30e:	3720      	adds	r7, #32
 802e310:	46bd      	mov	sp, r7
 802e312:	bd80      	pop	{r7, pc}

0802e314 <CRYP_SetKey>:
  *         the configuration information for CRYP module
  * @param  KeySize: Size of Key
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 802e314:	b480      	push	{r7}
 802e316:	b083      	sub	sp, #12
 802e318:	af00      	add	r7, sp, #0
 802e31a:	6078      	str	r0, [r7, #4]
 802e31c:	6039      	str	r1, [r7, #0]
      break;
    default:
      break;
  }
#else /*AES*/
  switch (KeySize)
 802e31e:	683b      	ldr	r3, [r7, #0]
 802e320:	2b00      	cmp	r3, #0
 802e322:	d034      	beq.n	802e38e <CRYP_SetKey+0x7a>
 802e324:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 802e328:	d000      	beq.n	802e32c <CRYP_SetKey+0x18>
      hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 2);
      hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 3);

      break;
    default:
      break;
 802e32a:	e049      	b.n	802e3c0 <CRYP_SetKey+0xac>
      hcryp->Instance->KEYR7 = *(uint32_t *)(hcryp->Init.pKey);
 802e32c:	687b      	ldr	r3, [r7, #4]
 802e32e:	68da      	ldr	r2, [r3, #12]
 802e330:	687b      	ldr	r3, [r7, #4]
 802e332:	681b      	ldr	r3, [r3, #0]
 802e334:	6812      	ldr	r2, [r2, #0]
 802e336:	63da      	str	r2, [r3, #60]	; 0x3c
      hcryp->Instance->KEYR6 = *(uint32_t *)(hcryp->Init.pKey + 1);
 802e338:	687b      	ldr	r3, [r7, #4]
 802e33a:	68da      	ldr	r2, [r3, #12]
 802e33c:	687b      	ldr	r3, [r7, #4]
 802e33e:	681b      	ldr	r3, [r3, #0]
 802e340:	6852      	ldr	r2, [r2, #4]
 802e342:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->KEYR5 = *(uint32_t *)(hcryp->Init.pKey + 2);
 802e344:	687b      	ldr	r3, [r7, #4]
 802e346:	68da      	ldr	r2, [r3, #12]
 802e348:	687b      	ldr	r3, [r7, #4]
 802e34a:	681b      	ldr	r3, [r3, #0]
 802e34c:	6892      	ldr	r2, [r2, #8]
 802e34e:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->KEYR4 = *(uint32_t *)(hcryp->Init.pKey + 3);
 802e350:	687b      	ldr	r3, [r7, #4]
 802e352:	68da      	ldr	r2, [r3, #12]
 802e354:	687b      	ldr	r3, [r7, #4]
 802e356:	681b      	ldr	r3, [r3, #0]
 802e358:	68d2      	ldr	r2, [r2, #12]
 802e35a:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey + 4);
 802e35c:	687b      	ldr	r3, [r7, #4]
 802e35e:	68da      	ldr	r2, [r3, #12]
 802e360:	687b      	ldr	r3, [r7, #4]
 802e362:	681b      	ldr	r3, [r3, #0]
 802e364:	6912      	ldr	r2, [r2, #16]
 802e366:	61da      	str	r2, [r3, #28]
      hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 5);
 802e368:	687b      	ldr	r3, [r7, #4]
 802e36a:	68da      	ldr	r2, [r3, #12]
 802e36c:	687b      	ldr	r3, [r7, #4]
 802e36e:	681b      	ldr	r3, [r3, #0]
 802e370:	6952      	ldr	r2, [r2, #20]
 802e372:	619a      	str	r2, [r3, #24]
      hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 6);
 802e374:	687b      	ldr	r3, [r7, #4]
 802e376:	68da      	ldr	r2, [r3, #12]
 802e378:	687b      	ldr	r3, [r7, #4]
 802e37a:	681b      	ldr	r3, [r3, #0]
 802e37c:	6992      	ldr	r2, [r2, #24]
 802e37e:	615a      	str	r2, [r3, #20]
      hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 7);
 802e380:	687b      	ldr	r3, [r7, #4]
 802e382:	68da      	ldr	r2, [r3, #12]
 802e384:	687b      	ldr	r3, [r7, #4]
 802e386:	681b      	ldr	r3, [r3, #0]
 802e388:	69d2      	ldr	r2, [r2, #28]
 802e38a:	611a      	str	r2, [r3, #16]
      break;
 802e38c:	e018      	b.n	802e3c0 <CRYP_SetKey+0xac>
      hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey);
 802e38e:	687b      	ldr	r3, [r7, #4]
 802e390:	68da      	ldr	r2, [r3, #12]
 802e392:	687b      	ldr	r3, [r7, #4]
 802e394:	681b      	ldr	r3, [r3, #0]
 802e396:	6812      	ldr	r2, [r2, #0]
 802e398:	61da      	str	r2, [r3, #28]
      hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 1);
 802e39a:	687b      	ldr	r3, [r7, #4]
 802e39c:	68da      	ldr	r2, [r3, #12]
 802e39e:	687b      	ldr	r3, [r7, #4]
 802e3a0:	681b      	ldr	r3, [r3, #0]
 802e3a2:	6852      	ldr	r2, [r2, #4]
 802e3a4:	619a      	str	r2, [r3, #24]
      hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 2);
 802e3a6:	687b      	ldr	r3, [r7, #4]
 802e3a8:	68da      	ldr	r2, [r3, #12]
 802e3aa:	687b      	ldr	r3, [r7, #4]
 802e3ac:	681b      	ldr	r3, [r3, #0]
 802e3ae:	6892      	ldr	r2, [r2, #8]
 802e3b0:	615a      	str	r2, [r3, #20]
      hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 3);
 802e3b2:	687b      	ldr	r3, [r7, #4]
 802e3b4:	68da      	ldr	r2, [r3, #12]
 802e3b6:	687b      	ldr	r3, [r7, #4]
 802e3b8:	681b      	ldr	r3, [r3, #0]
 802e3ba:	68d2      	ldr	r2, [r2, #12]
 802e3bc:	611a      	str	r2, [r3, #16]
      break;
 802e3be:	bf00      	nop
  }
#endif /* End AES or CRYP  */
}
 802e3c0:	bf00      	nop
 802e3c2:	370c      	adds	r7, #12
 802e3c4:	46bd      	mov	sp, r7
 802e3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e3ca:	4770      	bx	lr

0802e3cc <CRYP_AESGCM_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AESGCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802e3cc:	b580      	push	{r7, lr}
 802e3ce:	b086      	sub	sp, #24
 802e3d0:	af00      	add	r7, sp, #0
 802e3d2:	6078      	str	r0, [r7, #4]
 802e3d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t wordsize = (uint32_t)(hcryp->Size) / 4U ;
 802e3d6:	687b      	ldr	r3, [r7, #4]
 802e3d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e3da:	089b      	lsrs	r3, r3, #2
 802e3dc:	b29b      	uxth	r3, r3
 802e3de:	617b      	str	r3, [r7, #20]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 802e3e0:	2301      	movs	r3, #1
 802e3e2:	60fb      	str	r3, [r7, #12]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 802e3e4:	687b      	ldr	r3, [r7, #4]
 802e3e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802e3e8:	2b01      	cmp	r3, #1
 802e3ea:	d116      	bne.n	802e41a <CRYP_AESGCM_Process+0x4e>
  {
    if (hcryp->KeyIVConfig == 1U)
 802e3ec:	687b      	ldr	r3, [r7, #4]
 802e3ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802e3f0:	2b01      	cmp	r3, #1
 802e3f2:	d109      	bne.n	802e408 <CRYP_AESGCM_Process+0x3c>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 802e3f4:	2300      	movs	r3, #0
 802e3f6:	60fb      	str	r3, [r7, #12]
      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
 802e3f8:	687b      	ldr	r3, [r7, #4]
 802e3fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802e3fc:	687a      	ldr	r2, [r7, #4]
 802e3fe:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 802e400:	441a      	add	r2, r3
 802e402:	687b      	ldr	r3, [r7, #4]
 802e404:	659a      	str	r2, [r3, #88]	; 0x58
 802e406:	e00d      	b.n	802e424 <CRYP_AESGCM_Process+0x58>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 802e408:	687b      	ldr	r3, [r7, #4]
 802e40a:	2201      	movs	r2, #1
 802e40c:	655a      	str	r2, [r3, #84]	; 0x54
      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
 802e40e:	687b      	ldr	r3, [r7, #4]
 802e410:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e412:	461a      	mov	r2, r3
 802e414:	687b      	ldr	r3, [r7, #4]
 802e416:	659a      	str	r2, [r3, #88]	; 0x58
 802e418:	e004      	b.n	802e424 <CRYP_AESGCM_Process+0x58>
    }
  }
  else
  {
    hcryp->SizesSum = hcryp->Size;
 802e41a:	687b      	ldr	r3, [r7, #4]
 802e41c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e41e:	461a      	mov	r2, r3
 802e420:	687b      	ldr	r3, [r7, #4]
 802e422:	659a      	str	r2, [r3, #88]	; 0x58
  }

  if (DoKeyIVConfig == 1U)
 802e424:	68fb      	ldr	r3, [r7, #12]
 802e426:	2b01      	cmp	r3, #1
 802e428:	d179      	bne.n	802e51e <CRYP_AESGCM_Process+0x152>
  {
    /*  Reset CrypHeaderCount */
    hcryp->CrypHeaderCount = 0U;
 802e42a:	687b      	ldr	r3, [r7, #4]
 802e42c:	2200      	movs	r2, #0
 802e42e:	871a      	strh	r2, [r3, #56]	; 0x38

    /****************************** Init phase **********************************/

    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
 802e430:	687b      	ldr	r3, [r7, #4]
 802e432:	681b      	ldr	r3, [r3, #0]
 802e434:	681a      	ldr	r2, [r3, #0]
 802e436:	687b      	ldr	r3, [r7, #4]
 802e438:	681b      	ldr	r3, [r3, #0]
 802e43a:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802e43e:	601a      	str	r2, [r3, #0]
 802e440:	687b      	ldr	r3, [r7, #4]
 802e442:	681a      	ldr	r2, [r3, #0]
 802e444:	687b      	ldr	r3, [r7, #4]
 802e446:	681b      	ldr	r3, [r3, #0]
 802e448:	6812      	ldr	r2, [r2, #0]
 802e44a:	601a      	str	r2, [r3, #0]

    /* Set the key */
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e44c:	687b      	ldr	r3, [r7, #4]
 802e44e:	689b      	ldr	r3, [r3, #8]
 802e450:	4619      	mov	r1, r3
 802e452:	6878      	ldr	r0, [r7, #4]
 802e454:	f7ff ff5e 	bl	802e314 <CRYP_SetKey>
#else /* AES */
    /* Workaround 1 : only AES.
    Datatype configuration must be 32 bits during Init phase. Only, after Init, and before re
    enabling the IP, datatype different from 32 bits can be configured.*/
    /* Select DATATYPE 32  */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, CRYP_DATATYPE_32B);
 802e458:	687b      	ldr	r3, [r7, #4]
 802e45a:	681b      	ldr	r3, [r3, #0]
 802e45c:	681a      	ldr	r2, [r3, #0]
 802e45e:	687b      	ldr	r3, [r7, #4]
 802e460:	681b      	ldr	r3, [r3, #0]
 802e462:	f022 0206 	bic.w	r2, r2, #6
 802e466:	601a      	str	r2, [r3, #0]

    /* Set the initialization vector and the counter : Initial Counter Block (ICB)*/
    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 802e468:	687b      	ldr	r3, [r7, #4]
 802e46a:	691a      	ldr	r2, [r3, #16]
 802e46c:	687b      	ldr	r3, [r7, #4]
 802e46e:	681b      	ldr	r3, [r3, #0]
 802e470:	6812      	ldr	r2, [r2, #0]
 802e472:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 802e474:	687b      	ldr	r3, [r7, #4]
 802e476:	691a      	ldr	r2, [r3, #16]
 802e478:	687b      	ldr	r3, [r7, #4]
 802e47a:	681b      	ldr	r3, [r3, #0]
 802e47c:	6852      	ldr	r2, [r2, #4]
 802e47e:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 802e480:	687b      	ldr	r3, [r7, #4]
 802e482:	691a      	ldr	r2, [r3, #16]
 802e484:	687b      	ldr	r3, [r7, #4]
 802e486:	681b      	ldr	r3, [r3, #0]
 802e488:	6892      	ldr	r2, [r2, #8]
 802e48a:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 802e48c:	687b      	ldr	r3, [r7, #4]
 802e48e:	691a      	ldr	r2, [r3, #16]
 802e490:	687b      	ldr	r3, [r7, #4]
 802e492:	681b      	ldr	r3, [r3, #0]
 802e494:	68d2      	ldr	r2, [r2, #12]
 802e496:	621a      	str	r2, [r3, #32]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 802e498:	687b      	ldr	r3, [r7, #4]
 802e49a:	681b      	ldr	r3, [r3, #0]
 802e49c:	681a      	ldr	r2, [r3, #0]
 802e49e:	687b      	ldr	r3, [r7, #4]
 802e4a0:	681b      	ldr	r3, [r3, #0]
 802e4a2:	f042 0201 	orr.w	r2, r2, #1
 802e4a6:	601a      	str	r2, [r3, #0]

    /* just wait for hash computation */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e4a8:	6839      	ldr	r1, [r7, #0]
 802e4aa:	6878      	ldr	r0, [r7, #4]
 802e4ac:	f000 ff96 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802e4b0:	4603      	mov	r3, r0
 802e4b2:	2b00      	cmp	r3, #0
 802e4b4:	d00f      	beq.n	802e4d6 <CRYP_AESGCM_Process+0x10a>
    {
      /* Change state */
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e4b6:	687b      	ldr	r3, [r7, #4]
 802e4b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e4ba:	f043 0210 	orr.w	r2, r3, #16
 802e4be:	687b      	ldr	r3, [r7, #4]
 802e4c0:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 802e4c2:	687b      	ldr	r3, [r7, #4]
 802e4c4:	2201      	movs	r2, #1
 802e4c6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked & return error */
      __HAL_UNLOCK(hcryp);
 802e4ca:	687b      	ldr	r3, [r7, #4]
 802e4cc:	2200      	movs	r2, #0
 802e4ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      return HAL_ERROR;
 802e4d2:	2301      	movs	r3, #1
 802e4d4:	e07a      	b.n	802e5cc <CRYP_AESGCM_Process+0x200>
    }
    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e4d6:	687b      	ldr	r3, [r7, #4]
 802e4d8:	681b      	ldr	r3, [r3, #0]
 802e4da:	681a      	ldr	r2, [r3, #0]
 802e4dc:	687b      	ldr	r3, [r7, #4]
 802e4de:	681b      	ldr	r3, [r3, #0]
 802e4e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e4e4:	601a      	str	r2, [r3, #0]

#endif /* End AES or CRYP  */

    /************************ Header phase *************************************/

    if (CRYP_GCMCCM_SetHeaderPhase(hcryp,  Timeout) != HAL_OK)
 802e4e6:	6839      	ldr	r1, [r7, #0]
 802e4e8:	6878      	ldr	r0, [r7, #4]
 802e4ea:	f000 fb2e 	bl	802eb4a <CRYP_GCMCCM_SetHeaderPhase>
 802e4ee:	4603      	mov	r3, r0
 802e4f0:	2b00      	cmp	r3, #0
 802e4f2:	d001      	beq.n	802e4f8 <CRYP_AESGCM_Process+0x12c>
    {
      return HAL_ERROR;
 802e4f4:	2301      	movs	r3, #1
 802e4f6:	e069      	b.n	802e5cc <CRYP_AESGCM_Process+0x200>
    }

    /*************************Payload phase ************************************/

    /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 802e4f8:	687b      	ldr	r3, [r7, #4]
 802e4fa:	2202      	movs	r2, #2
 802e4fc:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_CRYP_ENABLE(hcryp);

#else /* AES */

    /* Select payload phase once the header phase is performed */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD);
 802e4fe:	687b      	ldr	r3, [r7, #4]
 802e500:	681b      	ldr	r3, [r3, #0]
 802e502:	681a      	ldr	r2, [r3, #0]
 802e504:	687b      	ldr	r3, [r7, #4]
 802e506:	681b      	ldr	r3, [r3, #0]
 802e508:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802e50c:	601a      	str	r2, [r3, #0]
 802e50e:	687b      	ldr	r3, [r7, #4]
 802e510:	681b      	ldr	r3, [r3, #0]
 802e512:	681a      	ldr	r2, [r3, #0]
 802e514:	687b      	ldr	r3, [r7, #4]
 802e516:	681b      	ldr	r3, [r3, #0]
 802e518:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 802e51c:	601a      	str	r2, [r3, #0]

#endif /* End AES or CRYP  */
  } /* if (DoKeyIVConfig == 1U) */

  if ((hcryp->Size % 16U) != 0U)
 802e51e:	687b      	ldr	r3, [r7, #4]
 802e520:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e522:	f003 030f 	and.w	r3, r3, #15
 802e526:	b29b      	uxth	r3, r3
 802e528:	2b00      	cmp	r3, #0
 802e52a:	d003      	beq.n	802e534 <CRYP_AESGCM_Process+0x168>
  {
    /* recalculate  wordsize */
    wordsize = ((wordsize / 4U) * 4U) ;
 802e52c:	697b      	ldr	r3, [r7, #20]
 802e52e:	f023 0303 	bic.w	r3, r3, #3
 802e532:	617b      	str	r3, [r7, #20]
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 802e534:	f7fd fec0 	bl	802c2b8 <HAL_GetTick>
 802e538:	60b8      	str	r0, [r7, #8]
  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 802e53a:	687b      	ldr	r3, [r7, #4]
 802e53c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e53e:	827b      	strh	r3, [r7, #18]

  /* Write input data and get output Data */
  while ((hcryp->CrypInCount < wordsize) && (outcount < wordsize))
 802e540:	e02d      	b.n	802e59e <CRYP_AESGCM_Process+0x1d2>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 802e542:	6839      	ldr	r1, [r7, #0]
 802e544:	6878      	ldr	r0, [r7, #4]
 802e546:	f7ff fe30 	bl	802e1aa <CRYP_AES_ProcessData>

    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 802e54a:	687b      	ldr	r3, [r7, #4]
 802e54c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e54e:	827b      	strh	r3, [r7, #18]

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802e550:	683b      	ldr	r3, [r7, #0]
 802e552:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 802e556:	d022      	beq.n	802e59e <CRYP_AESGCM_Process+0x1d2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 802e558:	f7fd feae 	bl	802c2b8 <HAL_GetTick>
 802e55c:	4602      	mov	r2, r0
 802e55e:	68bb      	ldr	r3, [r7, #8]
 802e560:	1ad3      	subs	r3, r2, r3
 802e562:	683a      	ldr	r2, [r7, #0]
 802e564:	429a      	cmp	r2, r3
 802e566:	d302      	bcc.n	802e56e <CRYP_AESGCM_Process+0x1a2>
 802e568:	683b      	ldr	r3, [r7, #0]
 802e56a:	2b00      	cmp	r3, #0
 802e56c:	d117      	bne.n	802e59e <CRYP_AESGCM_Process+0x1d2>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 802e56e:	687b      	ldr	r3, [r7, #4]
 802e570:	681b      	ldr	r3, [r3, #0]
 802e572:	681a      	ldr	r2, [r3, #0]
 802e574:	687b      	ldr	r3, [r7, #4]
 802e576:	681b      	ldr	r3, [r3, #0]
 802e578:	f022 0201 	bic.w	r2, r2, #1
 802e57c:	601a      	str	r2, [r3, #0]

        /* Change state & error code */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e57e:	687b      	ldr	r3, [r7, #4]
 802e580:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e582:	f043 0210 	orr.w	r2, r3, #16
 802e586:	687b      	ldr	r3, [r7, #4]
 802e588:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 802e58a:	687b      	ldr	r3, [r7, #4]
 802e58c:	2201      	movs	r2, #1
 802e58e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802e592:	687b      	ldr	r3, [r7, #4]
 802e594:	2200      	movs	r2, #0
 802e596:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802e59a:	2301      	movs	r3, #1
 802e59c:	e016      	b.n	802e5cc <CRYP_AESGCM_Process+0x200>
  while ((hcryp->CrypInCount < wordsize) && (outcount < wordsize))
 802e59e:	687b      	ldr	r3, [r7, #4]
 802e5a0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e5a2:	b29b      	uxth	r3, r3
 802e5a4:	461a      	mov	r2, r3
 802e5a6:	697b      	ldr	r3, [r7, #20]
 802e5a8:	4293      	cmp	r3, r2
 802e5aa:	d903      	bls.n	802e5b4 <CRYP_AESGCM_Process+0x1e8>
 802e5ac:	8a7b      	ldrh	r3, [r7, #18]
 802e5ae:	697a      	ldr	r2, [r7, #20]
 802e5b0:	429a      	cmp	r2, r3
 802e5b2:	d8c6      	bhi.n	802e542 <CRYP_AESGCM_Process+0x176>
      }
    }
  }

  if ((hcryp->Size % 16U) != 0U)
 802e5b4:	687b      	ldr	r3, [r7, #4]
 802e5b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e5b8:	f003 030f 	and.w	r3, r3, #15
 802e5bc:	b29b      	uxth	r3, r3
 802e5be:	2b00      	cmp	r3, #0
 802e5c0:	d003      	beq.n	802e5ca <CRYP_AESGCM_Process+0x1fe>
  {
    /*  Workaround 2 :  CRYP1 & AES generates correct TAG for GCM mode only when input block size is multiple of
    128 bits. If lthe size of the last block of payload is inferior to 128 bits, when GCM encryption
    is selected, then the TAG message will be wrong.*/
    CRYP_Workaround(hcryp, Timeout);
 802e5c2:	6839      	ldr	r1, [r7, #0]
 802e5c4:	6878      	ldr	r0, [r7, #4]
 802e5c6:	f000 fc6d 	bl	802eea4 <CRYP_Workaround>
  }

  /* Return function status */
  return HAL_OK;
 802e5ca:	2300      	movs	r3, #0
}
 802e5cc:	4618      	mov	r0, r3
 802e5ce:	3718      	adds	r7, #24
 802e5d0:	46bd      	mov	sp, r7
 802e5d2:	bd80      	pop	{r7, pc}

0802e5d4 <CRYP_AESCCM_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AESCCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802e5d4:	b580      	push	{r7, lr}
 802e5d6:	b08a      	sub	sp, #40	; 0x28
 802e5d8:	af00      	add	r7, sp, #0
 802e5da:	6078      	str	r0, [r7, #4]
 802e5dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t wordsize = (uint32_t)(hcryp->Size) / 4U;
 802e5de:	687b      	ldr	r3, [r7, #4]
 802e5e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e5e2:	089b      	lsrs	r3, r3, #2
 802e5e4:	b29b      	uxth	r3, r3
 802e5e6:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 802e5e8:	2301      	movs	r3, #1
 802e5ea:	61fb      	str	r3, [r7, #28]
  uint32_t loopcounter;
  uint32_t npblb;
  uint32_t lastwordsize;
#endif /* AES */

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 802e5ec:	687b      	ldr	r3, [r7, #4]
 802e5ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802e5f0:	2b01      	cmp	r3, #1
 802e5f2:	d116      	bne.n	802e622 <CRYP_AESCCM_Process+0x4e>
  {
    if (hcryp->KeyIVConfig == 1U)
 802e5f4:	687b      	ldr	r3, [r7, #4]
 802e5f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802e5f8:	2b01      	cmp	r3, #1
 802e5fa:	d109      	bne.n	802e610 <CRYP_AESCCM_Process+0x3c>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 802e5fc:	2300      	movs	r3, #0
 802e5fe:	61fb      	str	r3, [r7, #28]
      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
 802e600:	687b      	ldr	r3, [r7, #4]
 802e602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802e604:	687a      	ldr	r2, [r7, #4]
 802e606:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 802e608:	441a      	add	r2, r3
 802e60a:	687b      	ldr	r3, [r7, #4]
 802e60c:	659a      	str	r2, [r3, #88]	; 0x58
 802e60e:	e00d      	b.n	802e62c <CRYP_AESCCM_Process+0x58>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 802e610:	687b      	ldr	r3, [r7, #4]
 802e612:	2201      	movs	r2, #1
 802e614:	655a      	str	r2, [r3, #84]	; 0x54
      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
 802e616:	687b      	ldr	r3, [r7, #4]
 802e618:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e61a:	461a      	mov	r2, r3
 802e61c:	687b      	ldr	r3, [r7, #4]
 802e61e:	659a      	str	r2, [r3, #88]	; 0x58
 802e620:	e004      	b.n	802e62c <CRYP_AESCCM_Process+0x58>
    }
  }
  else
  {
    hcryp->SizesSum = hcryp->Size;
 802e622:	687b      	ldr	r3, [r7, #4]
 802e624:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e626:	461a      	mov	r2, r3
 802e628:	687b      	ldr	r3, [r7, #4]
 802e62a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  if (DoKeyIVConfig == 1U)
 802e62c:	69fb      	ldr	r3, [r7, #28]
 802e62e:	2b01      	cmp	r3, #1
 802e630:	f040 81c6 	bne.w	802e9c0 <CRYP_AESCCM_Process+0x3ec>
  {

    /*  Reset CrypHeaderCount */
    hcryp->CrypHeaderCount = 0U;
 802e634:	687b      	ldr	r3, [r7, #4]
 802e636:	2200      	movs	r2, #0
 802e638:	871a      	strh	r2, [r3, #56]	; 0x38
      }
    }
#else /* AES */
    /*AES2v1.1.1 : CCM authentication : no init phase, only header and final phase */
    /* Select header phase */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 802e63a:	687b      	ldr	r3, [r7, #4]
 802e63c:	681b      	ldr	r3, [r3, #0]
 802e63e:	681a      	ldr	r2, [r3, #0]
 802e640:	687b      	ldr	r3, [r7, #4]
 802e642:	681b      	ldr	r3, [r3, #0]
 802e644:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802e648:	601a      	str	r2, [r3, #0]
 802e64a:	687b      	ldr	r3, [r7, #4]
 802e64c:	681b      	ldr	r3, [r3, #0]
 802e64e:	681a      	ldr	r2, [r3, #0]
 802e650:	687b      	ldr	r3, [r7, #4]
 802e652:	681b      	ldr	r3, [r3, #0]
 802e654:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802e658:	601a      	str	r2, [r3, #0]

    /* configured encryption mode */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
 802e65a:	687b      	ldr	r3, [r7, #4]
 802e65c:	681b      	ldr	r3, [r3, #0]
 802e65e:	681a      	ldr	r2, [r3, #0]
 802e660:	687b      	ldr	r3, [r7, #4]
 802e662:	681b      	ldr	r3, [r3, #0]
 802e664:	f022 0218 	bic.w	r2, r2, #24
 802e668:	601a      	str	r2, [r3, #0]

    /* Set the key */
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e66a:	687b      	ldr	r3, [r7, #4]
 802e66c:	689b      	ldr	r3, [r3, #8]
 802e66e:	4619      	mov	r1, r3
 802e670:	6878      	ldr	r0, [r7, #4]
 802e672:	f7ff fe4f 	bl	802e314 <CRYP_SetKey>

    /* Set the initialization vector with zero values*/
    hcryp->Instance->IVR3 = 0U;
 802e676:	687b      	ldr	r3, [r7, #4]
 802e678:	681b      	ldr	r3, [r3, #0]
 802e67a:	2200      	movs	r2, #0
 802e67c:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = 0U;
 802e67e:	687b      	ldr	r3, [r7, #4]
 802e680:	681b      	ldr	r3, [r3, #0]
 802e682:	2200      	movs	r2, #0
 802e684:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = 0U;
 802e686:	687b      	ldr	r3, [r7, #4]
 802e688:	681b      	ldr	r3, [r3, #0]
 802e68a:	2200      	movs	r2, #0
 802e68c:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = 0U;
 802e68e:	687b      	ldr	r3, [r7, #4]
 802e690:	681b      	ldr	r3, [r3, #0]
 802e692:	2200      	movs	r2, #0
 802e694:	621a      	str	r2, [r3, #32]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 802e696:	687b      	ldr	r3, [r7, #4]
 802e698:	681b      	ldr	r3, [r3, #0]
 802e69a:	681a      	ldr	r2, [r3, #0]
 802e69c:	687b      	ldr	r3, [r7, #4]
 802e69e:	681b      	ldr	r3, [r3, #0]
 802e6a0:	f042 0201 	orr.w	r2, r2, #1
 802e6a4:	601a      	str	r2, [r3, #0]

    /*Write the B0 packet into CRYP_DIN*/
    hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.B0);
 802e6a6:	687b      	ldr	r3, [r7, #4]
 802e6a8:	6a1a      	ldr	r2, [r3, #32]
 802e6aa:	687b      	ldr	r3, [r7, #4]
 802e6ac:	681b      	ldr	r3, [r3, #0]
 802e6ae:	6812      	ldr	r2, [r2, #0]
 802e6b0:	609a      	str	r2, [r3, #8]
    hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.B0 + 1);
 802e6b2:	687b      	ldr	r3, [r7, #4]
 802e6b4:	6a1a      	ldr	r2, [r3, #32]
 802e6b6:	687b      	ldr	r3, [r7, #4]
 802e6b8:	681b      	ldr	r3, [r3, #0]
 802e6ba:	6852      	ldr	r2, [r2, #4]
 802e6bc:	609a      	str	r2, [r3, #8]
    hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.B0 + 2);
 802e6be:	687b      	ldr	r3, [r7, #4]
 802e6c0:	6a1a      	ldr	r2, [r3, #32]
 802e6c2:	687b      	ldr	r3, [r7, #4]
 802e6c4:	681b      	ldr	r3, [r3, #0]
 802e6c6:	6892      	ldr	r2, [r2, #8]
 802e6c8:	609a      	str	r2, [r3, #8]
    hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.B0 + 3);
 802e6ca:	687b      	ldr	r3, [r7, #4]
 802e6cc:	6a1a      	ldr	r2, [r3, #32]
 802e6ce:	687b      	ldr	r3, [r7, #4]
 802e6d0:	681b      	ldr	r3, [r3, #0]
 802e6d2:	68d2      	ldr	r2, [r2, #12]
 802e6d4:	609a      	str	r2, [r3, #8]

    /*  wait until the end of computation */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e6d6:	6839      	ldr	r1, [r7, #0]
 802e6d8:	6878      	ldr	r0, [r7, #4]
 802e6da:	f000 fe7f 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802e6de:	4603      	mov	r3, r0
 802e6e0:	2b00      	cmp	r3, #0
 802e6e2:	d00f      	beq.n	802e704 <CRYP_AESCCM_Process+0x130>
    {
      /* Change state */
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e6e4:	687b      	ldr	r3, [r7, #4]
 802e6e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e6e8:	f043 0210 	orr.w	r2, r3, #16
 802e6ec:	687b      	ldr	r3, [r7, #4]
 802e6ee:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 802e6f0:	687b      	ldr	r3, [r7, #4]
 802e6f2:	2201      	movs	r2, #1
 802e6f4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked & return error */
      __HAL_UNLOCK(hcryp);
 802e6f8:	687b      	ldr	r3, [r7, #4]
 802e6fa:	2200      	movs	r2, #0
 802e6fc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      return HAL_ERROR;
 802e700:	2301      	movs	r3, #1
 802e702:	e21e      	b.n	802eb42 <CRYP_AESCCM_Process+0x56e>
    }
    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e704:	687b      	ldr	r3, [r7, #4]
 802e706:	681b      	ldr	r3, [r3, #0]
 802e708:	681a      	ldr	r2, [r3, #0]
 802e70a:	687b      	ldr	r3, [r7, #4]
 802e70c:	681b      	ldr	r3, [r3, #0]
 802e70e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e712:	601a      	str	r2, [r3, #0]

    /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 802e714:	687b      	ldr	r3, [r7, #4]
 802e716:	2202      	movs	r2, #2
 802e718:	641a      	str	r2, [r3, #64]	; 0x40

    /* From that point the whole message must be processed, first the Header then the payload.
    First the  Header block(B1) : associated data length expressed in bytes concatenated with Associated Data (A)*/

    if (hcryp->Init.HeaderSize != 0U)
 802e71a:	687b      	ldr	r3, [r7, #4]
 802e71c:	69db      	ldr	r3, [r3, #28]
 802e71e:	2b00      	cmp	r3, #0
 802e720:	f000 814e 	beq.w	802e9c0 <CRYP_AESCCM_Process+0x3ec>
    {
      if ((hcryp->Init.HeaderSize % 4U) == 0U)
 802e724:	687b      	ldr	r3, [r7, #4]
 802e726:	69db      	ldr	r3, [r3, #28]
 802e728:	f003 0303 	and.w	r3, r3, #3
 802e72c:	2b00      	cmp	r3, #0
 802e72e:	d17a      	bne.n	802e826 <CRYP_AESCCM_Process+0x252>
      {
        /* HeaderSize %4, no padding */
        for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U)
 802e730:	2300      	movs	r3, #0
 802e732:	61bb      	str	r3, [r7, #24]
 802e734:	e071      	b.n	802e81a <CRYP_AESCCM_Process+0x246>
        {
          /* Write the Input block in the Data Input register */
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e736:	687b      	ldr	r3, [r7, #4]
 802e738:	699a      	ldr	r2, [r3, #24]
 802e73a:	687b      	ldr	r3, [r7, #4]
 802e73c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e73e:	b29b      	uxth	r3, r3
 802e740:	009b      	lsls	r3, r3, #2
 802e742:	441a      	add	r2, r3
 802e744:	687b      	ldr	r3, [r7, #4]
 802e746:	681b      	ldr	r3, [r3, #0]
 802e748:	6812      	ldr	r2, [r2, #0]
 802e74a:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e74c:	687b      	ldr	r3, [r7, #4]
 802e74e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e750:	b29b      	uxth	r3, r3
 802e752:	3301      	adds	r3, #1
 802e754:	b29a      	uxth	r2, r3
 802e756:	687b      	ldr	r3, [r7, #4]
 802e758:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e75a:	687b      	ldr	r3, [r7, #4]
 802e75c:	699a      	ldr	r2, [r3, #24]
 802e75e:	687b      	ldr	r3, [r7, #4]
 802e760:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e762:	b29b      	uxth	r3, r3
 802e764:	009b      	lsls	r3, r3, #2
 802e766:	441a      	add	r2, r3
 802e768:	687b      	ldr	r3, [r7, #4]
 802e76a:	681b      	ldr	r3, [r3, #0]
 802e76c:	6812      	ldr	r2, [r2, #0]
 802e76e:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e770:	687b      	ldr	r3, [r7, #4]
 802e772:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e774:	b29b      	uxth	r3, r3
 802e776:	3301      	adds	r3, #1
 802e778:	b29a      	uxth	r2, r3
 802e77a:	687b      	ldr	r3, [r7, #4]
 802e77c:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e77e:	687b      	ldr	r3, [r7, #4]
 802e780:	699a      	ldr	r2, [r3, #24]
 802e782:	687b      	ldr	r3, [r7, #4]
 802e784:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e786:	b29b      	uxth	r3, r3
 802e788:	009b      	lsls	r3, r3, #2
 802e78a:	441a      	add	r2, r3
 802e78c:	687b      	ldr	r3, [r7, #4]
 802e78e:	681b      	ldr	r3, [r3, #0]
 802e790:	6812      	ldr	r2, [r2, #0]
 802e792:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e794:	687b      	ldr	r3, [r7, #4]
 802e796:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e798:	b29b      	uxth	r3, r3
 802e79a:	3301      	adds	r3, #1
 802e79c:	b29a      	uxth	r2, r3
 802e79e:	687b      	ldr	r3, [r7, #4]
 802e7a0:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e7a2:	687b      	ldr	r3, [r7, #4]
 802e7a4:	699a      	ldr	r2, [r3, #24]
 802e7a6:	687b      	ldr	r3, [r7, #4]
 802e7a8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e7aa:	b29b      	uxth	r3, r3
 802e7ac:	009b      	lsls	r3, r3, #2
 802e7ae:	441a      	add	r2, r3
 802e7b0:	687b      	ldr	r3, [r7, #4]
 802e7b2:	681b      	ldr	r3, [r3, #0]
 802e7b4:	6812      	ldr	r2, [r2, #0]
 802e7b6:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e7b8:	687b      	ldr	r3, [r7, #4]
 802e7ba:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e7bc:	b29b      	uxth	r3, r3
 802e7be:	3301      	adds	r3, #1
 802e7c0:	b29a      	uxth	r2, r3
 802e7c2:	687b      	ldr	r3, [r7, #4]
 802e7c4:	871a      	strh	r2, [r3, #56]	; 0x38

          if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e7c6:	6839      	ldr	r1, [r7, #0]
 802e7c8:	6878      	ldr	r0, [r7, #4]
 802e7ca:	f000 fe07 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802e7ce:	4603      	mov	r3, r0
 802e7d0:	2b00      	cmp	r3, #0
 802e7d2:	d017      	beq.n	802e804 <CRYP_AESCCM_Process+0x230>
          {
            /* Disable the CRYP peripheral clock */
            __HAL_CRYP_DISABLE(hcryp);
 802e7d4:	687b      	ldr	r3, [r7, #4]
 802e7d6:	681b      	ldr	r3, [r3, #0]
 802e7d8:	681a      	ldr	r2, [r3, #0]
 802e7da:	687b      	ldr	r3, [r7, #4]
 802e7dc:	681b      	ldr	r3, [r3, #0]
 802e7de:	f022 0201 	bic.w	r2, r2, #1
 802e7e2:	601a      	str	r2, [r3, #0]

            /* Change state */
            hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e7e4:	687b      	ldr	r3, [r7, #4]
 802e7e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e7e8:	f043 0210 	orr.w	r2, r3, #16
 802e7ec:	687b      	ldr	r3, [r7, #4]
 802e7ee:	651a      	str	r2, [r3, #80]	; 0x50
            hcryp->State = HAL_CRYP_STATE_READY;
 802e7f0:	687b      	ldr	r3, [r7, #4]
 802e7f2:	2201      	movs	r2, #1
 802e7f4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

            /* Process unlocked */
            __HAL_UNLOCK(hcryp);
 802e7f8:	687b      	ldr	r3, [r7, #4]
 802e7fa:	2200      	movs	r2, #0
 802e7fc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            return HAL_ERROR;
 802e800:	2301      	movs	r3, #1
 802e802:	e19e      	b.n	802eb42 <CRYP_AESCCM_Process+0x56e>
          }
          /* Clear CCF Flag */
          __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e804:	687b      	ldr	r3, [r7, #4]
 802e806:	681b      	ldr	r3, [r3, #0]
 802e808:	681a      	ldr	r2, [r3, #0]
 802e80a:	687b      	ldr	r3, [r7, #4]
 802e80c:	681b      	ldr	r3, [r3, #0]
 802e80e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e812:	601a      	str	r2, [r3, #0]
        for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U)
 802e814:	69bb      	ldr	r3, [r7, #24]
 802e816:	3304      	adds	r3, #4
 802e818:	61bb      	str	r3, [r7, #24]
 802e81a:	687b      	ldr	r3, [r7, #4]
 802e81c:	69db      	ldr	r3, [r3, #28]
 802e81e:	69ba      	ldr	r2, [r7, #24]
 802e820:	429a      	cmp	r2, r3
 802e822:	d388      	bcc.n	802e736 <CRYP_AESCCM_Process+0x162>
 802e824:	e0cc      	b.n	802e9c0 <CRYP_AESCCM_Process+0x3ec>
        }
      }
      else
      {
        /*Write Header block in the IN FIFO without last block */
        for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U)
 802e826:	2300      	movs	r3, #0
 802e828:	61bb      	str	r3, [r7, #24]
 802e82a:	e071      	b.n	802e910 <CRYP_AESCCM_Process+0x33c>
        {
          /* Write the input block in the data input register */
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e82c:	687b      	ldr	r3, [r7, #4]
 802e82e:	699a      	ldr	r2, [r3, #24]
 802e830:	687b      	ldr	r3, [r7, #4]
 802e832:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e834:	b29b      	uxth	r3, r3
 802e836:	009b      	lsls	r3, r3, #2
 802e838:	441a      	add	r2, r3
 802e83a:	687b      	ldr	r3, [r7, #4]
 802e83c:	681b      	ldr	r3, [r3, #0]
 802e83e:	6812      	ldr	r2, [r2, #0]
 802e840:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e842:	687b      	ldr	r3, [r7, #4]
 802e844:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e846:	b29b      	uxth	r3, r3
 802e848:	3301      	adds	r3, #1
 802e84a:	b29a      	uxth	r2, r3
 802e84c:	687b      	ldr	r3, [r7, #4]
 802e84e:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e850:	687b      	ldr	r3, [r7, #4]
 802e852:	699a      	ldr	r2, [r3, #24]
 802e854:	687b      	ldr	r3, [r7, #4]
 802e856:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e858:	b29b      	uxth	r3, r3
 802e85a:	009b      	lsls	r3, r3, #2
 802e85c:	441a      	add	r2, r3
 802e85e:	687b      	ldr	r3, [r7, #4]
 802e860:	681b      	ldr	r3, [r3, #0]
 802e862:	6812      	ldr	r2, [r2, #0]
 802e864:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e866:	687b      	ldr	r3, [r7, #4]
 802e868:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e86a:	b29b      	uxth	r3, r3
 802e86c:	3301      	adds	r3, #1
 802e86e:	b29a      	uxth	r2, r3
 802e870:	687b      	ldr	r3, [r7, #4]
 802e872:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e874:	687b      	ldr	r3, [r7, #4]
 802e876:	699a      	ldr	r2, [r3, #24]
 802e878:	687b      	ldr	r3, [r7, #4]
 802e87a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e87c:	b29b      	uxth	r3, r3
 802e87e:	009b      	lsls	r3, r3, #2
 802e880:	441a      	add	r2, r3
 802e882:	687b      	ldr	r3, [r7, #4]
 802e884:	681b      	ldr	r3, [r3, #0]
 802e886:	6812      	ldr	r2, [r2, #0]
 802e888:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e88a:	687b      	ldr	r3, [r7, #4]
 802e88c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e88e:	b29b      	uxth	r3, r3
 802e890:	3301      	adds	r3, #1
 802e892:	b29a      	uxth	r2, r3
 802e894:	687b      	ldr	r3, [r7, #4]
 802e896:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e898:	687b      	ldr	r3, [r7, #4]
 802e89a:	699a      	ldr	r2, [r3, #24]
 802e89c:	687b      	ldr	r3, [r7, #4]
 802e89e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e8a0:	b29b      	uxth	r3, r3
 802e8a2:	009b      	lsls	r3, r3, #2
 802e8a4:	441a      	add	r2, r3
 802e8a6:	687b      	ldr	r3, [r7, #4]
 802e8a8:	681b      	ldr	r3, [r3, #0]
 802e8aa:	6812      	ldr	r2, [r2, #0]
 802e8ac:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e8ae:	687b      	ldr	r3, [r7, #4]
 802e8b0:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e8b2:	b29b      	uxth	r3, r3
 802e8b4:	3301      	adds	r3, #1
 802e8b6:	b29a      	uxth	r2, r3
 802e8b8:	687b      	ldr	r3, [r7, #4]
 802e8ba:	871a      	strh	r2, [r3, #56]	; 0x38

          if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e8bc:	6839      	ldr	r1, [r7, #0]
 802e8be:	6878      	ldr	r0, [r7, #4]
 802e8c0:	f000 fd8c 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802e8c4:	4603      	mov	r3, r0
 802e8c6:	2b00      	cmp	r3, #0
 802e8c8:	d017      	beq.n	802e8fa <CRYP_AESCCM_Process+0x326>
          {
            /* Disable the CRYP peripheral clock */
            __HAL_CRYP_DISABLE(hcryp);
 802e8ca:	687b      	ldr	r3, [r7, #4]
 802e8cc:	681b      	ldr	r3, [r3, #0]
 802e8ce:	681a      	ldr	r2, [r3, #0]
 802e8d0:	687b      	ldr	r3, [r7, #4]
 802e8d2:	681b      	ldr	r3, [r3, #0]
 802e8d4:	f022 0201 	bic.w	r2, r2, #1
 802e8d8:	601a      	str	r2, [r3, #0]

            /* Change state */
            hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e8da:	687b      	ldr	r3, [r7, #4]
 802e8dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e8de:	f043 0210 	orr.w	r2, r3, #16
 802e8e2:	687b      	ldr	r3, [r7, #4]
 802e8e4:	651a      	str	r2, [r3, #80]	; 0x50
            hcryp->State = HAL_CRYP_STATE_READY;
 802e8e6:	687b      	ldr	r3, [r7, #4]
 802e8e8:	2201      	movs	r2, #1
 802e8ea:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

            /* Process unlocked */
            __HAL_UNLOCK(hcryp);
 802e8ee:	687b      	ldr	r3, [r7, #4]
 802e8f0:	2200      	movs	r2, #0
 802e8f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            return HAL_ERROR;
 802e8f6:	2301      	movs	r3, #1
 802e8f8:	e123      	b.n	802eb42 <CRYP_AESCCM_Process+0x56e>
          }
          /* Clear CCF Flag */
          __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e8fa:	687b      	ldr	r3, [r7, #4]
 802e8fc:	681b      	ldr	r3, [r3, #0]
 802e8fe:	681a      	ldr	r2, [r3, #0]
 802e900:	687b      	ldr	r3, [r7, #4]
 802e902:	681b      	ldr	r3, [r3, #0]
 802e904:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e908:	601a      	str	r2, [r3, #0]
        for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U)
 802e90a:	69bb      	ldr	r3, [r7, #24]
 802e90c:	3304      	adds	r3, #4
 802e90e:	61bb      	str	r3, [r7, #24]
 802e910:	687b      	ldr	r3, [r7, #4]
 802e912:	69db      	ldr	r3, [r3, #28]
 802e914:	f023 0303 	bic.w	r3, r3, #3
 802e918:	69ba      	ldr	r2, [r7, #24]
 802e91a:	429a      	cmp	r2, r3
 802e91c:	d386      	bcc.n	802e82c <CRYP_AESCCM_Process+0x258>
        }
        /*  Last block optionally pad the data with zeros*/
        for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++)
 802e91e:	2300      	movs	r3, #0
 802e920:	61bb      	str	r3, [r7, #24]
 802e922:	e014      	b.n	802e94e <CRYP_AESCCM_Process+0x37a>
        {
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e924:	687b      	ldr	r3, [r7, #4]
 802e926:	699a      	ldr	r2, [r3, #24]
 802e928:	687b      	ldr	r3, [r7, #4]
 802e92a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e92c:	b29b      	uxth	r3, r3
 802e92e:	009b      	lsls	r3, r3, #2
 802e930:	441a      	add	r2, r3
 802e932:	687b      	ldr	r3, [r7, #4]
 802e934:	681b      	ldr	r3, [r3, #0]
 802e936:	6812      	ldr	r2, [r2, #0]
 802e938:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e93a:	687b      	ldr	r3, [r7, #4]
 802e93c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e93e:	b29b      	uxth	r3, r3
 802e940:	3301      	adds	r3, #1
 802e942:	b29a      	uxth	r2, r3
 802e944:	687b      	ldr	r3, [r7, #4]
 802e946:	871a      	strh	r2, [r3, #56]	; 0x38
        for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++)
 802e948:	69bb      	ldr	r3, [r7, #24]
 802e94a:	3301      	adds	r3, #1
 802e94c:	61bb      	str	r3, [r7, #24]
 802e94e:	687b      	ldr	r3, [r7, #4]
 802e950:	69db      	ldr	r3, [r3, #28]
 802e952:	f003 0303 	and.w	r3, r3, #3
 802e956:	69ba      	ldr	r2, [r7, #24]
 802e958:	429a      	cmp	r2, r3
 802e95a:	d3e3      	bcc.n	802e924 <CRYP_AESCCM_Process+0x350>
        }
        while (loopcounter < 4U)
 802e95c:	e006      	b.n	802e96c <CRYP_AESCCM_Process+0x398>
        {
          /* Pad the data with zeros to have a complete block */
          hcryp->Instance->DINR = 0x0U;
 802e95e:	687b      	ldr	r3, [r7, #4]
 802e960:	681b      	ldr	r3, [r3, #0]
 802e962:	2200      	movs	r2, #0
 802e964:	609a      	str	r2, [r3, #8]
          loopcounter++;
 802e966:	69bb      	ldr	r3, [r7, #24]
 802e968:	3301      	adds	r3, #1
 802e96a:	61bb      	str	r3, [r7, #24]
        while (loopcounter < 4U)
 802e96c:	69bb      	ldr	r3, [r7, #24]
 802e96e:	2b03      	cmp	r3, #3
 802e970:	d9f5      	bls.n	802e95e <CRYP_AESCCM_Process+0x38a>
        }

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e972:	6839      	ldr	r1, [r7, #0]
 802e974:	6878      	ldr	r0, [r7, #4]
 802e976:	f000 fd31 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802e97a:	4603      	mov	r3, r0
 802e97c:	2b00      	cmp	r3, #0
 802e97e:	d017      	beq.n	802e9b0 <CRYP_AESCCM_Process+0x3dc>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802e980:	687b      	ldr	r3, [r7, #4]
 802e982:	681b      	ldr	r3, [r3, #0]
 802e984:	681a      	ldr	r2, [r3, #0]
 802e986:	687b      	ldr	r3, [r7, #4]
 802e988:	681b      	ldr	r3, [r3, #0]
 802e98a:	f022 0201 	bic.w	r2, r2, #1
 802e98e:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e990:	687b      	ldr	r3, [r7, #4]
 802e992:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e994:	f043 0210 	orr.w	r2, r3, #16
 802e998:	687b      	ldr	r3, [r7, #4]
 802e99a:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802e99c:	687b      	ldr	r3, [r7, #4]
 802e99e:	2201      	movs	r2, #1
 802e9a0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802e9a4:	687b      	ldr	r3, [r7, #4]
 802e9a6:	2200      	movs	r2, #0
 802e9a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802e9ac:	2301      	movs	r3, #1
 802e9ae:	e0c8      	b.n	802eb42 <CRYP_AESCCM_Process+0x56e>
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e9b0:	687b      	ldr	r3, [r7, #4]
 802e9b2:	681b      	ldr	r3, [r3, #0]
 802e9b4:	681a      	ldr	r2, [r3, #0]
 802e9b6:	687b      	ldr	r3, [r7, #4]
 802e9b8:	681b      	ldr	r3, [r3, #0]
 802e9ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e9be:	601a      	str	r2, [r3, #0]
      }
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Then the payload: cleartext payload (not the ciphertext payload).
  Write input Data, no output Data to get */
  if (hcryp->Size != 0U)
 802e9c0:	687b      	ldr	r3, [r7, #4]
 802e9c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e9c4:	2b00      	cmp	r3, #0
 802e9c6:	f000 80bb 	beq.w	802eb40 <CRYP_AESCCM_Process+0x56c>
  {
    if ((hcryp->Size % 16U) != 0U)
 802e9ca:	687b      	ldr	r3, [r7, #4]
 802e9cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e9ce:	f003 030f 	and.w	r3, r3, #15
 802e9d2:	b29b      	uxth	r3, r3
 802e9d4:	2b00      	cmp	r3, #0
 802e9d6:	d003      	beq.n	802e9e0 <CRYP_AESCCM_Process+0x40c>
    {
      /* recalculate  wordsize */
      wordsize = ((wordsize / 4U) * 4U) ;
 802e9d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e9da:	f023 0303 	bic.w	r3, r3, #3
 802e9de:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 802e9e0:	f7fd fc6a 	bl	802c2b8 <HAL_GetTick>
 802e9e4:	6138      	str	r0, [r7, #16]
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 802e9e6:	687b      	ldr	r3, [r7, #4]
 802e9e8:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e9ea:	847b      	strh	r3, [r7, #34]	; 0x22

    while ((hcryp->CrypInCount < wordsize) && (outcount < wordsize))
 802e9ec:	e02d      	b.n	802ea4a <CRYP_AESCCM_Process+0x476>
    {
      /* Write plain data and get cipher data */
      CRYP_AES_ProcessData(hcryp, Timeout);
 802e9ee:	6839      	ldr	r1, [r7, #0]
 802e9f0:	6878      	ldr	r0, [r7, #4]
 802e9f2:	f7ff fbda 	bl	802e1aa <CRYP_AES_ProcessData>

      /*Temporary CrypOutCount Value*/
      outcount = hcryp->CrypOutCount;
 802e9f6:	687b      	ldr	r3, [r7, #4]
 802e9f8:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e9fa:	847b      	strh	r3, [r7, #34]	; 0x22

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 802e9fc:	683b      	ldr	r3, [r7, #0]
 802e9fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 802ea02:	d022      	beq.n	802ea4a <CRYP_AESCCM_Process+0x476>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 802ea04:	f7fd fc58 	bl	802c2b8 <HAL_GetTick>
 802ea08:	4602      	mov	r2, r0
 802ea0a:	693b      	ldr	r3, [r7, #16]
 802ea0c:	1ad3      	subs	r3, r2, r3
 802ea0e:	683a      	ldr	r2, [r7, #0]
 802ea10:	429a      	cmp	r2, r3
 802ea12:	d302      	bcc.n	802ea1a <CRYP_AESCCM_Process+0x446>
 802ea14:	683b      	ldr	r3, [r7, #0]
 802ea16:	2b00      	cmp	r3, #0
 802ea18:	d117      	bne.n	802ea4a <CRYP_AESCCM_Process+0x476>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802ea1a:	687b      	ldr	r3, [r7, #4]
 802ea1c:	681b      	ldr	r3, [r3, #0]
 802ea1e:	681a      	ldr	r2, [r3, #0]
 802ea20:	687b      	ldr	r3, [r7, #4]
 802ea22:	681b      	ldr	r3, [r3, #0]
 802ea24:	f022 0201 	bic.w	r2, r2, #1
 802ea28:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802ea2a:	687b      	ldr	r3, [r7, #4]
 802ea2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ea2e:	f043 0210 	orr.w	r2, r3, #16
 802ea32:	687b      	ldr	r3, [r7, #4]
 802ea34:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802ea36:	687b      	ldr	r3, [r7, #4]
 802ea38:	2201      	movs	r2, #1
 802ea3a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802ea3e:	687b      	ldr	r3, [r7, #4]
 802ea40:	2200      	movs	r2, #0
 802ea42:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802ea46:	2301      	movs	r3, #1
 802ea48:	e07b      	b.n	802eb42 <CRYP_AESCCM_Process+0x56e>
    while ((hcryp->CrypInCount < wordsize) && (outcount < wordsize))
 802ea4a:	687b      	ldr	r3, [r7, #4]
 802ea4c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802ea4e:	b29b      	uxth	r3, r3
 802ea50:	461a      	mov	r2, r3
 802ea52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ea54:	4293      	cmp	r3, r2
 802ea56:	d903      	bls.n	802ea60 <CRYP_AESCCM_Process+0x48c>
 802ea58:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 802ea5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802ea5c:	429a      	cmp	r2, r3
 802ea5e:	d8c6      	bhi.n	802e9ee <CRYP_AESCCM_Process+0x41a>
        }
      }
    }

    if ((hcryp->Size % 16U) != 0U)
 802ea60:	687b      	ldr	r3, [r7, #4]
 802ea62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802ea64:	f003 030f 	and.w	r3, r3, #15
 802ea68:	b29b      	uxth	r3, r3
 802ea6a:	2b00      	cmp	r3, #0
 802ea6c:	d068      	beq.n	802eb40 <CRYP_AESCCM_Process+0x56c>
    {
      /* Compute the number of padding bytes in last block of payload */
      npblb = ((((uint32_t)(hcryp->Size) / 16U) + 1U) * 16U) - (uint32_t)(hcryp->Size);
 802ea6e:	687b      	ldr	r3, [r7, #4]
 802ea70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802ea72:	091b      	lsrs	r3, r3, #4
 802ea74:	b29b      	uxth	r3, r3
 802ea76:	3301      	adds	r3, #1
 802ea78:	011b      	lsls	r3, r3, #4
 802ea7a:	687a      	ldr	r2, [r7, #4]
 802ea7c:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 802ea7e:	1a9b      	subs	r3, r3, r2
 802ea80:	60fb      	str	r3, [r7, #12]

      /* Number of valid words (lastwordsize) in last block */
      if ((npblb % 4U) == 0U)
 802ea82:	68fb      	ldr	r3, [r7, #12]
 802ea84:	f003 0303 	and.w	r3, r3, #3
 802ea88:	2b00      	cmp	r3, #0
 802ea8a:	d105      	bne.n	802ea98 <CRYP_AESCCM_Process+0x4c4>
      {
        lastwordsize = (16U - npblb) / 4U;
 802ea8c:	68fb      	ldr	r3, [r7, #12]
 802ea8e:	f1c3 0310 	rsb	r3, r3, #16
 802ea92:	089b      	lsrs	r3, r3, #2
 802ea94:	617b      	str	r3, [r7, #20]
 802ea96:	e005      	b.n	802eaa4 <CRYP_AESCCM_Process+0x4d0>
      }
      else
      {
        lastwordsize = ((16U - npblb) / 4U) + 1U;
 802ea98:	68fb      	ldr	r3, [r7, #12]
 802ea9a:	f1c3 0310 	rsb	r3, r3, #16
 802ea9e:	089b      	lsrs	r3, r3, #2
 802eaa0:	3301      	adds	r3, #1
 802eaa2:	617b      	str	r3, [r7, #20]
      }
      /*  Last block optionally pad the data with zeros*/
      for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter ++)
 802eaa4:	2300      	movs	r3, #0
 802eaa6:	61bb      	str	r3, [r7, #24]
 802eaa8:	e014      	b.n	802ead4 <CRYP_AESCCM_Process+0x500>
      {
        /* Write the last input block in the IN FIFO */
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802eaaa:	687b      	ldr	r3, [r7, #4]
 802eaac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802eaae:	687b      	ldr	r3, [r7, #4]
 802eab0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802eab2:	b29b      	uxth	r3, r3
 802eab4:	009b      	lsls	r3, r3, #2
 802eab6:	441a      	add	r2, r3
 802eab8:	687b      	ldr	r3, [r7, #4]
 802eaba:	681b      	ldr	r3, [r3, #0]
 802eabc:	6812      	ldr	r2, [r2, #0]
 802eabe:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 802eac0:	687b      	ldr	r3, [r7, #4]
 802eac2:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802eac4:	b29b      	uxth	r3, r3
 802eac6:	3301      	adds	r3, #1
 802eac8:	b29a      	uxth	r2, r3
 802eaca:	687b      	ldr	r3, [r7, #4]
 802eacc:	875a      	strh	r2, [r3, #58]	; 0x3a
      for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter ++)
 802eace:	69bb      	ldr	r3, [r7, #24]
 802ead0:	3301      	adds	r3, #1
 802ead2:	61bb      	str	r3, [r7, #24]
 802ead4:	69ba      	ldr	r2, [r7, #24]
 802ead6:	697b      	ldr	r3, [r7, #20]
 802ead8:	429a      	cmp	r2, r3
 802eada:	d3e6      	bcc.n	802eaaa <CRYP_AESCCM_Process+0x4d6>
      }
      while (loopcounter < 4U)
 802eadc:	e006      	b.n	802eaec <CRYP_AESCCM_Process+0x518>
      {
        /* Pad the data with zeros to have a complete block */
        hcryp->Instance->DINR  = 0U;
 802eade:	687b      	ldr	r3, [r7, #4]
 802eae0:	681b      	ldr	r3, [r3, #0]
 802eae2:	2200      	movs	r2, #0
 802eae4:	609a      	str	r2, [r3, #8]
        loopcounter++;
 802eae6:	69bb      	ldr	r3, [r7, #24]
 802eae8:	3301      	adds	r3, #1
 802eaea:	61bb      	str	r3, [r7, #24]
      while (loopcounter < 4U)
 802eaec:	69bb      	ldr	r3, [r7, #24]
 802eaee:	2b03      	cmp	r3, #3
 802eaf0:	d9f5      	bls.n	802eade <CRYP_AESCCM_Process+0x50a>
      }
      /* Wait for CCF flag to be raised */
      if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802eaf2:	6839      	ldr	r1, [r7, #0]
 802eaf4:	6878      	ldr	r0, [r7, #4]
 802eaf6:	f000 fc71 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802eafa:	4603      	mov	r3, r0
 802eafc:	2b00      	cmp	r3, #0
 802eafe:	d017      	beq.n	802eb30 <CRYP_AESCCM_Process+0x55c>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 802eb00:	687b      	ldr	r3, [r7, #4]
 802eb02:	681b      	ldr	r3, [r3, #0]
 802eb04:	681a      	ldr	r2, [r3, #0]
 802eb06:	687b      	ldr	r3, [r7, #4]
 802eb08:	681b      	ldr	r3, [r3, #0]
 802eb0a:	f022 0201 	bic.w	r2, r2, #1
 802eb0e:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802eb10:	687b      	ldr	r3, [r7, #4]
 802eb12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802eb14:	f043 0210 	orr.w	r2, r3, #16
 802eb18:	687b      	ldr	r3, [r7, #4]
 802eb1a:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 802eb1c:	687b      	ldr	r3, [r7, #4]
 802eb1e:	2201      	movs	r2, #1
 802eb20:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802eb24:	687b      	ldr	r3, [r7, #4]
 802eb26:	2200      	movs	r2, #0
 802eb28:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802eb2c:	2301      	movs	r3, #1
 802eb2e:	e008      	b.n	802eb42 <CRYP_AESCCM_Process+0x56e>
      }
      /* Clear CCF flag */
      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802eb30:	687b      	ldr	r3, [r7, #4]
 802eb32:	681b      	ldr	r3, [r3, #0]
 802eb34:	681a      	ldr	r2, [r3, #0]
 802eb36:	687b      	ldr	r3, [r7, #4]
 802eb38:	681b      	ldr	r3, [r3, #0]
 802eb3a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802eb3e:	601a      	str	r2, [r3, #0]
    CRYP_Workaround(hcryp, Timeout);
  }
#endif /* CRYP */

  /* Return function status */
  return HAL_OK;
 802eb40:	2300      	movs	r3, #0
}
 802eb42:	4618      	mov	r0, r3
 802eb44:	3728      	adds	r7, #40	; 0x28
 802eb46:	46bd      	mov	sp, r7
 802eb48:	bd80      	pop	{r7, pc}

0802eb4a <CRYP_GCMCCM_SetHeaderPhase>:
  *         the configuration information for CRYP module(Header & HeaderSize)
  * @param  Timeout: Timeout value
  * @retval state
  */
static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802eb4a:	b580      	push	{r7, lr}
 802eb4c:	b084      	sub	sp, #16
 802eb4e:	af00      	add	r7, sp, #0
 802eb50:	6078      	str	r0, [r7, #4]
 802eb52:	6039      	str	r1, [r7, #0]
  uint32_t loopcounter;

  /***************************** Header phase for GCM/GMAC or CCM *********************************/

  if ((hcryp->Init.HeaderSize != 0U))
 802eb54:	687b      	ldr	r3, [r7, #4]
 802eb56:	69db      	ldr	r3, [r3, #28]
 802eb58:	2b00      	cmp	r3, #0
 802eb5a:	f000 8176 	beq.w	802ee4a <CRYP_GCMCCM_SetHeaderPhase+0x300>
      return HAL_ERROR;
    }

#else /* AES */

    if (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)
 802eb5e:	687b      	ldr	r3, [r7, #4]
 802eb60:	695b      	ldr	r3, [r3, #20]
 802eb62:	2b60      	cmp	r3, #96	; 0x60
 802eb64:	d122      	bne.n	802ebac <CRYP_GCMCCM_SetHeaderPhase+0x62>
    {
      /* Workaround 1 :only AES before re-enabling the IP, datatype can be configured.*/
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, hcryp->Init.DataType);
 802eb66:	687b      	ldr	r3, [r7, #4]
 802eb68:	681b      	ldr	r3, [r3, #0]
 802eb6a:	681b      	ldr	r3, [r3, #0]
 802eb6c:	f023 0106 	bic.w	r1, r3, #6
 802eb70:	687b      	ldr	r3, [r7, #4]
 802eb72:	685a      	ldr	r2, [r3, #4]
 802eb74:	687b      	ldr	r3, [r7, #4]
 802eb76:	681b      	ldr	r3, [r3, #0]
 802eb78:	430a      	orrs	r2, r1
 802eb7a:	601a      	str	r2, [r3, #0]

      /* Select header phase */
      CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 802eb7c:	687b      	ldr	r3, [r7, #4]
 802eb7e:	681b      	ldr	r3, [r3, #0]
 802eb80:	681a      	ldr	r2, [r3, #0]
 802eb82:	687b      	ldr	r3, [r7, #4]
 802eb84:	681b      	ldr	r3, [r3, #0]
 802eb86:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802eb8a:	601a      	str	r2, [r3, #0]
 802eb8c:	687b      	ldr	r3, [r7, #4]
 802eb8e:	681b      	ldr	r3, [r3, #0]
 802eb90:	681a      	ldr	r2, [r3, #0]
 802eb92:	687b      	ldr	r3, [r7, #4]
 802eb94:	681b      	ldr	r3, [r3, #0]
 802eb96:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802eb9a:	601a      	str	r2, [r3, #0]

      /* Enable the CRYP peripheral */
      __HAL_CRYP_ENABLE(hcryp);
 802eb9c:	687b      	ldr	r3, [r7, #4]
 802eb9e:	681b      	ldr	r3, [r3, #0]
 802eba0:	681a      	ldr	r2, [r3, #0]
 802eba2:	687b      	ldr	r3, [r7, #4]
 802eba4:	681b      	ldr	r3, [r3, #0]
 802eba6:	f042 0201 	orr.w	r2, r2, #1
 802ebaa:	601a      	str	r2, [r3, #0]

    }
    if ((hcryp->Init.HeaderSize % 4U) == 0U)
 802ebac:	687b      	ldr	r3, [r7, #4]
 802ebae:	69db      	ldr	r3, [r3, #28]
 802ebb0:	f003 0303 	and.w	r3, r3, #3
 802ebb4:	2b00      	cmp	r3, #0
 802ebb6:	d17a      	bne.n	802ecae <CRYP_GCMCCM_SetHeaderPhase+0x164>
    {
      /* HeaderSize %4, no padding */
      for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U)
 802ebb8:	2300      	movs	r3, #0
 802ebba:	60fb      	str	r3, [r7, #12]
 802ebbc:	e071      	b.n	802eca2 <CRYP_GCMCCM_SetHeaderPhase+0x158>
      {
        /* Write the input block in the data input register */
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ebbe:	687b      	ldr	r3, [r7, #4]
 802ebc0:	699a      	ldr	r2, [r3, #24]
 802ebc2:	687b      	ldr	r3, [r7, #4]
 802ebc4:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ebc6:	b29b      	uxth	r3, r3
 802ebc8:	009b      	lsls	r3, r3, #2
 802ebca:	441a      	add	r2, r3
 802ebcc:	687b      	ldr	r3, [r7, #4]
 802ebce:	681b      	ldr	r3, [r3, #0]
 802ebd0:	6812      	ldr	r2, [r2, #0]
 802ebd2:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ebd4:	687b      	ldr	r3, [r7, #4]
 802ebd6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ebd8:	b29b      	uxth	r3, r3
 802ebda:	3301      	adds	r3, #1
 802ebdc:	b29a      	uxth	r2, r3
 802ebde:	687b      	ldr	r3, [r7, #4]
 802ebe0:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ebe2:	687b      	ldr	r3, [r7, #4]
 802ebe4:	699a      	ldr	r2, [r3, #24]
 802ebe6:	687b      	ldr	r3, [r7, #4]
 802ebe8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ebea:	b29b      	uxth	r3, r3
 802ebec:	009b      	lsls	r3, r3, #2
 802ebee:	441a      	add	r2, r3
 802ebf0:	687b      	ldr	r3, [r7, #4]
 802ebf2:	681b      	ldr	r3, [r3, #0]
 802ebf4:	6812      	ldr	r2, [r2, #0]
 802ebf6:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ebf8:	687b      	ldr	r3, [r7, #4]
 802ebfa:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ebfc:	b29b      	uxth	r3, r3
 802ebfe:	3301      	adds	r3, #1
 802ec00:	b29a      	uxth	r2, r3
 802ec02:	687b      	ldr	r3, [r7, #4]
 802ec04:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ec06:	687b      	ldr	r3, [r7, #4]
 802ec08:	699a      	ldr	r2, [r3, #24]
 802ec0a:	687b      	ldr	r3, [r7, #4]
 802ec0c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ec0e:	b29b      	uxth	r3, r3
 802ec10:	009b      	lsls	r3, r3, #2
 802ec12:	441a      	add	r2, r3
 802ec14:	687b      	ldr	r3, [r7, #4]
 802ec16:	681b      	ldr	r3, [r3, #0]
 802ec18:	6812      	ldr	r2, [r2, #0]
 802ec1a:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ec1c:	687b      	ldr	r3, [r7, #4]
 802ec1e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ec20:	b29b      	uxth	r3, r3
 802ec22:	3301      	adds	r3, #1
 802ec24:	b29a      	uxth	r2, r3
 802ec26:	687b      	ldr	r3, [r7, #4]
 802ec28:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ec2a:	687b      	ldr	r3, [r7, #4]
 802ec2c:	699a      	ldr	r2, [r3, #24]
 802ec2e:	687b      	ldr	r3, [r7, #4]
 802ec30:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ec32:	b29b      	uxth	r3, r3
 802ec34:	009b      	lsls	r3, r3, #2
 802ec36:	441a      	add	r2, r3
 802ec38:	687b      	ldr	r3, [r7, #4]
 802ec3a:	681b      	ldr	r3, [r3, #0]
 802ec3c:	6812      	ldr	r2, [r2, #0]
 802ec3e:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ec40:	687b      	ldr	r3, [r7, #4]
 802ec42:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ec44:	b29b      	uxth	r3, r3
 802ec46:	3301      	adds	r3, #1
 802ec48:	b29a      	uxth	r2, r3
 802ec4a:	687b      	ldr	r3, [r7, #4]
 802ec4c:	871a      	strh	r2, [r3, #56]	; 0x38

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802ec4e:	6839      	ldr	r1, [r7, #0]
 802ec50:	6878      	ldr	r0, [r7, #4]
 802ec52:	f000 fbc3 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802ec56:	4603      	mov	r3, r0
 802ec58:	2b00      	cmp	r3, #0
 802ec5a:	d017      	beq.n	802ec8c <CRYP_GCMCCM_SetHeaderPhase+0x142>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802ec5c:	687b      	ldr	r3, [r7, #4]
 802ec5e:	681b      	ldr	r3, [r3, #0]
 802ec60:	681a      	ldr	r2, [r3, #0]
 802ec62:	687b      	ldr	r3, [r7, #4]
 802ec64:	681b      	ldr	r3, [r3, #0]
 802ec66:	f022 0201 	bic.w	r2, r2, #1
 802ec6a:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802ec6c:	687b      	ldr	r3, [r7, #4]
 802ec6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ec70:	f043 0210 	orr.w	r2, r3, #16
 802ec74:	687b      	ldr	r3, [r7, #4]
 802ec76:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802ec78:	687b      	ldr	r3, [r7, #4]
 802ec7a:	2201      	movs	r2, #1
 802ec7c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802ec80:	687b      	ldr	r3, [r7, #4]
 802ec82:	2200      	movs	r2, #0
 802ec84:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802ec88:	2301      	movs	r3, #1
 802ec8a:	e106      	b.n	802ee9a <CRYP_GCMCCM_SetHeaderPhase+0x350>
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ec8c:	687b      	ldr	r3, [r7, #4]
 802ec8e:	681b      	ldr	r3, [r3, #0]
 802ec90:	681a      	ldr	r2, [r3, #0]
 802ec92:	687b      	ldr	r3, [r7, #4]
 802ec94:	681b      	ldr	r3, [r3, #0]
 802ec96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ec9a:	601a      	str	r2, [r3, #0]
      for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U)
 802ec9c:	68fb      	ldr	r3, [r7, #12]
 802ec9e:	3304      	adds	r3, #4
 802eca0:	60fb      	str	r3, [r7, #12]
 802eca2:	687b      	ldr	r3, [r7, #4]
 802eca4:	69db      	ldr	r3, [r3, #28]
 802eca6:	68fa      	ldr	r2, [r7, #12]
 802eca8:	429a      	cmp	r2, r3
 802ecaa:	d388      	bcc.n	802ebbe <CRYP_GCMCCM_SetHeaderPhase+0x74>
 802ecac:	e0f4      	b.n	802ee98 <CRYP_GCMCCM_SetHeaderPhase+0x34e>
      }
    }
    else
    {
      /*Write header block in the IN FIFO without last block */
      for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U)
 802ecae:	2300      	movs	r3, #0
 802ecb0:	60fb      	str	r3, [r7, #12]
 802ecb2:	e071      	b.n	802ed98 <CRYP_GCMCCM_SetHeaderPhase+0x24e>
      {
        /* Write the input block in the data input register */
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ecb4:	687b      	ldr	r3, [r7, #4]
 802ecb6:	699a      	ldr	r2, [r3, #24]
 802ecb8:	687b      	ldr	r3, [r7, #4]
 802ecba:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ecbc:	b29b      	uxth	r3, r3
 802ecbe:	009b      	lsls	r3, r3, #2
 802ecc0:	441a      	add	r2, r3
 802ecc2:	687b      	ldr	r3, [r7, #4]
 802ecc4:	681b      	ldr	r3, [r3, #0]
 802ecc6:	6812      	ldr	r2, [r2, #0]
 802ecc8:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ecca:	687b      	ldr	r3, [r7, #4]
 802eccc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ecce:	b29b      	uxth	r3, r3
 802ecd0:	3301      	adds	r3, #1
 802ecd2:	b29a      	uxth	r2, r3
 802ecd4:	687b      	ldr	r3, [r7, #4]
 802ecd6:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ecd8:	687b      	ldr	r3, [r7, #4]
 802ecda:	699a      	ldr	r2, [r3, #24]
 802ecdc:	687b      	ldr	r3, [r7, #4]
 802ecde:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ece0:	b29b      	uxth	r3, r3
 802ece2:	009b      	lsls	r3, r3, #2
 802ece4:	441a      	add	r2, r3
 802ece6:	687b      	ldr	r3, [r7, #4]
 802ece8:	681b      	ldr	r3, [r3, #0]
 802ecea:	6812      	ldr	r2, [r2, #0]
 802ecec:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ecee:	687b      	ldr	r3, [r7, #4]
 802ecf0:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ecf2:	b29b      	uxth	r3, r3
 802ecf4:	3301      	adds	r3, #1
 802ecf6:	b29a      	uxth	r2, r3
 802ecf8:	687b      	ldr	r3, [r7, #4]
 802ecfa:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ecfc:	687b      	ldr	r3, [r7, #4]
 802ecfe:	699a      	ldr	r2, [r3, #24]
 802ed00:	687b      	ldr	r3, [r7, #4]
 802ed02:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ed04:	b29b      	uxth	r3, r3
 802ed06:	009b      	lsls	r3, r3, #2
 802ed08:	441a      	add	r2, r3
 802ed0a:	687b      	ldr	r3, [r7, #4]
 802ed0c:	681b      	ldr	r3, [r3, #0]
 802ed0e:	6812      	ldr	r2, [r2, #0]
 802ed10:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ed12:	687b      	ldr	r3, [r7, #4]
 802ed14:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ed16:	b29b      	uxth	r3, r3
 802ed18:	3301      	adds	r3, #1
 802ed1a:	b29a      	uxth	r2, r3
 802ed1c:	687b      	ldr	r3, [r7, #4]
 802ed1e:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ed20:	687b      	ldr	r3, [r7, #4]
 802ed22:	699a      	ldr	r2, [r3, #24]
 802ed24:	687b      	ldr	r3, [r7, #4]
 802ed26:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ed28:	b29b      	uxth	r3, r3
 802ed2a:	009b      	lsls	r3, r3, #2
 802ed2c:	441a      	add	r2, r3
 802ed2e:	687b      	ldr	r3, [r7, #4]
 802ed30:	681b      	ldr	r3, [r3, #0]
 802ed32:	6812      	ldr	r2, [r2, #0]
 802ed34:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ed36:	687b      	ldr	r3, [r7, #4]
 802ed38:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ed3a:	b29b      	uxth	r3, r3
 802ed3c:	3301      	adds	r3, #1
 802ed3e:	b29a      	uxth	r2, r3
 802ed40:	687b      	ldr	r3, [r7, #4]
 802ed42:	871a      	strh	r2, [r3, #56]	; 0x38

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802ed44:	6839      	ldr	r1, [r7, #0]
 802ed46:	6878      	ldr	r0, [r7, #4]
 802ed48:	f000 fb48 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802ed4c:	4603      	mov	r3, r0
 802ed4e:	2b00      	cmp	r3, #0
 802ed50:	d017      	beq.n	802ed82 <CRYP_GCMCCM_SetHeaderPhase+0x238>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802ed52:	687b      	ldr	r3, [r7, #4]
 802ed54:	681b      	ldr	r3, [r3, #0]
 802ed56:	681a      	ldr	r2, [r3, #0]
 802ed58:	687b      	ldr	r3, [r7, #4]
 802ed5a:	681b      	ldr	r3, [r3, #0]
 802ed5c:	f022 0201 	bic.w	r2, r2, #1
 802ed60:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802ed62:	687b      	ldr	r3, [r7, #4]
 802ed64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ed66:	f043 0210 	orr.w	r2, r3, #16
 802ed6a:	687b      	ldr	r3, [r7, #4]
 802ed6c:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802ed6e:	687b      	ldr	r3, [r7, #4]
 802ed70:	2201      	movs	r2, #1
 802ed72:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802ed76:	687b      	ldr	r3, [r7, #4]
 802ed78:	2200      	movs	r2, #0
 802ed7a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802ed7e:	2301      	movs	r3, #1
 802ed80:	e08b      	b.n	802ee9a <CRYP_GCMCCM_SetHeaderPhase+0x350>
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ed82:	687b      	ldr	r3, [r7, #4]
 802ed84:	681b      	ldr	r3, [r3, #0]
 802ed86:	681a      	ldr	r2, [r3, #0]
 802ed88:	687b      	ldr	r3, [r7, #4]
 802ed8a:	681b      	ldr	r3, [r3, #0]
 802ed8c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ed90:	601a      	str	r2, [r3, #0]
      for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U)
 802ed92:	68fb      	ldr	r3, [r7, #12]
 802ed94:	3304      	adds	r3, #4
 802ed96:	60fb      	str	r3, [r7, #12]
 802ed98:	687b      	ldr	r3, [r7, #4]
 802ed9a:	69db      	ldr	r3, [r3, #28]
 802ed9c:	f023 0303 	bic.w	r3, r3, #3
 802eda0:	68fa      	ldr	r2, [r7, #12]
 802eda2:	429a      	cmp	r2, r3
 802eda4:	d386      	bcc.n	802ecb4 <CRYP_GCMCCM_SetHeaderPhase+0x16a>
      }
      /*  Last block optionally pad the data with zeros*/
      for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++)
 802eda6:	2300      	movs	r3, #0
 802eda8:	60fb      	str	r3, [r7, #12]
 802edaa:	e014      	b.n	802edd6 <CRYP_GCMCCM_SetHeaderPhase+0x28c>
      {
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802edac:	687b      	ldr	r3, [r7, #4]
 802edae:	699a      	ldr	r2, [r3, #24]
 802edb0:	687b      	ldr	r3, [r7, #4]
 802edb2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802edb4:	b29b      	uxth	r3, r3
 802edb6:	009b      	lsls	r3, r3, #2
 802edb8:	441a      	add	r2, r3
 802edba:	687b      	ldr	r3, [r7, #4]
 802edbc:	681b      	ldr	r3, [r3, #0]
 802edbe:	6812      	ldr	r2, [r2, #0]
 802edc0:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802edc2:	687b      	ldr	r3, [r7, #4]
 802edc4:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802edc6:	b29b      	uxth	r3, r3
 802edc8:	3301      	adds	r3, #1
 802edca:	b29a      	uxth	r2, r3
 802edcc:	687b      	ldr	r3, [r7, #4]
 802edce:	871a      	strh	r2, [r3, #56]	; 0x38
      for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++)
 802edd0:	68fb      	ldr	r3, [r7, #12]
 802edd2:	3301      	adds	r3, #1
 802edd4:	60fb      	str	r3, [r7, #12]
 802edd6:	687b      	ldr	r3, [r7, #4]
 802edd8:	69db      	ldr	r3, [r3, #28]
 802edda:	f003 0303 	and.w	r3, r3, #3
 802edde:	68fa      	ldr	r2, [r7, #12]
 802ede0:	429a      	cmp	r2, r3
 802ede2:	d3e3      	bcc.n	802edac <CRYP_GCMCCM_SetHeaderPhase+0x262>
      }
      while (loopcounter < 4U)
 802ede4:	e006      	b.n	802edf4 <CRYP_GCMCCM_SetHeaderPhase+0x2aa>
      {
        /*Pad the data with zeros to have a complete block */
        hcryp->Instance->DINR = 0x0U;
 802ede6:	687b      	ldr	r3, [r7, #4]
 802ede8:	681b      	ldr	r3, [r3, #0]
 802edea:	2200      	movs	r2, #0
 802edec:	609a      	str	r2, [r3, #8]
        loopcounter++;
 802edee:	68fb      	ldr	r3, [r7, #12]
 802edf0:	3301      	adds	r3, #1
 802edf2:	60fb      	str	r3, [r7, #12]
      while (loopcounter < 4U)
 802edf4:	68fb      	ldr	r3, [r7, #12]
 802edf6:	2b03      	cmp	r3, #3
 802edf8:	d9f5      	bls.n	802ede6 <CRYP_GCMCCM_SetHeaderPhase+0x29c>
      }

      if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802edfa:	6839      	ldr	r1, [r7, #0]
 802edfc:	6878      	ldr	r0, [r7, #4]
 802edfe:	f000 faed 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802ee02:	4603      	mov	r3, r0
 802ee04:	2b00      	cmp	r3, #0
 802ee06:	d017      	beq.n	802ee38 <CRYP_GCMCCM_SetHeaderPhase+0x2ee>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 802ee08:	687b      	ldr	r3, [r7, #4]
 802ee0a:	681b      	ldr	r3, [r3, #0]
 802ee0c:	681a      	ldr	r2, [r3, #0]
 802ee0e:	687b      	ldr	r3, [r7, #4]
 802ee10:	681b      	ldr	r3, [r3, #0]
 802ee12:	f022 0201 	bic.w	r2, r2, #1
 802ee16:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802ee18:	687b      	ldr	r3, [r7, #4]
 802ee1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ee1c:	f043 0210 	orr.w	r2, r3, #16
 802ee20:	687b      	ldr	r3, [r7, #4]
 802ee22:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 802ee24:	687b      	ldr	r3, [r7, #4]
 802ee26:	2201      	movs	r2, #1
 802ee28:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802ee2c:	687b      	ldr	r3, [r7, #4]
 802ee2e:	2200      	movs	r2, #0
 802ee30:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802ee34:	2301      	movs	r3, #1
 802ee36:	e030      	b.n	802ee9a <CRYP_GCMCCM_SetHeaderPhase+0x350>
      }
      /* Clear CCF flag */
      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ee38:	687b      	ldr	r3, [r7, #4]
 802ee3a:	681b      	ldr	r3, [r3, #0]
 802ee3c:	681a      	ldr	r2, [r3, #0]
 802ee3e:	687b      	ldr	r3, [r7, #4]
 802ee40:	681b      	ldr	r3, [r3, #0]
 802ee42:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ee46:	601a      	str	r2, [r3, #0]
 802ee48:	e026      	b.n	802ee98 <CRYP_GCMCCM_SetHeaderPhase+0x34e>
#endif /* End AES or CRYP */
  }
  else
  {
#if defined(AES)
    if (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)
 802ee4a:	687b      	ldr	r3, [r7, #4]
 802ee4c:	695b      	ldr	r3, [r3, #20]
 802ee4e:	2b60      	cmp	r3, #96	; 0x60
 802ee50:	d122      	bne.n	802ee98 <CRYP_GCMCCM_SetHeaderPhase+0x34e>
    {
      /*Workaround 1: only AES, before re-enabling the IP, datatype can be configured.*/
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, hcryp->Init.DataType);
 802ee52:	687b      	ldr	r3, [r7, #4]
 802ee54:	681b      	ldr	r3, [r3, #0]
 802ee56:	681b      	ldr	r3, [r3, #0]
 802ee58:	f023 0106 	bic.w	r1, r3, #6
 802ee5c:	687b      	ldr	r3, [r7, #4]
 802ee5e:	685a      	ldr	r2, [r3, #4]
 802ee60:	687b      	ldr	r3, [r7, #4]
 802ee62:	681b      	ldr	r3, [r3, #0]
 802ee64:	430a      	orrs	r2, r1
 802ee66:	601a      	str	r2, [r3, #0]

      /* Select header phase */
      CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 802ee68:	687b      	ldr	r3, [r7, #4]
 802ee6a:	681b      	ldr	r3, [r3, #0]
 802ee6c:	681a      	ldr	r2, [r3, #0]
 802ee6e:	687b      	ldr	r3, [r7, #4]
 802ee70:	681b      	ldr	r3, [r3, #0]
 802ee72:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802ee76:	601a      	str	r2, [r3, #0]
 802ee78:	687b      	ldr	r3, [r7, #4]
 802ee7a:	681b      	ldr	r3, [r3, #0]
 802ee7c:	681a      	ldr	r2, [r3, #0]
 802ee7e:	687b      	ldr	r3, [r7, #4]
 802ee80:	681b      	ldr	r3, [r3, #0]
 802ee82:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802ee86:	601a      	str	r2, [r3, #0]

      /* Enable the CRYP peripheral */
      __HAL_CRYP_ENABLE(hcryp);
 802ee88:	687b      	ldr	r3, [r7, #4]
 802ee8a:	681b      	ldr	r3, [r3, #0]
 802ee8c:	681a      	ldr	r2, [r3, #0]
 802ee8e:	687b      	ldr	r3, [r7, #4]
 802ee90:	681b      	ldr	r3, [r3, #0]
 802ee92:	f042 0201 	orr.w	r2, r2, #1
 802ee96:	601a      	str	r2, [r3, #0]
    }
#endif /* AES */
  }
  /* Return function status */
  return HAL_OK;
 802ee98:	2300      	movs	r3, #0
}
 802ee9a:	4618      	mov	r0, r3
 802ee9c:	3710      	adds	r7, #16
 802ee9e:	46bd      	mov	sp, r7
 802eea0:	bd80      	pop	{r7, pc}
	...

0802eea4 <CRYP_Workaround>:
  *         the configuration information for CRYP module
  * @param  Timeout: specify Timeout value
  * @retval None
  */
static void CRYP_Workaround(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802eea4:	b580      	push	{r7, lr}
 802eea6:	b098      	sub	sp, #96	; 0x60
 802eea8:	af00      	add	r7, sp, #0
 802eeaa:	6078      	str	r0, [r7, #4]
 802eeac:	6039      	str	r1, [r7, #0]
#if defined(CRYP)
  uint32_t  iv1temp;
  uint32_t  temp[4] = {0};
  uint32_t  temp2[4] = {0};
#endif /* CRYP */
  uint32_t intermediate_data[4] = {0};
 802eeae:	f107 0308 	add.w	r3, r7, #8
 802eeb2:	2200      	movs	r2, #0
 802eeb4:	601a      	str	r2, [r3, #0]
 802eeb6:	605a      	str	r2, [r3, #4]
 802eeb8:	609a      	str	r2, [r3, #8]
 802eeba:	60da      	str	r2, [r3, #12]
  uint32_t index;

  /* Compute the number of padding bytes in last block of payload */
  npblb = ((((uint32_t)(hcryp->Size) / 16U) + 1U) * 16U) - (uint32_t)(hcryp->Size);
 802eebc:	687b      	ldr	r3, [r7, #4]
 802eebe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802eec0:	091b      	lsrs	r3, r3, #4
 802eec2:	b29b      	uxth	r3, r3
 802eec4:	3301      	adds	r3, #1
 802eec6:	011b      	lsls	r3, r3, #4
 802eec8:	687a      	ldr	r2, [r7, #4]
 802eeca:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 802eecc:	1a9b      	subs	r3, r3, r2
 802eece:	657b      	str	r3, [r7, #84]	; 0x54

  /* Number of valid words (lastwordsize) in last block */
  if ((npblb % 4U) == 0U)
 802eed0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802eed2:	f003 0303 	and.w	r3, r3, #3
 802eed6:	2b00      	cmp	r3, #0
 802eed8:	d105      	bne.n	802eee6 <CRYP_Workaround+0x42>
  {
    lastwordsize = (16U - npblb) / 4U;
 802eeda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802eedc:	f1c3 0310 	rsb	r3, r3, #16
 802eee0:	089b      	lsrs	r3, r3, #2
 802eee2:	65fb      	str	r3, [r7, #92]	; 0x5c
 802eee4:	e005      	b.n	802eef2 <CRYP_Workaround+0x4e>
  }
  else
  {
    lastwordsize = ((16U - npblb) / 4U) + 1U;
 802eee6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802eee8:	f1c3 0310 	rsb	r3, r3, #16
 802eeec:	089b      	lsrs	r3, r3, #2
 802eeee:	3301      	adds	r3, #1
 802eef0:	65fb      	str	r3, [r7, #92]	; 0x5c
#else /* AES */

  /*Workaround 2: case GCM encryption, during payload phase and before inserting
  the last block of paylaod, which size is inferior to  128 bits  */

  if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
 802eef2:	687b      	ldr	r3, [r7, #4]
 802eef4:	681b      	ldr	r3, [r3, #0]
 802eef6:	681b      	ldr	r3, [r3, #0]
 802eef8:	f003 0318 	and.w	r3, r3, #24
 802eefc:	2b00      	cmp	r3, #0
 802eefe:	d10b      	bne.n	802ef18 <CRYP_Workaround+0x74>
  {
    /* configured  CHMOD CTR   */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_CHMOD, CRYP_AES_CTR);
 802ef00:	687b      	ldr	r3, [r7, #4]
 802ef02:	681b      	ldr	r3, [r3, #0]
 802ef04:	681b      	ldr	r3, [r3, #0]
 802ef06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 802ef0a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 802ef0e:	687a      	ldr	r2, [r7, #4]
 802ef10:	6812      	ldr	r2, [r2, #0]
 802ef12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802ef16:	6013      	str	r3, [r2, #0]
  }
  /*  last block optionally pad the data with zeros*/
  for (index = 0U; index < lastwordsize; index ++)
 802ef18:	2300      	movs	r3, #0
 802ef1a:	65bb      	str	r3, [r7, #88]	; 0x58
 802ef1c:	e014      	b.n	802ef48 <CRYP_Workaround+0xa4>
  {
    /* Write the last Input block in the IN FIFO */
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802ef1e:	687b      	ldr	r3, [r7, #4]
 802ef20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802ef22:	687b      	ldr	r3, [r7, #4]
 802ef24:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802ef26:	b29b      	uxth	r3, r3
 802ef28:	009b      	lsls	r3, r3, #2
 802ef2a:	441a      	add	r2, r3
 802ef2c:	687b      	ldr	r3, [r7, #4]
 802ef2e:	681b      	ldr	r3, [r3, #0]
 802ef30:	6812      	ldr	r2, [r2, #0]
 802ef32:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 802ef34:	687b      	ldr	r3, [r7, #4]
 802ef36:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802ef38:	b29b      	uxth	r3, r3
 802ef3a:	3301      	adds	r3, #1
 802ef3c:	b29a      	uxth	r2, r3
 802ef3e:	687b      	ldr	r3, [r7, #4]
 802ef40:	875a      	strh	r2, [r3, #58]	; 0x3a
  for (index = 0U; index < lastwordsize; index ++)
 802ef42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802ef44:	3301      	adds	r3, #1
 802ef46:	65bb      	str	r3, [r7, #88]	; 0x58
 802ef48:	6dba      	ldr	r2, [r7, #88]	; 0x58
 802ef4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802ef4c:	429a      	cmp	r2, r3
 802ef4e:	d3e6      	bcc.n	802ef1e <CRYP_Workaround+0x7a>
  }
  while (index < 4U)
 802ef50:	e006      	b.n	802ef60 <CRYP_Workaround+0xbc>
  {
    /* pad the data with zeros to have a complete block */
    hcryp->Instance->DINR  = 0U;
 802ef52:	687b      	ldr	r3, [r7, #4]
 802ef54:	681b      	ldr	r3, [r3, #0]
 802ef56:	2200      	movs	r2, #0
 802ef58:	609a      	str	r2, [r3, #8]
    index++;
 802ef5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802ef5c:	3301      	adds	r3, #1
 802ef5e:	65bb      	str	r3, [r7, #88]	; 0x58
  while (index < 4U)
 802ef60:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802ef62:	2b03      	cmp	r3, #3
 802ef64:	d9f5      	bls.n	802ef52 <CRYP_Workaround+0xae>
  }
  /* Wait for CCF flag to be raised */
  if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802ef66:	6839      	ldr	r1, [r7, #0]
 802ef68:	6878      	ldr	r0, [r7, #4]
 802ef6a:	f000 fa37 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802ef6e:	4603      	mov	r3, r0
 802ef70:	2b00      	cmp	r3, #0
 802ef72:	d00a      	beq.n	802ef8a <CRYP_Workaround+0xe6>
  {
    hcryp->State = HAL_CRYP_STATE_READY;
 802ef74:	687b      	ldr	r3, [r7, #4]
 802ef76:	2201      	movs	r2, #1
 802ef78:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    __HAL_UNLOCK(hcryp);
 802ef7c:	687b      	ldr	r3, [r7, #4]
 802ef7e:	2200      	movs	r2, #0
 802ef80:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 802ef84:	6878      	ldr	r0, [r7, #4]
 802ef86:	f7fe ffc1 	bl	802df0c <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /* Clear CCF Flag */
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ef8a:	687b      	ldr	r3, [r7, #4]
 802ef8c:	681b      	ldr	r3, [r3, #0]
 802ef8e:	681a      	ldr	r2, [r3, #0]
 802ef90:	687b      	ldr	r3, [r7, #4]
 802ef92:	681b      	ldr	r3, [r3, #0]
 802ef94:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ef98:	601a      	str	r2, [r3, #0]

  for (index = 0U; index < 4U; index++)
 802ef9a:	2300      	movs	r3, #0
 802ef9c:	65bb      	str	r3, [r7, #88]	; 0x58
 802ef9e:	e022      	b.n	802efe6 <CRYP_Workaround+0x142>
  {
    /* Read the Output block from the Output FIFO */
    intermediate_data[index] = hcryp->Instance->DOUTR;
 802efa0:	687b      	ldr	r3, [r7, #4]
 802efa2:	681b      	ldr	r3, [r3, #0]
 802efa4:	68da      	ldr	r2, [r3, #12]
 802efa6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802efa8:	009b      	lsls	r3, r3, #2
 802efaa:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802efae:	440b      	add	r3, r1
 802efb0:	f843 2c58 	str.w	r2, [r3, #-88]

    /*intermediate data buffer to be used in  the workaround*/
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = intermediate_data[index];
 802efb4:	687b      	ldr	r3, [r7, #4]
 802efb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802efb8:	687b      	ldr	r3, [r7, #4]
 802efba:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802efbc:	b29b      	uxth	r3, r3
 802efbe:	009b      	lsls	r3, r3, #2
 802efc0:	441a      	add	r2, r3
 802efc2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802efc4:	009b      	lsls	r3, r3, #2
 802efc6:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802efca:	440b      	add	r3, r1
 802efcc:	f853 3c58 	ldr.w	r3, [r3, #-88]
 802efd0:	6013      	str	r3, [r2, #0]
    hcryp->CrypOutCount++;
 802efd2:	687b      	ldr	r3, [r7, #4]
 802efd4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802efd6:	b29b      	uxth	r3, r3
 802efd8:	3301      	adds	r3, #1
 802efda:	b29a      	uxth	r2, r3
 802efdc:	687b      	ldr	r3, [r7, #4]
 802efde:	879a      	strh	r2, [r3, #60]	; 0x3c
  for (index = 0U; index < 4U; index++)
 802efe0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802efe2:	3301      	adds	r3, #1
 802efe4:	65bb      	str	r3, [r7, #88]	; 0x58
 802efe6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802efe8:	2b03      	cmp	r3, #3
 802efea:	d9d9      	bls.n	802efa0 <CRYP_Workaround+0xfc>
  }

  if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
 802efec:	687b      	ldr	r3, [r7, #4]
 802efee:	681b      	ldr	r3, [r3, #0]
 802eff0:	681b      	ldr	r3, [r3, #0]
 802eff2:	f003 0318 	and.w	r3, r3, #24
 802eff6:	2b00      	cmp	r3, #0
 802eff8:	f040 81ea 	bne.w	802f3d0 <CRYP_Workaround+0x52c>
  {
    /* configured  CHMOD GCM   */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_CHMOD, CRYP_AES_GCM_GMAC);
 802effc:	687b      	ldr	r3, [r7, #4]
 802effe:	681b      	ldr	r3, [r3, #0]
 802f000:	681b      	ldr	r3, [r3, #0]
 802f002:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 802f006:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 802f00a:	687a      	ldr	r2, [r7, #4]
 802f00c:	6812      	ldr	r2, [r2, #0]
 802f00e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 802f012:	6013      	str	r3, [r2, #0]

    /* Select final phase */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_FINAL);
 802f014:	687b      	ldr	r3, [r7, #4]
 802f016:	681b      	ldr	r3, [r3, #0]
 802f018:	681a      	ldr	r2, [r3, #0]
 802f01a:	687b      	ldr	r3, [r7, #4]
 802f01c:	681b      	ldr	r3, [r3, #0]
 802f01e:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 802f022:	601a      	str	r2, [r3, #0]

    if ((hcryp->Instance->CR & AES_CR_DATATYPE) == CRYP_DATATYPE_32B)
 802f024:	687b      	ldr	r3, [r7, #4]
 802f026:	681b      	ldr	r3, [r3, #0]
 802f028:	681b      	ldr	r3, [r3, #0]
 802f02a:	f003 0306 	and.w	r3, r3, #6
 802f02e:	2b00      	cmp	r3, #0
 802f030:	d146      	bne.n	802f0c0 <CRYP_Workaround+0x21c>
    {
      if ((npblb % 4U) == 1U)
 802f032:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f034:	f003 0303 	and.w	r3, r3, #3
 802f038:	2b01      	cmp	r3, #1
 802f03a:	d111      	bne.n	802f060 <CRYP_Workaround+0x1bc>
      {
        intermediate_data[lastwordsize - 1U] &= 0xFFFFFF00U;
 802f03c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f03e:	3b01      	subs	r3, #1
 802f040:	009b      	lsls	r3, r3, #2
 802f042:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f046:	4413      	add	r3, r2
 802f048:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f04c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f04e:	3b01      	subs	r3, #1
 802f050:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 802f054:	009b      	lsls	r3, r3, #2
 802f056:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f05a:	440b      	add	r3, r1
 802f05c:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 2U)
 802f060:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f062:	f003 0303 	and.w	r3, r3, #3
 802f066:	2b02      	cmp	r3, #2
 802f068:	d111      	bne.n	802f08e <CRYP_Workaround+0x1ea>
      {
        intermediate_data[lastwordsize - 1U] &= 0xFFFF0000U;
 802f06a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f06c:	3b01      	subs	r3, #1
 802f06e:	009b      	lsls	r3, r3, #2
 802f070:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f074:	4413      	add	r3, r2
 802f076:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f07a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f07c:	3b01      	subs	r3, #1
 802f07e:	0c12      	lsrs	r2, r2, #16
 802f080:	0412      	lsls	r2, r2, #16
 802f082:	009b      	lsls	r3, r3, #2
 802f084:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f088:	440b      	add	r3, r1
 802f08a:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 3U)
 802f08e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f090:	f003 0303 	and.w	r3, r3, #3
 802f094:	2b03      	cmp	r3, #3
 802f096:	f040 8141 	bne.w	802f31c <CRYP_Workaround+0x478>
      {
        intermediate_data[lastwordsize - 1U] &= 0xFF000000U;
 802f09a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f09c:	3b01      	subs	r3, #1
 802f09e:	009b      	lsls	r3, r3, #2
 802f0a0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f0a4:	4413      	add	r3, r2
 802f0a6:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f0aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f0ac:	3b01      	subs	r3, #1
 802f0ae:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 802f0b2:	009b      	lsls	r3, r3, #2
 802f0b4:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f0b8:	440b      	add	r3, r1
 802f0ba:	f843 2c58 	str.w	r2, [r3, #-88]
 802f0be:	e12d      	b.n	802f31c <CRYP_Workaround+0x478>
      }
    }
    else if ((hcryp->Instance->CR & AES_CR_DATATYPE) == CRYP_DATATYPE_8B)
 802f0c0:	687b      	ldr	r3, [r7, #4]
 802f0c2:	681b      	ldr	r3, [r3, #0]
 802f0c4:	681b      	ldr	r3, [r3, #0]
 802f0c6:	f003 0306 	and.w	r3, r3, #6
 802f0ca:	2b04      	cmp	r3, #4
 802f0cc:	d151      	bne.n	802f172 <CRYP_Workaround+0x2ce>
    {
      if ((npblb % 4U) == 1U)
 802f0ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f0d0:	f003 0303 	and.w	r3, r3, #3
 802f0d4:	2b01      	cmp	r3, #1
 802f0d6:	d115      	bne.n	802f104 <CRYP_Workaround+0x260>
 802f0d8:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 802f0dc:	653b      	str	r3, [r7, #80]	; 0x50
  \return               Reversed value
 */
__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
  return __builtin_bswap32(value);
 802f0de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802f0e0:	ba19      	rev	r1, r3
      {
        intermediate_data[lastwordsize - 1U] &= __REV(0xFFFFFF00U);
 802f0e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f0e4:	3b01      	subs	r3, #1
 802f0e6:	009b      	lsls	r3, r3, #2
 802f0e8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f0ec:	4413      	add	r3, r2
 802f0ee:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f0f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f0f4:	3b01      	subs	r3, #1
 802f0f6:	400a      	ands	r2, r1
 802f0f8:	009b      	lsls	r3, r3, #2
 802f0fa:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f0fe:	440b      	add	r3, r1
 802f100:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 2U)
 802f104:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f106:	f003 0303 	and.w	r3, r3, #3
 802f10a:	2b02      	cmp	r3, #2
 802f10c:	d114      	bne.n	802f138 <CRYP_Workaround+0x294>
 802f10e:	4bb2      	ldr	r3, [pc, #712]	; (802f3d8 <CRYP_Workaround+0x534>)
 802f110:	64fb      	str	r3, [r7, #76]	; 0x4c
 802f112:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802f114:	ba19      	rev	r1, r3
      {
        intermediate_data[lastwordsize - 1U] &= __REV(0xFFFF0000U);
 802f116:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f118:	3b01      	subs	r3, #1
 802f11a:	009b      	lsls	r3, r3, #2
 802f11c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f120:	4413      	add	r3, r2
 802f122:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f126:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f128:	3b01      	subs	r3, #1
 802f12a:	400a      	ands	r2, r1
 802f12c:	009b      	lsls	r3, r3, #2
 802f12e:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f132:	440b      	add	r3, r1
 802f134:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 3U)
 802f138:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f13a:	f003 0303 	and.w	r3, r3, #3
 802f13e:	2b03      	cmp	r3, #3
 802f140:	f040 80ec 	bne.w	802f31c <CRYP_Workaround+0x478>
 802f144:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 802f148:	64bb      	str	r3, [r7, #72]	; 0x48
 802f14a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802f14c:	ba19      	rev	r1, r3
      {
        intermediate_data[lastwordsize - 1U] &= __REV(0xFF000000U);
 802f14e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f150:	3b01      	subs	r3, #1
 802f152:	009b      	lsls	r3, r3, #2
 802f154:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f158:	4413      	add	r3, r2
 802f15a:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f15e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f160:	3b01      	subs	r3, #1
 802f162:	400a      	ands	r2, r1
 802f164:	009b      	lsls	r3, r3, #2
 802f166:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f16a:	440b      	add	r3, r1
 802f16c:	f843 2c58 	str.w	r2, [r3, #-88]
 802f170:	e0d4      	b.n	802f31c <CRYP_Workaround+0x478>
      }
    }
    else if ((hcryp->Instance->CR & AES_CR_DATATYPE) == CRYP_DATATYPE_16B)
 802f172:	687b      	ldr	r3, [r7, #4]
 802f174:	681b      	ldr	r3, [r3, #0]
 802f176:	681b      	ldr	r3, [r3, #0]
 802f178:	f003 0306 	and.w	r3, r3, #6
 802f17c:	2b02      	cmp	r3, #2
 802f17e:	d174      	bne.n	802f26a <CRYP_Workaround+0x3c6>
    {
      if ((npblb % 4U) == 1U)
 802f180:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f182:	f003 0303 	and.w	r3, r3, #3
 802f186:	2b01      	cmp	r3, #1
 802f188:	d121      	bne.n	802f1ce <CRYP_Workaround+0x32a>
 802f18a:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 802f18e:	647b      	str	r3, [r7, #68]	; 0x44
 802f190:	2310      	movs	r3, #16
 802f192:	643b      	str	r3, [r7, #64]	; 0x40
  \param [in]    op2  Number of Bits to rotate
  \return               Rotated value
 */
__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
{
  op2 %= 32U;
 802f194:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802f196:	f003 031f 	and.w	r3, r3, #31
 802f19a:	643b      	str	r3, [r7, #64]	; 0x40
  if (op2 == 0U)
 802f19c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802f19e:	2b00      	cmp	r3, #0
 802f1a0:	d101      	bne.n	802f1a6 <CRYP_Workaround+0x302>
  {
    return op1;
 802f1a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802f1a4:	e002      	b.n	802f1ac <CRYP_Workaround+0x308>
  }
  return (op1 >> op2) | (op1 << (32U - op2));
 802f1a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802f1a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802f1aa:	41da      	rors	r2, r3
      {
        intermediate_data[lastwordsize - 1U] &= __ROR((0xFFFFFF00U), 16);
 802f1ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f1ae:	3b01      	subs	r3, #1
 802f1b0:	009b      	lsls	r3, r3, #2
 802f1b2:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f1b6:	440b      	add	r3, r1
 802f1b8:	f853 1c58 	ldr.w	r1, [r3, #-88]
 802f1bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f1be:	3b01      	subs	r3, #1
 802f1c0:	400a      	ands	r2, r1
 802f1c2:	009b      	lsls	r3, r3, #2
 802f1c4:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f1c8:	440b      	add	r3, r1
 802f1ca:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 2U)
 802f1ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f1d0:	f003 0303 	and.w	r3, r3, #3
 802f1d4:	2b02      	cmp	r3, #2
 802f1d6:	d120      	bne.n	802f21a <CRYP_Workaround+0x376>
 802f1d8:	4b7f      	ldr	r3, [pc, #508]	; (802f3d8 <CRYP_Workaround+0x534>)
 802f1da:	63fb      	str	r3, [r7, #60]	; 0x3c
 802f1dc:	2310      	movs	r3, #16
 802f1de:	63bb      	str	r3, [r7, #56]	; 0x38
  op2 %= 32U;
 802f1e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802f1e2:	f003 031f 	and.w	r3, r3, #31
 802f1e6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (op2 == 0U)
 802f1e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802f1ea:	2b00      	cmp	r3, #0
 802f1ec:	d101      	bne.n	802f1f2 <CRYP_Workaround+0x34e>
    return op1;
 802f1ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802f1f0:	e002      	b.n	802f1f8 <CRYP_Workaround+0x354>
  return (op1 >> op2) | (op1 << (32U - op2));
 802f1f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802f1f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802f1f6:	41da      	rors	r2, r3
      {
        intermediate_data[lastwordsize - 1U] &= __ROR((0xFFFF0000U), 16);
 802f1f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f1fa:	3b01      	subs	r3, #1
 802f1fc:	009b      	lsls	r3, r3, #2
 802f1fe:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f202:	440b      	add	r3, r1
 802f204:	f853 1c58 	ldr.w	r1, [r3, #-88]
 802f208:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f20a:	3b01      	subs	r3, #1
 802f20c:	400a      	ands	r2, r1
 802f20e:	009b      	lsls	r3, r3, #2
 802f210:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f214:	440b      	add	r3, r1
 802f216:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 3U)
 802f21a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f21c:	f003 0303 	and.w	r3, r3, #3
 802f220:	2b03      	cmp	r3, #3
 802f222:	d17b      	bne.n	802f31c <CRYP_Workaround+0x478>
 802f224:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 802f228:	637b      	str	r3, [r7, #52]	; 0x34
 802f22a:	2310      	movs	r3, #16
 802f22c:	633b      	str	r3, [r7, #48]	; 0x30
  op2 %= 32U;
 802f22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802f230:	f003 031f 	and.w	r3, r3, #31
 802f234:	633b      	str	r3, [r7, #48]	; 0x30
  if (op2 == 0U)
 802f236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802f238:	2b00      	cmp	r3, #0
 802f23a:	d101      	bne.n	802f240 <CRYP_Workaround+0x39c>
    return op1;
 802f23c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 802f23e:	e002      	b.n	802f246 <CRYP_Workaround+0x3a2>
  return (op1 >> op2) | (op1 << (32U - op2));
 802f240:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 802f242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802f244:	41da      	rors	r2, r3
      {
        intermediate_data[lastwordsize - 1U] &= __ROR((0xFF000000U), 16);
 802f246:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f248:	3b01      	subs	r3, #1
 802f24a:	009b      	lsls	r3, r3, #2
 802f24c:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f250:	440b      	add	r3, r1
 802f252:	f853 1c58 	ldr.w	r1, [r3, #-88]
 802f256:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f258:	3b01      	subs	r3, #1
 802f25a:	400a      	ands	r2, r1
 802f25c:	009b      	lsls	r3, r3, #2
 802f25e:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f262:	440b      	add	r3, r1
 802f264:	f843 2c58 	str.w	r2, [r3, #-88]
 802f268:	e058      	b.n	802f31c <CRYP_Workaround+0x478>
      }
    }
    else /*CRYP_DATATYPE_1B*/
    {
      if ((npblb % 4U) == 1U)
 802f26a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f26c:	f003 0303 	and.w	r3, r3, #3
 802f270:	2b01      	cmp	r3, #1
 802f272:	d118      	bne.n	802f2a6 <CRYP_Workaround+0x402>
 802f274:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 802f278:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802f27a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802f27c:	fa93 f3a3 	rbit	r3, r3
 802f280:	62bb      	str	r3, [r7, #40]	; 0x28
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 802f282:	6ab9      	ldr	r1, [r7, #40]	; 0x28
      {
        intermediate_data[lastwordsize - 1U] &= __RBIT(0xFFFFFF00U);
 802f284:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f286:	3b01      	subs	r3, #1
 802f288:	009b      	lsls	r3, r3, #2
 802f28a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f28e:	4413      	add	r3, r2
 802f290:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f294:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f296:	3b01      	subs	r3, #1
 802f298:	400a      	ands	r2, r1
 802f29a:	009b      	lsls	r3, r3, #2
 802f29c:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f2a0:	440b      	add	r3, r1
 802f2a2:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 2U)
 802f2a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f2a8:	f003 0303 	and.w	r3, r3, #3
 802f2ac:	2b02      	cmp	r3, #2
 802f2ae:	d117      	bne.n	802f2e0 <CRYP_Workaround+0x43c>
 802f2b0:	4b49      	ldr	r3, [pc, #292]	; (802f3d8 <CRYP_Workaround+0x534>)
 802f2b2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802f2b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802f2b6:	fa93 f3a3 	rbit	r3, r3
 802f2ba:	623b      	str	r3, [r7, #32]
  return result;
 802f2bc:	6a39      	ldr	r1, [r7, #32]
      {
        intermediate_data[lastwordsize - 1U] &= __RBIT(0xFFFF0000U);
 802f2be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f2c0:	3b01      	subs	r3, #1
 802f2c2:	009b      	lsls	r3, r3, #2
 802f2c4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f2c8:	4413      	add	r3, r2
 802f2ca:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f2ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f2d0:	3b01      	subs	r3, #1
 802f2d2:	400a      	ands	r2, r1
 802f2d4:	009b      	lsls	r3, r3, #2
 802f2d6:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f2da:	440b      	add	r3, r1
 802f2dc:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 3U)
 802f2e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f2e2:	f003 0303 	and.w	r3, r3, #3
 802f2e6:	2b03      	cmp	r3, #3
 802f2e8:	d118      	bne.n	802f31c <CRYP_Workaround+0x478>
 802f2ea:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 802f2ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802f2f0:	69fb      	ldr	r3, [r7, #28]
 802f2f2:	fa93 f3a3 	rbit	r3, r3
 802f2f6:	61bb      	str	r3, [r7, #24]
  return result;
 802f2f8:	69b9      	ldr	r1, [r7, #24]
      {
        intermediate_data[lastwordsize - 1U] &= __RBIT(0xFF000000U);
 802f2fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f2fc:	3b01      	subs	r3, #1
 802f2fe:	009b      	lsls	r3, r3, #2
 802f300:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f304:	4413      	add	r3, r2
 802f306:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f30a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f30c:	3b01      	subs	r3, #1
 802f30e:	400a      	ands	r2, r1
 802f310:	009b      	lsls	r3, r3, #2
 802f312:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f316:	440b      	add	r3, r1
 802f318:	f843 2c58 	str.w	r2, [r3, #-88]
      }
    }

    /*Write the intermediate_data in the IN FIFO */
    for (index = 0U; index < lastwordsize; index ++)
 802f31c:	2300      	movs	r3, #0
 802f31e:	65bb      	str	r3, [r7, #88]	; 0x58
 802f320:	e00c      	b.n	802f33c <CRYP_Workaround+0x498>
    {
      hcryp->Instance->DINR  = intermediate_data[index];
 802f322:	687b      	ldr	r3, [r7, #4]
 802f324:	681a      	ldr	r2, [r3, #0]
 802f326:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f328:	009b      	lsls	r3, r3, #2
 802f32a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f32e:	440b      	add	r3, r1
 802f330:	f853 3c58 	ldr.w	r3, [r3, #-88]
 802f334:	6093      	str	r3, [r2, #8]
    for (index = 0U; index < lastwordsize; index ++)
 802f336:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f338:	3301      	adds	r3, #1
 802f33a:	65bb      	str	r3, [r7, #88]	; 0x58
 802f33c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 802f33e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f340:	429a      	cmp	r2, r3
 802f342:	d3ee      	bcc.n	802f322 <CRYP_Workaround+0x47e>
    }
    while (index < 4U)
 802f344:	e006      	b.n	802f354 <CRYP_Workaround+0x4b0>
    {
      /* pad the data with zeros to have a complete block */
      hcryp->Instance->DINR = 0U;
 802f346:	687b      	ldr	r3, [r7, #4]
 802f348:	681b      	ldr	r3, [r3, #0]
 802f34a:	2200      	movs	r2, #0
 802f34c:	609a      	str	r2, [r3, #8]
      index++;
 802f34e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f350:	3301      	adds	r3, #1
 802f352:	65bb      	str	r3, [r7, #88]	; 0x58
    while (index < 4U)
 802f354:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f356:	2b03      	cmp	r3, #3
 802f358:	d9f5      	bls.n	802f346 <CRYP_Workaround+0x4a2>
    }
    /* Wait for CCF flag to be raised */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802f35a:	6839      	ldr	r1, [r7, #0]
 802f35c:	6878      	ldr	r0, [r7, #4]
 802f35e:	f000 f83d 	bl	802f3dc <CRYP_WaitOnCCFlag>
 802f362:	4603      	mov	r3, r0
 802f364:	2b00      	cmp	r3, #0
 802f366:	d018      	beq.n	802f39a <CRYP_Workaround+0x4f6>
    {
      /* Disable the CRYP peripheral clock */
      __HAL_CRYP_DISABLE(hcryp);
 802f368:	687b      	ldr	r3, [r7, #4]
 802f36a:	681b      	ldr	r3, [r3, #0]
 802f36c:	681a      	ldr	r2, [r3, #0]
 802f36e:	687b      	ldr	r3, [r7, #4]
 802f370:	681b      	ldr	r3, [r3, #0]
 802f372:	f022 0201 	bic.w	r2, r2, #1
 802f376:	601a      	str	r2, [r3, #0]

      /* Change state */
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802f378:	687b      	ldr	r3, [r7, #4]
 802f37a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802f37c:	f043 0210 	orr.w	r2, r3, #16
 802f380:	687b      	ldr	r3, [r7, #4]
 802f382:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 802f384:	687b      	ldr	r3, [r7, #4]
 802f386:	2201      	movs	r2, #1
 802f388:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process Unlocked */
      __HAL_UNLOCK(hcryp);
 802f38c:	687b      	ldr	r3, [r7, #4]
 802f38e:	2200      	movs	r2, #0
 802f390:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 802f394:	6878      	ldr	r0, [r7, #4]
 802f396:	f7fe fdb9 	bl	802df0c <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }
    /* Clear CCF Flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802f39a:	687b      	ldr	r3, [r7, #4]
 802f39c:	681b      	ldr	r3, [r3, #0]
 802f39e:	681a      	ldr	r2, [r3, #0]
 802f3a0:	687b      	ldr	r3, [r7, #4]
 802f3a2:	681b      	ldr	r3, [r3, #0]
 802f3a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802f3a8:	601a      	str	r2, [r3, #0]

    for (index = 0U; index < 4U; index++)
 802f3aa:	2300      	movs	r3, #0
 802f3ac:	65bb      	str	r3, [r7, #88]	; 0x58
 802f3ae:	e00c      	b.n	802f3ca <CRYP_Workaround+0x526>
    {
      intermediate_data[index] = hcryp->Instance->DOUTR;
 802f3b0:	687b      	ldr	r3, [r7, #4]
 802f3b2:	681b      	ldr	r3, [r3, #0]
 802f3b4:	68da      	ldr	r2, [r3, #12]
 802f3b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f3b8:	009b      	lsls	r3, r3, #2
 802f3ba:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f3be:	440b      	add	r3, r1
 802f3c0:	f843 2c58 	str.w	r2, [r3, #-88]
    for (index = 0U; index < 4U; index++)
 802f3c4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f3c6:	3301      	adds	r3, #1
 802f3c8:	65bb      	str	r3, [r7, #88]	; 0x58
 802f3ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f3cc:	2b03      	cmp	r3, #3
 802f3ce:	d9ef      	bls.n	802f3b0 <CRYP_Workaround+0x50c>
    }
  }/*End of Workaround 2*/
#endif /* End AES or CRYP */
}
 802f3d0:	bf00      	nop
 802f3d2:	3760      	adds	r7, #96	; 0x60
 802f3d4:	46bd      	mov	sp, r7
 802f3d6:	bd80      	pop	{r7, pc}
 802f3d8:	ffff0000 	.word	0xffff0000

0802f3dc <CRYP_WaitOnCCFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802f3dc:	b580      	push	{r7, lr}
 802f3de:	b084      	sub	sp, #16
 802f3e0:	af00      	add	r7, sp, #0
 802f3e2:	6078      	str	r0, [r7, #4]
 802f3e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 802f3e6:	f7fc ff67 	bl	802c2b8 <HAL_GetTick>
 802f3ea:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 802f3ec:	e010      	b.n	802f410 <CRYP_WaitOnCCFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802f3ee:	683b      	ldr	r3, [r7, #0]
 802f3f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 802f3f4:	d00c      	beq.n	802f410 <CRYP_WaitOnCCFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 802f3f6:	f7fc ff5f 	bl	802c2b8 <HAL_GetTick>
 802f3fa:	4602      	mov	r2, r0
 802f3fc:	68fb      	ldr	r3, [r7, #12]
 802f3fe:	1ad3      	subs	r3, r2, r3
 802f400:	683a      	ldr	r2, [r7, #0]
 802f402:	429a      	cmp	r2, r3
 802f404:	d302      	bcc.n	802f40c <CRYP_WaitOnCCFlag+0x30>
 802f406:	683b      	ldr	r3, [r7, #0]
 802f408:	2b00      	cmp	r3, #0
 802f40a:	d101      	bne.n	802f410 <CRYP_WaitOnCCFlag+0x34>
      {
        return HAL_ERROR;
 802f40c:	2301      	movs	r3, #1
 802f40e:	e007      	b.n	802f420 <CRYP_WaitOnCCFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 802f410:	687b      	ldr	r3, [r7, #4]
 802f412:	681b      	ldr	r3, [r3, #0]
 802f414:	685b      	ldr	r3, [r3, #4]
 802f416:	f003 0301 	and.w	r3, r3, #1
 802f41a:	2b00      	cmp	r3, #0
 802f41c:	d0e7      	beq.n	802f3ee <CRYP_WaitOnCCFlag+0x12>
      }
    }
  }
  return HAL_OK;
 802f41e:	2300      	movs	r3, #0
}
 802f420:	4618      	mov	r0, r3
 802f422:	3710      	adds	r7, #16
 802f424:	46bd      	mov	sp, r7
 802f426:	bd80      	pop	{r7, pc}

0802f428 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 802f428:	b580      	push	{r7, lr}
 802f42a:	b086      	sub	sp, #24
 802f42c:	af00      	add	r7, sp, #0
 802f42e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 802f430:	2300      	movs	r3, #0
 802f432:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 802f434:	f7fc ff40 	bl	802c2b8 <HAL_GetTick>
 802f438:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 802f43a:	687b      	ldr	r3, [r7, #4]
 802f43c:	2b00      	cmp	r3, #0
 802f43e:	d101      	bne.n	802f444 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 802f440:	2301      	movs	r3, #1
 802f442:	e099      	b.n	802f578 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 802f444:	687b      	ldr	r3, [r7, #4]
 802f446:	2200      	movs	r2, #0
 802f448:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 802f44c:	687b      	ldr	r3, [r7, #4]
 802f44e:	2202      	movs	r2, #2
 802f450:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 802f454:	687b      	ldr	r3, [r7, #4]
 802f456:	681b      	ldr	r3, [r3, #0]
 802f458:	681a      	ldr	r2, [r3, #0]
 802f45a:	687b      	ldr	r3, [r7, #4]
 802f45c:	681b      	ldr	r3, [r3, #0]
 802f45e:	f022 0201 	bic.w	r2, r2, #1
 802f462:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802f464:	e00f      	b.n	802f486 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 802f466:	f7fc ff27 	bl	802c2b8 <HAL_GetTick>
 802f46a:	4602      	mov	r2, r0
 802f46c:	693b      	ldr	r3, [r7, #16]
 802f46e:	1ad3      	subs	r3, r2, r3
 802f470:	2b05      	cmp	r3, #5
 802f472:	d908      	bls.n	802f486 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 802f474:	687b      	ldr	r3, [r7, #4]
 802f476:	2220      	movs	r2, #32
 802f478:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 802f47a:	687b      	ldr	r3, [r7, #4]
 802f47c:	2203      	movs	r2, #3
 802f47e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 802f482:	2303      	movs	r3, #3
 802f484:	e078      	b.n	802f578 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802f486:	687b      	ldr	r3, [r7, #4]
 802f488:	681b      	ldr	r3, [r3, #0]
 802f48a:	681b      	ldr	r3, [r3, #0]
 802f48c:	f003 0301 	and.w	r3, r3, #1
 802f490:	2b00      	cmp	r3, #0
 802f492:	d1e8      	bne.n	802f466 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 802f494:	687b      	ldr	r3, [r7, #4]
 802f496:	681b      	ldr	r3, [r3, #0]
 802f498:	681b      	ldr	r3, [r3, #0]
 802f49a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 802f49c:	697a      	ldr	r2, [r7, #20]
 802f49e:	4b38      	ldr	r3, [pc, #224]	; (802f580 <HAL_DMA_Init+0x158>)
 802f4a0:	4013      	ands	r3, r2
 802f4a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802f4a4:	687b      	ldr	r3, [r7, #4]
 802f4a6:	685a      	ldr	r2, [r3, #4]
 802f4a8:	687b      	ldr	r3, [r7, #4]
 802f4aa:	689b      	ldr	r3, [r3, #8]
 802f4ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802f4ae:	687b      	ldr	r3, [r7, #4]
 802f4b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802f4b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802f4b4:	687b      	ldr	r3, [r7, #4]
 802f4b6:	691b      	ldr	r3, [r3, #16]
 802f4b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802f4ba:	687b      	ldr	r3, [r7, #4]
 802f4bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802f4be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802f4c0:	687b      	ldr	r3, [r7, #4]
 802f4c2:	699b      	ldr	r3, [r3, #24]
 802f4c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 802f4c6:	687b      	ldr	r3, [r7, #4]
 802f4c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802f4ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 802f4cc:	687b      	ldr	r3, [r7, #4]
 802f4ce:	6a1b      	ldr	r3, [r3, #32]
 802f4d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802f4d2:	697a      	ldr	r2, [r7, #20]
 802f4d4:	4313      	orrs	r3, r2
 802f4d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 802f4d8:	687b      	ldr	r3, [r7, #4]
 802f4da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802f4dc:	2b04      	cmp	r3, #4
 802f4de:	d107      	bne.n	802f4f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 802f4e0:	687b      	ldr	r3, [r7, #4]
 802f4e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802f4e4:	687b      	ldr	r3, [r7, #4]
 802f4e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802f4e8:	4313      	orrs	r3, r2
 802f4ea:	697a      	ldr	r2, [r7, #20]
 802f4ec:	4313      	orrs	r3, r2
 802f4ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 802f4f0:	687b      	ldr	r3, [r7, #4]
 802f4f2:	681b      	ldr	r3, [r3, #0]
 802f4f4:	697a      	ldr	r2, [r7, #20]
 802f4f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 802f4f8:	687b      	ldr	r3, [r7, #4]
 802f4fa:	681b      	ldr	r3, [r3, #0]
 802f4fc:	695b      	ldr	r3, [r3, #20]
 802f4fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 802f500:	697b      	ldr	r3, [r7, #20]
 802f502:	f023 0307 	bic.w	r3, r3, #7
 802f506:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 802f508:	687b      	ldr	r3, [r7, #4]
 802f50a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802f50c:	697a      	ldr	r2, [r7, #20]
 802f50e:	4313      	orrs	r3, r2
 802f510:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 802f512:	687b      	ldr	r3, [r7, #4]
 802f514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802f516:	2b04      	cmp	r3, #4
 802f518:	d117      	bne.n	802f54a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 802f51a:	687b      	ldr	r3, [r7, #4]
 802f51c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802f51e:	697a      	ldr	r2, [r7, #20]
 802f520:	4313      	orrs	r3, r2
 802f522:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 802f524:	687b      	ldr	r3, [r7, #4]
 802f526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802f528:	2b00      	cmp	r3, #0
 802f52a:	d00e      	beq.n	802f54a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 802f52c:	6878      	ldr	r0, [r7, #4]
 802f52e:	f000 fa9f 	bl	802fa70 <DMA_CheckFifoParam>
 802f532:	4603      	mov	r3, r0
 802f534:	2b00      	cmp	r3, #0
 802f536:	d008      	beq.n	802f54a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 802f538:	687b      	ldr	r3, [r7, #4]
 802f53a:	2240      	movs	r2, #64	; 0x40
 802f53c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 802f53e:	687b      	ldr	r3, [r7, #4]
 802f540:	2201      	movs	r2, #1
 802f542:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 802f546:	2301      	movs	r3, #1
 802f548:	e016      	b.n	802f578 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 802f54a:	687b      	ldr	r3, [r7, #4]
 802f54c:	681b      	ldr	r3, [r3, #0]
 802f54e:	697a      	ldr	r2, [r7, #20]
 802f550:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 802f552:	6878      	ldr	r0, [r7, #4]
 802f554:	f000 fa56 	bl	802fa04 <DMA_CalcBaseAndBitshift>
 802f558:	4603      	mov	r3, r0
 802f55a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 802f55c:	687b      	ldr	r3, [r7, #4]
 802f55e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f560:	223f      	movs	r2, #63	; 0x3f
 802f562:	409a      	lsls	r2, r3
 802f564:	68fb      	ldr	r3, [r7, #12]
 802f566:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 802f568:	687b      	ldr	r3, [r7, #4]
 802f56a:	2200      	movs	r2, #0
 802f56c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 802f56e:	687b      	ldr	r3, [r7, #4]
 802f570:	2201      	movs	r2, #1
 802f572:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 802f576:	2300      	movs	r3, #0
}
 802f578:	4618      	mov	r0, r3
 802f57a:	3718      	adds	r7, #24
 802f57c:	46bd      	mov	sp, r7
 802f57e:	bd80      	pop	{r7, pc}
 802f580:	e010803f 	.word	0xe010803f

0802f584 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 802f584:	b580      	push	{r7, lr}
 802f586:	b086      	sub	sp, #24
 802f588:	af00      	add	r7, sp, #0
 802f58a:	60f8      	str	r0, [r7, #12]
 802f58c:	60b9      	str	r1, [r7, #8]
 802f58e:	607a      	str	r2, [r7, #4]
 802f590:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 802f592:	2300      	movs	r3, #0
 802f594:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 802f596:	68fb      	ldr	r3, [r7, #12]
 802f598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802f59a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 802f59c:	68fb      	ldr	r3, [r7, #12]
 802f59e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 802f5a2:	2b01      	cmp	r3, #1
 802f5a4:	d101      	bne.n	802f5aa <HAL_DMA_Start_IT+0x26>
 802f5a6:	2302      	movs	r3, #2
 802f5a8:	e040      	b.n	802f62c <HAL_DMA_Start_IT+0xa8>
 802f5aa:	68fb      	ldr	r3, [r7, #12]
 802f5ac:	2201      	movs	r2, #1
 802f5ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 802f5b2:	68fb      	ldr	r3, [r7, #12]
 802f5b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802f5b8:	b2db      	uxtb	r3, r3
 802f5ba:	2b01      	cmp	r3, #1
 802f5bc:	d12f      	bne.n	802f61e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 802f5be:	68fb      	ldr	r3, [r7, #12]
 802f5c0:	2202      	movs	r2, #2
 802f5c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 802f5c6:	68fb      	ldr	r3, [r7, #12]
 802f5c8:	2200      	movs	r2, #0
 802f5ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 802f5cc:	683b      	ldr	r3, [r7, #0]
 802f5ce:	687a      	ldr	r2, [r7, #4]
 802f5d0:	68b9      	ldr	r1, [r7, #8]
 802f5d2:	68f8      	ldr	r0, [r7, #12]
 802f5d4:	f000 f9e8 	bl	802f9a8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 802f5d8:	68fb      	ldr	r3, [r7, #12]
 802f5da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f5dc:	223f      	movs	r2, #63	; 0x3f
 802f5de:	409a      	lsls	r2, r3
 802f5e0:	693b      	ldr	r3, [r7, #16]
 802f5e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 802f5e4:	68fb      	ldr	r3, [r7, #12]
 802f5e6:	681b      	ldr	r3, [r3, #0]
 802f5e8:	681a      	ldr	r2, [r3, #0]
 802f5ea:	68fb      	ldr	r3, [r7, #12]
 802f5ec:	681b      	ldr	r3, [r3, #0]
 802f5ee:	f042 0216 	orr.w	r2, r2, #22
 802f5f2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 802f5f4:	68fb      	ldr	r3, [r7, #12]
 802f5f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f5f8:	2b00      	cmp	r3, #0
 802f5fa:	d007      	beq.n	802f60c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 802f5fc:	68fb      	ldr	r3, [r7, #12]
 802f5fe:	681b      	ldr	r3, [r3, #0]
 802f600:	681a      	ldr	r2, [r3, #0]
 802f602:	68fb      	ldr	r3, [r7, #12]
 802f604:	681b      	ldr	r3, [r3, #0]
 802f606:	f042 0208 	orr.w	r2, r2, #8
 802f60a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 802f60c:	68fb      	ldr	r3, [r7, #12]
 802f60e:	681b      	ldr	r3, [r3, #0]
 802f610:	681a      	ldr	r2, [r3, #0]
 802f612:	68fb      	ldr	r3, [r7, #12]
 802f614:	681b      	ldr	r3, [r3, #0]
 802f616:	f042 0201 	orr.w	r2, r2, #1
 802f61a:	601a      	str	r2, [r3, #0]
 802f61c:	e005      	b.n	802f62a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 802f61e:	68fb      	ldr	r3, [r7, #12]
 802f620:	2200      	movs	r2, #0
 802f622:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 802f626:	2302      	movs	r3, #2
 802f628:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 802f62a:	7dfb      	ldrb	r3, [r7, #23]
}
 802f62c:	4618      	mov	r0, r3
 802f62e:	3718      	adds	r7, #24
 802f630:	46bd      	mov	sp, r7
 802f632:	bd80      	pop	{r7, pc}

0802f634 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 802f634:	b480      	push	{r7}
 802f636:	b083      	sub	sp, #12
 802f638:	af00      	add	r7, sp, #0
 802f63a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 802f63c:	687b      	ldr	r3, [r7, #4]
 802f63e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802f642:	b2db      	uxtb	r3, r3
 802f644:	2b02      	cmp	r3, #2
 802f646:	d004      	beq.n	802f652 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 802f648:	687b      	ldr	r3, [r7, #4]
 802f64a:	2280      	movs	r2, #128	; 0x80
 802f64c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 802f64e:	2301      	movs	r3, #1
 802f650:	e00c      	b.n	802f66c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 802f652:	687b      	ldr	r3, [r7, #4]
 802f654:	2205      	movs	r2, #5
 802f656:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 802f65a:	687b      	ldr	r3, [r7, #4]
 802f65c:	681b      	ldr	r3, [r3, #0]
 802f65e:	681a      	ldr	r2, [r3, #0]
 802f660:	687b      	ldr	r3, [r7, #4]
 802f662:	681b      	ldr	r3, [r3, #0]
 802f664:	f022 0201 	bic.w	r2, r2, #1
 802f668:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 802f66a:	2300      	movs	r3, #0
}
 802f66c:	4618      	mov	r0, r3
 802f66e:	370c      	adds	r7, #12
 802f670:	46bd      	mov	sp, r7
 802f672:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f676:	4770      	bx	lr

0802f678 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 802f678:	b580      	push	{r7, lr}
 802f67a:	b086      	sub	sp, #24
 802f67c:	af00      	add	r7, sp, #0
 802f67e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 802f680:	2300      	movs	r3, #0
 802f682:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 802f684:	4b92      	ldr	r3, [pc, #584]	; (802f8d0 <HAL_DMA_IRQHandler+0x258>)
 802f686:	681b      	ldr	r3, [r3, #0]
 802f688:	4a92      	ldr	r2, [pc, #584]	; (802f8d4 <HAL_DMA_IRQHandler+0x25c>)
 802f68a:	fba2 2303 	umull	r2, r3, r2, r3
 802f68e:	0a9b      	lsrs	r3, r3, #10
 802f690:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 802f692:	687b      	ldr	r3, [r7, #4]
 802f694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802f696:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 802f698:	693b      	ldr	r3, [r7, #16]
 802f69a:	681b      	ldr	r3, [r3, #0]
 802f69c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 802f69e:	687b      	ldr	r3, [r7, #4]
 802f6a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f6a2:	2208      	movs	r2, #8
 802f6a4:	409a      	lsls	r2, r3
 802f6a6:	68fb      	ldr	r3, [r7, #12]
 802f6a8:	4013      	ands	r3, r2
 802f6aa:	2b00      	cmp	r3, #0
 802f6ac:	d01a      	beq.n	802f6e4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 802f6ae:	687b      	ldr	r3, [r7, #4]
 802f6b0:	681b      	ldr	r3, [r3, #0]
 802f6b2:	681b      	ldr	r3, [r3, #0]
 802f6b4:	f003 0304 	and.w	r3, r3, #4
 802f6b8:	2b00      	cmp	r3, #0
 802f6ba:	d013      	beq.n	802f6e4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 802f6bc:	687b      	ldr	r3, [r7, #4]
 802f6be:	681b      	ldr	r3, [r3, #0]
 802f6c0:	681a      	ldr	r2, [r3, #0]
 802f6c2:	687b      	ldr	r3, [r7, #4]
 802f6c4:	681b      	ldr	r3, [r3, #0]
 802f6c6:	f022 0204 	bic.w	r2, r2, #4
 802f6ca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 802f6cc:	687b      	ldr	r3, [r7, #4]
 802f6ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f6d0:	2208      	movs	r2, #8
 802f6d2:	409a      	lsls	r2, r3
 802f6d4:	693b      	ldr	r3, [r7, #16]
 802f6d6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 802f6d8:	687b      	ldr	r3, [r7, #4]
 802f6da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f6dc:	f043 0201 	orr.w	r2, r3, #1
 802f6e0:	687b      	ldr	r3, [r7, #4]
 802f6e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 802f6e4:	687b      	ldr	r3, [r7, #4]
 802f6e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f6e8:	2201      	movs	r2, #1
 802f6ea:	409a      	lsls	r2, r3
 802f6ec:	68fb      	ldr	r3, [r7, #12]
 802f6ee:	4013      	ands	r3, r2
 802f6f0:	2b00      	cmp	r3, #0
 802f6f2:	d012      	beq.n	802f71a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 802f6f4:	687b      	ldr	r3, [r7, #4]
 802f6f6:	681b      	ldr	r3, [r3, #0]
 802f6f8:	695b      	ldr	r3, [r3, #20]
 802f6fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802f6fe:	2b00      	cmp	r3, #0
 802f700:	d00b      	beq.n	802f71a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 802f702:	687b      	ldr	r3, [r7, #4]
 802f704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f706:	2201      	movs	r2, #1
 802f708:	409a      	lsls	r2, r3
 802f70a:	693b      	ldr	r3, [r7, #16]
 802f70c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 802f70e:	687b      	ldr	r3, [r7, #4]
 802f710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f712:	f043 0202 	orr.w	r2, r3, #2
 802f716:	687b      	ldr	r3, [r7, #4]
 802f718:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 802f71a:	687b      	ldr	r3, [r7, #4]
 802f71c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f71e:	2204      	movs	r2, #4
 802f720:	409a      	lsls	r2, r3
 802f722:	68fb      	ldr	r3, [r7, #12]
 802f724:	4013      	ands	r3, r2
 802f726:	2b00      	cmp	r3, #0
 802f728:	d012      	beq.n	802f750 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 802f72a:	687b      	ldr	r3, [r7, #4]
 802f72c:	681b      	ldr	r3, [r3, #0]
 802f72e:	681b      	ldr	r3, [r3, #0]
 802f730:	f003 0302 	and.w	r3, r3, #2
 802f734:	2b00      	cmp	r3, #0
 802f736:	d00b      	beq.n	802f750 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 802f738:	687b      	ldr	r3, [r7, #4]
 802f73a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f73c:	2204      	movs	r2, #4
 802f73e:	409a      	lsls	r2, r3
 802f740:	693b      	ldr	r3, [r7, #16]
 802f742:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 802f744:	687b      	ldr	r3, [r7, #4]
 802f746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f748:	f043 0204 	orr.w	r2, r3, #4
 802f74c:	687b      	ldr	r3, [r7, #4]
 802f74e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 802f750:	687b      	ldr	r3, [r7, #4]
 802f752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f754:	2210      	movs	r2, #16
 802f756:	409a      	lsls	r2, r3
 802f758:	68fb      	ldr	r3, [r7, #12]
 802f75a:	4013      	ands	r3, r2
 802f75c:	2b00      	cmp	r3, #0
 802f75e:	d043      	beq.n	802f7e8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 802f760:	687b      	ldr	r3, [r7, #4]
 802f762:	681b      	ldr	r3, [r3, #0]
 802f764:	681b      	ldr	r3, [r3, #0]
 802f766:	f003 0308 	and.w	r3, r3, #8
 802f76a:	2b00      	cmp	r3, #0
 802f76c:	d03c      	beq.n	802f7e8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 802f76e:	687b      	ldr	r3, [r7, #4]
 802f770:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f772:	2210      	movs	r2, #16
 802f774:	409a      	lsls	r2, r3
 802f776:	693b      	ldr	r3, [r7, #16]
 802f778:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 802f77a:	687b      	ldr	r3, [r7, #4]
 802f77c:	681b      	ldr	r3, [r3, #0]
 802f77e:	681b      	ldr	r3, [r3, #0]
 802f780:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802f784:	2b00      	cmp	r3, #0
 802f786:	d018      	beq.n	802f7ba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 802f788:	687b      	ldr	r3, [r7, #4]
 802f78a:	681b      	ldr	r3, [r3, #0]
 802f78c:	681b      	ldr	r3, [r3, #0]
 802f78e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802f792:	2b00      	cmp	r3, #0
 802f794:	d108      	bne.n	802f7a8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 802f796:	687b      	ldr	r3, [r7, #4]
 802f798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f79a:	2b00      	cmp	r3, #0
 802f79c:	d024      	beq.n	802f7e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 802f79e:	687b      	ldr	r3, [r7, #4]
 802f7a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f7a2:	6878      	ldr	r0, [r7, #4]
 802f7a4:	4798      	blx	r3
 802f7a6:	e01f      	b.n	802f7e8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 802f7a8:	687b      	ldr	r3, [r7, #4]
 802f7aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802f7ac:	2b00      	cmp	r3, #0
 802f7ae:	d01b      	beq.n	802f7e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 802f7b0:	687b      	ldr	r3, [r7, #4]
 802f7b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802f7b4:	6878      	ldr	r0, [r7, #4]
 802f7b6:	4798      	blx	r3
 802f7b8:	e016      	b.n	802f7e8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 802f7ba:	687b      	ldr	r3, [r7, #4]
 802f7bc:	681b      	ldr	r3, [r3, #0]
 802f7be:	681b      	ldr	r3, [r3, #0]
 802f7c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802f7c4:	2b00      	cmp	r3, #0
 802f7c6:	d107      	bne.n	802f7d8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 802f7c8:	687b      	ldr	r3, [r7, #4]
 802f7ca:	681b      	ldr	r3, [r3, #0]
 802f7cc:	681a      	ldr	r2, [r3, #0]
 802f7ce:	687b      	ldr	r3, [r7, #4]
 802f7d0:	681b      	ldr	r3, [r3, #0]
 802f7d2:	f022 0208 	bic.w	r2, r2, #8
 802f7d6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 802f7d8:	687b      	ldr	r3, [r7, #4]
 802f7da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f7dc:	2b00      	cmp	r3, #0
 802f7de:	d003      	beq.n	802f7e8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 802f7e0:	687b      	ldr	r3, [r7, #4]
 802f7e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f7e4:	6878      	ldr	r0, [r7, #4]
 802f7e6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 802f7e8:	687b      	ldr	r3, [r7, #4]
 802f7ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f7ec:	2220      	movs	r2, #32
 802f7ee:	409a      	lsls	r2, r3
 802f7f0:	68fb      	ldr	r3, [r7, #12]
 802f7f2:	4013      	ands	r3, r2
 802f7f4:	2b00      	cmp	r3, #0
 802f7f6:	f000 808e 	beq.w	802f916 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 802f7fa:	687b      	ldr	r3, [r7, #4]
 802f7fc:	681b      	ldr	r3, [r3, #0]
 802f7fe:	681b      	ldr	r3, [r3, #0]
 802f800:	f003 0310 	and.w	r3, r3, #16
 802f804:	2b00      	cmp	r3, #0
 802f806:	f000 8086 	beq.w	802f916 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 802f80a:	687b      	ldr	r3, [r7, #4]
 802f80c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f80e:	2220      	movs	r2, #32
 802f810:	409a      	lsls	r2, r3
 802f812:	693b      	ldr	r3, [r7, #16]
 802f814:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 802f816:	687b      	ldr	r3, [r7, #4]
 802f818:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802f81c:	b2db      	uxtb	r3, r3
 802f81e:	2b05      	cmp	r3, #5
 802f820:	d136      	bne.n	802f890 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 802f822:	687b      	ldr	r3, [r7, #4]
 802f824:	681b      	ldr	r3, [r3, #0]
 802f826:	681a      	ldr	r2, [r3, #0]
 802f828:	687b      	ldr	r3, [r7, #4]
 802f82a:	681b      	ldr	r3, [r3, #0]
 802f82c:	f022 0216 	bic.w	r2, r2, #22
 802f830:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 802f832:	687b      	ldr	r3, [r7, #4]
 802f834:	681b      	ldr	r3, [r3, #0]
 802f836:	695a      	ldr	r2, [r3, #20]
 802f838:	687b      	ldr	r3, [r7, #4]
 802f83a:	681b      	ldr	r3, [r3, #0]
 802f83c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 802f840:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 802f842:	687b      	ldr	r3, [r7, #4]
 802f844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f846:	2b00      	cmp	r3, #0
 802f848:	d103      	bne.n	802f852 <HAL_DMA_IRQHandler+0x1da>
 802f84a:	687b      	ldr	r3, [r7, #4]
 802f84c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802f84e:	2b00      	cmp	r3, #0
 802f850:	d007      	beq.n	802f862 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 802f852:	687b      	ldr	r3, [r7, #4]
 802f854:	681b      	ldr	r3, [r3, #0]
 802f856:	681a      	ldr	r2, [r3, #0]
 802f858:	687b      	ldr	r3, [r7, #4]
 802f85a:	681b      	ldr	r3, [r3, #0]
 802f85c:	f022 0208 	bic.w	r2, r2, #8
 802f860:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 802f862:	687b      	ldr	r3, [r7, #4]
 802f864:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f866:	223f      	movs	r2, #63	; 0x3f
 802f868:	409a      	lsls	r2, r3
 802f86a:	693b      	ldr	r3, [r7, #16]
 802f86c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 802f86e:	687b      	ldr	r3, [r7, #4]
 802f870:	2200      	movs	r2, #0
 802f872:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 802f876:	687b      	ldr	r3, [r7, #4]
 802f878:	2201      	movs	r2, #1
 802f87a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 802f87e:	687b      	ldr	r3, [r7, #4]
 802f880:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802f882:	2b00      	cmp	r3, #0
 802f884:	d07d      	beq.n	802f982 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 802f886:	687b      	ldr	r3, [r7, #4]
 802f888:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802f88a:	6878      	ldr	r0, [r7, #4]
 802f88c:	4798      	blx	r3
        }
        return;
 802f88e:	e078      	b.n	802f982 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 802f890:	687b      	ldr	r3, [r7, #4]
 802f892:	681b      	ldr	r3, [r3, #0]
 802f894:	681b      	ldr	r3, [r3, #0]
 802f896:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802f89a:	2b00      	cmp	r3, #0
 802f89c:	d01c      	beq.n	802f8d8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 802f89e:	687b      	ldr	r3, [r7, #4]
 802f8a0:	681b      	ldr	r3, [r3, #0]
 802f8a2:	681b      	ldr	r3, [r3, #0]
 802f8a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802f8a8:	2b00      	cmp	r3, #0
 802f8aa:	d108      	bne.n	802f8be <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 802f8ac:	687b      	ldr	r3, [r7, #4]
 802f8ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802f8b0:	2b00      	cmp	r3, #0
 802f8b2:	d030      	beq.n	802f916 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 802f8b4:	687b      	ldr	r3, [r7, #4]
 802f8b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802f8b8:	6878      	ldr	r0, [r7, #4]
 802f8ba:	4798      	blx	r3
 802f8bc:	e02b      	b.n	802f916 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 802f8be:	687b      	ldr	r3, [r7, #4]
 802f8c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802f8c2:	2b00      	cmp	r3, #0
 802f8c4:	d027      	beq.n	802f916 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 802f8c6:	687b      	ldr	r3, [r7, #4]
 802f8c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802f8ca:	6878      	ldr	r0, [r7, #4]
 802f8cc:	4798      	blx	r3
 802f8ce:	e022      	b.n	802f916 <HAL_DMA_IRQHandler+0x29e>
 802f8d0:	20000294 	.word	0x20000294
 802f8d4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 802f8d8:	687b      	ldr	r3, [r7, #4]
 802f8da:	681b      	ldr	r3, [r3, #0]
 802f8dc:	681b      	ldr	r3, [r3, #0]
 802f8de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802f8e2:	2b00      	cmp	r3, #0
 802f8e4:	d10f      	bne.n	802f906 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 802f8e6:	687b      	ldr	r3, [r7, #4]
 802f8e8:	681b      	ldr	r3, [r3, #0]
 802f8ea:	681a      	ldr	r2, [r3, #0]
 802f8ec:	687b      	ldr	r3, [r7, #4]
 802f8ee:	681b      	ldr	r3, [r3, #0]
 802f8f0:	f022 0210 	bic.w	r2, r2, #16
 802f8f4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 802f8f6:	687b      	ldr	r3, [r7, #4]
 802f8f8:	2200      	movs	r2, #0
 802f8fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 802f8fe:	687b      	ldr	r3, [r7, #4]
 802f900:	2201      	movs	r2, #1
 802f902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 802f906:	687b      	ldr	r3, [r7, #4]
 802f908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802f90a:	2b00      	cmp	r3, #0
 802f90c:	d003      	beq.n	802f916 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 802f90e:	687b      	ldr	r3, [r7, #4]
 802f910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802f912:	6878      	ldr	r0, [r7, #4]
 802f914:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 802f916:	687b      	ldr	r3, [r7, #4]
 802f918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f91a:	2b00      	cmp	r3, #0
 802f91c:	d032      	beq.n	802f984 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 802f91e:	687b      	ldr	r3, [r7, #4]
 802f920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f922:	f003 0301 	and.w	r3, r3, #1
 802f926:	2b00      	cmp	r3, #0
 802f928:	d022      	beq.n	802f970 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 802f92a:	687b      	ldr	r3, [r7, #4]
 802f92c:	2205      	movs	r2, #5
 802f92e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 802f932:	687b      	ldr	r3, [r7, #4]
 802f934:	681b      	ldr	r3, [r3, #0]
 802f936:	681a      	ldr	r2, [r3, #0]
 802f938:	687b      	ldr	r3, [r7, #4]
 802f93a:	681b      	ldr	r3, [r3, #0]
 802f93c:	f022 0201 	bic.w	r2, r2, #1
 802f940:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 802f942:	68bb      	ldr	r3, [r7, #8]
 802f944:	3301      	adds	r3, #1
 802f946:	60bb      	str	r3, [r7, #8]
 802f948:	697a      	ldr	r2, [r7, #20]
 802f94a:	429a      	cmp	r2, r3
 802f94c:	d307      	bcc.n	802f95e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 802f94e:	687b      	ldr	r3, [r7, #4]
 802f950:	681b      	ldr	r3, [r3, #0]
 802f952:	681b      	ldr	r3, [r3, #0]
 802f954:	f003 0301 	and.w	r3, r3, #1
 802f958:	2b00      	cmp	r3, #0
 802f95a:	d1f2      	bne.n	802f942 <HAL_DMA_IRQHandler+0x2ca>
 802f95c:	e000      	b.n	802f960 <HAL_DMA_IRQHandler+0x2e8>
          break;
 802f95e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 802f960:	687b      	ldr	r3, [r7, #4]
 802f962:	2200      	movs	r2, #0
 802f964:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 802f968:	687b      	ldr	r3, [r7, #4]
 802f96a:	2201      	movs	r2, #1
 802f96c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 802f970:	687b      	ldr	r3, [r7, #4]
 802f972:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802f974:	2b00      	cmp	r3, #0
 802f976:	d005      	beq.n	802f984 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 802f978:	687b      	ldr	r3, [r7, #4]
 802f97a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802f97c:	6878      	ldr	r0, [r7, #4]
 802f97e:	4798      	blx	r3
 802f980:	e000      	b.n	802f984 <HAL_DMA_IRQHandler+0x30c>
        return;
 802f982:	bf00      	nop
    }
  }
}
 802f984:	3718      	adds	r7, #24
 802f986:	46bd      	mov	sp, r7
 802f988:	bd80      	pop	{r7, pc}
 802f98a:	bf00      	nop

0802f98c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 802f98c:	b480      	push	{r7}
 802f98e:	b083      	sub	sp, #12
 802f990:	af00      	add	r7, sp, #0
 802f992:	6078      	str	r0, [r7, #4]
  return hdma->State;
 802f994:	687b      	ldr	r3, [r7, #4]
 802f996:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802f99a:	b2db      	uxtb	r3, r3
}
 802f99c:	4618      	mov	r0, r3
 802f99e:	370c      	adds	r7, #12
 802f9a0:	46bd      	mov	sp, r7
 802f9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f9a6:	4770      	bx	lr

0802f9a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 802f9a8:	b480      	push	{r7}
 802f9aa:	b085      	sub	sp, #20
 802f9ac:	af00      	add	r7, sp, #0
 802f9ae:	60f8      	str	r0, [r7, #12]
 802f9b0:	60b9      	str	r1, [r7, #8]
 802f9b2:	607a      	str	r2, [r7, #4]
 802f9b4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 802f9b6:	68fb      	ldr	r3, [r7, #12]
 802f9b8:	681b      	ldr	r3, [r3, #0]
 802f9ba:	681a      	ldr	r2, [r3, #0]
 802f9bc:	68fb      	ldr	r3, [r7, #12]
 802f9be:	681b      	ldr	r3, [r3, #0]
 802f9c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 802f9c4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 802f9c6:	68fb      	ldr	r3, [r7, #12]
 802f9c8:	681b      	ldr	r3, [r3, #0]
 802f9ca:	683a      	ldr	r2, [r7, #0]
 802f9cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 802f9ce:	68fb      	ldr	r3, [r7, #12]
 802f9d0:	689b      	ldr	r3, [r3, #8]
 802f9d2:	2b40      	cmp	r3, #64	; 0x40
 802f9d4:	d108      	bne.n	802f9e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 802f9d6:	68fb      	ldr	r3, [r7, #12]
 802f9d8:	681b      	ldr	r3, [r3, #0]
 802f9da:	687a      	ldr	r2, [r7, #4]
 802f9dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 802f9de:	68fb      	ldr	r3, [r7, #12]
 802f9e0:	681b      	ldr	r3, [r3, #0]
 802f9e2:	68ba      	ldr	r2, [r7, #8]
 802f9e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 802f9e6:	e007      	b.n	802f9f8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 802f9e8:	68fb      	ldr	r3, [r7, #12]
 802f9ea:	681b      	ldr	r3, [r3, #0]
 802f9ec:	68ba      	ldr	r2, [r7, #8]
 802f9ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 802f9f0:	68fb      	ldr	r3, [r7, #12]
 802f9f2:	681b      	ldr	r3, [r3, #0]
 802f9f4:	687a      	ldr	r2, [r7, #4]
 802f9f6:	60da      	str	r2, [r3, #12]
}
 802f9f8:	bf00      	nop
 802f9fa:	3714      	adds	r7, #20
 802f9fc:	46bd      	mov	sp, r7
 802f9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fa02:	4770      	bx	lr

0802fa04 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 802fa04:	b480      	push	{r7}
 802fa06:	b085      	sub	sp, #20
 802fa08:	af00      	add	r7, sp, #0
 802fa0a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 802fa0c:	687b      	ldr	r3, [r7, #4]
 802fa0e:	681b      	ldr	r3, [r3, #0]
 802fa10:	b2db      	uxtb	r3, r3
 802fa12:	3b10      	subs	r3, #16
 802fa14:	4a14      	ldr	r2, [pc, #80]	; (802fa68 <DMA_CalcBaseAndBitshift+0x64>)
 802fa16:	fba2 2303 	umull	r2, r3, r2, r3
 802fa1a:	091b      	lsrs	r3, r3, #4
 802fa1c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 802fa1e:	4a13      	ldr	r2, [pc, #76]	; (802fa6c <DMA_CalcBaseAndBitshift+0x68>)
 802fa20:	68fb      	ldr	r3, [r7, #12]
 802fa22:	4413      	add	r3, r2
 802fa24:	781b      	ldrb	r3, [r3, #0]
 802fa26:	461a      	mov	r2, r3
 802fa28:	687b      	ldr	r3, [r7, #4]
 802fa2a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 802fa2c:	68fb      	ldr	r3, [r7, #12]
 802fa2e:	2b03      	cmp	r3, #3
 802fa30:	d909      	bls.n	802fa46 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 802fa32:	687b      	ldr	r3, [r7, #4]
 802fa34:	681b      	ldr	r3, [r3, #0]
 802fa36:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 802fa3a:	f023 0303 	bic.w	r3, r3, #3
 802fa3e:	1d1a      	adds	r2, r3, #4
 802fa40:	687b      	ldr	r3, [r7, #4]
 802fa42:	659a      	str	r2, [r3, #88]	; 0x58
 802fa44:	e007      	b.n	802fa56 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 802fa46:	687b      	ldr	r3, [r7, #4]
 802fa48:	681b      	ldr	r3, [r3, #0]
 802fa4a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 802fa4e:	f023 0303 	bic.w	r3, r3, #3
 802fa52:	687a      	ldr	r2, [r7, #4]
 802fa54:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 802fa56:	687b      	ldr	r3, [r7, #4]
 802fa58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 802fa5a:	4618      	mov	r0, r3
 802fa5c:	3714      	adds	r7, #20
 802fa5e:	46bd      	mov	sp, r7
 802fa60:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fa64:	4770      	bx	lr
 802fa66:	bf00      	nop
 802fa68:	aaaaaaab 	.word	0xaaaaaaab
 802fa6c:	080563e0 	.word	0x080563e0

0802fa70 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 802fa70:	b480      	push	{r7}
 802fa72:	b085      	sub	sp, #20
 802fa74:	af00      	add	r7, sp, #0
 802fa76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 802fa78:	2300      	movs	r3, #0
 802fa7a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 802fa7c:	687b      	ldr	r3, [r7, #4]
 802fa7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802fa80:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 802fa82:	687b      	ldr	r3, [r7, #4]
 802fa84:	699b      	ldr	r3, [r3, #24]
 802fa86:	2b00      	cmp	r3, #0
 802fa88:	d11f      	bne.n	802faca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 802fa8a:	68bb      	ldr	r3, [r7, #8]
 802fa8c:	2b03      	cmp	r3, #3
 802fa8e:	d855      	bhi.n	802fb3c <DMA_CheckFifoParam+0xcc>
 802fa90:	a201      	add	r2, pc, #4	; (adr r2, 802fa98 <DMA_CheckFifoParam+0x28>)
 802fa92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802fa96:	bf00      	nop
 802fa98:	0802faa9 	.word	0x0802faa9
 802fa9c:	0802fabb 	.word	0x0802fabb
 802faa0:	0802faa9 	.word	0x0802faa9
 802faa4:	0802fb3d 	.word	0x0802fb3d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802faa8:	687b      	ldr	r3, [r7, #4]
 802faaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802faac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802fab0:	2b00      	cmp	r3, #0
 802fab2:	d045      	beq.n	802fb40 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 802fab4:	2301      	movs	r3, #1
 802fab6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802fab8:	e042      	b.n	802fb40 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 802faba:	687b      	ldr	r3, [r7, #4]
 802fabc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fabe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 802fac2:	d13f      	bne.n	802fb44 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 802fac4:	2301      	movs	r3, #1
 802fac6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802fac8:	e03c      	b.n	802fb44 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 802faca:	687b      	ldr	r3, [r7, #4]
 802facc:	699b      	ldr	r3, [r3, #24]
 802face:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 802fad2:	d121      	bne.n	802fb18 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 802fad4:	68bb      	ldr	r3, [r7, #8]
 802fad6:	2b03      	cmp	r3, #3
 802fad8:	d836      	bhi.n	802fb48 <DMA_CheckFifoParam+0xd8>
 802fada:	a201      	add	r2, pc, #4	; (adr r2, 802fae0 <DMA_CheckFifoParam+0x70>)
 802fadc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802fae0:	0802faf1 	.word	0x0802faf1
 802fae4:	0802faf7 	.word	0x0802faf7
 802fae8:	0802faf1 	.word	0x0802faf1
 802faec:	0802fb09 	.word	0x0802fb09
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 802faf0:	2301      	movs	r3, #1
 802faf2:	73fb      	strb	r3, [r7, #15]
      break;
 802faf4:	e02f      	b.n	802fb56 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802faf6:	687b      	ldr	r3, [r7, #4]
 802faf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fafa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802fafe:	2b00      	cmp	r3, #0
 802fb00:	d024      	beq.n	802fb4c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 802fb02:	2301      	movs	r3, #1
 802fb04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802fb06:	e021      	b.n	802fb4c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 802fb08:	687b      	ldr	r3, [r7, #4]
 802fb0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fb0c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 802fb10:	d11e      	bne.n	802fb50 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 802fb12:	2301      	movs	r3, #1
 802fb14:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 802fb16:	e01b      	b.n	802fb50 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 802fb18:	68bb      	ldr	r3, [r7, #8]
 802fb1a:	2b02      	cmp	r3, #2
 802fb1c:	d902      	bls.n	802fb24 <DMA_CheckFifoParam+0xb4>
 802fb1e:	2b03      	cmp	r3, #3
 802fb20:	d003      	beq.n	802fb2a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 802fb22:	e018      	b.n	802fb56 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 802fb24:	2301      	movs	r3, #1
 802fb26:	73fb      	strb	r3, [r7, #15]
      break;
 802fb28:	e015      	b.n	802fb56 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802fb2a:	687b      	ldr	r3, [r7, #4]
 802fb2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fb2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802fb32:	2b00      	cmp	r3, #0
 802fb34:	d00e      	beq.n	802fb54 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 802fb36:	2301      	movs	r3, #1
 802fb38:	73fb      	strb	r3, [r7, #15]
      break;
 802fb3a:	e00b      	b.n	802fb54 <DMA_CheckFifoParam+0xe4>
      break;
 802fb3c:	bf00      	nop
 802fb3e:	e00a      	b.n	802fb56 <DMA_CheckFifoParam+0xe6>
      break;
 802fb40:	bf00      	nop
 802fb42:	e008      	b.n	802fb56 <DMA_CheckFifoParam+0xe6>
      break;
 802fb44:	bf00      	nop
 802fb46:	e006      	b.n	802fb56 <DMA_CheckFifoParam+0xe6>
      break;
 802fb48:	bf00      	nop
 802fb4a:	e004      	b.n	802fb56 <DMA_CheckFifoParam+0xe6>
      break;
 802fb4c:	bf00      	nop
 802fb4e:	e002      	b.n	802fb56 <DMA_CheckFifoParam+0xe6>
      break;   
 802fb50:	bf00      	nop
 802fb52:	e000      	b.n	802fb56 <DMA_CheckFifoParam+0xe6>
      break;
 802fb54:	bf00      	nop
    }
  } 
  
  return status; 
 802fb56:	7bfb      	ldrb	r3, [r7, #15]
}
 802fb58:	4618      	mov	r0, r3
 802fb5a:	3714      	adds	r7, #20
 802fb5c:	46bd      	mov	sp, r7
 802fb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fb62:	4770      	bx	lr

0802fb64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 802fb64:	b480      	push	{r7}
 802fb66:	b089      	sub	sp, #36	; 0x24
 802fb68:	af00      	add	r7, sp, #0
 802fb6a:	6078      	str	r0, [r7, #4]
 802fb6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 802fb6e:	2300      	movs	r3, #0
 802fb70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 802fb72:	2300      	movs	r3, #0
 802fb74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 802fb76:	2300      	movs	r3, #0
 802fb78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 802fb7a:	2300      	movs	r3, #0
 802fb7c:	61fb      	str	r3, [r7, #28]
 802fb7e:	e165      	b.n	802fe4c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 802fb80:	2201      	movs	r2, #1
 802fb82:	69fb      	ldr	r3, [r7, #28]
 802fb84:	fa02 f303 	lsl.w	r3, r2, r3
 802fb88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 802fb8a:	683b      	ldr	r3, [r7, #0]
 802fb8c:	681b      	ldr	r3, [r3, #0]
 802fb8e:	697a      	ldr	r2, [r7, #20]
 802fb90:	4013      	ands	r3, r2
 802fb92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 802fb94:	693a      	ldr	r2, [r7, #16]
 802fb96:	697b      	ldr	r3, [r7, #20]
 802fb98:	429a      	cmp	r2, r3
 802fb9a:	f040 8154 	bne.w	802fe46 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 802fb9e:	683b      	ldr	r3, [r7, #0]
 802fba0:	685b      	ldr	r3, [r3, #4]
 802fba2:	2b01      	cmp	r3, #1
 802fba4:	d00b      	beq.n	802fbbe <HAL_GPIO_Init+0x5a>
 802fba6:	683b      	ldr	r3, [r7, #0]
 802fba8:	685b      	ldr	r3, [r3, #4]
 802fbaa:	2b02      	cmp	r3, #2
 802fbac:	d007      	beq.n	802fbbe <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 802fbae:	683b      	ldr	r3, [r7, #0]
 802fbb0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 802fbb2:	2b11      	cmp	r3, #17
 802fbb4:	d003      	beq.n	802fbbe <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 802fbb6:	683b      	ldr	r3, [r7, #0]
 802fbb8:	685b      	ldr	r3, [r3, #4]
 802fbba:	2b12      	cmp	r3, #18
 802fbbc:	d130      	bne.n	802fc20 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 802fbbe:	687b      	ldr	r3, [r7, #4]
 802fbc0:	689b      	ldr	r3, [r3, #8]
 802fbc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 802fbc4:	69fb      	ldr	r3, [r7, #28]
 802fbc6:	005b      	lsls	r3, r3, #1
 802fbc8:	2203      	movs	r2, #3
 802fbca:	fa02 f303 	lsl.w	r3, r2, r3
 802fbce:	43db      	mvns	r3, r3
 802fbd0:	69ba      	ldr	r2, [r7, #24]
 802fbd2:	4013      	ands	r3, r2
 802fbd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 802fbd6:	683b      	ldr	r3, [r7, #0]
 802fbd8:	68da      	ldr	r2, [r3, #12]
 802fbda:	69fb      	ldr	r3, [r7, #28]
 802fbdc:	005b      	lsls	r3, r3, #1
 802fbde:	fa02 f303 	lsl.w	r3, r2, r3
 802fbe2:	69ba      	ldr	r2, [r7, #24]
 802fbe4:	4313      	orrs	r3, r2
 802fbe6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 802fbe8:	687b      	ldr	r3, [r7, #4]
 802fbea:	69ba      	ldr	r2, [r7, #24]
 802fbec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 802fbee:	687b      	ldr	r3, [r7, #4]
 802fbf0:	685b      	ldr	r3, [r3, #4]
 802fbf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 802fbf4:	2201      	movs	r2, #1
 802fbf6:	69fb      	ldr	r3, [r7, #28]
 802fbf8:	fa02 f303 	lsl.w	r3, r2, r3
 802fbfc:	43db      	mvns	r3, r3
 802fbfe:	69ba      	ldr	r2, [r7, #24]
 802fc00:	4013      	ands	r3, r2
 802fc02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 802fc04:	683b      	ldr	r3, [r7, #0]
 802fc06:	685b      	ldr	r3, [r3, #4]
 802fc08:	091b      	lsrs	r3, r3, #4
 802fc0a:	f003 0201 	and.w	r2, r3, #1
 802fc0e:	69fb      	ldr	r3, [r7, #28]
 802fc10:	fa02 f303 	lsl.w	r3, r2, r3
 802fc14:	69ba      	ldr	r2, [r7, #24]
 802fc16:	4313      	orrs	r3, r2
 802fc18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 802fc1a:	687b      	ldr	r3, [r7, #4]
 802fc1c:	69ba      	ldr	r2, [r7, #24]
 802fc1e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 802fc20:	687b      	ldr	r3, [r7, #4]
 802fc22:	68db      	ldr	r3, [r3, #12]
 802fc24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 802fc26:	69fb      	ldr	r3, [r7, #28]
 802fc28:	005b      	lsls	r3, r3, #1
 802fc2a:	2203      	movs	r2, #3
 802fc2c:	fa02 f303 	lsl.w	r3, r2, r3
 802fc30:	43db      	mvns	r3, r3
 802fc32:	69ba      	ldr	r2, [r7, #24]
 802fc34:	4013      	ands	r3, r2
 802fc36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 802fc38:	683b      	ldr	r3, [r7, #0]
 802fc3a:	689a      	ldr	r2, [r3, #8]
 802fc3c:	69fb      	ldr	r3, [r7, #28]
 802fc3e:	005b      	lsls	r3, r3, #1
 802fc40:	fa02 f303 	lsl.w	r3, r2, r3
 802fc44:	69ba      	ldr	r2, [r7, #24]
 802fc46:	4313      	orrs	r3, r2
 802fc48:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 802fc4a:	687b      	ldr	r3, [r7, #4]
 802fc4c:	69ba      	ldr	r2, [r7, #24]
 802fc4e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 802fc50:	683b      	ldr	r3, [r7, #0]
 802fc52:	685b      	ldr	r3, [r3, #4]
 802fc54:	2b02      	cmp	r3, #2
 802fc56:	d003      	beq.n	802fc60 <HAL_GPIO_Init+0xfc>
 802fc58:	683b      	ldr	r3, [r7, #0]
 802fc5a:	685b      	ldr	r3, [r3, #4]
 802fc5c:	2b12      	cmp	r3, #18
 802fc5e:	d123      	bne.n	802fca8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 802fc60:	69fb      	ldr	r3, [r7, #28]
 802fc62:	08da      	lsrs	r2, r3, #3
 802fc64:	687b      	ldr	r3, [r7, #4]
 802fc66:	3208      	adds	r2, #8
 802fc68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802fc6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 802fc6e:	69fb      	ldr	r3, [r7, #28]
 802fc70:	f003 0307 	and.w	r3, r3, #7
 802fc74:	009b      	lsls	r3, r3, #2
 802fc76:	220f      	movs	r2, #15
 802fc78:	fa02 f303 	lsl.w	r3, r2, r3
 802fc7c:	43db      	mvns	r3, r3
 802fc7e:	69ba      	ldr	r2, [r7, #24]
 802fc80:	4013      	ands	r3, r2
 802fc82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 802fc84:	683b      	ldr	r3, [r7, #0]
 802fc86:	691a      	ldr	r2, [r3, #16]
 802fc88:	69fb      	ldr	r3, [r7, #28]
 802fc8a:	f003 0307 	and.w	r3, r3, #7
 802fc8e:	009b      	lsls	r3, r3, #2
 802fc90:	fa02 f303 	lsl.w	r3, r2, r3
 802fc94:	69ba      	ldr	r2, [r7, #24]
 802fc96:	4313      	orrs	r3, r2
 802fc98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 802fc9a:	69fb      	ldr	r3, [r7, #28]
 802fc9c:	08da      	lsrs	r2, r3, #3
 802fc9e:	687b      	ldr	r3, [r7, #4]
 802fca0:	3208      	adds	r2, #8
 802fca2:	69b9      	ldr	r1, [r7, #24]
 802fca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 802fca8:	687b      	ldr	r3, [r7, #4]
 802fcaa:	681b      	ldr	r3, [r3, #0]
 802fcac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 802fcae:	69fb      	ldr	r3, [r7, #28]
 802fcb0:	005b      	lsls	r3, r3, #1
 802fcb2:	2203      	movs	r2, #3
 802fcb4:	fa02 f303 	lsl.w	r3, r2, r3
 802fcb8:	43db      	mvns	r3, r3
 802fcba:	69ba      	ldr	r2, [r7, #24]
 802fcbc:	4013      	ands	r3, r2
 802fcbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 802fcc0:	683b      	ldr	r3, [r7, #0]
 802fcc2:	685b      	ldr	r3, [r3, #4]
 802fcc4:	f003 0203 	and.w	r2, r3, #3
 802fcc8:	69fb      	ldr	r3, [r7, #28]
 802fcca:	005b      	lsls	r3, r3, #1
 802fccc:	fa02 f303 	lsl.w	r3, r2, r3
 802fcd0:	69ba      	ldr	r2, [r7, #24]
 802fcd2:	4313      	orrs	r3, r2
 802fcd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 802fcd6:	687b      	ldr	r3, [r7, #4]
 802fcd8:	69ba      	ldr	r2, [r7, #24]
 802fcda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 802fcdc:	683b      	ldr	r3, [r7, #0]
 802fcde:	685b      	ldr	r3, [r3, #4]
 802fce0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802fce4:	2b00      	cmp	r3, #0
 802fce6:	f000 80ae 	beq.w	802fe46 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 802fcea:	2300      	movs	r3, #0
 802fcec:	60fb      	str	r3, [r7, #12]
 802fcee:	4b5c      	ldr	r3, [pc, #368]	; (802fe60 <HAL_GPIO_Init+0x2fc>)
 802fcf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802fcf2:	4a5b      	ldr	r2, [pc, #364]	; (802fe60 <HAL_GPIO_Init+0x2fc>)
 802fcf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802fcf8:	6453      	str	r3, [r2, #68]	; 0x44
 802fcfa:	4b59      	ldr	r3, [pc, #356]	; (802fe60 <HAL_GPIO_Init+0x2fc>)
 802fcfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802fcfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802fd02:	60fb      	str	r3, [r7, #12]
 802fd04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 802fd06:	4a57      	ldr	r2, [pc, #348]	; (802fe64 <HAL_GPIO_Init+0x300>)
 802fd08:	69fb      	ldr	r3, [r7, #28]
 802fd0a:	089b      	lsrs	r3, r3, #2
 802fd0c:	3302      	adds	r3, #2
 802fd0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802fd12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 802fd14:	69fb      	ldr	r3, [r7, #28]
 802fd16:	f003 0303 	and.w	r3, r3, #3
 802fd1a:	009b      	lsls	r3, r3, #2
 802fd1c:	220f      	movs	r2, #15
 802fd1e:	fa02 f303 	lsl.w	r3, r2, r3
 802fd22:	43db      	mvns	r3, r3
 802fd24:	69ba      	ldr	r2, [r7, #24]
 802fd26:	4013      	ands	r3, r2
 802fd28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 802fd2a:	687b      	ldr	r3, [r7, #4]
 802fd2c:	4a4e      	ldr	r2, [pc, #312]	; (802fe68 <HAL_GPIO_Init+0x304>)
 802fd2e:	4293      	cmp	r3, r2
 802fd30:	d025      	beq.n	802fd7e <HAL_GPIO_Init+0x21a>
 802fd32:	687b      	ldr	r3, [r7, #4]
 802fd34:	4a4d      	ldr	r2, [pc, #308]	; (802fe6c <HAL_GPIO_Init+0x308>)
 802fd36:	4293      	cmp	r3, r2
 802fd38:	d01f      	beq.n	802fd7a <HAL_GPIO_Init+0x216>
 802fd3a:	687b      	ldr	r3, [r7, #4]
 802fd3c:	4a4c      	ldr	r2, [pc, #304]	; (802fe70 <HAL_GPIO_Init+0x30c>)
 802fd3e:	4293      	cmp	r3, r2
 802fd40:	d019      	beq.n	802fd76 <HAL_GPIO_Init+0x212>
 802fd42:	687b      	ldr	r3, [r7, #4]
 802fd44:	4a4b      	ldr	r2, [pc, #300]	; (802fe74 <HAL_GPIO_Init+0x310>)
 802fd46:	4293      	cmp	r3, r2
 802fd48:	d013      	beq.n	802fd72 <HAL_GPIO_Init+0x20e>
 802fd4a:	687b      	ldr	r3, [r7, #4]
 802fd4c:	4a4a      	ldr	r2, [pc, #296]	; (802fe78 <HAL_GPIO_Init+0x314>)
 802fd4e:	4293      	cmp	r3, r2
 802fd50:	d00d      	beq.n	802fd6e <HAL_GPIO_Init+0x20a>
 802fd52:	687b      	ldr	r3, [r7, #4]
 802fd54:	4a49      	ldr	r2, [pc, #292]	; (802fe7c <HAL_GPIO_Init+0x318>)
 802fd56:	4293      	cmp	r3, r2
 802fd58:	d007      	beq.n	802fd6a <HAL_GPIO_Init+0x206>
 802fd5a:	687b      	ldr	r3, [r7, #4]
 802fd5c:	4a48      	ldr	r2, [pc, #288]	; (802fe80 <HAL_GPIO_Init+0x31c>)
 802fd5e:	4293      	cmp	r3, r2
 802fd60:	d101      	bne.n	802fd66 <HAL_GPIO_Init+0x202>
 802fd62:	2306      	movs	r3, #6
 802fd64:	e00c      	b.n	802fd80 <HAL_GPIO_Init+0x21c>
 802fd66:	2307      	movs	r3, #7
 802fd68:	e00a      	b.n	802fd80 <HAL_GPIO_Init+0x21c>
 802fd6a:	2305      	movs	r3, #5
 802fd6c:	e008      	b.n	802fd80 <HAL_GPIO_Init+0x21c>
 802fd6e:	2304      	movs	r3, #4
 802fd70:	e006      	b.n	802fd80 <HAL_GPIO_Init+0x21c>
 802fd72:	2303      	movs	r3, #3
 802fd74:	e004      	b.n	802fd80 <HAL_GPIO_Init+0x21c>
 802fd76:	2302      	movs	r3, #2
 802fd78:	e002      	b.n	802fd80 <HAL_GPIO_Init+0x21c>
 802fd7a:	2301      	movs	r3, #1
 802fd7c:	e000      	b.n	802fd80 <HAL_GPIO_Init+0x21c>
 802fd7e:	2300      	movs	r3, #0
 802fd80:	69fa      	ldr	r2, [r7, #28]
 802fd82:	f002 0203 	and.w	r2, r2, #3
 802fd86:	0092      	lsls	r2, r2, #2
 802fd88:	4093      	lsls	r3, r2
 802fd8a:	69ba      	ldr	r2, [r7, #24]
 802fd8c:	4313      	orrs	r3, r2
 802fd8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 802fd90:	4934      	ldr	r1, [pc, #208]	; (802fe64 <HAL_GPIO_Init+0x300>)
 802fd92:	69fb      	ldr	r3, [r7, #28]
 802fd94:	089b      	lsrs	r3, r3, #2
 802fd96:	3302      	adds	r3, #2
 802fd98:	69ba      	ldr	r2, [r7, #24]
 802fd9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 802fd9e:	4b39      	ldr	r3, [pc, #228]	; (802fe84 <HAL_GPIO_Init+0x320>)
 802fda0:	681b      	ldr	r3, [r3, #0]
 802fda2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802fda4:	693b      	ldr	r3, [r7, #16]
 802fda6:	43db      	mvns	r3, r3
 802fda8:	69ba      	ldr	r2, [r7, #24]
 802fdaa:	4013      	ands	r3, r2
 802fdac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 802fdae:	683b      	ldr	r3, [r7, #0]
 802fdb0:	685b      	ldr	r3, [r3, #4]
 802fdb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802fdb6:	2b00      	cmp	r3, #0
 802fdb8:	d003      	beq.n	802fdc2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 802fdba:	69ba      	ldr	r2, [r7, #24]
 802fdbc:	693b      	ldr	r3, [r7, #16]
 802fdbe:	4313      	orrs	r3, r2
 802fdc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 802fdc2:	4a30      	ldr	r2, [pc, #192]	; (802fe84 <HAL_GPIO_Init+0x320>)
 802fdc4:	69bb      	ldr	r3, [r7, #24]
 802fdc6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 802fdc8:	4b2e      	ldr	r3, [pc, #184]	; (802fe84 <HAL_GPIO_Init+0x320>)
 802fdca:	685b      	ldr	r3, [r3, #4]
 802fdcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802fdce:	693b      	ldr	r3, [r7, #16]
 802fdd0:	43db      	mvns	r3, r3
 802fdd2:	69ba      	ldr	r2, [r7, #24]
 802fdd4:	4013      	ands	r3, r2
 802fdd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 802fdd8:	683b      	ldr	r3, [r7, #0]
 802fdda:	685b      	ldr	r3, [r3, #4]
 802fddc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802fde0:	2b00      	cmp	r3, #0
 802fde2:	d003      	beq.n	802fdec <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 802fde4:	69ba      	ldr	r2, [r7, #24]
 802fde6:	693b      	ldr	r3, [r7, #16]
 802fde8:	4313      	orrs	r3, r2
 802fdea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 802fdec:	4a25      	ldr	r2, [pc, #148]	; (802fe84 <HAL_GPIO_Init+0x320>)
 802fdee:	69bb      	ldr	r3, [r7, #24]
 802fdf0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 802fdf2:	4b24      	ldr	r3, [pc, #144]	; (802fe84 <HAL_GPIO_Init+0x320>)
 802fdf4:	689b      	ldr	r3, [r3, #8]
 802fdf6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802fdf8:	693b      	ldr	r3, [r7, #16]
 802fdfa:	43db      	mvns	r3, r3
 802fdfc:	69ba      	ldr	r2, [r7, #24]
 802fdfe:	4013      	ands	r3, r2
 802fe00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 802fe02:	683b      	ldr	r3, [r7, #0]
 802fe04:	685b      	ldr	r3, [r3, #4]
 802fe06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 802fe0a:	2b00      	cmp	r3, #0
 802fe0c:	d003      	beq.n	802fe16 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 802fe0e:	69ba      	ldr	r2, [r7, #24]
 802fe10:	693b      	ldr	r3, [r7, #16]
 802fe12:	4313      	orrs	r3, r2
 802fe14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 802fe16:	4a1b      	ldr	r2, [pc, #108]	; (802fe84 <HAL_GPIO_Init+0x320>)
 802fe18:	69bb      	ldr	r3, [r7, #24]
 802fe1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 802fe1c:	4b19      	ldr	r3, [pc, #100]	; (802fe84 <HAL_GPIO_Init+0x320>)
 802fe1e:	68db      	ldr	r3, [r3, #12]
 802fe20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802fe22:	693b      	ldr	r3, [r7, #16]
 802fe24:	43db      	mvns	r3, r3
 802fe26:	69ba      	ldr	r2, [r7, #24]
 802fe28:	4013      	ands	r3, r2
 802fe2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 802fe2c:	683b      	ldr	r3, [r7, #0]
 802fe2e:	685b      	ldr	r3, [r3, #4]
 802fe30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802fe34:	2b00      	cmp	r3, #0
 802fe36:	d003      	beq.n	802fe40 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 802fe38:	69ba      	ldr	r2, [r7, #24]
 802fe3a:	693b      	ldr	r3, [r7, #16]
 802fe3c:	4313      	orrs	r3, r2
 802fe3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 802fe40:	4a10      	ldr	r2, [pc, #64]	; (802fe84 <HAL_GPIO_Init+0x320>)
 802fe42:	69bb      	ldr	r3, [r7, #24]
 802fe44:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 802fe46:	69fb      	ldr	r3, [r7, #28]
 802fe48:	3301      	adds	r3, #1
 802fe4a:	61fb      	str	r3, [r7, #28]
 802fe4c:	69fb      	ldr	r3, [r7, #28]
 802fe4e:	2b0f      	cmp	r3, #15
 802fe50:	f67f ae96 	bls.w	802fb80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 802fe54:	bf00      	nop
 802fe56:	3724      	adds	r7, #36	; 0x24
 802fe58:	46bd      	mov	sp, r7
 802fe5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fe5e:	4770      	bx	lr
 802fe60:	40023800 	.word	0x40023800
 802fe64:	40013800 	.word	0x40013800
 802fe68:	40020000 	.word	0x40020000
 802fe6c:	40020400 	.word	0x40020400
 802fe70:	40020800 	.word	0x40020800
 802fe74:	40020c00 	.word	0x40020c00
 802fe78:	40021000 	.word	0x40021000
 802fe7c:	40021400 	.word	0x40021400
 802fe80:	40021800 	.word	0x40021800
 802fe84:	40013c00 	.word	0x40013c00

0802fe88 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 802fe88:	b480      	push	{r7}
 802fe8a:	b087      	sub	sp, #28
 802fe8c:	af00      	add	r7, sp, #0
 802fe8e:	6078      	str	r0, [r7, #4]
 802fe90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 802fe92:	2300      	movs	r3, #0
 802fe94:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 802fe96:	2300      	movs	r3, #0
 802fe98:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 802fe9a:	2300      	movs	r3, #0
 802fe9c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 802fe9e:	2300      	movs	r3, #0
 802fea0:	617b      	str	r3, [r7, #20]
 802fea2:	e0c7      	b.n	8030034 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 802fea4:	2201      	movs	r2, #1
 802fea6:	697b      	ldr	r3, [r7, #20]
 802fea8:	fa02 f303 	lsl.w	r3, r2, r3
 802feac:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 802feae:	683a      	ldr	r2, [r7, #0]
 802feb0:	693b      	ldr	r3, [r7, #16]
 802feb2:	4013      	ands	r3, r2
 802feb4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 802feb6:	68fa      	ldr	r2, [r7, #12]
 802feb8:	693b      	ldr	r3, [r7, #16]
 802feba:	429a      	cmp	r2, r3
 802febc:	f040 80b7 	bne.w	803002e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 802fec0:	4a61      	ldr	r2, [pc, #388]	; (8030048 <HAL_GPIO_DeInit+0x1c0>)
 802fec2:	697b      	ldr	r3, [r7, #20]
 802fec4:	089b      	lsrs	r3, r3, #2
 802fec6:	3302      	adds	r3, #2
 802fec8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802fecc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 802fece:	697b      	ldr	r3, [r7, #20]
 802fed0:	f003 0303 	and.w	r3, r3, #3
 802fed4:	009b      	lsls	r3, r3, #2
 802fed6:	220f      	movs	r2, #15
 802fed8:	fa02 f303 	lsl.w	r3, r2, r3
 802fedc:	68ba      	ldr	r2, [r7, #8]
 802fede:	4013      	ands	r3, r2
 802fee0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 802fee2:	687b      	ldr	r3, [r7, #4]
 802fee4:	4a59      	ldr	r2, [pc, #356]	; (803004c <HAL_GPIO_DeInit+0x1c4>)
 802fee6:	4293      	cmp	r3, r2
 802fee8:	d025      	beq.n	802ff36 <HAL_GPIO_DeInit+0xae>
 802feea:	687b      	ldr	r3, [r7, #4]
 802feec:	4a58      	ldr	r2, [pc, #352]	; (8030050 <HAL_GPIO_DeInit+0x1c8>)
 802feee:	4293      	cmp	r3, r2
 802fef0:	d01f      	beq.n	802ff32 <HAL_GPIO_DeInit+0xaa>
 802fef2:	687b      	ldr	r3, [r7, #4]
 802fef4:	4a57      	ldr	r2, [pc, #348]	; (8030054 <HAL_GPIO_DeInit+0x1cc>)
 802fef6:	4293      	cmp	r3, r2
 802fef8:	d019      	beq.n	802ff2e <HAL_GPIO_DeInit+0xa6>
 802fefa:	687b      	ldr	r3, [r7, #4]
 802fefc:	4a56      	ldr	r2, [pc, #344]	; (8030058 <HAL_GPIO_DeInit+0x1d0>)
 802fefe:	4293      	cmp	r3, r2
 802ff00:	d013      	beq.n	802ff2a <HAL_GPIO_DeInit+0xa2>
 802ff02:	687b      	ldr	r3, [r7, #4]
 802ff04:	4a55      	ldr	r2, [pc, #340]	; (803005c <HAL_GPIO_DeInit+0x1d4>)
 802ff06:	4293      	cmp	r3, r2
 802ff08:	d00d      	beq.n	802ff26 <HAL_GPIO_DeInit+0x9e>
 802ff0a:	687b      	ldr	r3, [r7, #4]
 802ff0c:	4a54      	ldr	r2, [pc, #336]	; (8030060 <HAL_GPIO_DeInit+0x1d8>)
 802ff0e:	4293      	cmp	r3, r2
 802ff10:	d007      	beq.n	802ff22 <HAL_GPIO_DeInit+0x9a>
 802ff12:	687b      	ldr	r3, [r7, #4]
 802ff14:	4a53      	ldr	r2, [pc, #332]	; (8030064 <HAL_GPIO_DeInit+0x1dc>)
 802ff16:	4293      	cmp	r3, r2
 802ff18:	d101      	bne.n	802ff1e <HAL_GPIO_DeInit+0x96>
 802ff1a:	2306      	movs	r3, #6
 802ff1c:	e00c      	b.n	802ff38 <HAL_GPIO_DeInit+0xb0>
 802ff1e:	2307      	movs	r3, #7
 802ff20:	e00a      	b.n	802ff38 <HAL_GPIO_DeInit+0xb0>
 802ff22:	2305      	movs	r3, #5
 802ff24:	e008      	b.n	802ff38 <HAL_GPIO_DeInit+0xb0>
 802ff26:	2304      	movs	r3, #4
 802ff28:	e006      	b.n	802ff38 <HAL_GPIO_DeInit+0xb0>
 802ff2a:	2303      	movs	r3, #3
 802ff2c:	e004      	b.n	802ff38 <HAL_GPIO_DeInit+0xb0>
 802ff2e:	2302      	movs	r3, #2
 802ff30:	e002      	b.n	802ff38 <HAL_GPIO_DeInit+0xb0>
 802ff32:	2301      	movs	r3, #1
 802ff34:	e000      	b.n	802ff38 <HAL_GPIO_DeInit+0xb0>
 802ff36:	2300      	movs	r3, #0
 802ff38:	697a      	ldr	r2, [r7, #20]
 802ff3a:	f002 0203 	and.w	r2, r2, #3
 802ff3e:	0092      	lsls	r2, r2, #2
 802ff40:	4093      	lsls	r3, r2
 802ff42:	68ba      	ldr	r2, [r7, #8]
 802ff44:	429a      	cmp	r2, r3
 802ff46:	d132      	bne.n	802ffae <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 802ff48:	4b47      	ldr	r3, [pc, #284]	; (8030068 <HAL_GPIO_DeInit+0x1e0>)
 802ff4a:	681a      	ldr	r2, [r3, #0]
 802ff4c:	68fb      	ldr	r3, [r7, #12]
 802ff4e:	43db      	mvns	r3, r3
 802ff50:	4945      	ldr	r1, [pc, #276]	; (8030068 <HAL_GPIO_DeInit+0x1e0>)
 802ff52:	4013      	ands	r3, r2
 802ff54:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 802ff56:	4b44      	ldr	r3, [pc, #272]	; (8030068 <HAL_GPIO_DeInit+0x1e0>)
 802ff58:	685a      	ldr	r2, [r3, #4]
 802ff5a:	68fb      	ldr	r3, [r7, #12]
 802ff5c:	43db      	mvns	r3, r3
 802ff5e:	4942      	ldr	r1, [pc, #264]	; (8030068 <HAL_GPIO_DeInit+0x1e0>)
 802ff60:	4013      	ands	r3, r2
 802ff62:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 802ff64:	4b40      	ldr	r3, [pc, #256]	; (8030068 <HAL_GPIO_DeInit+0x1e0>)
 802ff66:	689a      	ldr	r2, [r3, #8]
 802ff68:	68fb      	ldr	r3, [r7, #12]
 802ff6a:	43db      	mvns	r3, r3
 802ff6c:	493e      	ldr	r1, [pc, #248]	; (8030068 <HAL_GPIO_DeInit+0x1e0>)
 802ff6e:	4013      	ands	r3, r2
 802ff70:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 802ff72:	4b3d      	ldr	r3, [pc, #244]	; (8030068 <HAL_GPIO_DeInit+0x1e0>)
 802ff74:	68da      	ldr	r2, [r3, #12]
 802ff76:	68fb      	ldr	r3, [r7, #12]
 802ff78:	43db      	mvns	r3, r3
 802ff7a:	493b      	ldr	r1, [pc, #236]	; (8030068 <HAL_GPIO_DeInit+0x1e0>)
 802ff7c:	4013      	ands	r3, r2
 802ff7e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 802ff80:	697b      	ldr	r3, [r7, #20]
 802ff82:	f003 0303 	and.w	r3, r3, #3
 802ff86:	009b      	lsls	r3, r3, #2
 802ff88:	220f      	movs	r2, #15
 802ff8a:	fa02 f303 	lsl.w	r3, r2, r3
 802ff8e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 802ff90:	4a2d      	ldr	r2, [pc, #180]	; (8030048 <HAL_GPIO_DeInit+0x1c0>)
 802ff92:	697b      	ldr	r3, [r7, #20]
 802ff94:	089b      	lsrs	r3, r3, #2
 802ff96:	3302      	adds	r3, #2
 802ff98:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 802ff9c:	68bb      	ldr	r3, [r7, #8]
 802ff9e:	43da      	mvns	r2, r3
 802ffa0:	4829      	ldr	r0, [pc, #164]	; (8030048 <HAL_GPIO_DeInit+0x1c0>)
 802ffa2:	697b      	ldr	r3, [r7, #20]
 802ffa4:	089b      	lsrs	r3, r3, #2
 802ffa6:	400a      	ands	r2, r1
 802ffa8:	3302      	adds	r3, #2
 802ffaa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 802ffae:	687b      	ldr	r3, [r7, #4]
 802ffb0:	681a      	ldr	r2, [r3, #0]
 802ffb2:	697b      	ldr	r3, [r7, #20]
 802ffb4:	005b      	lsls	r3, r3, #1
 802ffb6:	2103      	movs	r1, #3
 802ffb8:	fa01 f303 	lsl.w	r3, r1, r3
 802ffbc:	43db      	mvns	r3, r3
 802ffbe:	401a      	ands	r2, r3
 802ffc0:	687b      	ldr	r3, [r7, #4]
 802ffc2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 802ffc4:	697b      	ldr	r3, [r7, #20]
 802ffc6:	08da      	lsrs	r2, r3, #3
 802ffc8:	687b      	ldr	r3, [r7, #4]
 802ffca:	3208      	adds	r2, #8
 802ffcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802ffd0:	697b      	ldr	r3, [r7, #20]
 802ffd2:	f003 0307 	and.w	r3, r3, #7
 802ffd6:	009b      	lsls	r3, r3, #2
 802ffd8:	220f      	movs	r2, #15
 802ffda:	fa02 f303 	lsl.w	r3, r2, r3
 802ffde:	43db      	mvns	r3, r3
 802ffe0:	697a      	ldr	r2, [r7, #20]
 802ffe2:	08d2      	lsrs	r2, r2, #3
 802ffe4:	4019      	ands	r1, r3
 802ffe6:	687b      	ldr	r3, [r7, #4]
 802ffe8:	3208      	adds	r2, #8
 802ffea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 802ffee:	687b      	ldr	r3, [r7, #4]
 802fff0:	68da      	ldr	r2, [r3, #12]
 802fff2:	697b      	ldr	r3, [r7, #20]
 802fff4:	005b      	lsls	r3, r3, #1
 802fff6:	2103      	movs	r1, #3
 802fff8:	fa01 f303 	lsl.w	r3, r1, r3
 802fffc:	43db      	mvns	r3, r3
 802fffe:	401a      	ands	r2, r3
 8030000:	687b      	ldr	r3, [r7, #4]
 8030002:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8030004:	687b      	ldr	r3, [r7, #4]
 8030006:	685a      	ldr	r2, [r3, #4]
 8030008:	2101      	movs	r1, #1
 803000a:	697b      	ldr	r3, [r7, #20]
 803000c:	fa01 f303 	lsl.w	r3, r1, r3
 8030010:	43db      	mvns	r3, r3
 8030012:	401a      	ands	r2, r3
 8030014:	687b      	ldr	r3, [r7, #4]
 8030016:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8030018:	687b      	ldr	r3, [r7, #4]
 803001a:	689a      	ldr	r2, [r3, #8]
 803001c:	697b      	ldr	r3, [r7, #20]
 803001e:	005b      	lsls	r3, r3, #1
 8030020:	2103      	movs	r1, #3
 8030022:	fa01 f303 	lsl.w	r3, r1, r3
 8030026:	43db      	mvns	r3, r3
 8030028:	401a      	ands	r2, r3
 803002a:	687b      	ldr	r3, [r7, #4]
 803002c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 803002e:	697b      	ldr	r3, [r7, #20]
 8030030:	3301      	adds	r3, #1
 8030032:	617b      	str	r3, [r7, #20]
 8030034:	697b      	ldr	r3, [r7, #20]
 8030036:	2b0f      	cmp	r3, #15
 8030038:	f67f af34 	bls.w	802fea4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 803003c:	bf00      	nop
 803003e:	371c      	adds	r7, #28
 8030040:	46bd      	mov	sp, r7
 8030042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8030046:	4770      	bx	lr
 8030048:	40013800 	.word	0x40013800
 803004c:	40020000 	.word	0x40020000
 8030050:	40020400 	.word	0x40020400
 8030054:	40020800 	.word	0x40020800
 8030058:	40020c00 	.word	0x40020c00
 803005c:	40021000 	.word	0x40021000
 8030060:	40021400 	.word	0x40021400
 8030064:	40021800 	.word	0x40021800
 8030068:	40013c00 	.word	0x40013c00

0803006c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 803006c:	b480      	push	{r7}
 803006e:	b085      	sub	sp, #20
 8030070:	af00      	add	r7, sp, #0
 8030072:	6078      	str	r0, [r7, #4]
 8030074:	460b      	mov	r3, r1
 8030076:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8030078:	687b      	ldr	r3, [r7, #4]
 803007a:	691a      	ldr	r2, [r3, #16]
 803007c:	887b      	ldrh	r3, [r7, #2]
 803007e:	4013      	ands	r3, r2
 8030080:	2b00      	cmp	r3, #0
 8030082:	d002      	beq.n	803008a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8030084:	2301      	movs	r3, #1
 8030086:	73fb      	strb	r3, [r7, #15]
 8030088:	e001      	b.n	803008e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 803008a:	2300      	movs	r3, #0
 803008c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 803008e:	7bfb      	ldrb	r3, [r7, #15]
}
 8030090:	4618      	mov	r0, r3
 8030092:	3714      	adds	r7, #20
 8030094:	46bd      	mov	sp, r7
 8030096:	f85d 7b04 	ldr.w	r7, [sp], #4
 803009a:	4770      	bx	lr

0803009c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 803009c:	b480      	push	{r7}
 803009e:	b083      	sub	sp, #12
 80300a0:	af00      	add	r7, sp, #0
 80300a2:	6078      	str	r0, [r7, #4]
 80300a4:	460b      	mov	r3, r1
 80300a6:	807b      	strh	r3, [r7, #2]
 80300a8:	4613      	mov	r3, r2
 80300aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80300ac:	787b      	ldrb	r3, [r7, #1]
 80300ae:	2b00      	cmp	r3, #0
 80300b0:	d003      	beq.n	80300ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80300b2:	887a      	ldrh	r2, [r7, #2]
 80300b4:	687b      	ldr	r3, [r7, #4]
 80300b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80300b8:	e003      	b.n	80300c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80300ba:	887b      	ldrh	r3, [r7, #2]
 80300bc:	041a      	lsls	r2, r3, #16
 80300be:	687b      	ldr	r3, [r7, #4]
 80300c0:	619a      	str	r2, [r3, #24]
}
 80300c2:	bf00      	nop
 80300c4:	370c      	adds	r7, #12
 80300c6:	46bd      	mov	sp, r7
 80300c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80300cc:	4770      	bx	lr

080300ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80300ce:	b480      	push	{r7}
 80300d0:	b083      	sub	sp, #12
 80300d2:	af00      	add	r7, sp, #0
 80300d4:	6078      	str	r0, [r7, #4]
 80300d6:	460b      	mov	r3, r1
 80300d8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80300da:	687b      	ldr	r3, [r7, #4]
 80300dc:	695a      	ldr	r2, [r3, #20]
 80300de:	887b      	ldrh	r3, [r7, #2]
 80300e0:	401a      	ands	r2, r3
 80300e2:	887b      	ldrh	r3, [r7, #2]
 80300e4:	429a      	cmp	r2, r3
 80300e6:	d104      	bne.n	80300f2 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80300e8:	887b      	ldrh	r3, [r7, #2]
 80300ea:	041a      	lsls	r2, r3, #16
 80300ec:	687b      	ldr	r3, [r7, #4]
 80300ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80300f0:	e002      	b.n	80300f8 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80300f2:	887a      	ldrh	r2, [r7, #2]
 80300f4:	687b      	ldr	r3, [r7, #4]
 80300f6:	619a      	str	r2, [r3, #24]
}
 80300f8:	bf00      	nop
 80300fa:	370c      	adds	r7, #12
 80300fc:	46bd      	mov	sp, r7
 80300fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8030102:	4770      	bx	lr

08030104 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8030104:	b580      	push	{r7, lr}
 8030106:	b082      	sub	sp, #8
 8030108:	af00      	add	r7, sp, #0
 803010a:	4603      	mov	r3, r0
 803010c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 803010e:	4b08      	ldr	r3, [pc, #32]	; (8030130 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8030110:	695a      	ldr	r2, [r3, #20]
 8030112:	88fb      	ldrh	r3, [r7, #6]
 8030114:	4013      	ands	r3, r2
 8030116:	2b00      	cmp	r3, #0
 8030118:	d006      	beq.n	8030128 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 803011a:	4a05      	ldr	r2, [pc, #20]	; (8030130 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 803011c:	88fb      	ldrh	r3, [r7, #6]
 803011e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8030120:	88fb      	ldrh	r3, [r7, #6]
 8030122:	4618      	mov	r0, r3
 8030124:	f7fa f990 	bl	802a448 <HAL_GPIO_EXTI_Callback>
  }
}
 8030128:	bf00      	nop
 803012a:	3708      	adds	r7, #8
 803012c:	46bd      	mov	sp, r7
 803012e:	bd80      	pop	{r7, pc}
 8030130:	40013c00 	.word	0x40013c00

08030134 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8030134:	b580      	push	{r7, lr}
 8030136:	b084      	sub	sp, #16
 8030138:	af00      	add	r7, sp, #0
 803013a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 803013c:	687b      	ldr	r3, [r7, #4]
 803013e:	2b00      	cmp	r3, #0
 8030140:	d101      	bne.n	8030146 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8030142:	2301      	movs	r3, #1
 8030144:	e11f      	b.n	8030386 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8030146:	687b      	ldr	r3, [r7, #4]
 8030148:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 803014c:	b2db      	uxtb	r3, r3
 803014e:	2b00      	cmp	r3, #0
 8030150:	d106      	bne.n	8030160 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8030152:	687b      	ldr	r3, [r7, #4]
 8030154:	2200      	movs	r2, #0
 8030156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 803015a:	6878      	ldr	r0, [r7, #4]
 803015c:	f7fb fa6c 	bl	802b638 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8030160:	687b      	ldr	r3, [r7, #4]
 8030162:	2224      	movs	r2, #36	; 0x24
 8030164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8030168:	687b      	ldr	r3, [r7, #4]
 803016a:	681b      	ldr	r3, [r3, #0]
 803016c:	681a      	ldr	r2, [r3, #0]
 803016e:	687b      	ldr	r3, [r7, #4]
 8030170:	681b      	ldr	r3, [r3, #0]
 8030172:	f022 0201 	bic.w	r2, r2, #1
 8030176:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8030178:	687b      	ldr	r3, [r7, #4]
 803017a:	681b      	ldr	r3, [r3, #0]
 803017c:	681a      	ldr	r2, [r3, #0]
 803017e:	687b      	ldr	r3, [r7, #4]
 8030180:	681b      	ldr	r3, [r3, #0]
 8030182:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8030186:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8030188:	687b      	ldr	r3, [r7, #4]
 803018a:	681b      	ldr	r3, [r3, #0]
 803018c:	681a      	ldr	r2, [r3, #0]
 803018e:	687b      	ldr	r3, [r7, #4]
 8030190:	681b      	ldr	r3, [r3, #0]
 8030192:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8030196:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8030198:	f003 fe96 	bl	8033ec8 <HAL_RCC_GetPCLK1Freq>
 803019c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 803019e:	687b      	ldr	r3, [r7, #4]
 80301a0:	685b      	ldr	r3, [r3, #4]
 80301a2:	4a7b      	ldr	r2, [pc, #492]	; (8030390 <HAL_I2C_Init+0x25c>)
 80301a4:	4293      	cmp	r3, r2
 80301a6:	d807      	bhi.n	80301b8 <HAL_I2C_Init+0x84>
 80301a8:	68fb      	ldr	r3, [r7, #12]
 80301aa:	4a7a      	ldr	r2, [pc, #488]	; (8030394 <HAL_I2C_Init+0x260>)
 80301ac:	4293      	cmp	r3, r2
 80301ae:	bf94      	ite	ls
 80301b0:	2301      	movls	r3, #1
 80301b2:	2300      	movhi	r3, #0
 80301b4:	b2db      	uxtb	r3, r3
 80301b6:	e006      	b.n	80301c6 <HAL_I2C_Init+0x92>
 80301b8:	68fb      	ldr	r3, [r7, #12]
 80301ba:	4a77      	ldr	r2, [pc, #476]	; (8030398 <HAL_I2C_Init+0x264>)
 80301bc:	4293      	cmp	r3, r2
 80301be:	bf94      	ite	ls
 80301c0:	2301      	movls	r3, #1
 80301c2:	2300      	movhi	r3, #0
 80301c4:	b2db      	uxtb	r3, r3
 80301c6:	2b00      	cmp	r3, #0
 80301c8:	d001      	beq.n	80301ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80301ca:	2301      	movs	r3, #1
 80301cc:	e0db      	b.n	8030386 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80301ce:	68fb      	ldr	r3, [r7, #12]
 80301d0:	4a72      	ldr	r2, [pc, #456]	; (803039c <HAL_I2C_Init+0x268>)
 80301d2:	fba2 2303 	umull	r2, r3, r2, r3
 80301d6:	0c9b      	lsrs	r3, r3, #18
 80301d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80301da:	687b      	ldr	r3, [r7, #4]
 80301dc:	681b      	ldr	r3, [r3, #0]
 80301de:	685b      	ldr	r3, [r3, #4]
 80301e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80301e4:	687b      	ldr	r3, [r7, #4]
 80301e6:	681b      	ldr	r3, [r3, #0]
 80301e8:	68ba      	ldr	r2, [r7, #8]
 80301ea:	430a      	orrs	r2, r1
 80301ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80301ee:	687b      	ldr	r3, [r7, #4]
 80301f0:	681b      	ldr	r3, [r3, #0]
 80301f2:	6a1b      	ldr	r3, [r3, #32]
 80301f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80301f8:	687b      	ldr	r3, [r7, #4]
 80301fa:	685b      	ldr	r3, [r3, #4]
 80301fc:	4a64      	ldr	r2, [pc, #400]	; (8030390 <HAL_I2C_Init+0x25c>)
 80301fe:	4293      	cmp	r3, r2
 8030200:	d802      	bhi.n	8030208 <HAL_I2C_Init+0xd4>
 8030202:	68bb      	ldr	r3, [r7, #8]
 8030204:	3301      	adds	r3, #1
 8030206:	e009      	b.n	803021c <HAL_I2C_Init+0xe8>
 8030208:	68bb      	ldr	r3, [r7, #8]
 803020a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 803020e:	fb02 f303 	mul.w	r3, r2, r3
 8030212:	4a63      	ldr	r2, [pc, #396]	; (80303a0 <HAL_I2C_Init+0x26c>)
 8030214:	fba2 2303 	umull	r2, r3, r2, r3
 8030218:	099b      	lsrs	r3, r3, #6
 803021a:	3301      	adds	r3, #1
 803021c:	687a      	ldr	r2, [r7, #4]
 803021e:	6812      	ldr	r2, [r2, #0]
 8030220:	430b      	orrs	r3, r1
 8030222:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8030224:	687b      	ldr	r3, [r7, #4]
 8030226:	681b      	ldr	r3, [r3, #0]
 8030228:	69db      	ldr	r3, [r3, #28]
 803022a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 803022e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8030232:	687b      	ldr	r3, [r7, #4]
 8030234:	685b      	ldr	r3, [r3, #4]
 8030236:	4956      	ldr	r1, [pc, #344]	; (8030390 <HAL_I2C_Init+0x25c>)
 8030238:	428b      	cmp	r3, r1
 803023a:	d80d      	bhi.n	8030258 <HAL_I2C_Init+0x124>
 803023c:	68fb      	ldr	r3, [r7, #12]
 803023e:	1e59      	subs	r1, r3, #1
 8030240:	687b      	ldr	r3, [r7, #4]
 8030242:	685b      	ldr	r3, [r3, #4]
 8030244:	005b      	lsls	r3, r3, #1
 8030246:	fbb1 f3f3 	udiv	r3, r1, r3
 803024a:	3301      	adds	r3, #1
 803024c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8030250:	2b04      	cmp	r3, #4
 8030252:	bf38      	it	cc
 8030254:	2304      	movcc	r3, #4
 8030256:	e04f      	b.n	80302f8 <HAL_I2C_Init+0x1c4>
 8030258:	687b      	ldr	r3, [r7, #4]
 803025a:	689b      	ldr	r3, [r3, #8]
 803025c:	2b00      	cmp	r3, #0
 803025e:	d111      	bne.n	8030284 <HAL_I2C_Init+0x150>
 8030260:	68fb      	ldr	r3, [r7, #12]
 8030262:	1e58      	subs	r0, r3, #1
 8030264:	687b      	ldr	r3, [r7, #4]
 8030266:	6859      	ldr	r1, [r3, #4]
 8030268:	460b      	mov	r3, r1
 803026a:	005b      	lsls	r3, r3, #1
 803026c:	440b      	add	r3, r1
 803026e:	fbb0 f3f3 	udiv	r3, r0, r3
 8030272:	3301      	adds	r3, #1
 8030274:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8030278:	2b00      	cmp	r3, #0
 803027a:	bf0c      	ite	eq
 803027c:	2301      	moveq	r3, #1
 803027e:	2300      	movne	r3, #0
 8030280:	b2db      	uxtb	r3, r3
 8030282:	e012      	b.n	80302aa <HAL_I2C_Init+0x176>
 8030284:	68fb      	ldr	r3, [r7, #12]
 8030286:	1e58      	subs	r0, r3, #1
 8030288:	687b      	ldr	r3, [r7, #4]
 803028a:	6859      	ldr	r1, [r3, #4]
 803028c:	460b      	mov	r3, r1
 803028e:	009b      	lsls	r3, r3, #2
 8030290:	440b      	add	r3, r1
 8030292:	0099      	lsls	r1, r3, #2
 8030294:	440b      	add	r3, r1
 8030296:	fbb0 f3f3 	udiv	r3, r0, r3
 803029a:	3301      	adds	r3, #1
 803029c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80302a0:	2b00      	cmp	r3, #0
 80302a2:	bf0c      	ite	eq
 80302a4:	2301      	moveq	r3, #1
 80302a6:	2300      	movne	r3, #0
 80302a8:	b2db      	uxtb	r3, r3
 80302aa:	2b00      	cmp	r3, #0
 80302ac:	d001      	beq.n	80302b2 <HAL_I2C_Init+0x17e>
 80302ae:	2301      	movs	r3, #1
 80302b0:	e022      	b.n	80302f8 <HAL_I2C_Init+0x1c4>
 80302b2:	687b      	ldr	r3, [r7, #4]
 80302b4:	689b      	ldr	r3, [r3, #8]
 80302b6:	2b00      	cmp	r3, #0
 80302b8:	d10e      	bne.n	80302d8 <HAL_I2C_Init+0x1a4>
 80302ba:	68fb      	ldr	r3, [r7, #12]
 80302bc:	1e58      	subs	r0, r3, #1
 80302be:	687b      	ldr	r3, [r7, #4]
 80302c0:	6859      	ldr	r1, [r3, #4]
 80302c2:	460b      	mov	r3, r1
 80302c4:	005b      	lsls	r3, r3, #1
 80302c6:	440b      	add	r3, r1
 80302c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80302cc:	3301      	adds	r3, #1
 80302ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80302d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80302d6:	e00f      	b.n	80302f8 <HAL_I2C_Init+0x1c4>
 80302d8:	68fb      	ldr	r3, [r7, #12]
 80302da:	1e58      	subs	r0, r3, #1
 80302dc:	687b      	ldr	r3, [r7, #4]
 80302de:	6859      	ldr	r1, [r3, #4]
 80302e0:	460b      	mov	r3, r1
 80302e2:	009b      	lsls	r3, r3, #2
 80302e4:	440b      	add	r3, r1
 80302e6:	0099      	lsls	r1, r3, #2
 80302e8:	440b      	add	r3, r1
 80302ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80302ee:	3301      	adds	r3, #1
 80302f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80302f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80302f8:	6879      	ldr	r1, [r7, #4]
 80302fa:	6809      	ldr	r1, [r1, #0]
 80302fc:	4313      	orrs	r3, r2
 80302fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8030300:	687b      	ldr	r3, [r7, #4]
 8030302:	681b      	ldr	r3, [r3, #0]
 8030304:	681b      	ldr	r3, [r3, #0]
 8030306:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 803030a:	687b      	ldr	r3, [r7, #4]
 803030c:	69da      	ldr	r2, [r3, #28]
 803030e:	687b      	ldr	r3, [r7, #4]
 8030310:	6a1b      	ldr	r3, [r3, #32]
 8030312:	431a      	orrs	r2, r3
 8030314:	687b      	ldr	r3, [r7, #4]
 8030316:	681b      	ldr	r3, [r3, #0]
 8030318:	430a      	orrs	r2, r1
 803031a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 803031c:	687b      	ldr	r3, [r7, #4]
 803031e:	681b      	ldr	r3, [r3, #0]
 8030320:	689b      	ldr	r3, [r3, #8]
 8030322:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8030326:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 803032a:	687a      	ldr	r2, [r7, #4]
 803032c:	6911      	ldr	r1, [r2, #16]
 803032e:	687a      	ldr	r2, [r7, #4]
 8030330:	68d2      	ldr	r2, [r2, #12]
 8030332:	4311      	orrs	r1, r2
 8030334:	687a      	ldr	r2, [r7, #4]
 8030336:	6812      	ldr	r2, [r2, #0]
 8030338:	430b      	orrs	r3, r1
 803033a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 803033c:	687b      	ldr	r3, [r7, #4]
 803033e:	681b      	ldr	r3, [r3, #0]
 8030340:	68db      	ldr	r3, [r3, #12]
 8030342:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8030346:	687b      	ldr	r3, [r7, #4]
 8030348:	695a      	ldr	r2, [r3, #20]
 803034a:	687b      	ldr	r3, [r7, #4]
 803034c:	699b      	ldr	r3, [r3, #24]
 803034e:	431a      	orrs	r2, r3
 8030350:	687b      	ldr	r3, [r7, #4]
 8030352:	681b      	ldr	r3, [r3, #0]
 8030354:	430a      	orrs	r2, r1
 8030356:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8030358:	687b      	ldr	r3, [r7, #4]
 803035a:	681b      	ldr	r3, [r3, #0]
 803035c:	681a      	ldr	r2, [r3, #0]
 803035e:	687b      	ldr	r3, [r7, #4]
 8030360:	681b      	ldr	r3, [r3, #0]
 8030362:	f042 0201 	orr.w	r2, r2, #1
 8030366:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8030368:	687b      	ldr	r3, [r7, #4]
 803036a:	2200      	movs	r2, #0
 803036c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 803036e:	687b      	ldr	r3, [r7, #4]
 8030370:	2220      	movs	r2, #32
 8030372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8030376:	687b      	ldr	r3, [r7, #4]
 8030378:	2200      	movs	r2, #0
 803037a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 803037c:	687b      	ldr	r3, [r7, #4]
 803037e:	2200      	movs	r2, #0
 8030380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8030384:	2300      	movs	r3, #0
}
 8030386:	4618      	mov	r0, r3
 8030388:	3710      	adds	r7, #16
 803038a:	46bd      	mov	sp, r7
 803038c:	bd80      	pop	{r7, pc}
 803038e:	bf00      	nop
 8030390:	000186a0 	.word	0x000186a0
 8030394:	001e847f 	.word	0x001e847f
 8030398:	003d08ff 	.word	0x003d08ff
 803039c:	431bde83 	.word	0x431bde83
 80303a0:	10624dd3 	.word	0x10624dd3

080303a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80303a4:	b580      	push	{r7, lr}
 80303a6:	b088      	sub	sp, #32
 80303a8:	af02      	add	r7, sp, #8
 80303aa:	60f8      	str	r0, [r7, #12]
 80303ac:	607a      	str	r2, [r7, #4]
 80303ae:	461a      	mov	r2, r3
 80303b0:	460b      	mov	r3, r1
 80303b2:	817b      	strh	r3, [r7, #10]
 80303b4:	4613      	mov	r3, r2
 80303b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80303b8:	f7fb ff7e 	bl	802c2b8 <HAL_GetTick>
 80303bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80303be:	68fb      	ldr	r3, [r7, #12]
 80303c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80303c4:	b2db      	uxtb	r3, r3
 80303c6:	2b20      	cmp	r3, #32
 80303c8:	f040 80e0 	bne.w	803058c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80303cc:	697b      	ldr	r3, [r7, #20]
 80303ce:	9300      	str	r3, [sp, #0]
 80303d0:	2319      	movs	r3, #25
 80303d2:	2201      	movs	r2, #1
 80303d4:	4970      	ldr	r1, [pc, #448]	; (8030598 <HAL_I2C_Master_Transmit+0x1f4>)
 80303d6:	68f8      	ldr	r0, [r7, #12]
 80303d8:	f002 fb21 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 80303dc:	4603      	mov	r3, r0
 80303de:	2b00      	cmp	r3, #0
 80303e0:	d001      	beq.n	80303e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80303e2:	2302      	movs	r3, #2
 80303e4:	e0d3      	b.n	803058e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80303e6:	68fb      	ldr	r3, [r7, #12]
 80303e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80303ec:	2b01      	cmp	r3, #1
 80303ee:	d101      	bne.n	80303f4 <HAL_I2C_Master_Transmit+0x50>
 80303f0:	2302      	movs	r3, #2
 80303f2:	e0cc      	b.n	803058e <HAL_I2C_Master_Transmit+0x1ea>
 80303f4:	68fb      	ldr	r3, [r7, #12]
 80303f6:	2201      	movs	r2, #1
 80303f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80303fc:	68fb      	ldr	r3, [r7, #12]
 80303fe:	681b      	ldr	r3, [r3, #0]
 8030400:	681b      	ldr	r3, [r3, #0]
 8030402:	f003 0301 	and.w	r3, r3, #1
 8030406:	2b01      	cmp	r3, #1
 8030408:	d007      	beq.n	803041a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 803040a:	68fb      	ldr	r3, [r7, #12]
 803040c:	681b      	ldr	r3, [r3, #0]
 803040e:	681a      	ldr	r2, [r3, #0]
 8030410:	68fb      	ldr	r3, [r7, #12]
 8030412:	681b      	ldr	r3, [r3, #0]
 8030414:	f042 0201 	orr.w	r2, r2, #1
 8030418:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 803041a:	68fb      	ldr	r3, [r7, #12]
 803041c:	681b      	ldr	r3, [r3, #0]
 803041e:	681a      	ldr	r2, [r3, #0]
 8030420:	68fb      	ldr	r3, [r7, #12]
 8030422:	681b      	ldr	r3, [r3, #0]
 8030424:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8030428:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 803042a:	68fb      	ldr	r3, [r7, #12]
 803042c:	2221      	movs	r2, #33	; 0x21
 803042e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8030432:	68fb      	ldr	r3, [r7, #12]
 8030434:	2210      	movs	r2, #16
 8030436:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 803043a:	68fb      	ldr	r3, [r7, #12]
 803043c:	2200      	movs	r2, #0
 803043e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8030440:	68fb      	ldr	r3, [r7, #12]
 8030442:	687a      	ldr	r2, [r7, #4]
 8030444:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8030446:	68fb      	ldr	r3, [r7, #12]
 8030448:	893a      	ldrh	r2, [r7, #8]
 803044a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 803044c:	68fb      	ldr	r3, [r7, #12]
 803044e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030450:	b29a      	uxth	r2, r3
 8030452:	68fb      	ldr	r3, [r7, #12]
 8030454:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8030456:	68fb      	ldr	r3, [r7, #12]
 8030458:	4a50      	ldr	r2, [pc, #320]	; (803059c <HAL_I2C_Master_Transmit+0x1f8>)
 803045a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 803045c:	8979      	ldrh	r1, [r7, #10]
 803045e:	697b      	ldr	r3, [r7, #20]
 8030460:	6a3a      	ldr	r2, [r7, #32]
 8030462:	68f8      	ldr	r0, [r7, #12]
 8030464:	f002 f860 	bl	8032528 <I2C_MasterRequestWrite>
 8030468:	4603      	mov	r3, r0
 803046a:	2b00      	cmp	r3, #0
 803046c:	d001      	beq.n	8030472 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 803046e:	2301      	movs	r3, #1
 8030470:	e08d      	b.n	803058e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8030472:	2300      	movs	r3, #0
 8030474:	613b      	str	r3, [r7, #16]
 8030476:	68fb      	ldr	r3, [r7, #12]
 8030478:	681b      	ldr	r3, [r3, #0]
 803047a:	695b      	ldr	r3, [r3, #20]
 803047c:	613b      	str	r3, [r7, #16]
 803047e:	68fb      	ldr	r3, [r7, #12]
 8030480:	681b      	ldr	r3, [r3, #0]
 8030482:	699b      	ldr	r3, [r3, #24]
 8030484:	613b      	str	r3, [r7, #16]
 8030486:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8030488:	e066      	b.n	8030558 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 803048a:	697a      	ldr	r2, [r7, #20]
 803048c:	6a39      	ldr	r1, [r7, #32]
 803048e:	68f8      	ldr	r0, [r7, #12]
 8030490:	f002 fb9b 	bl	8032bca <I2C_WaitOnTXEFlagUntilTimeout>
 8030494:	4603      	mov	r3, r0
 8030496:	2b00      	cmp	r3, #0
 8030498:	d00d      	beq.n	80304b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 803049a:	68fb      	ldr	r3, [r7, #12]
 803049c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803049e:	2b04      	cmp	r3, #4
 80304a0:	d107      	bne.n	80304b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80304a2:	68fb      	ldr	r3, [r7, #12]
 80304a4:	681b      	ldr	r3, [r3, #0]
 80304a6:	681a      	ldr	r2, [r3, #0]
 80304a8:	68fb      	ldr	r3, [r7, #12]
 80304aa:	681b      	ldr	r3, [r3, #0]
 80304ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80304b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80304b2:	2301      	movs	r3, #1
 80304b4:	e06b      	b.n	803058e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80304b6:	68fb      	ldr	r3, [r7, #12]
 80304b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80304ba:	781a      	ldrb	r2, [r3, #0]
 80304bc:	68fb      	ldr	r3, [r7, #12]
 80304be:	681b      	ldr	r3, [r3, #0]
 80304c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80304c2:	68fb      	ldr	r3, [r7, #12]
 80304c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80304c6:	1c5a      	adds	r2, r3, #1
 80304c8:	68fb      	ldr	r3, [r7, #12]
 80304ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80304cc:	68fb      	ldr	r3, [r7, #12]
 80304ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80304d0:	b29b      	uxth	r3, r3
 80304d2:	3b01      	subs	r3, #1
 80304d4:	b29a      	uxth	r2, r3
 80304d6:	68fb      	ldr	r3, [r7, #12]
 80304d8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80304da:	68fb      	ldr	r3, [r7, #12]
 80304dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80304de:	3b01      	subs	r3, #1
 80304e0:	b29a      	uxth	r2, r3
 80304e2:	68fb      	ldr	r3, [r7, #12]
 80304e4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80304e6:	68fb      	ldr	r3, [r7, #12]
 80304e8:	681b      	ldr	r3, [r3, #0]
 80304ea:	695b      	ldr	r3, [r3, #20]
 80304ec:	f003 0304 	and.w	r3, r3, #4
 80304f0:	2b04      	cmp	r3, #4
 80304f2:	d11b      	bne.n	803052c <HAL_I2C_Master_Transmit+0x188>
 80304f4:	68fb      	ldr	r3, [r7, #12]
 80304f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80304f8:	2b00      	cmp	r3, #0
 80304fa:	d017      	beq.n	803052c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80304fc:	68fb      	ldr	r3, [r7, #12]
 80304fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030500:	781a      	ldrb	r2, [r3, #0]
 8030502:	68fb      	ldr	r3, [r7, #12]
 8030504:	681b      	ldr	r3, [r3, #0]
 8030506:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8030508:	68fb      	ldr	r3, [r7, #12]
 803050a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803050c:	1c5a      	adds	r2, r3, #1
 803050e:	68fb      	ldr	r3, [r7, #12]
 8030510:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8030512:	68fb      	ldr	r3, [r7, #12]
 8030514:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030516:	b29b      	uxth	r3, r3
 8030518:	3b01      	subs	r3, #1
 803051a:	b29a      	uxth	r2, r3
 803051c:	68fb      	ldr	r3, [r7, #12]
 803051e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8030520:	68fb      	ldr	r3, [r7, #12]
 8030522:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030524:	3b01      	subs	r3, #1
 8030526:	b29a      	uxth	r2, r3
 8030528:	68fb      	ldr	r3, [r7, #12]
 803052a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 803052c:	697a      	ldr	r2, [r7, #20]
 803052e:	6a39      	ldr	r1, [r7, #32]
 8030530:	68f8      	ldr	r0, [r7, #12]
 8030532:	f002 fb8b 	bl	8032c4c <I2C_WaitOnBTFFlagUntilTimeout>
 8030536:	4603      	mov	r3, r0
 8030538:	2b00      	cmp	r3, #0
 803053a:	d00d      	beq.n	8030558 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 803053c:	68fb      	ldr	r3, [r7, #12]
 803053e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8030540:	2b04      	cmp	r3, #4
 8030542:	d107      	bne.n	8030554 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030544:	68fb      	ldr	r3, [r7, #12]
 8030546:	681b      	ldr	r3, [r3, #0]
 8030548:	681a      	ldr	r2, [r3, #0]
 803054a:	68fb      	ldr	r3, [r7, #12]
 803054c:	681b      	ldr	r3, [r3, #0]
 803054e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030552:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8030554:	2301      	movs	r3, #1
 8030556:	e01a      	b.n	803058e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8030558:	68fb      	ldr	r3, [r7, #12]
 803055a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 803055c:	2b00      	cmp	r3, #0
 803055e:	d194      	bne.n	803048a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030560:	68fb      	ldr	r3, [r7, #12]
 8030562:	681b      	ldr	r3, [r3, #0]
 8030564:	681a      	ldr	r2, [r3, #0]
 8030566:	68fb      	ldr	r3, [r7, #12]
 8030568:	681b      	ldr	r3, [r3, #0]
 803056a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803056e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8030570:	68fb      	ldr	r3, [r7, #12]
 8030572:	2220      	movs	r2, #32
 8030574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8030578:	68fb      	ldr	r3, [r7, #12]
 803057a:	2200      	movs	r2, #0
 803057c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8030580:	68fb      	ldr	r3, [r7, #12]
 8030582:	2200      	movs	r2, #0
 8030584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8030588:	2300      	movs	r3, #0
 803058a:	e000      	b.n	803058e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 803058c:	2302      	movs	r3, #2
  }
}
 803058e:	4618      	mov	r0, r3
 8030590:	3718      	adds	r7, #24
 8030592:	46bd      	mov	sp, r7
 8030594:	bd80      	pop	{r7, pc}
 8030596:	bf00      	nop
 8030598:	00100002 	.word	0x00100002
 803059c:	ffff0000 	.word	0xffff0000

080305a0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80305a0:	b580      	push	{r7, lr}
 80305a2:	b088      	sub	sp, #32
 80305a4:	af02      	add	r7, sp, #8
 80305a6:	60f8      	str	r0, [r7, #12]
 80305a8:	4608      	mov	r0, r1
 80305aa:	4611      	mov	r1, r2
 80305ac:	461a      	mov	r2, r3
 80305ae:	4603      	mov	r3, r0
 80305b0:	817b      	strh	r3, [r7, #10]
 80305b2:	460b      	mov	r3, r1
 80305b4:	813b      	strh	r3, [r7, #8]
 80305b6:	4613      	mov	r3, r2
 80305b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80305ba:	f7fb fe7d 	bl	802c2b8 <HAL_GetTick>
 80305be:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80305c0:	68fb      	ldr	r3, [r7, #12]
 80305c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80305c6:	b2db      	uxtb	r3, r3
 80305c8:	2b20      	cmp	r3, #32
 80305ca:	f040 80d9 	bne.w	8030780 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80305ce:	697b      	ldr	r3, [r7, #20]
 80305d0:	9300      	str	r3, [sp, #0]
 80305d2:	2319      	movs	r3, #25
 80305d4:	2201      	movs	r2, #1
 80305d6:	496d      	ldr	r1, [pc, #436]	; (803078c <HAL_I2C_Mem_Write+0x1ec>)
 80305d8:	68f8      	ldr	r0, [r7, #12]
 80305da:	f002 fa20 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 80305de:	4603      	mov	r3, r0
 80305e0:	2b00      	cmp	r3, #0
 80305e2:	d001      	beq.n	80305e8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80305e4:	2302      	movs	r3, #2
 80305e6:	e0cc      	b.n	8030782 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80305e8:	68fb      	ldr	r3, [r7, #12]
 80305ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80305ee:	2b01      	cmp	r3, #1
 80305f0:	d101      	bne.n	80305f6 <HAL_I2C_Mem_Write+0x56>
 80305f2:	2302      	movs	r3, #2
 80305f4:	e0c5      	b.n	8030782 <HAL_I2C_Mem_Write+0x1e2>
 80305f6:	68fb      	ldr	r3, [r7, #12]
 80305f8:	2201      	movs	r2, #1
 80305fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80305fe:	68fb      	ldr	r3, [r7, #12]
 8030600:	681b      	ldr	r3, [r3, #0]
 8030602:	681b      	ldr	r3, [r3, #0]
 8030604:	f003 0301 	and.w	r3, r3, #1
 8030608:	2b01      	cmp	r3, #1
 803060a:	d007      	beq.n	803061c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 803060c:	68fb      	ldr	r3, [r7, #12]
 803060e:	681b      	ldr	r3, [r3, #0]
 8030610:	681a      	ldr	r2, [r3, #0]
 8030612:	68fb      	ldr	r3, [r7, #12]
 8030614:	681b      	ldr	r3, [r3, #0]
 8030616:	f042 0201 	orr.w	r2, r2, #1
 803061a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 803061c:	68fb      	ldr	r3, [r7, #12]
 803061e:	681b      	ldr	r3, [r3, #0]
 8030620:	681a      	ldr	r2, [r3, #0]
 8030622:	68fb      	ldr	r3, [r7, #12]
 8030624:	681b      	ldr	r3, [r3, #0]
 8030626:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 803062a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 803062c:	68fb      	ldr	r3, [r7, #12]
 803062e:	2221      	movs	r2, #33	; 0x21
 8030630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8030634:	68fb      	ldr	r3, [r7, #12]
 8030636:	2240      	movs	r2, #64	; 0x40
 8030638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 803063c:	68fb      	ldr	r3, [r7, #12]
 803063e:	2200      	movs	r2, #0
 8030640:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8030642:	68fb      	ldr	r3, [r7, #12]
 8030644:	6a3a      	ldr	r2, [r7, #32]
 8030646:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8030648:	68fb      	ldr	r3, [r7, #12]
 803064a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 803064c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 803064e:	68fb      	ldr	r3, [r7, #12]
 8030650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030652:	b29a      	uxth	r2, r3
 8030654:	68fb      	ldr	r3, [r7, #12]
 8030656:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8030658:	68fb      	ldr	r3, [r7, #12]
 803065a:	4a4d      	ldr	r2, [pc, #308]	; (8030790 <HAL_I2C_Mem_Write+0x1f0>)
 803065c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 803065e:	88f8      	ldrh	r0, [r7, #6]
 8030660:	893a      	ldrh	r2, [r7, #8]
 8030662:	8979      	ldrh	r1, [r7, #10]
 8030664:	697b      	ldr	r3, [r7, #20]
 8030666:	9301      	str	r3, [sp, #4]
 8030668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803066a:	9300      	str	r3, [sp, #0]
 803066c:	4603      	mov	r3, r0
 803066e:	68f8      	ldr	r0, [r7, #12]
 8030670:	f001 ffdc 	bl	803262c <I2C_RequestMemoryWrite>
 8030674:	4603      	mov	r3, r0
 8030676:	2b00      	cmp	r3, #0
 8030678:	d052      	beq.n	8030720 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 803067a:	2301      	movs	r3, #1
 803067c:	e081      	b.n	8030782 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 803067e:	697a      	ldr	r2, [r7, #20]
 8030680:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8030682:	68f8      	ldr	r0, [r7, #12]
 8030684:	f002 faa1 	bl	8032bca <I2C_WaitOnTXEFlagUntilTimeout>
 8030688:	4603      	mov	r3, r0
 803068a:	2b00      	cmp	r3, #0
 803068c:	d00d      	beq.n	80306aa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 803068e:	68fb      	ldr	r3, [r7, #12]
 8030690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8030692:	2b04      	cmp	r3, #4
 8030694:	d107      	bne.n	80306a6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030696:	68fb      	ldr	r3, [r7, #12]
 8030698:	681b      	ldr	r3, [r3, #0]
 803069a:	681a      	ldr	r2, [r3, #0]
 803069c:	68fb      	ldr	r3, [r7, #12]
 803069e:	681b      	ldr	r3, [r3, #0]
 80306a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80306a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80306a6:	2301      	movs	r3, #1
 80306a8:	e06b      	b.n	8030782 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80306aa:	68fb      	ldr	r3, [r7, #12]
 80306ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80306ae:	781a      	ldrb	r2, [r3, #0]
 80306b0:	68fb      	ldr	r3, [r7, #12]
 80306b2:	681b      	ldr	r3, [r3, #0]
 80306b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80306b6:	68fb      	ldr	r3, [r7, #12]
 80306b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80306ba:	1c5a      	adds	r2, r3, #1
 80306bc:	68fb      	ldr	r3, [r7, #12]
 80306be:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80306c0:	68fb      	ldr	r3, [r7, #12]
 80306c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80306c4:	3b01      	subs	r3, #1
 80306c6:	b29a      	uxth	r2, r3
 80306c8:	68fb      	ldr	r3, [r7, #12]
 80306ca:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80306cc:	68fb      	ldr	r3, [r7, #12]
 80306ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80306d0:	b29b      	uxth	r3, r3
 80306d2:	3b01      	subs	r3, #1
 80306d4:	b29a      	uxth	r2, r3
 80306d6:	68fb      	ldr	r3, [r7, #12]
 80306d8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80306da:	68fb      	ldr	r3, [r7, #12]
 80306dc:	681b      	ldr	r3, [r3, #0]
 80306de:	695b      	ldr	r3, [r3, #20]
 80306e0:	f003 0304 	and.w	r3, r3, #4
 80306e4:	2b04      	cmp	r3, #4
 80306e6:	d11b      	bne.n	8030720 <HAL_I2C_Mem_Write+0x180>
 80306e8:	68fb      	ldr	r3, [r7, #12]
 80306ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80306ec:	2b00      	cmp	r3, #0
 80306ee:	d017      	beq.n	8030720 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80306f0:	68fb      	ldr	r3, [r7, #12]
 80306f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80306f4:	781a      	ldrb	r2, [r3, #0]
 80306f6:	68fb      	ldr	r3, [r7, #12]
 80306f8:	681b      	ldr	r3, [r3, #0]
 80306fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80306fc:	68fb      	ldr	r3, [r7, #12]
 80306fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030700:	1c5a      	adds	r2, r3, #1
 8030702:	68fb      	ldr	r3, [r7, #12]
 8030704:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8030706:	68fb      	ldr	r3, [r7, #12]
 8030708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 803070a:	3b01      	subs	r3, #1
 803070c:	b29a      	uxth	r2, r3
 803070e:	68fb      	ldr	r3, [r7, #12]
 8030710:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8030712:	68fb      	ldr	r3, [r7, #12]
 8030714:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030716:	b29b      	uxth	r3, r3
 8030718:	3b01      	subs	r3, #1
 803071a:	b29a      	uxth	r2, r3
 803071c:	68fb      	ldr	r3, [r7, #12]
 803071e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8030720:	68fb      	ldr	r3, [r7, #12]
 8030722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030724:	2b00      	cmp	r3, #0
 8030726:	d1aa      	bne.n	803067e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8030728:	697a      	ldr	r2, [r7, #20]
 803072a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 803072c:	68f8      	ldr	r0, [r7, #12]
 803072e:	f002 fa8d 	bl	8032c4c <I2C_WaitOnBTFFlagUntilTimeout>
 8030732:	4603      	mov	r3, r0
 8030734:	2b00      	cmp	r3, #0
 8030736:	d00d      	beq.n	8030754 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8030738:	68fb      	ldr	r3, [r7, #12]
 803073a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803073c:	2b04      	cmp	r3, #4
 803073e:	d107      	bne.n	8030750 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030740:	68fb      	ldr	r3, [r7, #12]
 8030742:	681b      	ldr	r3, [r3, #0]
 8030744:	681a      	ldr	r2, [r3, #0]
 8030746:	68fb      	ldr	r3, [r7, #12]
 8030748:	681b      	ldr	r3, [r3, #0]
 803074a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803074e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8030750:	2301      	movs	r3, #1
 8030752:	e016      	b.n	8030782 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030754:	68fb      	ldr	r3, [r7, #12]
 8030756:	681b      	ldr	r3, [r3, #0]
 8030758:	681a      	ldr	r2, [r3, #0]
 803075a:	68fb      	ldr	r3, [r7, #12]
 803075c:	681b      	ldr	r3, [r3, #0]
 803075e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030762:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8030764:	68fb      	ldr	r3, [r7, #12]
 8030766:	2220      	movs	r2, #32
 8030768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 803076c:	68fb      	ldr	r3, [r7, #12]
 803076e:	2200      	movs	r2, #0
 8030770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8030774:	68fb      	ldr	r3, [r7, #12]
 8030776:	2200      	movs	r2, #0
 8030778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 803077c:	2300      	movs	r3, #0
 803077e:	e000      	b.n	8030782 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8030780:	2302      	movs	r3, #2
  }
}
 8030782:	4618      	mov	r0, r3
 8030784:	3718      	adds	r7, #24
 8030786:	46bd      	mov	sp, r7
 8030788:	bd80      	pop	{r7, pc}
 803078a:	bf00      	nop
 803078c:	00100002 	.word	0x00100002
 8030790:	ffff0000 	.word	0xffff0000

08030794 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8030794:	b580      	push	{r7, lr}
 8030796:	b08c      	sub	sp, #48	; 0x30
 8030798:	af02      	add	r7, sp, #8
 803079a:	60f8      	str	r0, [r7, #12]
 803079c:	4608      	mov	r0, r1
 803079e:	4611      	mov	r1, r2
 80307a0:	461a      	mov	r2, r3
 80307a2:	4603      	mov	r3, r0
 80307a4:	817b      	strh	r3, [r7, #10]
 80307a6:	460b      	mov	r3, r1
 80307a8:	813b      	strh	r3, [r7, #8]
 80307aa:	4613      	mov	r3, r2
 80307ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80307ae:	f7fb fd83 	bl	802c2b8 <HAL_GetTick>
 80307b2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80307b4:	68fb      	ldr	r3, [r7, #12]
 80307b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80307ba:	b2db      	uxtb	r3, r3
 80307bc:	2b20      	cmp	r3, #32
 80307be:	f040 8208 	bne.w	8030bd2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80307c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80307c4:	9300      	str	r3, [sp, #0]
 80307c6:	2319      	movs	r3, #25
 80307c8:	2201      	movs	r2, #1
 80307ca:	497b      	ldr	r1, [pc, #492]	; (80309b8 <HAL_I2C_Mem_Read+0x224>)
 80307cc:	68f8      	ldr	r0, [r7, #12]
 80307ce:	f002 f926 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 80307d2:	4603      	mov	r3, r0
 80307d4:	2b00      	cmp	r3, #0
 80307d6:	d001      	beq.n	80307dc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80307d8:	2302      	movs	r3, #2
 80307da:	e1fb      	b.n	8030bd4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80307dc:	68fb      	ldr	r3, [r7, #12]
 80307de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80307e2:	2b01      	cmp	r3, #1
 80307e4:	d101      	bne.n	80307ea <HAL_I2C_Mem_Read+0x56>
 80307e6:	2302      	movs	r3, #2
 80307e8:	e1f4      	b.n	8030bd4 <HAL_I2C_Mem_Read+0x440>
 80307ea:	68fb      	ldr	r3, [r7, #12]
 80307ec:	2201      	movs	r2, #1
 80307ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80307f2:	68fb      	ldr	r3, [r7, #12]
 80307f4:	681b      	ldr	r3, [r3, #0]
 80307f6:	681b      	ldr	r3, [r3, #0]
 80307f8:	f003 0301 	and.w	r3, r3, #1
 80307fc:	2b01      	cmp	r3, #1
 80307fe:	d007      	beq.n	8030810 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8030800:	68fb      	ldr	r3, [r7, #12]
 8030802:	681b      	ldr	r3, [r3, #0]
 8030804:	681a      	ldr	r2, [r3, #0]
 8030806:	68fb      	ldr	r3, [r7, #12]
 8030808:	681b      	ldr	r3, [r3, #0]
 803080a:	f042 0201 	orr.w	r2, r2, #1
 803080e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8030810:	68fb      	ldr	r3, [r7, #12]
 8030812:	681b      	ldr	r3, [r3, #0]
 8030814:	681a      	ldr	r2, [r3, #0]
 8030816:	68fb      	ldr	r3, [r7, #12]
 8030818:	681b      	ldr	r3, [r3, #0]
 803081a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 803081e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8030820:	68fb      	ldr	r3, [r7, #12]
 8030822:	2222      	movs	r2, #34	; 0x22
 8030824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8030828:	68fb      	ldr	r3, [r7, #12]
 803082a:	2240      	movs	r2, #64	; 0x40
 803082c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8030830:	68fb      	ldr	r3, [r7, #12]
 8030832:	2200      	movs	r2, #0
 8030834:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8030836:	68fb      	ldr	r3, [r7, #12]
 8030838:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 803083a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 803083c:	68fb      	ldr	r3, [r7, #12]
 803083e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8030840:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8030842:	68fb      	ldr	r3, [r7, #12]
 8030844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030846:	b29a      	uxth	r2, r3
 8030848:	68fb      	ldr	r3, [r7, #12]
 803084a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 803084c:	68fb      	ldr	r3, [r7, #12]
 803084e:	4a5b      	ldr	r2, [pc, #364]	; (80309bc <HAL_I2C_Mem_Read+0x228>)
 8030850:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8030852:	88f8      	ldrh	r0, [r7, #6]
 8030854:	893a      	ldrh	r2, [r7, #8]
 8030856:	8979      	ldrh	r1, [r7, #10]
 8030858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803085a:	9301      	str	r3, [sp, #4]
 803085c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 803085e:	9300      	str	r3, [sp, #0]
 8030860:	4603      	mov	r3, r0
 8030862:	68f8      	ldr	r0, [r7, #12]
 8030864:	f001 ff76 	bl	8032754 <I2C_RequestMemoryRead>
 8030868:	4603      	mov	r3, r0
 803086a:	2b00      	cmp	r3, #0
 803086c:	d001      	beq.n	8030872 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 803086e:	2301      	movs	r3, #1
 8030870:	e1b0      	b.n	8030bd4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8030872:	68fb      	ldr	r3, [r7, #12]
 8030874:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030876:	2b00      	cmp	r3, #0
 8030878:	d113      	bne.n	80308a2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 803087a:	2300      	movs	r3, #0
 803087c:	623b      	str	r3, [r7, #32]
 803087e:	68fb      	ldr	r3, [r7, #12]
 8030880:	681b      	ldr	r3, [r3, #0]
 8030882:	695b      	ldr	r3, [r3, #20]
 8030884:	623b      	str	r3, [r7, #32]
 8030886:	68fb      	ldr	r3, [r7, #12]
 8030888:	681b      	ldr	r3, [r3, #0]
 803088a:	699b      	ldr	r3, [r3, #24]
 803088c:	623b      	str	r3, [r7, #32]
 803088e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030890:	68fb      	ldr	r3, [r7, #12]
 8030892:	681b      	ldr	r3, [r3, #0]
 8030894:	681a      	ldr	r2, [r3, #0]
 8030896:	68fb      	ldr	r3, [r7, #12]
 8030898:	681b      	ldr	r3, [r3, #0]
 803089a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803089e:	601a      	str	r2, [r3, #0]
 80308a0:	e184      	b.n	8030bac <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80308a2:	68fb      	ldr	r3, [r7, #12]
 80308a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80308a6:	2b01      	cmp	r3, #1
 80308a8:	d11b      	bne.n	80308e2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80308aa:	68fb      	ldr	r3, [r7, #12]
 80308ac:	681b      	ldr	r3, [r3, #0]
 80308ae:	681a      	ldr	r2, [r3, #0]
 80308b0:	68fb      	ldr	r3, [r7, #12]
 80308b2:	681b      	ldr	r3, [r3, #0]
 80308b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80308b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80308ba:	2300      	movs	r3, #0
 80308bc:	61fb      	str	r3, [r7, #28]
 80308be:	68fb      	ldr	r3, [r7, #12]
 80308c0:	681b      	ldr	r3, [r3, #0]
 80308c2:	695b      	ldr	r3, [r3, #20]
 80308c4:	61fb      	str	r3, [r7, #28]
 80308c6:	68fb      	ldr	r3, [r7, #12]
 80308c8:	681b      	ldr	r3, [r3, #0]
 80308ca:	699b      	ldr	r3, [r3, #24]
 80308cc:	61fb      	str	r3, [r7, #28]
 80308ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80308d0:	68fb      	ldr	r3, [r7, #12]
 80308d2:	681b      	ldr	r3, [r3, #0]
 80308d4:	681a      	ldr	r2, [r3, #0]
 80308d6:	68fb      	ldr	r3, [r7, #12]
 80308d8:	681b      	ldr	r3, [r3, #0]
 80308da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80308de:	601a      	str	r2, [r3, #0]
 80308e0:	e164      	b.n	8030bac <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80308e2:	68fb      	ldr	r3, [r7, #12]
 80308e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80308e6:	2b02      	cmp	r3, #2
 80308e8:	d11b      	bne.n	8030922 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80308ea:	68fb      	ldr	r3, [r7, #12]
 80308ec:	681b      	ldr	r3, [r3, #0]
 80308ee:	681a      	ldr	r2, [r3, #0]
 80308f0:	68fb      	ldr	r3, [r7, #12]
 80308f2:	681b      	ldr	r3, [r3, #0]
 80308f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80308f8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80308fa:	68fb      	ldr	r3, [r7, #12]
 80308fc:	681b      	ldr	r3, [r3, #0]
 80308fe:	681a      	ldr	r2, [r3, #0]
 8030900:	68fb      	ldr	r3, [r7, #12]
 8030902:	681b      	ldr	r3, [r3, #0]
 8030904:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8030908:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 803090a:	2300      	movs	r3, #0
 803090c:	61bb      	str	r3, [r7, #24]
 803090e:	68fb      	ldr	r3, [r7, #12]
 8030910:	681b      	ldr	r3, [r3, #0]
 8030912:	695b      	ldr	r3, [r3, #20]
 8030914:	61bb      	str	r3, [r7, #24]
 8030916:	68fb      	ldr	r3, [r7, #12]
 8030918:	681b      	ldr	r3, [r3, #0]
 803091a:	699b      	ldr	r3, [r3, #24]
 803091c:	61bb      	str	r3, [r7, #24]
 803091e:	69bb      	ldr	r3, [r7, #24]
 8030920:	e144      	b.n	8030bac <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8030922:	2300      	movs	r3, #0
 8030924:	617b      	str	r3, [r7, #20]
 8030926:	68fb      	ldr	r3, [r7, #12]
 8030928:	681b      	ldr	r3, [r3, #0]
 803092a:	695b      	ldr	r3, [r3, #20]
 803092c:	617b      	str	r3, [r7, #20]
 803092e:	68fb      	ldr	r3, [r7, #12]
 8030930:	681b      	ldr	r3, [r3, #0]
 8030932:	699b      	ldr	r3, [r3, #24]
 8030934:	617b      	str	r3, [r7, #20]
 8030936:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8030938:	e138      	b.n	8030bac <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 803093a:	68fb      	ldr	r3, [r7, #12]
 803093c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 803093e:	2b03      	cmp	r3, #3
 8030940:	f200 80f1 	bhi.w	8030b26 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8030944:	68fb      	ldr	r3, [r7, #12]
 8030946:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030948:	2b01      	cmp	r3, #1
 803094a:	d123      	bne.n	8030994 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 803094c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803094e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8030950:	68f8      	ldr	r0, [r7, #12]
 8030952:	f002 f9bc 	bl	8032cce <I2C_WaitOnRXNEFlagUntilTimeout>
 8030956:	4603      	mov	r3, r0
 8030958:	2b00      	cmp	r3, #0
 803095a:	d001      	beq.n	8030960 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 803095c:	2301      	movs	r3, #1
 803095e:	e139      	b.n	8030bd4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030960:	68fb      	ldr	r3, [r7, #12]
 8030962:	681b      	ldr	r3, [r3, #0]
 8030964:	691a      	ldr	r2, [r3, #16]
 8030966:	68fb      	ldr	r3, [r7, #12]
 8030968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803096a:	b2d2      	uxtb	r2, r2
 803096c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 803096e:	68fb      	ldr	r3, [r7, #12]
 8030970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030972:	1c5a      	adds	r2, r3, #1
 8030974:	68fb      	ldr	r3, [r7, #12]
 8030976:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030978:	68fb      	ldr	r3, [r7, #12]
 803097a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 803097c:	3b01      	subs	r3, #1
 803097e:	b29a      	uxth	r2, r3
 8030980:	68fb      	ldr	r3, [r7, #12]
 8030982:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030984:	68fb      	ldr	r3, [r7, #12]
 8030986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030988:	b29b      	uxth	r3, r3
 803098a:	3b01      	subs	r3, #1
 803098c:	b29a      	uxth	r2, r3
 803098e:	68fb      	ldr	r3, [r7, #12]
 8030990:	855a      	strh	r2, [r3, #42]	; 0x2a
 8030992:	e10b      	b.n	8030bac <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8030994:	68fb      	ldr	r3, [r7, #12]
 8030996:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030998:	2b02      	cmp	r3, #2
 803099a:	d14e      	bne.n	8030a3a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 803099c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803099e:	9300      	str	r3, [sp, #0]
 80309a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80309a2:	2200      	movs	r2, #0
 80309a4:	4906      	ldr	r1, [pc, #24]	; (80309c0 <HAL_I2C_Mem_Read+0x22c>)
 80309a6:	68f8      	ldr	r0, [r7, #12]
 80309a8:	f002 f839 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 80309ac:	4603      	mov	r3, r0
 80309ae:	2b00      	cmp	r3, #0
 80309b0:	d008      	beq.n	80309c4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80309b2:	2301      	movs	r3, #1
 80309b4:	e10e      	b.n	8030bd4 <HAL_I2C_Mem_Read+0x440>
 80309b6:	bf00      	nop
 80309b8:	00100002 	.word	0x00100002
 80309bc:	ffff0000 	.word	0xffff0000
 80309c0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80309c4:	68fb      	ldr	r3, [r7, #12]
 80309c6:	681b      	ldr	r3, [r3, #0]
 80309c8:	681a      	ldr	r2, [r3, #0]
 80309ca:	68fb      	ldr	r3, [r7, #12]
 80309cc:	681b      	ldr	r3, [r3, #0]
 80309ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80309d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80309d4:	68fb      	ldr	r3, [r7, #12]
 80309d6:	681b      	ldr	r3, [r3, #0]
 80309d8:	691a      	ldr	r2, [r3, #16]
 80309da:	68fb      	ldr	r3, [r7, #12]
 80309dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80309de:	b2d2      	uxtb	r2, r2
 80309e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80309e2:	68fb      	ldr	r3, [r7, #12]
 80309e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80309e6:	1c5a      	adds	r2, r3, #1
 80309e8:	68fb      	ldr	r3, [r7, #12]
 80309ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80309ec:	68fb      	ldr	r3, [r7, #12]
 80309ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80309f0:	3b01      	subs	r3, #1
 80309f2:	b29a      	uxth	r2, r3
 80309f4:	68fb      	ldr	r3, [r7, #12]
 80309f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80309f8:	68fb      	ldr	r3, [r7, #12]
 80309fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80309fc:	b29b      	uxth	r3, r3
 80309fe:	3b01      	subs	r3, #1
 8030a00:	b29a      	uxth	r2, r3
 8030a02:	68fb      	ldr	r3, [r7, #12]
 8030a04:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030a06:	68fb      	ldr	r3, [r7, #12]
 8030a08:	681b      	ldr	r3, [r3, #0]
 8030a0a:	691a      	ldr	r2, [r3, #16]
 8030a0c:	68fb      	ldr	r3, [r7, #12]
 8030a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030a10:	b2d2      	uxtb	r2, r2
 8030a12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030a14:	68fb      	ldr	r3, [r7, #12]
 8030a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030a18:	1c5a      	adds	r2, r3, #1
 8030a1a:	68fb      	ldr	r3, [r7, #12]
 8030a1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030a1e:	68fb      	ldr	r3, [r7, #12]
 8030a20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030a22:	3b01      	subs	r3, #1
 8030a24:	b29a      	uxth	r2, r3
 8030a26:	68fb      	ldr	r3, [r7, #12]
 8030a28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030a2a:	68fb      	ldr	r3, [r7, #12]
 8030a2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030a2e:	b29b      	uxth	r3, r3
 8030a30:	3b01      	subs	r3, #1
 8030a32:	b29a      	uxth	r2, r3
 8030a34:	68fb      	ldr	r3, [r7, #12]
 8030a36:	855a      	strh	r2, [r3, #42]	; 0x2a
 8030a38:	e0b8      	b.n	8030bac <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8030a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8030a3c:	9300      	str	r3, [sp, #0]
 8030a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8030a40:	2200      	movs	r2, #0
 8030a42:	4966      	ldr	r1, [pc, #408]	; (8030bdc <HAL_I2C_Mem_Read+0x448>)
 8030a44:	68f8      	ldr	r0, [r7, #12]
 8030a46:	f001 ffea 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 8030a4a:	4603      	mov	r3, r0
 8030a4c:	2b00      	cmp	r3, #0
 8030a4e:	d001      	beq.n	8030a54 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8030a50:	2301      	movs	r3, #1
 8030a52:	e0bf      	b.n	8030bd4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8030a54:	68fb      	ldr	r3, [r7, #12]
 8030a56:	681b      	ldr	r3, [r3, #0]
 8030a58:	681a      	ldr	r2, [r3, #0]
 8030a5a:	68fb      	ldr	r3, [r7, #12]
 8030a5c:	681b      	ldr	r3, [r3, #0]
 8030a5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8030a62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030a64:	68fb      	ldr	r3, [r7, #12]
 8030a66:	681b      	ldr	r3, [r3, #0]
 8030a68:	691a      	ldr	r2, [r3, #16]
 8030a6a:	68fb      	ldr	r3, [r7, #12]
 8030a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030a6e:	b2d2      	uxtb	r2, r2
 8030a70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030a72:	68fb      	ldr	r3, [r7, #12]
 8030a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030a76:	1c5a      	adds	r2, r3, #1
 8030a78:	68fb      	ldr	r3, [r7, #12]
 8030a7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030a7c:	68fb      	ldr	r3, [r7, #12]
 8030a7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030a80:	3b01      	subs	r3, #1
 8030a82:	b29a      	uxth	r2, r3
 8030a84:	68fb      	ldr	r3, [r7, #12]
 8030a86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030a88:	68fb      	ldr	r3, [r7, #12]
 8030a8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030a8c:	b29b      	uxth	r3, r3
 8030a8e:	3b01      	subs	r3, #1
 8030a90:	b29a      	uxth	r2, r3
 8030a92:	68fb      	ldr	r3, [r7, #12]
 8030a94:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8030a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8030a98:	9300      	str	r3, [sp, #0]
 8030a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8030a9c:	2200      	movs	r2, #0
 8030a9e:	494f      	ldr	r1, [pc, #316]	; (8030bdc <HAL_I2C_Mem_Read+0x448>)
 8030aa0:	68f8      	ldr	r0, [r7, #12]
 8030aa2:	f001 ffbc 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 8030aa6:	4603      	mov	r3, r0
 8030aa8:	2b00      	cmp	r3, #0
 8030aaa:	d001      	beq.n	8030ab0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8030aac:	2301      	movs	r3, #1
 8030aae:	e091      	b.n	8030bd4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030ab0:	68fb      	ldr	r3, [r7, #12]
 8030ab2:	681b      	ldr	r3, [r3, #0]
 8030ab4:	681a      	ldr	r2, [r3, #0]
 8030ab6:	68fb      	ldr	r3, [r7, #12]
 8030ab8:	681b      	ldr	r3, [r3, #0]
 8030aba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030abe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030ac0:	68fb      	ldr	r3, [r7, #12]
 8030ac2:	681b      	ldr	r3, [r3, #0]
 8030ac4:	691a      	ldr	r2, [r3, #16]
 8030ac6:	68fb      	ldr	r3, [r7, #12]
 8030ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030aca:	b2d2      	uxtb	r2, r2
 8030acc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030ace:	68fb      	ldr	r3, [r7, #12]
 8030ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030ad2:	1c5a      	adds	r2, r3, #1
 8030ad4:	68fb      	ldr	r3, [r7, #12]
 8030ad6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030ad8:	68fb      	ldr	r3, [r7, #12]
 8030ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030adc:	3b01      	subs	r3, #1
 8030ade:	b29a      	uxth	r2, r3
 8030ae0:	68fb      	ldr	r3, [r7, #12]
 8030ae2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030ae4:	68fb      	ldr	r3, [r7, #12]
 8030ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030ae8:	b29b      	uxth	r3, r3
 8030aea:	3b01      	subs	r3, #1
 8030aec:	b29a      	uxth	r2, r3
 8030aee:	68fb      	ldr	r3, [r7, #12]
 8030af0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030af2:	68fb      	ldr	r3, [r7, #12]
 8030af4:	681b      	ldr	r3, [r3, #0]
 8030af6:	691a      	ldr	r2, [r3, #16]
 8030af8:	68fb      	ldr	r3, [r7, #12]
 8030afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030afc:	b2d2      	uxtb	r2, r2
 8030afe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030b00:	68fb      	ldr	r3, [r7, #12]
 8030b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b04:	1c5a      	adds	r2, r3, #1
 8030b06:	68fb      	ldr	r3, [r7, #12]
 8030b08:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030b0a:	68fb      	ldr	r3, [r7, #12]
 8030b0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030b0e:	3b01      	subs	r3, #1
 8030b10:	b29a      	uxth	r2, r3
 8030b12:	68fb      	ldr	r3, [r7, #12]
 8030b14:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030b16:	68fb      	ldr	r3, [r7, #12]
 8030b18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030b1a:	b29b      	uxth	r3, r3
 8030b1c:	3b01      	subs	r3, #1
 8030b1e:	b29a      	uxth	r2, r3
 8030b20:	68fb      	ldr	r3, [r7, #12]
 8030b22:	855a      	strh	r2, [r3, #42]	; 0x2a
 8030b24:	e042      	b.n	8030bac <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8030b26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8030b28:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8030b2a:	68f8      	ldr	r0, [r7, #12]
 8030b2c:	f002 f8cf 	bl	8032cce <I2C_WaitOnRXNEFlagUntilTimeout>
 8030b30:	4603      	mov	r3, r0
 8030b32:	2b00      	cmp	r3, #0
 8030b34:	d001      	beq.n	8030b3a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8030b36:	2301      	movs	r3, #1
 8030b38:	e04c      	b.n	8030bd4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030b3a:	68fb      	ldr	r3, [r7, #12]
 8030b3c:	681b      	ldr	r3, [r3, #0]
 8030b3e:	691a      	ldr	r2, [r3, #16]
 8030b40:	68fb      	ldr	r3, [r7, #12]
 8030b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b44:	b2d2      	uxtb	r2, r2
 8030b46:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8030b48:	68fb      	ldr	r3, [r7, #12]
 8030b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b4c:	1c5a      	adds	r2, r3, #1
 8030b4e:	68fb      	ldr	r3, [r7, #12]
 8030b50:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8030b52:	68fb      	ldr	r3, [r7, #12]
 8030b54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030b56:	3b01      	subs	r3, #1
 8030b58:	b29a      	uxth	r2, r3
 8030b5a:	68fb      	ldr	r3, [r7, #12]
 8030b5c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8030b5e:	68fb      	ldr	r3, [r7, #12]
 8030b60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030b62:	b29b      	uxth	r3, r3
 8030b64:	3b01      	subs	r3, #1
 8030b66:	b29a      	uxth	r2, r3
 8030b68:	68fb      	ldr	r3, [r7, #12]
 8030b6a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8030b6c:	68fb      	ldr	r3, [r7, #12]
 8030b6e:	681b      	ldr	r3, [r3, #0]
 8030b70:	695b      	ldr	r3, [r3, #20]
 8030b72:	f003 0304 	and.w	r3, r3, #4
 8030b76:	2b04      	cmp	r3, #4
 8030b78:	d118      	bne.n	8030bac <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030b7a:	68fb      	ldr	r3, [r7, #12]
 8030b7c:	681b      	ldr	r3, [r3, #0]
 8030b7e:	691a      	ldr	r2, [r3, #16]
 8030b80:	68fb      	ldr	r3, [r7, #12]
 8030b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b84:	b2d2      	uxtb	r2, r2
 8030b86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030b88:	68fb      	ldr	r3, [r7, #12]
 8030b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b8c:	1c5a      	adds	r2, r3, #1
 8030b8e:	68fb      	ldr	r3, [r7, #12]
 8030b90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030b92:	68fb      	ldr	r3, [r7, #12]
 8030b94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030b96:	3b01      	subs	r3, #1
 8030b98:	b29a      	uxth	r2, r3
 8030b9a:	68fb      	ldr	r3, [r7, #12]
 8030b9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030b9e:	68fb      	ldr	r3, [r7, #12]
 8030ba0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030ba2:	b29b      	uxth	r3, r3
 8030ba4:	3b01      	subs	r3, #1
 8030ba6:	b29a      	uxth	r2, r3
 8030ba8:	68fb      	ldr	r3, [r7, #12]
 8030baa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8030bac:	68fb      	ldr	r3, [r7, #12]
 8030bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030bb0:	2b00      	cmp	r3, #0
 8030bb2:	f47f aec2 	bne.w	803093a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8030bb6:	68fb      	ldr	r3, [r7, #12]
 8030bb8:	2220      	movs	r2, #32
 8030bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8030bbe:	68fb      	ldr	r3, [r7, #12]
 8030bc0:	2200      	movs	r2, #0
 8030bc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8030bc6:	68fb      	ldr	r3, [r7, #12]
 8030bc8:	2200      	movs	r2, #0
 8030bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8030bce:	2300      	movs	r3, #0
 8030bd0:	e000      	b.n	8030bd4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8030bd2:	2302      	movs	r3, #2
  }
}
 8030bd4:	4618      	mov	r0, r3
 8030bd6:	3728      	adds	r7, #40	; 0x28
 8030bd8:	46bd      	mov	sp, r7
 8030bda:	bd80      	pop	{r7, pc}
 8030bdc:	00010004 	.word	0x00010004

08030be0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8030be0:	b580      	push	{r7, lr}
 8030be2:	b08a      	sub	sp, #40	; 0x28
 8030be4:	af02      	add	r7, sp, #8
 8030be6:	60f8      	str	r0, [r7, #12]
 8030be8:	607a      	str	r2, [r7, #4]
 8030bea:	603b      	str	r3, [r7, #0]
 8030bec:	460b      	mov	r3, r1
 8030bee:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8030bf0:	f7fb fb62 	bl	802c2b8 <HAL_GetTick>
 8030bf4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8030bf6:	2301      	movs	r3, #1
 8030bf8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8030bfa:	68fb      	ldr	r3, [r7, #12]
 8030bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8030c00:	b2db      	uxtb	r3, r3
 8030c02:	2b20      	cmp	r3, #32
 8030c04:	f040 8110 	bne.w	8030e28 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8030c08:	69fb      	ldr	r3, [r7, #28]
 8030c0a:	9300      	str	r3, [sp, #0]
 8030c0c:	2319      	movs	r3, #25
 8030c0e:	2201      	movs	r2, #1
 8030c10:	4988      	ldr	r1, [pc, #544]	; (8030e34 <HAL_I2C_IsDeviceReady+0x254>)
 8030c12:	68f8      	ldr	r0, [r7, #12]
 8030c14:	f001 ff03 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 8030c18:	4603      	mov	r3, r0
 8030c1a:	2b00      	cmp	r3, #0
 8030c1c:	d001      	beq.n	8030c22 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8030c1e:	2302      	movs	r3, #2
 8030c20:	e103      	b.n	8030e2a <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8030c22:	68fb      	ldr	r3, [r7, #12]
 8030c24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8030c28:	2b01      	cmp	r3, #1
 8030c2a:	d101      	bne.n	8030c30 <HAL_I2C_IsDeviceReady+0x50>
 8030c2c:	2302      	movs	r3, #2
 8030c2e:	e0fc      	b.n	8030e2a <HAL_I2C_IsDeviceReady+0x24a>
 8030c30:	68fb      	ldr	r3, [r7, #12]
 8030c32:	2201      	movs	r2, #1
 8030c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8030c38:	68fb      	ldr	r3, [r7, #12]
 8030c3a:	681b      	ldr	r3, [r3, #0]
 8030c3c:	681b      	ldr	r3, [r3, #0]
 8030c3e:	f003 0301 	and.w	r3, r3, #1
 8030c42:	2b01      	cmp	r3, #1
 8030c44:	d007      	beq.n	8030c56 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8030c46:	68fb      	ldr	r3, [r7, #12]
 8030c48:	681b      	ldr	r3, [r3, #0]
 8030c4a:	681a      	ldr	r2, [r3, #0]
 8030c4c:	68fb      	ldr	r3, [r7, #12]
 8030c4e:	681b      	ldr	r3, [r3, #0]
 8030c50:	f042 0201 	orr.w	r2, r2, #1
 8030c54:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8030c56:	68fb      	ldr	r3, [r7, #12]
 8030c58:	681b      	ldr	r3, [r3, #0]
 8030c5a:	681a      	ldr	r2, [r3, #0]
 8030c5c:	68fb      	ldr	r3, [r7, #12]
 8030c5e:	681b      	ldr	r3, [r3, #0]
 8030c60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8030c64:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8030c66:	68fb      	ldr	r3, [r7, #12]
 8030c68:	2224      	movs	r2, #36	; 0x24
 8030c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8030c6e:	68fb      	ldr	r3, [r7, #12]
 8030c70:	2200      	movs	r2, #0
 8030c72:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8030c74:	68fb      	ldr	r3, [r7, #12]
 8030c76:	4a70      	ldr	r2, [pc, #448]	; (8030e38 <HAL_I2C_IsDeviceReady+0x258>)
 8030c78:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8030c7a:	68fb      	ldr	r3, [r7, #12]
 8030c7c:	681b      	ldr	r3, [r3, #0]
 8030c7e:	681a      	ldr	r2, [r3, #0]
 8030c80:	68fb      	ldr	r3, [r7, #12]
 8030c82:	681b      	ldr	r3, [r3, #0]
 8030c84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8030c88:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8030c8a:	69fb      	ldr	r3, [r7, #28]
 8030c8c:	9300      	str	r3, [sp, #0]
 8030c8e:	683b      	ldr	r3, [r7, #0]
 8030c90:	2200      	movs	r2, #0
 8030c92:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8030c96:	68f8      	ldr	r0, [r7, #12]
 8030c98:	f001 fec1 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 8030c9c:	4603      	mov	r3, r0
 8030c9e:	2b00      	cmp	r3, #0
 8030ca0:	d00c      	beq.n	8030cbc <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 8030ca2:	68fb      	ldr	r3, [r7, #12]
 8030ca4:	681b      	ldr	r3, [r3, #0]
 8030ca6:	681b      	ldr	r3, [r3, #0]
 8030ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8030cac:	2b00      	cmp	r3, #0
 8030cae:	d003      	beq.n	8030cb8 <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8030cb0:	68fb      	ldr	r3, [r7, #12]
 8030cb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8030cb6:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8030cb8:	2303      	movs	r3, #3
 8030cba:	e0b6      	b.n	8030e2a <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8030cbc:	897b      	ldrh	r3, [r7, #10]
 8030cbe:	b2db      	uxtb	r3, r3
 8030cc0:	461a      	mov	r2, r3
 8030cc2:	68fb      	ldr	r3, [r7, #12]
 8030cc4:	681b      	ldr	r3, [r3, #0]
 8030cc6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8030cca:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8030ccc:	f7fb faf4 	bl	802c2b8 <HAL_GetTick>
 8030cd0:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8030cd2:	68fb      	ldr	r3, [r7, #12]
 8030cd4:	681b      	ldr	r3, [r3, #0]
 8030cd6:	695b      	ldr	r3, [r3, #20]
 8030cd8:	f003 0302 	and.w	r3, r3, #2
 8030cdc:	2b02      	cmp	r3, #2
 8030cde:	bf0c      	ite	eq
 8030ce0:	2301      	moveq	r3, #1
 8030ce2:	2300      	movne	r3, #0
 8030ce4:	b2db      	uxtb	r3, r3
 8030ce6:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8030ce8:	68fb      	ldr	r3, [r7, #12]
 8030cea:	681b      	ldr	r3, [r3, #0]
 8030cec:	695b      	ldr	r3, [r3, #20]
 8030cee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8030cf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8030cf6:	bf0c      	ite	eq
 8030cf8:	2301      	moveq	r3, #1
 8030cfa:	2300      	movne	r3, #0
 8030cfc:	b2db      	uxtb	r3, r3
 8030cfe:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8030d00:	e025      	b.n	8030d4e <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8030d02:	f7fb fad9 	bl	802c2b8 <HAL_GetTick>
 8030d06:	4602      	mov	r2, r0
 8030d08:	69fb      	ldr	r3, [r7, #28]
 8030d0a:	1ad3      	subs	r3, r2, r3
 8030d0c:	683a      	ldr	r2, [r7, #0]
 8030d0e:	429a      	cmp	r2, r3
 8030d10:	d302      	bcc.n	8030d18 <HAL_I2C_IsDeviceReady+0x138>
 8030d12:	683b      	ldr	r3, [r7, #0]
 8030d14:	2b00      	cmp	r3, #0
 8030d16:	d103      	bne.n	8030d20 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8030d18:	68fb      	ldr	r3, [r7, #12]
 8030d1a:	22a0      	movs	r2, #160	; 0xa0
 8030d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8030d20:	68fb      	ldr	r3, [r7, #12]
 8030d22:	681b      	ldr	r3, [r3, #0]
 8030d24:	695b      	ldr	r3, [r3, #20]
 8030d26:	f003 0302 	and.w	r3, r3, #2
 8030d2a:	2b02      	cmp	r3, #2
 8030d2c:	bf0c      	ite	eq
 8030d2e:	2301      	moveq	r3, #1
 8030d30:	2300      	movne	r3, #0
 8030d32:	b2db      	uxtb	r3, r3
 8030d34:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8030d36:	68fb      	ldr	r3, [r7, #12]
 8030d38:	681b      	ldr	r3, [r3, #0]
 8030d3a:	695b      	ldr	r3, [r3, #20]
 8030d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8030d40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8030d44:	bf0c      	ite	eq
 8030d46:	2301      	moveq	r3, #1
 8030d48:	2300      	movne	r3, #0
 8030d4a:	b2db      	uxtb	r3, r3
 8030d4c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8030d4e:	68fb      	ldr	r3, [r7, #12]
 8030d50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8030d54:	b2db      	uxtb	r3, r3
 8030d56:	2ba0      	cmp	r3, #160	; 0xa0
 8030d58:	d005      	beq.n	8030d66 <HAL_I2C_IsDeviceReady+0x186>
 8030d5a:	7dfb      	ldrb	r3, [r7, #23]
 8030d5c:	2b00      	cmp	r3, #0
 8030d5e:	d102      	bne.n	8030d66 <HAL_I2C_IsDeviceReady+0x186>
 8030d60:	7dbb      	ldrb	r3, [r7, #22]
 8030d62:	2b00      	cmp	r3, #0
 8030d64:	d0cd      	beq.n	8030d02 <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8030d66:	68fb      	ldr	r3, [r7, #12]
 8030d68:	2220      	movs	r2, #32
 8030d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8030d6e:	68fb      	ldr	r3, [r7, #12]
 8030d70:	681b      	ldr	r3, [r3, #0]
 8030d72:	695b      	ldr	r3, [r3, #20]
 8030d74:	f003 0302 	and.w	r3, r3, #2
 8030d78:	2b02      	cmp	r3, #2
 8030d7a:	d129      	bne.n	8030dd0 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030d7c:	68fb      	ldr	r3, [r7, #12]
 8030d7e:	681b      	ldr	r3, [r3, #0]
 8030d80:	681a      	ldr	r2, [r3, #0]
 8030d82:	68fb      	ldr	r3, [r7, #12]
 8030d84:	681b      	ldr	r3, [r3, #0]
 8030d86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030d8a:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8030d8c:	2300      	movs	r3, #0
 8030d8e:	613b      	str	r3, [r7, #16]
 8030d90:	68fb      	ldr	r3, [r7, #12]
 8030d92:	681b      	ldr	r3, [r3, #0]
 8030d94:	695b      	ldr	r3, [r3, #20]
 8030d96:	613b      	str	r3, [r7, #16]
 8030d98:	68fb      	ldr	r3, [r7, #12]
 8030d9a:	681b      	ldr	r3, [r3, #0]
 8030d9c:	699b      	ldr	r3, [r3, #24]
 8030d9e:	613b      	str	r3, [r7, #16]
 8030da0:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8030da2:	69fb      	ldr	r3, [r7, #28]
 8030da4:	9300      	str	r3, [sp, #0]
 8030da6:	2319      	movs	r3, #25
 8030da8:	2201      	movs	r2, #1
 8030daa:	4922      	ldr	r1, [pc, #136]	; (8030e34 <HAL_I2C_IsDeviceReady+0x254>)
 8030dac:	68f8      	ldr	r0, [r7, #12]
 8030dae:	f001 fe36 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 8030db2:	4603      	mov	r3, r0
 8030db4:	2b00      	cmp	r3, #0
 8030db6:	d001      	beq.n	8030dbc <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 8030db8:	2301      	movs	r3, #1
 8030dba:	e036      	b.n	8030e2a <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8030dbc:	68fb      	ldr	r3, [r7, #12]
 8030dbe:	2220      	movs	r2, #32
 8030dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8030dc4:	68fb      	ldr	r3, [r7, #12]
 8030dc6:	2200      	movs	r2, #0
 8030dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8030dcc:	2300      	movs	r3, #0
 8030dce:	e02c      	b.n	8030e2a <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030dd0:	68fb      	ldr	r3, [r7, #12]
 8030dd2:	681b      	ldr	r3, [r3, #0]
 8030dd4:	681a      	ldr	r2, [r3, #0]
 8030dd6:	68fb      	ldr	r3, [r7, #12]
 8030dd8:	681b      	ldr	r3, [r3, #0]
 8030dda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030dde:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8030de0:	68fb      	ldr	r3, [r7, #12]
 8030de2:	681b      	ldr	r3, [r3, #0]
 8030de4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8030de8:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8030dea:	69fb      	ldr	r3, [r7, #28]
 8030dec:	9300      	str	r3, [sp, #0]
 8030dee:	2319      	movs	r3, #25
 8030df0:	2201      	movs	r2, #1
 8030df2:	4910      	ldr	r1, [pc, #64]	; (8030e34 <HAL_I2C_IsDeviceReady+0x254>)
 8030df4:	68f8      	ldr	r0, [r7, #12]
 8030df6:	f001 fe12 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 8030dfa:	4603      	mov	r3, r0
 8030dfc:	2b00      	cmp	r3, #0
 8030dfe:	d001      	beq.n	8030e04 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 8030e00:	2301      	movs	r3, #1
 8030e02:	e012      	b.n	8030e2a <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8030e04:	69bb      	ldr	r3, [r7, #24]
 8030e06:	3301      	adds	r3, #1
 8030e08:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8030e0a:	69ba      	ldr	r2, [r7, #24]
 8030e0c:	687b      	ldr	r3, [r7, #4]
 8030e0e:	429a      	cmp	r2, r3
 8030e10:	f4ff af33 	bcc.w	8030c7a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8030e14:	68fb      	ldr	r3, [r7, #12]
 8030e16:	2220      	movs	r2, #32
 8030e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8030e1c:	68fb      	ldr	r3, [r7, #12]
 8030e1e:	2200      	movs	r2, #0
 8030e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8030e24:	2301      	movs	r3, #1
 8030e26:	e000      	b.n	8030e2a <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 8030e28:	2302      	movs	r3, #2
  }
}
 8030e2a:	4618      	mov	r0, r3
 8030e2c:	3720      	adds	r7, #32
 8030e2e:	46bd      	mov	sp, r7
 8030e30:	bd80      	pop	{r7, pc}
 8030e32:	bf00      	nop
 8030e34:	00100002 	.word	0x00100002
 8030e38:	ffff0000 	.word	0xffff0000

08030e3c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8030e3c:	b580      	push	{r7, lr}
 8030e3e:	b088      	sub	sp, #32
 8030e40:	af00      	add	r7, sp, #0
 8030e42:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8030e44:	2300      	movs	r3, #0
 8030e46:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8030e48:	687b      	ldr	r3, [r7, #4]
 8030e4a:	681b      	ldr	r3, [r3, #0]
 8030e4c:	685b      	ldr	r3, [r3, #4]
 8030e4e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8030e50:	687b      	ldr	r3, [r7, #4]
 8030e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8030e54:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8030e56:	687b      	ldr	r3, [r7, #4]
 8030e58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8030e5c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8030e5e:	687b      	ldr	r3, [r7, #4]
 8030e60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8030e64:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8030e66:	7bfb      	ldrb	r3, [r7, #15]
 8030e68:	2b10      	cmp	r3, #16
 8030e6a:	d003      	beq.n	8030e74 <HAL_I2C_EV_IRQHandler+0x38>
 8030e6c:	7bfb      	ldrb	r3, [r7, #15]
 8030e6e:	2b40      	cmp	r3, #64	; 0x40
 8030e70:	f040 80b6 	bne.w	8030fe0 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8030e74:	687b      	ldr	r3, [r7, #4]
 8030e76:	681b      	ldr	r3, [r3, #0]
 8030e78:	699b      	ldr	r3, [r3, #24]
 8030e7a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8030e7c:	687b      	ldr	r3, [r7, #4]
 8030e7e:	681b      	ldr	r3, [r3, #0]
 8030e80:	695b      	ldr	r3, [r3, #20]
 8030e82:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8030e84:	69fb      	ldr	r3, [r7, #28]
 8030e86:	f003 0301 	and.w	r3, r3, #1
 8030e8a:	2b00      	cmp	r3, #0
 8030e8c:	d10d      	bne.n	8030eaa <HAL_I2C_EV_IRQHandler+0x6e>
 8030e8e:	693b      	ldr	r3, [r7, #16]
 8030e90:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8030e94:	d003      	beq.n	8030e9e <HAL_I2C_EV_IRQHandler+0x62>
 8030e96:	693b      	ldr	r3, [r7, #16]
 8030e98:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8030e9c:	d101      	bne.n	8030ea2 <HAL_I2C_EV_IRQHandler+0x66>
 8030e9e:	2301      	movs	r3, #1
 8030ea0:	e000      	b.n	8030ea4 <HAL_I2C_EV_IRQHandler+0x68>
 8030ea2:	2300      	movs	r3, #0
 8030ea4:	2b01      	cmp	r3, #1
 8030ea6:	f000 8127 	beq.w	80310f8 <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030eaa:	69fb      	ldr	r3, [r7, #28]
 8030eac:	f003 0301 	and.w	r3, r3, #1
 8030eb0:	2b00      	cmp	r3, #0
 8030eb2:	d00c      	beq.n	8030ece <HAL_I2C_EV_IRQHandler+0x92>
 8030eb4:	697b      	ldr	r3, [r7, #20]
 8030eb6:	0a5b      	lsrs	r3, r3, #9
 8030eb8:	f003 0301 	and.w	r3, r3, #1
 8030ebc:	2b00      	cmp	r3, #0
 8030ebe:	d006      	beq.n	8030ece <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8030ec0:	6878      	ldr	r0, [r7, #4]
 8030ec2:	f001 ff89 	bl	8032dd8 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8030ec6:	6878      	ldr	r0, [r7, #4]
 8030ec8:	f000 fd1c 	bl	8031904 <I2C_Master_SB>
 8030ecc:	e087      	b.n	8030fde <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030ece:	69fb      	ldr	r3, [r7, #28]
 8030ed0:	08db      	lsrs	r3, r3, #3
 8030ed2:	f003 0301 	and.w	r3, r3, #1
 8030ed6:	2b00      	cmp	r3, #0
 8030ed8:	d009      	beq.n	8030eee <HAL_I2C_EV_IRQHandler+0xb2>
 8030eda:	697b      	ldr	r3, [r7, #20]
 8030edc:	0a5b      	lsrs	r3, r3, #9
 8030ede:	f003 0301 	and.w	r3, r3, #1
 8030ee2:	2b00      	cmp	r3, #0
 8030ee4:	d003      	beq.n	8030eee <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8030ee6:	6878      	ldr	r0, [r7, #4]
 8030ee8:	f000 fd92 	bl	8031a10 <I2C_Master_ADD10>
 8030eec:	e077      	b.n	8030fde <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030eee:	69fb      	ldr	r3, [r7, #28]
 8030ef0:	085b      	lsrs	r3, r3, #1
 8030ef2:	f003 0301 	and.w	r3, r3, #1
 8030ef6:	2b00      	cmp	r3, #0
 8030ef8:	d009      	beq.n	8030f0e <HAL_I2C_EV_IRQHandler+0xd2>
 8030efa:	697b      	ldr	r3, [r7, #20]
 8030efc:	0a5b      	lsrs	r3, r3, #9
 8030efe:	f003 0301 	and.w	r3, r3, #1
 8030f02:	2b00      	cmp	r3, #0
 8030f04:	d003      	beq.n	8030f0e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8030f06:	6878      	ldr	r0, [r7, #4]
 8030f08:	f000 fdac 	bl	8031a64 <I2C_Master_ADDR>
 8030f0c:	e067      	b.n	8030fde <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8030f0e:	69bb      	ldr	r3, [r7, #24]
 8030f10:	089b      	lsrs	r3, r3, #2
 8030f12:	f003 0301 	and.w	r3, r3, #1
 8030f16:	2b00      	cmp	r3, #0
 8030f18:	d030      	beq.n	8030f7c <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8030f1a:	687b      	ldr	r3, [r7, #4]
 8030f1c:	681b      	ldr	r3, [r3, #0]
 8030f1e:	685b      	ldr	r3, [r3, #4]
 8030f20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8030f24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8030f28:	f000 80e8 	beq.w	80310fc <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8030f2c:	69fb      	ldr	r3, [r7, #28]
 8030f2e:	09db      	lsrs	r3, r3, #7
 8030f30:	f003 0301 	and.w	r3, r3, #1
 8030f34:	2b00      	cmp	r3, #0
 8030f36:	d00f      	beq.n	8030f58 <HAL_I2C_EV_IRQHandler+0x11c>
 8030f38:	697b      	ldr	r3, [r7, #20]
 8030f3a:	0a9b      	lsrs	r3, r3, #10
 8030f3c:	f003 0301 	and.w	r3, r3, #1
 8030f40:	2b00      	cmp	r3, #0
 8030f42:	d009      	beq.n	8030f58 <HAL_I2C_EV_IRQHandler+0x11c>
 8030f44:	69fb      	ldr	r3, [r7, #28]
 8030f46:	089b      	lsrs	r3, r3, #2
 8030f48:	f003 0301 	and.w	r3, r3, #1
 8030f4c:	2b00      	cmp	r3, #0
 8030f4e:	d103      	bne.n	8030f58 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8030f50:	6878      	ldr	r0, [r7, #4]
 8030f52:	f000 f9e8 	bl	8031326 <I2C_MasterTransmit_TXE>
 8030f56:	e042      	b.n	8030fde <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030f58:	69fb      	ldr	r3, [r7, #28]
 8030f5a:	089b      	lsrs	r3, r3, #2
 8030f5c:	f003 0301 	and.w	r3, r3, #1
 8030f60:	2b00      	cmp	r3, #0
 8030f62:	f000 80cb 	beq.w	80310fc <HAL_I2C_EV_IRQHandler+0x2c0>
 8030f66:	697b      	ldr	r3, [r7, #20]
 8030f68:	0a5b      	lsrs	r3, r3, #9
 8030f6a:	f003 0301 	and.w	r3, r3, #1
 8030f6e:	2b00      	cmp	r3, #0
 8030f70:	f000 80c4 	beq.w	80310fc <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8030f74:	6878      	ldr	r0, [r7, #4]
 8030f76:	f000 fa72 	bl	803145e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030f7a:	e0bf      	b.n	80310fc <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8030f7c:	687b      	ldr	r3, [r7, #4]
 8030f7e:	681b      	ldr	r3, [r3, #0]
 8030f80:	685b      	ldr	r3, [r3, #4]
 8030f82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8030f86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8030f8a:	f000 80b7 	beq.w	80310fc <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8030f8e:	69fb      	ldr	r3, [r7, #28]
 8030f90:	099b      	lsrs	r3, r3, #6
 8030f92:	f003 0301 	and.w	r3, r3, #1
 8030f96:	2b00      	cmp	r3, #0
 8030f98:	d00f      	beq.n	8030fba <HAL_I2C_EV_IRQHandler+0x17e>
 8030f9a:	697b      	ldr	r3, [r7, #20]
 8030f9c:	0a9b      	lsrs	r3, r3, #10
 8030f9e:	f003 0301 	and.w	r3, r3, #1
 8030fa2:	2b00      	cmp	r3, #0
 8030fa4:	d009      	beq.n	8030fba <HAL_I2C_EV_IRQHandler+0x17e>
 8030fa6:	69fb      	ldr	r3, [r7, #28]
 8030fa8:	089b      	lsrs	r3, r3, #2
 8030faa:	f003 0301 	and.w	r3, r3, #1
 8030fae:	2b00      	cmp	r3, #0
 8030fb0:	d103      	bne.n	8030fba <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8030fb2:	6878      	ldr	r0, [r7, #4]
 8030fb4:	f000 fb3a 	bl	803162c <I2C_MasterReceive_RXNE>
 8030fb8:	e011      	b.n	8030fde <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030fba:	69fb      	ldr	r3, [r7, #28]
 8030fbc:	089b      	lsrs	r3, r3, #2
 8030fbe:	f003 0301 	and.w	r3, r3, #1
 8030fc2:	2b00      	cmp	r3, #0
 8030fc4:	f000 809a 	beq.w	80310fc <HAL_I2C_EV_IRQHandler+0x2c0>
 8030fc8:	697b      	ldr	r3, [r7, #20]
 8030fca:	0a5b      	lsrs	r3, r3, #9
 8030fcc:	f003 0301 	and.w	r3, r3, #1
 8030fd0:	2b00      	cmp	r3, #0
 8030fd2:	f000 8093 	beq.w	80310fc <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 8030fd6:	6878      	ldr	r0, [r7, #4]
 8030fd8:	f000 fbaa 	bl	8031730 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030fdc:	e08e      	b.n	80310fc <HAL_I2C_EV_IRQHandler+0x2c0>
 8030fde:	e08d      	b.n	80310fc <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8030fe0:	687b      	ldr	r3, [r7, #4]
 8030fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8030fe4:	2b00      	cmp	r3, #0
 8030fe6:	d004      	beq.n	8030ff2 <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8030fe8:	687b      	ldr	r3, [r7, #4]
 8030fea:	681b      	ldr	r3, [r3, #0]
 8030fec:	695b      	ldr	r3, [r3, #20]
 8030fee:	61fb      	str	r3, [r7, #28]
 8030ff0:	e007      	b.n	8031002 <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8030ff2:	687b      	ldr	r3, [r7, #4]
 8030ff4:	681b      	ldr	r3, [r3, #0]
 8030ff6:	699b      	ldr	r3, [r3, #24]
 8030ff8:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8030ffa:	687b      	ldr	r3, [r7, #4]
 8030ffc:	681b      	ldr	r3, [r3, #0]
 8030ffe:	695b      	ldr	r3, [r3, #20]
 8031000:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8031002:	69fb      	ldr	r3, [r7, #28]
 8031004:	085b      	lsrs	r3, r3, #1
 8031006:	f003 0301 	and.w	r3, r3, #1
 803100a:	2b00      	cmp	r3, #0
 803100c:	d012      	beq.n	8031034 <HAL_I2C_EV_IRQHandler+0x1f8>
 803100e:	697b      	ldr	r3, [r7, #20]
 8031010:	0a5b      	lsrs	r3, r3, #9
 8031012:	f003 0301 	and.w	r3, r3, #1
 8031016:	2b00      	cmp	r3, #0
 8031018:	d00c      	beq.n	8031034 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 803101a:	687b      	ldr	r3, [r7, #4]
 803101c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803101e:	2b00      	cmp	r3, #0
 8031020:	d003      	beq.n	803102a <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8031022:	687b      	ldr	r3, [r7, #4]
 8031024:	681b      	ldr	r3, [r3, #0]
 8031026:	699b      	ldr	r3, [r3, #24]
 8031028:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 803102a:	69b9      	ldr	r1, [r7, #24]
 803102c:	6878      	ldr	r0, [r7, #4]
 803102e:	f000 ff68 	bl	8031f02 <I2C_Slave_ADDR>
 8031032:	e066      	b.n	8031102 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8031034:	69fb      	ldr	r3, [r7, #28]
 8031036:	091b      	lsrs	r3, r3, #4
 8031038:	f003 0301 	and.w	r3, r3, #1
 803103c:	2b00      	cmp	r3, #0
 803103e:	d009      	beq.n	8031054 <HAL_I2C_EV_IRQHandler+0x218>
 8031040:	697b      	ldr	r3, [r7, #20]
 8031042:	0a5b      	lsrs	r3, r3, #9
 8031044:	f003 0301 	and.w	r3, r3, #1
 8031048:	2b00      	cmp	r3, #0
 803104a:	d003      	beq.n	8031054 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 803104c:	6878      	ldr	r0, [r7, #4]
 803104e:	f000 ff9d 	bl	8031f8c <I2C_Slave_STOPF>
 8031052:	e056      	b.n	8031102 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8031054:	7bbb      	ldrb	r3, [r7, #14]
 8031056:	2b21      	cmp	r3, #33	; 0x21
 8031058:	d002      	beq.n	8031060 <HAL_I2C_EV_IRQHandler+0x224>
 803105a:	7bbb      	ldrb	r3, [r7, #14]
 803105c:	2b29      	cmp	r3, #41	; 0x29
 803105e:	d125      	bne.n	80310ac <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8031060:	69fb      	ldr	r3, [r7, #28]
 8031062:	09db      	lsrs	r3, r3, #7
 8031064:	f003 0301 	and.w	r3, r3, #1
 8031068:	2b00      	cmp	r3, #0
 803106a:	d00f      	beq.n	803108c <HAL_I2C_EV_IRQHandler+0x250>
 803106c:	697b      	ldr	r3, [r7, #20]
 803106e:	0a9b      	lsrs	r3, r3, #10
 8031070:	f003 0301 	and.w	r3, r3, #1
 8031074:	2b00      	cmp	r3, #0
 8031076:	d009      	beq.n	803108c <HAL_I2C_EV_IRQHandler+0x250>
 8031078:	69fb      	ldr	r3, [r7, #28]
 803107a:	089b      	lsrs	r3, r3, #2
 803107c:	f003 0301 	and.w	r3, r3, #1
 8031080:	2b00      	cmp	r3, #0
 8031082:	d103      	bne.n	803108c <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8031084:	6878      	ldr	r0, [r7, #4]
 8031086:	f000 fe7e 	bl	8031d86 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 803108a:	e039      	b.n	8031100 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 803108c:	69fb      	ldr	r3, [r7, #28]
 803108e:	089b      	lsrs	r3, r3, #2
 8031090:	f003 0301 	and.w	r3, r3, #1
 8031094:	2b00      	cmp	r3, #0
 8031096:	d033      	beq.n	8031100 <HAL_I2C_EV_IRQHandler+0x2c4>
 8031098:	697b      	ldr	r3, [r7, #20]
 803109a:	0a5b      	lsrs	r3, r3, #9
 803109c:	f003 0301 	and.w	r3, r3, #1
 80310a0:	2b00      	cmp	r3, #0
 80310a2:	d02d      	beq.n	8031100 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80310a4:	6878      	ldr	r0, [r7, #4]
 80310a6:	f000 feab 	bl	8031e00 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80310aa:	e029      	b.n	8031100 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80310ac:	69fb      	ldr	r3, [r7, #28]
 80310ae:	099b      	lsrs	r3, r3, #6
 80310b0:	f003 0301 	and.w	r3, r3, #1
 80310b4:	2b00      	cmp	r3, #0
 80310b6:	d00f      	beq.n	80310d8 <HAL_I2C_EV_IRQHandler+0x29c>
 80310b8:	697b      	ldr	r3, [r7, #20]
 80310ba:	0a9b      	lsrs	r3, r3, #10
 80310bc:	f003 0301 	and.w	r3, r3, #1
 80310c0:	2b00      	cmp	r3, #0
 80310c2:	d009      	beq.n	80310d8 <HAL_I2C_EV_IRQHandler+0x29c>
 80310c4:	69fb      	ldr	r3, [r7, #28]
 80310c6:	089b      	lsrs	r3, r3, #2
 80310c8:	f003 0301 	and.w	r3, r3, #1
 80310cc:	2b00      	cmp	r3, #0
 80310ce:	d103      	bne.n	80310d8 <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80310d0:	6878      	ldr	r0, [r7, #4]
 80310d2:	f000 feb6 	bl	8031e42 <I2C_SlaveReceive_RXNE>
 80310d6:	e014      	b.n	8031102 <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80310d8:	69fb      	ldr	r3, [r7, #28]
 80310da:	089b      	lsrs	r3, r3, #2
 80310dc:	f003 0301 	and.w	r3, r3, #1
 80310e0:	2b00      	cmp	r3, #0
 80310e2:	d00e      	beq.n	8031102 <HAL_I2C_EV_IRQHandler+0x2c6>
 80310e4:	697b      	ldr	r3, [r7, #20]
 80310e6:	0a5b      	lsrs	r3, r3, #9
 80310e8:	f003 0301 	and.w	r3, r3, #1
 80310ec:	2b00      	cmp	r3, #0
 80310ee:	d008      	beq.n	8031102 <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80310f0:	6878      	ldr	r0, [r7, #4]
 80310f2:	f000 fee4 	bl	8031ebe <I2C_SlaveReceive_BTF>
 80310f6:	e004      	b.n	8031102 <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 80310f8:	bf00      	nop
 80310fa:	e002      	b.n	8031102 <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80310fc:	bf00      	nop
 80310fe:	e000      	b.n	8031102 <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8031100:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8031102:	3720      	adds	r7, #32
 8031104:	46bd      	mov	sp, r7
 8031106:	bd80      	pop	{r7, pc}

08031108 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8031108:	b580      	push	{r7, lr}
 803110a:	b08a      	sub	sp, #40	; 0x28
 803110c:	af00      	add	r7, sp, #0
 803110e:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8031110:	687b      	ldr	r3, [r7, #4]
 8031112:	681b      	ldr	r3, [r3, #0]
 8031114:	695b      	ldr	r3, [r3, #20]
 8031116:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8031118:	687b      	ldr	r3, [r7, #4]
 803111a:	681b      	ldr	r3, [r3, #0]
 803111c:	685b      	ldr	r3, [r3, #4]
 803111e:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8031120:	2300      	movs	r3, #0
 8031122:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8031124:	687b      	ldr	r3, [r7, #4]
 8031126:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 803112a:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 803112c:	6a3b      	ldr	r3, [r7, #32]
 803112e:	0a1b      	lsrs	r3, r3, #8
 8031130:	f003 0301 	and.w	r3, r3, #1
 8031134:	2b00      	cmp	r3, #0
 8031136:	d00e      	beq.n	8031156 <HAL_I2C_ER_IRQHandler+0x4e>
 8031138:	69fb      	ldr	r3, [r7, #28]
 803113a:	0a1b      	lsrs	r3, r3, #8
 803113c:	f003 0301 	and.w	r3, r3, #1
 8031140:	2b00      	cmp	r3, #0
 8031142:	d008      	beq.n	8031156 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8031144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031146:	f043 0301 	orr.w	r3, r3, #1
 803114a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 803114c:	687b      	ldr	r3, [r7, #4]
 803114e:	681b      	ldr	r3, [r3, #0]
 8031150:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8031154:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8031156:	6a3b      	ldr	r3, [r7, #32]
 8031158:	0a5b      	lsrs	r3, r3, #9
 803115a:	f003 0301 	and.w	r3, r3, #1
 803115e:	2b00      	cmp	r3, #0
 8031160:	d00e      	beq.n	8031180 <HAL_I2C_ER_IRQHandler+0x78>
 8031162:	69fb      	ldr	r3, [r7, #28]
 8031164:	0a1b      	lsrs	r3, r3, #8
 8031166:	f003 0301 	and.w	r3, r3, #1
 803116a:	2b00      	cmp	r3, #0
 803116c:	d008      	beq.n	8031180 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 803116e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031170:	f043 0302 	orr.w	r3, r3, #2
 8031174:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8031176:	687b      	ldr	r3, [r7, #4]
 8031178:	681b      	ldr	r3, [r3, #0]
 803117a:	f46f 7200 	mvn.w	r2, #512	; 0x200
 803117e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8031180:	6a3b      	ldr	r3, [r7, #32]
 8031182:	0a9b      	lsrs	r3, r3, #10
 8031184:	f003 0301 	and.w	r3, r3, #1
 8031188:	2b00      	cmp	r3, #0
 803118a:	d03f      	beq.n	803120c <HAL_I2C_ER_IRQHandler+0x104>
 803118c:	69fb      	ldr	r3, [r7, #28]
 803118e:	0a1b      	lsrs	r3, r3, #8
 8031190:	f003 0301 	and.w	r3, r3, #1
 8031194:	2b00      	cmp	r3, #0
 8031196:	d039      	beq.n	803120c <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8031198:	7efb      	ldrb	r3, [r7, #27]
 803119a:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 803119c:	687b      	ldr	r3, [r7, #4]
 803119e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80311a0:	b29b      	uxth	r3, r3
 80311a2:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80311a4:	687b      	ldr	r3, [r7, #4]
 80311a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80311aa:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80311ac:	687b      	ldr	r3, [r7, #4]
 80311ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80311b0:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80311b2:	7ebb      	ldrb	r3, [r7, #26]
 80311b4:	2b20      	cmp	r3, #32
 80311b6:	d112      	bne.n	80311de <HAL_I2C_ER_IRQHandler+0xd6>
 80311b8:	697b      	ldr	r3, [r7, #20]
 80311ba:	2b00      	cmp	r3, #0
 80311bc:	d10f      	bne.n	80311de <HAL_I2C_ER_IRQHandler+0xd6>
 80311be:	7cfb      	ldrb	r3, [r7, #19]
 80311c0:	2b21      	cmp	r3, #33	; 0x21
 80311c2:	d008      	beq.n	80311d6 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80311c4:	7cfb      	ldrb	r3, [r7, #19]
 80311c6:	2b29      	cmp	r3, #41	; 0x29
 80311c8:	d005      	beq.n	80311d6 <HAL_I2C_ER_IRQHandler+0xce>
 80311ca:	7cfb      	ldrb	r3, [r7, #19]
 80311cc:	2b28      	cmp	r3, #40	; 0x28
 80311ce:	d106      	bne.n	80311de <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80311d0:	68fb      	ldr	r3, [r7, #12]
 80311d2:	2b21      	cmp	r3, #33	; 0x21
 80311d4:	d103      	bne.n	80311de <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80311d6:	6878      	ldr	r0, [r7, #4]
 80311d8:	f001 f808 	bl	80321ec <I2C_Slave_AF>
 80311dc:	e016      	b.n	803120c <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80311de:	687b      	ldr	r3, [r7, #4]
 80311e0:	681b      	ldr	r3, [r3, #0]
 80311e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80311e6:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80311e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80311ea:	f043 0304 	orr.w	r3, r3, #4
 80311ee:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80311f0:	7efb      	ldrb	r3, [r7, #27]
 80311f2:	2b10      	cmp	r3, #16
 80311f4:	d002      	beq.n	80311fc <HAL_I2C_ER_IRQHandler+0xf4>
 80311f6:	7efb      	ldrb	r3, [r7, #27]
 80311f8:	2b40      	cmp	r3, #64	; 0x40
 80311fa:	d107      	bne.n	803120c <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80311fc:	687b      	ldr	r3, [r7, #4]
 80311fe:	681b      	ldr	r3, [r3, #0]
 8031200:	681a      	ldr	r2, [r3, #0]
 8031202:	687b      	ldr	r3, [r7, #4]
 8031204:	681b      	ldr	r3, [r3, #0]
 8031206:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803120a:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 803120c:	6a3b      	ldr	r3, [r7, #32]
 803120e:	0adb      	lsrs	r3, r3, #11
 8031210:	f003 0301 	and.w	r3, r3, #1
 8031214:	2b00      	cmp	r3, #0
 8031216:	d00e      	beq.n	8031236 <HAL_I2C_ER_IRQHandler+0x12e>
 8031218:	69fb      	ldr	r3, [r7, #28]
 803121a:	0a1b      	lsrs	r3, r3, #8
 803121c:	f003 0301 	and.w	r3, r3, #1
 8031220:	2b00      	cmp	r3, #0
 8031222:	d008      	beq.n	8031236 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8031224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031226:	f043 0308 	orr.w	r3, r3, #8
 803122a:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 803122c:	687b      	ldr	r3, [r7, #4]
 803122e:	681b      	ldr	r3, [r3, #0]
 8031230:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8031234:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8031236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031238:	2b00      	cmp	r3, #0
 803123a:	d008      	beq.n	803124e <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 803123c:	687b      	ldr	r3, [r7, #4]
 803123e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8031240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031242:	431a      	orrs	r2, r3
 8031244:	687b      	ldr	r3, [r7, #4]
 8031246:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8031248:	6878      	ldr	r0, [r7, #4]
 803124a:	f001 f83f 	bl	80322cc <I2C_ITError>
  }
}
 803124e:	bf00      	nop
 8031250:	3728      	adds	r7, #40	; 0x28
 8031252:	46bd      	mov	sp, r7
 8031254:	bd80      	pop	{r7, pc}

08031256 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8031256:	b480      	push	{r7}
 8031258:	b083      	sub	sp, #12
 803125a:	af00      	add	r7, sp, #0
 803125c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 803125e:	bf00      	nop
 8031260:	370c      	adds	r7, #12
 8031262:	46bd      	mov	sp, r7
 8031264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031268:	4770      	bx	lr

0803126a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 803126a:	b480      	push	{r7}
 803126c:	b083      	sub	sp, #12
 803126e:	af00      	add	r7, sp, #0
 8031270:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8031272:	bf00      	nop
 8031274:	370c      	adds	r7, #12
 8031276:	46bd      	mov	sp, r7
 8031278:	f85d 7b04 	ldr.w	r7, [sp], #4
 803127c:	4770      	bx	lr

0803127e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 803127e:	b480      	push	{r7}
 8031280:	b083      	sub	sp, #12
 8031282:	af00      	add	r7, sp, #0
 8031284:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8031286:	bf00      	nop
 8031288:	370c      	adds	r7, #12
 803128a:	46bd      	mov	sp, r7
 803128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031290:	4770      	bx	lr

08031292 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8031292:	b480      	push	{r7}
 8031294:	b083      	sub	sp, #12
 8031296:	af00      	add	r7, sp, #0
 8031298:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 803129a:	bf00      	nop
 803129c:	370c      	adds	r7, #12
 803129e:	46bd      	mov	sp, r7
 80312a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80312a4:	4770      	bx	lr

080312a6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80312a6:	b480      	push	{r7}
 80312a8:	b083      	sub	sp, #12
 80312aa:	af00      	add	r7, sp, #0
 80312ac:	6078      	str	r0, [r7, #4]
 80312ae:	460b      	mov	r3, r1
 80312b0:	70fb      	strb	r3, [r7, #3]
 80312b2:	4613      	mov	r3, r2
 80312b4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80312b6:	bf00      	nop
 80312b8:	370c      	adds	r7, #12
 80312ba:	46bd      	mov	sp, r7
 80312bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80312c0:	4770      	bx	lr

080312c2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80312c2:	b480      	push	{r7}
 80312c4:	b083      	sub	sp, #12
 80312c6:	af00      	add	r7, sp, #0
 80312c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80312ca:	bf00      	nop
 80312cc:	370c      	adds	r7, #12
 80312ce:	46bd      	mov	sp, r7
 80312d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80312d4:	4770      	bx	lr

080312d6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80312d6:	b480      	push	{r7}
 80312d8:	b083      	sub	sp, #12
 80312da:	af00      	add	r7, sp, #0
 80312dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80312de:	bf00      	nop
 80312e0:	370c      	adds	r7, #12
 80312e2:	46bd      	mov	sp, r7
 80312e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80312e8:	4770      	bx	lr

080312ea <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80312ea:	b480      	push	{r7}
 80312ec:	b083      	sub	sp, #12
 80312ee:	af00      	add	r7, sp, #0
 80312f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80312f2:	bf00      	nop
 80312f4:	370c      	adds	r7, #12
 80312f6:	46bd      	mov	sp, r7
 80312f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80312fc:	4770      	bx	lr

080312fe <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80312fe:	b480      	push	{r7}
 8031300:	b083      	sub	sp, #12
 8031302:	af00      	add	r7, sp, #0
 8031304:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8031306:	bf00      	nop
 8031308:	370c      	adds	r7, #12
 803130a:	46bd      	mov	sp, r7
 803130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031310:	4770      	bx	lr

08031312 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8031312:	b480      	push	{r7}
 8031314:	b083      	sub	sp, #12
 8031316:	af00      	add	r7, sp, #0
 8031318:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 803131a:	bf00      	nop
 803131c:	370c      	adds	r7, #12
 803131e:	46bd      	mov	sp, r7
 8031320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031324:	4770      	bx	lr

08031326 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8031326:	b580      	push	{r7, lr}
 8031328:	b084      	sub	sp, #16
 803132a:	af00      	add	r7, sp, #0
 803132c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 803132e:	687b      	ldr	r3, [r7, #4]
 8031330:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031334:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8031336:	687b      	ldr	r3, [r7, #4]
 8031338:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 803133c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 803133e:	687b      	ldr	r3, [r7, #4]
 8031340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8031342:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8031344:	687b      	ldr	r3, [r7, #4]
 8031346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8031348:	2b00      	cmp	r3, #0
 803134a:	d150      	bne.n	80313ee <I2C_MasterTransmit_TXE+0xc8>
 803134c:	7bfb      	ldrb	r3, [r7, #15]
 803134e:	2b21      	cmp	r3, #33	; 0x21
 8031350:	d14d      	bne.n	80313ee <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8031352:	68bb      	ldr	r3, [r7, #8]
 8031354:	2b08      	cmp	r3, #8
 8031356:	d01d      	beq.n	8031394 <I2C_MasterTransmit_TXE+0x6e>
 8031358:	68bb      	ldr	r3, [r7, #8]
 803135a:	2b20      	cmp	r3, #32
 803135c:	d01a      	beq.n	8031394 <I2C_MasterTransmit_TXE+0x6e>
 803135e:	68bb      	ldr	r3, [r7, #8]
 8031360:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031364:	d016      	beq.n	8031394 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8031366:	687b      	ldr	r3, [r7, #4]
 8031368:	681b      	ldr	r3, [r3, #0]
 803136a:	685a      	ldr	r2, [r3, #4]
 803136c:	687b      	ldr	r3, [r7, #4]
 803136e:	681b      	ldr	r3, [r3, #0]
 8031370:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8031374:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8031376:	687b      	ldr	r3, [r7, #4]
 8031378:	2211      	movs	r2, #17
 803137a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 803137c:	687b      	ldr	r3, [r7, #4]
 803137e:	2200      	movs	r2, #0
 8031380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8031384:	687b      	ldr	r3, [r7, #4]
 8031386:	2220      	movs	r2, #32
 8031388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 803138c:	6878      	ldr	r0, [r7, #4]
 803138e:	f7ff ff62 	bl	8031256 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8031392:	e060      	b.n	8031456 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8031394:	687b      	ldr	r3, [r7, #4]
 8031396:	681b      	ldr	r3, [r3, #0]
 8031398:	685a      	ldr	r2, [r3, #4]
 803139a:	687b      	ldr	r3, [r7, #4]
 803139c:	681b      	ldr	r3, [r3, #0]
 803139e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80313a2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80313a4:	687b      	ldr	r3, [r7, #4]
 80313a6:	681b      	ldr	r3, [r3, #0]
 80313a8:	681a      	ldr	r2, [r3, #0]
 80313aa:	687b      	ldr	r3, [r7, #4]
 80313ac:	681b      	ldr	r3, [r3, #0]
 80313ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80313b2:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80313b4:	687b      	ldr	r3, [r7, #4]
 80313b6:	2200      	movs	r2, #0
 80313b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80313ba:	687b      	ldr	r3, [r7, #4]
 80313bc:	2220      	movs	r2, #32
 80313be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80313c2:	687b      	ldr	r3, [r7, #4]
 80313c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80313c8:	b2db      	uxtb	r3, r3
 80313ca:	2b40      	cmp	r3, #64	; 0x40
 80313cc:	d107      	bne.n	80313de <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80313ce:	687b      	ldr	r3, [r7, #4]
 80313d0:	2200      	movs	r2, #0
 80313d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80313d6:	6878      	ldr	r0, [r7, #4]
 80313d8:	f7ff ff7d 	bl	80312d6 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80313dc:	e03b      	b.n	8031456 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80313de:	687b      	ldr	r3, [r7, #4]
 80313e0:	2200      	movs	r2, #0
 80313e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80313e6:	6878      	ldr	r0, [r7, #4]
 80313e8:	f7ff ff35 	bl	8031256 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80313ec:	e033      	b.n	8031456 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80313ee:	7bfb      	ldrb	r3, [r7, #15]
 80313f0:	2b21      	cmp	r3, #33	; 0x21
 80313f2:	d005      	beq.n	8031400 <I2C_MasterTransmit_TXE+0xda>
 80313f4:	7bbb      	ldrb	r3, [r7, #14]
 80313f6:	2b40      	cmp	r3, #64	; 0x40
 80313f8:	d12d      	bne.n	8031456 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80313fa:	7bfb      	ldrb	r3, [r7, #15]
 80313fc:	2b22      	cmp	r3, #34	; 0x22
 80313fe:	d12a      	bne.n	8031456 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8031400:	687b      	ldr	r3, [r7, #4]
 8031402:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031404:	b29b      	uxth	r3, r3
 8031406:	2b00      	cmp	r3, #0
 8031408:	d108      	bne.n	803141c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 803140a:	687b      	ldr	r3, [r7, #4]
 803140c:	681b      	ldr	r3, [r3, #0]
 803140e:	685a      	ldr	r2, [r3, #4]
 8031410:	687b      	ldr	r3, [r7, #4]
 8031412:	681b      	ldr	r3, [r3, #0]
 8031414:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031418:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 803141a:	e01c      	b.n	8031456 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 803141c:	687b      	ldr	r3, [r7, #4]
 803141e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031422:	b2db      	uxtb	r3, r3
 8031424:	2b40      	cmp	r3, #64	; 0x40
 8031426:	d103      	bne.n	8031430 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8031428:	6878      	ldr	r0, [r7, #4]
 803142a:	f000 f898 	bl	803155e <I2C_MemoryTransmit_TXE_BTF>
}
 803142e:	e012      	b.n	8031456 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8031430:	687b      	ldr	r3, [r7, #4]
 8031432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031434:	781a      	ldrb	r2, [r3, #0]
 8031436:	687b      	ldr	r3, [r7, #4]
 8031438:	681b      	ldr	r3, [r3, #0]
 803143a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 803143c:	687b      	ldr	r3, [r7, #4]
 803143e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031440:	1c5a      	adds	r2, r3, #1
 8031442:	687b      	ldr	r3, [r7, #4]
 8031444:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8031446:	687b      	ldr	r3, [r7, #4]
 8031448:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803144a:	b29b      	uxth	r3, r3
 803144c:	3b01      	subs	r3, #1
 803144e:	b29a      	uxth	r2, r3
 8031450:	687b      	ldr	r3, [r7, #4]
 8031452:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8031454:	e7ff      	b.n	8031456 <I2C_MasterTransmit_TXE+0x130>
 8031456:	bf00      	nop
 8031458:	3710      	adds	r7, #16
 803145a:	46bd      	mov	sp, r7
 803145c:	bd80      	pop	{r7, pc}

0803145e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 803145e:	b580      	push	{r7, lr}
 8031460:	b084      	sub	sp, #16
 8031462:	af00      	add	r7, sp, #0
 8031464:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8031466:	687b      	ldr	r3, [r7, #4]
 8031468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803146a:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 803146c:	687b      	ldr	r3, [r7, #4]
 803146e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031472:	b2db      	uxtb	r3, r3
 8031474:	2b21      	cmp	r3, #33	; 0x21
 8031476:	d165      	bne.n	8031544 <I2C_MasterTransmit_BTF+0xe6>
  {
    if (hi2c->XferCount != 0U)
 8031478:	687b      	ldr	r3, [r7, #4]
 803147a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803147c:	b29b      	uxth	r3, r3
 803147e:	2b00      	cmp	r3, #0
 8031480:	d012      	beq.n	80314a8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8031482:	687b      	ldr	r3, [r7, #4]
 8031484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031486:	781a      	ldrb	r2, [r3, #0]
 8031488:	687b      	ldr	r3, [r7, #4]
 803148a:	681b      	ldr	r3, [r3, #0]
 803148c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 803148e:	687b      	ldr	r3, [r7, #4]
 8031490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031492:	1c5a      	adds	r2, r3, #1
 8031494:	687b      	ldr	r3, [r7, #4]
 8031496:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8031498:	687b      	ldr	r3, [r7, #4]
 803149a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803149c:	b29b      	uxth	r3, r3
 803149e:	3b01      	subs	r3, #1
 80314a0:	b29a      	uxth	r2, r3
 80314a2:	687b      	ldr	r3, [r7, #4]
 80314a4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80314a6:	e056      	b.n	8031556 <I2C_MasterTransmit_BTF+0xf8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80314a8:	68fb      	ldr	r3, [r7, #12]
 80314aa:	2b08      	cmp	r3, #8
 80314ac:	d01d      	beq.n	80314ea <I2C_MasterTransmit_BTF+0x8c>
 80314ae:	68fb      	ldr	r3, [r7, #12]
 80314b0:	2b20      	cmp	r3, #32
 80314b2:	d01a      	beq.n	80314ea <I2C_MasterTransmit_BTF+0x8c>
 80314b4:	68fb      	ldr	r3, [r7, #12]
 80314b6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80314ba:	d016      	beq.n	80314ea <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80314bc:	687b      	ldr	r3, [r7, #4]
 80314be:	681b      	ldr	r3, [r3, #0]
 80314c0:	685a      	ldr	r2, [r3, #4]
 80314c2:	687b      	ldr	r3, [r7, #4]
 80314c4:	681b      	ldr	r3, [r3, #0]
 80314c6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80314ca:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80314cc:	687b      	ldr	r3, [r7, #4]
 80314ce:	2211      	movs	r2, #17
 80314d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80314d2:	687b      	ldr	r3, [r7, #4]
 80314d4:	2200      	movs	r2, #0
 80314d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80314da:	687b      	ldr	r3, [r7, #4]
 80314dc:	2220      	movs	r2, #32
 80314de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80314e2:	6878      	ldr	r0, [r7, #4]
 80314e4:	f7ff feb7 	bl	8031256 <HAL_I2C_MasterTxCpltCallback>
}
 80314e8:	e035      	b.n	8031556 <I2C_MasterTransmit_BTF+0xf8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80314ea:	687b      	ldr	r3, [r7, #4]
 80314ec:	681b      	ldr	r3, [r3, #0]
 80314ee:	685a      	ldr	r2, [r3, #4]
 80314f0:	687b      	ldr	r3, [r7, #4]
 80314f2:	681b      	ldr	r3, [r3, #0]
 80314f4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80314f8:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80314fa:	687b      	ldr	r3, [r7, #4]
 80314fc:	681b      	ldr	r3, [r3, #0]
 80314fe:	681a      	ldr	r2, [r3, #0]
 8031500:	687b      	ldr	r3, [r7, #4]
 8031502:	681b      	ldr	r3, [r3, #0]
 8031504:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8031508:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 803150a:	687b      	ldr	r3, [r7, #4]
 803150c:	2200      	movs	r2, #0
 803150e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8031510:	687b      	ldr	r3, [r7, #4]
 8031512:	2220      	movs	r2, #32
 8031514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8031518:	687b      	ldr	r3, [r7, #4]
 803151a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 803151e:	b2db      	uxtb	r3, r3
 8031520:	2b40      	cmp	r3, #64	; 0x40
 8031522:	d107      	bne.n	8031534 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8031524:	687b      	ldr	r3, [r7, #4]
 8031526:	2200      	movs	r2, #0
 8031528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 803152c:	6878      	ldr	r0, [r7, #4]
 803152e:	f7ff fed2 	bl	80312d6 <HAL_I2C_MemTxCpltCallback>
}
 8031532:	e010      	b.n	8031556 <I2C_MasterTransmit_BTF+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8031534:	687b      	ldr	r3, [r7, #4]
 8031536:	2200      	movs	r2, #0
 8031538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 803153c:	6878      	ldr	r0, [r7, #4]
 803153e:	f7ff fe8a 	bl	8031256 <HAL_I2C_MasterTxCpltCallback>
}
 8031542:	e008      	b.n	8031556 <I2C_MasterTransmit_BTF+0xf8>
  else if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8031544:	687b      	ldr	r3, [r7, #4]
 8031546:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 803154a:	b2db      	uxtb	r3, r3
 803154c:	2b40      	cmp	r3, #64	; 0x40
 803154e:	d102      	bne.n	8031556 <I2C_MasterTransmit_BTF+0xf8>
    I2C_MemoryTransmit_TXE_BTF(hi2c);
 8031550:	6878      	ldr	r0, [r7, #4]
 8031552:	f000 f804 	bl	803155e <I2C_MemoryTransmit_TXE_BTF>
}
 8031556:	bf00      	nop
 8031558:	3710      	adds	r7, #16
 803155a:	46bd      	mov	sp, r7
 803155c:	bd80      	pop	{r7, pc}

0803155e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 803155e:	b480      	push	{r7}
 8031560:	b083      	sub	sp, #12
 8031562:	af00      	add	r7, sp, #0
 8031564:	6078      	str	r0, [r7, #4]
  if (hi2c->EventCount == 0U)
 8031566:	687b      	ldr	r3, [r7, #4]
 8031568:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803156a:	2b00      	cmp	r3, #0
 803156c:	d11d      	bne.n	80315aa <I2C_MemoryTransmit_TXE_BTF+0x4c>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 803156e:	687b      	ldr	r3, [r7, #4]
 8031570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8031572:	2b01      	cmp	r3, #1
 8031574:	d10b      	bne.n	803158e <I2C_MemoryTransmit_TXE_BTF+0x30>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8031576:	687b      	ldr	r3, [r7, #4]
 8031578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 803157a:	b2da      	uxtb	r2, r3
 803157c:	687b      	ldr	r3, [r7, #4]
 803157e:	681b      	ldr	r3, [r3, #0]
 8031580:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8031582:	687b      	ldr	r3, [r7, #4]
 8031584:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031586:	1c9a      	adds	r2, r3, #2
 8031588:	687b      	ldr	r3, [r7, #4]
 803158a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 803158c:	e048      	b.n	8031620 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 803158e:	687b      	ldr	r3, [r7, #4]
 8031590:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8031592:	b29b      	uxth	r3, r3
 8031594:	121b      	asrs	r3, r3, #8
 8031596:	b2da      	uxtb	r2, r3
 8031598:	687b      	ldr	r3, [r7, #4]
 803159a:	681b      	ldr	r3, [r3, #0]
 803159c:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 803159e:	687b      	ldr	r3, [r7, #4]
 80315a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80315a2:	1c5a      	adds	r2, r3, #1
 80315a4:	687b      	ldr	r3, [r7, #4]
 80315a6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80315a8:	e03a      	b.n	8031620 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 1U)
 80315aa:	687b      	ldr	r3, [r7, #4]
 80315ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80315ae:	2b01      	cmp	r3, #1
 80315b0:	d10b      	bne.n	80315ca <I2C_MemoryTransmit_TXE_BTF+0x6c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80315b2:	687b      	ldr	r3, [r7, #4]
 80315b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80315b6:	b2da      	uxtb	r2, r3
 80315b8:	687b      	ldr	r3, [r7, #4]
 80315ba:	681b      	ldr	r3, [r3, #0]
 80315bc:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80315be:	687b      	ldr	r3, [r7, #4]
 80315c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80315c2:	1c5a      	adds	r2, r3, #1
 80315c4:	687b      	ldr	r3, [r7, #4]
 80315c6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80315c8:	e02a      	b.n	8031620 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 2U)
 80315ca:	687b      	ldr	r3, [r7, #4]
 80315cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80315ce:	2b02      	cmp	r3, #2
 80315d0:	d126      	bne.n	8031620 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80315d2:	687b      	ldr	r3, [r7, #4]
 80315d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80315d8:	b2db      	uxtb	r3, r3
 80315da:	2b22      	cmp	r3, #34	; 0x22
 80315dc:	d108      	bne.n	80315f0 <I2C_MemoryTransmit_TXE_BTF+0x92>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80315de:	687b      	ldr	r3, [r7, #4]
 80315e0:	681b      	ldr	r3, [r3, #0]
 80315e2:	681a      	ldr	r2, [r3, #0]
 80315e4:	687b      	ldr	r3, [r7, #4]
 80315e6:	681b      	ldr	r3, [r3, #0]
 80315e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80315ec:	601a      	str	r2, [r3, #0]
}
 80315ee:	e017      	b.n	8031620 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80315f0:	687b      	ldr	r3, [r7, #4]
 80315f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80315f6:	b2db      	uxtb	r3, r3
 80315f8:	2b21      	cmp	r3, #33	; 0x21
 80315fa:	d111      	bne.n	8031620 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80315fc:	687b      	ldr	r3, [r7, #4]
 80315fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031600:	781a      	ldrb	r2, [r3, #0]
 8031602:	687b      	ldr	r3, [r7, #4]
 8031604:	681b      	ldr	r3, [r3, #0]
 8031606:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8031608:	687b      	ldr	r3, [r7, #4]
 803160a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803160c:	1c5a      	adds	r2, r3, #1
 803160e:	687b      	ldr	r3, [r7, #4]
 8031610:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8031612:	687b      	ldr	r3, [r7, #4]
 8031614:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031616:	b29b      	uxth	r3, r3
 8031618:	3b01      	subs	r3, #1
 803161a:	b29a      	uxth	r2, r3
 803161c:	687b      	ldr	r3, [r7, #4]
 803161e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8031620:	bf00      	nop
 8031622:	370c      	adds	r7, #12
 8031624:	46bd      	mov	sp, r7
 8031626:	f85d 7b04 	ldr.w	r7, [sp], #4
 803162a:	4770      	bx	lr

0803162c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 803162c:	b580      	push	{r7, lr}
 803162e:	b084      	sub	sp, #16
 8031630:	af00      	add	r7, sp, #0
 8031632:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8031634:	687b      	ldr	r3, [r7, #4]
 8031636:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 803163a:	b2db      	uxtb	r3, r3
 803163c:	2b22      	cmp	r3, #34	; 0x22
 803163e:	d173      	bne.n	8031728 <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8031640:	687b      	ldr	r3, [r7, #4]
 8031642:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031644:	b29b      	uxth	r3, r3
 8031646:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8031648:	68fb      	ldr	r3, [r7, #12]
 803164a:	2b03      	cmp	r3, #3
 803164c:	d920      	bls.n	8031690 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 803164e:	687b      	ldr	r3, [r7, #4]
 8031650:	681b      	ldr	r3, [r3, #0]
 8031652:	691a      	ldr	r2, [r3, #16]
 8031654:	687b      	ldr	r3, [r7, #4]
 8031656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031658:	b2d2      	uxtb	r2, r2
 803165a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 803165c:	687b      	ldr	r3, [r7, #4]
 803165e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031660:	1c5a      	adds	r2, r3, #1
 8031662:	687b      	ldr	r3, [r7, #4]
 8031664:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8031666:	687b      	ldr	r3, [r7, #4]
 8031668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803166a:	b29b      	uxth	r3, r3
 803166c:	3b01      	subs	r3, #1
 803166e:	b29a      	uxth	r2, r3
 8031670:	687b      	ldr	r3, [r7, #4]
 8031672:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8031674:	687b      	ldr	r3, [r7, #4]
 8031676:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031678:	b29b      	uxth	r3, r3
 803167a:	2b03      	cmp	r3, #3
 803167c:	d154      	bne.n	8031728 <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 803167e:	687b      	ldr	r3, [r7, #4]
 8031680:	681b      	ldr	r3, [r3, #0]
 8031682:	685a      	ldr	r2, [r3, #4]
 8031684:	687b      	ldr	r3, [r7, #4]
 8031686:	681b      	ldr	r3, [r3, #0]
 8031688:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 803168c:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 803168e:	e04b      	b.n	8031728 <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8031690:	687b      	ldr	r3, [r7, #4]
 8031692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8031694:	2b02      	cmp	r3, #2
 8031696:	d047      	beq.n	8031728 <I2C_MasterReceive_RXNE+0xfc>
 8031698:	68fb      	ldr	r3, [r7, #12]
 803169a:	2b01      	cmp	r3, #1
 803169c:	d002      	beq.n	80316a4 <I2C_MasterReceive_RXNE+0x78>
 803169e:	68fb      	ldr	r3, [r7, #12]
 80316a0:	2b00      	cmp	r3, #0
 80316a2:	d141      	bne.n	8031728 <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80316a4:	687b      	ldr	r3, [r7, #4]
 80316a6:	681b      	ldr	r3, [r3, #0]
 80316a8:	681a      	ldr	r2, [r3, #0]
 80316aa:	687b      	ldr	r3, [r7, #4]
 80316ac:	681b      	ldr	r3, [r3, #0]
 80316ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80316b2:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80316b4:	687b      	ldr	r3, [r7, #4]
 80316b6:	681b      	ldr	r3, [r3, #0]
 80316b8:	685a      	ldr	r2, [r3, #4]
 80316ba:	687b      	ldr	r3, [r7, #4]
 80316bc:	681b      	ldr	r3, [r3, #0]
 80316be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80316c2:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80316c4:	687b      	ldr	r3, [r7, #4]
 80316c6:	681b      	ldr	r3, [r3, #0]
 80316c8:	691a      	ldr	r2, [r3, #16]
 80316ca:	687b      	ldr	r3, [r7, #4]
 80316cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80316ce:	b2d2      	uxtb	r2, r2
 80316d0:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80316d2:	687b      	ldr	r3, [r7, #4]
 80316d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80316d6:	1c5a      	adds	r2, r3, #1
 80316d8:	687b      	ldr	r3, [r7, #4]
 80316da:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80316dc:	687b      	ldr	r3, [r7, #4]
 80316de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80316e0:	b29b      	uxth	r3, r3
 80316e2:	3b01      	subs	r3, #1
 80316e4:	b29a      	uxth	r2, r3
 80316e6:	687b      	ldr	r3, [r7, #4]
 80316e8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 80316ea:	687b      	ldr	r3, [r7, #4]
 80316ec:	2220      	movs	r2, #32
 80316ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80316f2:	687b      	ldr	r3, [r7, #4]
 80316f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80316f8:	b2db      	uxtb	r3, r3
 80316fa:	2b40      	cmp	r3, #64	; 0x40
 80316fc:	d10a      	bne.n	8031714 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80316fe:	687b      	ldr	r3, [r7, #4]
 8031700:	2200      	movs	r2, #0
 8031702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8031706:	687b      	ldr	r3, [r7, #4]
 8031708:	2200      	movs	r2, #0
 803170a:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 803170c:	6878      	ldr	r0, [r7, #4]
 803170e:	f7ff fdec 	bl	80312ea <HAL_I2C_MemRxCpltCallback>
}
 8031712:	e009      	b.n	8031728 <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8031714:	687b      	ldr	r3, [r7, #4]
 8031716:	2200      	movs	r2, #0
 8031718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 803171c:	687b      	ldr	r3, [r7, #4]
 803171e:	2212      	movs	r2, #18
 8031720:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8031722:	6878      	ldr	r0, [r7, #4]
 8031724:	f7ff fda1 	bl	803126a <HAL_I2C_MasterRxCpltCallback>
}
 8031728:	bf00      	nop
 803172a:	3710      	adds	r7, #16
 803172c:	46bd      	mov	sp, r7
 803172e:	bd80      	pop	{r7, pc}

08031730 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8031730:	b580      	push	{r7, lr}
 8031732:	b084      	sub	sp, #16
 8031734:	af00      	add	r7, sp, #0
 8031736:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8031738:	687b      	ldr	r3, [r7, #4]
 803173a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803173c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 803173e:	687b      	ldr	r3, [r7, #4]
 8031740:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031742:	b29b      	uxth	r3, r3
 8031744:	2b04      	cmp	r3, #4
 8031746:	d11b      	bne.n	8031780 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8031748:	687b      	ldr	r3, [r7, #4]
 803174a:	681b      	ldr	r3, [r3, #0]
 803174c:	685a      	ldr	r2, [r3, #4]
 803174e:	687b      	ldr	r3, [r7, #4]
 8031750:	681b      	ldr	r3, [r3, #0]
 8031752:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031756:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031758:	687b      	ldr	r3, [r7, #4]
 803175a:	681b      	ldr	r3, [r3, #0]
 803175c:	691a      	ldr	r2, [r3, #16]
 803175e:	687b      	ldr	r3, [r7, #4]
 8031760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031762:	b2d2      	uxtb	r2, r2
 8031764:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031766:	687b      	ldr	r3, [r7, #4]
 8031768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803176a:	1c5a      	adds	r2, r3, #1
 803176c:	687b      	ldr	r3, [r7, #4]
 803176e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031770:	687b      	ldr	r3, [r7, #4]
 8031772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031774:	b29b      	uxth	r3, r3
 8031776:	3b01      	subs	r3, #1
 8031778:	b29a      	uxth	r2, r3
 803177a:	687b      	ldr	r3, [r7, #4]
 803177c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 803177e:	e0bd      	b.n	80318fc <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8031780:	687b      	ldr	r3, [r7, #4]
 8031782:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031784:	b29b      	uxth	r3, r3
 8031786:	2b03      	cmp	r3, #3
 8031788:	d129      	bne.n	80317de <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 803178a:	687b      	ldr	r3, [r7, #4]
 803178c:	681b      	ldr	r3, [r3, #0]
 803178e:	685a      	ldr	r2, [r3, #4]
 8031790:	687b      	ldr	r3, [r7, #4]
 8031792:	681b      	ldr	r3, [r3, #0]
 8031794:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031798:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 803179a:	68fb      	ldr	r3, [r7, #12]
 803179c:	2b04      	cmp	r3, #4
 803179e:	d00a      	beq.n	80317b6 <I2C_MasterReceive_BTF+0x86>
 80317a0:	68fb      	ldr	r3, [r7, #12]
 80317a2:	2b02      	cmp	r3, #2
 80317a4:	d007      	beq.n	80317b6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80317a6:	687b      	ldr	r3, [r7, #4]
 80317a8:	681b      	ldr	r3, [r3, #0]
 80317aa:	681a      	ldr	r2, [r3, #0]
 80317ac:	687b      	ldr	r3, [r7, #4]
 80317ae:	681b      	ldr	r3, [r3, #0]
 80317b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80317b4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80317b6:	687b      	ldr	r3, [r7, #4]
 80317b8:	681b      	ldr	r3, [r3, #0]
 80317ba:	691a      	ldr	r2, [r3, #16]
 80317bc:	687b      	ldr	r3, [r7, #4]
 80317be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80317c0:	b2d2      	uxtb	r2, r2
 80317c2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80317c4:	687b      	ldr	r3, [r7, #4]
 80317c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80317c8:	1c5a      	adds	r2, r3, #1
 80317ca:	687b      	ldr	r3, [r7, #4]
 80317cc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80317ce:	687b      	ldr	r3, [r7, #4]
 80317d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80317d2:	b29b      	uxth	r3, r3
 80317d4:	3b01      	subs	r3, #1
 80317d6:	b29a      	uxth	r2, r3
 80317d8:	687b      	ldr	r3, [r7, #4]
 80317da:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80317dc:	e08e      	b.n	80318fc <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80317de:	687b      	ldr	r3, [r7, #4]
 80317e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80317e2:	b29b      	uxth	r3, r3
 80317e4:	2b02      	cmp	r3, #2
 80317e6:	d176      	bne.n	80318d6 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80317e8:	68fb      	ldr	r3, [r7, #12]
 80317ea:	2b01      	cmp	r3, #1
 80317ec:	d002      	beq.n	80317f4 <I2C_MasterReceive_BTF+0xc4>
 80317ee:	68fb      	ldr	r3, [r7, #12]
 80317f0:	2b10      	cmp	r3, #16
 80317f2:	d108      	bne.n	8031806 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80317f4:	687b      	ldr	r3, [r7, #4]
 80317f6:	681b      	ldr	r3, [r3, #0]
 80317f8:	681a      	ldr	r2, [r3, #0]
 80317fa:	687b      	ldr	r3, [r7, #4]
 80317fc:	681b      	ldr	r3, [r3, #0]
 80317fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031802:	601a      	str	r2, [r3, #0]
 8031804:	e019      	b.n	803183a <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8031806:	68fb      	ldr	r3, [r7, #12]
 8031808:	2b04      	cmp	r3, #4
 803180a:	d002      	beq.n	8031812 <I2C_MasterReceive_BTF+0xe2>
 803180c:	68fb      	ldr	r3, [r7, #12]
 803180e:	2b02      	cmp	r3, #2
 8031810:	d108      	bne.n	8031824 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031812:	687b      	ldr	r3, [r7, #4]
 8031814:	681b      	ldr	r3, [r3, #0]
 8031816:	681a      	ldr	r2, [r3, #0]
 8031818:	687b      	ldr	r3, [r7, #4]
 803181a:	681b      	ldr	r3, [r3, #0]
 803181c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8031820:	601a      	str	r2, [r3, #0]
 8031822:	e00a      	b.n	803183a <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8031824:	68fb      	ldr	r3, [r7, #12]
 8031826:	2b10      	cmp	r3, #16
 8031828:	d007      	beq.n	803183a <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 803182a:	687b      	ldr	r3, [r7, #4]
 803182c:	681b      	ldr	r3, [r3, #0]
 803182e:	681a      	ldr	r2, [r3, #0]
 8031830:	687b      	ldr	r3, [r7, #4]
 8031832:	681b      	ldr	r3, [r3, #0]
 8031834:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8031838:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 803183a:	687b      	ldr	r3, [r7, #4]
 803183c:	681b      	ldr	r3, [r3, #0]
 803183e:	691a      	ldr	r2, [r3, #16]
 8031840:	687b      	ldr	r3, [r7, #4]
 8031842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031844:	b2d2      	uxtb	r2, r2
 8031846:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8031848:	687b      	ldr	r3, [r7, #4]
 803184a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803184c:	1c5a      	adds	r2, r3, #1
 803184e:	687b      	ldr	r3, [r7, #4]
 8031850:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8031852:	687b      	ldr	r3, [r7, #4]
 8031854:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031856:	b29b      	uxth	r3, r3
 8031858:	3b01      	subs	r3, #1
 803185a:	b29a      	uxth	r2, r3
 803185c:	687b      	ldr	r3, [r7, #4]
 803185e:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031860:	687b      	ldr	r3, [r7, #4]
 8031862:	681b      	ldr	r3, [r3, #0]
 8031864:	691a      	ldr	r2, [r3, #16]
 8031866:	687b      	ldr	r3, [r7, #4]
 8031868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803186a:	b2d2      	uxtb	r2, r2
 803186c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 803186e:	687b      	ldr	r3, [r7, #4]
 8031870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031872:	1c5a      	adds	r2, r3, #1
 8031874:	687b      	ldr	r3, [r7, #4]
 8031876:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8031878:	687b      	ldr	r3, [r7, #4]
 803187a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803187c:	b29b      	uxth	r3, r3
 803187e:	3b01      	subs	r3, #1
 8031880:	b29a      	uxth	r2, r3
 8031882:	687b      	ldr	r3, [r7, #4]
 8031884:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8031886:	687b      	ldr	r3, [r7, #4]
 8031888:	681b      	ldr	r3, [r3, #0]
 803188a:	685a      	ldr	r2, [r3, #4]
 803188c:	687b      	ldr	r3, [r7, #4]
 803188e:	681b      	ldr	r3, [r3, #0]
 8031890:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8031894:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8031896:	687b      	ldr	r3, [r7, #4]
 8031898:	2220      	movs	r2, #32
 803189a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 803189e:	687b      	ldr	r3, [r7, #4]
 80318a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80318a4:	b2db      	uxtb	r3, r3
 80318a6:	2b40      	cmp	r3, #64	; 0x40
 80318a8:	d10a      	bne.n	80318c0 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80318aa:	687b      	ldr	r3, [r7, #4]
 80318ac:	2200      	movs	r2, #0
 80318ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80318b2:	687b      	ldr	r3, [r7, #4]
 80318b4:	2200      	movs	r2, #0
 80318b6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80318b8:	6878      	ldr	r0, [r7, #4]
 80318ba:	f7ff fd16 	bl	80312ea <HAL_I2C_MemRxCpltCallback>
}
 80318be:	e01d      	b.n	80318fc <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80318c0:	687b      	ldr	r3, [r7, #4]
 80318c2:	2200      	movs	r2, #0
 80318c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80318c8:	687b      	ldr	r3, [r7, #4]
 80318ca:	2212      	movs	r2, #18
 80318cc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80318ce:	6878      	ldr	r0, [r7, #4]
 80318d0:	f7ff fccb 	bl	803126a <HAL_I2C_MasterRxCpltCallback>
}
 80318d4:	e012      	b.n	80318fc <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80318d6:	687b      	ldr	r3, [r7, #4]
 80318d8:	681b      	ldr	r3, [r3, #0]
 80318da:	691a      	ldr	r2, [r3, #16]
 80318dc:	687b      	ldr	r3, [r7, #4]
 80318de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80318e0:	b2d2      	uxtb	r2, r2
 80318e2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80318e4:	687b      	ldr	r3, [r7, #4]
 80318e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80318e8:	1c5a      	adds	r2, r3, #1
 80318ea:	687b      	ldr	r3, [r7, #4]
 80318ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80318ee:	687b      	ldr	r3, [r7, #4]
 80318f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80318f2:	b29b      	uxth	r3, r3
 80318f4:	3b01      	subs	r3, #1
 80318f6:	b29a      	uxth	r2, r3
 80318f8:	687b      	ldr	r3, [r7, #4]
 80318fa:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80318fc:	bf00      	nop
 80318fe:	3710      	adds	r7, #16
 8031900:	46bd      	mov	sp, r7
 8031902:	bd80      	pop	{r7, pc}

08031904 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8031904:	b480      	push	{r7}
 8031906:	b083      	sub	sp, #12
 8031908:	af00      	add	r7, sp, #0
 803190a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 803190c:	687b      	ldr	r3, [r7, #4]
 803190e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031912:	b2db      	uxtb	r3, r3
 8031914:	2b40      	cmp	r3, #64	; 0x40
 8031916:	d117      	bne.n	8031948 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8031918:	687b      	ldr	r3, [r7, #4]
 803191a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803191c:	2b00      	cmp	r3, #0
 803191e:	d109      	bne.n	8031934 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8031920:	687b      	ldr	r3, [r7, #4]
 8031922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031924:	b2db      	uxtb	r3, r3
 8031926:	461a      	mov	r2, r3
 8031928:	687b      	ldr	r3, [r7, #4]
 803192a:	681b      	ldr	r3, [r3, #0]
 803192c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8031930:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8031932:	e067      	b.n	8031a04 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8031934:	687b      	ldr	r3, [r7, #4]
 8031936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031938:	b2db      	uxtb	r3, r3
 803193a:	f043 0301 	orr.w	r3, r3, #1
 803193e:	b2da      	uxtb	r2, r3
 8031940:	687b      	ldr	r3, [r7, #4]
 8031942:	681b      	ldr	r3, [r3, #0]
 8031944:	611a      	str	r2, [r3, #16]
}
 8031946:	e05d      	b.n	8031a04 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8031948:	687b      	ldr	r3, [r7, #4]
 803194a:	691b      	ldr	r3, [r3, #16]
 803194c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8031950:	d133      	bne.n	80319ba <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8031952:	687b      	ldr	r3, [r7, #4]
 8031954:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031958:	b2db      	uxtb	r3, r3
 803195a:	2b21      	cmp	r3, #33	; 0x21
 803195c:	d109      	bne.n	8031972 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 803195e:	687b      	ldr	r3, [r7, #4]
 8031960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031962:	b2db      	uxtb	r3, r3
 8031964:	461a      	mov	r2, r3
 8031966:	687b      	ldr	r3, [r7, #4]
 8031968:	681b      	ldr	r3, [r3, #0]
 803196a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 803196e:	611a      	str	r2, [r3, #16]
 8031970:	e008      	b.n	8031984 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8031972:	687b      	ldr	r3, [r7, #4]
 8031974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031976:	b2db      	uxtb	r3, r3
 8031978:	f043 0301 	orr.w	r3, r3, #1
 803197c:	b2da      	uxtb	r2, r3
 803197e:	687b      	ldr	r3, [r7, #4]
 8031980:	681b      	ldr	r3, [r3, #0]
 8031982:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8031984:	687b      	ldr	r3, [r7, #4]
 8031986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8031988:	2b00      	cmp	r3, #0
 803198a:	d004      	beq.n	8031996 <I2C_Master_SB+0x92>
 803198c:	687b      	ldr	r3, [r7, #4]
 803198e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8031990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8031992:	2b00      	cmp	r3, #0
 8031994:	d108      	bne.n	80319a8 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8031996:	687b      	ldr	r3, [r7, #4]
 8031998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803199a:	2b00      	cmp	r3, #0
 803199c:	d032      	beq.n	8031a04 <I2C_Master_SB+0x100>
 803199e:	687b      	ldr	r3, [r7, #4]
 80319a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80319a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80319a4:	2b00      	cmp	r3, #0
 80319a6:	d02d      	beq.n	8031a04 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80319a8:	687b      	ldr	r3, [r7, #4]
 80319aa:	681b      	ldr	r3, [r3, #0]
 80319ac:	685a      	ldr	r2, [r3, #4]
 80319ae:	687b      	ldr	r3, [r7, #4]
 80319b0:	681b      	ldr	r3, [r3, #0]
 80319b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80319b6:	605a      	str	r2, [r3, #4]
}
 80319b8:	e024      	b.n	8031a04 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80319ba:	687b      	ldr	r3, [r7, #4]
 80319bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80319be:	2b00      	cmp	r3, #0
 80319c0:	d10e      	bne.n	80319e0 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80319c2:	687b      	ldr	r3, [r7, #4]
 80319c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80319c6:	b29b      	uxth	r3, r3
 80319c8:	11db      	asrs	r3, r3, #7
 80319ca:	b2db      	uxtb	r3, r3
 80319cc:	f003 0306 	and.w	r3, r3, #6
 80319d0:	b2db      	uxtb	r3, r3
 80319d2:	f063 030f 	orn	r3, r3, #15
 80319d6:	b2da      	uxtb	r2, r3
 80319d8:	687b      	ldr	r3, [r7, #4]
 80319da:	681b      	ldr	r3, [r3, #0]
 80319dc:	611a      	str	r2, [r3, #16]
}
 80319de:	e011      	b.n	8031a04 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80319e0:	687b      	ldr	r3, [r7, #4]
 80319e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80319e4:	2b01      	cmp	r3, #1
 80319e6:	d10d      	bne.n	8031a04 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80319e8:	687b      	ldr	r3, [r7, #4]
 80319ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80319ec:	b29b      	uxth	r3, r3
 80319ee:	11db      	asrs	r3, r3, #7
 80319f0:	b2db      	uxtb	r3, r3
 80319f2:	f003 0306 	and.w	r3, r3, #6
 80319f6:	b2db      	uxtb	r3, r3
 80319f8:	f063 030e 	orn	r3, r3, #14
 80319fc:	b2da      	uxtb	r2, r3
 80319fe:	687b      	ldr	r3, [r7, #4]
 8031a00:	681b      	ldr	r3, [r3, #0]
 8031a02:	611a      	str	r2, [r3, #16]
}
 8031a04:	bf00      	nop
 8031a06:	370c      	adds	r7, #12
 8031a08:	46bd      	mov	sp, r7
 8031a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031a0e:	4770      	bx	lr

08031a10 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8031a10:	b480      	push	{r7}
 8031a12:	b083      	sub	sp, #12
 8031a14:	af00      	add	r7, sp, #0
 8031a16:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8031a18:	687b      	ldr	r3, [r7, #4]
 8031a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031a1c:	b2da      	uxtb	r2, r3
 8031a1e:	687b      	ldr	r3, [r7, #4]
 8031a20:	681b      	ldr	r3, [r3, #0]
 8031a22:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8031a24:	687b      	ldr	r3, [r7, #4]
 8031a26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8031a28:	2b00      	cmp	r3, #0
 8031a2a:	d103      	bne.n	8031a34 <I2C_Master_ADD10+0x24>
 8031a2c:	687b      	ldr	r3, [r7, #4]
 8031a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8031a30:	2b00      	cmp	r3, #0
 8031a32:	d011      	beq.n	8031a58 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8031a34:	687b      	ldr	r3, [r7, #4]
 8031a36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8031a38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8031a3a:	2b00      	cmp	r3, #0
 8031a3c:	d104      	bne.n	8031a48 <I2C_Master_ADD10+0x38>
 8031a3e:	687b      	ldr	r3, [r7, #4]
 8031a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8031a42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8031a44:	2b00      	cmp	r3, #0
 8031a46:	d007      	beq.n	8031a58 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8031a48:	687b      	ldr	r3, [r7, #4]
 8031a4a:	681b      	ldr	r3, [r3, #0]
 8031a4c:	685a      	ldr	r2, [r3, #4]
 8031a4e:	687b      	ldr	r3, [r7, #4]
 8031a50:	681b      	ldr	r3, [r3, #0]
 8031a52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8031a56:	605a      	str	r2, [r3, #4]
    }
  }
}
 8031a58:	bf00      	nop
 8031a5a:	370c      	adds	r7, #12
 8031a5c:	46bd      	mov	sp, r7
 8031a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031a62:	4770      	bx	lr

08031a64 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8031a64:	b480      	push	{r7}
 8031a66:	b091      	sub	sp, #68	; 0x44
 8031a68:	af00      	add	r7, sp, #0
 8031a6a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8031a6c:	687b      	ldr	r3, [r7, #4]
 8031a6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031a72:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8031a76:	687b      	ldr	r3, [r7, #4]
 8031a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8031a7a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8031a7c:	687b      	ldr	r3, [r7, #4]
 8031a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8031a80:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8031a82:	687b      	ldr	r3, [r7, #4]
 8031a84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031a88:	b2db      	uxtb	r3, r3
 8031a8a:	2b22      	cmp	r3, #34	; 0x22
 8031a8c:	f040 8169 	bne.w	8031d62 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8031a90:	687b      	ldr	r3, [r7, #4]
 8031a92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031a94:	2b00      	cmp	r3, #0
 8031a96:	d10f      	bne.n	8031ab8 <I2C_Master_ADDR+0x54>
 8031a98:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8031a9c:	2b40      	cmp	r3, #64	; 0x40
 8031a9e:	d10b      	bne.n	8031ab8 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031aa0:	2300      	movs	r3, #0
 8031aa2:	633b      	str	r3, [r7, #48]	; 0x30
 8031aa4:	687b      	ldr	r3, [r7, #4]
 8031aa6:	681b      	ldr	r3, [r3, #0]
 8031aa8:	695b      	ldr	r3, [r3, #20]
 8031aaa:	633b      	str	r3, [r7, #48]	; 0x30
 8031aac:	687b      	ldr	r3, [r7, #4]
 8031aae:	681b      	ldr	r3, [r3, #0]
 8031ab0:	699b      	ldr	r3, [r3, #24]
 8031ab2:	633b      	str	r3, [r7, #48]	; 0x30
 8031ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8031ab6:	e160      	b.n	8031d7a <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8031ab8:	687b      	ldr	r3, [r7, #4]
 8031aba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031abc:	2b00      	cmp	r3, #0
 8031abe:	d11d      	bne.n	8031afc <I2C_Master_ADDR+0x98>
 8031ac0:	687b      	ldr	r3, [r7, #4]
 8031ac2:	691b      	ldr	r3, [r3, #16]
 8031ac4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8031ac8:	d118      	bne.n	8031afc <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031aca:	2300      	movs	r3, #0
 8031acc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8031ace:	687b      	ldr	r3, [r7, #4]
 8031ad0:	681b      	ldr	r3, [r3, #0]
 8031ad2:	695b      	ldr	r3, [r3, #20]
 8031ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8031ad6:	687b      	ldr	r3, [r7, #4]
 8031ad8:	681b      	ldr	r3, [r3, #0]
 8031ada:	699b      	ldr	r3, [r3, #24]
 8031adc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8031ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8031ae0:	687b      	ldr	r3, [r7, #4]
 8031ae2:	681b      	ldr	r3, [r3, #0]
 8031ae4:	681a      	ldr	r2, [r3, #0]
 8031ae6:	687b      	ldr	r3, [r7, #4]
 8031ae8:	681b      	ldr	r3, [r3, #0]
 8031aea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8031aee:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8031af0:	687b      	ldr	r3, [r7, #4]
 8031af2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031af4:	1c5a      	adds	r2, r3, #1
 8031af6:	687b      	ldr	r3, [r7, #4]
 8031af8:	651a      	str	r2, [r3, #80]	; 0x50
 8031afa:	e13e      	b.n	8031d7a <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8031afc:	687b      	ldr	r3, [r7, #4]
 8031afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031b00:	b29b      	uxth	r3, r3
 8031b02:	2b00      	cmp	r3, #0
 8031b04:	d113      	bne.n	8031b2e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031b06:	2300      	movs	r3, #0
 8031b08:	62bb      	str	r3, [r7, #40]	; 0x28
 8031b0a:	687b      	ldr	r3, [r7, #4]
 8031b0c:	681b      	ldr	r3, [r3, #0]
 8031b0e:	695b      	ldr	r3, [r3, #20]
 8031b10:	62bb      	str	r3, [r7, #40]	; 0x28
 8031b12:	687b      	ldr	r3, [r7, #4]
 8031b14:	681b      	ldr	r3, [r3, #0]
 8031b16:	699b      	ldr	r3, [r3, #24]
 8031b18:	62bb      	str	r3, [r7, #40]	; 0x28
 8031b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8031b1c:	687b      	ldr	r3, [r7, #4]
 8031b1e:	681b      	ldr	r3, [r3, #0]
 8031b20:	681a      	ldr	r2, [r3, #0]
 8031b22:	687b      	ldr	r3, [r7, #4]
 8031b24:	681b      	ldr	r3, [r3, #0]
 8031b26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8031b2a:	601a      	str	r2, [r3, #0]
 8031b2c:	e115      	b.n	8031d5a <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8031b2e:	687b      	ldr	r3, [r7, #4]
 8031b30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031b32:	b29b      	uxth	r3, r3
 8031b34:	2b01      	cmp	r3, #1
 8031b36:	f040 808a 	bne.w	8031c4e <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8031b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031b3c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031b40:	d137      	bne.n	8031bb2 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031b42:	687b      	ldr	r3, [r7, #4]
 8031b44:	681b      	ldr	r3, [r3, #0]
 8031b46:	681a      	ldr	r2, [r3, #0]
 8031b48:	687b      	ldr	r3, [r7, #4]
 8031b4a:	681b      	ldr	r3, [r3, #0]
 8031b4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031b50:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8031b52:	687b      	ldr	r3, [r7, #4]
 8031b54:	681b      	ldr	r3, [r3, #0]
 8031b56:	685b      	ldr	r3, [r3, #4]
 8031b58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031b5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031b60:	d113      	bne.n	8031b8a <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031b62:	687b      	ldr	r3, [r7, #4]
 8031b64:	681b      	ldr	r3, [r3, #0]
 8031b66:	681a      	ldr	r2, [r3, #0]
 8031b68:	687b      	ldr	r3, [r7, #4]
 8031b6a:	681b      	ldr	r3, [r3, #0]
 8031b6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031b70:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031b72:	2300      	movs	r3, #0
 8031b74:	627b      	str	r3, [r7, #36]	; 0x24
 8031b76:	687b      	ldr	r3, [r7, #4]
 8031b78:	681b      	ldr	r3, [r3, #0]
 8031b7a:	695b      	ldr	r3, [r3, #20]
 8031b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8031b7e:	687b      	ldr	r3, [r7, #4]
 8031b80:	681b      	ldr	r3, [r3, #0]
 8031b82:	699b      	ldr	r3, [r3, #24]
 8031b84:	627b      	str	r3, [r7, #36]	; 0x24
 8031b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031b88:	e0e7      	b.n	8031d5a <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031b8a:	2300      	movs	r3, #0
 8031b8c:	623b      	str	r3, [r7, #32]
 8031b8e:	687b      	ldr	r3, [r7, #4]
 8031b90:	681b      	ldr	r3, [r3, #0]
 8031b92:	695b      	ldr	r3, [r3, #20]
 8031b94:	623b      	str	r3, [r7, #32]
 8031b96:	687b      	ldr	r3, [r7, #4]
 8031b98:	681b      	ldr	r3, [r3, #0]
 8031b9a:	699b      	ldr	r3, [r3, #24]
 8031b9c:	623b      	str	r3, [r7, #32]
 8031b9e:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8031ba0:	687b      	ldr	r3, [r7, #4]
 8031ba2:	681b      	ldr	r3, [r3, #0]
 8031ba4:	681a      	ldr	r2, [r3, #0]
 8031ba6:	687b      	ldr	r3, [r7, #4]
 8031ba8:	681b      	ldr	r3, [r3, #0]
 8031baa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8031bae:	601a      	str	r2, [r3, #0]
 8031bb0:	e0d3      	b.n	8031d5a <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8031bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031bb4:	2b08      	cmp	r3, #8
 8031bb6:	d02e      	beq.n	8031c16 <I2C_Master_ADDR+0x1b2>
 8031bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031bba:	2b20      	cmp	r3, #32
 8031bbc:	d02b      	beq.n	8031c16 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8031bbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8031bc0:	2b12      	cmp	r3, #18
 8031bc2:	d102      	bne.n	8031bca <I2C_Master_ADDR+0x166>
 8031bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031bc6:	2b01      	cmp	r3, #1
 8031bc8:	d125      	bne.n	8031c16 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8031bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031bcc:	2b04      	cmp	r3, #4
 8031bce:	d00e      	beq.n	8031bee <I2C_Master_ADDR+0x18a>
 8031bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031bd2:	2b02      	cmp	r3, #2
 8031bd4:	d00b      	beq.n	8031bee <I2C_Master_ADDR+0x18a>
 8031bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031bd8:	2b10      	cmp	r3, #16
 8031bda:	d008      	beq.n	8031bee <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031bdc:	687b      	ldr	r3, [r7, #4]
 8031bde:	681b      	ldr	r3, [r3, #0]
 8031be0:	681a      	ldr	r2, [r3, #0]
 8031be2:	687b      	ldr	r3, [r7, #4]
 8031be4:	681b      	ldr	r3, [r3, #0]
 8031be6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031bea:	601a      	str	r2, [r3, #0]
 8031bec:	e007      	b.n	8031bfe <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031bee:	687b      	ldr	r3, [r7, #4]
 8031bf0:	681b      	ldr	r3, [r3, #0]
 8031bf2:	681a      	ldr	r2, [r3, #0]
 8031bf4:	687b      	ldr	r3, [r7, #4]
 8031bf6:	681b      	ldr	r3, [r3, #0]
 8031bf8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8031bfc:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031bfe:	2300      	movs	r3, #0
 8031c00:	61fb      	str	r3, [r7, #28]
 8031c02:	687b      	ldr	r3, [r7, #4]
 8031c04:	681b      	ldr	r3, [r3, #0]
 8031c06:	695b      	ldr	r3, [r3, #20]
 8031c08:	61fb      	str	r3, [r7, #28]
 8031c0a:	687b      	ldr	r3, [r7, #4]
 8031c0c:	681b      	ldr	r3, [r3, #0]
 8031c0e:	699b      	ldr	r3, [r3, #24]
 8031c10:	61fb      	str	r3, [r7, #28]
 8031c12:	69fb      	ldr	r3, [r7, #28]
 8031c14:	e0a1      	b.n	8031d5a <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031c16:	687b      	ldr	r3, [r7, #4]
 8031c18:	681b      	ldr	r3, [r3, #0]
 8031c1a:	681a      	ldr	r2, [r3, #0]
 8031c1c:	687b      	ldr	r3, [r7, #4]
 8031c1e:	681b      	ldr	r3, [r3, #0]
 8031c20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031c24:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031c26:	2300      	movs	r3, #0
 8031c28:	61bb      	str	r3, [r7, #24]
 8031c2a:	687b      	ldr	r3, [r7, #4]
 8031c2c:	681b      	ldr	r3, [r3, #0]
 8031c2e:	695b      	ldr	r3, [r3, #20]
 8031c30:	61bb      	str	r3, [r7, #24]
 8031c32:	687b      	ldr	r3, [r7, #4]
 8031c34:	681b      	ldr	r3, [r3, #0]
 8031c36:	699b      	ldr	r3, [r3, #24]
 8031c38:	61bb      	str	r3, [r7, #24]
 8031c3a:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8031c3c:	687b      	ldr	r3, [r7, #4]
 8031c3e:	681b      	ldr	r3, [r3, #0]
 8031c40:	681a      	ldr	r2, [r3, #0]
 8031c42:	687b      	ldr	r3, [r7, #4]
 8031c44:	681b      	ldr	r3, [r3, #0]
 8031c46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8031c4a:	601a      	str	r2, [r3, #0]
 8031c4c:	e085      	b.n	8031d5a <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8031c4e:	687b      	ldr	r3, [r7, #4]
 8031c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031c52:	b29b      	uxth	r3, r3
 8031c54:	2b02      	cmp	r3, #2
 8031c56:	d14d      	bne.n	8031cf4 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8031c58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031c5a:	2b04      	cmp	r3, #4
 8031c5c:	d016      	beq.n	8031c8c <I2C_Master_ADDR+0x228>
 8031c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031c60:	2b02      	cmp	r3, #2
 8031c62:	d013      	beq.n	8031c8c <I2C_Master_ADDR+0x228>
 8031c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031c66:	2b10      	cmp	r3, #16
 8031c68:	d010      	beq.n	8031c8c <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031c6a:	687b      	ldr	r3, [r7, #4]
 8031c6c:	681b      	ldr	r3, [r3, #0]
 8031c6e:	681a      	ldr	r2, [r3, #0]
 8031c70:	687b      	ldr	r3, [r7, #4]
 8031c72:	681b      	ldr	r3, [r3, #0]
 8031c74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031c78:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8031c7a:	687b      	ldr	r3, [r7, #4]
 8031c7c:	681b      	ldr	r3, [r3, #0]
 8031c7e:	681a      	ldr	r2, [r3, #0]
 8031c80:	687b      	ldr	r3, [r7, #4]
 8031c82:	681b      	ldr	r3, [r3, #0]
 8031c84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8031c88:	601a      	str	r2, [r3, #0]
 8031c8a:	e007      	b.n	8031c9c <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031c8c:	687b      	ldr	r3, [r7, #4]
 8031c8e:	681b      	ldr	r3, [r3, #0]
 8031c90:	681a      	ldr	r2, [r3, #0]
 8031c92:	687b      	ldr	r3, [r7, #4]
 8031c94:	681b      	ldr	r3, [r3, #0]
 8031c96:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8031c9a:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8031c9c:	687b      	ldr	r3, [r7, #4]
 8031c9e:	681b      	ldr	r3, [r3, #0]
 8031ca0:	685b      	ldr	r3, [r3, #4]
 8031ca2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031ca6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031caa:	d117      	bne.n	8031cdc <I2C_Master_ADDR+0x278>
 8031cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031cae:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031cb2:	d00b      	beq.n	8031ccc <I2C_Master_ADDR+0x268>
 8031cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031cb6:	2b01      	cmp	r3, #1
 8031cb8:	d008      	beq.n	8031ccc <I2C_Master_ADDR+0x268>
 8031cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031cbc:	2b08      	cmp	r3, #8
 8031cbe:	d005      	beq.n	8031ccc <I2C_Master_ADDR+0x268>
 8031cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031cc2:	2b10      	cmp	r3, #16
 8031cc4:	d002      	beq.n	8031ccc <I2C_Master_ADDR+0x268>
 8031cc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031cc8:	2b20      	cmp	r3, #32
 8031cca:	d107      	bne.n	8031cdc <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8031ccc:	687b      	ldr	r3, [r7, #4]
 8031cce:	681b      	ldr	r3, [r3, #0]
 8031cd0:	685a      	ldr	r2, [r3, #4]
 8031cd2:	687b      	ldr	r3, [r7, #4]
 8031cd4:	681b      	ldr	r3, [r3, #0]
 8031cd6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8031cda:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031cdc:	2300      	movs	r3, #0
 8031cde:	617b      	str	r3, [r7, #20]
 8031ce0:	687b      	ldr	r3, [r7, #4]
 8031ce2:	681b      	ldr	r3, [r3, #0]
 8031ce4:	695b      	ldr	r3, [r3, #20]
 8031ce6:	617b      	str	r3, [r7, #20]
 8031ce8:	687b      	ldr	r3, [r7, #4]
 8031cea:	681b      	ldr	r3, [r3, #0]
 8031cec:	699b      	ldr	r3, [r3, #24]
 8031cee:	617b      	str	r3, [r7, #20]
 8031cf0:	697b      	ldr	r3, [r7, #20]
 8031cf2:	e032      	b.n	8031d5a <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031cf4:	687b      	ldr	r3, [r7, #4]
 8031cf6:	681b      	ldr	r3, [r3, #0]
 8031cf8:	681a      	ldr	r2, [r3, #0]
 8031cfa:	687b      	ldr	r3, [r7, #4]
 8031cfc:	681b      	ldr	r3, [r3, #0]
 8031cfe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8031d02:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8031d04:	687b      	ldr	r3, [r7, #4]
 8031d06:	681b      	ldr	r3, [r3, #0]
 8031d08:	685b      	ldr	r3, [r3, #4]
 8031d0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031d0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031d12:	d117      	bne.n	8031d44 <I2C_Master_ADDR+0x2e0>
 8031d14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d16:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031d1a:	d00b      	beq.n	8031d34 <I2C_Master_ADDR+0x2d0>
 8031d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d1e:	2b01      	cmp	r3, #1
 8031d20:	d008      	beq.n	8031d34 <I2C_Master_ADDR+0x2d0>
 8031d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d24:	2b08      	cmp	r3, #8
 8031d26:	d005      	beq.n	8031d34 <I2C_Master_ADDR+0x2d0>
 8031d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d2a:	2b10      	cmp	r3, #16
 8031d2c:	d002      	beq.n	8031d34 <I2C_Master_ADDR+0x2d0>
 8031d2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d30:	2b20      	cmp	r3, #32
 8031d32:	d107      	bne.n	8031d44 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8031d34:	687b      	ldr	r3, [r7, #4]
 8031d36:	681b      	ldr	r3, [r3, #0]
 8031d38:	685a      	ldr	r2, [r3, #4]
 8031d3a:	687b      	ldr	r3, [r7, #4]
 8031d3c:	681b      	ldr	r3, [r3, #0]
 8031d3e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8031d42:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031d44:	2300      	movs	r3, #0
 8031d46:	613b      	str	r3, [r7, #16]
 8031d48:	687b      	ldr	r3, [r7, #4]
 8031d4a:	681b      	ldr	r3, [r3, #0]
 8031d4c:	695b      	ldr	r3, [r3, #20]
 8031d4e:	613b      	str	r3, [r7, #16]
 8031d50:	687b      	ldr	r3, [r7, #4]
 8031d52:	681b      	ldr	r3, [r3, #0]
 8031d54:	699b      	ldr	r3, [r3, #24]
 8031d56:	613b      	str	r3, [r7, #16]
 8031d58:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8031d5a:	687b      	ldr	r3, [r7, #4]
 8031d5c:	2200      	movs	r2, #0
 8031d5e:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8031d60:	e00b      	b.n	8031d7a <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031d62:	2300      	movs	r3, #0
 8031d64:	60fb      	str	r3, [r7, #12]
 8031d66:	687b      	ldr	r3, [r7, #4]
 8031d68:	681b      	ldr	r3, [r3, #0]
 8031d6a:	695b      	ldr	r3, [r3, #20]
 8031d6c:	60fb      	str	r3, [r7, #12]
 8031d6e:	687b      	ldr	r3, [r7, #4]
 8031d70:	681b      	ldr	r3, [r3, #0]
 8031d72:	699b      	ldr	r3, [r3, #24]
 8031d74:	60fb      	str	r3, [r7, #12]
 8031d76:	68fb      	ldr	r3, [r7, #12]
}
 8031d78:	e7ff      	b.n	8031d7a <I2C_Master_ADDR+0x316>
 8031d7a:	bf00      	nop
 8031d7c:	3744      	adds	r7, #68	; 0x44
 8031d7e:	46bd      	mov	sp, r7
 8031d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031d84:	4770      	bx	lr

08031d86 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8031d86:	b580      	push	{r7, lr}
 8031d88:	b084      	sub	sp, #16
 8031d8a:	af00      	add	r7, sp, #0
 8031d8c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8031d8e:	687b      	ldr	r3, [r7, #4]
 8031d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031d94:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8031d96:	687b      	ldr	r3, [r7, #4]
 8031d98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031d9a:	b29b      	uxth	r3, r3
 8031d9c:	2b00      	cmp	r3, #0
 8031d9e:	d02b      	beq.n	8031df8 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8031da0:	687b      	ldr	r3, [r7, #4]
 8031da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031da4:	781a      	ldrb	r2, [r3, #0]
 8031da6:	687b      	ldr	r3, [r7, #4]
 8031da8:	681b      	ldr	r3, [r3, #0]
 8031daa:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031dac:	687b      	ldr	r3, [r7, #4]
 8031dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031db0:	1c5a      	adds	r2, r3, #1
 8031db2:	687b      	ldr	r3, [r7, #4]
 8031db4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031db6:	687b      	ldr	r3, [r7, #4]
 8031db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031dba:	b29b      	uxth	r3, r3
 8031dbc:	3b01      	subs	r3, #1
 8031dbe:	b29a      	uxth	r2, r3
 8031dc0:	687b      	ldr	r3, [r7, #4]
 8031dc2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8031dc4:	687b      	ldr	r3, [r7, #4]
 8031dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031dc8:	b29b      	uxth	r3, r3
 8031dca:	2b00      	cmp	r3, #0
 8031dcc:	d114      	bne.n	8031df8 <I2C_SlaveTransmit_TXE+0x72>
 8031dce:	7bfb      	ldrb	r3, [r7, #15]
 8031dd0:	2b29      	cmp	r3, #41	; 0x29
 8031dd2:	d111      	bne.n	8031df8 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8031dd4:	687b      	ldr	r3, [r7, #4]
 8031dd6:	681b      	ldr	r3, [r3, #0]
 8031dd8:	685a      	ldr	r2, [r3, #4]
 8031dda:	687b      	ldr	r3, [r7, #4]
 8031ddc:	681b      	ldr	r3, [r3, #0]
 8031dde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031de2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8031de4:	687b      	ldr	r3, [r7, #4]
 8031de6:	2221      	movs	r2, #33	; 0x21
 8031de8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8031dea:	687b      	ldr	r3, [r7, #4]
 8031dec:	2228      	movs	r2, #40	; 0x28
 8031dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8031df2:	6878      	ldr	r0, [r7, #4]
 8031df4:	f7ff fa43 	bl	803127e <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8031df8:	bf00      	nop
 8031dfa:	3710      	adds	r7, #16
 8031dfc:	46bd      	mov	sp, r7
 8031dfe:	bd80      	pop	{r7, pc}

08031e00 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8031e00:	b480      	push	{r7}
 8031e02:	b083      	sub	sp, #12
 8031e04:	af00      	add	r7, sp, #0
 8031e06:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8031e08:	687b      	ldr	r3, [r7, #4]
 8031e0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031e0c:	b29b      	uxth	r3, r3
 8031e0e:	2b00      	cmp	r3, #0
 8031e10:	d011      	beq.n	8031e36 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8031e12:	687b      	ldr	r3, [r7, #4]
 8031e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031e16:	781a      	ldrb	r2, [r3, #0]
 8031e18:	687b      	ldr	r3, [r7, #4]
 8031e1a:	681b      	ldr	r3, [r3, #0]
 8031e1c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031e1e:	687b      	ldr	r3, [r7, #4]
 8031e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031e22:	1c5a      	adds	r2, r3, #1
 8031e24:	687b      	ldr	r3, [r7, #4]
 8031e26:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031e28:	687b      	ldr	r3, [r7, #4]
 8031e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031e2c:	b29b      	uxth	r3, r3
 8031e2e:	3b01      	subs	r3, #1
 8031e30:	b29a      	uxth	r2, r3
 8031e32:	687b      	ldr	r3, [r7, #4]
 8031e34:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8031e36:	bf00      	nop
 8031e38:	370c      	adds	r7, #12
 8031e3a:	46bd      	mov	sp, r7
 8031e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031e40:	4770      	bx	lr

08031e42 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8031e42:	b580      	push	{r7, lr}
 8031e44:	b084      	sub	sp, #16
 8031e46:	af00      	add	r7, sp, #0
 8031e48:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8031e4a:	687b      	ldr	r3, [r7, #4]
 8031e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031e50:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8031e52:	687b      	ldr	r3, [r7, #4]
 8031e54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031e56:	b29b      	uxth	r3, r3
 8031e58:	2b00      	cmp	r3, #0
 8031e5a:	d02c      	beq.n	8031eb6 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031e5c:	687b      	ldr	r3, [r7, #4]
 8031e5e:	681b      	ldr	r3, [r3, #0]
 8031e60:	691a      	ldr	r2, [r3, #16]
 8031e62:	687b      	ldr	r3, [r7, #4]
 8031e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031e66:	b2d2      	uxtb	r2, r2
 8031e68:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031e6a:	687b      	ldr	r3, [r7, #4]
 8031e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031e6e:	1c5a      	adds	r2, r3, #1
 8031e70:	687b      	ldr	r3, [r7, #4]
 8031e72:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031e74:	687b      	ldr	r3, [r7, #4]
 8031e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031e78:	b29b      	uxth	r3, r3
 8031e7a:	3b01      	subs	r3, #1
 8031e7c:	b29a      	uxth	r2, r3
 8031e7e:	687b      	ldr	r3, [r7, #4]
 8031e80:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8031e82:	687b      	ldr	r3, [r7, #4]
 8031e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031e86:	b29b      	uxth	r3, r3
 8031e88:	2b00      	cmp	r3, #0
 8031e8a:	d114      	bne.n	8031eb6 <I2C_SlaveReceive_RXNE+0x74>
 8031e8c:	7bfb      	ldrb	r3, [r7, #15]
 8031e8e:	2b2a      	cmp	r3, #42	; 0x2a
 8031e90:	d111      	bne.n	8031eb6 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8031e92:	687b      	ldr	r3, [r7, #4]
 8031e94:	681b      	ldr	r3, [r3, #0]
 8031e96:	685a      	ldr	r2, [r3, #4]
 8031e98:	687b      	ldr	r3, [r7, #4]
 8031e9a:	681b      	ldr	r3, [r3, #0]
 8031e9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031ea0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8031ea2:	687b      	ldr	r3, [r7, #4]
 8031ea4:	2222      	movs	r2, #34	; 0x22
 8031ea6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8031ea8:	687b      	ldr	r3, [r7, #4]
 8031eaa:	2228      	movs	r2, #40	; 0x28
 8031eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8031eb0:	6878      	ldr	r0, [r7, #4]
 8031eb2:	f7ff f9ee 	bl	8031292 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8031eb6:	bf00      	nop
 8031eb8:	3710      	adds	r7, #16
 8031eba:	46bd      	mov	sp, r7
 8031ebc:	bd80      	pop	{r7, pc}

08031ebe <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8031ebe:	b480      	push	{r7}
 8031ec0:	b083      	sub	sp, #12
 8031ec2:	af00      	add	r7, sp, #0
 8031ec4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8031ec6:	687b      	ldr	r3, [r7, #4]
 8031ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031eca:	b29b      	uxth	r3, r3
 8031ecc:	2b00      	cmp	r3, #0
 8031ece:	d012      	beq.n	8031ef6 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031ed0:	687b      	ldr	r3, [r7, #4]
 8031ed2:	681b      	ldr	r3, [r3, #0]
 8031ed4:	691a      	ldr	r2, [r3, #16]
 8031ed6:	687b      	ldr	r3, [r7, #4]
 8031ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031eda:	b2d2      	uxtb	r2, r2
 8031edc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031ede:	687b      	ldr	r3, [r7, #4]
 8031ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031ee2:	1c5a      	adds	r2, r3, #1
 8031ee4:	687b      	ldr	r3, [r7, #4]
 8031ee6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031ee8:	687b      	ldr	r3, [r7, #4]
 8031eea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031eec:	b29b      	uxth	r3, r3
 8031eee:	3b01      	subs	r3, #1
 8031ef0:	b29a      	uxth	r2, r3
 8031ef2:	687b      	ldr	r3, [r7, #4]
 8031ef4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8031ef6:	bf00      	nop
 8031ef8:	370c      	adds	r7, #12
 8031efa:	46bd      	mov	sp, r7
 8031efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031f00:	4770      	bx	lr

08031f02 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8031f02:	b580      	push	{r7, lr}
 8031f04:	b084      	sub	sp, #16
 8031f06:	af00      	add	r7, sp, #0
 8031f08:	6078      	str	r0, [r7, #4]
 8031f0a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8031f0c:	2300      	movs	r3, #0
 8031f0e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8031f10:	687b      	ldr	r3, [r7, #4]
 8031f12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031f16:	b2db      	uxtb	r3, r3
 8031f18:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8031f1c:	2b28      	cmp	r3, #40	; 0x28
 8031f1e:	d127      	bne.n	8031f70 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8031f20:	687b      	ldr	r3, [r7, #4]
 8031f22:	681b      	ldr	r3, [r3, #0]
 8031f24:	685a      	ldr	r2, [r3, #4]
 8031f26:	687b      	ldr	r3, [r7, #4]
 8031f28:	681b      	ldr	r3, [r3, #0]
 8031f2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031f2e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8031f30:	683b      	ldr	r3, [r7, #0]
 8031f32:	089b      	lsrs	r3, r3, #2
 8031f34:	f003 0301 	and.w	r3, r3, #1
 8031f38:	2b00      	cmp	r3, #0
 8031f3a:	d101      	bne.n	8031f40 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8031f3c:	2301      	movs	r3, #1
 8031f3e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8031f40:	683b      	ldr	r3, [r7, #0]
 8031f42:	09db      	lsrs	r3, r3, #7
 8031f44:	f003 0301 	and.w	r3, r3, #1
 8031f48:	2b00      	cmp	r3, #0
 8031f4a:	d103      	bne.n	8031f54 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8031f4c:	687b      	ldr	r3, [r7, #4]
 8031f4e:	68db      	ldr	r3, [r3, #12]
 8031f50:	81bb      	strh	r3, [r7, #12]
 8031f52:	e002      	b.n	8031f5a <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8031f54:	687b      	ldr	r3, [r7, #4]
 8031f56:	699b      	ldr	r3, [r3, #24]
 8031f58:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8031f5a:	687b      	ldr	r3, [r7, #4]
 8031f5c:	2200      	movs	r2, #0
 8031f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8031f62:	89ba      	ldrh	r2, [r7, #12]
 8031f64:	7bfb      	ldrb	r3, [r7, #15]
 8031f66:	4619      	mov	r1, r3
 8031f68:	6878      	ldr	r0, [r7, #4]
 8031f6a:	f7ff f99c 	bl	80312a6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8031f6e:	e008      	b.n	8031f82 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8031f70:	687b      	ldr	r3, [r7, #4]
 8031f72:	681b      	ldr	r3, [r3, #0]
 8031f74:	f06f 0202 	mvn.w	r2, #2
 8031f78:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8031f7a:	687b      	ldr	r3, [r7, #4]
 8031f7c:	2200      	movs	r2, #0
 8031f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8031f82:	bf00      	nop
 8031f84:	3710      	adds	r7, #16
 8031f86:	46bd      	mov	sp, r7
 8031f88:	bd80      	pop	{r7, pc}
	...

08031f8c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8031f8c:	b580      	push	{r7, lr}
 8031f8e:	b084      	sub	sp, #16
 8031f90:	af00      	add	r7, sp, #0
 8031f92:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8031f94:	687b      	ldr	r3, [r7, #4]
 8031f96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031f9a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8031f9c:	687b      	ldr	r3, [r7, #4]
 8031f9e:	681b      	ldr	r3, [r3, #0]
 8031fa0:	685a      	ldr	r2, [r3, #4]
 8031fa2:	687b      	ldr	r3, [r7, #4]
 8031fa4:	681b      	ldr	r3, [r3, #0]
 8031fa6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8031faa:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8031fac:	2300      	movs	r3, #0
 8031fae:	60bb      	str	r3, [r7, #8]
 8031fb0:	687b      	ldr	r3, [r7, #4]
 8031fb2:	681b      	ldr	r3, [r3, #0]
 8031fb4:	695b      	ldr	r3, [r3, #20]
 8031fb6:	60bb      	str	r3, [r7, #8]
 8031fb8:	687b      	ldr	r3, [r7, #4]
 8031fba:	681b      	ldr	r3, [r3, #0]
 8031fbc:	681a      	ldr	r2, [r3, #0]
 8031fbe:	687b      	ldr	r3, [r7, #4]
 8031fc0:	681b      	ldr	r3, [r3, #0]
 8031fc2:	f042 0201 	orr.w	r2, r2, #1
 8031fc6:	601a      	str	r2, [r3, #0]
 8031fc8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031fca:	687b      	ldr	r3, [r7, #4]
 8031fcc:	681b      	ldr	r3, [r3, #0]
 8031fce:	681a      	ldr	r2, [r3, #0]
 8031fd0:	687b      	ldr	r3, [r7, #4]
 8031fd2:	681b      	ldr	r3, [r3, #0]
 8031fd4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031fd8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8031fda:	687b      	ldr	r3, [r7, #4]
 8031fdc:	681b      	ldr	r3, [r3, #0]
 8031fde:	685b      	ldr	r3, [r3, #4]
 8031fe0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031fe4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031fe8:	d172      	bne.n	80320d0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8031fea:	7bfb      	ldrb	r3, [r7, #15]
 8031fec:	2b22      	cmp	r3, #34	; 0x22
 8031fee:	d002      	beq.n	8031ff6 <I2C_Slave_STOPF+0x6a>
 8031ff0:	7bfb      	ldrb	r3, [r7, #15]
 8031ff2:	2b2a      	cmp	r3, #42	; 0x2a
 8031ff4:	d135      	bne.n	8032062 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8031ff6:	687b      	ldr	r3, [r7, #4]
 8031ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8031ffa:	681b      	ldr	r3, [r3, #0]
 8031ffc:	685b      	ldr	r3, [r3, #4]
 8031ffe:	b29a      	uxth	r2, r3
 8032000:	687b      	ldr	r3, [r7, #4]
 8032002:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8032004:	687b      	ldr	r3, [r7, #4]
 8032006:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8032008:	b29b      	uxth	r3, r3
 803200a:	2b00      	cmp	r3, #0
 803200c:	d005      	beq.n	803201a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 803200e:	687b      	ldr	r3, [r7, #4]
 8032010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032012:	f043 0204 	orr.w	r2, r3, #4
 8032016:	687b      	ldr	r3, [r7, #4]
 8032018:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 803201a:	687b      	ldr	r3, [r7, #4]
 803201c:	681b      	ldr	r3, [r3, #0]
 803201e:	685a      	ldr	r2, [r3, #4]
 8032020:	687b      	ldr	r3, [r7, #4]
 8032022:	681b      	ldr	r3, [r3, #0]
 8032024:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8032028:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 803202a:	687b      	ldr	r3, [r7, #4]
 803202c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803202e:	4618      	mov	r0, r3
 8032030:	f7fd fcac 	bl	802f98c <HAL_DMA_GetState>
 8032034:	4603      	mov	r3, r0
 8032036:	2b01      	cmp	r3, #1
 8032038:	d049      	beq.n	80320ce <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 803203a:	687b      	ldr	r3, [r7, #4]
 803203c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803203e:	4a69      	ldr	r2, [pc, #420]	; (80321e4 <I2C_Slave_STOPF+0x258>)
 8032040:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8032042:	687b      	ldr	r3, [r7, #4]
 8032044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032046:	4618      	mov	r0, r3
 8032048:	f7fd faf4 	bl	802f634 <HAL_DMA_Abort_IT>
 803204c:	4603      	mov	r3, r0
 803204e:	2b00      	cmp	r3, #0
 8032050:	d03d      	beq.n	80320ce <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8032052:	687b      	ldr	r3, [r7, #4]
 8032054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032056:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8032058:	687a      	ldr	r2, [r7, #4]
 803205a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 803205c:	4610      	mov	r0, r2
 803205e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8032060:	e035      	b.n	80320ce <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8032062:	687b      	ldr	r3, [r7, #4]
 8032064:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032066:	681b      	ldr	r3, [r3, #0]
 8032068:	685b      	ldr	r3, [r3, #4]
 803206a:	b29a      	uxth	r2, r3
 803206c:	687b      	ldr	r3, [r7, #4]
 803206e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8032070:	687b      	ldr	r3, [r7, #4]
 8032072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8032074:	b29b      	uxth	r3, r3
 8032076:	2b00      	cmp	r3, #0
 8032078:	d005      	beq.n	8032086 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 803207a:	687b      	ldr	r3, [r7, #4]
 803207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803207e:	f043 0204 	orr.w	r2, r3, #4
 8032082:	687b      	ldr	r3, [r7, #4]
 8032084:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8032086:	687b      	ldr	r3, [r7, #4]
 8032088:	681b      	ldr	r3, [r3, #0]
 803208a:	685a      	ldr	r2, [r3, #4]
 803208c:	687b      	ldr	r3, [r7, #4]
 803208e:	681b      	ldr	r3, [r3, #0]
 8032090:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8032094:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8032096:	687b      	ldr	r3, [r7, #4]
 8032098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803209a:	4618      	mov	r0, r3
 803209c:	f7fd fc76 	bl	802f98c <HAL_DMA_GetState>
 80320a0:	4603      	mov	r3, r0
 80320a2:	2b01      	cmp	r3, #1
 80320a4:	d014      	beq.n	80320d0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80320a6:	687b      	ldr	r3, [r7, #4]
 80320a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80320aa:	4a4e      	ldr	r2, [pc, #312]	; (80321e4 <I2C_Slave_STOPF+0x258>)
 80320ac:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80320ae:	687b      	ldr	r3, [r7, #4]
 80320b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80320b2:	4618      	mov	r0, r3
 80320b4:	f7fd fabe 	bl	802f634 <HAL_DMA_Abort_IT>
 80320b8:	4603      	mov	r3, r0
 80320ba:	2b00      	cmp	r3, #0
 80320bc:	d008      	beq.n	80320d0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80320be:	687b      	ldr	r3, [r7, #4]
 80320c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80320c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80320c4:	687a      	ldr	r2, [r7, #4]
 80320c6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80320c8:	4610      	mov	r0, r2
 80320ca:	4798      	blx	r3
 80320cc:	e000      	b.n	80320d0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80320ce:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80320d0:	687b      	ldr	r3, [r7, #4]
 80320d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80320d4:	b29b      	uxth	r3, r3
 80320d6:	2b00      	cmp	r3, #0
 80320d8:	d03e      	beq.n	8032158 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80320da:	687b      	ldr	r3, [r7, #4]
 80320dc:	681b      	ldr	r3, [r3, #0]
 80320de:	695b      	ldr	r3, [r3, #20]
 80320e0:	f003 0304 	and.w	r3, r3, #4
 80320e4:	2b04      	cmp	r3, #4
 80320e6:	d112      	bne.n	803210e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80320e8:	687b      	ldr	r3, [r7, #4]
 80320ea:	681b      	ldr	r3, [r3, #0]
 80320ec:	691a      	ldr	r2, [r3, #16]
 80320ee:	687b      	ldr	r3, [r7, #4]
 80320f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80320f2:	b2d2      	uxtb	r2, r2
 80320f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80320f6:	687b      	ldr	r3, [r7, #4]
 80320f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80320fa:	1c5a      	adds	r2, r3, #1
 80320fc:	687b      	ldr	r3, [r7, #4]
 80320fe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8032100:	687b      	ldr	r3, [r7, #4]
 8032102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8032104:	b29b      	uxth	r3, r3
 8032106:	3b01      	subs	r3, #1
 8032108:	b29a      	uxth	r2, r3
 803210a:	687b      	ldr	r3, [r7, #4]
 803210c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 803210e:	687b      	ldr	r3, [r7, #4]
 8032110:	681b      	ldr	r3, [r3, #0]
 8032112:	695b      	ldr	r3, [r3, #20]
 8032114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8032118:	2b40      	cmp	r3, #64	; 0x40
 803211a:	d112      	bne.n	8032142 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 803211c:	687b      	ldr	r3, [r7, #4]
 803211e:	681b      	ldr	r3, [r3, #0]
 8032120:	691a      	ldr	r2, [r3, #16]
 8032122:	687b      	ldr	r3, [r7, #4]
 8032124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032126:	b2d2      	uxtb	r2, r2
 8032128:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 803212a:	687b      	ldr	r3, [r7, #4]
 803212c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803212e:	1c5a      	adds	r2, r3, #1
 8032130:	687b      	ldr	r3, [r7, #4]
 8032132:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8032134:	687b      	ldr	r3, [r7, #4]
 8032136:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8032138:	b29b      	uxth	r3, r3
 803213a:	3b01      	subs	r3, #1
 803213c:	b29a      	uxth	r2, r3
 803213e:	687b      	ldr	r3, [r7, #4]
 8032140:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8032142:	687b      	ldr	r3, [r7, #4]
 8032144:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8032146:	b29b      	uxth	r3, r3
 8032148:	2b00      	cmp	r3, #0
 803214a:	d005      	beq.n	8032158 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 803214c:	687b      	ldr	r3, [r7, #4]
 803214e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032150:	f043 0204 	orr.w	r2, r3, #4
 8032154:	687b      	ldr	r3, [r7, #4]
 8032156:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8032158:	687b      	ldr	r3, [r7, #4]
 803215a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803215c:	2b00      	cmp	r3, #0
 803215e:	d003      	beq.n	8032168 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8032160:	6878      	ldr	r0, [r7, #4]
 8032162:	f000 f8b3 	bl	80322cc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8032166:	e039      	b.n	80321dc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8032168:	7bfb      	ldrb	r3, [r7, #15]
 803216a:	2b2a      	cmp	r3, #42	; 0x2a
 803216c:	d109      	bne.n	8032182 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 803216e:	687b      	ldr	r3, [r7, #4]
 8032170:	2200      	movs	r2, #0
 8032172:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8032174:	687b      	ldr	r3, [r7, #4]
 8032176:	2228      	movs	r2, #40	; 0x28
 8032178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 803217c:	6878      	ldr	r0, [r7, #4]
 803217e:	f7ff f888 	bl	8031292 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8032182:	687b      	ldr	r3, [r7, #4]
 8032184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032188:	b2db      	uxtb	r3, r3
 803218a:	2b28      	cmp	r3, #40	; 0x28
 803218c:	d111      	bne.n	80321b2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 803218e:	687b      	ldr	r3, [r7, #4]
 8032190:	4a15      	ldr	r2, [pc, #84]	; (80321e8 <I2C_Slave_STOPF+0x25c>)
 8032192:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8032194:	687b      	ldr	r3, [r7, #4]
 8032196:	2200      	movs	r2, #0
 8032198:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 803219a:	687b      	ldr	r3, [r7, #4]
 803219c:	2220      	movs	r2, #32
 803219e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80321a2:	687b      	ldr	r3, [r7, #4]
 80321a4:	2200      	movs	r2, #0
 80321a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80321aa:	6878      	ldr	r0, [r7, #4]
 80321ac:	f7ff f889 	bl	80312c2 <HAL_I2C_ListenCpltCallback>
}
 80321b0:	e014      	b.n	80321dc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80321b2:	687b      	ldr	r3, [r7, #4]
 80321b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80321b6:	2b22      	cmp	r3, #34	; 0x22
 80321b8:	d002      	beq.n	80321c0 <I2C_Slave_STOPF+0x234>
 80321ba:	7bfb      	ldrb	r3, [r7, #15]
 80321bc:	2b22      	cmp	r3, #34	; 0x22
 80321be:	d10d      	bne.n	80321dc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80321c0:	687b      	ldr	r3, [r7, #4]
 80321c2:	2200      	movs	r2, #0
 80321c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80321c6:	687b      	ldr	r3, [r7, #4]
 80321c8:	2220      	movs	r2, #32
 80321ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80321ce:	687b      	ldr	r3, [r7, #4]
 80321d0:	2200      	movs	r2, #0
 80321d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80321d6:	6878      	ldr	r0, [r7, #4]
 80321d8:	f7ff f85b 	bl	8031292 <HAL_I2C_SlaveRxCpltCallback>
}
 80321dc:	bf00      	nop
 80321de:	3710      	adds	r7, #16
 80321e0:	46bd      	mov	sp, r7
 80321e2:	bd80      	pop	{r7, pc}
 80321e4:	08032921 	.word	0x08032921
 80321e8:	ffff0000 	.word	0xffff0000

080321ec <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80321ec:	b580      	push	{r7, lr}
 80321ee:	b084      	sub	sp, #16
 80321f0:	af00      	add	r7, sp, #0
 80321f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80321f4:	687b      	ldr	r3, [r7, #4]
 80321f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80321fa:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80321fc:	687b      	ldr	r3, [r7, #4]
 80321fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8032200:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8032202:	68bb      	ldr	r3, [r7, #8]
 8032204:	2b08      	cmp	r3, #8
 8032206:	d002      	beq.n	803220e <I2C_Slave_AF+0x22>
 8032208:	68bb      	ldr	r3, [r7, #8]
 803220a:	2b20      	cmp	r3, #32
 803220c:	d129      	bne.n	8032262 <I2C_Slave_AF+0x76>
 803220e:	7bfb      	ldrb	r3, [r7, #15]
 8032210:	2b28      	cmp	r3, #40	; 0x28
 8032212:	d126      	bne.n	8032262 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8032214:	687b      	ldr	r3, [r7, #4]
 8032216:	4a2c      	ldr	r2, [pc, #176]	; (80322c8 <I2C_Slave_AF+0xdc>)
 8032218:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 803221a:	687b      	ldr	r3, [r7, #4]
 803221c:	681b      	ldr	r3, [r3, #0]
 803221e:	685a      	ldr	r2, [r3, #4]
 8032220:	687b      	ldr	r3, [r7, #4]
 8032222:	681b      	ldr	r3, [r3, #0]
 8032224:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8032228:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 803222a:	687b      	ldr	r3, [r7, #4]
 803222c:	681b      	ldr	r3, [r3, #0]
 803222e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8032232:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8032234:	687b      	ldr	r3, [r7, #4]
 8032236:	681b      	ldr	r3, [r3, #0]
 8032238:	681a      	ldr	r2, [r3, #0]
 803223a:	687b      	ldr	r3, [r7, #4]
 803223c:	681b      	ldr	r3, [r3, #0]
 803223e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8032242:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8032244:	687b      	ldr	r3, [r7, #4]
 8032246:	2200      	movs	r2, #0
 8032248:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 803224a:	687b      	ldr	r3, [r7, #4]
 803224c:	2220      	movs	r2, #32
 803224e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8032252:	687b      	ldr	r3, [r7, #4]
 8032254:	2200      	movs	r2, #0
 8032256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 803225a:	6878      	ldr	r0, [r7, #4]
 803225c:	f7ff f831 	bl	80312c2 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8032260:	e02e      	b.n	80322c0 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8032262:	7bfb      	ldrb	r3, [r7, #15]
 8032264:	2b21      	cmp	r3, #33	; 0x21
 8032266:	d126      	bne.n	80322b6 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8032268:	687b      	ldr	r3, [r7, #4]
 803226a:	4a17      	ldr	r2, [pc, #92]	; (80322c8 <I2C_Slave_AF+0xdc>)
 803226c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 803226e:	687b      	ldr	r3, [r7, #4]
 8032270:	2221      	movs	r2, #33	; 0x21
 8032272:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8032274:	687b      	ldr	r3, [r7, #4]
 8032276:	2220      	movs	r2, #32
 8032278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 803227c:	687b      	ldr	r3, [r7, #4]
 803227e:	2200      	movs	r2, #0
 8032280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8032284:	687b      	ldr	r3, [r7, #4]
 8032286:	681b      	ldr	r3, [r3, #0]
 8032288:	685a      	ldr	r2, [r3, #4]
 803228a:	687b      	ldr	r3, [r7, #4]
 803228c:	681b      	ldr	r3, [r3, #0]
 803228e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8032292:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8032294:	687b      	ldr	r3, [r7, #4]
 8032296:	681b      	ldr	r3, [r3, #0]
 8032298:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 803229c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 803229e:	687b      	ldr	r3, [r7, #4]
 80322a0:	681b      	ldr	r3, [r3, #0]
 80322a2:	681a      	ldr	r2, [r3, #0]
 80322a4:	687b      	ldr	r3, [r7, #4]
 80322a6:	681b      	ldr	r3, [r3, #0]
 80322a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80322ac:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80322ae:	6878      	ldr	r0, [r7, #4]
 80322b0:	f7fe ffe5 	bl	803127e <HAL_I2C_SlaveTxCpltCallback>
}
 80322b4:	e004      	b.n	80322c0 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80322b6:	687b      	ldr	r3, [r7, #4]
 80322b8:	681b      	ldr	r3, [r3, #0]
 80322ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80322be:	615a      	str	r2, [r3, #20]
}
 80322c0:	bf00      	nop
 80322c2:	3710      	adds	r7, #16
 80322c4:	46bd      	mov	sp, r7
 80322c6:	bd80      	pop	{r7, pc}
 80322c8:	ffff0000 	.word	0xffff0000

080322cc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80322cc:	b580      	push	{r7, lr}
 80322ce:	b084      	sub	sp, #16
 80322d0:	af00      	add	r7, sp, #0
 80322d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80322d4:	687b      	ldr	r3, [r7, #4]
 80322d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80322da:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentError;

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80322dc:	687b      	ldr	r3, [r7, #4]
 80322de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80322e2:	b2db      	uxtb	r3, r3
 80322e4:	2b10      	cmp	r3, #16
 80322e6:	d10a      	bne.n	80322fe <I2C_ITError+0x32>
 80322e8:	7bfb      	ldrb	r3, [r7, #15]
 80322ea:	2b22      	cmp	r3, #34	; 0x22
 80322ec:	d107      	bne.n	80322fe <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80322ee:	687b      	ldr	r3, [r7, #4]
 80322f0:	681b      	ldr	r3, [r3, #0]
 80322f2:	681a      	ldr	r2, [r3, #0]
 80322f4:	687b      	ldr	r3, [r7, #4]
 80322f6:	681b      	ldr	r3, [r3, #0]
 80322f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80322fc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80322fe:	7bfb      	ldrb	r3, [r7, #15]
 8032300:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8032304:	2b28      	cmp	r3, #40	; 0x28
 8032306:	d107      	bne.n	8032318 <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8032308:	687b      	ldr	r3, [r7, #4]
 803230a:	2200      	movs	r2, #0
 803230c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 803230e:	687b      	ldr	r3, [r7, #4]
 8032310:	2228      	movs	r2, #40	; 0x28
 8032312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8032316:	e015      	b.n	8032344 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8032318:	687b      	ldr	r3, [r7, #4]
 803231a:	681b      	ldr	r3, [r3, #0]
 803231c:	685b      	ldr	r3, [r3, #4]
 803231e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8032322:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8032326:	d006      	beq.n	8032336 <I2C_ITError+0x6a>
 8032328:	7bfb      	ldrb	r3, [r7, #15]
 803232a:	2b60      	cmp	r3, #96	; 0x60
 803232c:	d003      	beq.n	8032336 <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 803232e:	687b      	ldr	r3, [r7, #4]
 8032330:	2220      	movs	r2, #32
 8032332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8032336:	687b      	ldr	r3, [r7, #4]
 8032338:	2200      	movs	r2, #0
 803233a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 803233c:	687b      	ldr	r3, [r7, #4]
 803233e:	2200      	movs	r2, #0
 8032340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8032344:	687b      	ldr	r3, [r7, #4]
 8032346:	681b      	ldr	r3, [r3, #0]
 8032348:	685b      	ldr	r3, [r3, #4]
 803234a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 803234e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8032352:	d162      	bne.n	803241a <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8032354:	687b      	ldr	r3, [r7, #4]
 8032356:	681b      	ldr	r3, [r3, #0]
 8032358:	685a      	ldr	r2, [r3, #4]
 803235a:	687b      	ldr	r3, [r7, #4]
 803235c:	681b      	ldr	r3, [r3, #0]
 803235e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8032362:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8032364:	687b      	ldr	r3, [r7, #4]
 8032366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032368:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 803236c:	b2db      	uxtb	r3, r3
 803236e:	2b01      	cmp	r3, #1
 8032370:	d020      	beq.n	80323b4 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8032372:	687b      	ldr	r3, [r7, #4]
 8032374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032376:	4a6a      	ldr	r2, [pc, #424]	; (8032520 <I2C_ITError+0x254>)
 8032378:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 803237a:	687b      	ldr	r3, [r7, #4]
 803237c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803237e:	4618      	mov	r0, r3
 8032380:	f7fd f958 	bl	802f634 <HAL_DMA_Abort_IT>
 8032384:	4603      	mov	r3, r0
 8032386:	2b00      	cmp	r3, #0
 8032388:	f000 8089 	beq.w	803249e <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 803238c:	687b      	ldr	r3, [r7, #4]
 803238e:	681b      	ldr	r3, [r3, #0]
 8032390:	681a      	ldr	r2, [r3, #0]
 8032392:	687b      	ldr	r3, [r7, #4]
 8032394:	681b      	ldr	r3, [r3, #0]
 8032396:	f022 0201 	bic.w	r2, r2, #1
 803239a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 803239c:	687b      	ldr	r3, [r7, #4]
 803239e:	2220      	movs	r2, #32
 80323a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80323a4:	687b      	ldr	r3, [r7, #4]
 80323a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80323a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80323aa:	687a      	ldr	r2, [r7, #4]
 80323ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80323ae:	4610      	mov	r0, r2
 80323b0:	4798      	blx	r3
 80323b2:	e074      	b.n	803249e <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80323b4:	687b      	ldr	r3, [r7, #4]
 80323b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80323b8:	4a59      	ldr	r2, [pc, #356]	; (8032520 <I2C_ITError+0x254>)
 80323ba:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80323bc:	687b      	ldr	r3, [r7, #4]
 80323be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80323c0:	4618      	mov	r0, r3
 80323c2:	f7fd f937 	bl	802f634 <HAL_DMA_Abort_IT>
 80323c6:	4603      	mov	r3, r0
 80323c8:	2b00      	cmp	r3, #0
 80323ca:	d068      	beq.n	803249e <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80323cc:	687b      	ldr	r3, [r7, #4]
 80323ce:	681b      	ldr	r3, [r3, #0]
 80323d0:	695b      	ldr	r3, [r3, #20]
 80323d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80323d6:	2b40      	cmp	r3, #64	; 0x40
 80323d8:	d10b      	bne.n	80323f2 <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80323da:	687b      	ldr	r3, [r7, #4]
 80323dc:	681b      	ldr	r3, [r3, #0]
 80323de:	691a      	ldr	r2, [r3, #16]
 80323e0:	687b      	ldr	r3, [r7, #4]
 80323e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80323e4:	b2d2      	uxtb	r2, r2
 80323e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80323e8:	687b      	ldr	r3, [r7, #4]
 80323ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80323ec:	1c5a      	adds	r2, r3, #1
 80323ee:	687b      	ldr	r3, [r7, #4]
 80323f0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80323f2:	687b      	ldr	r3, [r7, #4]
 80323f4:	681b      	ldr	r3, [r3, #0]
 80323f6:	681a      	ldr	r2, [r3, #0]
 80323f8:	687b      	ldr	r3, [r7, #4]
 80323fa:	681b      	ldr	r3, [r3, #0]
 80323fc:	f022 0201 	bic.w	r2, r2, #1
 8032400:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8032402:	687b      	ldr	r3, [r7, #4]
 8032404:	2220      	movs	r2, #32
 8032406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 803240a:	687b      	ldr	r3, [r7, #4]
 803240c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803240e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8032410:	687a      	ldr	r2, [r7, #4]
 8032412:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8032414:	4610      	mov	r0, r2
 8032416:	4798      	blx	r3
 8032418:	e041      	b.n	803249e <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 803241a:	687b      	ldr	r3, [r7, #4]
 803241c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032420:	b2db      	uxtb	r3, r3
 8032422:	2b60      	cmp	r3, #96	; 0x60
 8032424:	d125      	bne.n	8032472 <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8032426:	687b      	ldr	r3, [r7, #4]
 8032428:	2220      	movs	r2, #32
 803242a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 803242e:	687b      	ldr	r3, [r7, #4]
 8032430:	2200      	movs	r2, #0
 8032432:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8032434:	687b      	ldr	r3, [r7, #4]
 8032436:	681b      	ldr	r3, [r3, #0]
 8032438:	695b      	ldr	r3, [r3, #20]
 803243a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803243e:	2b40      	cmp	r3, #64	; 0x40
 8032440:	d10b      	bne.n	803245a <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8032442:	687b      	ldr	r3, [r7, #4]
 8032444:	681b      	ldr	r3, [r3, #0]
 8032446:	691a      	ldr	r2, [r3, #16]
 8032448:	687b      	ldr	r3, [r7, #4]
 803244a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803244c:	b2d2      	uxtb	r2, r2
 803244e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8032450:	687b      	ldr	r3, [r7, #4]
 8032452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032454:	1c5a      	adds	r2, r3, #1
 8032456:	687b      	ldr	r3, [r7, #4]
 8032458:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 803245a:	687b      	ldr	r3, [r7, #4]
 803245c:	681b      	ldr	r3, [r3, #0]
 803245e:	681a      	ldr	r2, [r3, #0]
 8032460:	687b      	ldr	r3, [r7, #4]
 8032462:	681b      	ldr	r3, [r3, #0]
 8032464:	f022 0201 	bic.w	r2, r2, #1
 8032468:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 803246a:	6878      	ldr	r0, [r7, #4]
 803246c:	f7fe ff51 	bl	8031312 <HAL_I2C_AbortCpltCallback>
 8032470:	e015      	b.n	803249e <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8032472:	687b      	ldr	r3, [r7, #4]
 8032474:	681b      	ldr	r3, [r3, #0]
 8032476:	695b      	ldr	r3, [r3, #20]
 8032478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803247c:	2b40      	cmp	r3, #64	; 0x40
 803247e:	d10b      	bne.n	8032498 <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8032480:	687b      	ldr	r3, [r7, #4]
 8032482:	681b      	ldr	r3, [r3, #0]
 8032484:	691a      	ldr	r2, [r3, #16]
 8032486:	687b      	ldr	r3, [r7, #4]
 8032488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803248a:	b2d2      	uxtb	r2, r2
 803248c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 803248e:	687b      	ldr	r3, [r7, #4]
 8032490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032492:	1c5a      	adds	r2, r3, #1
 8032494:	687b      	ldr	r3, [r7, #4]
 8032496:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8032498:	6878      	ldr	r0, [r7, #4]
 803249a:	f7fe ff30 	bl	80312fe <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 803249e:	687b      	ldr	r3, [r7, #4]
 80324a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80324a2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80324a4:	68bb      	ldr	r3, [r7, #8]
 80324a6:	f003 0301 	and.w	r3, r3, #1
 80324aa:	2b00      	cmp	r3, #0
 80324ac:	d10e      	bne.n	80324cc <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80324ae:	68bb      	ldr	r3, [r7, #8]
 80324b0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80324b4:	2b00      	cmp	r3, #0
 80324b6:	d109      	bne.n	80324cc <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80324b8:	68bb      	ldr	r3, [r7, #8]
 80324ba:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80324be:	2b00      	cmp	r3, #0
 80324c0:	d104      	bne.n	80324cc <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80324c2:	68bb      	ldr	r3, [r7, #8]
 80324c4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80324c8:	2b00      	cmp	r3, #0
 80324ca:	d007      	beq.n	80324dc <I2C_ITError+0x210>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80324cc:	687b      	ldr	r3, [r7, #4]
 80324ce:	681b      	ldr	r3, [r3, #0]
 80324d0:	685a      	ldr	r2, [r3, #4]
 80324d2:	687b      	ldr	r3, [r7, #4]
 80324d4:	681b      	ldr	r3, [r3, #0]
 80324d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80324da:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80324dc:	687b      	ldr	r3, [r7, #4]
 80324de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80324e2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80324e4:	687b      	ldr	r3, [r7, #4]
 80324e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80324e8:	f003 0304 	and.w	r3, r3, #4
 80324ec:	2b04      	cmp	r3, #4
 80324ee:	d113      	bne.n	8032518 <I2C_ITError+0x24c>
 80324f0:	7bfb      	ldrb	r3, [r7, #15]
 80324f2:	2b28      	cmp	r3, #40	; 0x28
 80324f4:	d110      	bne.n	8032518 <I2C_ITError+0x24c>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80324f6:	687b      	ldr	r3, [r7, #4]
 80324f8:	4a0a      	ldr	r2, [pc, #40]	; (8032524 <I2C_ITError+0x258>)
 80324fa:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80324fc:	687b      	ldr	r3, [r7, #4]
 80324fe:	2200      	movs	r2, #0
 8032500:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8032502:	687b      	ldr	r3, [r7, #4]
 8032504:	2220      	movs	r2, #32
 8032506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 803250a:	687b      	ldr	r3, [r7, #4]
 803250c:	2200      	movs	r2, #0
 803250e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8032512:	6878      	ldr	r0, [r7, #4]
 8032514:	f7fe fed5 	bl	80312c2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8032518:	bf00      	nop
 803251a:	3710      	adds	r7, #16
 803251c:	46bd      	mov	sp, r7
 803251e:	bd80      	pop	{r7, pc}
 8032520:	08032921 	.word	0x08032921
 8032524:	ffff0000 	.word	0xffff0000

08032528 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8032528:	b580      	push	{r7, lr}
 803252a:	b088      	sub	sp, #32
 803252c:	af02      	add	r7, sp, #8
 803252e:	60f8      	str	r0, [r7, #12]
 8032530:	607a      	str	r2, [r7, #4]
 8032532:	603b      	str	r3, [r7, #0]
 8032534:	460b      	mov	r3, r1
 8032536:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8032538:	68fb      	ldr	r3, [r7, #12]
 803253a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803253c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 803253e:	697b      	ldr	r3, [r7, #20]
 8032540:	2b08      	cmp	r3, #8
 8032542:	d006      	beq.n	8032552 <I2C_MasterRequestWrite+0x2a>
 8032544:	697b      	ldr	r3, [r7, #20]
 8032546:	2b01      	cmp	r3, #1
 8032548:	d003      	beq.n	8032552 <I2C_MasterRequestWrite+0x2a>
 803254a:	697b      	ldr	r3, [r7, #20]
 803254c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8032550:	d108      	bne.n	8032564 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8032552:	68fb      	ldr	r3, [r7, #12]
 8032554:	681b      	ldr	r3, [r3, #0]
 8032556:	681a      	ldr	r2, [r3, #0]
 8032558:	68fb      	ldr	r3, [r7, #12]
 803255a:	681b      	ldr	r3, [r3, #0]
 803255c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8032560:	601a      	str	r2, [r3, #0]
 8032562:	e00b      	b.n	803257c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8032564:	68fb      	ldr	r3, [r7, #12]
 8032566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8032568:	2b12      	cmp	r3, #18
 803256a:	d107      	bne.n	803257c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 803256c:	68fb      	ldr	r3, [r7, #12]
 803256e:	681b      	ldr	r3, [r3, #0]
 8032570:	681a      	ldr	r2, [r3, #0]
 8032572:	68fb      	ldr	r3, [r7, #12]
 8032574:	681b      	ldr	r3, [r3, #0]
 8032576:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 803257a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 803257c:	683b      	ldr	r3, [r7, #0]
 803257e:	9300      	str	r3, [sp, #0]
 8032580:	687b      	ldr	r3, [r7, #4]
 8032582:	2200      	movs	r2, #0
 8032584:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8032588:	68f8      	ldr	r0, [r7, #12]
 803258a:	f000 fa48 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 803258e:	4603      	mov	r3, r0
 8032590:	2b00      	cmp	r3, #0
 8032592:	d00c      	beq.n	80325ae <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8032594:	68fb      	ldr	r3, [r7, #12]
 8032596:	681b      	ldr	r3, [r3, #0]
 8032598:	681b      	ldr	r3, [r3, #0]
 803259a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 803259e:	2b00      	cmp	r3, #0
 80325a0:	d003      	beq.n	80325aa <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80325a2:	68fb      	ldr	r3, [r7, #12]
 80325a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80325a8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80325aa:	2303      	movs	r3, #3
 80325ac:	e035      	b.n	803261a <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80325ae:	68fb      	ldr	r3, [r7, #12]
 80325b0:	691b      	ldr	r3, [r3, #16]
 80325b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80325b6:	d108      	bne.n	80325ca <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80325b8:	897b      	ldrh	r3, [r7, #10]
 80325ba:	b2db      	uxtb	r3, r3
 80325bc:	461a      	mov	r2, r3
 80325be:	68fb      	ldr	r3, [r7, #12]
 80325c0:	681b      	ldr	r3, [r3, #0]
 80325c2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80325c6:	611a      	str	r2, [r3, #16]
 80325c8:	e01b      	b.n	8032602 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80325ca:	897b      	ldrh	r3, [r7, #10]
 80325cc:	11db      	asrs	r3, r3, #7
 80325ce:	b2db      	uxtb	r3, r3
 80325d0:	f003 0306 	and.w	r3, r3, #6
 80325d4:	b2db      	uxtb	r3, r3
 80325d6:	f063 030f 	orn	r3, r3, #15
 80325da:	b2da      	uxtb	r2, r3
 80325dc:	68fb      	ldr	r3, [r7, #12]
 80325de:	681b      	ldr	r3, [r3, #0]
 80325e0:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80325e2:	683b      	ldr	r3, [r7, #0]
 80325e4:	687a      	ldr	r2, [r7, #4]
 80325e6:	490f      	ldr	r1, [pc, #60]	; (8032624 <I2C_MasterRequestWrite+0xfc>)
 80325e8:	68f8      	ldr	r0, [r7, #12]
 80325ea:	f000 fa6f 	bl	8032acc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80325ee:	4603      	mov	r3, r0
 80325f0:	2b00      	cmp	r3, #0
 80325f2:	d001      	beq.n	80325f8 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 80325f4:	2301      	movs	r3, #1
 80325f6:	e010      	b.n	803261a <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80325f8:	897b      	ldrh	r3, [r7, #10]
 80325fa:	b2da      	uxtb	r2, r3
 80325fc:	68fb      	ldr	r3, [r7, #12]
 80325fe:	681b      	ldr	r3, [r3, #0]
 8032600:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8032602:	683b      	ldr	r3, [r7, #0]
 8032604:	687a      	ldr	r2, [r7, #4]
 8032606:	4908      	ldr	r1, [pc, #32]	; (8032628 <I2C_MasterRequestWrite+0x100>)
 8032608:	68f8      	ldr	r0, [r7, #12]
 803260a:	f000 fa5f 	bl	8032acc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 803260e:	4603      	mov	r3, r0
 8032610:	2b00      	cmp	r3, #0
 8032612:	d001      	beq.n	8032618 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8032614:	2301      	movs	r3, #1
 8032616:	e000      	b.n	803261a <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8032618:	2300      	movs	r3, #0
}
 803261a:	4618      	mov	r0, r3
 803261c:	3718      	adds	r7, #24
 803261e:	46bd      	mov	sp, r7
 8032620:	bd80      	pop	{r7, pc}
 8032622:	bf00      	nop
 8032624:	00010008 	.word	0x00010008
 8032628:	00010002 	.word	0x00010002

0803262c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 803262c:	b580      	push	{r7, lr}
 803262e:	b088      	sub	sp, #32
 8032630:	af02      	add	r7, sp, #8
 8032632:	60f8      	str	r0, [r7, #12]
 8032634:	4608      	mov	r0, r1
 8032636:	4611      	mov	r1, r2
 8032638:	461a      	mov	r2, r3
 803263a:	4603      	mov	r3, r0
 803263c:	817b      	strh	r3, [r7, #10]
 803263e:	460b      	mov	r3, r1
 8032640:	813b      	strh	r3, [r7, #8]
 8032642:	4613      	mov	r3, r2
 8032644:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8032646:	68fb      	ldr	r3, [r7, #12]
 8032648:	681b      	ldr	r3, [r3, #0]
 803264a:	681a      	ldr	r2, [r3, #0]
 803264c:	68fb      	ldr	r3, [r7, #12]
 803264e:	681b      	ldr	r3, [r3, #0]
 8032650:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8032654:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8032656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8032658:	9300      	str	r3, [sp, #0]
 803265a:	6a3b      	ldr	r3, [r7, #32]
 803265c:	2200      	movs	r2, #0
 803265e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8032662:	68f8      	ldr	r0, [r7, #12]
 8032664:	f000 f9db 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 8032668:	4603      	mov	r3, r0
 803266a:	2b00      	cmp	r3, #0
 803266c:	d00c      	beq.n	8032688 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 803266e:	68fb      	ldr	r3, [r7, #12]
 8032670:	681b      	ldr	r3, [r3, #0]
 8032672:	681b      	ldr	r3, [r3, #0]
 8032674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8032678:	2b00      	cmp	r3, #0
 803267a:	d003      	beq.n	8032684 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 803267c:	68fb      	ldr	r3, [r7, #12]
 803267e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8032682:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8032684:	2303      	movs	r3, #3
 8032686:	e05f      	b.n	8032748 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8032688:	897b      	ldrh	r3, [r7, #10]
 803268a:	b2db      	uxtb	r3, r3
 803268c:	461a      	mov	r2, r3
 803268e:	68fb      	ldr	r3, [r7, #12]
 8032690:	681b      	ldr	r3, [r3, #0]
 8032692:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8032696:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8032698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803269a:	6a3a      	ldr	r2, [r7, #32]
 803269c:	492c      	ldr	r1, [pc, #176]	; (8032750 <I2C_RequestMemoryWrite+0x124>)
 803269e:	68f8      	ldr	r0, [r7, #12]
 80326a0:	f000 fa14 	bl	8032acc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80326a4:	4603      	mov	r3, r0
 80326a6:	2b00      	cmp	r3, #0
 80326a8:	d001      	beq.n	80326ae <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 80326aa:	2301      	movs	r3, #1
 80326ac:	e04c      	b.n	8032748 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80326ae:	2300      	movs	r3, #0
 80326b0:	617b      	str	r3, [r7, #20]
 80326b2:	68fb      	ldr	r3, [r7, #12]
 80326b4:	681b      	ldr	r3, [r3, #0]
 80326b6:	695b      	ldr	r3, [r3, #20]
 80326b8:	617b      	str	r3, [r7, #20]
 80326ba:	68fb      	ldr	r3, [r7, #12]
 80326bc:	681b      	ldr	r3, [r3, #0]
 80326be:	699b      	ldr	r3, [r3, #24]
 80326c0:	617b      	str	r3, [r7, #20]
 80326c2:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80326c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80326c6:	6a39      	ldr	r1, [r7, #32]
 80326c8:	68f8      	ldr	r0, [r7, #12]
 80326ca:	f000 fa7e 	bl	8032bca <I2C_WaitOnTXEFlagUntilTimeout>
 80326ce:	4603      	mov	r3, r0
 80326d0:	2b00      	cmp	r3, #0
 80326d2:	d00d      	beq.n	80326f0 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80326d4:	68fb      	ldr	r3, [r7, #12]
 80326d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80326d8:	2b04      	cmp	r3, #4
 80326da:	d107      	bne.n	80326ec <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80326dc:	68fb      	ldr	r3, [r7, #12]
 80326de:	681b      	ldr	r3, [r3, #0]
 80326e0:	681a      	ldr	r2, [r3, #0]
 80326e2:	68fb      	ldr	r3, [r7, #12]
 80326e4:	681b      	ldr	r3, [r3, #0]
 80326e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80326ea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80326ec:	2301      	movs	r3, #1
 80326ee:	e02b      	b.n	8032748 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80326f0:	88fb      	ldrh	r3, [r7, #6]
 80326f2:	2b01      	cmp	r3, #1
 80326f4:	d105      	bne.n	8032702 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80326f6:	893b      	ldrh	r3, [r7, #8]
 80326f8:	b2da      	uxtb	r2, r3
 80326fa:	68fb      	ldr	r3, [r7, #12]
 80326fc:	681b      	ldr	r3, [r3, #0]
 80326fe:	611a      	str	r2, [r3, #16]
 8032700:	e021      	b.n	8032746 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8032702:	893b      	ldrh	r3, [r7, #8]
 8032704:	0a1b      	lsrs	r3, r3, #8
 8032706:	b29b      	uxth	r3, r3
 8032708:	b2da      	uxtb	r2, r3
 803270a:	68fb      	ldr	r3, [r7, #12]
 803270c:	681b      	ldr	r3, [r3, #0]
 803270e:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8032710:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8032712:	6a39      	ldr	r1, [r7, #32]
 8032714:	68f8      	ldr	r0, [r7, #12]
 8032716:	f000 fa58 	bl	8032bca <I2C_WaitOnTXEFlagUntilTimeout>
 803271a:	4603      	mov	r3, r0
 803271c:	2b00      	cmp	r3, #0
 803271e:	d00d      	beq.n	803273c <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8032720:	68fb      	ldr	r3, [r7, #12]
 8032722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032724:	2b04      	cmp	r3, #4
 8032726:	d107      	bne.n	8032738 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8032728:	68fb      	ldr	r3, [r7, #12]
 803272a:	681b      	ldr	r3, [r3, #0]
 803272c:	681a      	ldr	r2, [r3, #0]
 803272e:	68fb      	ldr	r3, [r7, #12]
 8032730:	681b      	ldr	r3, [r3, #0]
 8032732:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8032736:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8032738:	2301      	movs	r3, #1
 803273a:	e005      	b.n	8032748 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 803273c:	893b      	ldrh	r3, [r7, #8]
 803273e:	b2da      	uxtb	r2, r3
 8032740:	68fb      	ldr	r3, [r7, #12]
 8032742:	681b      	ldr	r3, [r3, #0]
 8032744:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8032746:	2300      	movs	r3, #0
}
 8032748:	4618      	mov	r0, r3
 803274a:	3718      	adds	r7, #24
 803274c:	46bd      	mov	sp, r7
 803274e:	bd80      	pop	{r7, pc}
 8032750:	00010002 	.word	0x00010002

08032754 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8032754:	b580      	push	{r7, lr}
 8032756:	b088      	sub	sp, #32
 8032758:	af02      	add	r7, sp, #8
 803275a:	60f8      	str	r0, [r7, #12]
 803275c:	4608      	mov	r0, r1
 803275e:	4611      	mov	r1, r2
 8032760:	461a      	mov	r2, r3
 8032762:	4603      	mov	r3, r0
 8032764:	817b      	strh	r3, [r7, #10]
 8032766:	460b      	mov	r3, r1
 8032768:	813b      	strh	r3, [r7, #8]
 803276a:	4613      	mov	r3, r2
 803276c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 803276e:	68fb      	ldr	r3, [r7, #12]
 8032770:	681b      	ldr	r3, [r3, #0]
 8032772:	681a      	ldr	r2, [r3, #0]
 8032774:	68fb      	ldr	r3, [r7, #12]
 8032776:	681b      	ldr	r3, [r3, #0]
 8032778:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 803277c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 803277e:	68fb      	ldr	r3, [r7, #12]
 8032780:	681b      	ldr	r3, [r3, #0]
 8032782:	681a      	ldr	r2, [r3, #0]
 8032784:	68fb      	ldr	r3, [r7, #12]
 8032786:	681b      	ldr	r3, [r3, #0]
 8032788:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 803278c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 803278e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8032790:	9300      	str	r3, [sp, #0]
 8032792:	6a3b      	ldr	r3, [r7, #32]
 8032794:	2200      	movs	r2, #0
 8032796:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 803279a:	68f8      	ldr	r0, [r7, #12]
 803279c:	f000 f93f 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 80327a0:	4603      	mov	r3, r0
 80327a2:	2b00      	cmp	r3, #0
 80327a4:	d00c      	beq.n	80327c0 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80327a6:	68fb      	ldr	r3, [r7, #12]
 80327a8:	681b      	ldr	r3, [r3, #0]
 80327aa:	681b      	ldr	r3, [r3, #0]
 80327ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80327b0:	2b00      	cmp	r3, #0
 80327b2:	d003      	beq.n	80327bc <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80327b4:	68fb      	ldr	r3, [r7, #12]
 80327b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80327ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80327bc:	2303      	movs	r3, #3
 80327be:	e0a9      	b.n	8032914 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80327c0:	897b      	ldrh	r3, [r7, #10]
 80327c2:	b2db      	uxtb	r3, r3
 80327c4:	461a      	mov	r2, r3
 80327c6:	68fb      	ldr	r3, [r7, #12]
 80327c8:	681b      	ldr	r3, [r3, #0]
 80327ca:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80327ce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80327d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80327d2:	6a3a      	ldr	r2, [r7, #32]
 80327d4:	4951      	ldr	r1, [pc, #324]	; (803291c <I2C_RequestMemoryRead+0x1c8>)
 80327d6:	68f8      	ldr	r0, [r7, #12]
 80327d8:	f000 f978 	bl	8032acc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80327dc:	4603      	mov	r3, r0
 80327de:	2b00      	cmp	r3, #0
 80327e0:	d001      	beq.n	80327e6 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 80327e2:	2301      	movs	r3, #1
 80327e4:	e096      	b.n	8032914 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80327e6:	2300      	movs	r3, #0
 80327e8:	617b      	str	r3, [r7, #20]
 80327ea:	68fb      	ldr	r3, [r7, #12]
 80327ec:	681b      	ldr	r3, [r3, #0]
 80327ee:	695b      	ldr	r3, [r3, #20]
 80327f0:	617b      	str	r3, [r7, #20]
 80327f2:	68fb      	ldr	r3, [r7, #12]
 80327f4:	681b      	ldr	r3, [r3, #0]
 80327f6:	699b      	ldr	r3, [r3, #24]
 80327f8:	617b      	str	r3, [r7, #20]
 80327fa:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80327fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80327fe:	6a39      	ldr	r1, [r7, #32]
 8032800:	68f8      	ldr	r0, [r7, #12]
 8032802:	f000 f9e2 	bl	8032bca <I2C_WaitOnTXEFlagUntilTimeout>
 8032806:	4603      	mov	r3, r0
 8032808:	2b00      	cmp	r3, #0
 803280a:	d00d      	beq.n	8032828 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 803280c:	68fb      	ldr	r3, [r7, #12]
 803280e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032810:	2b04      	cmp	r3, #4
 8032812:	d107      	bne.n	8032824 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8032814:	68fb      	ldr	r3, [r7, #12]
 8032816:	681b      	ldr	r3, [r3, #0]
 8032818:	681a      	ldr	r2, [r3, #0]
 803281a:	68fb      	ldr	r3, [r7, #12]
 803281c:	681b      	ldr	r3, [r3, #0]
 803281e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8032822:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8032824:	2301      	movs	r3, #1
 8032826:	e075      	b.n	8032914 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8032828:	88fb      	ldrh	r3, [r7, #6]
 803282a:	2b01      	cmp	r3, #1
 803282c:	d105      	bne.n	803283a <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 803282e:	893b      	ldrh	r3, [r7, #8]
 8032830:	b2da      	uxtb	r2, r3
 8032832:	68fb      	ldr	r3, [r7, #12]
 8032834:	681b      	ldr	r3, [r3, #0]
 8032836:	611a      	str	r2, [r3, #16]
 8032838:	e021      	b.n	803287e <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 803283a:	893b      	ldrh	r3, [r7, #8]
 803283c:	0a1b      	lsrs	r3, r3, #8
 803283e:	b29b      	uxth	r3, r3
 8032840:	b2da      	uxtb	r2, r3
 8032842:	68fb      	ldr	r3, [r7, #12]
 8032844:	681b      	ldr	r3, [r3, #0]
 8032846:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8032848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803284a:	6a39      	ldr	r1, [r7, #32]
 803284c:	68f8      	ldr	r0, [r7, #12]
 803284e:	f000 f9bc 	bl	8032bca <I2C_WaitOnTXEFlagUntilTimeout>
 8032852:	4603      	mov	r3, r0
 8032854:	2b00      	cmp	r3, #0
 8032856:	d00d      	beq.n	8032874 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8032858:	68fb      	ldr	r3, [r7, #12]
 803285a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803285c:	2b04      	cmp	r3, #4
 803285e:	d107      	bne.n	8032870 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8032860:	68fb      	ldr	r3, [r7, #12]
 8032862:	681b      	ldr	r3, [r3, #0]
 8032864:	681a      	ldr	r2, [r3, #0]
 8032866:	68fb      	ldr	r3, [r7, #12]
 8032868:	681b      	ldr	r3, [r3, #0]
 803286a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803286e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8032870:	2301      	movs	r3, #1
 8032872:	e04f      	b.n	8032914 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8032874:	893b      	ldrh	r3, [r7, #8]
 8032876:	b2da      	uxtb	r2, r3
 8032878:	68fb      	ldr	r3, [r7, #12]
 803287a:	681b      	ldr	r3, [r3, #0]
 803287c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 803287e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8032880:	6a39      	ldr	r1, [r7, #32]
 8032882:	68f8      	ldr	r0, [r7, #12]
 8032884:	f000 f9a1 	bl	8032bca <I2C_WaitOnTXEFlagUntilTimeout>
 8032888:	4603      	mov	r3, r0
 803288a:	2b00      	cmp	r3, #0
 803288c:	d00d      	beq.n	80328aa <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 803288e:	68fb      	ldr	r3, [r7, #12]
 8032890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032892:	2b04      	cmp	r3, #4
 8032894:	d107      	bne.n	80328a6 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8032896:	68fb      	ldr	r3, [r7, #12]
 8032898:	681b      	ldr	r3, [r3, #0]
 803289a:	681a      	ldr	r2, [r3, #0]
 803289c:	68fb      	ldr	r3, [r7, #12]
 803289e:	681b      	ldr	r3, [r3, #0]
 80328a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80328a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80328a6:	2301      	movs	r3, #1
 80328a8:	e034      	b.n	8032914 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80328aa:	68fb      	ldr	r3, [r7, #12]
 80328ac:	681b      	ldr	r3, [r3, #0]
 80328ae:	681a      	ldr	r2, [r3, #0]
 80328b0:	68fb      	ldr	r3, [r7, #12]
 80328b2:	681b      	ldr	r3, [r3, #0]
 80328b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80328b8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80328ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80328bc:	9300      	str	r3, [sp, #0]
 80328be:	6a3b      	ldr	r3, [r7, #32]
 80328c0:	2200      	movs	r2, #0
 80328c2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80328c6:	68f8      	ldr	r0, [r7, #12]
 80328c8:	f000 f8a9 	bl	8032a1e <I2C_WaitOnFlagUntilTimeout>
 80328cc:	4603      	mov	r3, r0
 80328ce:	2b00      	cmp	r3, #0
 80328d0:	d00c      	beq.n	80328ec <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80328d2:	68fb      	ldr	r3, [r7, #12]
 80328d4:	681b      	ldr	r3, [r3, #0]
 80328d6:	681b      	ldr	r3, [r3, #0]
 80328d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80328dc:	2b00      	cmp	r3, #0
 80328de:	d003      	beq.n	80328e8 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80328e0:	68fb      	ldr	r3, [r7, #12]
 80328e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80328e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80328e8:	2303      	movs	r3, #3
 80328ea:	e013      	b.n	8032914 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80328ec:	897b      	ldrh	r3, [r7, #10]
 80328ee:	b2db      	uxtb	r3, r3
 80328f0:	f043 0301 	orr.w	r3, r3, #1
 80328f4:	b2da      	uxtb	r2, r3
 80328f6:	68fb      	ldr	r3, [r7, #12]
 80328f8:	681b      	ldr	r3, [r3, #0]
 80328fa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80328fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80328fe:	6a3a      	ldr	r2, [r7, #32]
 8032900:	4906      	ldr	r1, [pc, #24]	; (803291c <I2C_RequestMemoryRead+0x1c8>)
 8032902:	68f8      	ldr	r0, [r7, #12]
 8032904:	f000 f8e2 	bl	8032acc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8032908:	4603      	mov	r3, r0
 803290a:	2b00      	cmp	r3, #0
 803290c:	d001      	beq.n	8032912 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 803290e:	2301      	movs	r3, #1
 8032910:	e000      	b.n	8032914 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8032912:	2300      	movs	r3, #0
}
 8032914:	4618      	mov	r0, r3
 8032916:	3718      	adds	r7, #24
 8032918:	46bd      	mov	sp, r7
 803291a:	bd80      	pop	{r7, pc}
 803291c:	00010002 	.word	0x00010002

08032920 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8032920:	b580      	push	{r7, lr}
 8032922:	b084      	sub	sp, #16
 8032924:	af00      	add	r7, sp, #0
 8032926:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8032928:	687b      	ldr	r3, [r7, #4]
 803292a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803292c:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 803292e:	68fb      	ldr	r3, [r7, #12]
 8032930:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032934:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8032936:	68fb      	ldr	r3, [r7, #12]
 8032938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803293a:	2b00      	cmp	r3, #0
 803293c:	d003      	beq.n	8032946 <I2C_DMAAbort+0x26>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 803293e:	68fb      	ldr	r3, [r7, #12]
 8032940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032942:	2200      	movs	r2, #0
 8032944:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8032946:	68fb      	ldr	r3, [r7, #12]
 8032948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803294a:	2b00      	cmp	r3, #0
 803294c:	d003      	beq.n	8032956 <I2C_DMAAbort+0x36>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 803294e:	68fb      	ldr	r3, [r7, #12]
 8032950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032952:	2200      	movs	r2, #0
 8032954:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8032956:	68fb      	ldr	r3, [r7, #12]
 8032958:	681b      	ldr	r3, [r3, #0]
 803295a:	681a      	ldr	r2, [r3, #0]
 803295c:	68fb      	ldr	r3, [r7, #12]
 803295e:	681b      	ldr	r3, [r3, #0]
 8032960:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8032964:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8032966:	68fb      	ldr	r3, [r7, #12]
 8032968:	2200      	movs	r2, #0
 803296a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 803296c:	68fb      	ldr	r3, [r7, #12]
 803296e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032970:	2b00      	cmp	r3, #0
 8032972:	d003      	beq.n	803297c <I2C_DMAAbort+0x5c>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8032974:	68fb      	ldr	r3, [r7, #12]
 8032976:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032978:	2200      	movs	r2, #0
 803297a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 803297c:	68fb      	ldr	r3, [r7, #12]
 803297e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032980:	2b00      	cmp	r3, #0
 8032982:	d003      	beq.n	803298c <I2C_DMAAbort+0x6c>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8032984:	68fb      	ldr	r3, [r7, #12]
 8032986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032988:	2200      	movs	r2, #0
 803298a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 803298c:	68fb      	ldr	r3, [r7, #12]
 803298e:	681b      	ldr	r3, [r3, #0]
 8032990:	681a      	ldr	r2, [r3, #0]
 8032992:	68fb      	ldr	r3, [r7, #12]
 8032994:	681b      	ldr	r3, [r3, #0]
 8032996:	f022 0201 	bic.w	r2, r2, #1
 803299a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 803299c:	68fb      	ldr	r3, [r7, #12]
 803299e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80329a2:	b2db      	uxtb	r3, r3
 80329a4:	2b60      	cmp	r3, #96	; 0x60
 80329a6:	d10e      	bne.n	80329c6 <I2C_DMAAbort+0xa6>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80329a8:	68fb      	ldr	r3, [r7, #12]
 80329aa:	2220      	movs	r2, #32
 80329ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80329b0:	68fb      	ldr	r3, [r7, #12]
 80329b2:	2200      	movs	r2, #0
 80329b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80329b8:	68fb      	ldr	r3, [r7, #12]
 80329ba:	2200      	movs	r2, #0
 80329bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80329be:	68f8      	ldr	r0, [r7, #12]
 80329c0:	f7fe fca7 	bl	8031312 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80329c4:	e027      	b.n	8032a16 <I2C_DMAAbort+0xf6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80329c6:	7afb      	ldrb	r3, [r7, #11]
 80329c8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80329cc:	2b28      	cmp	r3, #40	; 0x28
 80329ce:	d117      	bne.n	8032a00 <I2C_DMAAbort+0xe0>
      __HAL_I2C_ENABLE(hi2c);
 80329d0:	68fb      	ldr	r3, [r7, #12]
 80329d2:	681b      	ldr	r3, [r3, #0]
 80329d4:	681a      	ldr	r2, [r3, #0]
 80329d6:	68fb      	ldr	r3, [r7, #12]
 80329d8:	681b      	ldr	r3, [r3, #0]
 80329da:	f042 0201 	orr.w	r2, r2, #1
 80329de:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80329e0:	68fb      	ldr	r3, [r7, #12]
 80329e2:	681b      	ldr	r3, [r3, #0]
 80329e4:	681a      	ldr	r2, [r3, #0]
 80329e6:	68fb      	ldr	r3, [r7, #12]
 80329e8:	681b      	ldr	r3, [r3, #0]
 80329ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80329ee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80329f0:	68fb      	ldr	r3, [r7, #12]
 80329f2:	2200      	movs	r2, #0
 80329f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80329f6:	68fb      	ldr	r3, [r7, #12]
 80329f8:	2228      	movs	r2, #40	; 0x28
 80329fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80329fe:	e007      	b.n	8032a10 <I2C_DMAAbort+0xf0>
      hi2c->State = HAL_I2C_STATE_READY;
 8032a00:	68fb      	ldr	r3, [r7, #12]
 8032a02:	2220      	movs	r2, #32
 8032a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8032a08:	68fb      	ldr	r3, [r7, #12]
 8032a0a:	2200      	movs	r2, #0
 8032a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8032a10:	68f8      	ldr	r0, [r7, #12]
 8032a12:	f7fe fc74 	bl	80312fe <HAL_I2C_ErrorCallback>
}
 8032a16:	bf00      	nop
 8032a18:	3710      	adds	r7, #16
 8032a1a:	46bd      	mov	sp, r7
 8032a1c:	bd80      	pop	{r7, pc}

08032a1e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8032a1e:	b580      	push	{r7, lr}
 8032a20:	b084      	sub	sp, #16
 8032a22:	af00      	add	r7, sp, #0
 8032a24:	60f8      	str	r0, [r7, #12]
 8032a26:	60b9      	str	r1, [r7, #8]
 8032a28:	603b      	str	r3, [r7, #0]
 8032a2a:	4613      	mov	r3, r2
 8032a2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8032a2e:	e025      	b.n	8032a7c <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8032a30:	683b      	ldr	r3, [r7, #0]
 8032a32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8032a36:	d021      	beq.n	8032a7c <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032a38:	f7f9 fc3e 	bl	802c2b8 <HAL_GetTick>
 8032a3c:	4602      	mov	r2, r0
 8032a3e:	69bb      	ldr	r3, [r7, #24]
 8032a40:	1ad3      	subs	r3, r2, r3
 8032a42:	683a      	ldr	r2, [r7, #0]
 8032a44:	429a      	cmp	r2, r3
 8032a46:	d302      	bcc.n	8032a4e <I2C_WaitOnFlagUntilTimeout+0x30>
 8032a48:	683b      	ldr	r3, [r7, #0]
 8032a4a:	2b00      	cmp	r3, #0
 8032a4c:	d116      	bne.n	8032a7c <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8032a4e:	68fb      	ldr	r3, [r7, #12]
 8032a50:	2200      	movs	r2, #0
 8032a52:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8032a54:	68fb      	ldr	r3, [r7, #12]
 8032a56:	2220      	movs	r2, #32
 8032a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8032a5c:	68fb      	ldr	r3, [r7, #12]
 8032a5e:	2200      	movs	r2, #0
 8032a60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8032a64:	68fb      	ldr	r3, [r7, #12]
 8032a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032a68:	f043 0220 	orr.w	r2, r3, #32
 8032a6c:	68fb      	ldr	r3, [r7, #12]
 8032a6e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8032a70:	68fb      	ldr	r3, [r7, #12]
 8032a72:	2200      	movs	r2, #0
 8032a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8032a78:	2301      	movs	r3, #1
 8032a7a:	e023      	b.n	8032ac4 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8032a7c:	68bb      	ldr	r3, [r7, #8]
 8032a7e:	0c1b      	lsrs	r3, r3, #16
 8032a80:	b2db      	uxtb	r3, r3
 8032a82:	2b01      	cmp	r3, #1
 8032a84:	d10d      	bne.n	8032aa2 <I2C_WaitOnFlagUntilTimeout+0x84>
 8032a86:	68fb      	ldr	r3, [r7, #12]
 8032a88:	681b      	ldr	r3, [r3, #0]
 8032a8a:	695b      	ldr	r3, [r3, #20]
 8032a8c:	43da      	mvns	r2, r3
 8032a8e:	68bb      	ldr	r3, [r7, #8]
 8032a90:	4013      	ands	r3, r2
 8032a92:	b29b      	uxth	r3, r3
 8032a94:	2b00      	cmp	r3, #0
 8032a96:	bf0c      	ite	eq
 8032a98:	2301      	moveq	r3, #1
 8032a9a:	2300      	movne	r3, #0
 8032a9c:	b2db      	uxtb	r3, r3
 8032a9e:	461a      	mov	r2, r3
 8032aa0:	e00c      	b.n	8032abc <I2C_WaitOnFlagUntilTimeout+0x9e>
 8032aa2:	68fb      	ldr	r3, [r7, #12]
 8032aa4:	681b      	ldr	r3, [r3, #0]
 8032aa6:	699b      	ldr	r3, [r3, #24]
 8032aa8:	43da      	mvns	r2, r3
 8032aaa:	68bb      	ldr	r3, [r7, #8]
 8032aac:	4013      	ands	r3, r2
 8032aae:	b29b      	uxth	r3, r3
 8032ab0:	2b00      	cmp	r3, #0
 8032ab2:	bf0c      	ite	eq
 8032ab4:	2301      	moveq	r3, #1
 8032ab6:	2300      	movne	r3, #0
 8032ab8:	b2db      	uxtb	r3, r3
 8032aba:	461a      	mov	r2, r3
 8032abc:	79fb      	ldrb	r3, [r7, #7]
 8032abe:	429a      	cmp	r2, r3
 8032ac0:	d0b6      	beq.n	8032a30 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8032ac2:	2300      	movs	r3, #0
}
 8032ac4:	4618      	mov	r0, r3
 8032ac6:	3710      	adds	r7, #16
 8032ac8:	46bd      	mov	sp, r7
 8032aca:	bd80      	pop	{r7, pc}

08032acc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8032acc:	b580      	push	{r7, lr}
 8032ace:	b084      	sub	sp, #16
 8032ad0:	af00      	add	r7, sp, #0
 8032ad2:	60f8      	str	r0, [r7, #12]
 8032ad4:	60b9      	str	r1, [r7, #8]
 8032ad6:	607a      	str	r2, [r7, #4]
 8032ad8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8032ada:	e051      	b.n	8032b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8032adc:	68fb      	ldr	r3, [r7, #12]
 8032ade:	681b      	ldr	r3, [r3, #0]
 8032ae0:	695b      	ldr	r3, [r3, #20]
 8032ae2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8032ae6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8032aea:	d123      	bne.n	8032b34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8032aec:	68fb      	ldr	r3, [r7, #12]
 8032aee:	681b      	ldr	r3, [r3, #0]
 8032af0:	681a      	ldr	r2, [r3, #0]
 8032af2:	68fb      	ldr	r3, [r7, #12]
 8032af4:	681b      	ldr	r3, [r3, #0]
 8032af6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8032afa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8032afc:	68fb      	ldr	r3, [r7, #12]
 8032afe:	681b      	ldr	r3, [r3, #0]
 8032b00:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8032b04:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8032b06:	68fb      	ldr	r3, [r7, #12]
 8032b08:	2200      	movs	r2, #0
 8032b0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8032b0c:	68fb      	ldr	r3, [r7, #12]
 8032b0e:	2220      	movs	r2, #32
 8032b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032b14:	68fb      	ldr	r3, [r7, #12]
 8032b16:	2200      	movs	r2, #0
 8032b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8032b1c:	68fb      	ldr	r3, [r7, #12]
 8032b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032b20:	f043 0204 	orr.w	r2, r3, #4
 8032b24:	68fb      	ldr	r3, [r7, #12]
 8032b26:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8032b28:	68fb      	ldr	r3, [r7, #12]
 8032b2a:	2200      	movs	r2, #0
 8032b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8032b30:	2301      	movs	r3, #1
 8032b32:	e046      	b.n	8032bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8032b34:	687b      	ldr	r3, [r7, #4]
 8032b36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8032b3a:	d021      	beq.n	8032b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032b3c:	f7f9 fbbc 	bl	802c2b8 <HAL_GetTick>
 8032b40:	4602      	mov	r2, r0
 8032b42:	683b      	ldr	r3, [r7, #0]
 8032b44:	1ad3      	subs	r3, r2, r3
 8032b46:	687a      	ldr	r2, [r7, #4]
 8032b48:	429a      	cmp	r2, r3
 8032b4a:	d302      	bcc.n	8032b52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8032b4c:	687b      	ldr	r3, [r7, #4]
 8032b4e:	2b00      	cmp	r3, #0
 8032b50:	d116      	bne.n	8032b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8032b52:	68fb      	ldr	r3, [r7, #12]
 8032b54:	2200      	movs	r2, #0
 8032b56:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8032b58:	68fb      	ldr	r3, [r7, #12]
 8032b5a:	2220      	movs	r2, #32
 8032b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032b60:	68fb      	ldr	r3, [r7, #12]
 8032b62:	2200      	movs	r2, #0
 8032b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8032b68:	68fb      	ldr	r3, [r7, #12]
 8032b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032b6c:	f043 0220 	orr.w	r2, r3, #32
 8032b70:	68fb      	ldr	r3, [r7, #12]
 8032b72:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8032b74:	68fb      	ldr	r3, [r7, #12]
 8032b76:	2200      	movs	r2, #0
 8032b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8032b7c:	2301      	movs	r3, #1
 8032b7e:	e020      	b.n	8032bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8032b80:	68bb      	ldr	r3, [r7, #8]
 8032b82:	0c1b      	lsrs	r3, r3, #16
 8032b84:	b2db      	uxtb	r3, r3
 8032b86:	2b01      	cmp	r3, #1
 8032b88:	d10c      	bne.n	8032ba4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8032b8a:	68fb      	ldr	r3, [r7, #12]
 8032b8c:	681b      	ldr	r3, [r3, #0]
 8032b8e:	695b      	ldr	r3, [r3, #20]
 8032b90:	43da      	mvns	r2, r3
 8032b92:	68bb      	ldr	r3, [r7, #8]
 8032b94:	4013      	ands	r3, r2
 8032b96:	b29b      	uxth	r3, r3
 8032b98:	2b00      	cmp	r3, #0
 8032b9a:	bf14      	ite	ne
 8032b9c:	2301      	movne	r3, #1
 8032b9e:	2300      	moveq	r3, #0
 8032ba0:	b2db      	uxtb	r3, r3
 8032ba2:	e00b      	b.n	8032bbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8032ba4:	68fb      	ldr	r3, [r7, #12]
 8032ba6:	681b      	ldr	r3, [r3, #0]
 8032ba8:	699b      	ldr	r3, [r3, #24]
 8032baa:	43da      	mvns	r2, r3
 8032bac:	68bb      	ldr	r3, [r7, #8]
 8032bae:	4013      	ands	r3, r2
 8032bb0:	b29b      	uxth	r3, r3
 8032bb2:	2b00      	cmp	r3, #0
 8032bb4:	bf14      	ite	ne
 8032bb6:	2301      	movne	r3, #1
 8032bb8:	2300      	moveq	r3, #0
 8032bba:	b2db      	uxtb	r3, r3
 8032bbc:	2b00      	cmp	r3, #0
 8032bbe:	d18d      	bne.n	8032adc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8032bc0:	2300      	movs	r3, #0
}
 8032bc2:	4618      	mov	r0, r3
 8032bc4:	3710      	adds	r7, #16
 8032bc6:	46bd      	mov	sp, r7
 8032bc8:	bd80      	pop	{r7, pc}

08032bca <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8032bca:	b580      	push	{r7, lr}
 8032bcc:	b084      	sub	sp, #16
 8032bce:	af00      	add	r7, sp, #0
 8032bd0:	60f8      	str	r0, [r7, #12]
 8032bd2:	60b9      	str	r1, [r7, #8]
 8032bd4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8032bd6:	e02d      	b.n	8032c34 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8032bd8:	68f8      	ldr	r0, [r7, #12]
 8032bda:	f000 f8ce 	bl	8032d7a <I2C_IsAcknowledgeFailed>
 8032bde:	4603      	mov	r3, r0
 8032be0:	2b00      	cmp	r3, #0
 8032be2:	d001      	beq.n	8032be8 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8032be4:	2301      	movs	r3, #1
 8032be6:	e02d      	b.n	8032c44 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8032be8:	68bb      	ldr	r3, [r7, #8]
 8032bea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8032bee:	d021      	beq.n	8032c34 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032bf0:	f7f9 fb62 	bl	802c2b8 <HAL_GetTick>
 8032bf4:	4602      	mov	r2, r0
 8032bf6:	687b      	ldr	r3, [r7, #4]
 8032bf8:	1ad3      	subs	r3, r2, r3
 8032bfa:	68ba      	ldr	r2, [r7, #8]
 8032bfc:	429a      	cmp	r2, r3
 8032bfe:	d302      	bcc.n	8032c06 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8032c00:	68bb      	ldr	r3, [r7, #8]
 8032c02:	2b00      	cmp	r3, #0
 8032c04:	d116      	bne.n	8032c34 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8032c06:	68fb      	ldr	r3, [r7, #12]
 8032c08:	2200      	movs	r2, #0
 8032c0a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8032c0c:	68fb      	ldr	r3, [r7, #12]
 8032c0e:	2220      	movs	r2, #32
 8032c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032c14:	68fb      	ldr	r3, [r7, #12]
 8032c16:	2200      	movs	r2, #0
 8032c18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8032c1c:	68fb      	ldr	r3, [r7, #12]
 8032c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032c20:	f043 0220 	orr.w	r2, r3, #32
 8032c24:	68fb      	ldr	r3, [r7, #12]
 8032c26:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8032c28:	68fb      	ldr	r3, [r7, #12]
 8032c2a:	2200      	movs	r2, #0
 8032c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8032c30:	2301      	movs	r3, #1
 8032c32:	e007      	b.n	8032c44 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8032c34:	68fb      	ldr	r3, [r7, #12]
 8032c36:	681b      	ldr	r3, [r3, #0]
 8032c38:	695b      	ldr	r3, [r3, #20]
 8032c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8032c3e:	2b80      	cmp	r3, #128	; 0x80
 8032c40:	d1ca      	bne.n	8032bd8 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8032c42:	2300      	movs	r3, #0
}
 8032c44:	4618      	mov	r0, r3
 8032c46:	3710      	adds	r7, #16
 8032c48:	46bd      	mov	sp, r7
 8032c4a:	bd80      	pop	{r7, pc}

08032c4c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8032c4c:	b580      	push	{r7, lr}
 8032c4e:	b084      	sub	sp, #16
 8032c50:	af00      	add	r7, sp, #0
 8032c52:	60f8      	str	r0, [r7, #12]
 8032c54:	60b9      	str	r1, [r7, #8]
 8032c56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8032c58:	e02d      	b.n	8032cb6 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8032c5a:	68f8      	ldr	r0, [r7, #12]
 8032c5c:	f000 f88d 	bl	8032d7a <I2C_IsAcknowledgeFailed>
 8032c60:	4603      	mov	r3, r0
 8032c62:	2b00      	cmp	r3, #0
 8032c64:	d001      	beq.n	8032c6a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8032c66:	2301      	movs	r3, #1
 8032c68:	e02d      	b.n	8032cc6 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8032c6a:	68bb      	ldr	r3, [r7, #8]
 8032c6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8032c70:	d021      	beq.n	8032cb6 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032c72:	f7f9 fb21 	bl	802c2b8 <HAL_GetTick>
 8032c76:	4602      	mov	r2, r0
 8032c78:	687b      	ldr	r3, [r7, #4]
 8032c7a:	1ad3      	subs	r3, r2, r3
 8032c7c:	68ba      	ldr	r2, [r7, #8]
 8032c7e:	429a      	cmp	r2, r3
 8032c80:	d302      	bcc.n	8032c88 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8032c82:	68bb      	ldr	r3, [r7, #8]
 8032c84:	2b00      	cmp	r3, #0
 8032c86:	d116      	bne.n	8032cb6 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8032c88:	68fb      	ldr	r3, [r7, #12]
 8032c8a:	2200      	movs	r2, #0
 8032c8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8032c8e:	68fb      	ldr	r3, [r7, #12]
 8032c90:	2220      	movs	r2, #32
 8032c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032c96:	68fb      	ldr	r3, [r7, #12]
 8032c98:	2200      	movs	r2, #0
 8032c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8032c9e:	68fb      	ldr	r3, [r7, #12]
 8032ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032ca2:	f043 0220 	orr.w	r2, r3, #32
 8032ca6:	68fb      	ldr	r3, [r7, #12]
 8032ca8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8032caa:	68fb      	ldr	r3, [r7, #12]
 8032cac:	2200      	movs	r2, #0
 8032cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8032cb2:	2301      	movs	r3, #1
 8032cb4:	e007      	b.n	8032cc6 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8032cb6:	68fb      	ldr	r3, [r7, #12]
 8032cb8:	681b      	ldr	r3, [r3, #0]
 8032cba:	695b      	ldr	r3, [r3, #20]
 8032cbc:	f003 0304 	and.w	r3, r3, #4
 8032cc0:	2b04      	cmp	r3, #4
 8032cc2:	d1ca      	bne.n	8032c5a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8032cc4:	2300      	movs	r3, #0
}
 8032cc6:	4618      	mov	r0, r3
 8032cc8:	3710      	adds	r7, #16
 8032cca:	46bd      	mov	sp, r7
 8032ccc:	bd80      	pop	{r7, pc}

08032cce <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8032cce:	b580      	push	{r7, lr}
 8032cd0:	b084      	sub	sp, #16
 8032cd2:	af00      	add	r7, sp, #0
 8032cd4:	60f8      	str	r0, [r7, #12]
 8032cd6:	60b9      	str	r1, [r7, #8]
 8032cd8:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8032cda:	e042      	b.n	8032d62 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8032cdc:	68fb      	ldr	r3, [r7, #12]
 8032cde:	681b      	ldr	r3, [r3, #0]
 8032ce0:	695b      	ldr	r3, [r3, #20]
 8032ce2:	f003 0310 	and.w	r3, r3, #16
 8032ce6:	2b10      	cmp	r3, #16
 8032ce8:	d119      	bne.n	8032d1e <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8032cea:	68fb      	ldr	r3, [r7, #12]
 8032cec:	681b      	ldr	r3, [r3, #0]
 8032cee:	f06f 0210 	mvn.w	r2, #16
 8032cf2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8032cf4:	68fb      	ldr	r3, [r7, #12]
 8032cf6:	2200      	movs	r2, #0
 8032cf8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8032cfa:	68fb      	ldr	r3, [r7, #12]
 8032cfc:	2220      	movs	r2, #32
 8032cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032d02:	68fb      	ldr	r3, [r7, #12]
 8032d04:	2200      	movs	r2, #0
 8032d06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8032d0a:	68fb      	ldr	r3, [r7, #12]
 8032d0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8032d0e:	68fb      	ldr	r3, [r7, #12]
 8032d10:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8032d12:	68fb      	ldr	r3, [r7, #12]
 8032d14:	2200      	movs	r2, #0
 8032d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8032d1a:	2301      	movs	r3, #1
 8032d1c:	e029      	b.n	8032d72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032d1e:	f7f9 facb 	bl	802c2b8 <HAL_GetTick>
 8032d22:	4602      	mov	r2, r0
 8032d24:	687b      	ldr	r3, [r7, #4]
 8032d26:	1ad3      	subs	r3, r2, r3
 8032d28:	68ba      	ldr	r2, [r7, #8]
 8032d2a:	429a      	cmp	r2, r3
 8032d2c:	d302      	bcc.n	8032d34 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8032d2e:	68bb      	ldr	r3, [r7, #8]
 8032d30:	2b00      	cmp	r3, #0
 8032d32:	d116      	bne.n	8032d62 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8032d34:	68fb      	ldr	r3, [r7, #12]
 8032d36:	2200      	movs	r2, #0
 8032d38:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8032d3a:	68fb      	ldr	r3, [r7, #12]
 8032d3c:	2220      	movs	r2, #32
 8032d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032d42:	68fb      	ldr	r3, [r7, #12]
 8032d44:	2200      	movs	r2, #0
 8032d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8032d4a:	68fb      	ldr	r3, [r7, #12]
 8032d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032d4e:	f043 0220 	orr.w	r2, r3, #32
 8032d52:	68fb      	ldr	r3, [r7, #12]
 8032d54:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8032d56:	68fb      	ldr	r3, [r7, #12]
 8032d58:	2200      	movs	r2, #0
 8032d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8032d5e:	2301      	movs	r3, #1
 8032d60:	e007      	b.n	8032d72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8032d62:	68fb      	ldr	r3, [r7, #12]
 8032d64:	681b      	ldr	r3, [r3, #0]
 8032d66:	695b      	ldr	r3, [r3, #20]
 8032d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8032d6c:	2b40      	cmp	r3, #64	; 0x40
 8032d6e:	d1b5      	bne.n	8032cdc <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8032d70:	2300      	movs	r3, #0
}
 8032d72:	4618      	mov	r0, r3
 8032d74:	3710      	adds	r7, #16
 8032d76:	46bd      	mov	sp, r7
 8032d78:	bd80      	pop	{r7, pc}

08032d7a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8032d7a:	b480      	push	{r7}
 8032d7c:	b083      	sub	sp, #12
 8032d7e:	af00      	add	r7, sp, #0
 8032d80:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8032d82:	687b      	ldr	r3, [r7, #4]
 8032d84:	681b      	ldr	r3, [r3, #0]
 8032d86:	695b      	ldr	r3, [r3, #20]
 8032d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8032d8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8032d90:	d11b      	bne.n	8032dca <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8032d92:	687b      	ldr	r3, [r7, #4]
 8032d94:	681b      	ldr	r3, [r3, #0]
 8032d96:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8032d9a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8032d9c:	687b      	ldr	r3, [r7, #4]
 8032d9e:	2200      	movs	r2, #0
 8032da0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8032da2:	687b      	ldr	r3, [r7, #4]
 8032da4:	2220      	movs	r2, #32
 8032da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032daa:	687b      	ldr	r3, [r7, #4]
 8032dac:	2200      	movs	r2, #0
 8032dae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8032db2:	687b      	ldr	r3, [r7, #4]
 8032db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032db6:	f043 0204 	orr.w	r2, r3, #4
 8032dba:	687b      	ldr	r3, [r7, #4]
 8032dbc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8032dbe:	687b      	ldr	r3, [r7, #4]
 8032dc0:	2200      	movs	r2, #0
 8032dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8032dc6:	2301      	movs	r3, #1
 8032dc8:	e000      	b.n	8032dcc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8032dca:	2300      	movs	r3, #0
}
 8032dcc:	4618      	mov	r0, r3
 8032dce:	370c      	adds	r7, #12
 8032dd0:	46bd      	mov	sp, r7
 8032dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032dd6:	4770      	bx	lr

08032dd8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8032dd8:	b480      	push	{r7}
 8032dda:	b083      	sub	sp, #12
 8032ddc:	af00      	add	r7, sp, #0
 8032dde:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8032de0:	687b      	ldr	r3, [r7, #4]
 8032de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8032de4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8032de8:	d103      	bne.n	8032df2 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8032dea:	687b      	ldr	r3, [r7, #4]
 8032dec:	2201      	movs	r2, #1
 8032dee:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8032df0:	e007      	b.n	8032e02 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8032df2:	687b      	ldr	r3, [r7, #4]
 8032df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8032df6:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8032dfa:	d102      	bne.n	8032e02 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8032dfc:	687b      	ldr	r3, [r7, #4]
 8032dfe:	2208      	movs	r2, #8
 8032e00:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8032e02:	bf00      	nop
 8032e04:	370c      	adds	r7, #12
 8032e06:	46bd      	mov	sp, r7
 8032e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032e0c:	4770      	bx	lr

08032e0e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8032e0e:	b480      	push	{r7}
 8032e10:	b083      	sub	sp, #12
 8032e12:	af00      	add	r7, sp, #0
 8032e14:	6078      	str	r0, [r7, #4]
 8032e16:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8032e18:	687b      	ldr	r3, [r7, #4]
 8032e1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032e1e:	b2db      	uxtb	r3, r3
 8032e20:	2b20      	cmp	r3, #32
 8032e22:	d129      	bne.n	8032e78 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8032e24:	687b      	ldr	r3, [r7, #4]
 8032e26:	2224      	movs	r2, #36	; 0x24
 8032e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8032e2c:	687b      	ldr	r3, [r7, #4]
 8032e2e:	681b      	ldr	r3, [r3, #0]
 8032e30:	681a      	ldr	r2, [r3, #0]
 8032e32:	687b      	ldr	r3, [r7, #4]
 8032e34:	681b      	ldr	r3, [r3, #0]
 8032e36:	f022 0201 	bic.w	r2, r2, #1
 8032e3a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8032e3c:	687b      	ldr	r3, [r7, #4]
 8032e3e:	681b      	ldr	r3, [r3, #0]
 8032e40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8032e42:	687b      	ldr	r3, [r7, #4]
 8032e44:	681b      	ldr	r3, [r3, #0]
 8032e46:	f022 0210 	bic.w	r2, r2, #16
 8032e4a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8032e4c:	687b      	ldr	r3, [r7, #4]
 8032e4e:	681b      	ldr	r3, [r3, #0]
 8032e50:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8032e52:	687b      	ldr	r3, [r7, #4]
 8032e54:	681b      	ldr	r3, [r3, #0]
 8032e56:	683a      	ldr	r2, [r7, #0]
 8032e58:	430a      	orrs	r2, r1
 8032e5a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8032e5c:	687b      	ldr	r3, [r7, #4]
 8032e5e:	681b      	ldr	r3, [r3, #0]
 8032e60:	681a      	ldr	r2, [r3, #0]
 8032e62:	687b      	ldr	r3, [r7, #4]
 8032e64:	681b      	ldr	r3, [r3, #0]
 8032e66:	f042 0201 	orr.w	r2, r2, #1
 8032e6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8032e6c:	687b      	ldr	r3, [r7, #4]
 8032e6e:	2220      	movs	r2, #32
 8032e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8032e74:	2300      	movs	r3, #0
 8032e76:	e000      	b.n	8032e7a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8032e78:	2302      	movs	r3, #2
  }
}
 8032e7a:	4618      	mov	r0, r3
 8032e7c:	370c      	adds	r7, #12
 8032e7e:	46bd      	mov	sp, r7
 8032e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032e84:	4770      	bx	lr

08032e86 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8032e86:	b480      	push	{r7}
 8032e88:	b085      	sub	sp, #20
 8032e8a:	af00      	add	r7, sp, #0
 8032e8c:	6078      	str	r0, [r7, #4]
 8032e8e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8032e90:	2300      	movs	r3, #0
 8032e92:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8032e94:	687b      	ldr	r3, [r7, #4]
 8032e96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032e9a:	b2db      	uxtb	r3, r3
 8032e9c:	2b20      	cmp	r3, #32
 8032e9e:	d12a      	bne.n	8032ef6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8032ea0:	687b      	ldr	r3, [r7, #4]
 8032ea2:	2224      	movs	r2, #36	; 0x24
 8032ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8032ea8:	687b      	ldr	r3, [r7, #4]
 8032eaa:	681b      	ldr	r3, [r3, #0]
 8032eac:	681a      	ldr	r2, [r3, #0]
 8032eae:	687b      	ldr	r3, [r7, #4]
 8032eb0:	681b      	ldr	r3, [r3, #0]
 8032eb2:	f022 0201 	bic.w	r2, r2, #1
 8032eb6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8032eb8:	687b      	ldr	r3, [r7, #4]
 8032eba:	681b      	ldr	r3, [r3, #0]
 8032ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032ebe:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8032ec0:	89fb      	ldrh	r3, [r7, #14]
 8032ec2:	f023 030f 	bic.w	r3, r3, #15
 8032ec6:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8032ec8:	683b      	ldr	r3, [r7, #0]
 8032eca:	b29a      	uxth	r2, r3
 8032ecc:	89fb      	ldrh	r3, [r7, #14]
 8032ece:	4313      	orrs	r3, r2
 8032ed0:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8032ed2:	687b      	ldr	r3, [r7, #4]
 8032ed4:	681b      	ldr	r3, [r3, #0]
 8032ed6:	89fa      	ldrh	r2, [r7, #14]
 8032ed8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8032eda:	687b      	ldr	r3, [r7, #4]
 8032edc:	681b      	ldr	r3, [r3, #0]
 8032ede:	681a      	ldr	r2, [r3, #0]
 8032ee0:	687b      	ldr	r3, [r7, #4]
 8032ee2:	681b      	ldr	r3, [r3, #0]
 8032ee4:	f042 0201 	orr.w	r2, r2, #1
 8032ee8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8032eea:	687b      	ldr	r3, [r7, #4]
 8032eec:	2220      	movs	r2, #32
 8032eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8032ef2:	2300      	movs	r3, #0
 8032ef4:	e000      	b.n	8032ef8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8032ef6:	2302      	movs	r3, #2
  }
}
 8032ef8:	4618      	mov	r0, r3
 8032efa:	3714      	adds	r7, #20
 8032efc:	46bd      	mov	sp, r7
 8032efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032f02:	4770      	bx	lr

08032f04 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8032f04:	b580      	push	{r7, lr}
 8032f06:	b088      	sub	sp, #32
 8032f08:	af00      	add	r7, sp, #0
 8032f0a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8032f0c:	687b      	ldr	r3, [r7, #4]
 8032f0e:	2b00      	cmp	r3, #0
 8032f10:	d101      	bne.n	8032f16 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8032f12:	2301      	movs	r3, #1
 8032f14:	e154      	b.n	80331c0 <HAL_I2S_Init+0x2bc>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8032f16:	687b      	ldr	r3, [r7, #4]
 8032f18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8032f1c:	b2db      	uxtb	r3, r3
 8032f1e:	2b00      	cmp	r3, #0
 8032f20:	d109      	bne.n	8032f36 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8032f22:	687b      	ldr	r3, [r7, #4]
 8032f24:	2200      	movs	r2, #0
 8032f26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8032f2a:	687b      	ldr	r3, [r7, #4]
 8032f2c:	4a98      	ldr	r2, [pc, #608]	; (8033190 <HAL_I2S_Init+0x28c>)
 8032f2e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8032f30:	6878      	ldr	r0, [r7, #4]
 8032f32:	f7f8 fcc9 	bl	802b8c8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8032f36:	687b      	ldr	r3, [r7, #4]
 8032f38:	2202      	movs	r2, #2
 8032f3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8032f3e:	687b      	ldr	r3, [r7, #4]
 8032f40:	681b      	ldr	r3, [r3, #0]
 8032f42:	69db      	ldr	r3, [r3, #28]
 8032f44:	687a      	ldr	r2, [r7, #4]
 8032f46:	6812      	ldr	r2, [r2, #0]
 8032f48:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8032f4c:	f023 030f 	bic.w	r3, r3, #15
 8032f50:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8032f52:	687b      	ldr	r3, [r7, #4]
 8032f54:	681b      	ldr	r3, [r3, #0]
 8032f56:	2202      	movs	r2, #2
 8032f58:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8032f5a:	687b      	ldr	r3, [r7, #4]
 8032f5c:	695b      	ldr	r3, [r3, #20]
 8032f5e:	2b02      	cmp	r3, #2
 8032f60:	d06f      	beq.n	8033042 <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8032f62:	687b      	ldr	r3, [r7, #4]
 8032f64:	68db      	ldr	r3, [r3, #12]
 8032f66:	2b00      	cmp	r3, #0
 8032f68:	d102      	bne.n	8032f70 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8032f6a:	2310      	movs	r3, #16
 8032f6c:	617b      	str	r3, [r7, #20]
 8032f6e:	e001      	b.n	8032f74 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8032f70:	2320      	movs	r3, #32
 8032f72:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8032f74:	687b      	ldr	r3, [r7, #4]
 8032f76:	689b      	ldr	r3, [r3, #8]
 8032f78:	2b20      	cmp	r3, #32
 8032f7a:	d802      	bhi.n	8032f82 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8032f7c:	697b      	ldr	r3, [r7, #20]
 8032f7e:	005b      	lsls	r3, r3, #1
 8032f80:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 8032f82:	687b      	ldr	r3, [r7, #4]
 8032f84:	681b      	ldr	r3, [r3, #0]
 8032f86:	4a83      	ldr	r2, [pc, #524]	; (8033194 <HAL_I2S_Init+0x290>)
 8032f88:	4293      	cmp	r3, r2
 8032f8a:	d004      	beq.n	8032f96 <HAL_I2S_Init+0x92>
 8032f8c:	687b      	ldr	r3, [r7, #4]
 8032f8e:	681b      	ldr	r3, [r3, #0]
 8032f90:	4a81      	ldr	r2, [pc, #516]	; (8033198 <HAL_I2S_Init+0x294>)
 8032f92:	4293      	cmp	r3, r2
 8032f94:	d104      	bne.n	8032fa0 <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8032f96:	2001      	movs	r0, #1
 8032f98:	f001 fb2c 	bl	80345f4 <HAL_RCCEx_GetPeriphCLKFreq>
 8032f9c:	60f8      	str	r0, [r7, #12]
 8032f9e:	e003      	b.n	8032fa8 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 8032fa0:	2002      	movs	r0, #2
 8032fa2:	f001 fb27 	bl	80345f4 <HAL_RCCEx_GetPeriphCLKFreq>
 8032fa6:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8032fa8:	687b      	ldr	r3, [r7, #4]
 8032faa:	691b      	ldr	r3, [r3, #16]
 8032fac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8032fb0:	d125      	bne.n	8032ffe <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8032fb2:	687b      	ldr	r3, [r7, #4]
 8032fb4:	68db      	ldr	r3, [r3, #12]
 8032fb6:	2b00      	cmp	r3, #0
 8032fb8:	d010      	beq.n	8032fdc <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8032fba:	697b      	ldr	r3, [r7, #20]
 8032fbc:	009b      	lsls	r3, r3, #2
 8032fbe:	68fa      	ldr	r2, [r7, #12]
 8032fc0:	fbb2 f2f3 	udiv	r2, r2, r3
 8032fc4:	4613      	mov	r3, r2
 8032fc6:	009b      	lsls	r3, r3, #2
 8032fc8:	4413      	add	r3, r2
 8032fca:	005b      	lsls	r3, r3, #1
 8032fcc:	461a      	mov	r2, r3
 8032fce:	687b      	ldr	r3, [r7, #4]
 8032fd0:	695b      	ldr	r3, [r3, #20]
 8032fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8032fd6:	3305      	adds	r3, #5
 8032fd8:	613b      	str	r3, [r7, #16]
 8032fda:	e01f      	b.n	803301c <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8032fdc:	697b      	ldr	r3, [r7, #20]
 8032fde:	00db      	lsls	r3, r3, #3
 8032fe0:	68fa      	ldr	r2, [r7, #12]
 8032fe2:	fbb2 f2f3 	udiv	r2, r2, r3
 8032fe6:	4613      	mov	r3, r2
 8032fe8:	009b      	lsls	r3, r3, #2
 8032fea:	4413      	add	r3, r2
 8032fec:	005b      	lsls	r3, r3, #1
 8032fee:	461a      	mov	r2, r3
 8032ff0:	687b      	ldr	r3, [r7, #4]
 8032ff2:	695b      	ldr	r3, [r3, #20]
 8032ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8032ff8:	3305      	adds	r3, #5
 8032ffa:	613b      	str	r3, [r7, #16]
 8032ffc:	e00e      	b.n	803301c <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8032ffe:	68fa      	ldr	r2, [r7, #12]
 8033000:	697b      	ldr	r3, [r7, #20]
 8033002:	fbb2 f2f3 	udiv	r2, r2, r3
 8033006:	4613      	mov	r3, r2
 8033008:	009b      	lsls	r3, r3, #2
 803300a:	4413      	add	r3, r2
 803300c:	005b      	lsls	r3, r3, #1
 803300e:	461a      	mov	r2, r3
 8033010:	687b      	ldr	r3, [r7, #4]
 8033012:	695b      	ldr	r3, [r3, #20]
 8033014:	fbb2 f3f3 	udiv	r3, r2, r3
 8033018:	3305      	adds	r3, #5
 803301a:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 803301c:	693b      	ldr	r3, [r7, #16]
 803301e:	4a5f      	ldr	r2, [pc, #380]	; (803319c <HAL_I2S_Init+0x298>)
 8033020:	fba2 2303 	umull	r2, r3, r2, r3
 8033024:	08db      	lsrs	r3, r3, #3
 8033026:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8033028:	693b      	ldr	r3, [r7, #16]
 803302a:	f003 0301 	and.w	r3, r3, #1
 803302e:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8033030:	693a      	ldr	r2, [r7, #16]
 8033032:	69bb      	ldr	r3, [r7, #24]
 8033034:	1ad3      	subs	r3, r2, r3
 8033036:	085b      	lsrs	r3, r3, #1
 8033038:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 803303a:	69bb      	ldr	r3, [r7, #24]
 803303c:	021b      	lsls	r3, r3, #8
 803303e:	61bb      	str	r3, [r7, #24]
 8033040:	e003      	b.n	803304a <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8033042:	2302      	movs	r3, #2
 8033044:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8033046:	2300      	movs	r3, #0
 8033048:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 803304a:	69fb      	ldr	r3, [r7, #28]
 803304c:	2b01      	cmp	r3, #1
 803304e:	d902      	bls.n	8033056 <HAL_I2S_Init+0x152>
 8033050:	69fb      	ldr	r3, [r7, #28]
 8033052:	2bff      	cmp	r3, #255	; 0xff
 8033054:	d907      	bls.n	8033066 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8033056:	687b      	ldr	r3, [r7, #4]
 8033058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 803305a:	f043 0210 	orr.w	r2, r3, #16
 803305e:	687b      	ldr	r3, [r7, #4]
 8033060:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8033062:	2301      	movs	r3, #1
 8033064:	e0ac      	b.n	80331c0 <HAL_I2S_Init+0x2bc>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8033066:	687b      	ldr	r3, [r7, #4]
 8033068:	691a      	ldr	r2, [r3, #16]
 803306a:	69bb      	ldr	r3, [r7, #24]
 803306c:	ea42 0103 	orr.w	r1, r2, r3
 8033070:	687b      	ldr	r3, [r7, #4]
 8033072:	681b      	ldr	r3, [r3, #0]
 8033074:	69fa      	ldr	r2, [r7, #28]
 8033076:	430a      	orrs	r2, r1
 8033078:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 803307a:	687b      	ldr	r3, [r7, #4]
 803307c:	681b      	ldr	r3, [r3, #0]
 803307e:	69db      	ldr	r3, [r3, #28]
 8033080:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8033084:	f023 030f 	bic.w	r3, r3, #15
 8033088:	687a      	ldr	r2, [r7, #4]
 803308a:	6851      	ldr	r1, [r2, #4]
 803308c:	687a      	ldr	r2, [r7, #4]
 803308e:	6892      	ldr	r2, [r2, #8]
 8033090:	4311      	orrs	r1, r2
 8033092:	687a      	ldr	r2, [r7, #4]
 8033094:	68d2      	ldr	r2, [r2, #12]
 8033096:	4311      	orrs	r1, r2
 8033098:	687a      	ldr	r2, [r7, #4]
 803309a:	6992      	ldr	r2, [r2, #24]
 803309c:	430a      	orrs	r2, r1
 803309e:	431a      	orrs	r2, r3
 80330a0:	687b      	ldr	r3, [r7, #4]
 80330a2:	681b      	ldr	r3, [r3, #0]
 80330a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80330a8:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80330aa:	687b      	ldr	r3, [r7, #4]
 80330ac:	689b      	ldr	r3, [r3, #8]
 80330ae:	2b30      	cmp	r3, #48	; 0x30
 80330b0:	d003      	beq.n	80330ba <HAL_I2S_Init+0x1b6>
 80330b2:	687b      	ldr	r3, [r7, #4]
 80330b4:	689b      	ldr	r3, [r3, #8]
 80330b6:	2bb0      	cmp	r3, #176	; 0xb0
 80330b8:	d107      	bne.n	80330ca <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80330ba:	687b      	ldr	r3, [r7, #4]
 80330bc:	681b      	ldr	r3, [r3, #0]
 80330be:	69da      	ldr	r2, [r3, #28]
 80330c0:	687b      	ldr	r3, [r7, #4]
 80330c2:	681b      	ldr	r3, [r3, #0]
 80330c4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80330c8:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80330ca:	687b      	ldr	r3, [r7, #4]
 80330cc:	6a1b      	ldr	r3, [r3, #32]
 80330ce:	2b01      	cmp	r3, #1
 80330d0:	d16e      	bne.n	80331b0 <HAL_I2S_Init+0x2ac>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80330d2:	687b      	ldr	r3, [r7, #4]
 80330d4:	4a32      	ldr	r2, [pc, #200]	; (80331a0 <HAL_I2S_Init+0x29c>)
 80330d6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80330d8:	687b      	ldr	r3, [r7, #4]
 80330da:	681b      	ldr	r3, [r3, #0]
 80330dc:	4a2d      	ldr	r2, [pc, #180]	; (8033194 <HAL_I2S_Init+0x290>)
 80330de:	4293      	cmp	r3, r2
 80330e0:	d101      	bne.n	80330e6 <HAL_I2S_Init+0x1e2>
 80330e2:	4b30      	ldr	r3, [pc, #192]	; (80331a4 <HAL_I2S_Init+0x2a0>)
 80330e4:	e001      	b.n	80330ea <HAL_I2S_Init+0x1e6>
 80330e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80330ea:	69db      	ldr	r3, [r3, #28]
 80330ec:	687a      	ldr	r2, [r7, #4]
 80330ee:	6812      	ldr	r2, [r2, #0]
 80330f0:	4928      	ldr	r1, [pc, #160]	; (8033194 <HAL_I2S_Init+0x290>)
 80330f2:	428a      	cmp	r2, r1
 80330f4:	d101      	bne.n	80330fa <HAL_I2S_Init+0x1f6>
 80330f6:	4a2b      	ldr	r2, [pc, #172]	; (80331a4 <HAL_I2S_Init+0x2a0>)
 80330f8:	e001      	b.n	80330fe <HAL_I2S_Init+0x1fa>
 80330fa:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80330fe:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8033102:	f023 030f 	bic.w	r3, r3, #15
 8033106:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8033108:	687b      	ldr	r3, [r7, #4]
 803310a:	681b      	ldr	r3, [r3, #0]
 803310c:	4a21      	ldr	r2, [pc, #132]	; (8033194 <HAL_I2S_Init+0x290>)
 803310e:	4293      	cmp	r3, r2
 8033110:	d101      	bne.n	8033116 <HAL_I2S_Init+0x212>
 8033112:	4b24      	ldr	r3, [pc, #144]	; (80331a4 <HAL_I2S_Init+0x2a0>)
 8033114:	e001      	b.n	803311a <HAL_I2S_Init+0x216>
 8033116:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803311a:	2202      	movs	r2, #2
 803311c:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 803311e:	687b      	ldr	r3, [r7, #4]
 8033120:	681b      	ldr	r3, [r3, #0]
 8033122:	4a1c      	ldr	r2, [pc, #112]	; (8033194 <HAL_I2S_Init+0x290>)
 8033124:	4293      	cmp	r3, r2
 8033126:	d101      	bne.n	803312c <HAL_I2S_Init+0x228>
 8033128:	4b1e      	ldr	r3, [pc, #120]	; (80331a4 <HAL_I2S_Init+0x2a0>)
 803312a:	e001      	b.n	8033130 <HAL_I2S_Init+0x22c>
 803312c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033130:	69db      	ldr	r3, [r3, #28]
 8033132:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8033134:	687b      	ldr	r3, [r7, #4]
 8033136:	685b      	ldr	r3, [r3, #4]
 8033138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 803313c:	d003      	beq.n	8033146 <HAL_I2S_Init+0x242>
 803313e:	687b      	ldr	r3, [r7, #4]
 8033140:	685b      	ldr	r3, [r3, #4]
 8033142:	2b00      	cmp	r3, #0
 8033144:	d103      	bne.n	803314e <HAL_I2S_Init+0x24a>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8033146:	f44f 7380 	mov.w	r3, #256	; 0x100
 803314a:	613b      	str	r3, [r7, #16]
 803314c:	e001      	b.n	8033152 <HAL_I2S_Init+0x24e>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 803314e:	2300      	movs	r3, #0
 8033150:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8033152:	693b      	ldr	r3, [r7, #16]
 8033154:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8033156:	687b      	ldr	r3, [r7, #4]
 8033158:	689b      	ldr	r3, [r3, #8]
 803315a:	b299      	uxth	r1, r3
 803315c:	687b      	ldr	r3, [r7, #4]
 803315e:	68db      	ldr	r3, [r3, #12]
 8033160:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8033162:	687b      	ldr	r3, [r7, #4]
 8033164:	699b      	ldr	r3, [r3, #24]
 8033166:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8033168:	4303      	orrs	r3, r0
 803316a:	b29b      	uxth	r3, r3
 803316c:	430b      	orrs	r3, r1
 803316e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8033170:	4313      	orrs	r3, r2
 8033172:	b29a      	uxth	r2, r3
 8033174:	897b      	ldrh	r3, [r7, #10]
 8033176:	4313      	orrs	r3, r2
 8033178:	b29b      	uxth	r3, r3
 803317a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 803317e:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8033180:	687b      	ldr	r3, [r7, #4]
 8033182:	681b      	ldr	r3, [r3, #0]
 8033184:	4a03      	ldr	r2, [pc, #12]	; (8033194 <HAL_I2S_Init+0x290>)
 8033186:	4293      	cmp	r3, r2
 8033188:	d10e      	bne.n	80331a8 <HAL_I2S_Init+0x2a4>
 803318a:	4b06      	ldr	r3, [pc, #24]	; (80331a4 <HAL_I2S_Init+0x2a0>)
 803318c:	e00e      	b.n	80331ac <HAL_I2S_Init+0x2a8>
 803318e:	bf00      	nop
 8033190:	080334d9 	.word	0x080334d9
 8033194:	40003800 	.word	0x40003800
 8033198:	40003c00 	.word	0x40003c00
 803319c:	cccccccd 	.word	0xcccccccd
 80331a0:	080335ed 	.word	0x080335ed
 80331a4:	40003400 	.word	0x40003400
 80331a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80331ac:	897a      	ldrh	r2, [r7, #10]
 80331ae:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80331b0:	687b      	ldr	r3, [r7, #4]
 80331b2:	2200      	movs	r2, #0
 80331b4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80331b6:	687b      	ldr	r3, [r7, #4]
 80331b8:	2201      	movs	r2, #1
 80331ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80331be:	2300      	movs	r3, #0
}
 80331c0:	4618      	mov	r0, r3
 80331c2:	3720      	adds	r7, #32
 80331c4:	46bd      	mov	sp, r7
 80331c6:	bd80      	pop	{r7, pc}

080331c8 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80331c8:	b580      	push	{r7, lr}
 80331ca:	b086      	sub	sp, #24
 80331cc:	af00      	add	r7, sp, #0
 80331ce:	60f8      	str	r0, [r7, #12]
 80331d0:	60b9      	str	r1, [r7, #8]
 80331d2:	4613      	mov	r3, r2
 80331d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80331d6:	68bb      	ldr	r3, [r7, #8]
 80331d8:	2b00      	cmp	r3, #0
 80331da:	d002      	beq.n	80331e2 <HAL_I2S_Transmit_DMA+0x1a>
 80331dc:	88fb      	ldrh	r3, [r7, #6]
 80331de:	2b00      	cmp	r3, #0
 80331e0:	d101      	bne.n	80331e6 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80331e2:	2301      	movs	r3, #1
 80331e4:	e08e      	b.n	8033304 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80331e6:	68fb      	ldr	r3, [r7, #12]
 80331e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80331ec:	b2db      	uxtb	r3, r3
 80331ee:	2b01      	cmp	r3, #1
 80331f0:	d101      	bne.n	80331f6 <HAL_I2S_Transmit_DMA+0x2e>
 80331f2:	2302      	movs	r3, #2
 80331f4:	e086      	b.n	8033304 <HAL_I2S_Transmit_DMA+0x13c>
 80331f6:	68fb      	ldr	r3, [r7, #12]
 80331f8:	2201      	movs	r2, #1
 80331fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80331fe:	68fb      	ldr	r3, [r7, #12]
 8033200:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8033204:	b2db      	uxtb	r3, r3
 8033206:	2b01      	cmp	r3, #1
 8033208:	d005      	beq.n	8033216 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 803320a:	68fb      	ldr	r3, [r7, #12]
 803320c:	2200      	movs	r2, #0
 803320e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8033212:	2302      	movs	r3, #2
 8033214:	e076      	b.n	8033304 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8033216:	68fb      	ldr	r3, [r7, #12]
 8033218:	2203      	movs	r2, #3
 803321a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 803321e:	68fb      	ldr	r3, [r7, #12]
 8033220:	2200      	movs	r2, #0
 8033222:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8033224:	68fb      	ldr	r3, [r7, #12]
 8033226:	68ba      	ldr	r2, [r7, #8]
 8033228:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 803322a:	68fb      	ldr	r3, [r7, #12]
 803322c:	681b      	ldr	r3, [r3, #0]
 803322e:	69db      	ldr	r3, [r3, #28]
 8033230:	f003 0307 	and.w	r3, r3, #7
 8033234:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8033236:	697b      	ldr	r3, [r7, #20]
 8033238:	2b03      	cmp	r3, #3
 803323a:	d002      	beq.n	8033242 <HAL_I2S_Transmit_DMA+0x7a>
 803323c:	697b      	ldr	r3, [r7, #20]
 803323e:	2b05      	cmp	r3, #5
 8033240:	d10a      	bne.n	8033258 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8033242:	88fb      	ldrh	r3, [r7, #6]
 8033244:	005b      	lsls	r3, r3, #1
 8033246:	b29a      	uxth	r2, r3
 8033248:	68fb      	ldr	r3, [r7, #12]
 803324a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 803324c:	88fb      	ldrh	r3, [r7, #6]
 803324e:	005b      	lsls	r3, r3, #1
 8033250:	b29a      	uxth	r2, r3
 8033252:	68fb      	ldr	r3, [r7, #12]
 8033254:	855a      	strh	r2, [r3, #42]	; 0x2a
 8033256:	e005      	b.n	8033264 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8033258:	68fb      	ldr	r3, [r7, #12]
 803325a:	88fa      	ldrh	r2, [r7, #6]
 803325c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 803325e:	68fb      	ldr	r3, [r7, #12]
 8033260:	88fa      	ldrh	r2, [r7, #6]
 8033262:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8033264:	68fb      	ldr	r3, [r7, #12]
 8033266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8033268:	4a28      	ldr	r2, [pc, #160]	; (803330c <HAL_I2S_Transmit_DMA+0x144>)
 803326a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 803326c:	68fb      	ldr	r3, [r7, #12]
 803326e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8033270:	4a27      	ldr	r2, [pc, #156]	; (8033310 <HAL_I2S_Transmit_DMA+0x148>)
 8033272:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8033274:	68fb      	ldr	r3, [r7, #12]
 8033276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8033278:	4a26      	ldr	r2, [pc, #152]	; (8033314 <HAL_I2S_Transmit_DMA+0x14c>)
 803327a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 803327c:	68fb      	ldr	r3, [r7, #12]
 803327e:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8033280:	68fb      	ldr	r3, [r7, #12]
 8033282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8033284:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8033286:	68fb      	ldr	r3, [r7, #12]
 8033288:	681b      	ldr	r3, [r3, #0]
 803328a:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 803328c:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 803328e:	68fb      	ldr	r3, [r7, #12]
 8033290:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8033292:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8033294:	f7fc f976 	bl	802f584 <HAL_DMA_Start_IT>
 8033298:	4603      	mov	r3, r0
 803329a:	2b00      	cmp	r3, #0
 803329c:	d00f      	beq.n	80332be <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 803329e:	68fb      	ldr	r3, [r7, #12]
 80332a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80332a2:	f043 0208 	orr.w	r2, r3, #8
 80332a6:	68fb      	ldr	r3, [r7, #12]
 80332a8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80332aa:	68fb      	ldr	r3, [r7, #12]
 80332ac:	2201      	movs	r2, #1
 80332ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80332b2:	68fb      	ldr	r3, [r7, #12]
 80332b4:	2200      	movs	r2, #0
 80332b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80332ba:	2301      	movs	r3, #1
 80332bc:	e022      	b.n	8033304 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80332be:	68fb      	ldr	r3, [r7, #12]
 80332c0:	681b      	ldr	r3, [r3, #0]
 80332c2:	69db      	ldr	r3, [r3, #28]
 80332c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80332c8:	2b00      	cmp	r3, #0
 80332ca:	d107      	bne.n	80332dc <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80332cc:	68fb      	ldr	r3, [r7, #12]
 80332ce:	681b      	ldr	r3, [r3, #0]
 80332d0:	69da      	ldr	r2, [r3, #28]
 80332d2:	68fb      	ldr	r3, [r7, #12]
 80332d4:	681b      	ldr	r3, [r3, #0]
 80332d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80332da:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80332dc:	68fb      	ldr	r3, [r7, #12]
 80332de:	681b      	ldr	r3, [r3, #0]
 80332e0:	685b      	ldr	r3, [r3, #4]
 80332e2:	f003 0302 	and.w	r3, r3, #2
 80332e6:	2b00      	cmp	r3, #0
 80332e8:	d107      	bne.n	80332fa <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80332ea:	68fb      	ldr	r3, [r7, #12]
 80332ec:	681b      	ldr	r3, [r3, #0]
 80332ee:	685a      	ldr	r2, [r3, #4]
 80332f0:	68fb      	ldr	r3, [r7, #12]
 80332f2:	681b      	ldr	r3, [r3, #0]
 80332f4:	f042 0202 	orr.w	r2, r2, #2
 80332f8:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80332fa:	68fb      	ldr	r3, [r7, #12]
 80332fc:	2200      	movs	r2, #0
 80332fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8033302:	2300      	movs	r3, #0
}
 8033304:	4618      	mov	r0, r3
 8033306:	3718      	adds	r7, #24
 8033308:	46bd      	mov	sp, r7
 803330a:	bd80      	pop	{r7, pc}
 803330c:	080333b7 	.word	0x080333b7
 8033310:	08033375 	.word	0x08033375
 8033314:	080333d3 	.word	0x080333d3

08033318 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8033318:	b580      	push	{r7, lr}
 803331a:	b082      	sub	sp, #8
 803331c:	af00      	add	r7, sp, #0
 803331e:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8033320:	687b      	ldr	r3, [r7, #4]
 8033322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8033324:	6878      	ldr	r0, [r7, #4]
 8033326:	4798      	blx	r3
}
 8033328:	bf00      	nop
 803332a:	3708      	adds	r7, #8
 803332c:	46bd      	mov	sp, r7
 803332e:	bd80      	pop	{r7, pc}

08033330 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8033330:	b480      	push	{r7}
 8033332:	b083      	sub	sp, #12
 8033334:	af00      	add	r7, sp, #0
 8033336:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8033338:	bf00      	nop
 803333a:	370c      	adds	r7, #12
 803333c:	46bd      	mov	sp, r7
 803333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033342:	4770      	bx	lr

08033344 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8033344:	b480      	push	{r7}
 8033346:	b083      	sub	sp, #12
 8033348:	af00      	add	r7, sp, #0
 803334a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 803334c:	bf00      	nop
 803334e:	370c      	adds	r7, #12
 8033350:	46bd      	mov	sp, r7
 8033352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033356:	4770      	bx	lr

08033358 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8033358:	b480      	push	{r7}
 803335a:	b083      	sub	sp, #12
 803335c:	af00      	add	r7, sp, #0
 803335e:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8033360:	687b      	ldr	r3, [r7, #4]
 8033362:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8033366:	b2db      	uxtb	r3, r3
}
 8033368:	4618      	mov	r0, r3
 803336a:	370c      	adds	r7, #12
 803336c:	46bd      	mov	sp, r7
 803336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033372:	4770      	bx	lr

08033374 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8033374:	b580      	push	{r7, lr}
 8033376:	b084      	sub	sp, #16
 8033378:	af00      	add	r7, sp, #0
 803337a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 803337c:	687b      	ldr	r3, [r7, #4]
 803337e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8033380:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8033382:	687b      	ldr	r3, [r7, #4]
 8033384:	69db      	ldr	r3, [r3, #28]
 8033386:	2b00      	cmp	r3, #0
 8033388:	d10e      	bne.n	80333a8 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 803338a:	68fb      	ldr	r3, [r7, #12]
 803338c:	681b      	ldr	r3, [r3, #0]
 803338e:	685a      	ldr	r2, [r3, #4]
 8033390:	68fb      	ldr	r3, [r7, #12]
 8033392:	681b      	ldr	r3, [r3, #0]
 8033394:	f022 0202 	bic.w	r2, r2, #2
 8033398:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 803339a:	68fb      	ldr	r3, [r7, #12]
 803339c:	2200      	movs	r2, #0
 803339e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80333a0:	68fb      	ldr	r3, [r7, #12]
 80333a2:	2201      	movs	r2, #1
 80333a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80333a8:	68f8      	ldr	r0, [r7, #12]
 80333aa:	f7f3 fc07 	bl	8026bbc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80333ae:	bf00      	nop
 80333b0:	3710      	adds	r7, #16
 80333b2:	46bd      	mov	sp, r7
 80333b4:	bd80      	pop	{r7, pc}

080333b6 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80333b6:	b580      	push	{r7, lr}
 80333b8:	b084      	sub	sp, #16
 80333ba:	af00      	add	r7, sp, #0
 80333bc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80333be:	687b      	ldr	r3, [r7, #4]
 80333c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80333c2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80333c4:	68f8      	ldr	r0, [r7, #12]
 80333c6:	f7f3 fc0b 	bl	8026be0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80333ca:	bf00      	nop
 80333cc:	3710      	adds	r7, #16
 80333ce:	46bd      	mov	sp, r7
 80333d0:	bd80      	pop	{r7, pc}

080333d2 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80333d2:	b580      	push	{r7, lr}
 80333d4:	b084      	sub	sp, #16
 80333d6:	af00      	add	r7, sp, #0
 80333d8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80333da:	687b      	ldr	r3, [r7, #4]
 80333dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80333de:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80333e0:	68fb      	ldr	r3, [r7, #12]
 80333e2:	681b      	ldr	r3, [r3, #0]
 80333e4:	685a      	ldr	r2, [r3, #4]
 80333e6:	68fb      	ldr	r3, [r7, #12]
 80333e8:	681b      	ldr	r3, [r3, #0]
 80333ea:	f022 0203 	bic.w	r2, r2, #3
 80333ee:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80333f0:	68fb      	ldr	r3, [r7, #12]
 80333f2:	2200      	movs	r2, #0
 80333f4:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80333f6:	68fb      	ldr	r3, [r7, #12]
 80333f8:	2200      	movs	r2, #0
 80333fa:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80333fc:	68fb      	ldr	r3, [r7, #12]
 80333fe:	2201      	movs	r2, #1
 8033400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8033404:	68fb      	ldr	r3, [r7, #12]
 8033406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8033408:	f043 0208 	orr.w	r2, r3, #8
 803340c:	68fb      	ldr	r3, [r7, #12]
 803340e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8033410:	68f8      	ldr	r0, [r7, #12]
 8033412:	f7ff ff97 	bl	8033344 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8033416:	bf00      	nop
 8033418:	3710      	adds	r7, #16
 803341a:	46bd      	mov	sp, r7
 803341c:	bd80      	pop	{r7, pc}

0803341e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 803341e:	b580      	push	{r7, lr}
 8033420:	b082      	sub	sp, #8
 8033422:	af00      	add	r7, sp, #0
 8033424:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8033426:	687b      	ldr	r3, [r7, #4]
 8033428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803342a:	881a      	ldrh	r2, [r3, #0]
 803342c:	687b      	ldr	r3, [r7, #4]
 803342e:	681b      	ldr	r3, [r3, #0]
 8033430:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8033432:	687b      	ldr	r3, [r7, #4]
 8033434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8033436:	1c9a      	adds	r2, r3, #2
 8033438:	687b      	ldr	r3, [r7, #4]
 803343a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 803343c:	687b      	ldr	r3, [r7, #4]
 803343e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8033440:	b29b      	uxth	r3, r3
 8033442:	3b01      	subs	r3, #1
 8033444:	b29a      	uxth	r2, r3
 8033446:	687b      	ldr	r3, [r7, #4]
 8033448:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 803344a:	687b      	ldr	r3, [r7, #4]
 803344c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803344e:	b29b      	uxth	r3, r3
 8033450:	2b00      	cmp	r3, #0
 8033452:	d10e      	bne.n	8033472 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8033454:	687b      	ldr	r3, [r7, #4]
 8033456:	681b      	ldr	r3, [r3, #0]
 8033458:	685a      	ldr	r2, [r3, #4]
 803345a:	687b      	ldr	r3, [r7, #4]
 803345c:	681b      	ldr	r3, [r3, #0]
 803345e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8033462:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8033464:	687b      	ldr	r3, [r7, #4]
 8033466:	2201      	movs	r2, #1
 8033468:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 803346c:	6878      	ldr	r0, [r7, #4]
 803346e:	f7f3 fba5 	bl	8026bbc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8033472:	bf00      	nop
 8033474:	3708      	adds	r7, #8
 8033476:	46bd      	mov	sp, r7
 8033478:	bd80      	pop	{r7, pc}

0803347a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 803347a:	b580      	push	{r7, lr}
 803347c:	b082      	sub	sp, #8
 803347e:	af00      	add	r7, sp, #0
 8033480:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8033482:	687b      	ldr	r3, [r7, #4]
 8033484:	681b      	ldr	r3, [r3, #0]
 8033486:	68da      	ldr	r2, [r3, #12]
 8033488:	687b      	ldr	r3, [r7, #4]
 803348a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803348c:	b292      	uxth	r2, r2
 803348e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8033490:	687b      	ldr	r3, [r7, #4]
 8033492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8033494:	1c9a      	adds	r2, r3, #2
 8033496:	687b      	ldr	r3, [r7, #4]
 8033498:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 803349a:	687b      	ldr	r3, [r7, #4]
 803349c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 803349e:	b29b      	uxth	r3, r3
 80334a0:	3b01      	subs	r3, #1
 80334a2:	b29a      	uxth	r2, r3
 80334a4:	687b      	ldr	r3, [r7, #4]
 80334a6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80334a8:	687b      	ldr	r3, [r7, #4]
 80334aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80334ac:	b29b      	uxth	r3, r3
 80334ae:	2b00      	cmp	r3, #0
 80334b0:	d10e      	bne.n	80334d0 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80334b2:	687b      	ldr	r3, [r7, #4]
 80334b4:	681b      	ldr	r3, [r3, #0]
 80334b6:	685a      	ldr	r2, [r3, #4]
 80334b8:	687b      	ldr	r3, [r7, #4]
 80334ba:	681b      	ldr	r3, [r3, #0]
 80334bc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80334c0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80334c2:	687b      	ldr	r3, [r7, #4]
 80334c4:	2201      	movs	r2, #1
 80334c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80334ca:	6878      	ldr	r0, [r7, #4]
 80334cc:	f7ff ff30 	bl	8033330 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80334d0:	bf00      	nop
 80334d2:	3708      	adds	r7, #8
 80334d4:	46bd      	mov	sp, r7
 80334d6:	bd80      	pop	{r7, pc}

080334d8 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80334d8:	b580      	push	{r7, lr}
 80334da:	b086      	sub	sp, #24
 80334dc:	af00      	add	r7, sp, #0
 80334de:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80334e0:	687b      	ldr	r3, [r7, #4]
 80334e2:	681b      	ldr	r3, [r3, #0]
 80334e4:	689b      	ldr	r3, [r3, #8]
 80334e6:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80334e8:	687b      	ldr	r3, [r7, #4]
 80334ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80334ee:	b2db      	uxtb	r3, r3
 80334f0:	2b04      	cmp	r3, #4
 80334f2:	d13a      	bne.n	803356a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80334f4:	697b      	ldr	r3, [r7, #20]
 80334f6:	f003 0301 	and.w	r3, r3, #1
 80334fa:	2b01      	cmp	r3, #1
 80334fc:	d109      	bne.n	8033512 <I2S_IRQHandler+0x3a>
 80334fe:	687b      	ldr	r3, [r7, #4]
 8033500:	681b      	ldr	r3, [r3, #0]
 8033502:	685b      	ldr	r3, [r3, #4]
 8033504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8033508:	2b40      	cmp	r3, #64	; 0x40
 803350a:	d102      	bne.n	8033512 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 803350c:	6878      	ldr	r0, [r7, #4]
 803350e:	f7ff ffb4 	bl	803347a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8033512:	697b      	ldr	r3, [r7, #20]
 8033514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8033518:	2b40      	cmp	r3, #64	; 0x40
 803351a:	d126      	bne.n	803356a <I2S_IRQHandler+0x92>
 803351c:	687b      	ldr	r3, [r7, #4]
 803351e:	681b      	ldr	r3, [r3, #0]
 8033520:	685b      	ldr	r3, [r3, #4]
 8033522:	f003 0320 	and.w	r3, r3, #32
 8033526:	2b20      	cmp	r3, #32
 8033528:	d11f      	bne.n	803356a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 803352a:	687b      	ldr	r3, [r7, #4]
 803352c:	681b      	ldr	r3, [r3, #0]
 803352e:	685a      	ldr	r2, [r3, #4]
 8033530:	687b      	ldr	r3, [r7, #4]
 8033532:	681b      	ldr	r3, [r3, #0]
 8033534:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8033538:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 803353a:	2300      	movs	r3, #0
 803353c:	613b      	str	r3, [r7, #16]
 803353e:	687b      	ldr	r3, [r7, #4]
 8033540:	681b      	ldr	r3, [r3, #0]
 8033542:	68db      	ldr	r3, [r3, #12]
 8033544:	613b      	str	r3, [r7, #16]
 8033546:	687b      	ldr	r3, [r7, #4]
 8033548:	681b      	ldr	r3, [r3, #0]
 803354a:	689b      	ldr	r3, [r3, #8]
 803354c:	613b      	str	r3, [r7, #16]
 803354e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8033550:	687b      	ldr	r3, [r7, #4]
 8033552:	2201      	movs	r2, #1
 8033554:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8033558:	687b      	ldr	r3, [r7, #4]
 803355a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 803355c:	f043 0202 	orr.w	r2, r3, #2
 8033560:	687b      	ldr	r3, [r7, #4]
 8033562:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8033564:	6878      	ldr	r0, [r7, #4]
 8033566:	f7ff feed 	bl	8033344 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 803356a:	687b      	ldr	r3, [r7, #4]
 803356c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8033570:	b2db      	uxtb	r3, r3
 8033572:	2b03      	cmp	r3, #3
 8033574:	d136      	bne.n	80335e4 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8033576:	697b      	ldr	r3, [r7, #20]
 8033578:	f003 0302 	and.w	r3, r3, #2
 803357c:	2b02      	cmp	r3, #2
 803357e:	d109      	bne.n	8033594 <I2S_IRQHandler+0xbc>
 8033580:	687b      	ldr	r3, [r7, #4]
 8033582:	681b      	ldr	r3, [r3, #0]
 8033584:	685b      	ldr	r3, [r3, #4]
 8033586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 803358a:	2b80      	cmp	r3, #128	; 0x80
 803358c:	d102      	bne.n	8033594 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 803358e:	6878      	ldr	r0, [r7, #4]
 8033590:	f7ff ff45 	bl	803341e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8033594:	697b      	ldr	r3, [r7, #20]
 8033596:	f003 0308 	and.w	r3, r3, #8
 803359a:	2b08      	cmp	r3, #8
 803359c:	d122      	bne.n	80335e4 <I2S_IRQHandler+0x10c>
 803359e:	687b      	ldr	r3, [r7, #4]
 80335a0:	681b      	ldr	r3, [r3, #0]
 80335a2:	685b      	ldr	r3, [r3, #4]
 80335a4:	f003 0320 	and.w	r3, r3, #32
 80335a8:	2b20      	cmp	r3, #32
 80335aa:	d11b      	bne.n	80335e4 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80335ac:	687b      	ldr	r3, [r7, #4]
 80335ae:	681b      	ldr	r3, [r3, #0]
 80335b0:	685a      	ldr	r2, [r3, #4]
 80335b2:	687b      	ldr	r3, [r7, #4]
 80335b4:	681b      	ldr	r3, [r3, #0]
 80335b6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80335ba:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80335bc:	2300      	movs	r3, #0
 80335be:	60fb      	str	r3, [r7, #12]
 80335c0:	687b      	ldr	r3, [r7, #4]
 80335c2:	681b      	ldr	r3, [r3, #0]
 80335c4:	689b      	ldr	r3, [r3, #8]
 80335c6:	60fb      	str	r3, [r7, #12]
 80335c8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80335ca:	687b      	ldr	r3, [r7, #4]
 80335cc:	2201      	movs	r2, #1
 80335ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80335d2:	687b      	ldr	r3, [r7, #4]
 80335d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80335d6:	f043 0204 	orr.w	r2, r3, #4
 80335da:	687b      	ldr	r3, [r7, #4]
 80335dc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80335de:	6878      	ldr	r0, [r7, #4]
 80335e0:	f7ff feb0 	bl	8033344 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80335e4:	bf00      	nop
 80335e6:	3718      	adds	r7, #24
 80335e8:	46bd      	mov	sp, r7
 80335ea:	bd80      	pop	{r7, pc}

080335ec <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80335ec:	b580      	push	{r7, lr}
 80335ee:	b088      	sub	sp, #32
 80335f0:	af00      	add	r7, sp, #0
 80335f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80335f4:	687b      	ldr	r3, [r7, #4]
 80335f6:	681b      	ldr	r3, [r3, #0]
 80335f8:	689b      	ldr	r3, [r3, #8]
 80335fa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80335fc:	687b      	ldr	r3, [r7, #4]
 80335fe:	681b      	ldr	r3, [r3, #0]
 8033600:	4aa2      	ldr	r2, [pc, #648]	; (803388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033602:	4293      	cmp	r3, r2
 8033604:	d101      	bne.n	803360a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8033606:	4ba2      	ldr	r3, [pc, #648]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033608:	e001      	b.n	803360e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 803360a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803360e:	689b      	ldr	r3, [r3, #8]
 8033610:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8033612:	687b      	ldr	r3, [r7, #4]
 8033614:	681b      	ldr	r3, [r3, #0]
 8033616:	685b      	ldr	r3, [r3, #4]
 8033618:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 803361a:	687b      	ldr	r3, [r7, #4]
 803361c:	681b      	ldr	r3, [r3, #0]
 803361e:	4a9b      	ldr	r2, [pc, #620]	; (803388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033620:	4293      	cmp	r3, r2
 8033622:	d101      	bne.n	8033628 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8033624:	4b9a      	ldr	r3, [pc, #616]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033626:	e001      	b.n	803362c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8033628:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803362c:	685b      	ldr	r3, [r3, #4]
 803362e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8033630:	687b      	ldr	r3, [r7, #4]
 8033632:	685b      	ldr	r3, [r3, #4]
 8033634:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8033638:	d004      	beq.n	8033644 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 803363a:	687b      	ldr	r3, [r7, #4]
 803363c:	685b      	ldr	r3, [r3, #4]
 803363e:	2b00      	cmp	r3, #0
 8033640:	f040 8099 	bne.w	8033776 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8033644:	69fb      	ldr	r3, [r7, #28]
 8033646:	f003 0302 	and.w	r3, r3, #2
 803364a:	2b02      	cmp	r3, #2
 803364c:	d107      	bne.n	803365e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 803364e:	697b      	ldr	r3, [r7, #20]
 8033650:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8033654:	2b00      	cmp	r3, #0
 8033656:	d002      	beq.n	803365e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8033658:	6878      	ldr	r0, [r7, #4]
 803365a:	f000 f925 	bl	80338a8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 803365e:	69bb      	ldr	r3, [r7, #24]
 8033660:	f003 0301 	and.w	r3, r3, #1
 8033664:	2b01      	cmp	r3, #1
 8033666:	d107      	bne.n	8033678 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8033668:	693b      	ldr	r3, [r7, #16]
 803366a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803366e:	2b00      	cmp	r3, #0
 8033670:	d002      	beq.n	8033678 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8033672:	6878      	ldr	r0, [r7, #4]
 8033674:	f000 f9c8 	bl	8033a08 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8033678:	69bb      	ldr	r3, [r7, #24]
 803367a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803367e:	2b40      	cmp	r3, #64	; 0x40
 8033680:	d13a      	bne.n	80336f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8033682:	693b      	ldr	r3, [r7, #16]
 8033684:	f003 0320 	and.w	r3, r3, #32
 8033688:	2b00      	cmp	r3, #0
 803368a:	d035      	beq.n	80336f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 803368c:	687b      	ldr	r3, [r7, #4]
 803368e:	681b      	ldr	r3, [r3, #0]
 8033690:	4a7e      	ldr	r2, [pc, #504]	; (803388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033692:	4293      	cmp	r3, r2
 8033694:	d101      	bne.n	803369a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8033696:	4b7e      	ldr	r3, [pc, #504]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033698:	e001      	b.n	803369e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 803369a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803369e:	685a      	ldr	r2, [r3, #4]
 80336a0:	687b      	ldr	r3, [r7, #4]
 80336a2:	681b      	ldr	r3, [r3, #0]
 80336a4:	4979      	ldr	r1, [pc, #484]	; (803388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80336a6:	428b      	cmp	r3, r1
 80336a8:	d101      	bne.n	80336ae <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80336aa:	4b79      	ldr	r3, [pc, #484]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80336ac:	e001      	b.n	80336b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80336ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80336b2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80336b6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80336b8:	687b      	ldr	r3, [r7, #4]
 80336ba:	681b      	ldr	r3, [r3, #0]
 80336bc:	685a      	ldr	r2, [r3, #4]
 80336be:	687b      	ldr	r3, [r7, #4]
 80336c0:	681b      	ldr	r3, [r3, #0]
 80336c2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80336c6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80336c8:	2300      	movs	r3, #0
 80336ca:	60fb      	str	r3, [r7, #12]
 80336cc:	687b      	ldr	r3, [r7, #4]
 80336ce:	681b      	ldr	r3, [r3, #0]
 80336d0:	68db      	ldr	r3, [r3, #12]
 80336d2:	60fb      	str	r3, [r7, #12]
 80336d4:	687b      	ldr	r3, [r7, #4]
 80336d6:	681b      	ldr	r3, [r3, #0]
 80336d8:	689b      	ldr	r3, [r3, #8]
 80336da:	60fb      	str	r3, [r7, #12]
 80336dc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80336de:	687b      	ldr	r3, [r7, #4]
 80336e0:	2201      	movs	r2, #1
 80336e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80336e6:	687b      	ldr	r3, [r7, #4]
 80336e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80336ea:	f043 0202 	orr.w	r2, r3, #2
 80336ee:	687b      	ldr	r3, [r7, #4]
 80336f0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80336f2:	6878      	ldr	r0, [r7, #4]
 80336f4:	f7ff fe26 	bl	8033344 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80336f8:	69fb      	ldr	r3, [r7, #28]
 80336fa:	f003 0308 	and.w	r3, r3, #8
 80336fe:	2b08      	cmp	r3, #8
 8033700:	f040 80be 	bne.w	8033880 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8033704:	697b      	ldr	r3, [r7, #20]
 8033706:	f003 0320 	and.w	r3, r3, #32
 803370a:	2b00      	cmp	r3, #0
 803370c:	f000 80b8 	beq.w	8033880 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8033710:	687b      	ldr	r3, [r7, #4]
 8033712:	681b      	ldr	r3, [r3, #0]
 8033714:	685a      	ldr	r2, [r3, #4]
 8033716:	687b      	ldr	r3, [r7, #4]
 8033718:	681b      	ldr	r3, [r3, #0]
 803371a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 803371e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8033720:	687b      	ldr	r3, [r7, #4]
 8033722:	681b      	ldr	r3, [r3, #0]
 8033724:	4a59      	ldr	r2, [pc, #356]	; (803388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033726:	4293      	cmp	r3, r2
 8033728:	d101      	bne.n	803372e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 803372a:	4b59      	ldr	r3, [pc, #356]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 803372c:	e001      	b.n	8033732 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 803372e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033732:	685a      	ldr	r2, [r3, #4]
 8033734:	687b      	ldr	r3, [r7, #4]
 8033736:	681b      	ldr	r3, [r3, #0]
 8033738:	4954      	ldr	r1, [pc, #336]	; (803388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 803373a:	428b      	cmp	r3, r1
 803373c:	d101      	bne.n	8033742 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 803373e:	4b54      	ldr	r3, [pc, #336]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033740:	e001      	b.n	8033746 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8033742:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033746:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 803374a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 803374c:	2300      	movs	r3, #0
 803374e:	60bb      	str	r3, [r7, #8]
 8033750:	687b      	ldr	r3, [r7, #4]
 8033752:	681b      	ldr	r3, [r3, #0]
 8033754:	689b      	ldr	r3, [r3, #8]
 8033756:	60bb      	str	r3, [r7, #8]
 8033758:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 803375a:	687b      	ldr	r3, [r7, #4]
 803375c:	2201      	movs	r2, #1
 803375e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8033762:	687b      	ldr	r3, [r7, #4]
 8033764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8033766:	f043 0204 	orr.w	r2, r3, #4
 803376a:	687b      	ldr	r3, [r7, #4]
 803376c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 803376e:	6878      	ldr	r0, [r7, #4]
 8033770:	f7ff fde8 	bl	8033344 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8033774:	e084      	b.n	8033880 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8033776:	69bb      	ldr	r3, [r7, #24]
 8033778:	f003 0302 	and.w	r3, r3, #2
 803377c:	2b02      	cmp	r3, #2
 803377e:	d107      	bne.n	8033790 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8033780:	693b      	ldr	r3, [r7, #16]
 8033782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8033786:	2b00      	cmp	r3, #0
 8033788:	d002      	beq.n	8033790 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 803378a:	6878      	ldr	r0, [r7, #4]
 803378c:	f000 f8be 	bl	803390c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8033790:	69fb      	ldr	r3, [r7, #28]
 8033792:	f003 0301 	and.w	r3, r3, #1
 8033796:	2b01      	cmp	r3, #1
 8033798:	d107      	bne.n	80337aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 803379a:	697b      	ldr	r3, [r7, #20]
 803379c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80337a0:	2b00      	cmp	r3, #0
 80337a2:	d002      	beq.n	80337aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80337a4:	6878      	ldr	r0, [r7, #4]
 80337a6:	f000 f8fd 	bl	80339a4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80337aa:	69fb      	ldr	r3, [r7, #28]
 80337ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80337b0:	2b40      	cmp	r3, #64	; 0x40
 80337b2:	d12f      	bne.n	8033814 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80337b4:	697b      	ldr	r3, [r7, #20]
 80337b6:	f003 0320 	and.w	r3, r3, #32
 80337ba:	2b00      	cmp	r3, #0
 80337bc:	d02a      	beq.n	8033814 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80337be:	687b      	ldr	r3, [r7, #4]
 80337c0:	681b      	ldr	r3, [r3, #0]
 80337c2:	685a      	ldr	r2, [r3, #4]
 80337c4:	687b      	ldr	r3, [r7, #4]
 80337c6:	681b      	ldr	r3, [r3, #0]
 80337c8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80337cc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80337ce:	687b      	ldr	r3, [r7, #4]
 80337d0:	681b      	ldr	r3, [r3, #0]
 80337d2:	4a2e      	ldr	r2, [pc, #184]	; (803388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80337d4:	4293      	cmp	r3, r2
 80337d6:	d101      	bne.n	80337dc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80337d8:	4b2d      	ldr	r3, [pc, #180]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80337da:	e001      	b.n	80337e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80337dc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80337e0:	685a      	ldr	r2, [r3, #4]
 80337e2:	687b      	ldr	r3, [r7, #4]
 80337e4:	681b      	ldr	r3, [r3, #0]
 80337e6:	4929      	ldr	r1, [pc, #164]	; (803388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80337e8:	428b      	cmp	r3, r1
 80337ea:	d101      	bne.n	80337f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80337ec:	4b28      	ldr	r3, [pc, #160]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80337ee:	e001      	b.n	80337f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80337f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80337f4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80337f8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80337fa:	687b      	ldr	r3, [r7, #4]
 80337fc:	2201      	movs	r2, #1
 80337fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8033802:	687b      	ldr	r3, [r7, #4]
 8033804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8033806:	f043 0202 	orr.w	r2, r3, #2
 803380a:	687b      	ldr	r3, [r7, #4]
 803380c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 803380e:	6878      	ldr	r0, [r7, #4]
 8033810:	f7ff fd98 	bl	8033344 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8033814:	69bb      	ldr	r3, [r7, #24]
 8033816:	f003 0308 	and.w	r3, r3, #8
 803381a:	2b08      	cmp	r3, #8
 803381c:	d131      	bne.n	8033882 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 803381e:	693b      	ldr	r3, [r7, #16]
 8033820:	f003 0320 	and.w	r3, r3, #32
 8033824:	2b00      	cmp	r3, #0
 8033826:	d02c      	beq.n	8033882 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8033828:	687b      	ldr	r3, [r7, #4]
 803382a:	681b      	ldr	r3, [r3, #0]
 803382c:	4a17      	ldr	r2, [pc, #92]	; (803388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 803382e:	4293      	cmp	r3, r2
 8033830:	d101      	bne.n	8033836 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8033832:	4b17      	ldr	r3, [pc, #92]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033834:	e001      	b.n	803383a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8033836:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803383a:	685a      	ldr	r2, [r3, #4]
 803383c:	687b      	ldr	r3, [r7, #4]
 803383e:	681b      	ldr	r3, [r3, #0]
 8033840:	4912      	ldr	r1, [pc, #72]	; (803388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033842:	428b      	cmp	r3, r1
 8033844:	d101      	bne.n	803384a <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8033846:	4b12      	ldr	r3, [pc, #72]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033848:	e001      	b.n	803384e <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 803384a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803384e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8033852:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8033854:	687b      	ldr	r3, [r7, #4]
 8033856:	681b      	ldr	r3, [r3, #0]
 8033858:	685a      	ldr	r2, [r3, #4]
 803385a:	687b      	ldr	r3, [r7, #4]
 803385c:	681b      	ldr	r3, [r3, #0]
 803385e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8033862:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8033864:	687b      	ldr	r3, [r7, #4]
 8033866:	2201      	movs	r2, #1
 8033868:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 803386c:	687b      	ldr	r3, [r7, #4]
 803386e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8033870:	f043 0204 	orr.w	r2, r3, #4
 8033874:	687b      	ldr	r3, [r7, #4]
 8033876:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8033878:	6878      	ldr	r0, [r7, #4]
 803387a:	f7ff fd63 	bl	8033344 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 803387e:	e000      	b.n	8033882 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8033880:	bf00      	nop
}
 8033882:	bf00      	nop
 8033884:	3720      	adds	r7, #32
 8033886:	46bd      	mov	sp, r7
 8033888:	bd80      	pop	{r7, pc}
 803388a:	bf00      	nop
 803388c:	40003800 	.word	0x40003800
 8033890:	40003400 	.word	0x40003400

08033894 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8033894:	b480      	push	{r7}
 8033896:	b083      	sub	sp, #12
 8033898:	af00      	add	r7, sp, #0
 803389a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 803389c:	bf00      	nop
 803389e:	370c      	adds	r7, #12
 80338a0:	46bd      	mov	sp, r7
 80338a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80338a6:	4770      	bx	lr

080338a8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80338a8:	b580      	push	{r7, lr}
 80338aa:	b082      	sub	sp, #8
 80338ac:	af00      	add	r7, sp, #0
 80338ae:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80338b0:	687b      	ldr	r3, [r7, #4]
 80338b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80338b4:	1c99      	adds	r1, r3, #2
 80338b6:	687a      	ldr	r2, [r7, #4]
 80338b8:	6251      	str	r1, [r2, #36]	; 0x24
 80338ba:	881a      	ldrh	r2, [r3, #0]
 80338bc:	687b      	ldr	r3, [r7, #4]
 80338be:	681b      	ldr	r3, [r3, #0]
 80338c0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80338c2:	687b      	ldr	r3, [r7, #4]
 80338c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80338c6:	b29b      	uxth	r3, r3
 80338c8:	3b01      	subs	r3, #1
 80338ca:	b29a      	uxth	r2, r3
 80338cc:	687b      	ldr	r3, [r7, #4]
 80338ce:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80338d0:	687b      	ldr	r3, [r7, #4]
 80338d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80338d4:	b29b      	uxth	r3, r3
 80338d6:	2b00      	cmp	r3, #0
 80338d8:	d113      	bne.n	8033902 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80338da:	687b      	ldr	r3, [r7, #4]
 80338dc:	681b      	ldr	r3, [r3, #0]
 80338de:	685a      	ldr	r2, [r3, #4]
 80338e0:	687b      	ldr	r3, [r7, #4]
 80338e2:	681b      	ldr	r3, [r3, #0]
 80338e4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80338e8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80338ea:	687b      	ldr	r3, [r7, #4]
 80338ec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80338ee:	b29b      	uxth	r3, r3
 80338f0:	2b00      	cmp	r3, #0
 80338f2:	d106      	bne.n	8033902 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80338f4:	687b      	ldr	r3, [r7, #4]
 80338f6:	2201      	movs	r2, #1
 80338f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80338fc:	6878      	ldr	r0, [r7, #4]
 80338fe:	f7ff ffc9 	bl	8033894 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8033902:	bf00      	nop
 8033904:	3708      	adds	r7, #8
 8033906:	46bd      	mov	sp, r7
 8033908:	bd80      	pop	{r7, pc}
	...

0803390c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 803390c:	b580      	push	{r7, lr}
 803390e:	b082      	sub	sp, #8
 8033910:	af00      	add	r7, sp, #0
 8033912:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8033914:	687b      	ldr	r3, [r7, #4]
 8033916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8033918:	1c99      	adds	r1, r3, #2
 803391a:	687a      	ldr	r2, [r7, #4]
 803391c:	6251      	str	r1, [r2, #36]	; 0x24
 803391e:	8819      	ldrh	r1, [r3, #0]
 8033920:	687b      	ldr	r3, [r7, #4]
 8033922:	681b      	ldr	r3, [r3, #0]
 8033924:	4a1d      	ldr	r2, [pc, #116]	; (803399c <I2SEx_TxISR_I2SExt+0x90>)
 8033926:	4293      	cmp	r3, r2
 8033928:	d101      	bne.n	803392e <I2SEx_TxISR_I2SExt+0x22>
 803392a:	4b1d      	ldr	r3, [pc, #116]	; (80339a0 <I2SEx_TxISR_I2SExt+0x94>)
 803392c:	e001      	b.n	8033932 <I2SEx_TxISR_I2SExt+0x26>
 803392e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033932:	460a      	mov	r2, r1
 8033934:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8033936:	687b      	ldr	r3, [r7, #4]
 8033938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803393a:	b29b      	uxth	r3, r3
 803393c:	3b01      	subs	r3, #1
 803393e:	b29a      	uxth	r2, r3
 8033940:	687b      	ldr	r3, [r7, #4]
 8033942:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8033944:	687b      	ldr	r3, [r7, #4]
 8033946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8033948:	b29b      	uxth	r3, r3
 803394a:	2b00      	cmp	r3, #0
 803394c:	d121      	bne.n	8033992 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 803394e:	687b      	ldr	r3, [r7, #4]
 8033950:	681b      	ldr	r3, [r3, #0]
 8033952:	4a12      	ldr	r2, [pc, #72]	; (803399c <I2SEx_TxISR_I2SExt+0x90>)
 8033954:	4293      	cmp	r3, r2
 8033956:	d101      	bne.n	803395c <I2SEx_TxISR_I2SExt+0x50>
 8033958:	4b11      	ldr	r3, [pc, #68]	; (80339a0 <I2SEx_TxISR_I2SExt+0x94>)
 803395a:	e001      	b.n	8033960 <I2SEx_TxISR_I2SExt+0x54>
 803395c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033960:	685a      	ldr	r2, [r3, #4]
 8033962:	687b      	ldr	r3, [r7, #4]
 8033964:	681b      	ldr	r3, [r3, #0]
 8033966:	490d      	ldr	r1, [pc, #52]	; (803399c <I2SEx_TxISR_I2SExt+0x90>)
 8033968:	428b      	cmp	r3, r1
 803396a:	d101      	bne.n	8033970 <I2SEx_TxISR_I2SExt+0x64>
 803396c:	4b0c      	ldr	r3, [pc, #48]	; (80339a0 <I2SEx_TxISR_I2SExt+0x94>)
 803396e:	e001      	b.n	8033974 <I2SEx_TxISR_I2SExt+0x68>
 8033970:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033974:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8033978:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 803397a:	687b      	ldr	r3, [r7, #4]
 803397c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 803397e:	b29b      	uxth	r3, r3
 8033980:	2b00      	cmp	r3, #0
 8033982:	d106      	bne.n	8033992 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8033984:	687b      	ldr	r3, [r7, #4]
 8033986:	2201      	movs	r2, #1
 8033988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 803398c:	6878      	ldr	r0, [r7, #4]
 803398e:	f7ff ff81 	bl	8033894 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8033992:	bf00      	nop
 8033994:	3708      	adds	r7, #8
 8033996:	46bd      	mov	sp, r7
 8033998:	bd80      	pop	{r7, pc}
 803399a:	bf00      	nop
 803399c:	40003800 	.word	0x40003800
 80339a0:	40003400 	.word	0x40003400

080339a4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80339a4:	b580      	push	{r7, lr}
 80339a6:	b082      	sub	sp, #8
 80339a8:	af00      	add	r7, sp, #0
 80339aa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80339ac:	687b      	ldr	r3, [r7, #4]
 80339ae:	681b      	ldr	r3, [r3, #0]
 80339b0:	68d8      	ldr	r0, [r3, #12]
 80339b2:	687b      	ldr	r3, [r7, #4]
 80339b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80339b6:	1c99      	adds	r1, r3, #2
 80339b8:	687a      	ldr	r2, [r7, #4]
 80339ba:	62d1      	str	r1, [r2, #44]	; 0x2c
 80339bc:	b282      	uxth	r2, r0
 80339be:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80339c0:	687b      	ldr	r3, [r7, #4]
 80339c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80339c4:	b29b      	uxth	r3, r3
 80339c6:	3b01      	subs	r3, #1
 80339c8:	b29a      	uxth	r2, r3
 80339ca:	687b      	ldr	r3, [r7, #4]
 80339cc:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80339ce:	687b      	ldr	r3, [r7, #4]
 80339d0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80339d2:	b29b      	uxth	r3, r3
 80339d4:	2b00      	cmp	r3, #0
 80339d6:	d113      	bne.n	8033a00 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80339d8:	687b      	ldr	r3, [r7, #4]
 80339da:	681b      	ldr	r3, [r3, #0]
 80339dc:	685a      	ldr	r2, [r3, #4]
 80339de:	687b      	ldr	r3, [r7, #4]
 80339e0:	681b      	ldr	r3, [r3, #0]
 80339e2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80339e6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80339e8:	687b      	ldr	r3, [r7, #4]
 80339ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80339ec:	b29b      	uxth	r3, r3
 80339ee:	2b00      	cmp	r3, #0
 80339f0:	d106      	bne.n	8033a00 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80339f2:	687b      	ldr	r3, [r7, #4]
 80339f4:	2201      	movs	r2, #1
 80339f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80339fa:	6878      	ldr	r0, [r7, #4]
 80339fc:	f7ff ff4a 	bl	8033894 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8033a00:	bf00      	nop
 8033a02:	3708      	adds	r7, #8
 8033a04:	46bd      	mov	sp, r7
 8033a06:	bd80      	pop	{r7, pc}

08033a08 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8033a08:	b580      	push	{r7, lr}
 8033a0a:	b082      	sub	sp, #8
 8033a0c:	af00      	add	r7, sp, #0
 8033a0e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8033a10:	687b      	ldr	r3, [r7, #4]
 8033a12:	681b      	ldr	r3, [r3, #0]
 8033a14:	4a20      	ldr	r2, [pc, #128]	; (8033a98 <I2SEx_RxISR_I2SExt+0x90>)
 8033a16:	4293      	cmp	r3, r2
 8033a18:	d101      	bne.n	8033a1e <I2SEx_RxISR_I2SExt+0x16>
 8033a1a:	4b20      	ldr	r3, [pc, #128]	; (8033a9c <I2SEx_RxISR_I2SExt+0x94>)
 8033a1c:	e001      	b.n	8033a22 <I2SEx_RxISR_I2SExt+0x1a>
 8033a1e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033a22:	68d8      	ldr	r0, [r3, #12]
 8033a24:	687b      	ldr	r3, [r7, #4]
 8033a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8033a28:	1c99      	adds	r1, r3, #2
 8033a2a:	687a      	ldr	r2, [r7, #4]
 8033a2c:	62d1      	str	r1, [r2, #44]	; 0x2c
 8033a2e:	b282      	uxth	r2, r0
 8033a30:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8033a32:	687b      	ldr	r3, [r7, #4]
 8033a34:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8033a36:	b29b      	uxth	r3, r3
 8033a38:	3b01      	subs	r3, #1
 8033a3a:	b29a      	uxth	r2, r3
 8033a3c:	687b      	ldr	r3, [r7, #4]
 8033a3e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8033a40:	687b      	ldr	r3, [r7, #4]
 8033a42:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8033a44:	b29b      	uxth	r3, r3
 8033a46:	2b00      	cmp	r3, #0
 8033a48:	d121      	bne.n	8033a8e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8033a4a:	687b      	ldr	r3, [r7, #4]
 8033a4c:	681b      	ldr	r3, [r3, #0]
 8033a4e:	4a12      	ldr	r2, [pc, #72]	; (8033a98 <I2SEx_RxISR_I2SExt+0x90>)
 8033a50:	4293      	cmp	r3, r2
 8033a52:	d101      	bne.n	8033a58 <I2SEx_RxISR_I2SExt+0x50>
 8033a54:	4b11      	ldr	r3, [pc, #68]	; (8033a9c <I2SEx_RxISR_I2SExt+0x94>)
 8033a56:	e001      	b.n	8033a5c <I2SEx_RxISR_I2SExt+0x54>
 8033a58:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033a5c:	685a      	ldr	r2, [r3, #4]
 8033a5e:	687b      	ldr	r3, [r7, #4]
 8033a60:	681b      	ldr	r3, [r3, #0]
 8033a62:	490d      	ldr	r1, [pc, #52]	; (8033a98 <I2SEx_RxISR_I2SExt+0x90>)
 8033a64:	428b      	cmp	r3, r1
 8033a66:	d101      	bne.n	8033a6c <I2SEx_RxISR_I2SExt+0x64>
 8033a68:	4b0c      	ldr	r3, [pc, #48]	; (8033a9c <I2SEx_RxISR_I2SExt+0x94>)
 8033a6a:	e001      	b.n	8033a70 <I2SEx_RxISR_I2SExt+0x68>
 8033a6c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033a70:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8033a74:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8033a76:	687b      	ldr	r3, [r7, #4]
 8033a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8033a7a:	b29b      	uxth	r3, r3
 8033a7c:	2b00      	cmp	r3, #0
 8033a7e:	d106      	bne.n	8033a8e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8033a80:	687b      	ldr	r3, [r7, #4]
 8033a82:	2201      	movs	r2, #1
 8033a84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8033a88:	6878      	ldr	r0, [r7, #4]
 8033a8a:	f7ff ff03 	bl	8033894 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8033a8e:	bf00      	nop
 8033a90:	3708      	adds	r7, #8
 8033a92:	46bd      	mov	sp, r7
 8033a94:	bd80      	pop	{r7, pc}
 8033a96:	bf00      	nop
 8033a98:	40003800 	.word	0x40003800
 8033a9c:	40003400 	.word	0x40003400

08033aa0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8033aa0:	b580      	push	{r7, lr}
 8033aa2:	b084      	sub	sp, #16
 8033aa4:	af00      	add	r7, sp, #0
 8033aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8033aa8:	687b      	ldr	r3, [r7, #4]
 8033aaa:	2b00      	cmp	r3, #0
 8033aac:	d101      	bne.n	8033ab2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8033aae:	2301      	movs	r3, #1
 8033ab0:	e02b      	b.n	8033b0a <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8033ab2:	687b      	ldr	r3, [r7, #4]
 8033ab4:	681b      	ldr	r3, [r3, #0]
 8033ab6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8033aba:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8033abc:	687b      	ldr	r3, [r7, #4]
 8033abe:	681b      	ldr	r3, [r3, #0]
 8033ac0:	f245 5255 	movw	r2, #21845	; 0x5555
 8033ac4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8033ac6:	687b      	ldr	r3, [r7, #4]
 8033ac8:	681b      	ldr	r3, [r3, #0]
 8033aca:	687a      	ldr	r2, [r7, #4]
 8033acc:	6852      	ldr	r2, [r2, #4]
 8033ace:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8033ad0:	687b      	ldr	r3, [r7, #4]
 8033ad2:	681b      	ldr	r3, [r3, #0]
 8033ad4:	687a      	ldr	r2, [r7, #4]
 8033ad6:	6892      	ldr	r2, [r2, #8]
 8033ad8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8033ada:	f7f8 fbed 	bl	802c2b8 <HAL_GetTick>
 8033ade:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8033ae0:	e008      	b.n	8033af4 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8033ae2:	f7f8 fbe9 	bl	802c2b8 <HAL_GetTick>
 8033ae6:	4602      	mov	r2, r0
 8033ae8:	68fb      	ldr	r3, [r7, #12]
 8033aea:	1ad3      	subs	r3, r2, r3
 8033aec:	2b30      	cmp	r3, #48	; 0x30
 8033aee:	d901      	bls.n	8033af4 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8033af0:	2303      	movs	r3, #3
 8033af2:	e00a      	b.n	8033b0a <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 8033af4:	687b      	ldr	r3, [r7, #4]
 8033af6:	681b      	ldr	r3, [r3, #0]
 8033af8:	68db      	ldr	r3, [r3, #12]
 8033afa:	2b00      	cmp	r3, #0
 8033afc:	d1f1      	bne.n	8033ae2 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8033afe:	687b      	ldr	r3, [r7, #4]
 8033b00:	681b      	ldr	r3, [r3, #0]
 8033b02:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8033b06:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8033b08:	2300      	movs	r3, #0
}
 8033b0a:	4618      	mov	r0, r3
 8033b0c:	3710      	adds	r7, #16
 8033b0e:	46bd      	mov	sp, r7
 8033b10:	bd80      	pop	{r7, pc}

08033b12 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8033b12:	b480      	push	{r7}
 8033b14:	b083      	sub	sp, #12
 8033b16:	af00      	add	r7, sp, #0
 8033b18:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8033b1a:	687b      	ldr	r3, [r7, #4]
 8033b1c:	681b      	ldr	r3, [r3, #0]
 8033b1e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8033b22:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8033b24:	2300      	movs	r3, #0
}
 8033b26:	4618      	mov	r0, r3
 8033b28:	370c      	adds	r7, #12
 8033b2a:	46bd      	mov	sp, r7
 8033b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033b30:	4770      	bx	lr
	...

08033b34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8033b34:	b580      	push	{r7, lr}
 8033b36:	b084      	sub	sp, #16
 8033b38:	af00      	add	r7, sp, #0
 8033b3a:	6078      	str	r0, [r7, #4]
 8033b3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8033b3e:	687b      	ldr	r3, [r7, #4]
 8033b40:	2b00      	cmp	r3, #0
 8033b42:	d101      	bne.n	8033b48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8033b44:	2301      	movs	r3, #1
 8033b46:	e0cc      	b.n	8033ce2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8033b48:	4b68      	ldr	r3, [pc, #416]	; (8033cec <HAL_RCC_ClockConfig+0x1b8>)
 8033b4a:	681b      	ldr	r3, [r3, #0]
 8033b4c:	f003 030f 	and.w	r3, r3, #15
 8033b50:	683a      	ldr	r2, [r7, #0]
 8033b52:	429a      	cmp	r2, r3
 8033b54:	d90c      	bls.n	8033b70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8033b56:	4b65      	ldr	r3, [pc, #404]	; (8033cec <HAL_RCC_ClockConfig+0x1b8>)
 8033b58:	683a      	ldr	r2, [r7, #0]
 8033b5a:	b2d2      	uxtb	r2, r2
 8033b5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8033b5e:	4b63      	ldr	r3, [pc, #396]	; (8033cec <HAL_RCC_ClockConfig+0x1b8>)
 8033b60:	681b      	ldr	r3, [r3, #0]
 8033b62:	f003 030f 	and.w	r3, r3, #15
 8033b66:	683a      	ldr	r2, [r7, #0]
 8033b68:	429a      	cmp	r2, r3
 8033b6a:	d001      	beq.n	8033b70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8033b6c:	2301      	movs	r3, #1
 8033b6e:	e0b8      	b.n	8033ce2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8033b70:	687b      	ldr	r3, [r7, #4]
 8033b72:	681b      	ldr	r3, [r3, #0]
 8033b74:	f003 0302 	and.w	r3, r3, #2
 8033b78:	2b00      	cmp	r3, #0
 8033b7a:	d020      	beq.n	8033bbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8033b7c:	687b      	ldr	r3, [r7, #4]
 8033b7e:	681b      	ldr	r3, [r3, #0]
 8033b80:	f003 0304 	and.w	r3, r3, #4
 8033b84:	2b00      	cmp	r3, #0
 8033b86:	d005      	beq.n	8033b94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8033b88:	4b59      	ldr	r3, [pc, #356]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033b8a:	689b      	ldr	r3, [r3, #8]
 8033b8c:	4a58      	ldr	r2, [pc, #352]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033b8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8033b92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8033b94:	687b      	ldr	r3, [r7, #4]
 8033b96:	681b      	ldr	r3, [r3, #0]
 8033b98:	f003 0308 	and.w	r3, r3, #8
 8033b9c:	2b00      	cmp	r3, #0
 8033b9e:	d005      	beq.n	8033bac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8033ba0:	4b53      	ldr	r3, [pc, #332]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033ba2:	689b      	ldr	r3, [r3, #8]
 8033ba4:	4a52      	ldr	r2, [pc, #328]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033ba6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8033baa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8033bac:	4b50      	ldr	r3, [pc, #320]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033bae:	689b      	ldr	r3, [r3, #8]
 8033bb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8033bb4:	687b      	ldr	r3, [r7, #4]
 8033bb6:	689b      	ldr	r3, [r3, #8]
 8033bb8:	494d      	ldr	r1, [pc, #308]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033bba:	4313      	orrs	r3, r2
 8033bbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8033bbe:	687b      	ldr	r3, [r7, #4]
 8033bc0:	681b      	ldr	r3, [r3, #0]
 8033bc2:	f003 0301 	and.w	r3, r3, #1
 8033bc6:	2b00      	cmp	r3, #0
 8033bc8:	d044      	beq.n	8033c54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8033bca:	687b      	ldr	r3, [r7, #4]
 8033bcc:	685b      	ldr	r3, [r3, #4]
 8033bce:	2b01      	cmp	r3, #1
 8033bd0:	d107      	bne.n	8033be2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8033bd2:	4b47      	ldr	r3, [pc, #284]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033bd4:	681b      	ldr	r3, [r3, #0]
 8033bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8033bda:	2b00      	cmp	r3, #0
 8033bdc:	d119      	bne.n	8033c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8033bde:	2301      	movs	r3, #1
 8033be0:	e07f      	b.n	8033ce2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8033be2:	687b      	ldr	r3, [r7, #4]
 8033be4:	685b      	ldr	r3, [r3, #4]
 8033be6:	2b02      	cmp	r3, #2
 8033be8:	d003      	beq.n	8033bf2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8033bea:	687b      	ldr	r3, [r7, #4]
 8033bec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8033bee:	2b03      	cmp	r3, #3
 8033bf0:	d107      	bne.n	8033c02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8033bf2:	4b3f      	ldr	r3, [pc, #252]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033bf4:	681b      	ldr	r3, [r3, #0]
 8033bf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8033bfa:	2b00      	cmp	r3, #0
 8033bfc:	d109      	bne.n	8033c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8033bfe:	2301      	movs	r3, #1
 8033c00:	e06f      	b.n	8033ce2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8033c02:	4b3b      	ldr	r3, [pc, #236]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033c04:	681b      	ldr	r3, [r3, #0]
 8033c06:	f003 0302 	and.w	r3, r3, #2
 8033c0a:	2b00      	cmp	r3, #0
 8033c0c:	d101      	bne.n	8033c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8033c0e:	2301      	movs	r3, #1
 8033c10:	e067      	b.n	8033ce2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8033c12:	4b37      	ldr	r3, [pc, #220]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033c14:	689b      	ldr	r3, [r3, #8]
 8033c16:	f023 0203 	bic.w	r2, r3, #3
 8033c1a:	687b      	ldr	r3, [r7, #4]
 8033c1c:	685b      	ldr	r3, [r3, #4]
 8033c1e:	4934      	ldr	r1, [pc, #208]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033c20:	4313      	orrs	r3, r2
 8033c22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8033c24:	f7f8 fb48 	bl	802c2b8 <HAL_GetTick>
 8033c28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8033c2a:	e00a      	b.n	8033c42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8033c2c:	f7f8 fb44 	bl	802c2b8 <HAL_GetTick>
 8033c30:	4602      	mov	r2, r0
 8033c32:	68fb      	ldr	r3, [r7, #12]
 8033c34:	1ad3      	subs	r3, r2, r3
 8033c36:	f241 3288 	movw	r2, #5000	; 0x1388
 8033c3a:	4293      	cmp	r3, r2
 8033c3c:	d901      	bls.n	8033c42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8033c3e:	2303      	movs	r3, #3
 8033c40:	e04f      	b.n	8033ce2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8033c42:	4b2b      	ldr	r3, [pc, #172]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033c44:	689b      	ldr	r3, [r3, #8]
 8033c46:	f003 020c 	and.w	r2, r3, #12
 8033c4a:	687b      	ldr	r3, [r7, #4]
 8033c4c:	685b      	ldr	r3, [r3, #4]
 8033c4e:	009b      	lsls	r3, r3, #2
 8033c50:	429a      	cmp	r2, r3
 8033c52:	d1eb      	bne.n	8033c2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8033c54:	4b25      	ldr	r3, [pc, #148]	; (8033cec <HAL_RCC_ClockConfig+0x1b8>)
 8033c56:	681b      	ldr	r3, [r3, #0]
 8033c58:	f003 030f 	and.w	r3, r3, #15
 8033c5c:	683a      	ldr	r2, [r7, #0]
 8033c5e:	429a      	cmp	r2, r3
 8033c60:	d20c      	bcs.n	8033c7c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8033c62:	4b22      	ldr	r3, [pc, #136]	; (8033cec <HAL_RCC_ClockConfig+0x1b8>)
 8033c64:	683a      	ldr	r2, [r7, #0]
 8033c66:	b2d2      	uxtb	r2, r2
 8033c68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8033c6a:	4b20      	ldr	r3, [pc, #128]	; (8033cec <HAL_RCC_ClockConfig+0x1b8>)
 8033c6c:	681b      	ldr	r3, [r3, #0]
 8033c6e:	f003 030f 	and.w	r3, r3, #15
 8033c72:	683a      	ldr	r2, [r7, #0]
 8033c74:	429a      	cmp	r2, r3
 8033c76:	d001      	beq.n	8033c7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8033c78:	2301      	movs	r3, #1
 8033c7a:	e032      	b.n	8033ce2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8033c7c:	687b      	ldr	r3, [r7, #4]
 8033c7e:	681b      	ldr	r3, [r3, #0]
 8033c80:	f003 0304 	and.w	r3, r3, #4
 8033c84:	2b00      	cmp	r3, #0
 8033c86:	d008      	beq.n	8033c9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8033c88:	4b19      	ldr	r3, [pc, #100]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033c8a:	689b      	ldr	r3, [r3, #8]
 8033c8c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8033c90:	687b      	ldr	r3, [r7, #4]
 8033c92:	68db      	ldr	r3, [r3, #12]
 8033c94:	4916      	ldr	r1, [pc, #88]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033c96:	4313      	orrs	r3, r2
 8033c98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8033c9a:	687b      	ldr	r3, [r7, #4]
 8033c9c:	681b      	ldr	r3, [r3, #0]
 8033c9e:	f003 0308 	and.w	r3, r3, #8
 8033ca2:	2b00      	cmp	r3, #0
 8033ca4:	d009      	beq.n	8033cba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8033ca6:	4b12      	ldr	r3, [pc, #72]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033ca8:	689b      	ldr	r3, [r3, #8]
 8033caa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8033cae:	687b      	ldr	r3, [r7, #4]
 8033cb0:	691b      	ldr	r3, [r3, #16]
 8033cb2:	00db      	lsls	r3, r3, #3
 8033cb4:	490e      	ldr	r1, [pc, #56]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033cb6:	4313      	orrs	r3, r2
 8033cb8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8033cba:	f000 f821 	bl	8033d00 <HAL_RCC_GetSysClockFreq>
 8033cbe:	4601      	mov	r1, r0
 8033cc0:	4b0b      	ldr	r3, [pc, #44]	; (8033cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8033cc2:	689b      	ldr	r3, [r3, #8]
 8033cc4:	091b      	lsrs	r3, r3, #4
 8033cc6:	f003 030f 	and.w	r3, r3, #15
 8033cca:	4a0a      	ldr	r2, [pc, #40]	; (8033cf4 <HAL_RCC_ClockConfig+0x1c0>)
 8033ccc:	5cd3      	ldrb	r3, [r2, r3]
 8033cce:	fa21 f303 	lsr.w	r3, r1, r3
 8033cd2:	4a09      	ldr	r2, [pc, #36]	; (8033cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8033cd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8033cd6:	4b09      	ldr	r3, [pc, #36]	; (8033cfc <HAL_RCC_ClockConfig+0x1c8>)
 8033cd8:	681b      	ldr	r3, [r3, #0]
 8033cda:	4618      	mov	r0, r3
 8033cdc:	f7f8 f8e6 	bl	802beac <HAL_InitTick>

  return HAL_OK;
 8033ce0:	2300      	movs	r3, #0
}
 8033ce2:	4618      	mov	r0, r3
 8033ce4:	3710      	adds	r7, #16
 8033ce6:	46bd      	mov	sp, r7
 8033ce8:	bd80      	pop	{r7, pc}
 8033cea:	bf00      	nop
 8033cec:	40023c00 	.word	0x40023c00
 8033cf0:	40023800 	.word	0x40023800
 8033cf4:	080563c8 	.word	0x080563c8
 8033cf8:	20000294 	.word	0x20000294
 8033cfc:	20000298 	.word	0x20000298

08033d00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8033d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8033d02:	b085      	sub	sp, #20
 8033d04:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8033d06:	2300      	movs	r3, #0
 8033d08:	607b      	str	r3, [r7, #4]
 8033d0a:	2300      	movs	r3, #0
 8033d0c:	60fb      	str	r3, [r7, #12]
 8033d0e:	2300      	movs	r3, #0
 8033d10:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8033d12:	2300      	movs	r3, #0
 8033d14:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8033d16:	4b63      	ldr	r3, [pc, #396]	; (8033ea4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033d18:	689b      	ldr	r3, [r3, #8]
 8033d1a:	f003 030c 	and.w	r3, r3, #12
 8033d1e:	2b04      	cmp	r3, #4
 8033d20:	d007      	beq.n	8033d32 <HAL_RCC_GetSysClockFreq+0x32>
 8033d22:	2b08      	cmp	r3, #8
 8033d24:	d008      	beq.n	8033d38 <HAL_RCC_GetSysClockFreq+0x38>
 8033d26:	2b00      	cmp	r3, #0
 8033d28:	f040 80b4 	bne.w	8033e94 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8033d2c:	4b5e      	ldr	r3, [pc, #376]	; (8033ea8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8033d2e:	60bb      	str	r3, [r7, #8]
       break;
 8033d30:	e0b3      	b.n	8033e9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8033d32:	4b5e      	ldr	r3, [pc, #376]	; (8033eac <HAL_RCC_GetSysClockFreq+0x1ac>)
 8033d34:	60bb      	str	r3, [r7, #8]
      break;
 8033d36:	e0b0      	b.n	8033e9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8033d38:	4b5a      	ldr	r3, [pc, #360]	; (8033ea4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033d3a:	685b      	ldr	r3, [r3, #4]
 8033d3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8033d40:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8033d42:	4b58      	ldr	r3, [pc, #352]	; (8033ea4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033d44:	685b      	ldr	r3, [r3, #4]
 8033d46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8033d4a:	2b00      	cmp	r3, #0
 8033d4c:	d04a      	beq.n	8033de4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8033d4e:	4b55      	ldr	r3, [pc, #340]	; (8033ea4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033d50:	685b      	ldr	r3, [r3, #4]
 8033d52:	099b      	lsrs	r3, r3, #6
 8033d54:	f04f 0400 	mov.w	r4, #0
 8033d58:	f240 11ff 	movw	r1, #511	; 0x1ff
 8033d5c:	f04f 0200 	mov.w	r2, #0
 8033d60:	ea03 0501 	and.w	r5, r3, r1
 8033d64:	ea04 0602 	and.w	r6, r4, r2
 8033d68:	4629      	mov	r1, r5
 8033d6a:	4632      	mov	r2, r6
 8033d6c:	f04f 0300 	mov.w	r3, #0
 8033d70:	f04f 0400 	mov.w	r4, #0
 8033d74:	0154      	lsls	r4, r2, #5
 8033d76:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8033d7a:	014b      	lsls	r3, r1, #5
 8033d7c:	4619      	mov	r1, r3
 8033d7e:	4622      	mov	r2, r4
 8033d80:	1b49      	subs	r1, r1, r5
 8033d82:	eb62 0206 	sbc.w	r2, r2, r6
 8033d86:	f04f 0300 	mov.w	r3, #0
 8033d8a:	f04f 0400 	mov.w	r4, #0
 8033d8e:	0194      	lsls	r4, r2, #6
 8033d90:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8033d94:	018b      	lsls	r3, r1, #6
 8033d96:	1a5b      	subs	r3, r3, r1
 8033d98:	eb64 0402 	sbc.w	r4, r4, r2
 8033d9c:	f04f 0100 	mov.w	r1, #0
 8033da0:	f04f 0200 	mov.w	r2, #0
 8033da4:	00e2      	lsls	r2, r4, #3
 8033da6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8033daa:	00d9      	lsls	r1, r3, #3
 8033dac:	460b      	mov	r3, r1
 8033dae:	4614      	mov	r4, r2
 8033db0:	195b      	adds	r3, r3, r5
 8033db2:	eb44 0406 	adc.w	r4, r4, r6
 8033db6:	f04f 0100 	mov.w	r1, #0
 8033dba:	f04f 0200 	mov.w	r2, #0
 8033dbe:	0262      	lsls	r2, r4, #9
 8033dc0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8033dc4:	0259      	lsls	r1, r3, #9
 8033dc6:	460b      	mov	r3, r1
 8033dc8:	4614      	mov	r4, r2
 8033dca:	4618      	mov	r0, r3
 8033dcc:	4621      	mov	r1, r4
 8033dce:	687b      	ldr	r3, [r7, #4]
 8033dd0:	f04f 0400 	mov.w	r4, #0
 8033dd4:	461a      	mov	r2, r3
 8033dd6:	4623      	mov	r3, r4
 8033dd8:	f7ec ff8e 	bl	8020cf8 <__aeabi_uldivmod>
 8033ddc:	4603      	mov	r3, r0
 8033dde:	460c      	mov	r4, r1
 8033de0:	60fb      	str	r3, [r7, #12]
 8033de2:	e049      	b.n	8033e78 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8033de4:	4b2f      	ldr	r3, [pc, #188]	; (8033ea4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033de6:	685b      	ldr	r3, [r3, #4]
 8033de8:	099b      	lsrs	r3, r3, #6
 8033dea:	f04f 0400 	mov.w	r4, #0
 8033dee:	f240 11ff 	movw	r1, #511	; 0x1ff
 8033df2:	f04f 0200 	mov.w	r2, #0
 8033df6:	ea03 0501 	and.w	r5, r3, r1
 8033dfa:	ea04 0602 	and.w	r6, r4, r2
 8033dfe:	4629      	mov	r1, r5
 8033e00:	4632      	mov	r2, r6
 8033e02:	f04f 0300 	mov.w	r3, #0
 8033e06:	f04f 0400 	mov.w	r4, #0
 8033e0a:	0154      	lsls	r4, r2, #5
 8033e0c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8033e10:	014b      	lsls	r3, r1, #5
 8033e12:	4619      	mov	r1, r3
 8033e14:	4622      	mov	r2, r4
 8033e16:	1b49      	subs	r1, r1, r5
 8033e18:	eb62 0206 	sbc.w	r2, r2, r6
 8033e1c:	f04f 0300 	mov.w	r3, #0
 8033e20:	f04f 0400 	mov.w	r4, #0
 8033e24:	0194      	lsls	r4, r2, #6
 8033e26:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8033e2a:	018b      	lsls	r3, r1, #6
 8033e2c:	1a5b      	subs	r3, r3, r1
 8033e2e:	eb64 0402 	sbc.w	r4, r4, r2
 8033e32:	f04f 0100 	mov.w	r1, #0
 8033e36:	f04f 0200 	mov.w	r2, #0
 8033e3a:	00e2      	lsls	r2, r4, #3
 8033e3c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8033e40:	00d9      	lsls	r1, r3, #3
 8033e42:	460b      	mov	r3, r1
 8033e44:	4614      	mov	r4, r2
 8033e46:	195b      	adds	r3, r3, r5
 8033e48:	eb44 0406 	adc.w	r4, r4, r6
 8033e4c:	f04f 0100 	mov.w	r1, #0
 8033e50:	f04f 0200 	mov.w	r2, #0
 8033e54:	02a2      	lsls	r2, r4, #10
 8033e56:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8033e5a:	0299      	lsls	r1, r3, #10
 8033e5c:	460b      	mov	r3, r1
 8033e5e:	4614      	mov	r4, r2
 8033e60:	4618      	mov	r0, r3
 8033e62:	4621      	mov	r1, r4
 8033e64:	687b      	ldr	r3, [r7, #4]
 8033e66:	f04f 0400 	mov.w	r4, #0
 8033e6a:	461a      	mov	r2, r3
 8033e6c:	4623      	mov	r3, r4
 8033e6e:	f7ec ff43 	bl	8020cf8 <__aeabi_uldivmod>
 8033e72:	4603      	mov	r3, r0
 8033e74:	460c      	mov	r4, r1
 8033e76:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8033e78:	4b0a      	ldr	r3, [pc, #40]	; (8033ea4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033e7a:	685b      	ldr	r3, [r3, #4]
 8033e7c:	0c1b      	lsrs	r3, r3, #16
 8033e7e:	f003 0303 	and.w	r3, r3, #3
 8033e82:	3301      	adds	r3, #1
 8033e84:	005b      	lsls	r3, r3, #1
 8033e86:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8033e88:	68fa      	ldr	r2, [r7, #12]
 8033e8a:	683b      	ldr	r3, [r7, #0]
 8033e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8033e90:	60bb      	str	r3, [r7, #8]
      break;
 8033e92:	e002      	b.n	8033e9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8033e94:	4b04      	ldr	r3, [pc, #16]	; (8033ea8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8033e96:	60bb      	str	r3, [r7, #8]
      break;
 8033e98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8033e9a:	68bb      	ldr	r3, [r7, #8]
}
 8033e9c:	4618      	mov	r0, r3
 8033e9e:	3714      	adds	r7, #20
 8033ea0:	46bd      	mov	sp, r7
 8033ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8033ea4:	40023800 	.word	0x40023800
 8033ea8:	00f42400 	.word	0x00f42400
 8033eac:	007a1200 	.word	0x007a1200

08033eb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8033eb0:	b480      	push	{r7}
 8033eb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8033eb4:	4b03      	ldr	r3, [pc, #12]	; (8033ec4 <HAL_RCC_GetHCLKFreq+0x14>)
 8033eb6:	681b      	ldr	r3, [r3, #0]
}
 8033eb8:	4618      	mov	r0, r3
 8033eba:	46bd      	mov	sp, r7
 8033ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033ec0:	4770      	bx	lr
 8033ec2:	bf00      	nop
 8033ec4:	20000294 	.word	0x20000294

08033ec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8033ec8:	b580      	push	{r7, lr}
 8033eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8033ecc:	f7ff fff0 	bl	8033eb0 <HAL_RCC_GetHCLKFreq>
 8033ed0:	4601      	mov	r1, r0
 8033ed2:	4b05      	ldr	r3, [pc, #20]	; (8033ee8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8033ed4:	689b      	ldr	r3, [r3, #8]
 8033ed6:	0a9b      	lsrs	r3, r3, #10
 8033ed8:	f003 0307 	and.w	r3, r3, #7
 8033edc:	4a03      	ldr	r2, [pc, #12]	; (8033eec <HAL_RCC_GetPCLK1Freq+0x24>)
 8033ede:	5cd3      	ldrb	r3, [r2, r3]
 8033ee0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8033ee4:	4618      	mov	r0, r3
 8033ee6:	bd80      	pop	{r7, pc}
 8033ee8:	40023800 	.word	0x40023800
 8033eec:	080563d8 	.word	0x080563d8

08033ef0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8033ef0:	b580      	push	{r7, lr}
 8033ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8033ef4:	f7ff ffdc 	bl	8033eb0 <HAL_RCC_GetHCLKFreq>
 8033ef8:	4601      	mov	r1, r0
 8033efa:	4b05      	ldr	r3, [pc, #20]	; (8033f10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8033efc:	689b      	ldr	r3, [r3, #8]
 8033efe:	0b5b      	lsrs	r3, r3, #13
 8033f00:	f003 0307 	and.w	r3, r3, #7
 8033f04:	4a03      	ldr	r2, [pc, #12]	; (8033f14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8033f06:	5cd3      	ldrb	r3, [r2, r3]
 8033f08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8033f0c:	4618      	mov	r0, r3
 8033f0e:	bd80      	pop	{r7, pc}
 8033f10:	40023800 	.word	0x40023800
 8033f14:	080563d8 	.word	0x080563d8

08033f18 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8033f18:	b480      	push	{r7}
 8033f1a:	b083      	sub	sp, #12
 8033f1c:	af00      	add	r7, sp, #0
 8033f1e:	6078      	str	r0, [r7, #4]
 8033f20:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8033f22:	687b      	ldr	r3, [r7, #4]
 8033f24:	220f      	movs	r2, #15
 8033f26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8033f28:	4b12      	ldr	r3, [pc, #72]	; (8033f74 <HAL_RCC_GetClockConfig+0x5c>)
 8033f2a:	689b      	ldr	r3, [r3, #8]
 8033f2c:	f003 0203 	and.w	r2, r3, #3
 8033f30:	687b      	ldr	r3, [r7, #4]
 8033f32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8033f34:	4b0f      	ldr	r3, [pc, #60]	; (8033f74 <HAL_RCC_GetClockConfig+0x5c>)
 8033f36:	689b      	ldr	r3, [r3, #8]
 8033f38:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8033f3c:	687b      	ldr	r3, [r7, #4]
 8033f3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8033f40:	4b0c      	ldr	r3, [pc, #48]	; (8033f74 <HAL_RCC_GetClockConfig+0x5c>)
 8033f42:	689b      	ldr	r3, [r3, #8]
 8033f44:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8033f48:	687b      	ldr	r3, [r7, #4]
 8033f4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8033f4c:	4b09      	ldr	r3, [pc, #36]	; (8033f74 <HAL_RCC_GetClockConfig+0x5c>)
 8033f4e:	689b      	ldr	r3, [r3, #8]
 8033f50:	08db      	lsrs	r3, r3, #3
 8033f52:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8033f56:	687b      	ldr	r3, [r7, #4]
 8033f58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8033f5a:	4b07      	ldr	r3, [pc, #28]	; (8033f78 <HAL_RCC_GetClockConfig+0x60>)
 8033f5c:	681b      	ldr	r3, [r3, #0]
 8033f5e:	f003 020f 	and.w	r2, r3, #15
 8033f62:	683b      	ldr	r3, [r7, #0]
 8033f64:	601a      	str	r2, [r3, #0]
}
 8033f66:	bf00      	nop
 8033f68:	370c      	adds	r7, #12
 8033f6a:	46bd      	mov	sp, r7
 8033f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033f70:	4770      	bx	lr
 8033f72:	bf00      	nop
 8033f74:	40023800 	.word	0x40023800
 8033f78:	40023c00 	.word	0x40023c00

08033f7c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8033f7c:	b580      	push	{r7, lr}
 8033f7e:	b088      	sub	sp, #32
 8033f80:	af00      	add	r7, sp, #0
 8033f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8033f84:	2300      	movs	r3, #0
 8033f86:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg1 = 0U;
 8033f88:	2300      	movs	r3, #0
 8033f8a:	617b      	str	r3, [r7, #20]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
 8033f8c:	2300      	movs	r3, #0
 8033f8e:	613b      	str	r3, [r7, #16]
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8033f90:	2300      	movs	r3, #0
 8033f92:	61fb      	str	r3, [r7, #28]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8033f94:	687b      	ldr	r3, [r7, #4]
 8033f96:	681b      	ldr	r3, [r3, #0]
 8033f98:	f003 0301 	and.w	r3, r3, #1
 8033f9c:	2b00      	cmp	r3, #0
 8033f9e:	d010      	beq.n	8033fc2 <HAL_RCCEx_PeriphCLKConfig+0x46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8033fa0:	4b7a      	ldr	r3, [pc, #488]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8033fa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8033fa6:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8033faa:	687b      	ldr	r3, [r7, #4]
 8033fac:	69db      	ldr	r3, [r3, #28]
 8033fae:	4977      	ldr	r1, [pc, #476]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8033fb0:	4313      	orrs	r3, r2
 8033fb2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8033fb6:	687b      	ldr	r3, [r7, #4]
 8033fb8:	69db      	ldr	r3, [r3, #28]
 8033fba:	2b00      	cmp	r3, #0
 8033fbc:	d101      	bne.n	8033fc2 <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      plli2sused = 1U;
 8033fbe:	2301      	movs	r3, #1
 8033fc0:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8033fc2:	687b      	ldr	r3, [r7, #4]
 8033fc4:	681b      	ldr	r3, [r3, #0]
 8033fc6:	f003 0302 	and.w	r3, r3, #2
 8033fca:	2b00      	cmp	r3, #0
 8033fcc:	d010      	beq.n	8033ff0 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8033fce:	4b6f      	ldr	r3, [pc, #444]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8033fd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8033fd4:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8033fd8:	687b      	ldr	r3, [r7, #4]
 8033fda:	6a1b      	ldr	r3, [r3, #32]
 8033fdc:	496b      	ldr	r1, [pc, #428]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8033fde:	4313      	orrs	r3, r2
 8033fe0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8033fe4:	687b      	ldr	r3, [r7, #4]
 8033fe6:	6a1b      	ldr	r3, [r3, #32]
 8033fe8:	2b00      	cmp	r3, #0
 8033fea:	d101      	bne.n	8033ff0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      plli2sused = 1U;
 8033fec:	2301      	movs	r3, #1
 8033fee:	61fb      	str	r3, [r7, #28]
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
 8033ff0:	687b      	ldr	r3, [r7, #4]
 8033ff2:	681b      	ldr	r3, [r3, #0]
 8033ff4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8033ff8:	2b00      	cmp	r3, #0
 8033ffa:	d022      	beq.n	8034042 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
 8033ffc:	4b63      	ldr	r3, [pc, #396]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8033ffe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034002:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8034006:	687b      	ldr	r3, [r7, #4]
 8034008:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 803400a:	4960      	ldr	r1, [pc, #384]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803400c:	4313      	orrs	r3, r2
 803400e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
 8034012:	687b      	ldr	r3, [r7, #4]
 8034014:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8034016:	2b00      	cmp	r3, #0
 8034018:	d101      	bne.n	803401e <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      plli2sused = 1U;
 803401a:	2301      	movs	r3, #1
 803401c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
 803401e:	687b      	ldr	r3, [r7, #4]
 8034020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8034022:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8034026:	d10c      	bne.n	8034042 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8034028:	4b58      	ldr	r3, [pc, #352]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803402a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803402e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8034032:	687b      	ldr	r3, [r7, #4]
 8034034:	695b      	ldr	r3, [r3, #20]
 8034036:	3b01      	subs	r3, #1
 8034038:	021b      	lsls	r3, r3, #8
 803403a:	4954      	ldr	r1, [pc, #336]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803403c:	4313      	orrs	r3, r2
 803403e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
 8034042:	687b      	ldr	r3, [r7, #4]
 8034044:	681b      	ldr	r3, [r3, #0]
 8034046:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 803404a:	2b00      	cmp	r3, #0
 803404c:	d022      	beq.n	8034094 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
 803404e:	4b4f      	ldr	r3, [pc, #316]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034050:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034054:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8034058:	687b      	ldr	r3, [r7, #4]
 803405a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 803405c:	494b      	ldr	r1, [pc, #300]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803405e:	4313      	orrs	r3, r2
 8034060:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
 8034064:	687b      	ldr	r3, [r7, #4]
 8034066:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8034068:	2b00      	cmp	r3, #0
 803406a:	d101      	bne.n	8034070 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 803406c:	2301      	movs	r3, #1
 803406e:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
 8034070:	687b      	ldr	r3, [r7, #4]
 8034072:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8034074:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8034078:	d10c      	bne.n	8034094 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 803407a:	4b44      	ldr	r3, [pc, #272]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803407c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034080:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8034084:	687b      	ldr	r3, [r7, #4]
 8034086:	695b      	ldr	r3, [r3, #20]
 8034088:	3b01      	subs	r3, #1
 803408a:	021b      	lsls	r3, r3, #8
 803408c:	493f      	ldr	r1, [pc, #252]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803408e:	4313      	orrs	r3, r2
 8034090:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8034094:	687b      	ldr	r3, [r7, #4]
 8034096:	681b      	ldr	r3, [r3, #0]
 8034098:	f003 0308 	and.w	r3, r3, #8
 803409c:	2b00      	cmp	r3, #0
 803409e:	f000 808a 	beq.w	80341b6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80340a2:	2300      	movs	r3, #0
 80340a4:	60fb      	str	r3, [r7, #12]
 80340a6:	4b39      	ldr	r3, [pc, #228]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80340a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80340aa:	4a38      	ldr	r2, [pc, #224]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80340ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80340b0:	6413      	str	r3, [r2, #64]	; 0x40
 80340b2:	4b36      	ldr	r3, [pc, #216]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80340b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80340b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80340ba:	60fb      	str	r3, [r7, #12]
 80340bc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80340be:	4b34      	ldr	r3, [pc, #208]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80340c0:	681b      	ldr	r3, [r3, #0]
 80340c2:	4a33      	ldr	r2, [pc, #204]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80340c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80340c8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80340ca:	f7f8 f8f5 	bl	802c2b8 <HAL_GetTick>
 80340ce:	61b8      	str	r0, [r7, #24]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80340d0:	e008      	b.n	80340e4 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80340d2:	f7f8 f8f1 	bl	802c2b8 <HAL_GetTick>
 80340d6:	4602      	mov	r2, r0
 80340d8:	69bb      	ldr	r3, [r7, #24]
 80340da:	1ad3      	subs	r3, r2, r3
 80340dc:	2b02      	cmp	r3, #2
 80340de:	d901      	bls.n	80340e4 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        return HAL_TIMEOUT;
 80340e0:	2303      	movs	r3, #3
 80340e2:	e1d1      	b.n	8034488 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80340e4:	4b2a      	ldr	r3, [pc, #168]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80340e6:	681b      	ldr	r3, [r3, #0]
 80340e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80340ec:	2b00      	cmp	r3, #0
 80340ee:	d0f0      	beq.n	80340d2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80340f0:	4b26      	ldr	r3, [pc, #152]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80340f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80340f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80340f8:	617b      	str	r3, [r7, #20]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80340fa:	697b      	ldr	r3, [r7, #20]
 80340fc:	2b00      	cmp	r3, #0
 80340fe:	d02f      	beq.n	8034160 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8034100:	687b      	ldr	r3, [r7, #4]
 8034102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8034104:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8034108:	697a      	ldr	r2, [r7, #20]
 803410a:	429a      	cmp	r2, r3
 803410c:	d028      	beq.n	8034160 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 803410e:	4b1f      	ldr	r3, [pc, #124]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034110:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034112:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8034116:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8034118:	4b1e      	ldr	r3, [pc, #120]	; (8034194 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 803411a:	2201      	movs	r2, #1
 803411c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 803411e:	4b1d      	ldr	r3, [pc, #116]	; (8034194 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8034120:	2200      	movs	r2, #0
 8034122:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8034124:	4a19      	ldr	r2, [pc, #100]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034126:	697b      	ldr	r3, [r7, #20]
 8034128:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 803412a:	4b18      	ldr	r3, [pc, #96]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803412c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 803412e:	f003 0301 	and.w	r3, r3, #1
 8034132:	2b01      	cmp	r3, #1
 8034134:	d114      	bne.n	8034160 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8034136:	f7f8 f8bf 	bl	802c2b8 <HAL_GetTick>
 803413a:	61b8      	str	r0, [r7, #24]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 803413c:	e00a      	b.n	8034154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 803413e:	f7f8 f8bb 	bl	802c2b8 <HAL_GetTick>
 8034142:	4602      	mov	r2, r0
 8034144:	69bb      	ldr	r3, [r7, #24]
 8034146:	1ad3      	subs	r3, r2, r3
 8034148:	f241 3288 	movw	r2, #5000	; 0x1388
 803414c:	4293      	cmp	r3, r2
 803414e:	d901      	bls.n	8034154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8034150:	2303      	movs	r3, #3
 8034152:	e199      	b.n	8034488 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8034154:	4b0d      	ldr	r3, [pc, #52]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034158:	f003 0302 	and.w	r3, r3, #2
 803415c:	2b00      	cmp	r3, #0
 803415e:	d0ee      	beq.n	803413e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8034160:	687b      	ldr	r3, [r7, #4]
 8034162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8034164:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8034168:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 803416c:	d114      	bne.n	8034198 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 803416e:	4b07      	ldr	r3, [pc, #28]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034170:	689b      	ldr	r3, [r3, #8]
 8034172:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8034176:	687b      	ldr	r3, [r7, #4]
 8034178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803417a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 803417e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8034182:	4902      	ldr	r1, [pc, #8]	; (803418c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034184:	4313      	orrs	r3, r2
 8034186:	608b      	str	r3, [r1, #8]
 8034188:	e00c      	b.n	80341a4 <HAL_RCCEx_PeriphCLKConfig+0x228>
 803418a:	bf00      	nop
 803418c:	40023800 	.word	0x40023800
 8034190:	40007000 	.word	0x40007000
 8034194:	42470e40 	.word	0x42470e40
 8034198:	4b89      	ldr	r3, [pc, #548]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803419a:	689b      	ldr	r3, [r3, #8]
 803419c:	4a88      	ldr	r2, [pc, #544]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803419e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80341a2:	6093      	str	r3, [r2, #8]
 80341a4:	4b86      	ldr	r3, [pc, #536]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80341a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80341a8:	687b      	ldr	r3, [r7, #4]
 80341aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80341ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80341b0:	4983      	ldr	r1, [pc, #524]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80341b2:	4313      	orrs	r3, r2
 80341b4:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80341b6:	687b      	ldr	r3, [r7, #4]
 80341b8:	681b      	ldr	r3, [r3, #0]
 80341ba:	f003 0304 	and.w	r3, r3, #4
 80341be:	2b00      	cmp	r3, #0
 80341c0:	d004      	beq.n	80341cc <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80341c2:	687b      	ldr	r3, [r7, #4]
 80341c4:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 80341c8:	4b7e      	ldr	r3, [pc, #504]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 80341ca:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80341cc:	687b      	ldr	r3, [r7, #4]
 80341ce:	681b      	ldr	r3, [r3, #0]
 80341d0:	f003 0310 	and.w	r3, r3, #16
 80341d4:	2b00      	cmp	r3, #0
 80341d6:	d00a      	beq.n	80341ee <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80341d8:	4b79      	ldr	r3, [pc, #484]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80341da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80341de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80341e2:	687b      	ldr	r3, [r7, #4]
 80341e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80341e6:	4976      	ldr	r1, [pc, #472]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80341e8:	4313      	orrs	r3, r2
 80341ea:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80341ee:	687b      	ldr	r3, [r7, #4]
 80341f0:	681b      	ldr	r3, [r3, #0]
 80341f2:	f003 0320 	and.w	r3, r3, #32
 80341f6:	2b00      	cmp	r3, #0
 80341f8:	d011      	beq.n	803421e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80341fa:	4b71      	ldr	r3, [pc, #452]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80341fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8034200:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8034204:	687b      	ldr	r3, [r7, #4]
 8034206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8034208:	496d      	ldr	r1, [pc, #436]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803420a:	4313      	orrs	r3, r2
 803420c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8034210:	687b      	ldr	r3, [r7, #4]
 8034212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8034214:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8034218:	d101      	bne.n	803421e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    {
      plli2sused = 1U;
 803421a:	2301      	movs	r3, #1
 803421c:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 803421e:	687b      	ldr	r3, [r7, #4]
 8034220:	681b      	ldr	r3, [r3, #0]
 8034222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8034226:	2b00      	cmp	r3, #0
 8034228:	d00a      	beq.n	8034240 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 803422a:	4b65      	ldr	r3, [pc, #404]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803422c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8034230:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8034234:	687b      	ldr	r3, [r7, #4]
 8034236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8034238:	4961      	ldr	r1, [pc, #388]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803423a:	4313      	orrs	r3, r2
 803423c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8034240:	69fb      	ldr	r3, [r7, #28]
 8034242:	2b01      	cmp	r3, #1
 8034244:	d004      	beq.n	8034250 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8034246:	687b      	ldr	r3, [r7, #4]
 8034248:	681b      	ldr	r3, [r3, #0]
 803424a:	2b80      	cmp	r3, #128	; 0x80
 803424c:	f040 80c6 	bne.w	80343dc <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8034250:	4b5d      	ldr	r3, [pc, #372]	; (80343c8 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8034252:	2200      	movs	r2, #0
 8034254:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8034256:	f7f8 f82f 	bl	802c2b8 <HAL_GetTick>
 803425a:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 803425c:	e008      	b.n	8034270 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 803425e:	f7f8 f82b 	bl	802c2b8 <HAL_GetTick>
 8034262:	4602      	mov	r2, r0
 8034264:	69bb      	ldr	r3, [r7, #24]
 8034266:	1ad3      	subs	r3, r2, r3
 8034268:	2b02      	cmp	r3, #2
 803426a:	d901      	bls.n	8034270 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 803426c:	2303      	movs	r3, #3
 803426e:	e10b      	b.n	8034488 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8034270:	4b53      	ldr	r3, [pc, #332]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034272:	681b      	ldr	r3, [r3, #0]
 8034274:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8034278:	2b00      	cmp	r3, #0
 803427a:	d1f0      	bne.n	803425e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 803427c:	4a53      	ldr	r2, [pc, #332]	; (80343cc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 803427e:	687b      	ldr	r3, [r7, #4]
 8034280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8034282:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8034284:	687b      	ldr	r3, [r7, #4]
 8034286:	681b      	ldr	r3, [r3, #0]
 8034288:	f003 0301 	and.w	r3, r3, #1
 803428c:	2b00      	cmp	r3, #0
 803428e:	d003      	beq.n	8034298 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8034290:	687b      	ldr	r3, [r7, #4]
 8034292:	69db      	ldr	r3, [r3, #28]
 8034294:	2b00      	cmp	r3, #0
 8034296:	d023      	beq.n	80342e0 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8034298:	687b      	ldr	r3, [r7, #4]
 803429a:	681b      	ldr	r3, [r3, #0]
 803429c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80342a0:	2b00      	cmp	r3, #0
 80342a2:	d003      	beq.n	80342ac <HAL_RCCEx_PeriphCLKConfig+0x330>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 80342a4:	687b      	ldr	r3, [r7, #4]
 80342a6:	6a1b      	ldr	r3, [r3, #32]
 80342a8:	2b00      	cmp	r3, #0
 80342aa:	d019      	beq.n	80342e0 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 80342ac:	687b      	ldr	r3, [r7, #4]
 80342ae:	681b      	ldr	r3, [r3, #0]
 80342b0:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 80342b4:	2b00      	cmp	r3, #0
 80342b6:	d004      	beq.n	80342c2 <HAL_RCCEx_PeriphCLKConfig+0x346>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 80342b8:	687b      	ldr	r3, [r7, #4]
 80342ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80342bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80342c0:	d00e      	beq.n	80342e0 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 80342c2:	687b      	ldr	r3, [r7, #4]
 80342c4:	681b      	ldr	r3, [r3, #0]
 80342c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 80342ca:	2b00      	cmp	r3, #0
 80342cc:	d019      	beq.n	8034302 <HAL_RCCEx_PeriphCLKConfig+0x386>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 80342ce:	687b      	ldr	r3, [r7, #4]
 80342d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80342d2:	2b00      	cmp	r3, #0
 80342d4:	d115      	bne.n	8034302 <HAL_RCCEx_PeriphCLKConfig+0x386>
 80342d6:	687b      	ldr	r3, [r7, #4]
 80342d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80342da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80342de:	d110      	bne.n	8034302 <HAL_RCCEx_PeriphCLKConfig+0x386>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80342e0:	687b      	ldr	r3, [r7, #4]
 80342e2:	685a      	ldr	r2, [r3, #4]
 80342e4:	687b      	ldr	r3, [r7, #4]
 80342e6:	689b      	ldr	r3, [r3, #8]
 80342e8:	019b      	lsls	r3, r3, #6
 80342ea:	431a      	orrs	r2, r3
 80342ec:	687b      	ldr	r3, [r7, #4]
 80342ee:	68db      	ldr	r3, [r3, #12]
 80342f0:	061b      	lsls	r3, r3, #24
 80342f2:	431a      	orrs	r2, r3
 80342f4:	687b      	ldr	r3, [r7, #4]
 80342f6:	691b      	ldr	r3, [r3, #16]
 80342f8:	071b      	lsls	r3, r3, #28
 80342fa:	4931      	ldr	r1, [pc, #196]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80342fc:	4313      	orrs	r3, r2
 80342fe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8034302:	687b      	ldr	r3, [r7, #4]
 8034304:	681b      	ldr	r3, [r3, #0]
 8034306:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 803430a:	2b00      	cmp	r3, #0
 803430c:	d003      	beq.n	8034316 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 803430e:	687b      	ldr	r3, [r7, #4]
 8034310:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8034312:	2b00      	cmp	r3, #0
 8034314:	d009      	beq.n	803432a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8034316:	687b      	ldr	r3, [r7, #4]
 8034318:	681b      	ldr	r3, [r3, #0]
 803431a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 803431e:	2b00      	cmp	r3, #0
 8034320:	d026      	beq.n	8034370 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8034322:	687b      	ldr	r3, [r7, #4]
 8034324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8034326:	2b00      	cmp	r3, #0
 8034328:	d122      	bne.n	8034370 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 803432a:	4b25      	ldr	r3, [pc, #148]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803432c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034330:	0e1b      	lsrs	r3, r3, #24
 8034332:	f003 030f 	and.w	r3, r3, #15
 8034336:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8034338:	687b      	ldr	r3, [r7, #4]
 803433a:	685a      	ldr	r2, [r3, #4]
 803433c:	687b      	ldr	r3, [r7, #4]
 803433e:	689b      	ldr	r3, [r3, #8]
 8034340:	019b      	lsls	r3, r3, #6
 8034342:	431a      	orrs	r2, r3
 8034344:	693b      	ldr	r3, [r7, #16]
 8034346:	061b      	lsls	r3, r3, #24
 8034348:	431a      	orrs	r2, r3
 803434a:	687b      	ldr	r3, [r7, #4]
 803434c:	691b      	ldr	r3, [r3, #16]
 803434e:	071b      	lsls	r3, r3, #28
 8034350:	491b      	ldr	r1, [pc, #108]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034352:	4313      	orrs	r3, r2
 8034354:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
 8034358:	4b19      	ldr	r3, [pc, #100]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803435a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803435e:	f023 021f 	bic.w	r2, r3, #31
 8034362:	687b      	ldr	r3, [r7, #4]
 8034364:	699b      	ldr	r3, [r3, #24]
 8034366:	3b01      	subs	r3, #1
 8034368:	4915      	ldr	r1, [pc, #84]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803436a:	4313      	orrs	r3, r2
 803436c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8034370:	687b      	ldr	r3, [r7, #4]
 8034372:	681b      	ldr	r3, [r3, #0]
 8034374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8034378:	2b00      	cmp	r3, #0
 803437a:	d010      	beq.n	803439e <HAL_RCCEx_PeriphCLKConfig+0x422>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 803437c:	687b      	ldr	r3, [r7, #4]
 803437e:	685a      	ldr	r2, [r3, #4]
 8034380:	687b      	ldr	r3, [r7, #4]
 8034382:	689b      	ldr	r3, [r3, #8]
 8034384:	019b      	lsls	r3, r3, #6
 8034386:	431a      	orrs	r2, r3
 8034388:	687b      	ldr	r3, [r7, #4]
 803438a:	68db      	ldr	r3, [r3, #12]
 803438c:	061b      	lsls	r3, r3, #24
 803438e:	431a      	orrs	r2, r3
 8034390:	687b      	ldr	r3, [r7, #4]
 8034392:	691b      	ldr	r3, [r3, #16]
 8034394:	071b      	lsls	r3, r3, #28
 8034396:	490a      	ldr	r1, [pc, #40]	; (80343c0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034398:	4313      	orrs	r3, r2
 803439a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 803439e:	4b0a      	ldr	r3, [pc, #40]	; (80343c8 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 80343a0:	2201      	movs	r2, #1
 80343a2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80343a4:	f7f7 ff88 	bl	802c2b8 <HAL_GetTick>
 80343a8:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80343aa:	e011      	b.n	80343d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80343ac:	f7f7 ff84 	bl	802c2b8 <HAL_GetTick>
 80343b0:	4602      	mov	r2, r0
 80343b2:	69bb      	ldr	r3, [r7, #24]
 80343b4:	1ad3      	subs	r3, r2, r3
 80343b6:	2b02      	cmp	r3, #2
 80343b8:	d90a      	bls.n	80343d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80343ba:	2303      	movs	r3, #3
 80343bc:	e064      	b.n	8034488 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80343be:	bf00      	nop
 80343c0:	40023800 	.word	0x40023800
 80343c4:	424711e0 	.word	0x424711e0
 80343c8:	42470068 	.word	0x42470068
 80343cc:	424710d8 	.word	0x424710d8
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80343d0:	4b2f      	ldr	r3, [pc, #188]	; (8034490 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80343d2:	681b      	ldr	r3, [r3, #0]
 80343d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80343d8:	2b00      	cmp	r3, #0
 80343da:	d0e7      	beq.n	80343ac <HAL_RCCEx_PeriphCLKConfig+0x430>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80343dc:	687b      	ldr	r3, [r7, #4]
 80343de:	681b      	ldr	r3, [r3, #0]
 80343e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80343e4:	2b00      	cmp	r3, #0
 80343e6:	d00a      	beq.n	80343fe <HAL_RCCEx_PeriphCLKConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80343e8:	4b29      	ldr	r3, [pc, #164]	; (8034490 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80343ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80343ee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80343f2:	687b      	ldr	r3, [r7, #4]
 80343f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80343f6:	4926      	ldr	r1, [pc, #152]	; (8034490 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80343f8:	4313      	orrs	r3, r2
 80343fa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80343fe:	687b      	ldr	r3, [r7, #4]
 8034400:	681b      	ldr	r3, [r3, #0]
 8034402:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8034406:	2b00      	cmp	r3, #0
 8034408:	d00a      	beq.n	8034420 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 803440a:	4b21      	ldr	r3, [pc, #132]	; (8034490 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 803440c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034410:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8034414:	687b      	ldr	r3, [r7, #4]
 8034416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8034418:	491d      	ldr	r1, [pc, #116]	; (8034490 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 803441a:	4313      	orrs	r3, r2
 803441c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8034420:	687b      	ldr	r3, [r7, #4]
 8034422:	681b      	ldr	r3, [r3, #0]
 8034424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8034428:	2b00      	cmp	r3, #0
 803442a:	d00a      	beq.n	8034442 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 803442c:	4b18      	ldr	r3, [pc, #96]	; (8034490 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 803442e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034432:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8034436:	687b      	ldr	r3, [r7, #4]
 8034438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803443a:	4915      	ldr	r1, [pc, #84]	; (8034490 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 803443c:	4313      	orrs	r3, r2
 803443e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
 8034442:	687b      	ldr	r3, [r7, #4]
 8034444:	681b      	ldr	r3, [r3, #0]
 8034446:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 803444a:	2b00      	cmp	r3, #0
 803444c:	d00a      	beq.n	8034464 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
 803444e:	4b10      	ldr	r3, [pc, #64]	; (8034490 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8034450:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034454:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8034458:	687b      	ldr	r3, [r7, #4]
 803445a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803445c:	490c      	ldr	r1, [pc, #48]	; (8034490 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 803445e:	4313      	orrs	r3, r2
 8034460:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8034464:	687b      	ldr	r3, [r7, #4]
 8034466:	681b      	ldr	r3, [r3, #0]
 8034468:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 803446c:	2b00      	cmp	r3, #0
 803446e:	d00a      	beq.n	8034486 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8034470:	4b07      	ldr	r3, [pc, #28]	; (8034490 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8034472:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8034476:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 803447a:	687b      	ldr	r3, [r7, #4]
 803447c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 803447e:	4904      	ldr	r1, [pc, #16]	; (8034490 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8034480:	4313      	orrs	r3, r2
 8034482:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8034486:	2300      	movs	r3, #0
}
 8034488:	4618      	mov	r0, r3
 803448a:	3720      	adds	r7, #32
 803448c:	46bd      	mov	sp, r7
 803448e:	bd80      	pop	{r7, pc}
 8034490:	40023800 	.word	0x40023800

08034494 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8034494:	b480      	push	{r7}
 8034496:	b085      	sub	sp, #20
 8034498:	af00      	add	r7, sp, #0
 803449a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
#if defined(STM32F413xx) || defined(STM32F423xx)
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1     | RCC_PERIPHCLK_I2S_APB2 |\
 803449c:	687b      	ldr	r3, [r7, #4]
 803449e:	f647 727f 	movw	r2, #32639	; 0x7f7f
 80344a2:	601a      	str	r2, [r3, #0]
#endif /* STM32F413xx || STM32F423xx */



  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM) >> RCC_PLLI2SCFGR_PLLI2SM_Pos);
 80344a4:	4b52      	ldr	r3, [pc, #328]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80344a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80344aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80344ae:	687b      	ldr	r3, [r7, #4]
 80344b0:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 80344b2:	4b4f      	ldr	r3, [pc, #316]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80344b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80344b8:	099b      	lsrs	r3, r3, #6
 80344ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80344be:	687b      	ldr	r3, [r7, #4]
 80344c0:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80344c2:	4b4b      	ldr	r3, [pc, #300]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80344c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80344c8:	0e1b      	lsrs	r3, r3, #24
 80344ca:	f003 020f 	and.w	r2, r3, #15
 80344ce:	687b      	ldr	r3, [r7, #4]
 80344d0:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80344d2:	4b47      	ldr	r3, [pc, #284]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80344d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80344d8:	0f1b      	lsrs	r3, r3, #28
 80344da:	f003 0207 	and.w	r2, r3, #7
 80344de:	687b      	ldr	r3, [r7, #4]
 80344e0:	611a      	str	r2, [r3, #16]
#if defined(STM32F413xx) || defined(STM32F423xx)
  /* Get the PLL/PLLI2S division factors -------------------------------------*/
  PeriphClkInit->PLLI2SDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVR) >> RCC_DCKCFGR_PLLI2SDIVR_Pos);
 80344e2:	4b43      	ldr	r3, [pc, #268]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80344e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80344e8:	f003 021f 	and.w	r2, r3, #31
 80344ec:	687b      	ldr	r3, [r7, #4]
 80344ee:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLDIVR) >> RCC_DCKCFGR_PLLDIVR_Pos);
 80344f0:	4b3f      	ldr	r3, [pc, #252]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80344f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80344f6:	0a1b      	lsrs	r3, r3, #8
 80344f8:	f003 021f 	and.w	r2, r3, #31
 80344fc:	687b      	ldr	r3, [r7, #4]
 80344fe:	615a      	str	r2, [r3, #20]
#endif /* STM32F413xx || STM32F423xx */

  /* Get the I2S APB1 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb1ClockSelection = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8034500:	4b3b      	ldr	r3, [pc, #236]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034502:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034506:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 803450a:	687b      	ldr	r3, [r7, #4]
 803450c:	61da      	str	r2, [r3, #28]

  /* Get the I2S APB2 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb2ClockSelection = __HAL_RCC_GET_I2S_APB2_SOURCE();
 803450e:	4b38      	ldr	r3, [pc, #224]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034510:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034514:	f003 52c0 	and.w	r2, r3, #402653184	; 0x18000000
 8034518:	687b      	ldr	r3, [r7, #4]
 803451a:	621a      	str	r2, [r3, #32]

  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 803451c:	4b34      	ldr	r3, [pc, #208]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 803451e:	689b      	ldr	r3, [r3, #8]
 8034520:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8034524:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8034526:	4b32      	ldr	r3, [pc, #200]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 803452a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 803452e:	68fb      	ldr	r3, [r7, #12]
 8034530:	431a      	orrs	r2, r3
 8034532:	687b      	ldr	r3, [r7, #4]
 8034534:	625a      	str	r2, [r3, #36]	; 0x24

  /* Get the FMPI2C1 clock configuration -------------------------------------*/
  PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();
 8034536:	4b2e      	ldr	r3, [pc, #184]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034538:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 803453c:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8034540:	687b      	ldr	r3, [r7, #4]
 8034542:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Get the CLK48 clock configuration ---------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 8034544:	4b2a      	ldr	r3, [pc, #168]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034546:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 803454a:	f003 6200 	and.w	r2, r3, #134217728	; 0x8000000
 803454e:	687b      	ldr	r3, [r7, #4]
 8034550:	631a      	str	r2, [r3, #48]	; 0x30

  /* Get the SDIO clock configuration ----------------------------------------*/
  PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();
 8034552:	4b27      	ldr	r3, [pc, #156]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034554:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8034558:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 803455c:	687b      	ldr	r3, [r7, #4]
 803455e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Get the DFSDM1 clock configuration --------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection = __HAL_RCC_GET_DFSDM1_SOURCE();
 8034560:	4b23      	ldr	r3, [pc, #140]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034562:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034566:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 803456a:	687b      	ldr	r3, [r7, #4]
 803456c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Get the DFSDM1 Audio clock configuration --------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 803456e:	4b20      	ldr	r3, [pc, #128]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034570:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034574:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8034578:	687b      	ldr	r3, [r7, #4]
 803457a:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(STM32F413xx) || defined(STM32F423xx)
  /* Get the DFSDM2 clock configuration --------------------------------------*/
  PeriphClkInit->Dfsdm2ClockSelection = __HAL_RCC_GET_DFSDM2_SOURCE();
 803457c:	4b1c      	ldr	r3, [pc, #112]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 803457e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034582:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8034586:	687b      	ldr	r3, [r7, #4]
 8034588:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Get the DFSDM2 Audio clock configuration --------------------------------*/
  PeriphClkInit->Dfsdm2AudioClockSelection = __HAL_RCC_GET_DFSDM2AUDIO_SOURCE();
 803458a:	4b19      	ldr	r3, [pc, #100]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 803458c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034590:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8034594:	687b      	ldr	r3, [r7, #4]
 8034596:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get the LPTIM1 clock configuration --------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 8034598:	4b15      	ldr	r3, [pc, #84]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 803459a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 803459e:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
 80345a2:	687b      	ldr	r3, [r7, #4]
 80345a4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get the SAI1 Block Aclock configuration ---------------------------------*/
  PeriphClkInit->SaiAClockSelection = __HAL_RCC_GET_SAI_BLOCKA_SOURCE();
 80345a6:	4b12      	ldr	r3, [pc, #72]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80345ac:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 80345b0:	687b      	ldr	r3, [r7, #4]
 80345b2:	649a      	str	r2, [r3, #72]	; 0x48

  /* Get the SAI1 Block B clock configuration --------------------------------*/
  PeriphClkInit->SaiBClockSelection = __HAL_RCC_GET_SAI_BLOCKB_SOURCE();
 80345b4:	4b0e      	ldr	r3, [pc, #56]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80345ba:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80345be:	687b      	ldr	r3, [r7, #4]
 80345c0:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* STM32F413xx || STM32F423xx */

  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 80345c2:	4b0b      	ldr	r3, [pc, #44]	; (80345f0 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80345c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80345cc:	2b00      	cmp	r3, #0
 80345ce:	d104      	bne.n	80345da <HAL_RCCEx_GetPeriphCLKConfig+0x146>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 80345d0:	687b      	ldr	r3, [r7, #4]
 80345d2:	2200      	movs	r2, #0
 80345d4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 80345d8:	e003      	b.n	80345e2 <HAL_RCCEx_GetPeriphCLKConfig+0x14e>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80345da:	687b      	ldr	r3, [r7, #4]
 80345dc:	2201      	movs	r2, #1
 80345de:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
}
 80345e2:	bf00      	nop
 80345e4:	3714      	adds	r7, #20
 80345e6:	46bd      	mov	sp, r7
 80345e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80345ec:	4770      	bx	lr
 80345ee:	bf00      	nop
 80345f0:	40023800 	.word	0x40023800

080345f4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80345f4:	b480      	push	{r7}
 80345f6:	b087      	sub	sp, #28
 80345f8:	af00      	add	r7, sp, #0
 80345fa:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80345fc:	2300      	movs	r3, #0
 80345fe:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8034600:	2300      	movs	r3, #0
 8034602:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8034604:	2300      	movs	r3, #0
 8034606:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8034608:	2300      	movs	r3, #0
 803460a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 803460c:	687b      	ldr	r3, [r7, #4]
 803460e:	2b01      	cmp	r3, #1
 8034610:	d003      	beq.n	803461a <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 8034612:	2b02      	cmp	r3, #2
 8034614:	f000 8098 	beq.w	8034748 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8034618:	e12d      	b.n	8034876 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
  {
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 803461a:	4b9a      	ldr	r3, [pc, #616]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803461c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034620:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8034624:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8034626:	68fb      	ldr	r3, [r7, #12]
 8034628:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 803462c:	d00c      	beq.n	8034648 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 803462e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8034632:	d802      	bhi.n	803463a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8034634:	2b00      	cmp	r3, #0
 8034636:	d00a      	beq.n	803464e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
 8034638:	e082      	b.n	8034740 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 803463a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 803463e:	d047      	beq.n	80346d0 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8034640:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8034644:	d06f      	beq.n	8034726 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
 8034646:	e07b      	b.n	8034740 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8034648:	4b8f      	ldr	r3, [pc, #572]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 803464a:	617b      	str	r3, [r7, #20]
          break;
 803464c:	e07b      	b.n	8034746 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 803464e:	4b8d      	ldr	r3, [pc, #564]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034650:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034654:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8034658:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 803465c:	d109      	bne.n	8034672 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 803465e:	4b89      	ldr	r3, [pc, #548]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034660:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034664:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8034668:	4a87      	ldr	r2, [pc, #540]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 803466a:	fbb2 f3f3 	udiv	r3, r2, r3
 803466e:	613b      	str	r3, [r7, #16]
 8034670:	e019      	b.n	80346a6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8034672:	4b84      	ldr	r3, [pc, #528]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034674:	685b      	ldr	r3, [r3, #4]
 8034676:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 803467a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 803467e:	d109      	bne.n	8034694 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8034680:	4b80      	ldr	r3, [pc, #512]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034682:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034686:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 803468a:	4a80      	ldr	r2, [pc, #512]	; (803488c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 803468c:	fbb2 f3f3 	udiv	r3, r2, r3
 8034690:	613b      	str	r3, [r7, #16]
 8034692:	e008      	b.n	80346a6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8034694:	4b7b      	ldr	r3, [pc, #492]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034696:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 803469a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 803469e:	4a7c      	ldr	r2, [pc, #496]	; (8034890 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80346a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80346a4:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80346a6:	4b77      	ldr	r3, [pc, #476]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80346a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80346ac:	099b      	lsrs	r3, r3, #6
 80346ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80346b2:	693b      	ldr	r3, [r7, #16]
 80346b4:	fb02 f303 	mul.w	r3, r2, r3
 80346b8:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80346ba:	4b72      	ldr	r3, [pc, #456]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80346bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80346c0:	0f1b      	lsrs	r3, r3, #28
 80346c2:	f003 0307 	and.w	r3, r3, #7
 80346c6:	68ba      	ldr	r2, [r7, #8]
 80346c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80346cc:	617b      	str	r3, [r7, #20]
          break;
 80346ce:	e03a      	b.n	8034746 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80346d0:	4b6c      	ldr	r3, [pc, #432]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80346d2:	685b      	ldr	r3, [r3, #4]
 80346d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80346d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80346dc:	d108      	bne.n	80346f0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80346de:	4b69      	ldr	r3, [pc, #420]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80346e0:	685b      	ldr	r3, [r3, #4]
 80346e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80346e6:	4a69      	ldr	r2, [pc, #420]	; (803488c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80346e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80346ec:	613b      	str	r3, [r7, #16]
 80346ee:	e007      	b.n	8034700 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80346f0:	4b64      	ldr	r3, [pc, #400]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80346f2:	685b      	ldr	r3, [r3, #4]
 80346f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80346f8:	4a65      	ldr	r2, [pc, #404]	; (8034890 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80346fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80346fe:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8034700:	4b60      	ldr	r3, [pc, #384]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034702:	685b      	ldr	r3, [r3, #4]
 8034704:	099b      	lsrs	r3, r3, #6
 8034706:	f3c3 0208 	ubfx	r2, r3, #0, #9
 803470a:	693b      	ldr	r3, [r7, #16]
 803470c:	fb02 f303 	mul.w	r3, r2, r3
 8034710:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8034712:	4b5c      	ldr	r3, [pc, #368]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034714:	685b      	ldr	r3, [r3, #4]
 8034716:	0f1b      	lsrs	r3, r3, #28
 8034718:	f003 0307 	and.w	r3, r3, #7
 803471c:	68ba      	ldr	r2, [r7, #8]
 803471e:	fbb2 f3f3 	udiv	r3, r2, r3
 8034722:	617b      	str	r3, [r7, #20]
          break;
 8034724:	e00f      	b.n	8034746 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8034726:	4b57      	ldr	r3, [pc, #348]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034728:	685b      	ldr	r3, [r3, #4]
 803472a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 803472e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8034732:	d102      	bne.n	803473a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
          {
            frequency = HSE_VALUE;
 8034734:	4b55      	ldr	r3, [pc, #340]	; (803488c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8034736:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8034738:	e005      	b.n	8034746 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
            frequency = HSI_VALUE;
 803473a:	4b55      	ldr	r3, [pc, #340]	; (8034890 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 803473c:	617b      	str	r3, [r7, #20]
          break;
 803473e:	e002      	b.n	8034746 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8034740:	2300      	movs	r3, #0
 8034742:	617b      	str	r3, [r7, #20]
          break;
 8034744:	bf00      	nop
        }
      }
      break;
 8034746:	e096      	b.n	8034876 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8034748:	4b4e      	ldr	r3, [pc, #312]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803474a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803474e:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 8034752:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8034754:	68fb      	ldr	r3, [r7, #12]
 8034756:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 803475a:	d00c      	beq.n	8034776 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 803475c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8034760:	d802      	bhi.n	8034768 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8034762:	2b00      	cmp	r3, #0
 8034764:	d00a      	beq.n	803477c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8034766:	e082      	b.n	803486e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8034768:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 803476c:	d047      	beq.n	80347fe <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 803476e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8034772:	d06f      	beq.n	8034854 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8034774:	e07b      	b.n	803486e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8034776:	4b44      	ldr	r3, [pc, #272]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8034778:	617b      	str	r3, [r7, #20]
          break;
 803477a:	e07b      	b.n	8034874 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 803477c:	4b41      	ldr	r3, [pc, #260]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803477e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034782:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8034786:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 803478a:	d109      	bne.n	80347a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 803478c:	4b3d      	ldr	r3, [pc, #244]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803478e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034792:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8034796:	4a3c      	ldr	r2, [pc, #240]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8034798:	fbb2 f3f3 	udiv	r3, r2, r3
 803479c:	613b      	str	r3, [r7, #16]
 803479e:	e019      	b.n	80347d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80347a0:	4b38      	ldr	r3, [pc, #224]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347a2:	685b      	ldr	r3, [r3, #4]
 80347a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80347a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80347ac:	d109      	bne.n	80347c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80347ae:	4b35      	ldr	r3, [pc, #212]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80347b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80347b8:	4a34      	ldr	r2, [pc, #208]	; (803488c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80347ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80347be:	613b      	str	r3, [r7, #16]
 80347c0:	e008      	b.n	80347d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80347c2:	4b30      	ldr	r3, [pc, #192]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80347c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80347cc:	4a30      	ldr	r2, [pc, #192]	; (8034890 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80347ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80347d2:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80347d4:	4b2b      	ldr	r3, [pc, #172]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80347da:	099b      	lsrs	r3, r3, #6
 80347dc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80347e0:	693b      	ldr	r3, [r7, #16]
 80347e2:	fb02 f303 	mul.w	r3, r2, r3
 80347e6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80347e8:	4b26      	ldr	r3, [pc, #152]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80347ee:	0f1b      	lsrs	r3, r3, #28
 80347f0:	f003 0307 	and.w	r3, r3, #7
 80347f4:	68ba      	ldr	r2, [r7, #8]
 80347f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80347fa:	617b      	str	r3, [r7, #20]
          break;
 80347fc:	e03a      	b.n	8034874 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80347fe:	4b21      	ldr	r3, [pc, #132]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034800:	685b      	ldr	r3, [r3, #4]
 8034802:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8034806:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 803480a:	d108      	bne.n	803481e <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 803480c:	4b1d      	ldr	r3, [pc, #116]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803480e:	685b      	ldr	r3, [r3, #4]
 8034810:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8034814:	4a1d      	ldr	r2, [pc, #116]	; (803488c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8034816:	fbb2 f3f3 	udiv	r3, r2, r3
 803481a:	613b      	str	r3, [r7, #16]
 803481c:	e007      	b.n	803482e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 803481e:	4b19      	ldr	r3, [pc, #100]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034820:	685b      	ldr	r3, [r3, #4]
 8034822:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8034826:	4a1a      	ldr	r2, [pc, #104]	; (8034890 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8034828:	fbb2 f3f3 	udiv	r3, r2, r3
 803482c:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 803482e:	4b15      	ldr	r3, [pc, #84]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034830:	685b      	ldr	r3, [r3, #4]
 8034832:	099b      	lsrs	r3, r3, #6
 8034834:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8034838:	693b      	ldr	r3, [r7, #16]
 803483a:	fb02 f303 	mul.w	r3, r2, r3
 803483e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8034840:	4b10      	ldr	r3, [pc, #64]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034842:	685b      	ldr	r3, [r3, #4]
 8034844:	0f1b      	lsrs	r3, r3, #28
 8034846:	f003 0307 	and.w	r3, r3, #7
 803484a:	68ba      	ldr	r2, [r7, #8]
 803484c:	fbb2 f3f3 	udiv	r3, r2, r3
 8034850:	617b      	str	r3, [r7, #20]
          break;
 8034852:	e00f      	b.n	8034874 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8034854:	4b0b      	ldr	r3, [pc, #44]	; (8034884 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034856:	685b      	ldr	r3, [r3, #4]
 8034858:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 803485c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8034860:	d102      	bne.n	8034868 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
          {
            frequency = HSE_VALUE;
 8034862:	4b0a      	ldr	r3, [pc, #40]	; (803488c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8034864:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8034866:	e005      	b.n	8034874 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
            frequency = HSI_VALUE;
 8034868:	4b09      	ldr	r3, [pc, #36]	; (8034890 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 803486a:	617b      	str	r3, [r7, #20]
          break;
 803486c:	e002      	b.n	8034874 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
      /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 803486e:	2300      	movs	r3, #0
 8034870:	617b      	str	r3, [r7, #20]
          break;
 8034872:	bf00      	nop
        }
      }
      break;
 8034874:	bf00      	nop
    }
  }
  return frequency;
 8034876:	697b      	ldr	r3, [r7, #20]
}
 8034878:	4618      	mov	r0, r3
 803487a:	371c      	adds	r7, #28
 803487c:	46bd      	mov	sp, r7
 803487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8034882:	4770      	bx	lr
 8034884:	40023800 	.word	0x40023800
 8034888:	00bb8000 	.word	0x00bb8000
 803488c:	007a1200 	.word	0x007a1200
 8034890:	00f42400 	.word	0x00f42400

08034894 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8034894:	b580      	push	{r7, lr}
 8034896:	b086      	sub	sp, #24
 8034898:	af00      	add	r7, sp, #0
 803489a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 803489c:	2300      	movs	r3, #0
 803489e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80348a0:	687b      	ldr	r3, [r7, #4]
 80348a2:	681b      	ldr	r3, [r3, #0]
 80348a4:	f003 0301 	and.w	r3, r3, #1
 80348a8:	2b00      	cmp	r3, #0
 80348aa:	d075      	beq.n	8034998 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80348ac:	4ba2      	ldr	r3, [pc, #648]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 80348ae:	689b      	ldr	r3, [r3, #8]
 80348b0:	f003 030c 	and.w	r3, r3, #12
 80348b4:	2b04      	cmp	r3, #4
 80348b6:	d00c      	beq.n	80348d2 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80348b8:	4b9f      	ldr	r3, [pc, #636]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 80348ba:	689b      	ldr	r3, [r3, #8]
 80348bc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80348c0:	2b08      	cmp	r3, #8
 80348c2:	d112      	bne.n	80348ea <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80348c4:	4b9c      	ldr	r3, [pc, #624]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 80348c6:	685b      	ldr	r3, [r3, #4]
 80348c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80348cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80348d0:	d10b      	bne.n	80348ea <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80348d2:	4b99      	ldr	r3, [pc, #612]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 80348d4:	681b      	ldr	r3, [r3, #0]
 80348d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80348da:	2b00      	cmp	r3, #0
 80348dc:	d05b      	beq.n	8034996 <HAL_RCC_OscConfig+0x102>
 80348de:	687b      	ldr	r3, [r7, #4]
 80348e0:	685b      	ldr	r3, [r3, #4]
 80348e2:	2b00      	cmp	r3, #0
 80348e4:	d157      	bne.n	8034996 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80348e6:	2301      	movs	r3, #1
 80348e8:	e20b      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80348ea:	687b      	ldr	r3, [r7, #4]
 80348ec:	685b      	ldr	r3, [r3, #4]
 80348ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80348f2:	d106      	bne.n	8034902 <HAL_RCC_OscConfig+0x6e>
 80348f4:	4b90      	ldr	r3, [pc, #576]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 80348f6:	681b      	ldr	r3, [r3, #0]
 80348f8:	4a8f      	ldr	r2, [pc, #572]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 80348fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80348fe:	6013      	str	r3, [r2, #0]
 8034900:	e01d      	b.n	803493e <HAL_RCC_OscConfig+0xaa>
 8034902:	687b      	ldr	r3, [r7, #4]
 8034904:	685b      	ldr	r3, [r3, #4]
 8034906:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 803490a:	d10c      	bne.n	8034926 <HAL_RCC_OscConfig+0x92>
 803490c:	4b8a      	ldr	r3, [pc, #552]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 803490e:	681b      	ldr	r3, [r3, #0]
 8034910:	4a89      	ldr	r2, [pc, #548]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034912:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8034916:	6013      	str	r3, [r2, #0]
 8034918:	4b87      	ldr	r3, [pc, #540]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 803491a:	681b      	ldr	r3, [r3, #0]
 803491c:	4a86      	ldr	r2, [pc, #536]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 803491e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8034922:	6013      	str	r3, [r2, #0]
 8034924:	e00b      	b.n	803493e <HAL_RCC_OscConfig+0xaa>
 8034926:	4b84      	ldr	r3, [pc, #528]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034928:	681b      	ldr	r3, [r3, #0]
 803492a:	4a83      	ldr	r2, [pc, #524]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 803492c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8034930:	6013      	str	r3, [r2, #0]
 8034932:	4b81      	ldr	r3, [pc, #516]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034934:	681b      	ldr	r3, [r3, #0]
 8034936:	4a80      	ldr	r2, [pc, #512]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034938:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 803493c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 803493e:	687b      	ldr	r3, [r7, #4]
 8034940:	685b      	ldr	r3, [r3, #4]
 8034942:	2b00      	cmp	r3, #0
 8034944:	d013      	beq.n	803496e <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034946:	f7f7 fcb7 	bl	802c2b8 <HAL_GetTick>
 803494a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 803494c:	e008      	b.n	8034960 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 803494e:	f7f7 fcb3 	bl	802c2b8 <HAL_GetTick>
 8034952:	4602      	mov	r2, r0
 8034954:	693b      	ldr	r3, [r7, #16]
 8034956:	1ad3      	subs	r3, r2, r3
 8034958:	2b64      	cmp	r3, #100	; 0x64
 803495a:	d901      	bls.n	8034960 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 803495c:	2303      	movs	r3, #3
 803495e:	e1d0      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8034960:	4b75      	ldr	r3, [pc, #468]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034962:	681b      	ldr	r3, [r3, #0]
 8034964:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8034968:	2b00      	cmp	r3, #0
 803496a:	d0f0      	beq.n	803494e <HAL_RCC_OscConfig+0xba>
 803496c:	e014      	b.n	8034998 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 803496e:	f7f7 fca3 	bl	802c2b8 <HAL_GetTick>
 8034972:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8034974:	e008      	b.n	8034988 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8034976:	f7f7 fc9f 	bl	802c2b8 <HAL_GetTick>
 803497a:	4602      	mov	r2, r0
 803497c:	693b      	ldr	r3, [r7, #16]
 803497e:	1ad3      	subs	r3, r2, r3
 8034980:	2b64      	cmp	r3, #100	; 0x64
 8034982:	d901      	bls.n	8034988 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8034984:	2303      	movs	r3, #3
 8034986:	e1bc      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8034988:	4b6b      	ldr	r3, [pc, #428]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 803498a:	681b      	ldr	r3, [r3, #0]
 803498c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8034990:	2b00      	cmp	r3, #0
 8034992:	d1f0      	bne.n	8034976 <HAL_RCC_OscConfig+0xe2>
 8034994:	e000      	b.n	8034998 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8034996:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8034998:	687b      	ldr	r3, [r7, #4]
 803499a:	681b      	ldr	r3, [r3, #0]
 803499c:	f003 0302 	and.w	r3, r3, #2
 80349a0:	2b00      	cmp	r3, #0
 80349a2:	d063      	beq.n	8034a6c <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80349a4:	4b64      	ldr	r3, [pc, #400]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 80349a6:	689b      	ldr	r3, [r3, #8]
 80349a8:	f003 030c 	and.w	r3, r3, #12
 80349ac:	2b00      	cmp	r3, #0
 80349ae:	d00b      	beq.n	80349c8 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80349b0:	4b61      	ldr	r3, [pc, #388]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 80349b2:	689b      	ldr	r3, [r3, #8]
 80349b4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80349b8:	2b08      	cmp	r3, #8
 80349ba:	d11c      	bne.n	80349f6 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80349bc:	4b5e      	ldr	r3, [pc, #376]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 80349be:	685b      	ldr	r3, [r3, #4]
 80349c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80349c4:	2b00      	cmp	r3, #0
 80349c6:	d116      	bne.n	80349f6 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80349c8:	4b5b      	ldr	r3, [pc, #364]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 80349ca:	681b      	ldr	r3, [r3, #0]
 80349cc:	f003 0302 	and.w	r3, r3, #2
 80349d0:	2b00      	cmp	r3, #0
 80349d2:	d005      	beq.n	80349e0 <HAL_RCC_OscConfig+0x14c>
 80349d4:	687b      	ldr	r3, [r7, #4]
 80349d6:	68db      	ldr	r3, [r3, #12]
 80349d8:	2b01      	cmp	r3, #1
 80349da:	d001      	beq.n	80349e0 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 80349dc:	2301      	movs	r3, #1
 80349de:	e190      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80349e0:	4b55      	ldr	r3, [pc, #340]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 80349e2:	681b      	ldr	r3, [r3, #0]
 80349e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80349e8:	687b      	ldr	r3, [r7, #4]
 80349ea:	691b      	ldr	r3, [r3, #16]
 80349ec:	00db      	lsls	r3, r3, #3
 80349ee:	4952      	ldr	r1, [pc, #328]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 80349f0:	4313      	orrs	r3, r2
 80349f2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80349f4:	e03a      	b.n	8034a6c <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80349f6:	687b      	ldr	r3, [r7, #4]
 80349f8:	68db      	ldr	r3, [r3, #12]
 80349fa:	2b00      	cmp	r3, #0
 80349fc:	d020      	beq.n	8034a40 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80349fe:	4b4f      	ldr	r3, [pc, #316]	; (8034b3c <HAL_RCC_OscConfig+0x2a8>)
 8034a00:	2201      	movs	r2, #1
 8034a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034a04:	f7f7 fc58 	bl	802c2b8 <HAL_GetTick>
 8034a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8034a0a:	e008      	b.n	8034a1e <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8034a0c:	f7f7 fc54 	bl	802c2b8 <HAL_GetTick>
 8034a10:	4602      	mov	r2, r0
 8034a12:	693b      	ldr	r3, [r7, #16]
 8034a14:	1ad3      	subs	r3, r2, r3
 8034a16:	2b02      	cmp	r3, #2
 8034a18:	d901      	bls.n	8034a1e <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8034a1a:	2303      	movs	r3, #3
 8034a1c:	e171      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8034a1e:	4b46      	ldr	r3, [pc, #280]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034a20:	681b      	ldr	r3, [r3, #0]
 8034a22:	f003 0302 	and.w	r3, r3, #2
 8034a26:	2b00      	cmp	r3, #0
 8034a28:	d0f0      	beq.n	8034a0c <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8034a2a:	4b43      	ldr	r3, [pc, #268]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034a2c:	681b      	ldr	r3, [r3, #0]
 8034a2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8034a32:	687b      	ldr	r3, [r7, #4]
 8034a34:	691b      	ldr	r3, [r3, #16]
 8034a36:	00db      	lsls	r3, r3, #3
 8034a38:	493f      	ldr	r1, [pc, #252]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034a3a:	4313      	orrs	r3, r2
 8034a3c:	600b      	str	r3, [r1, #0]
 8034a3e:	e015      	b.n	8034a6c <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8034a40:	4b3e      	ldr	r3, [pc, #248]	; (8034b3c <HAL_RCC_OscConfig+0x2a8>)
 8034a42:	2200      	movs	r2, #0
 8034a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034a46:	f7f7 fc37 	bl	802c2b8 <HAL_GetTick>
 8034a4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8034a4c:	e008      	b.n	8034a60 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8034a4e:	f7f7 fc33 	bl	802c2b8 <HAL_GetTick>
 8034a52:	4602      	mov	r2, r0
 8034a54:	693b      	ldr	r3, [r7, #16]
 8034a56:	1ad3      	subs	r3, r2, r3
 8034a58:	2b02      	cmp	r3, #2
 8034a5a:	d901      	bls.n	8034a60 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8034a5c:	2303      	movs	r3, #3
 8034a5e:	e150      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8034a60:	4b35      	ldr	r3, [pc, #212]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034a62:	681b      	ldr	r3, [r3, #0]
 8034a64:	f003 0302 	and.w	r3, r3, #2
 8034a68:	2b00      	cmp	r3, #0
 8034a6a:	d1f0      	bne.n	8034a4e <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8034a6c:	687b      	ldr	r3, [r7, #4]
 8034a6e:	681b      	ldr	r3, [r3, #0]
 8034a70:	f003 0308 	and.w	r3, r3, #8
 8034a74:	2b00      	cmp	r3, #0
 8034a76:	d030      	beq.n	8034ada <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8034a78:	687b      	ldr	r3, [r7, #4]
 8034a7a:	695b      	ldr	r3, [r3, #20]
 8034a7c:	2b00      	cmp	r3, #0
 8034a7e:	d016      	beq.n	8034aae <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8034a80:	4b2f      	ldr	r3, [pc, #188]	; (8034b40 <HAL_RCC_OscConfig+0x2ac>)
 8034a82:	2201      	movs	r2, #1
 8034a84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8034a86:	f7f7 fc17 	bl	802c2b8 <HAL_GetTick>
 8034a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8034a8c:	e008      	b.n	8034aa0 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8034a8e:	f7f7 fc13 	bl	802c2b8 <HAL_GetTick>
 8034a92:	4602      	mov	r2, r0
 8034a94:	693b      	ldr	r3, [r7, #16]
 8034a96:	1ad3      	subs	r3, r2, r3
 8034a98:	2b02      	cmp	r3, #2
 8034a9a:	d901      	bls.n	8034aa0 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8034a9c:	2303      	movs	r3, #3
 8034a9e:	e130      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8034aa0:	4b25      	ldr	r3, [pc, #148]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034aa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8034aa4:	f003 0302 	and.w	r3, r3, #2
 8034aa8:	2b00      	cmp	r3, #0
 8034aaa:	d0f0      	beq.n	8034a8e <HAL_RCC_OscConfig+0x1fa>
 8034aac:	e015      	b.n	8034ada <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8034aae:	4b24      	ldr	r3, [pc, #144]	; (8034b40 <HAL_RCC_OscConfig+0x2ac>)
 8034ab0:	2200      	movs	r2, #0
 8034ab2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8034ab4:	f7f7 fc00 	bl	802c2b8 <HAL_GetTick>
 8034ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8034aba:	e008      	b.n	8034ace <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8034abc:	f7f7 fbfc 	bl	802c2b8 <HAL_GetTick>
 8034ac0:	4602      	mov	r2, r0
 8034ac2:	693b      	ldr	r3, [r7, #16]
 8034ac4:	1ad3      	subs	r3, r2, r3
 8034ac6:	2b02      	cmp	r3, #2
 8034ac8:	d901      	bls.n	8034ace <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8034aca:	2303      	movs	r3, #3
 8034acc:	e119      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8034ace:	4b1a      	ldr	r3, [pc, #104]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034ad0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8034ad2:	f003 0302 	and.w	r3, r3, #2
 8034ad6:	2b00      	cmp	r3, #0
 8034ad8:	d1f0      	bne.n	8034abc <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8034ada:	687b      	ldr	r3, [r7, #4]
 8034adc:	681b      	ldr	r3, [r3, #0]
 8034ade:	f003 0304 	and.w	r3, r3, #4
 8034ae2:	2b00      	cmp	r3, #0
 8034ae4:	f000 809f 	beq.w	8034c26 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8034ae8:	2300      	movs	r3, #0
 8034aea:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8034aec:	4b12      	ldr	r3, [pc, #72]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034af0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8034af4:	2b00      	cmp	r3, #0
 8034af6:	d10f      	bne.n	8034b18 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8034af8:	2300      	movs	r3, #0
 8034afa:	60fb      	str	r3, [r7, #12]
 8034afc:	4b0e      	ldr	r3, [pc, #56]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034b00:	4a0d      	ldr	r2, [pc, #52]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034b02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8034b06:	6413      	str	r3, [r2, #64]	; 0x40
 8034b08:	4b0b      	ldr	r3, [pc, #44]	; (8034b38 <HAL_RCC_OscConfig+0x2a4>)
 8034b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034b0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8034b10:	60fb      	str	r3, [r7, #12]
 8034b12:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8034b14:	2301      	movs	r3, #1
 8034b16:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8034b18:	4b0a      	ldr	r3, [pc, #40]	; (8034b44 <HAL_RCC_OscConfig+0x2b0>)
 8034b1a:	681b      	ldr	r3, [r3, #0]
 8034b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8034b20:	2b00      	cmp	r3, #0
 8034b22:	d120      	bne.n	8034b66 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8034b24:	4b07      	ldr	r3, [pc, #28]	; (8034b44 <HAL_RCC_OscConfig+0x2b0>)
 8034b26:	681b      	ldr	r3, [r3, #0]
 8034b28:	4a06      	ldr	r2, [pc, #24]	; (8034b44 <HAL_RCC_OscConfig+0x2b0>)
 8034b2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8034b2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8034b30:	f7f7 fbc2 	bl	802c2b8 <HAL_GetTick>
 8034b34:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8034b36:	e010      	b.n	8034b5a <HAL_RCC_OscConfig+0x2c6>
 8034b38:	40023800 	.word	0x40023800
 8034b3c:	42470000 	.word	0x42470000
 8034b40:	42470e80 	.word	0x42470e80
 8034b44:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8034b48:	f7f7 fbb6 	bl	802c2b8 <HAL_GetTick>
 8034b4c:	4602      	mov	r2, r0
 8034b4e:	693b      	ldr	r3, [r7, #16]
 8034b50:	1ad3      	subs	r3, r2, r3
 8034b52:	2b02      	cmp	r3, #2
 8034b54:	d901      	bls.n	8034b5a <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8034b56:	2303      	movs	r3, #3
 8034b58:	e0d3      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8034b5a:	4b6c      	ldr	r3, [pc, #432]	; (8034d0c <HAL_RCC_OscConfig+0x478>)
 8034b5c:	681b      	ldr	r3, [r3, #0]
 8034b5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8034b62:	2b00      	cmp	r3, #0
 8034b64:	d0f0      	beq.n	8034b48 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8034b66:	687b      	ldr	r3, [r7, #4]
 8034b68:	689b      	ldr	r3, [r3, #8]
 8034b6a:	2b01      	cmp	r3, #1
 8034b6c:	d106      	bne.n	8034b7c <HAL_RCC_OscConfig+0x2e8>
 8034b6e:	4b68      	ldr	r3, [pc, #416]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034b72:	4a67      	ldr	r2, [pc, #412]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034b74:	f043 0301 	orr.w	r3, r3, #1
 8034b78:	6713      	str	r3, [r2, #112]	; 0x70
 8034b7a:	e01c      	b.n	8034bb6 <HAL_RCC_OscConfig+0x322>
 8034b7c:	687b      	ldr	r3, [r7, #4]
 8034b7e:	689b      	ldr	r3, [r3, #8]
 8034b80:	2b05      	cmp	r3, #5
 8034b82:	d10c      	bne.n	8034b9e <HAL_RCC_OscConfig+0x30a>
 8034b84:	4b62      	ldr	r3, [pc, #392]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034b88:	4a61      	ldr	r2, [pc, #388]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034b8a:	f043 0304 	orr.w	r3, r3, #4
 8034b8e:	6713      	str	r3, [r2, #112]	; 0x70
 8034b90:	4b5f      	ldr	r3, [pc, #380]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034b94:	4a5e      	ldr	r2, [pc, #376]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034b96:	f043 0301 	orr.w	r3, r3, #1
 8034b9a:	6713      	str	r3, [r2, #112]	; 0x70
 8034b9c:	e00b      	b.n	8034bb6 <HAL_RCC_OscConfig+0x322>
 8034b9e:	4b5c      	ldr	r3, [pc, #368]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034ba2:	4a5b      	ldr	r2, [pc, #364]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034ba4:	f023 0301 	bic.w	r3, r3, #1
 8034ba8:	6713      	str	r3, [r2, #112]	; 0x70
 8034baa:	4b59      	ldr	r3, [pc, #356]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034bae:	4a58      	ldr	r2, [pc, #352]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034bb0:	f023 0304 	bic.w	r3, r3, #4
 8034bb4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8034bb6:	687b      	ldr	r3, [r7, #4]
 8034bb8:	689b      	ldr	r3, [r3, #8]
 8034bba:	2b00      	cmp	r3, #0
 8034bbc:	d015      	beq.n	8034bea <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8034bbe:	f7f7 fb7b 	bl	802c2b8 <HAL_GetTick>
 8034bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8034bc4:	e00a      	b.n	8034bdc <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8034bc6:	f7f7 fb77 	bl	802c2b8 <HAL_GetTick>
 8034bca:	4602      	mov	r2, r0
 8034bcc:	693b      	ldr	r3, [r7, #16]
 8034bce:	1ad3      	subs	r3, r2, r3
 8034bd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8034bd4:	4293      	cmp	r3, r2
 8034bd6:	d901      	bls.n	8034bdc <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8034bd8:	2303      	movs	r3, #3
 8034bda:	e092      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8034bdc:	4b4c      	ldr	r3, [pc, #304]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034be0:	f003 0302 	and.w	r3, r3, #2
 8034be4:	2b00      	cmp	r3, #0
 8034be6:	d0ee      	beq.n	8034bc6 <HAL_RCC_OscConfig+0x332>
 8034be8:	e014      	b.n	8034c14 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8034bea:	f7f7 fb65 	bl	802c2b8 <HAL_GetTick>
 8034bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8034bf0:	e00a      	b.n	8034c08 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8034bf2:	f7f7 fb61 	bl	802c2b8 <HAL_GetTick>
 8034bf6:	4602      	mov	r2, r0
 8034bf8:	693b      	ldr	r3, [r7, #16]
 8034bfa:	1ad3      	subs	r3, r2, r3
 8034bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8034c00:	4293      	cmp	r3, r2
 8034c02:	d901      	bls.n	8034c08 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8034c04:	2303      	movs	r3, #3
 8034c06:	e07c      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8034c08:	4b41      	ldr	r3, [pc, #260]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034c0c:	f003 0302 	and.w	r3, r3, #2
 8034c10:	2b00      	cmp	r3, #0
 8034c12:	d1ee      	bne.n	8034bf2 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8034c14:	7dfb      	ldrb	r3, [r7, #23]
 8034c16:	2b01      	cmp	r3, #1
 8034c18:	d105      	bne.n	8034c26 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8034c1a:	4b3d      	ldr	r3, [pc, #244]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034c1e:	4a3c      	ldr	r2, [pc, #240]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034c20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8034c24:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8034c26:	687b      	ldr	r3, [r7, #4]
 8034c28:	699b      	ldr	r3, [r3, #24]
 8034c2a:	2b00      	cmp	r3, #0
 8034c2c:	d068      	beq.n	8034d00 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8034c2e:	4b38      	ldr	r3, [pc, #224]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034c30:	689b      	ldr	r3, [r3, #8]
 8034c32:	f003 030c 	and.w	r3, r3, #12
 8034c36:	2b08      	cmp	r3, #8
 8034c38:	d060      	beq.n	8034cfc <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8034c3a:	687b      	ldr	r3, [r7, #4]
 8034c3c:	699b      	ldr	r3, [r3, #24]
 8034c3e:	2b02      	cmp	r3, #2
 8034c40:	d145      	bne.n	8034cce <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8034c42:	4b34      	ldr	r3, [pc, #208]	; (8034d14 <HAL_RCC_OscConfig+0x480>)
 8034c44:	2200      	movs	r2, #0
 8034c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034c48:	f7f7 fb36 	bl	802c2b8 <HAL_GetTick>
 8034c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8034c4e:	e008      	b.n	8034c62 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8034c50:	f7f7 fb32 	bl	802c2b8 <HAL_GetTick>
 8034c54:	4602      	mov	r2, r0
 8034c56:	693b      	ldr	r3, [r7, #16]
 8034c58:	1ad3      	subs	r3, r2, r3
 8034c5a:	2b02      	cmp	r3, #2
 8034c5c:	d901      	bls.n	8034c62 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8034c5e:	2303      	movs	r3, #3
 8034c60:	e04f      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8034c62:	4b2b      	ldr	r3, [pc, #172]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034c64:	681b      	ldr	r3, [r3, #0]
 8034c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8034c6a:	2b00      	cmp	r3, #0
 8034c6c:	d1f0      	bne.n	8034c50 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8034c6e:	687b      	ldr	r3, [r7, #4]
 8034c70:	69da      	ldr	r2, [r3, #28]
 8034c72:	687b      	ldr	r3, [r7, #4]
 8034c74:	6a1b      	ldr	r3, [r3, #32]
 8034c76:	431a      	orrs	r2, r3
 8034c78:	687b      	ldr	r3, [r7, #4]
 8034c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8034c7c:	019b      	lsls	r3, r3, #6
 8034c7e:	431a      	orrs	r2, r3
 8034c80:	687b      	ldr	r3, [r7, #4]
 8034c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8034c84:	085b      	lsrs	r3, r3, #1
 8034c86:	3b01      	subs	r3, #1
 8034c88:	041b      	lsls	r3, r3, #16
 8034c8a:	431a      	orrs	r2, r3
 8034c8c:	687b      	ldr	r3, [r7, #4]
 8034c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8034c90:	061b      	lsls	r3, r3, #24
 8034c92:	431a      	orrs	r2, r3
 8034c94:	687b      	ldr	r3, [r7, #4]
 8034c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8034c98:	071b      	lsls	r3, r3, #28
 8034c9a:	491d      	ldr	r1, [pc, #116]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034c9c:	4313      	orrs	r3, r2
 8034c9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8034ca0:	4b1c      	ldr	r3, [pc, #112]	; (8034d14 <HAL_RCC_OscConfig+0x480>)
 8034ca2:	2201      	movs	r2, #1
 8034ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034ca6:	f7f7 fb07 	bl	802c2b8 <HAL_GetTick>
 8034caa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8034cac:	e008      	b.n	8034cc0 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8034cae:	f7f7 fb03 	bl	802c2b8 <HAL_GetTick>
 8034cb2:	4602      	mov	r2, r0
 8034cb4:	693b      	ldr	r3, [r7, #16]
 8034cb6:	1ad3      	subs	r3, r2, r3
 8034cb8:	2b02      	cmp	r3, #2
 8034cba:	d901      	bls.n	8034cc0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8034cbc:	2303      	movs	r3, #3
 8034cbe:	e020      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8034cc0:	4b13      	ldr	r3, [pc, #76]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034cc2:	681b      	ldr	r3, [r3, #0]
 8034cc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8034cc8:	2b00      	cmp	r3, #0
 8034cca:	d0f0      	beq.n	8034cae <HAL_RCC_OscConfig+0x41a>
 8034ccc:	e018      	b.n	8034d00 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8034cce:	4b11      	ldr	r3, [pc, #68]	; (8034d14 <HAL_RCC_OscConfig+0x480>)
 8034cd0:	2200      	movs	r2, #0
 8034cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034cd4:	f7f7 faf0 	bl	802c2b8 <HAL_GetTick>
 8034cd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8034cda:	e008      	b.n	8034cee <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8034cdc:	f7f7 faec 	bl	802c2b8 <HAL_GetTick>
 8034ce0:	4602      	mov	r2, r0
 8034ce2:	693b      	ldr	r3, [r7, #16]
 8034ce4:	1ad3      	subs	r3, r2, r3
 8034ce6:	2b02      	cmp	r3, #2
 8034ce8:	d901      	bls.n	8034cee <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8034cea:	2303      	movs	r3, #3
 8034cec:	e009      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8034cee:	4b08      	ldr	r3, [pc, #32]	; (8034d10 <HAL_RCC_OscConfig+0x47c>)
 8034cf0:	681b      	ldr	r3, [r3, #0]
 8034cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8034cf6:	2b00      	cmp	r3, #0
 8034cf8:	d1f0      	bne.n	8034cdc <HAL_RCC_OscConfig+0x448>
 8034cfa:	e001      	b.n	8034d00 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8034cfc:	2301      	movs	r3, #1
 8034cfe:	e000      	b.n	8034d02 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8034d00:	2300      	movs	r3, #0
}
 8034d02:	4618      	mov	r0, r3
 8034d04:	3718      	adds	r7, #24
 8034d06:	46bd      	mov	sp, r7
 8034d08:	bd80      	pop	{r7, pc}
 8034d0a:	bf00      	nop
 8034d0c:	40007000 	.word	0x40007000
 8034d10:	40023800 	.word	0x40023800
 8034d14:	42470060 	.word	0x42470060

08034d18 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8034d18:	b580      	push	{r7, lr}
 8034d1a:	b082      	sub	sp, #8
 8034d1c:	af00      	add	r7, sp, #0
 8034d1e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8034d20:	687b      	ldr	r3, [r7, #4]
 8034d22:	2b00      	cmp	r3, #0
 8034d24:	d101      	bne.n	8034d2a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8034d26:	2301      	movs	r3, #1
 8034d28:	e01c      	b.n	8034d64 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8034d2a:	687b      	ldr	r3, [r7, #4]
 8034d2c:	795b      	ldrb	r3, [r3, #5]
 8034d2e:	b2db      	uxtb	r3, r3
 8034d30:	2b00      	cmp	r3, #0
 8034d32:	d105      	bne.n	8034d40 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8034d34:	687b      	ldr	r3, [r7, #4]
 8034d36:	2200      	movs	r2, #0
 8034d38:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8034d3a:	6878      	ldr	r0, [r7, #4]
 8034d3c:	f7f6 fe70 	bl	802ba20 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8034d40:	687b      	ldr	r3, [r7, #4]
 8034d42:	2202      	movs	r2, #2
 8034d44:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8034d46:	687b      	ldr	r3, [r7, #4]
 8034d48:	681b      	ldr	r3, [r3, #0]
 8034d4a:	681a      	ldr	r2, [r3, #0]
 8034d4c:	687b      	ldr	r3, [r7, #4]
 8034d4e:	681b      	ldr	r3, [r3, #0]
 8034d50:	f042 0204 	orr.w	r2, r2, #4
 8034d54:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8034d56:	687b      	ldr	r3, [r7, #4]
 8034d58:	2201      	movs	r2, #1
 8034d5a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8034d5c:	687b      	ldr	r3, [r7, #4]
 8034d5e:	2200      	movs	r2, #0
 8034d60:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8034d62:	2300      	movs	r3, #0
}
 8034d64:	4618      	mov	r0, r3
 8034d66:	3708      	adds	r7, #8
 8034d68:	46bd      	mov	sp, r7
 8034d6a:	bd80      	pop	{r7, pc}

08034d6c <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8034d6c:	b580      	push	{r7, lr}
 8034d6e:	b084      	sub	sp, #16
 8034d70:	af00      	add	r7, sp, #0
 8034d72:	6078      	str	r0, [r7, #4]
 8034d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8034d76:	2300      	movs	r3, #0
 8034d78:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8034d7a:	687b      	ldr	r3, [r7, #4]
 8034d7c:	791b      	ldrb	r3, [r3, #4]
 8034d7e:	2b01      	cmp	r3, #1
 8034d80:	d101      	bne.n	8034d86 <HAL_RNG_GenerateRandomNumber+0x1a>
 8034d82:	2302      	movs	r3, #2
 8034d84:	e03d      	b.n	8034e02 <HAL_RNG_GenerateRandomNumber+0x96>
 8034d86:	687b      	ldr	r3, [r7, #4]
 8034d88:	2201      	movs	r2, #1
 8034d8a:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8034d8c:	687b      	ldr	r3, [r7, #4]
 8034d8e:	795b      	ldrb	r3, [r3, #5]
 8034d90:	b2db      	uxtb	r3, r3
 8034d92:	2b01      	cmp	r3, #1
 8034d94:	d12c      	bne.n	8034df0 <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8034d96:	687b      	ldr	r3, [r7, #4]
 8034d98:	2202      	movs	r2, #2
 8034d9a:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8034d9c:	f7f7 fa8c 	bl	802c2b8 <HAL_GetTick>
 8034da0:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8034da2:	e011      	b.n	8034dc8 <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8034da4:	f7f7 fa88 	bl	802c2b8 <HAL_GetTick>
 8034da8:	4602      	mov	r2, r0
 8034daa:	68bb      	ldr	r3, [r7, #8]
 8034dac:	1ad3      	subs	r3, r2, r3
 8034dae:	2b02      	cmp	r3, #2
 8034db0:	d90a      	bls.n	8034dc8 <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8034db2:	687b      	ldr	r3, [r7, #4]
 8034db4:	2201      	movs	r2, #1
 8034db6:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8034db8:	687b      	ldr	r3, [r7, #4]
 8034dba:	2202      	movs	r2, #2
 8034dbc:	609a      	str	r2, [r3, #8]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8034dbe:	687b      	ldr	r3, [r7, #4]
 8034dc0:	2200      	movs	r2, #0
 8034dc2:	711a      	strb	r2, [r3, #4]
        return HAL_ERROR;
 8034dc4:	2301      	movs	r3, #1
 8034dc6:	e01c      	b.n	8034e02 <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8034dc8:	687b      	ldr	r3, [r7, #4]
 8034dca:	681b      	ldr	r3, [r3, #0]
 8034dcc:	685b      	ldr	r3, [r3, #4]
 8034dce:	f003 0301 	and.w	r3, r3, #1
 8034dd2:	2b01      	cmp	r3, #1
 8034dd4:	d1e6      	bne.n	8034da4 <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8034dd6:	687b      	ldr	r3, [r7, #4]
 8034dd8:	681b      	ldr	r3, [r3, #0]
 8034dda:	689a      	ldr	r2, [r3, #8]
 8034ddc:	687b      	ldr	r3, [r7, #4]
 8034dde:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8034de0:	687b      	ldr	r3, [r7, #4]
 8034de2:	68da      	ldr	r2, [r3, #12]
 8034de4:	683b      	ldr	r3, [r7, #0]
 8034de6:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8034de8:	687b      	ldr	r3, [r7, #4]
 8034dea:	2201      	movs	r2, #1
 8034dec:	715a      	strb	r2, [r3, #5]
 8034dee:	e004      	b.n	8034dfa <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8034df0:	687b      	ldr	r3, [r7, #4]
 8034df2:	2204      	movs	r2, #4
 8034df4:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8034df6:	2301      	movs	r3, #1
 8034df8:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8034dfa:	687b      	ldr	r3, [r7, #4]
 8034dfc:	2200      	movs	r2, #0
 8034dfe:	711a      	strb	r2, [r3, #4]

  return status;
 8034e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8034e02:	4618      	mov	r0, r3
 8034e04:	3710      	adds	r7, #16
 8034e06:	46bd      	mov	sp, r7
 8034e08:	bd80      	pop	{r7, pc}

08034e0a <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8034e0a:	b580      	push	{r7, lr}
 8034e0c:	b082      	sub	sp, #8
 8034e0e:	af00      	add	r7, sp, #0
 8034e10:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8034e12:	687b      	ldr	r3, [r7, #4]
 8034e14:	2b00      	cmp	r3, #0
 8034e16:	d101      	bne.n	8034e1c <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8034e18:	2301      	movs	r3, #1
 8034e1a:	e083      	b.n	8034f24 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8034e1c:	687b      	ldr	r3, [r7, #4]
 8034e1e:	7f5b      	ldrb	r3, [r3, #29]
 8034e20:	b2db      	uxtb	r3, r3
 8034e22:	2b00      	cmp	r3, #0
 8034e24:	d105      	bne.n	8034e32 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8034e26:	687b      	ldr	r3, [r7, #4]
 8034e28:	2200      	movs	r2, #0
 8034e2a:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8034e2c:	6878      	ldr	r0, [r7, #4]
 8034e2e:	f7f6 fe19 	bl	802ba64 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8034e32:	687b      	ldr	r3, [r7, #4]
 8034e34:	2202      	movs	r2, #2
 8034e36:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8034e38:	687b      	ldr	r3, [r7, #4]
 8034e3a:	681b      	ldr	r3, [r3, #0]
 8034e3c:	22ca      	movs	r2, #202	; 0xca
 8034e3e:	625a      	str	r2, [r3, #36]	; 0x24
 8034e40:	687b      	ldr	r3, [r7, #4]
 8034e42:	681b      	ldr	r3, [r3, #0]
 8034e44:	2253      	movs	r2, #83	; 0x53
 8034e46:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8034e48:	6878      	ldr	r0, [r7, #4]
 8034e4a:	f000 faa8 	bl	803539e <RTC_EnterInitMode>
 8034e4e:	4603      	mov	r3, r0
 8034e50:	2b00      	cmp	r3, #0
 8034e52:	d008      	beq.n	8034e66 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8034e54:	687b      	ldr	r3, [r7, #4]
 8034e56:	681b      	ldr	r3, [r3, #0]
 8034e58:	22ff      	movs	r2, #255	; 0xff
 8034e5a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8034e5c:	687b      	ldr	r3, [r7, #4]
 8034e5e:	2204      	movs	r2, #4
 8034e60:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8034e62:	2301      	movs	r3, #1
 8034e64:	e05e      	b.n	8034f24 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8034e66:	687b      	ldr	r3, [r7, #4]
 8034e68:	681b      	ldr	r3, [r3, #0]
 8034e6a:	689b      	ldr	r3, [r3, #8]
 8034e6c:	687a      	ldr	r2, [r7, #4]
 8034e6e:	6812      	ldr	r2, [r2, #0]
 8034e70:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8034e74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8034e78:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8034e7a:	687b      	ldr	r3, [r7, #4]
 8034e7c:	681b      	ldr	r3, [r3, #0]
 8034e7e:	6899      	ldr	r1, [r3, #8]
 8034e80:	687b      	ldr	r3, [r7, #4]
 8034e82:	685a      	ldr	r2, [r3, #4]
 8034e84:	687b      	ldr	r3, [r7, #4]
 8034e86:	691b      	ldr	r3, [r3, #16]
 8034e88:	431a      	orrs	r2, r3
 8034e8a:	687b      	ldr	r3, [r7, #4]
 8034e8c:	695b      	ldr	r3, [r3, #20]
 8034e8e:	431a      	orrs	r2, r3
 8034e90:	687b      	ldr	r3, [r7, #4]
 8034e92:	681b      	ldr	r3, [r3, #0]
 8034e94:	430a      	orrs	r2, r1
 8034e96:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8034e98:	687b      	ldr	r3, [r7, #4]
 8034e9a:	681b      	ldr	r3, [r3, #0]
 8034e9c:	687a      	ldr	r2, [r7, #4]
 8034e9e:	68d2      	ldr	r2, [r2, #12]
 8034ea0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8034ea2:	687b      	ldr	r3, [r7, #4]
 8034ea4:	681b      	ldr	r3, [r3, #0]
 8034ea6:	6919      	ldr	r1, [r3, #16]
 8034ea8:	687b      	ldr	r3, [r7, #4]
 8034eaa:	689b      	ldr	r3, [r3, #8]
 8034eac:	041a      	lsls	r2, r3, #16
 8034eae:	687b      	ldr	r3, [r7, #4]
 8034eb0:	681b      	ldr	r3, [r3, #0]
 8034eb2:	430a      	orrs	r2, r1
 8034eb4:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8034eb6:	687b      	ldr	r3, [r7, #4]
 8034eb8:	681b      	ldr	r3, [r3, #0]
 8034eba:	68da      	ldr	r2, [r3, #12]
 8034ebc:	687b      	ldr	r3, [r7, #4]
 8034ebe:	681b      	ldr	r3, [r3, #0]
 8034ec0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8034ec4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8034ec6:	687b      	ldr	r3, [r7, #4]
 8034ec8:	681b      	ldr	r3, [r3, #0]
 8034eca:	689b      	ldr	r3, [r3, #8]
 8034ecc:	f003 0320 	and.w	r3, r3, #32
 8034ed0:	2b00      	cmp	r3, #0
 8034ed2:	d10e      	bne.n	8034ef2 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8034ed4:	6878      	ldr	r0, [r7, #4]
 8034ed6:	f000 fa3a 	bl	803534e <HAL_RTC_WaitForSynchro>
 8034eda:	4603      	mov	r3, r0
 8034edc:	2b00      	cmp	r3, #0
 8034ede:	d008      	beq.n	8034ef2 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8034ee0:	687b      	ldr	r3, [r7, #4]
 8034ee2:	681b      	ldr	r3, [r3, #0]
 8034ee4:	22ff      	movs	r2, #255	; 0xff
 8034ee6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8034ee8:	687b      	ldr	r3, [r7, #4]
 8034eea:	2204      	movs	r2, #4
 8034eec:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8034eee:	2301      	movs	r3, #1
 8034ef0:	e018      	b.n	8034f24 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8034ef2:	687b      	ldr	r3, [r7, #4]
 8034ef4:	681b      	ldr	r3, [r3, #0]
 8034ef6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8034ef8:	687b      	ldr	r3, [r7, #4]
 8034efa:	681b      	ldr	r3, [r3, #0]
 8034efc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8034f00:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8034f02:	687b      	ldr	r3, [r7, #4]
 8034f04:	681b      	ldr	r3, [r3, #0]
 8034f06:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8034f08:	687b      	ldr	r3, [r7, #4]
 8034f0a:	699a      	ldr	r2, [r3, #24]
 8034f0c:	687b      	ldr	r3, [r7, #4]
 8034f0e:	681b      	ldr	r3, [r3, #0]
 8034f10:	430a      	orrs	r2, r1
 8034f12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8034f14:	687b      	ldr	r3, [r7, #4]
 8034f16:	681b      	ldr	r3, [r3, #0]
 8034f18:	22ff      	movs	r2, #255	; 0xff
 8034f1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8034f1c:	687b      	ldr	r3, [r7, #4]
 8034f1e:	2201      	movs	r2, #1
 8034f20:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8034f22:	2300      	movs	r3, #0
  }
}
 8034f24:	4618      	mov	r0, r3
 8034f26:	3708      	adds	r7, #8
 8034f28:	46bd      	mov	sp, r7
 8034f2a:	bd80      	pop	{r7, pc}

08034f2c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8034f2c:	b590      	push	{r4, r7, lr}
 8034f2e:	b087      	sub	sp, #28
 8034f30:	af00      	add	r7, sp, #0
 8034f32:	60f8      	str	r0, [r7, #12]
 8034f34:	60b9      	str	r1, [r7, #8]
 8034f36:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8034f38:	2300      	movs	r3, #0
 8034f3a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8034f3c:	68fb      	ldr	r3, [r7, #12]
 8034f3e:	7f1b      	ldrb	r3, [r3, #28]
 8034f40:	2b01      	cmp	r3, #1
 8034f42:	d101      	bne.n	8034f48 <HAL_RTC_SetTime+0x1c>
 8034f44:	2302      	movs	r3, #2
 8034f46:	e0aa      	b.n	803509e <HAL_RTC_SetTime+0x172>
 8034f48:	68fb      	ldr	r3, [r7, #12]
 8034f4a:	2201      	movs	r2, #1
 8034f4c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8034f4e:	68fb      	ldr	r3, [r7, #12]
 8034f50:	2202      	movs	r2, #2
 8034f52:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8034f54:	687b      	ldr	r3, [r7, #4]
 8034f56:	2b00      	cmp	r3, #0
 8034f58:	d126      	bne.n	8034fa8 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8034f5a:	68fb      	ldr	r3, [r7, #12]
 8034f5c:	681b      	ldr	r3, [r3, #0]
 8034f5e:	689b      	ldr	r3, [r3, #8]
 8034f60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8034f64:	2b00      	cmp	r3, #0
 8034f66:	d102      	bne.n	8034f6e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8034f68:	68bb      	ldr	r3, [r7, #8]
 8034f6a:	2200      	movs	r2, #0
 8034f6c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8034f6e:	68bb      	ldr	r3, [r7, #8]
 8034f70:	781b      	ldrb	r3, [r3, #0]
 8034f72:	4618      	mov	r0, r3
 8034f74:	f000 fa3f 	bl	80353f6 <RTC_ByteToBcd2>
 8034f78:	4603      	mov	r3, r0
 8034f7a:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8034f7c:	68bb      	ldr	r3, [r7, #8]
 8034f7e:	785b      	ldrb	r3, [r3, #1]
 8034f80:	4618      	mov	r0, r3
 8034f82:	f000 fa38 	bl	80353f6 <RTC_ByteToBcd2>
 8034f86:	4603      	mov	r3, r0
 8034f88:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8034f8a:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8034f8c:	68bb      	ldr	r3, [r7, #8]
 8034f8e:	789b      	ldrb	r3, [r3, #2]
 8034f90:	4618      	mov	r0, r3
 8034f92:	f000 fa30 	bl	80353f6 <RTC_ByteToBcd2>
 8034f96:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8034f98:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8034f9c:	68bb      	ldr	r3, [r7, #8]
 8034f9e:	78db      	ldrb	r3, [r3, #3]
 8034fa0:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8034fa2:	4313      	orrs	r3, r2
 8034fa4:	617b      	str	r3, [r7, #20]
 8034fa6:	e018      	b.n	8034fda <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8034fa8:	68fb      	ldr	r3, [r7, #12]
 8034faa:	681b      	ldr	r3, [r3, #0]
 8034fac:	689b      	ldr	r3, [r3, #8]
 8034fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8034fb2:	2b00      	cmp	r3, #0
 8034fb4:	d102      	bne.n	8034fbc <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8034fb6:	68bb      	ldr	r3, [r7, #8]
 8034fb8:	2200      	movs	r2, #0
 8034fba:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8034fbc:	68bb      	ldr	r3, [r7, #8]
 8034fbe:	781b      	ldrb	r3, [r3, #0]
 8034fc0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8034fc2:	68bb      	ldr	r3, [r7, #8]
 8034fc4:	785b      	ldrb	r3, [r3, #1]
 8034fc6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8034fc8:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8034fca:	68ba      	ldr	r2, [r7, #8]
 8034fcc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8034fce:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8034fd0:	68bb      	ldr	r3, [r7, #8]
 8034fd2:	78db      	ldrb	r3, [r3, #3]
 8034fd4:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8034fd6:	4313      	orrs	r3, r2
 8034fd8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8034fda:	68fb      	ldr	r3, [r7, #12]
 8034fdc:	681b      	ldr	r3, [r3, #0]
 8034fde:	22ca      	movs	r2, #202	; 0xca
 8034fe0:	625a      	str	r2, [r3, #36]	; 0x24
 8034fe2:	68fb      	ldr	r3, [r7, #12]
 8034fe4:	681b      	ldr	r3, [r3, #0]
 8034fe6:	2253      	movs	r2, #83	; 0x53
 8034fe8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8034fea:	68f8      	ldr	r0, [r7, #12]
 8034fec:	f000 f9d7 	bl	803539e <RTC_EnterInitMode>
 8034ff0:	4603      	mov	r3, r0
 8034ff2:	2b00      	cmp	r3, #0
 8034ff4:	d00b      	beq.n	803500e <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8034ff6:	68fb      	ldr	r3, [r7, #12]
 8034ff8:	681b      	ldr	r3, [r3, #0]
 8034ffa:	22ff      	movs	r2, #255	; 0xff
 8034ffc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8034ffe:	68fb      	ldr	r3, [r7, #12]
 8035000:	2204      	movs	r2, #4
 8035002:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8035004:	68fb      	ldr	r3, [r7, #12]
 8035006:	2200      	movs	r2, #0
 8035008:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 803500a:	2301      	movs	r3, #1
 803500c:	e047      	b.n	803509e <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 803500e:	68fb      	ldr	r3, [r7, #12]
 8035010:	681a      	ldr	r2, [r3, #0]
 8035012:	697b      	ldr	r3, [r7, #20]
 8035014:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8035018:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 803501c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 803501e:	68fb      	ldr	r3, [r7, #12]
 8035020:	681b      	ldr	r3, [r3, #0]
 8035022:	689a      	ldr	r2, [r3, #8]
 8035024:	68fb      	ldr	r3, [r7, #12]
 8035026:	681b      	ldr	r3, [r3, #0]
 8035028:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 803502c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 803502e:	68fb      	ldr	r3, [r7, #12]
 8035030:	681b      	ldr	r3, [r3, #0]
 8035032:	6899      	ldr	r1, [r3, #8]
 8035034:	68bb      	ldr	r3, [r7, #8]
 8035036:	68da      	ldr	r2, [r3, #12]
 8035038:	68bb      	ldr	r3, [r7, #8]
 803503a:	691b      	ldr	r3, [r3, #16]
 803503c:	431a      	orrs	r2, r3
 803503e:	68fb      	ldr	r3, [r7, #12]
 8035040:	681b      	ldr	r3, [r3, #0]
 8035042:	430a      	orrs	r2, r1
 8035044:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8035046:	68fb      	ldr	r3, [r7, #12]
 8035048:	681b      	ldr	r3, [r3, #0]
 803504a:	68da      	ldr	r2, [r3, #12]
 803504c:	68fb      	ldr	r3, [r7, #12]
 803504e:	681b      	ldr	r3, [r3, #0]
 8035050:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8035054:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8035056:	68fb      	ldr	r3, [r7, #12]
 8035058:	681b      	ldr	r3, [r3, #0]
 803505a:	689b      	ldr	r3, [r3, #8]
 803505c:	f003 0320 	and.w	r3, r3, #32
 8035060:	2b00      	cmp	r3, #0
 8035062:	d111      	bne.n	8035088 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8035064:	68f8      	ldr	r0, [r7, #12]
 8035066:	f000 f972 	bl	803534e <HAL_RTC_WaitForSynchro>
 803506a:	4603      	mov	r3, r0
 803506c:	2b00      	cmp	r3, #0
 803506e:	d00b      	beq.n	8035088 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8035070:	68fb      	ldr	r3, [r7, #12]
 8035072:	681b      	ldr	r3, [r3, #0]
 8035074:	22ff      	movs	r2, #255	; 0xff
 8035076:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8035078:	68fb      	ldr	r3, [r7, #12]
 803507a:	2204      	movs	r2, #4
 803507c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 803507e:	68fb      	ldr	r3, [r7, #12]
 8035080:	2200      	movs	r2, #0
 8035082:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8035084:	2301      	movs	r3, #1
 8035086:	e00a      	b.n	803509e <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8035088:	68fb      	ldr	r3, [r7, #12]
 803508a:	681b      	ldr	r3, [r3, #0]
 803508c:	22ff      	movs	r2, #255	; 0xff
 803508e:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8035090:	68fb      	ldr	r3, [r7, #12]
 8035092:	2201      	movs	r2, #1
 8035094:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8035096:	68fb      	ldr	r3, [r7, #12]
 8035098:	2200      	movs	r2, #0
 803509a:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 803509c:	2300      	movs	r3, #0
  }
}
 803509e:	4618      	mov	r0, r3
 80350a0:	371c      	adds	r7, #28
 80350a2:	46bd      	mov	sp, r7
 80350a4:	bd90      	pop	{r4, r7, pc}

080350a6 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80350a6:	b580      	push	{r7, lr}
 80350a8:	b086      	sub	sp, #24
 80350aa:	af00      	add	r7, sp, #0
 80350ac:	60f8      	str	r0, [r7, #12]
 80350ae:	60b9      	str	r1, [r7, #8]
 80350b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80350b2:	2300      	movs	r3, #0
 80350b4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80350b6:	68fb      	ldr	r3, [r7, #12]
 80350b8:	681b      	ldr	r3, [r3, #0]
 80350ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80350bc:	68bb      	ldr	r3, [r7, #8]
 80350be:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80350c0:	68fb      	ldr	r3, [r7, #12]
 80350c2:	681b      	ldr	r3, [r3, #0]
 80350c4:	691b      	ldr	r3, [r3, #16]
 80350c6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80350ca:	68bb      	ldr	r3, [r7, #8]
 80350cc:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80350ce:	68fb      	ldr	r3, [r7, #12]
 80350d0:	681b      	ldr	r3, [r3, #0]
 80350d2:	681b      	ldr	r3, [r3, #0]
 80350d4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80350d8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80350dc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80350de:	697b      	ldr	r3, [r7, #20]
 80350e0:	0c1b      	lsrs	r3, r3, #16
 80350e2:	b2db      	uxtb	r3, r3
 80350e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80350e8:	b2da      	uxtb	r2, r3
 80350ea:	68bb      	ldr	r3, [r7, #8]
 80350ec:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80350ee:	697b      	ldr	r3, [r7, #20]
 80350f0:	0a1b      	lsrs	r3, r3, #8
 80350f2:	b2db      	uxtb	r3, r3
 80350f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80350f8:	b2da      	uxtb	r2, r3
 80350fa:	68bb      	ldr	r3, [r7, #8]
 80350fc:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80350fe:	697b      	ldr	r3, [r7, #20]
 8035100:	b2db      	uxtb	r3, r3
 8035102:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8035106:	b2da      	uxtb	r2, r3
 8035108:	68bb      	ldr	r3, [r7, #8]
 803510a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 803510c:	697b      	ldr	r3, [r7, #20]
 803510e:	0c1b      	lsrs	r3, r3, #16
 8035110:	b2db      	uxtb	r3, r3
 8035112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8035116:	b2da      	uxtb	r2, r3
 8035118:	68bb      	ldr	r3, [r7, #8]
 803511a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 803511c:	687b      	ldr	r3, [r7, #4]
 803511e:	2b00      	cmp	r3, #0
 8035120:	d11a      	bne.n	8035158 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8035122:	68bb      	ldr	r3, [r7, #8]
 8035124:	781b      	ldrb	r3, [r3, #0]
 8035126:	4618      	mov	r0, r3
 8035128:	f000 f983 	bl	8035432 <RTC_Bcd2ToByte>
 803512c:	4603      	mov	r3, r0
 803512e:	461a      	mov	r2, r3
 8035130:	68bb      	ldr	r3, [r7, #8]
 8035132:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8035134:	68bb      	ldr	r3, [r7, #8]
 8035136:	785b      	ldrb	r3, [r3, #1]
 8035138:	4618      	mov	r0, r3
 803513a:	f000 f97a 	bl	8035432 <RTC_Bcd2ToByte>
 803513e:	4603      	mov	r3, r0
 8035140:	461a      	mov	r2, r3
 8035142:	68bb      	ldr	r3, [r7, #8]
 8035144:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8035146:	68bb      	ldr	r3, [r7, #8]
 8035148:	789b      	ldrb	r3, [r3, #2]
 803514a:	4618      	mov	r0, r3
 803514c:	f000 f971 	bl	8035432 <RTC_Bcd2ToByte>
 8035150:	4603      	mov	r3, r0
 8035152:	461a      	mov	r2, r3
 8035154:	68bb      	ldr	r3, [r7, #8]
 8035156:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8035158:	2300      	movs	r3, #0
}
 803515a:	4618      	mov	r0, r3
 803515c:	3718      	adds	r7, #24
 803515e:	46bd      	mov	sp, r7
 8035160:	bd80      	pop	{r7, pc}

08035162 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8035162:	b590      	push	{r4, r7, lr}
 8035164:	b087      	sub	sp, #28
 8035166:	af00      	add	r7, sp, #0
 8035168:	60f8      	str	r0, [r7, #12]
 803516a:	60b9      	str	r1, [r7, #8]
 803516c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 803516e:	2300      	movs	r3, #0
 8035170:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8035172:	68fb      	ldr	r3, [r7, #12]
 8035174:	7f1b      	ldrb	r3, [r3, #28]
 8035176:	2b01      	cmp	r3, #1
 8035178:	d101      	bne.n	803517e <HAL_RTC_SetDate+0x1c>
 803517a:	2302      	movs	r3, #2
 803517c:	e094      	b.n	80352a8 <HAL_RTC_SetDate+0x146>
 803517e:	68fb      	ldr	r3, [r7, #12]
 8035180:	2201      	movs	r2, #1
 8035182:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8035184:	68fb      	ldr	r3, [r7, #12]
 8035186:	2202      	movs	r2, #2
 8035188:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 803518a:	687b      	ldr	r3, [r7, #4]
 803518c:	2b00      	cmp	r3, #0
 803518e:	d10e      	bne.n	80351ae <HAL_RTC_SetDate+0x4c>
 8035190:	68bb      	ldr	r3, [r7, #8]
 8035192:	785b      	ldrb	r3, [r3, #1]
 8035194:	f003 0310 	and.w	r3, r3, #16
 8035198:	2b00      	cmp	r3, #0
 803519a:	d008      	beq.n	80351ae <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 803519c:	68bb      	ldr	r3, [r7, #8]
 803519e:	785b      	ldrb	r3, [r3, #1]
 80351a0:	f023 0310 	bic.w	r3, r3, #16
 80351a4:	b2db      	uxtb	r3, r3
 80351a6:	330a      	adds	r3, #10
 80351a8:	b2da      	uxtb	r2, r3
 80351aa:	68bb      	ldr	r3, [r7, #8]
 80351ac:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80351ae:	687b      	ldr	r3, [r7, #4]
 80351b0:	2b00      	cmp	r3, #0
 80351b2:	d11c      	bne.n	80351ee <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80351b4:	68bb      	ldr	r3, [r7, #8]
 80351b6:	78db      	ldrb	r3, [r3, #3]
 80351b8:	4618      	mov	r0, r3
 80351ba:	f000 f91c 	bl	80353f6 <RTC_ByteToBcd2>
 80351be:	4603      	mov	r3, r0
 80351c0:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80351c2:	68bb      	ldr	r3, [r7, #8]
 80351c4:	785b      	ldrb	r3, [r3, #1]
 80351c6:	4618      	mov	r0, r3
 80351c8:	f000 f915 	bl	80353f6 <RTC_ByteToBcd2>
 80351cc:	4603      	mov	r3, r0
 80351ce:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80351d0:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80351d2:	68bb      	ldr	r3, [r7, #8]
 80351d4:	789b      	ldrb	r3, [r3, #2]
 80351d6:	4618      	mov	r0, r3
 80351d8:	f000 f90d 	bl	80353f6 <RTC_ByteToBcd2>
 80351dc:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80351de:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80351e2:	68bb      	ldr	r3, [r7, #8]
 80351e4:	781b      	ldrb	r3, [r3, #0]
 80351e6:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80351e8:	4313      	orrs	r3, r2
 80351ea:	617b      	str	r3, [r7, #20]
 80351ec:	e00e      	b.n	803520c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80351ee:	68bb      	ldr	r3, [r7, #8]
 80351f0:	78db      	ldrb	r3, [r3, #3]
 80351f2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80351f4:	68bb      	ldr	r3, [r7, #8]
 80351f6:	785b      	ldrb	r3, [r3, #1]
 80351f8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80351fa:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80351fc:	68ba      	ldr	r2, [r7, #8]
 80351fe:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8035200:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8035202:	68bb      	ldr	r3, [r7, #8]
 8035204:	781b      	ldrb	r3, [r3, #0]
 8035206:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8035208:	4313      	orrs	r3, r2
 803520a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 803520c:	68fb      	ldr	r3, [r7, #12]
 803520e:	681b      	ldr	r3, [r3, #0]
 8035210:	22ca      	movs	r2, #202	; 0xca
 8035212:	625a      	str	r2, [r3, #36]	; 0x24
 8035214:	68fb      	ldr	r3, [r7, #12]
 8035216:	681b      	ldr	r3, [r3, #0]
 8035218:	2253      	movs	r2, #83	; 0x53
 803521a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 803521c:	68f8      	ldr	r0, [r7, #12]
 803521e:	f000 f8be 	bl	803539e <RTC_EnterInitMode>
 8035222:	4603      	mov	r3, r0
 8035224:	2b00      	cmp	r3, #0
 8035226:	d00b      	beq.n	8035240 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8035228:	68fb      	ldr	r3, [r7, #12]
 803522a:	681b      	ldr	r3, [r3, #0]
 803522c:	22ff      	movs	r2, #255	; 0xff
 803522e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8035230:	68fb      	ldr	r3, [r7, #12]
 8035232:	2204      	movs	r2, #4
 8035234:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8035236:	68fb      	ldr	r3, [r7, #12]
 8035238:	2200      	movs	r2, #0
 803523a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 803523c:	2301      	movs	r3, #1
 803523e:	e033      	b.n	80352a8 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8035240:	68fb      	ldr	r3, [r7, #12]
 8035242:	681a      	ldr	r2, [r3, #0]
 8035244:	697b      	ldr	r3, [r7, #20]
 8035246:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 803524a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 803524e:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8035250:	68fb      	ldr	r3, [r7, #12]
 8035252:	681b      	ldr	r3, [r3, #0]
 8035254:	68da      	ldr	r2, [r3, #12]
 8035256:	68fb      	ldr	r3, [r7, #12]
 8035258:	681b      	ldr	r3, [r3, #0]
 803525a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 803525e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8035260:	68fb      	ldr	r3, [r7, #12]
 8035262:	681b      	ldr	r3, [r3, #0]
 8035264:	689b      	ldr	r3, [r3, #8]
 8035266:	f003 0320 	and.w	r3, r3, #32
 803526a:	2b00      	cmp	r3, #0
 803526c:	d111      	bne.n	8035292 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 803526e:	68f8      	ldr	r0, [r7, #12]
 8035270:	f000 f86d 	bl	803534e <HAL_RTC_WaitForSynchro>
 8035274:	4603      	mov	r3, r0
 8035276:	2b00      	cmp	r3, #0
 8035278:	d00b      	beq.n	8035292 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 803527a:	68fb      	ldr	r3, [r7, #12]
 803527c:	681b      	ldr	r3, [r3, #0]
 803527e:	22ff      	movs	r2, #255	; 0xff
 8035280:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8035282:	68fb      	ldr	r3, [r7, #12]
 8035284:	2204      	movs	r2, #4
 8035286:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8035288:	68fb      	ldr	r3, [r7, #12]
 803528a:	2200      	movs	r2, #0
 803528c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 803528e:	2301      	movs	r3, #1
 8035290:	e00a      	b.n	80352a8 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8035292:	68fb      	ldr	r3, [r7, #12]
 8035294:	681b      	ldr	r3, [r3, #0]
 8035296:	22ff      	movs	r2, #255	; 0xff
 8035298:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 803529a:	68fb      	ldr	r3, [r7, #12]
 803529c:	2201      	movs	r2, #1
 803529e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80352a0:	68fb      	ldr	r3, [r7, #12]
 80352a2:	2200      	movs	r2, #0
 80352a4:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80352a6:	2300      	movs	r3, #0
  }
}
 80352a8:	4618      	mov	r0, r3
 80352aa:	371c      	adds	r7, #28
 80352ac:	46bd      	mov	sp, r7
 80352ae:	bd90      	pop	{r4, r7, pc}

080352b0 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80352b0:	b580      	push	{r7, lr}
 80352b2:	b086      	sub	sp, #24
 80352b4:	af00      	add	r7, sp, #0
 80352b6:	60f8      	str	r0, [r7, #12]
 80352b8:	60b9      	str	r1, [r7, #8]
 80352ba:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80352bc:	2300      	movs	r3, #0
 80352be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80352c0:	68fb      	ldr	r3, [r7, #12]
 80352c2:	681b      	ldr	r3, [r3, #0]
 80352c4:	685b      	ldr	r3, [r3, #4]
 80352c6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80352ca:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80352ce:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80352d0:	697b      	ldr	r3, [r7, #20]
 80352d2:	0c1b      	lsrs	r3, r3, #16
 80352d4:	b2da      	uxtb	r2, r3
 80352d6:	68bb      	ldr	r3, [r7, #8]
 80352d8:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80352da:	697b      	ldr	r3, [r7, #20]
 80352dc:	0a1b      	lsrs	r3, r3, #8
 80352de:	b2db      	uxtb	r3, r3
 80352e0:	f003 031f 	and.w	r3, r3, #31
 80352e4:	b2da      	uxtb	r2, r3
 80352e6:	68bb      	ldr	r3, [r7, #8]
 80352e8:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80352ea:	697b      	ldr	r3, [r7, #20]
 80352ec:	b2db      	uxtb	r3, r3
 80352ee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80352f2:	b2da      	uxtb	r2, r3
 80352f4:	68bb      	ldr	r3, [r7, #8]
 80352f6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80352f8:	697b      	ldr	r3, [r7, #20]
 80352fa:	0b5b      	lsrs	r3, r3, #13
 80352fc:	b2db      	uxtb	r3, r3
 80352fe:	f003 0307 	and.w	r3, r3, #7
 8035302:	b2da      	uxtb	r2, r3
 8035304:	68bb      	ldr	r3, [r7, #8]
 8035306:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8035308:	687b      	ldr	r3, [r7, #4]
 803530a:	2b00      	cmp	r3, #0
 803530c:	d11a      	bne.n	8035344 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 803530e:	68bb      	ldr	r3, [r7, #8]
 8035310:	78db      	ldrb	r3, [r3, #3]
 8035312:	4618      	mov	r0, r3
 8035314:	f000 f88d 	bl	8035432 <RTC_Bcd2ToByte>
 8035318:	4603      	mov	r3, r0
 803531a:	461a      	mov	r2, r3
 803531c:	68bb      	ldr	r3, [r7, #8]
 803531e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8035320:	68bb      	ldr	r3, [r7, #8]
 8035322:	785b      	ldrb	r3, [r3, #1]
 8035324:	4618      	mov	r0, r3
 8035326:	f000 f884 	bl	8035432 <RTC_Bcd2ToByte>
 803532a:	4603      	mov	r3, r0
 803532c:	461a      	mov	r2, r3
 803532e:	68bb      	ldr	r3, [r7, #8]
 8035330:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8035332:	68bb      	ldr	r3, [r7, #8]
 8035334:	789b      	ldrb	r3, [r3, #2]
 8035336:	4618      	mov	r0, r3
 8035338:	f000 f87b 	bl	8035432 <RTC_Bcd2ToByte>
 803533c:	4603      	mov	r3, r0
 803533e:	461a      	mov	r2, r3
 8035340:	68bb      	ldr	r3, [r7, #8]
 8035342:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8035344:	2300      	movs	r3, #0
}
 8035346:	4618      	mov	r0, r3
 8035348:	3718      	adds	r7, #24
 803534a:	46bd      	mov	sp, r7
 803534c:	bd80      	pop	{r7, pc}

0803534e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 803534e:	b580      	push	{r7, lr}
 8035350:	b084      	sub	sp, #16
 8035352:	af00      	add	r7, sp, #0
 8035354:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8035356:	2300      	movs	r3, #0
 8035358:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 803535a:	687b      	ldr	r3, [r7, #4]
 803535c:	681b      	ldr	r3, [r3, #0]
 803535e:	68da      	ldr	r2, [r3, #12]
 8035360:	687b      	ldr	r3, [r7, #4]
 8035362:	681b      	ldr	r3, [r3, #0]
 8035364:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8035368:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 803536a:	f7f6 ffa5 	bl	802c2b8 <HAL_GetTick>
 803536e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8035370:	e009      	b.n	8035386 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8035372:	f7f6 ffa1 	bl	802c2b8 <HAL_GetTick>
 8035376:	4602      	mov	r2, r0
 8035378:	68fb      	ldr	r3, [r7, #12]
 803537a:	1ad3      	subs	r3, r2, r3
 803537c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8035380:	d901      	bls.n	8035386 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8035382:	2303      	movs	r3, #3
 8035384:	e007      	b.n	8035396 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8035386:	687b      	ldr	r3, [r7, #4]
 8035388:	681b      	ldr	r3, [r3, #0]
 803538a:	68db      	ldr	r3, [r3, #12]
 803538c:	f003 0320 	and.w	r3, r3, #32
 8035390:	2b00      	cmp	r3, #0
 8035392:	d0ee      	beq.n	8035372 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8035394:	2300      	movs	r3, #0
}
 8035396:	4618      	mov	r0, r3
 8035398:	3710      	adds	r7, #16
 803539a:	46bd      	mov	sp, r7
 803539c:	bd80      	pop	{r7, pc}

0803539e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 803539e:	b580      	push	{r7, lr}
 80353a0:	b084      	sub	sp, #16
 80353a2:	af00      	add	r7, sp, #0
 80353a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80353a6:	2300      	movs	r3, #0
 80353a8:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80353aa:	687b      	ldr	r3, [r7, #4]
 80353ac:	681b      	ldr	r3, [r3, #0]
 80353ae:	68db      	ldr	r3, [r3, #12]
 80353b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80353b4:	2b00      	cmp	r3, #0
 80353b6:	d119      	bne.n	80353ec <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80353b8:	687b      	ldr	r3, [r7, #4]
 80353ba:	681b      	ldr	r3, [r3, #0]
 80353bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80353c0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80353c2:	f7f6 ff79 	bl	802c2b8 <HAL_GetTick>
 80353c6:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80353c8:	e009      	b.n	80353de <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80353ca:	f7f6 ff75 	bl	802c2b8 <HAL_GetTick>
 80353ce:	4602      	mov	r2, r0
 80353d0:	68fb      	ldr	r3, [r7, #12]
 80353d2:	1ad3      	subs	r3, r2, r3
 80353d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80353d8:	d901      	bls.n	80353de <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80353da:	2303      	movs	r3, #3
 80353dc:	e007      	b.n	80353ee <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80353de:	687b      	ldr	r3, [r7, #4]
 80353e0:	681b      	ldr	r3, [r3, #0]
 80353e2:	68db      	ldr	r3, [r3, #12]
 80353e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80353e8:	2b00      	cmp	r3, #0
 80353ea:	d0ee      	beq.n	80353ca <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80353ec:	2300      	movs	r3, #0
}
 80353ee:	4618      	mov	r0, r3
 80353f0:	3710      	adds	r7, #16
 80353f2:	46bd      	mov	sp, r7
 80353f4:	bd80      	pop	{r7, pc}

080353f6 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80353f6:	b480      	push	{r7}
 80353f8:	b085      	sub	sp, #20
 80353fa:	af00      	add	r7, sp, #0
 80353fc:	4603      	mov	r3, r0
 80353fe:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8035400:	2300      	movs	r3, #0
 8035402:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8035404:	e005      	b.n	8035412 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8035406:	68fb      	ldr	r3, [r7, #12]
 8035408:	3301      	adds	r3, #1
 803540a:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 803540c:	79fb      	ldrb	r3, [r7, #7]
 803540e:	3b0a      	subs	r3, #10
 8035410:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8035412:	79fb      	ldrb	r3, [r7, #7]
 8035414:	2b09      	cmp	r3, #9
 8035416:	d8f6      	bhi.n	8035406 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8035418:	68fb      	ldr	r3, [r7, #12]
 803541a:	b2db      	uxtb	r3, r3
 803541c:	011b      	lsls	r3, r3, #4
 803541e:	b2da      	uxtb	r2, r3
 8035420:	79fb      	ldrb	r3, [r7, #7]
 8035422:	4313      	orrs	r3, r2
 8035424:	b2db      	uxtb	r3, r3
}
 8035426:	4618      	mov	r0, r3
 8035428:	3714      	adds	r7, #20
 803542a:	46bd      	mov	sp, r7
 803542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035430:	4770      	bx	lr

08035432 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8035432:	b480      	push	{r7}
 8035434:	b085      	sub	sp, #20
 8035436:	af00      	add	r7, sp, #0
 8035438:	4603      	mov	r3, r0
 803543a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 803543c:	2300      	movs	r3, #0
 803543e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8035440:	79fb      	ldrb	r3, [r7, #7]
 8035442:	091b      	lsrs	r3, r3, #4
 8035444:	b2db      	uxtb	r3, r3
 8035446:	461a      	mov	r2, r3
 8035448:	4613      	mov	r3, r2
 803544a:	009b      	lsls	r3, r3, #2
 803544c:	4413      	add	r3, r2
 803544e:	005b      	lsls	r3, r3, #1
 8035450:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8035452:	79fb      	ldrb	r3, [r7, #7]
 8035454:	f003 030f 	and.w	r3, r3, #15
 8035458:	b2da      	uxtb	r2, r3
 803545a:	68fb      	ldr	r3, [r7, #12]
 803545c:	b2db      	uxtb	r3, r3
 803545e:	4413      	add	r3, r2
 8035460:	b2db      	uxtb	r3, r3
}
 8035462:	4618      	mov	r0, r3
 8035464:	3714      	adds	r7, #20
 8035466:	46bd      	mov	sp, r7
 8035468:	f85d 7b04 	ldr.w	r7, [sp], #4
 803546c:	4770      	bx	lr

0803546e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 803546e:	b580      	push	{r7, lr}
 8035470:	b082      	sub	sp, #8
 8035472:	af00      	add	r7, sp, #0
 8035474:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8035476:	687b      	ldr	r3, [r7, #4]
 8035478:	2b00      	cmp	r3, #0
 803547a:	d101      	bne.n	8035480 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 803547c:	2301      	movs	r3, #1
 803547e:	e056      	b.n	803552e <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8035480:	687b      	ldr	r3, [r7, #4]
 8035482:	2200      	movs	r2, #0
 8035484:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8035486:	687b      	ldr	r3, [r7, #4]
 8035488:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 803548c:	b2db      	uxtb	r3, r3
 803548e:	2b00      	cmp	r3, #0
 8035490:	d106      	bne.n	80354a0 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8035492:	687b      	ldr	r3, [r7, #4]
 8035494:	2200      	movs	r2, #0
 8035496:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 803549a:	6878      	ldr	r0, [r7, #4]
 803549c:	f7f6 faf8 	bl	802ba90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80354a0:	687b      	ldr	r3, [r7, #4]
 80354a2:	2202      	movs	r2, #2
 80354a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80354a8:	687b      	ldr	r3, [r7, #4]
 80354aa:	681b      	ldr	r3, [r3, #0]
 80354ac:	681a      	ldr	r2, [r3, #0]
 80354ae:	687b      	ldr	r3, [r7, #4]
 80354b0:	681b      	ldr	r3, [r3, #0]
 80354b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80354b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80354b8:	687b      	ldr	r3, [r7, #4]
 80354ba:	685a      	ldr	r2, [r3, #4]
 80354bc:	687b      	ldr	r3, [r7, #4]
 80354be:	689b      	ldr	r3, [r3, #8]
 80354c0:	431a      	orrs	r2, r3
 80354c2:	687b      	ldr	r3, [r7, #4]
 80354c4:	68db      	ldr	r3, [r3, #12]
 80354c6:	431a      	orrs	r2, r3
 80354c8:	687b      	ldr	r3, [r7, #4]
 80354ca:	691b      	ldr	r3, [r3, #16]
 80354cc:	431a      	orrs	r2, r3
 80354ce:	687b      	ldr	r3, [r7, #4]
 80354d0:	695b      	ldr	r3, [r3, #20]
 80354d2:	431a      	orrs	r2, r3
 80354d4:	687b      	ldr	r3, [r7, #4]
 80354d6:	699b      	ldr	r3, [r3, #24]
 80354d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80354dc:	431a      	orrs	r2, r3
 80354de:	687b      	ldr	r3, [r7, #4]
 80354e0:	69db      	ldr	r3, [r3, #28]
 80354e2:	431a      	orrs	r2, r3
 80354e4:	687b      	ldr	r3, [r7, #4]
 80354e6:	6a1b      	ldr	r3, [r3, #32]
 80354e8:	ea42 0103 	orr.w	r1, r2, r3
 80354ec:	687b      	ldr	r3, [r7, #4]
 80354ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80354f0:	687b      	ldr	r3, [r7, #4]
 80354f2:	681b      	ldr	r3, [r3, #0]
 80354f4:	430a      	orrs	r2, r1
 80354f6:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80354f8:	687b      	ldr	r3, [r7, #4]
 80354fa:	699b      	ldr	r3, [r3, #24]
 80354fc:	0c1b      	lsrs	r3, r3, #16
 80354fe:	f003 0104 	and.w	r1, r3, #4
 8035502:	687b      	ldr	r3, [r7, #4]
 8035504:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8035506:	687b      	ldr	r3, [r7, #4]
 8035508:	681b      	ldr	r3, [r3, #0]
 803550a:	430a      	orrs	r2, r1
 803550c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 803550e:	687b      	ldr	r3, [r7, #4]
 8035510:	681b      	ldr	r3, [r3, #0]
 8035512:	69da      	ldr	r2, [r3, #28]
 8035514:	687b      	ldr	r3, [r7, #4]
 8035516:	681b      	ldr	r3, [r3, #0]
 8035518:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 803551c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 803551e:	687b      	ldr	r3, [r7, #4]
 8035520:	2200      	movs	r2, #0
 8035522:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8035524:	687b      	ldr	r3, [r7, #4]
 8035526:	2201      	movs	r2, #1
 8035528:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 803552c:	2300      	movs	r3, #0
}
 803552e:	4618      	mov	r0, r3
 8035530:	3708      	adds	r7, #8
 8035532:	46bd      	mov	sp, r7
 8035534:	bd80      	pop	{r7, pc}

08035536 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8035536:	b580      	push	{r7, lr}
 8035538:	b08c      	sub	sp, #48	; 0x30
 803553a:	af00      	add	r7, sp, #0
 803553c:	60f8      	str	r0, [r7, #12]
 803553e:	60b9      	str	r1, [r7, #8]
 8035540:	607a      	str	r2, [r7, #4]
 8035542:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8035544:	2301      	movs	r3, #1
 8035546:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8035548:	2300      	movs	r3, #0
 803554a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 803554e:	68fb      	ldr	r3, [r7, #12]
 8035550:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8035554:	2b01      	cmp	r3, #1
 8035556:	d101      	bne.n	803555c <HAL_SPI_TransmitReceive+0x26>
 8035558:	2302      	movs	r3, #2
 803555a:	e18a      	b.n	8035872 <HAL_SPI_TransmitReceive+0x33c>
 803555c:	68fb      	ldr	r3, [r7, #12]
 803555e:	2201      	movs	r2, #1
 8035560:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8035564:	f7f6 fea8 	bl	802c2b8 <HAL_GetTick>
 8035568:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 803556a:	68fb      	ldr	r3, [r7, #12]
 803556c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8035570:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8035574:	68fb      	ldr	r3, [r7, #12]
 8035576:	685b      	ldr	r3, [r3, #4]
 8035578:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 803557a:	887b      	ldrh	r3, [r7, #2]
 803557c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 803557e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8035582:	2b01      	cmp	r3, #1
 8035584:	d00f      	beq.n	80355a6 <HAL_SPI_TransmitReceive+0x70>
 8035586:	69fb      	ldr	r3, [r7, #28]
 8035588:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 803558c:	d107      	bne.n	803559e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 803558e:	68fb      	ldr	r3, [r7, #12]
 8035590:	689b      	ldr	r3, [r3, #8]
 8035592:	2b00      	cmp	r3, #0
 8035594:	d103      	bne.n	803559e <HAL_SPI_TransmitReceive+0x68>
 8035596:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 803559a:	2b04      	cmp	r3, #4
 803559c:	d003      	beq.n	80355a6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 803559e:	2302      	movs	r3, #2
 80355a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80355a4:	e15b      	b.n	803585e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80355a6:	68bb      	ldr	r3, [r7, #8]
 80355a8:	2b00      	cmp	r3, #0
 80355aa:	d005      	beq.n	80355b8 <HAL_SPI_TransmitReceive+0x82>
 80355ac:	687b      	ldr	r3, [r7, #4]
 80355ae:	2b00      	cmp	r3, #0
 80355b0:	d002      	beq.n	80355b8 <HAL_SPI_TransmitReceive+0x82>
 80355b2:	887b      	ldrh	r3, [r7, #2]
 80355b4:	2b00      	cmp	r3, #0
 80355b6:	d103      	bne.n	80355c0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80355b8:	2301      	movs	r3, #1
 80355ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80355be:	e14e      	b.n	803585e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80355c0:	68fb      	ldr	r3, [r7, #12]
 80355c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80355c6:	b2db      	uxtb	r3, r3
 80355c8:	2b04      	cmp	r3, #4
 80355ca:	d003      	beq.n	80355d4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80355cc:	68fb      	ldr	r3, [r7, #12]
 80355ce:	2205      	movs	r2, #5
 80355d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80355d4:	68fb      	ldr	r3, [r7, #12]
 80355d6:	2200      	movs	r2, #0
 80355d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80355da:	68fb      	ldr	r3, [r7, #12]
 80355dc:	687a      	ldr	r2, [r7, #4]
 80355de:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80355e0:	68fb      	ldr	r3, [r7, #12]
 80355e2:	887a      	ldrh	r2, [r7, #2]
 80355e4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80355e6:	68fb      	ldr	r3, [r7, #12]
 80355e8:	887a      	ldrh	r2, [r7, #2]
 80355ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80355ec:	68fb      	ldr	r3, [r7, #12]
 80355ee:	68ba      	ldr	r2, [r7, #8]
 80355f0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80355f2:	68fb      	ldr	r3, [r7, #12]
 80355f4:	887a      	ldrh	r2, [r7, #2]
 80355f6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80355f8:	68fb      	ldr	r3, [r7, #12]
 80355fa:	887a      	ldrh	r2, [r7, #2]
 80355fc:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80355fe:	68fb      	ldr	r3, [r7, #12]
 8035600:	2200      	movs	r2, #0
 8035602:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8035604:	68fb      	ldr	r3, [r7, #12]
 8035606:	2200      	movs	r2, #0
 8035608:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 803560a:	68fb      	ldr	r3, [r7, #12]
 803560c:	681b      	ldr	r3, [r3, #0]
 803560e:	681b      	ldr	r3, [r3, #0]
 8035610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8035614:	2b40      	cmp	r3, #64	; 0x40
 8035616:	d007      	beq.n	8035628 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8035618:	68fb      	ldr	r3, [r7, #12]
 803561a:	681b      	ldr	r3, [r3, #0]
 803561c:	681a      	ldr	r2, [r3, #0]
 803561e:	68fb      	ldr	r3, [r7, #12]
 8035620:	681b      	ldr	r3, [r3, #0]
 8035622:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8035626:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8035628:	68fb      	ldr	r3, [r7, #12]
 803562a:	68db      	ldr	r3, [r3, #12]
 803562c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8035630:	d178      	bne.n	8035724 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8035632:	68fb      	ldr	r3, [r7, #12]
 8035634:	685b      	ldr	r3, [r3, #4]
 8035636:	2b00      	cmp	r3, #0
 8035638:	d002      	beq.n	8035640 <HAL_SPI_TransmitReceive+0x10a>
 803563a:	8b7b      	ldrh	r3, [r7, #26]
 803563c:	2b01      	cmp	r3, #1
 803563e:	d166      	bne.n	803570e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8035640:	68fb      	ldr	r3, [r7, #12]
 8035642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8035644:	881a      	ldrh	r2, [r3, #0]
 8035646:	68fb      	ldr	r3, [r7, #12]
 8035648:	681b      	ldr	r3, [r3, #0]
 803564a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 803564c:	68fb      	ldr	r3, [r7, #12]
 803564e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8035650:	1c9a      	adds	r2, r3, #2
 8035652:	68fb      	ldr	r3, [r7, #12]
 8035654:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8035656:	68fb      	ldr	r3, [r7, #12]
 8035658:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 803565a:	b29b      	uxth	r3, r3
 803565c:	3b01      	subs	r3, #1
 803565e:	b29a      	uxth	r2, r3
 8035660:	68fb      	ldr	r3, [r7, #12]
 8035662:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8035664:	e053      	b.n	803570e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8035666:	68fb      	ldr	r3, [r7, #12]
 8035668:	681b      	ldr	r3, [r3, #0]
 803566a:	689b      	ldr	r3, [r3, #8]
 803566c:	f003 0302 	and.w	r3, r3, #2
 8035670:	2b02      	cmp	r3, #2
 8035672:	d11b      	bne.n	80356ac <HAL_SPI_TransmitReceive+0x176>
 8035674:	68fb      	ldr	r3, [r7, #12]
 8035676:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8035678:	b29b      	uxth	r3, r3
 803567a:	2b00      	cmp	r3, #0
 803567c:	d016      	beq.n	80356ac <HAL_SPI_TransmitReceive+0x176>
 803567e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8035680:	2b01      	cmp	r3, #1
 8035682:	d113      	bne.n	80356ac <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8035684:	68fb      	ldr	r3, [r7, #12]
 8035686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8035688:	881a      	ldrh	r2, [r3, #0]
 803568a:	68fb      	ldr	r3, [r7, #12]
 803568c:	681b      	ldr	r3, [r3, #0]
 803568e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8035690:	68fb      	ldr	r3, [r7, #12]
 8035692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8035694:	1c9a      	adds	r2, r3, #2
 8035696:	68fb      	ldr	r3, [r7, #12]
 8035698:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 803569a:	68fb      	ldr	r3, [r7, #12]
 803569c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 803569e:	b29b      	uxth	r3, r3
 80356a0:	3b01      	subs	r3, #1
 80356a2:	b29a      	uxth	r2, r3
 80356a4:	68fb      	ldr	r3, [r7, #12]
 80356a6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80356a8:	2300      	movs	r3, #0
 80356aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80356ac:	68fb      	ldr	r3, [r7, #12]
 80356ae:	681b      	ldr	r3, [r3, #0]
 80356b0:	689b      	ldr	r3, [r3, #8]
 80356b2:	f003 0301 	and.w	r3, r3, #1
 80356b6:	2b01      	cmp	r3, #1
 80356b8:	d119      	bne.n	80356ee <HAL_SPI_TransmitReceive+0x1b8>
 80356ba:	68fb      	ldr	r3, [r7, #12]
 80356bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80356be:	b29b      	uxth	r3, r3
 80356c0:	2b00      	cmp	r3, #0
 80356c2:	d014      	beq.n	80356ee <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80356c4:	68fb      	ldr	r3, [r7, #12]
 80356c6:	681b      	ldr	r3, [r3, #0]
 80356c8:	68da      	ldr	r2, [r3, #12]
 80356ca:	68fb      	ldr	r3, [r7, #12]
 80356cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80356ce:	b292      	uxth	r2, r2
 80356d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80356d2:	68fb      	ldr	r3, [r7, #12]
 80356d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80356d6:	1c9a      	adds	r2, r3, #2
 80356d8:	68fb      	ldr	r3, [r7, #12]
 80356da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80356dc:	68fb      	ldr	r3, [r7, #12]
 80356de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80356e0:	b29b      	uxth	r3, r3
 80356e2:	3b01      	subs	r3, #1
 80356e4:	b29a      	uxth	r2, r3
 80356e6:	68fb      	ldr	r3, [r7, #12]
 80356e8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80356ea:	2301      	movs	r3, #1
 80356ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80356ee:	f7f6 fde3 	bl	802c2b8 <HAL_GetTick>
 80356f2:	4602      	mov	r2, r0
 80356f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80356f6:	1ad3      	subs	r3, r2, r3
 80356f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80356fa:	429a      	cmp	r2, r3
 80356fc:	d807      	bhi.n	803570e <HAL_SPI_TransmitReceive+0x1d8>
 80356fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8035700:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8035704:	d003      	beq.n	803570e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8035706:	2303      	movs	r3, #3
 8035708:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 803570c:	e0a7      	b.n	803585e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 803570e:	68fb      	ldr	r3, [r7, #12]
 8035710:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8035712:	b29b      	uxth	r3, r3
 8035714:	2b00      	cmp	r3, #0
 8035716:	d1a6      	bne.n	8035666 <HAL_SPI_TransmitReceive+0x130>
 8035718:	68fb      	ldr	r3, [r7, #12]
 803571a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 803571c:	b29b      	uxth	r3, r3
 803571e:	2b00      	cmp	r3, #0
 8035720:	d1a1      	bne.n	8035666 <HAL_SPI_TransmitReceive+0x130>
 8035722:	e07c      	b.n	803581e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8035724:	68fb      	ldr	r3, [r7, #12]
 8035726:	685b      	ldr	r3, [r3, #4]
 8035728:	2b00      	cmp	r3, #0
 803572a:	d002      	beq.n	8035732 <HAL_SPI_TransmitReceive+0x1fc>
 803572c:	8b7b      	ldrh	r3, [r7, #26]
 803572e:	2b01      	cmp	r3, #1
 8035730:	d16b      	bne.n	803580a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8035732:	68fb      	ldr	r3, [r7, #12]
 8035734:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8035736:	68fb      	ldr	r3, [r7, #12]
 8035738:	681b      	ldr	r3, [r3, #0]
 803573a:	330c      	adds	r3, #12
 803573c:	7812      	ldrb	r2, [r2, #0]
 803573e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8035740:	68fb      	ldr	r3, [r7, #12]
 8035742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8035744:	1c5a      	adds	r2, r3, #1
 8035746:	68fb      	ldr	r3, [r7, #12]
 8035748:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 803574a:	68fb      	ldr	r3, [r7, #12]
 803574c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 803574e:	b29b      	uxth	r3, r3
 8035750:	3b01      	subs	r3, #1
 8035752:	b29a      	uxth	r2, r3
 8035754:	68fb      	ldr	r3, [r7, #12]
 8035756:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8035758:	e057      	b.n	803580a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 803575a:	68fb      	ldr	r3, [r7, #12]
 803575c:	681b      	ldr	r3, [r3, #0]
 803575e:	689b      	ldr	r3, [r3, #8]
 8035760:	f003 0302 	and.w	r3, r3, #2
 8035764:	2b02      	cmp	r3, #2
 8035766:	d11c      	bne.n	80357a2 <HAL_SPI_TransmitReceive+0x26c>
 8035768:	68fb      	ldr	r3, [r7, #12]
 803576a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 803576c:	b29b      	uxth	r3, r3
 803576e:	2b00      	cmp	r3, #0
 8035770:	d017      	beq.n	80357a2 <HAL_SPI_TransmitReceive+0x26c>
 8035772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8035774:	2b01      	cmp	r3, #1
 8035776:	d114      	bne.n	80357a2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8035778:	68fb      	ldr	r3, [r7, #12]
 803577a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 803577c:	68fb      	ldr	r3, [r7, #12]
 803577e:	681b      	ldr	r3, [r3, #0]
 8035780:	330c      	adds	r3, #12
 8035782:	7812      	ldrb	r2, [r2, #0]
 8035784:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8035786:	68fb      	ldr	r3, [r7, #12]
 8035788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803578a:	1c5a      	adds	r2, r3, #1
 803578c:	68fb      	ldr	r3, [r7, #12]
 803578e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8035790:	68fb      	ldr	r3, [r7, #12]
 8035792:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8035794:	b29b      	uxth	r3, r3
 8035796:	3b01      	subs	r3, #1
 8035798:	b29a      	uxth	r2, r3
 803579a:	68fb      	ldr	r3, [r7, #12]
 803579c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 803579e:	2300      	movs	r3, #0
 80357a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80357a2:	68fb      	ldr	r3, [r7, #12]
 80357a4:	681b      	ldr	r3, [r3, #0]
 80357a6:	689b      	ldr	r3, [r3, #8]
 80357a8:	f003 0301 	and.w	r3, r3, #1
 80357ac:	2b01      	cmp	r3, #1
 80357ae:	d119      	bne.n	80357e4 <HAL_SPI_TransmitReceive+0x2ae>
 80357b0:	68fb      	ldr	r3, [r7, #12]
 80357b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80357b4:	b29b      	uxth	r3, r3
 80357b6:	2b00      	cmp	r3, #0
 80357b8:	d014      	beq.n	80357e4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80357ba:	68fb      	ldr	r3, [r7, #12]
 80357bc:	681b      	ldr	r3, [r3, #0]
 80357be:	68da      	ldr	r2, [r3, #12]
 80357c0:	68fb      	ldr	r3, [r7, #12]
 80357c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80357c4:	b2d2      	uxtb	r2, r2
 80357c6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80357c8:	68fb      	ldr	r3, [r7, #12]
 80357ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80357cc:	1c5a      	adds	r2, r3, #1
 80357ce:	68fb      	ldr	r3, [r7, #12]
 80357d0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80357d2:	68fb      	ldr	r3, [r7, #12]
 80357d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80357d6:	b29b      	uxth	r3, r3
 80357d8:	3b01      	subs	r3, #1
 80357da:	b29a      	uxth	r2, r3
 80357dc:	68fb      	ldr	r3, [r7, #12]
 80357de:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80357e0:	2301      	movs	r3, #1
 80357e2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80357e4:	f7f6 fd68 	bl	802c2b8 <HAL_GetTick>
 80357e8:	4602      	mov	r2, r0
 80357ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80357ec:	1ad3      	subs	r3, r2, r3
 80357ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80357f0:	429a      	cmp	r2, r3
 80357f2:	d803      	bhi.n	80357fc <HAL_SPI_TransmitReceive+0x2c6>
 80357f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80357f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80357fa:	d102      	bne.n	8035802 <HAL_SPI_TransmitReceive+0x2cc>
 80357fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80357fe:	2b00      	cmp	r3, #0
 8035800:	d103      	bne.n	803580a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8035802:	2303      	movs	r3, #3
 8035804:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8035808:	e029      	b.n	803585e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 803580a:	68fb      	ldr	r3, [r7, #12]
 803580c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 803580e:	b29b      	uxth	r3, r3
 8035810:	2b00      	cmp	r3, #0
 8035812:	d1a2      	bne.n	803575a <HAL_SPI_TransmitReceive+0x224>
 8035814:	68fb      	ldr	r3, [r7, #12]
 8035816:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8035818:	b29b      	uxth	r3, r3
 803581a:	2b00      	cmp	r3, #0
 803581c:	d19d      	bne.n	803575a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 803581e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8035820:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8035822:	68f8      	ldr	r0, [r7, #12]
 8035824:	f000 f894 	bl	8035950 <SPI_EndRxTxTransaction>
 8035828:	4603      	mov	r3, r0
 803582a:	2b00      	cmp	r3, #0
 803582c:	d006      	beq.n	803583c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 803582e:	2301      	movs	r3, #1
 8035830:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8035834:	68fb      	ldr	r3, [r7, #12]
 8035836:	2220      	movs	r2, #32
 8035838:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 803583a:	e010      	b.n	803585e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 803583c:	68fb      	ldr	r3, [r7, #12]
 803583e:	689b      	ldr	r3, [r3, #8]
 8035840:	2b00      	cmp	r3, #0
 8035842:	d10b      	bne.n	803585c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8035844:	2300      	movs	r3, #0
 8035846:	617b      	str	r3, [r7, #20]
 8035848:	68fb      	ldr	r3, [r7, #12]
 803584a:	681b      	ldr	r3, [r3, #0]
 803584c:	68db      	ldr	r3, [r3, #12]
 803584e:	617b      	str	r3, [r7, #20]
 8035850:	68fb      	ldr	r3, [r7, #12]
 8035852:	681b      	ldr	r3, [r3, #0]
 8035854:	689b      	ldr	r3, [r3, #8]
 8035856:	617b      	str	r3, [r7, #20]
 8035858:	697b      	ldr	r3, [r7, #20]
 803585a:	e000      	b.n	803585e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 803585c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 803585e:	68fb      	ldr	r3, [r7, #12]
 8035860:	2201      	movs	r2, #1
 8035862:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8035866:	68fb      	ldr	r3, [r7, #12]
 8035868:	2200      	movs	r2, #0
 803586a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 803586e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8035872:	4618      	mov	r0, r3
 8035874:	3730      	adds	r7, #48	; 0x30
 8035876:	46bd      	mov	sp, r7
 8035878:	bd80      	pop	{r7, pc}

0803587a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 803587a:	b580      	push	{r7, lr}
 803587c:	b084      	sub	sp, #16
 803587e:	af00      	add	r7, sp, #0
 8035880:	60f8      	str	r0, [r7, #12]
 8035882:	60b9      	str	r1, [r7, #8]
 8035884:	603b      	str	r3, [r7, #0]
 8035886:	4613      	mov	r3, r2
 8035888:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 803588a:	e04c      	b.n	8035926 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 803588c:	683b      	ldr	r3, [r7, #0]
 803588e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8035892:	d048      	beq.n	8035926 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8035894:	f7f6 fd10 	bl	802c2b8 <HAL_GetTick>
 8035898:	4602      	mov	r2, r0
 803589a:	69bb      	ldr	r3, [r7, #24]
 803589c:	1ad3      	subs	r3, r2, r3
 803589e:	683a      	ldr	r2, [r7, #0]
 80358a0:	429a      	cmp	r2, r3
 80358a2:	d902      	bls.n	80358aa <SPI_WaitFlagStateUntilTimeout+0x30>
 80358a4:	683b      	ldr	r3, [r7, #0]
 80358a6:	2b00      	cmp	r3, #0
 80358a8:	d13d      	bne.n	8035926 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80358aa:	68fb      	ldr	r3, [r7, #12]
 80358ac:	681b      	ldr	r3, [r3, #0]
 80358ae:	685a      	ldr	r2, [r3, #4]
 80358b0:	68fb      	ldr	r3, [r7, #12]
 80358b2:	681b      	ldr	r3, [r3, #0]
 80358b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80358b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80358ba:	68fb      	ldr	r3, [r7, #12]
 80358bc:	685b      	ldr	r3, [r3, #4]
 80358be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80358c2:	d111      	bne.n	80358e8 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80358c4:	68fb      	ldr	r3, [r7, #12]
 80358c6:	689b      	ldr	r3, [r3, #8]
 80358c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80358cc:	d004      	beq.n	80358d8 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80358ce:	68fb      	ldr	r3, [r7, #12]
 80358d0:	689b      	ldr	r3, [r3, #8]
 80358d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80358d6:	d107      	bne.n	80358e8 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80358d8:	68fb      	ldr	r3, [r7, #12]
 80358da:	681b      	ldr	r3, [r3, #0]
 80358dc:	681a      	ldr	r2, [r3, #0]
 80358de:	68fb      	ldr	r3, [r7, #12]
 80358e0:	681b      	ldr	r3, [r3, #0]
 80358e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80358e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80358e8:	68fb      	ldr	r3, [r7, #12]
 80358ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80358ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80358f0:	d10f      	bne.n	8035912 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80358f2:	68fb      	ldr	r3, [r7, #12]
 80358f4:	681b      	ldr	r3, [r3, #0]
 80358f6:	681a      	ldr	r2, [r3, #0]
 80358f8:	68fb      	ldr	r3, [r7, #12]
 80358fa:	681b      	ldr	r3, [r3, #0]
 80358fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8035900:	601a      	str	r2, [r3, #0]
 8035902:	68fb      	ldr	r3, [r7, #12]
 8035904:	681b      	ldr	r3, [r3, #0]
 8035906:	681a      	ldr	r2, [r3, #0]
 8035908:	68fb      	ldr	r3, [r7, #12]
 803590a:	681b      	ldr	r3, [r3, #0]
 803590c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8035910:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8035912:	68fb      	ldr	r3, [r7, #12]
 8035914:	2201      	movs	r2, #1
 8035916:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 803591a:	68fb      	ldr	r3, [r7, #12]
 803591c:	2200      	movs	r2, #0
 803591e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8035922:	2303      	movs	r3, #3
 8035924:	e00f      	b.n	8035946 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8035926:	68fb      	ldr	r3, [r7, #12]
 8035928:	681b      	ldr	r3, [r3, #0]
 803592a:	689a      	ldr	r2, [r3, #8]
 803592c:	68bb      	ldr	r3, [r7, #8]
 803592e:	4013      	ands	r3, r2
 8035930:	68ba      	ldr	r2, [r7, #8]
 8035932:	429a      	cmp	r2, r3
 8035934:	bf0c      	ite	eq
 8035936:	2301      	moveq	r3, #1
 8035938:	2300      	movne	r3, #0
 803593a:	b2db      	uxtb	r3, r3
 803593c:	461a      	mov	r2, r3
 803593e:	79fb      	ldrb	r3, [r7, #7]
 8035940:	429a      	cmp	r2, r3
 8035942:	d1a3      	bne.n	803588c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8035944:	2300      	movs	r3, #0
}
 8035946:	4618      	mov	r0, r3
 8035948:	3710      	adds	r7, #16
 803594a:	46bd      	mov	sp, r7
 803594c:	bd80      	pop	{r7, pc}
	...

08035950 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8035950:	b580      	push	{r7, lr}
 8035952:	b088      	sub	sp, #32
 8035954:	af02      	add	r7, sp, #8
 8035956:	60f8      	str	r0, [r7, #12]
 8035958:	60b9      	str	r1, [r7, #8]
 803595a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 803595c:	4b1b      	ldr	r3, [pc, #108]	; (80359cc <SPI_EndRxTxTransaction+0x7c>)
 803595e:	681b      	ldr	r3, [r3, #0]
 8035960:	4a1b      	ldr	r2, [pc, #108]	; (80359d0 <SPI_EndRxTxTransaction+0x80>)
 8035962:	fba2 2303 	umull	r2, r3, r2, r3
 8035966:	0d5b      	lsrs	r3, r3, #21
 8035968:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 803596c:	fb02 f303 	mul.w	r3, r2, r3
 8035970:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8035972:	68fb      	ldr	r3, [r7, #12]
 8035974:	685b      	ldr	r3, [r3, #4]
 8035976:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 803597a:	d112      	bne.n	80359a2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 803597c:	687b      	ldr	r3, [r7, #4]
 803597e:	9300      	str	r3, [sp, #0]
 8035980:	68bb      	ldr	r3, [r7, #8]
 8035982:	2200      	movs	r2, #0
 8035984:	2180      	movs	r1, #128	; 0x80
 8035986:	68f8      	ldr	r0, [r7, #12]
 8035988:	f7ff ff77 	bl	803587a <SPI_WaitFlagStateUntilTimeout>
 803598c:	4603      	mov	r3, r0
 803598e:	2b00      	cmp	r3, #0
 8035990:	d016      	beq.n	80359c0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8035992:	68fb      	ldr	r3, [r7, #12]
 8035994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8035996:	f043 0220 	orr.w	r2, r3, #32
 803599a:	68fb      	ldr	r3, [r7, #12]
 803599c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 803599e:	2303      	movs	r3, #3
 80359a0:	e00f      	b.n	80359c2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80359a2:	697b      	ldr	r3, [r7, #20]
 80359a4:	2b00      	cmp	r3, #0
 80359a6:	d00a      	beq.n	80359be <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80359a8:	697b      	ldr	r3, [r7, #20]
 80359aa:	3b01      	subs	r3, #1
 80359ac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80359ae:	68fb      	ldr	r3, [r7, #12]
 80359b0:	681b      	ldr	r3, [r3, #0]
 80359b2:	689b      	ldr	r3, [r3, #8]
 80359b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80359b8:	2b80      	cmp	r3, #128	; 0x80
 80359ba:	d0f2      	beq.n	80359a2 <SPI_EndRxTxTransaction+0x52>
 80359bc:	e000      	b.n	80359c0 <SPI_EndRxTxTransaction+0x70>
        break;
 80359be:	bf00      	nop
  }

  return HAL_OK;
 80359c0:	2300      	movs	r3, #0
}
 80359c2:	4618      	mov	r0, r3
 80359c4:	3718      	adds	r7, #24
 80359c6:	46bd      	mov	sp, r7
 80359c8:	bd80      	pop	{r7, pc}
 80359ca:	bf00      	nop
 80359cc:	20000294 	.word	0x20000294
 80359d0:	165e9f81 	.word	0x165e9f81

080359d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80359d4:	b580      	push	{r7, lr}
 80359d6:	b082      	sub	sp, #8
 80359d8:	af00      	add	r7, sp, #0
 80359da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80359dc:	687b      	ldr	r3, [r7, #4]
 80359de:	2b00      	cmp	r3, #0
 80359e0:	d101      	bne.n	80359e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80359e2:	2301      	movs	r3, #1
 80359e4:	e01d      	b.n	8035a22 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80359e6:	687b      	ldr	r3, [r7, #4]
 80359e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80359ec:	b2db      	uxtb	r3, r3
 80359ee:	2b00      	cmp	r3, #0
 80359f0:	d106      	bne.n	8035a00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80359f2:	687b      	ldr	r3, [r7, #4]
 80359f4:	2200      	movs	r2, #0
 80359f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80359fa:	6878      	ldr	r0, [r7, #4]
 80359fc:	f7f6 f890 	bl	802bb20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8035a00:	687b      	ldr	r3, [r7, #4]
 8035a02:	2202      	movs	r2, #2
 8035a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8035a08:	687b      	ldr	r3, [r7, #4]
 8035a0a:	681a      	ldr	r2, [r3, #0]
 8035a0c:	687b      	ldr	r3, [r7, #4]
 8035a0e:	3304      	adds	r3, #4
 8035a10:	4619      	mov	r1, r3
 8035a12:	4610      	mov	r0, r2
 8035a14:	f000 fa58 	bl	8035ec8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8035a18:	687b      	ldr	r3, [r7, #4]
 8035a1a:	2201      	movs	r2, #1
 8035a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8035a20:	2300      	movs	r3, #0
}
 8035a22:	4618      	mov	r0, r3
 8035a24:	3708      	adds	r7, #8
 8035a26:	46bd      	mov	sp, r7
 8035a28:	bd80      	pop	{r7, pc}

08035a2a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8035a2a:	b480      	push	{r7}
 8035a2c:	b085      	sub	sp, #20
 8035a2e:	af00      	add	r7, sp, #0
 8035a30:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8035a32:	687b      	ldr	r3, [r7, #4]
 8035a34:	681b      	ldr	r3, [r3, #0]
 8035a36:	68da      	ldr	r2, [r3, #12]
 8035a38:	687b      	ldr	r3, [r7, #4]
 8035a3a:	681b      	ldr	r3, [r3, #0]
 8035a3c:	f042 0201 	orr.w	r2, r2, #1
 8035a40:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8035a42:	687b      	ldr	r3, [r7, #4]
 8035a44:	681b      	ldr	r3, [r3, #0]
 8035a46:	689b      	ldr	r3, [r3, #8]
 8035a48:	f003 0307 	and.w	r3, r3, #7
 8035a4c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8035a4e:	68fb      	ldr	r3, [r7, #12]
 8035a50:	2b06      	cmp	r3, #6
 8035a52:	d007      	beq.n	8035a64 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8035a54:	687b      	ldr	r3, [r7, #4]
 8035a56:	681b      	ldr	r3, [r3, #0]
 8035a58:	681a      	ldr	r2, [r3, #0]
 8035a5a:	687b      	ldr	r3, [r7, #4]
 8035a5c:	681b      	ldr	r3, [r3, #0]
 8035a5e:	f042 0201 	orr.w	r2, r2, #1
 8035a62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8035a64:	2300      	movs	r3, #0
}
 8035a66:	4618      	mov	r0, r3
 8035a68:	3714      	adds	r7, #20
 8035a6a:	46bd      	mov	sp, r7
 8035a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035a70:	4770      	bx	lr

08035a72 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8035a72:	b580      	push	{r7, lr}
 8035a74:	b082      	sub	sp, #8
 8035a76:	af00      	add	r7, sp, #0
 8035a78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8035a7a:	687b      	ldr	r3, [r7, #4]
 8035a7c:	2b00      	cmp	r3, #0
 8035a7e:	d101      	bne.n	8035a84 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8035a80:	2301      	movs	r3, #1
 8035a82:	e01d      	b.n	8035ac0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8035a84:	687b      	ldr	r3, [r7, #4]
 8035a86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8035a8a:	b2db      	uxtb	r3, r3
 8035a8c:	2b00      	cmp	r3, #0
 8035a8e:	d106      	bne.n	8035a9e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8035a90:	687b      	ldr	r3, [r7, #4]
 8035a92:	2200      	movs	r2, #0
 8035a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8035a98:	6878      	ldr	r0, [r7, #4]
 8035a9a:	f000 f815 	bl	8035ac8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8035a9e:	687b      	ldr	r3, [r7, #4]
 8035aa0:	2202      	movs	r2, #2
 8035aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8035aa6:	687b      	ldr	r3, [r7, #4]
 8035aa8:	681a      	ldr	r2, [r3, #0]
 8035aaa:	687b      	ldr	r3, [r7, #4]
 8035aac:	3304      	adds	r3, #4
 8035aae:	4619      	mov	r1, r3
 8035ab0:	4610      	mov	r0, r2
 8035ab2:	f000 fa09 	bl	8035ec8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8035ab6:	687b      	ldr	r3, [r7, #4]
 8035ab8:	2201      	movs	r2, #1
 8035aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8035abe:	2300      	movs	r3, #0
}
 8035ac0:	4618      	mov	r0, r3
 8035ac2:	3708      	adds	r7, #8
 8035ac4:	46bd      	mov	sp, r7
 8035ac6:	bd80      	pop	{r7, pc}

08035ac8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8035ac8:	b480      	push	{r7}
 8035aca:	b083      	sub	sp, #12
 8035acc:	af00      	add	r7, sp, #0
 8035ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8035ad0:	bf00      	nop
 8035ad2:	370c      	adds	r7, #12
 8035ad4:	46bd      	mov	sp, r7
 8035ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035ada:	4770      	bx	lr

08035adc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8035adc:	b580      	push	{r7, lr}
 8035ade:	b082      	sub	sp, #8
 8035ae0:	af00      	add	r7, sp, #0
 8035ae2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8035ae4:	687b      	ldr	r3, [r7, #4]
 8035ae6:	681b      	ldr	r3, [r3, #0]
 8035ae8:	691b      	ldr	r3, [r3, #16]
 8035aea:	f003 0302 	and.w	r3, r3, #2
 8035aee:	2b02      	cmp	r3, #2
 8035af0:	d122      	bne.n	8035b38 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8035af2:	687b      	ldr	r3, [r7, #4]
 8035af4:	681b      	ldr	r3, [r3, #0]
 8035af6:	68db      	ldr	r3, [r3, #12]
 8035af8:	f003 0302 	and.w	r3, r3, #2
 8035afc:	2b02      	cmp	r3, #2
 8035afe:	d11b      	bne.n	8035b38 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8035b00:	687b      	ldr	r3, [r7, #4]
 8035b02:	681b      	ldr	r3, [r3, #0]
 8035b04:	f06f 0202 	mvn.w	r2, #2
 8035b08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8035b0a:	687b      	ldr	r3, [r7, #4]
 8035b0c:	2201      	movs	r2, #1
 8035b0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8035b10:	687b      	ldr	r3, [r7, #4]
 8035b12:	681b      	ldr	r3, [r3, #0]
 8035b14:	699b      	ldr	r3, [r3, #24]
 8035b16:	f003 0303 	and.w	r3, r3, #3
 8035b1a:	2b00      	cmp	r3, #0
 8035b1c:	d003      	beq.n	8035b26 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8035b1e:	6878      	ldr	r0, [r7, #4]
 8035b20:	f000 f9b4 	bl	8035e8c <HAL_TIM_IC_CaptureCallback>
 8035b24:	e005      	b.n	8035b32 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8035b26:	6878      	ldr	r0, [r7, #4]
 8035b28:	f000 f9a6 	bl	8035e78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8035b2c:	6878      	ldr	r0, [r7, #4]
 8035b2e:	f000 f9b7 	bl	8035ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8035b32:	687b      	ldr	r3, [r7, #4]
 8035b34:	2200      	movs	r2, #0
 8035b36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8035b38:	687b      	ldr	r3, [r7, #4]
 8035b3a:	681b      	ldr	r3, [r3, #0]
 8035b3c:	691b      	ldr	r3, [r3, #16]
 8035b3e:	f003 0304 	and.w	r3, r3, #4
 8035b42:	2b04      	cmp	r3, #4
 8035b44:	d122      	bne.n	8035b8c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8035b46:	687b      	ldr	r3, [r7, #4]
 8035b48:	681b      	ldr	r3, [r3, #0]
 8035b4a:	68db      	ldr	r3, [r3, #12]
 8035b4c:	f003 0304 	and.w	r3, r3, #4
 8035b50:	2b04      	cmp	r3, #4
 8035b52:	d11b      	bne.n	8035b8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8035b54:	687b      	ldr	r3, [r7, #4]
 8035b56:	681b      	ldr	r3, [r3, #0]
 8035b58:	f06f 0204 	mvn.w	r2, #4
 8035b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8035b5e:	687b      	ldr	r3, [r7, #4]
 8035b60:	2202      	movs	r2, #2
 8035b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8035b64:	687b      	ldr	r3, [r7, #4]
 8035b66:	681b      	ldr	r3, [r3, #0]
 8035b68:	699b      	ldr	r3, [r3, #24]
 8035b6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8035b6e:	2b00      	cmp	r3, #0
 8035b70:	d003      	beq.n	8035b7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8035b72:	6878      	ldr	r0, [r7, #4]
 8035b74:	f000 f98a 	bl	8035e8c <HAL_TIM_IC_CaptureCallback>
 8035b78:	e005      	b.n	8035b86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8035b7a:	6878      	ldr	r0, [r7, #4]
 8035b7c:	f000 f97c 	bl	8035e78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8035b80:	6878      	ldr	r0, [r7, #4]
 8035b82:	f000 f98d 	bl	8035ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8035b86:	687b      	ldr	r3, [r7, #4]
 8035b88:	2200      	movs	r2, #0
 8035b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8035b8c:	687b      	ldr	r3, [r7, #4]
 8035b8e:	681b      	ldr	r3, [r3, #0]
 8035b90:	691b      	ldr	r3, [r3, #16]
 8035b92:	f003 0308 	and.w	r3, r3, #8
 8035b96:	2b08      	cmp	r3, #8
 8035b98:	d122      	bne.n	8035be0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8035b9a:	687b      	ldr	r3, [r7, #4]
 8035b9c:	681b      	ldr	r3, [r3, #0]
 8035b9e:	68db      	ldr	r3, [r3, #12]
 8035ba0:	f003 0308 	and.w	r3, r3, #8
 8035ba4:	2b08      	cmp	r3, #8
 8035ba6:	d11b      	bne.n	8035be0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8035ba8:	687b      	ldr	r3, [r7, #4]
 8035baa:	681b      	ldr	r3, [r3, #0]
 8035bac:	f06f 0208 	mvn.w	r2, #8
 8035bb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8035bb2:	687b      	ldr	r3, [r7, #4]
 8035bb4:	2204      	movs	r2, #4
 8035bb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8035bb8:	687b      	ldr	r3, [r7, #4]
 8035bba:	681b      	ldr	r3, [r3, #0]
 8035bbc:	69db      	ldr	r3, [r3, #28]
 8035bbe:	f003 0303 	and.w	r3, r3, #3
 8035bc2:	2b00      	cmp	r3, #0
 8035bc4:	d003      	beq.n	8035bce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8035bc6:	6878      	ldr	r0, [r7, #4]
 8035bc8:	f000 f960 	bl	8035e8c <HAL_TIM_IC_CaptureCallback>
 8035bcc:	e005      	b.n	8035bda <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8035bce:	6878      	ldr	r0, [r7, #4]
 8035bd0:	f000 f952 	bl	8035e78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8035bd4:	6878      	ldr	r0, [r7, #4]
 8035bd6:	f000 f963 	bl	8035ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8035bda:	687b      	ldr	r3, [r7, #4]
 8035bdc:	2200      	movs	r2, #0
 8035bde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8035be0:	687b      	ldr	r3, [r7, #4]
 8035be2:	681b      	ldr	r3, [r3, #0]
 8035be4:	691b      	ldr	r3, [r3, #16]
 8035be6:	f003 0310 	and.w	r3, r3, #16
 8035bea:	2b10      	cmp	r3, #16
 8035bec:	d122      	bne.n	8035c34 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8035bee:	687b      	ldr	r3, [r7, #4]
 8035bf0:	681b      	ldr	r3, [r3, #0]
 8035bf2:	68db      	ldr	r3, [r3, #12]
 8035bf4:	f003 0310 	and.w	r3, r3, #16
 8035bf8:	2b10      	cmp	r3, #16
 8035bfa:	d11b      	bne.n	8035c34 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8035bfc:	687b      	ldr	r3, [r7, #4]
 8035bfe:	681b      	ldr	r3, [r3, #0]
 8035c00:	f06f 0210 	mvn.w	r2, #16
 8035c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8035c06:	687b      	ldr	r3, [r7, #4]
 8035c08:	2208      	movs	r2, #8
 8035c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8035c0c:	687b      	ldr	r3, [r7, #4]
 8035c0e:	681b      	ldr	r3, [r3, #0]
 8035c10:	69db      	ldr	r3, [r3, #28]
 8035c12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8035c16:	2b00      	cmp	r3, #0
 8035c18:	d003      	beq.n	8035c22 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8035c1a:	6878      	ldr	r0, [r7, #4]
 8035c1c:	f000 f936 	bl	8035e8c <HAL_TIM_IC_CaptureCallback>
 8035c20:	e005      	b.n	8035c2e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8035c22:	6878      	ldr	r0, [r7, #4]
 8035c24:	f000 f928 	bl	8035e78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8035c28:	6878      	ldr	r0, [r7, #4]
 8035c2a:	f000 f939 	bl	8035ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8035c2e:	687b      	ldr	r3, [r7, #4]
 8035c30:	2200      	movs	r2, #0
 8035c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8035c34:	687b      	ldr	r3, [r7, #4]
 8035c36:	681b      	ldr	r3, [r3, #0]
 8035c38:	691b      	ldr	r3, [r3, #16]
 8035c3a:	f003 0301 	and.w	r3, r3, #1
 8035c3e:	2b01      	cmp	r3, #1
 8035c40:	d10e      	bne.n	8035c60 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8035c42:	687b      	ldr	r3, [r7, #4]
 8035c44:	681b      	ldr	r3, [r3, #0]
 8035c46:	68db      	ldr	r3, [r3, #12]
 8035c48:	f003 0301 	and.w	r3, r3, #1
 8035c4c:	2b01      	cmp	r3, #1
 8035c4e:	d107      	bne.n	8035c60 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8035c50:	687b      	ldr	r3, [r7, #4]
 8035c52:	681b      	ldr	r3, [r3, #0]
 8035c54:	f06f 0201 	mvn.w	r2, #1
 8035c58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8035c5a:	6878      	ldr	r0, [r7, #4]
 8035c5c:	f7f5 fb98 	bl	802b390 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8035c60:	687b      	ldr	r3, [r7, #4]
 8035c62:	681b      	ldr	r3, [r3, #0]
 8035c64:	691b      	ldr	r3, [r3, #16]
 8035c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8035c6a:	2b80      	cmp	r3, #128	; 0x80
 8035c6c:	d10e      	bne.n	8035c8c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8035c6e:	687b      	ldr	r3, [r7, #4]
 8035c70:	681b      	ldr	r3, [r3, #0]
 8035c72:	68db      	ldr	r3, [r3, #12]
 8035c74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8035c78:	2b80      	cmp	r3, #128	; 0x80
 8035c7a:	d107      	bne.n	8035c8c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8035c7c:	687b      	ldr	r3, [r7, #4]
 8035c7e:	681b      	ldr	r3, [r3, #0]
 8035c80:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8035c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8035c86:	6878      	ldr	r0, [r7, #4]
 8035c88:	f000 fb78 	bl	803637c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8035c8c:	687b      	ldr	r3, [r7, #4]
 8035c8e:	681b      	ldr	r3, [r3, #0]
 8035c90:	691b      	ldr	r3, [r3, #16]
 8035c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8035c96:	2b40      	cmp	r3, #64	; 0x40
 8035c98:	d10e      	bne.n	8035cb8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8035c9a:	687b      	ldr	r3, [r7, #4]
 8035c9c:	681b      	ldr	r3, [r3, #0]
 8035c9e:	68db      	ldr	r3, [r3, #12]
 8035ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8035ca4:	2b40      	cmp	r3, #64	; 0x40
 8035ca6:	d107      	bne.n	8035cb8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8035ca8:	687b      	ldr	r3, [r7, #4]
 8035caa:	681b      	ldr	r3, [r3, #0]
 8035cac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8035cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8035cb2:	6878      	ldr	r0, [r7, #4]
 8035cb4:	f000 f8fe 	bl	8035eb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8035cb8:	687b      	ldr	r3, [r7, #4]
 8035cba:	681b      	ldr	r3, [r3, #0]
 8035cbc:	691b      	ldr	r3, [r3, #16]
 8035cbe:	f003 0320 	and.w	r3, r3, #32
 8035cc2:	2b20      	cmp	r3, #32
 8035cc4:	d10e      	bne.n	8035ce4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8035cc6:	687b      	ldr	r3, [r7, #4]
 8035cc8:	681b      	ldr	r3, [r3, #0]
 8035cca:	68db      	ldr	r3, [r3, #12]
 8035ccc:	f003 0320 	and.w	r3, r3, #32
 8035cd0:	2b20      	cmp	r3, #32
 8035cd2:	d107      	bne.n	8035ce4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8035cd4:	687b      	ldr	r3, [r7, #4]
 8035cd6:	681b      	ldr	r3, [r3, #0]
 8035cd8:	f06f 0220 	mvn.w	r2, #32
 8035cdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8035cde:	6878      	ldr	r0, [r7, #4]
 8035ce0:	f000 fb42 	bl	8036368 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8035ce4:	bf00      	nop
 8035ce6:	3708      	adds	r7, #8
 8035ce8:	46bd      	mov	sp, r7
 8035cea:	bd80      	pop	{r7, pc}

08035cec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8035cec:	b580      	push	{r7, lr}
 8035cee:	b084      	sub	sp, #16
 8035cf0:	af00      	add	r7, sp, #0
 8035cf2:	60f8      	str	r0, [r7, #12]
 8035cf4:	60b9      	str	r1, [r7, #8]
 8035cf6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8035cf8:	68fb      	ldr	r3, [r7, #12]
 8035cfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8035cfe:	2b01      	cmp	r3, #1
 8035d00:	d101      	bne.n	8035d06 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8035d02:	2302      	movs	r3, #2
 8035d04:	e0b4      	b.n	8035e70 <HAL_TIM_PWM_ConfigChannel+0x184>
 8035d06:	68fb      	ldr	r3, [r7, #12]
 8035d08:	2201      	movs	r2, #1
 8035d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8035d0e:	68fb      	ldr	r3, [r7, #12]
 8035d10:	2202      	movs	r2, #2
 8035d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8035d16:	687b      	ldr	r3, [r7, #4]
 8035d18:	2b0c      	cmp	r3, #12
 8035d1a:	f200 809f 	bhi.w	8035e5c <HAL_TIM_PWM_ConfigChannel+0x170>
 8035d1e:	a201      	add	r2, pc, #4	; (adr r2, 8035d24 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8035d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8035d24:	08035d59 	.word	0x08035d59
 8035d28:	08035e5d 	.word	0x08035e5d
 8035d2c:	08035e5d 	.word	0x08035e5d
 8035d30:	08035e5d 	.word	0x08035e5d
 8035d34:	08035d99 	.word	0x08035d99
 8035d38:	08035e5d 	.word	0x08035e5d
 8035d3c:	08035e5d 	.word	0x08035e5d
 8035d40:	08035e5d 	.word	0x08035e5d
 8035d44:	08035ddb 	.word	0x08035ddb
 8035d48:	08035e5d 	.word	0x08035e5d
 8035d4c:	08035e5d 	.word	0x08035e5d
 8035d50:	08035e5d 	.word	0x08035e5d
 8035d54:	08035e1b 	.word	0x08035e1b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8035d58:	68fb      	ldr	r3, [r7, #12]
 8035d5a:	681b      	ldr	r3, [r3, #0]
 8035d5c:	68b9      	ldr	r1, [r7, #8]
 8035d5e:	4618      	mov	r0, r3
 8035d60:	f000 f952 	bl	8036008 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8035d64:	68fb      	ldr	r3, [r7, #12]
 8035d66:	681b      	ldr	r3, [r3, #0]
 8035d68:	699a      	ldr	r2, [r3, #24]
 8035d6a:	68fb      	ldr	r3, [r7, #12]
 8035d6c:	681b      	ldr	r3, [r3, #0]
 8035d6e:	f042 0208 	orr.w	r2, r2, #8
 8035d72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8035d74:	68fb      	ldr	r3, [r7, #12]
 8035d76:	681b      	ldr	r3, [r3, #0]
 8035d78:	699a      	ldr	r2, [r3, #24]
 8035d7a:	68fb      	ldr	r3, [r7, #12]
 8035d7c:	681b      	ldr	r3, [r3, #0]
 8035d7e:	f022 0204 	bic.w	r2, r2, #4
 8035d82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8035d84:	68fb      	ldr	r3, [r7, #12]
 8035d86:	681b      	ldr	r3, [r3, #0]
 8035d88:	6999      	ldr	r1, [r3, #24]
 8035d8a:	68bb      	ldr	r3, [r7, #8]
 8035d8c:	691a      	ldr	r2, [r3, #16]
 8035d8e:	68fb      	ldr	r3, [r7, #12]
 8035d90:	681b      	ldr	r3, [r3, #0]
 8035d92:	430a      	orrs	r2, r1
 8035d94:	619a      	str	r2, [r3, #24]
      break;
 8035d96:	e062      	b.n	8035e5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8035d98:	68fb      	ldr	r3, [r7, #12]
 8035d9a:	681b      	ldr	r3, [r3, #0]
 8035d9c:	68b9      	ldr	r1, [r7, #8]
 8035d9e:	4618      	mov	r0, r3
 8035da0:	f000 f9a2 	bl	80360e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8035da4:	68fb      	ldr	r3, [r7, #12]
 8035da6:	681b      	ldr	r3, [r3, #0]
 8035da8:	699a      	ldr	r2, [r3, #24]
 8035daa:	68fb      	ldr	r3, [r7, #12]
 8035dac:	681b      	ldr	r3, [r3, #0]
 8035dae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8035db2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8035db4:	68fb      	ldr	r3, [r7, #12]
 8035db6:	681b      	ldr	r3, [r3, #0]
 8035db8:	699a      	ldr	r2, [r3, #24]
 8035dba:	68fb      	ldr	r3, [r7, #12]
 8035dbc:	681b      	ldr	r3, [r3, #0]
 8035dbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8035dc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8035dc4:	68fb      	ldr	r3, [r7, #12]
 8035dc6:	681b      	ldr	r3, [r3, #0]
 8035dc8:	6999      	ldr	r1, [r3, #24]
 8035dca:	68bb      	ldr	r3, [r7, #8]
 8035dcc:	691b      	ldr	r3, [r3, #16]
 8035dce:	021a      	lsls	r2, r3, #8
 8035dd0:	68fb      	ldr	r3, [r7, #12]
 8035dd2:	681b      	ldr	r3, [r3, #0]
 8035dd4:	430a      	orrs	r2, r1
 8035dd6:	619a      	str	r2, [r3, #24]
      break;
 8035dd8:	e041      	b.n	8035e5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8035dda:	68fb      	ldr	r3, [r7, #12]
 8035ddc:	681b      	ldr	r3, [r3, #0]
 8035dde:	68b9      	ldr	r1, [r7, #8]
 8035de0:	4618      	mov	r0, r3
 8035de2:	f000 f9f7 	bl	80361d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8035de6:	68fb      	ldr	r3, [r7, #12]
 8035de8:	681b      	ldr	r3, [r3, #0]
 8035dea:	69da      	ldr	r2, [r3, #28]
 8035dec:	68fb      	ldr	r3, [r7, #12]
 8035dee:	681b      	ldr	r3, [r3, #0]
 8035df0:	f042 0208 	orr.w	r2, r2, #8
 8035df4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8035df6:	68fb      	ldr	r3, [r7, #12]
 8035df8:	681b      	ldr	r3, [r3, #0]
 8035dfa:	69da      	ldr	r2, [r3, #28]
 8035dfc:	68fb      	ldr	r3, [r7, #12]
 8035dfe:	681b      	ldr	r3, [r3, #0]
 8035e00:	f022 0204 	bic.w	r2, r2, #4
 8035e04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8035e06:	68fb      	ldr	r3, [r7, #12]
 8035e08:	681b      	ldr	r3, [r3, #0]
 8035e0a:	69d9      	ldr	r1, [r3, #28]
 8035e0c:	68bb      	ldr	r3, [r7, #8]
 8035e0e:	691a      	ldr	r2, [r3, #16]
 8035e10:	68fb      	ldr	r3, [r7, #12]
 8035e12:	681b      	ldr	r3, [r3, #0]
 8035e14:	430a      	orrs	r2, r1
 8035e16:	61da      	str	r2, [r3, #28]
      break;
 8035e18:	e021      	b.n	8035e5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8035e1a:	68fb      	ldr	r3, [r7, #12]
 8035e1c:	681b      	ldr	r3, [r3, #0]
 8035e1e:	68b9      	ldr	r1, [r7, #8]
 8035e20:	4618      	mov	r0, r3
 8035e22:	f000 fa4b 	bl	80362bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8035e26:	68fb      	ldr	r3, [r7, #12]
 8035e28:	681b      	ldr	r3, [r3, #0]
 8035e2a:	69da      	ldr	r2, [r3, #28]
 8035e2c:	68fb      	ldr	r3, [r7, #12]
 8035e2e:	681b      	ldr	r3, [r3, #0]
 8035e30:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8035e34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8035e36:	68fb      	ldr	r3, [r7, #12]
 8035e38:	681b      	ldr	r3, [r3, #0]
 8035e3a:	69da      	ldr	r2, [r3, #28]
 8035e3c:	68fb      	ldr	r3, [r7, #12]
 8035e3e:	681b      	ldr	r3, [r3, #0]
 8035e40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8035e44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8035e46:	68fb      	ldr	r3, [r7, #12]
 8035e48:	681b      	ldr	r3, [r3, #0]
 8035e4a:	69d9      	ldr	r1, [r3, #28]
 8035e4c:	68bb      	ldr	r3, [r7, #8]
 8035e4e:	691b      	ldr	r3, [r3, #16]
 8035e50:	021a      	lsls	r2, r3, #8
 8035e52:	68fb      	ldr	r3, [r7, #12]
 8035e54:	681b      	ldr	r3, [r3, #0]
 8035e56:	430a      	orrs	r2, r1
 8035e58:	61da      	str	r2, [r3, #28]
      break;
 8035e5a:	e000      	b.n	8035e5e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8035e5c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8035e5e:	68fb      	ldr	r3, [r7, #12]
 8035e60:	2201      	movs	r2, #1
 8035e62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8035e66:	68fb      	ldr	r3, [r7, #12]
 8035e68:	2200      	movs	r2, #0
 8035e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8035e6e:	2300      	movs	r3, #0
}
 8035e70:	4618      	mov	r0, r3
 8035e72:	3710      	adds	r7, #16
 8035e74:	46bd      	mov	sp, r7
 8035e76:	bd80      	pop	{r7, pc}

08035e78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8035e78:	b480      	push	{r7}
 8035e7a:	b083      	sub	sp, #12
 8035e7c:	af00      	add	r7, sp, #0
 8035e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8035e80:	bf00      	nop
 8035e82:	370c      	adds	r7, #12
 8035e84:	46bd      	mov	sp, r7
 8035e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035e8a:	4770      	bx	lr

08035e8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8035e8c:	b480      	push	{r7}
 8035e8e:	b083      	sub	sp, #12
 8035e90:	af00      	add	r7, sp, #0
 8035e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8035e94:	bf00      	nop
 8035e96:	370c      	adds	r7, #12
 8035e98:	46bd      	mov	sp, r7
 8035e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035e9e:	4770      	bx	lr

08035ea0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8035ea0:	b480      	push	{r7}
 8035ea2:	b083      	sub	sp, #12
 8035ea4:	af00      	add	r7, sp, #0
 8035ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8035ea8:	bf00      	nop
 8035eaa:	370c      	adds	r7, #12
 8035eac:	46bd      	mov	sp, r7
 8035eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035eb2:	4770      	bx	lr

08035eb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8035eb4:	b480      	push	{r7}
 8035eb6:	b083      	sub	sp, #12
 8035eb8:	af00      	add	r7, sp, #0
 8035eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8035ebc:	bf00      	nop
 8035ebe:	370c      	adds	r7, #12
 8035ec0:	46bd      	mov	sp, r7
 8035ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035ec6:	4770      	bx	lr

08035ec8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8035ec8:	b480      	push	{r7}
 8035eca:	b085      	sub	sp, #20
 8035ecc:	af00      	add	r7, sp, #0
 8035ece:	6078      	str	r0, [r7, #4]
 8035ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8035ed2:	687b      	ldr	r3, [r7, #4]
 8035ed4:	681b      	ldr	r3, [r3, #0]
 8035ed6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8035ed8:	687b      	ldr	r3, [r7, #4]
 8035eda:	4a40      	ldr	r2, [pc, #256]	; (8035fdc <TIM_Base_SetConfig+0x114>)
 8035edc:	4293      	cmp	r3, r2
 8035ede:	d013      	beq.n	8035f08 <TIM_Base_SetConfig+0x40>
 8035ee0:	687b      	ldr	r3, [r7, #4]
 8035ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8035ee6:	d00f      	beq.n	8035f08 <TIM_Base_SetConfig+0x40>
 8035ee8:	687b      	ldr	r3, [r7, #4]
 8035eea:	4a3d      	ldr	r2, [pc, #244]	; (8035fe0 <TIM_Base_SetConfig+0x118>)
 8035eec:	4293      	cmp	r3, r2
 8035eee:	d00b      	beq.n	8035f08 <TIM_Base_SetConfig+0x40>
 8035ef0:	687b      	ldr	r3, [r7, #4]
 8035ef2:	4a3c      	ldr	r2, [pc, #240]	; (8035fe4 <TIM_Base_SetConfig+0x11c>)
 8035ef4:	4293      	cmp	r3, r2
 8035ef6:	d007      	beq.n	8035f08 <TIM_Base_SetConfig+0x40>
 8035ef8:	687b      	ldr	r3, [r7, #4]
 8035efa:	4a3b      	ldr	r2, [pc, #236]	; (8035fe8 <TIM_Base_SetConfig+0x120>)
 8035efc:	4293      	cmp	r3, r2
 8035efe:	d003      	beq.n	8035f08 <TIM_Base_SetConfig+0x40>
 8035f00:	687b      	ldr	r3, [r7, #4]
 8035f02:	4a3a      	ldr	r2, [pc, #232]	; (8035fec <TIM_Base_SetConfig+0x124>)
 8035f04:	4293      	cmp	r3, r2
 8035f06:	d108      	bne.n	8035f1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8035f08:	68fb      	ldr	r3, [r7, #12]
 8035f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8035f0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8035f10:	683b      	ldr	r3, [r7, #0]
 8035f12:	685b      	ldr	r3, [r3, #4]
 8035f14:	68fa      	ldr	r2, [r7, #12]
 8035f16:	4313      	orrs	r3, r2
 8035f18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8035f1a:	687b      	ldr	r3, [r7, #4]
 8035f1c:	4a2f      	ldr	r2, [pc, #188]	; (8035fdc <TIM_Base_SetConfig+0x114>)
 8035f1e:	4293      	cmp	r3, r2
 8035f20:	d02b      	beq.n	8035f7a <TIM_Base_SetConfig+0xb2>
 8035f22:	687b      	ldr	r3, [r7, #4]
 8035f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8035f28:	d027      	beq.n	8035f7a <TIM_Base_SetConfig+0xb2>
 8035f2a:	687b      	ldr	r3, [r7, #4]
 8035f2c:	4a2c      	ldr	r2, [pc, #176]	; (8035fe0 <TIM_Base_SetConfig+0x118>)
 8035f2e:	4293      	cmp	r3, r2
 8035f30:	d023      	beq.n	8035f7a <TIM_Base_SetConfig+0xb2>
 8035f32:	687b      	ldr	r3, [r7, #4]
 8035f34:	4a2b      	ldr	r2, [pc, #172]	; (8035fe4 <TIM_Base_SetConfig+0x11c>)
 8035f36:	4293      	cmp	r3, r2
 8035f38:	d01f      	beq.n	8035f7a <TIM_Base_SetConfig+0xb2>
 8035f3a:	687b      	ldr	r3, [r7, #4]
 8035f3c:	4a2a      	ldr	r2, [pc, #168]	; (8035fe8 <TIM_Base_SetConfig+0x120>)
 8035f3e:	4293      	cmp	r3, r2
 8035f40:	d01b      	beq.n	8035f7a <TIM_Base_SetConfig+0xb2>
 8035f42:	687b      	ldr	r3, [r7, #4]
 8035f44:	4a29      	ldr	r2, [pc, #164]	; (8035fec <TIM_Base_SetConfig+0x124>)
 8035f46:	4293      	cmp	r3, r2
 8035f48:	d017      	beq.n	8035f7a <TIM_Base_SetConfig+0xb2>
 8035f4a:	687b      	ldr	r3, [r7, #4]
 8035f4c:	4a28      	ldr	r2, [pc, #160]	; (8035ff0 <TIM_Base_SetConfig+0x128>)
 8035f4e:	4293      	cmp	r3, r2
 8035f50:	d013      	beq.n	8035f7a <TIM_Base_SetConfig+0xb2>
 8035f52:	687b      	ldr	r3, [r7, #4]
 8035f54:	4a27      	ldr	r2, [pc, #156]	; (8035ff4 <TIM_Base_SetConfig+0x12c>)
 8035f56:	4293      	cmp	r3, r2
 8035f58:	d00f      	beq.n	8035f7a <TIM_Base_SetConfig+0xb2>
 8035f5a:	687b      	ldr	r3, [r7, #4]
 8035f5c:	4a26      	ldr	r2, [pc, #152]	; (8035ff8 <TIM_Base_SetConfig+0x130>)
 8035f5e:	4293      	cmp	r3, r2
 8035f60:	d00b      	beq.n	8035f7a <TIM_Base_SetConfig+0xb2>
 8035f62:	687b      	ldr	r3, [r7, #4]
 8035f64:	4a25      	ldr	r2, [pc, #148]	; (8035ffc <TIM_Base_SetConfig+0x134>)
 8035f66:	4293      	cmp	r3, r2
 8035f68:	d007      	beq.n	8035f7a <TIM_Base_SetConfig+0xb2>
 8035f6a:	687b      	ldr	r3, [r7, #4]
 8035f6c:	4a24      	ldr	r2, [pc, #144]	; (8036000 <TIM_Base_SetConfig+0x138>)
 8035f6e:	4293      	cmp	r3, r2
 8035f70:	d003      	beq.n	8035f7a <TIM_Base_SetConfig+0xb2>
 8035f72:	687b      	ldr	r3, [r7, #4]
 8035f74:	4a23      	ldr	r2, [pc, #140]	; (8036004 <TIM_Base_SetConfig+0x13c>)
 8035f76:	4293      	cmp	r3, r2
 8035f78:	d108      	bne.n	8035f8c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8035f7a:	68fb      	ldr	r3, [r7, #12]
 8035f7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8035f80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8035f82:	683b      	ldr	r3, [r7, #0]
 8035f84:	68db      	ldr	r3, [r3, #12]
 8035f86:	68fa      	ldr	r2, [r7, #12]
 8035f88:	4313      	orrs	r3, r2
 8035f8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8035f8c:	68fb      	ldr	r3, [r7, #12]
 8035f8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8035f92:	683b      	ldr	r3, [r7, #0]
 8035f94:	695b      	ldr	r3, [r3, #20]
 8035f96:	4313      	orrs	r3, r2
 8035f98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8035f9a:	687b      	ldr	r3, [r7, #4]
 8035f9c:	68fa      	ldr	r2, [r7, #12]
 8035f9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8035fa0:	683b      	ldr	r3, [r7, #0]
 8035fa2:	689a      	ldr	r2, [r3, #8]
 8035fa4:	687b      	ldr	r3, [r7, #4]
 8035fa6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8035fa8:	683b      	ldr	r3, [r7, #0]
 8035faa:	681a      	ldr	r2, [r3, #0]
 8035fac:	687b      	ldr	r3, [r7, #4]
 8035fae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8035fb0:	687b      	ldr	r3, [r7, #4]
 8035fb2:	4a0a      	ldr	r2, [pc, #40]	; (8035fdc <TIM_Base_SetConfig+0x114>)
 8035fb4:	4293      	cmp	r3, r2
 8035fb6:	d003      	beq.n	8035fc0 <TIM_Base_SetConfig+0xf8>
 8035fb8:	687b      	ldr	r3, [r7, #4]
 8035fba:	4a0c      	ldr	r2, [pc, #48]	; (8035fec <TIM_Base_SetConfig+0x124>)
 8035fbc:	4293      	cmp	r3, r2
 8035fbe:	d103      	bne.n	8035fc8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8035fc0:	683b      	ldr	r3, [r7, #0]
 8035fc2:	691a      	ldr	r2, [r3, #16]
 8035fc4:	687b      	ldr	r3, [r7, #4]
 8035fc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8035fc8:	687b      	ldr	r3, [r7, #4]
 8035fca:	2201      	movs	r2, #1
 8035fcc:	615a      	str	r2, [r3, #20]
}
 8035fce:	bf00      	nop
 8035fd0:	3714      	adds	r7, #20
 8035fd2:	46bd      	mov	sp, r7
 8035fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035fd8:	4770      	bx	lr
 8035fda:	bf00      	nop
 8035fdc:	40010000 	.word	0x40010000
 8035fe0:	40000400 	.word	0x40000400
 8035fe4:	40000800 	.word	0x40000800
 8035fe8:	40000c00 	.word	0x40000c00
 8035fec:	40010400 	.word	0x40010400
 8035ff0:	40014000 	.word	0x40014000
 8035ff4:	40014400 	.word	0x40014400
 8035ff8:	40014800 	.word	0x40014800
 8035ffc:	40001800 	.word	0x40001800
 8036000:	40001c00 	.word	0x40001c00
 8036004:	40002000 	.word	0x40002000

08036008 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8036008:	b480      	push	{r7}
 803600a:	b087      	sub	sp, #28
 803600c:	af00      	add	r7, sp, #0
 803600e:	6078      	str	r0, [r7, #4]
 8036010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8036012:	687b      	ldr	r3, [r7, #4]
 8036014:	6a1b      	ldr	r3, [r3, #32]
 8036016:	f023 0201 	bic.w	r2, r3, #1
 803601a:	687b      	ldr	r3, [r7, #4]
 803601c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 803601e:	687b      	ldr	r3, [r7, #4]
 8036020:	6a1b      	ldr	r3, [r3, #32]
 8036022:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8036024:	687b      	ldr	r3, [r7, #4]
 8036026:	685b      	ldr	r3, [r3, #4]
 8036028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 803602a:	687b      	ldr	r3, [r7, #4]
 803602c:	699b      	ldr	r3, [r3, #24]
 803602e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8036030:	68fb      	ldr	r3, [r7, #12]
 8036032:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8036036:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8036038:	68fb      	ldr	r3, [r7, #12]
 803603a:	f023 0303 	bic.w	r3, r3, #3
 803603e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8036040:	683b      	ldr	r3, [r7, #0]
 8036042:	681b      	ldr	r3, [r3, #0]
 8036044:	68fa      	ldr	r2, [r7, #12]
 8036046:	4313      	orrs	r3, r2
 8036048:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 803604a:	697b      	ldr	r3, [r7, #20]
 803604c:	f023 0302 	bic.w	r3, r3, #2
 8036050:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8036052:	683b      	ldr	r3, [r7, #0]
 8036054:	689b      	ldr	r3, [r3, #8]
 8036056:	697a      	ldr	r2, [r7, #20]
 8036058:	4313      	orrs	r3, r2
 803605a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 803605c:	687b      	ldr	r3, [r7, #4]
 803605e:	4a20      	ldr	r2, [pc, #128]	; (80360e0 <TIM_OC1_SetConfig+0xd8>)
 8036060:	4293      	cmp	r3, r2
 8036062:	d003      	beq.n	803606c <TIM_OC1_SetConfig+0x64>
 8036064:	687b      	ldr	r3, [r7, #4]
 8036066:	4a1f      	ldr	r2, [pc, #124]	; (80360e4 <TIM_OC1_SetConfig+0xdc>)
 8036068:	4293      	cmp	r3, r2
 803606a:	d10c      	bne.n	8036086 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 803606c:	697b      	ldr	r3, [r7, #20]
 803606e:	f023 0308 	bic.w	r3, r3, #8
 8036072:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8036074:	683b      	ldr	r3, [r7, #0]
 8036076:	68db      	ldr	r3, [r3, #12]
 8036078:	697a      	ldr	r2, [r7, #20]
 803607a:	4313      	orrs	r3, r2
 803607c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 803607e:	697b      	ldr	r3, [r7, #20]
 8036080:	f023 0304 	bic.w	r3, r3, #4
 8036084:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8036086:	687b      	ldr	r3, [r7, #4]
 8036088:	4a15      	ldr	r2, [pc, #84]	; (80360e0 <TIM_OC1_SetConfig+0xd8>)
 803608a:	4293      	cmp	r3, r2
 803608c:	d003      	beq.n	8036096 <TIM_OC1_SetConfig+0x8e>
 803608e:	687b      	ldr	r3, [r7, #4]
 8036090:	4a14      	ldr	r2, [pc, #80]	; (80360e4 <TIM_OC1_SetConfig+0xdc>)
 8036092:	4293      	cmp	r3, r2
 8036094:	d111      	bne.n	80360ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8036096:	693b      	ldr	r3, [r7, #16]
 8036098:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 803609c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 803609e:	693b      	ldr	r3, [r7, #16]
 80360a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80360a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80360a6:	683b      	ldr	r3, [r7, #0]
 80360a8:	695b      	ldr	r3, [r3, #20]
 80360aa:	693a      	ldr	r2, [r7, #16]
 80360ac:	4313      	orrs	r3, r2
 80360ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80360b0:	683b      	ldr	r3, [r7, #0]
 80360b2:	699b      	ldr	r3, [r3, #24]
 80360b4:	693a      	ldr	r2, [r7, #16]
 80360b6:	4313      	orrs	r3, r2
 80360b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80360ba:	687b      	ldr	r3, [r7, #4]
 80360bc:	693a      	ldr	r2, [r7, #16]
 80360be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80360c0:	687b      	ldr	r3, [r7, #4]
 80360c2:	68fa      	ldr	r2, [r7, #12]
 80360c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80360c6:	683b      	ldr	r3, [r7, #0]
 80360c8:	685a      	ldr	r2, [r3, #4]
 80360ca:	687b      	ldr	r3, [r7, #4]
 80360cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80360ce:	687b      	ldr	r3, [r7, #4]
 80360d0:	697a      	ldr	r2, [r7, #20]
 80360d2:	621a      	str	r2, [r3, #32]
}
 80360d4:	bf00      	nop
 80360d6:	371c      	adds	r7, #28
 80360d8:	46bd      	mov	sp, r7
 80360da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80360de:	4770      	bx	lr
 80360e0:	40010000 	.word	0x40010000
 80360e4:	40010400 	.word	0x40010400

080360e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80360e8:	b480      	push	{r7}
 80360ea:	b087      	sub	sp, #28
 80360ec:	af00      	add	r7, sp, #0
 80360ee:	6078      	str	r0, [r7, #4]
 80360f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80360f2:	687b      	ldr	r3, [r7, #4]
 80360f4:	6a1b      	ldr	r3, [r3, #32]
 80360f6:	f023 0210 	bic.w	r2, r3, #16
 80360fa:	687b      	ldr	r3, [r7, #4]
 80360fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80360fe:	687b      	ldr	r3, [r7, #4]
 8036100:	6a1b      	ldr	r3, [r3, #32]
 8036102:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8036104:	687b      	ldr	r3, [r7, #4]
 8036106:	685b      	ldr	r3, [r3, #4]
 8036108:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 803610a:	687b      	ldr	r3, [r7, #4]
 803610c:	699b      	ldr	r3, [r3, #24]
 803610e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8036110:	68fb      	ldr	r3, [r7, #12]
 8036112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8036116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8036118:	68fb      	ldr	r3, [r7, #12]
 803611a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 803611e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8036120:	683b      	ldr	r3, [r7, #0]
 8036122:	681b      	ldr	r3, [r3, #0]
 8036124:	021b      	lsls	r3, r3, #8
 8036126:	68fa      	ldr	r2, [r7, #12]
 8036128:	4313      	orrs	r3, r2
 803612a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 803612c:	697b      	ldr	r3, [r7, #20]
 803612e:	f023 0320 	bic.w	r3, r3, #32
 8036132:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8036134:	683b      	ldr	r3, [r7, #0]
 8036136:	689b      	ldr	r3, [r3, #8]
 8036138:	011b      	lsls	r3, r3, #4
 803613a:	697a      	ldr	r2, [r7, #20]
 803613c:	4313      	orrs	r3, r2
 803613e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8036140:	687b      	ldr	r3, [r7, #4]
 8036142:	4a22      	ldr	r2, [pc, #136]	; (80361cc <TIM_OC2_SetConfig+0xe4>)
 8036144:	4293      	cmp	r3, r2
 8036146:	d003      	beq.n	8036150 <TIM_OC2_SetConfig+0x68>
 8036148:	687b      	ldr	r3, [r7, #4]
 803614a:	4a21      	ldr	r2, [pc, #132]	; (80361d0 <TIM_OC2_SetConfig+0xe8>)
 803614c:	4293      	cmp	r3, r2
 803614e:	d10d      	bne.n	803616c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8036150:	697b      	ldr	r3, [r7, #20]
 8036152:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8036156:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8036158:	683b      	ldr	r3, [r7, #0]
 803615a:	68db      	ldr	r3, [r3, #12]
 803615c:	011b      	lsls	r3, r3, #4
 803615e:	697a      	ldr	r2, [r7, #20]
 8036160:	4313      	orrs	r3, r2
 8036162:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8036164:	697b      	ldr	r3, [r7, #20]
 8036166:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 803616a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 803616c:	687b      	ldr	r3, [r7, #4]
 803616e:	4a17      	ldr	r2, [pc, #92]	; (80361cc <TIM_OC2_SetConfig+0xe4>)
 8036170:	4293      	cmp	r3, r2
 8036172:	d003      	beq.n	803617c <TIM_OC2_SetConfig+0x94>
 8036174:	687b      	ldr	r3, [r7, #4]
 8036176:	4a16      	ldr	r2, [pc, #88]	; (80361d0 <TIM_OC2_SetConfig+0xe8>)
 8036178:	4293      	cmp	r3, r2
 803617a:	d113      	bne.n	80361a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 803617c:	693b      	ldr	r3, [r7, #16]
 803617e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8036182:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8036184:	693b      	ldr	r3, [r7, #16]
 8036186:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 803618a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 803618c:	683b      	ldr	r3, [r7, #0]
 803618e:	695b      	ldr	r3, [r3, #20]
 8036190:	009b      	lsls	r3, r3, #2
 8036192:	693a      	ldr	r2, [r7, #16]
 8036194:	4313      	orrs	r3, r2
 8036196:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8036198:	683b      	ldr	r3, [r7, #0]
 803619a:	699b      	ldr	r3, [r3, #24]
 803619c:	009b      	lsls	r3, r3, #2
 803619e:	693a      	ldr	r2, [r7, #16]
 80361a0:	4313      	orrs	r3, r2
 80361a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80361a4:	687b      	ldr	r3, [r7, #4]
 80361a6:	693a      	ldr	r2, [r7, #16]
 80361a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80361aa:	687b      	ldr	r3, [r7, #4]
 80361ac:	68fa      	ldr	r2, [r7, #12]
 80361ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80361b0:	683b      	ldr	r3, [r7, #0]
 80361b2:	685a      	ldr	r2, [r3, #4]
 80361b4:	687b      	ldr	r3, [r7, #4]
 80361b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80361b8:	687b      	ldr	r3, [r7, #4]
 80361ba:	697a      	ldr	r2, [r7, #20]
 80361bc:	621a      	str	r2, [r3, #32]
}
 80361be:	bf00      	nop
 80361c0:	371c      	adds	r7, #28
 80361c2:	46bd      	mov	sp, r7
 80361c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80361c8:	4770      	bx	lr
 80361ca:	bf00      	nop
 80361cc:	40010000 	.word	0x40010000
 80361d0:	40010400 	.word	0x40010400

080361d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80361d4:	b480      	push	{r7}
 80361d6:	b087      	sub	sp, #28
 80361d8:	af00      	add	r7, sp, #0
 80361da:	6078      	str	r0, [r7, #4]
 80361dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80361de:	687b      	ldr	r3, [r7, #4]
 80361e0:	6a1b      	ldr	r3, [r3, #32]
 80361e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80361e6:	687b      	ldr	r3, [r7, #4]
 80361e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80361ea:	687b      	ldr	r3, [r7, #4]
 80361ec:	6a1b      	ldr	r3, [r3, #32]
 80361ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80361f0:	687b      	ldr	r3, [r7, #4]
 80361f2:	685b      	ldr	r3, [r3, #4]
 80361f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80361f6:	687b      	ldr	r3, [r7, #4]
 80361f8:	69db      	ldr	r3, [r3, #28]
 80361fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80361fc:	68fb      	ldr	r3, [r7, #12]
 80361fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8036202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8036204:	68fb      	ldr	r3, [r7, #12]
 8036206:	f023 0303 	bic.w	r3, r3, #3
 803620a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 803620c:	683b      	ldr	r3, [r7, #0]
 803620e:	681b      	ldr	r3, [r3, #0]
 8036210:	68fa      	ldr	r2, [r7, #12]
 8036212:	4313      	orrs	r3, r2
 8036214:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8036216:	697b      	ldr	r3, [r7, #20]
 8036218:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 803621c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 803621e:	683b      	ldr	r3, [r7, #0]
 8036220:	689b      	ldr	r3, [r3, #8]
 8036222:	021b      	lsls	r3, r3, #8
 8036224:	697a      	ldr	r2, [r7, #20]
 8036226:	4313      	orrs	r3, r2
 8036228:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 803622a:	687b      	ldr	r3, [r7, #4]
 803622c:	4a21      	ldr	r2, [pc, #132]	; (80362b4 <TIM_OC3_SetConfig+0xe0>)
 803622e:	4293      	cmp	r3, r2
 8036230:	d003      	beq.n	803623a <TIM_OC3_SetConfig+0x66>
 8036232:	687b      	ldr	r3, [r7, #4]
 8036234:	4a20      	ldr	r2, [pc, #128]	; (80362b8 <TIM_OC3_SetConfig+0xe4>)
 8036236:	4293      	cmp	r3, r2
 8036238:	d10d      	bne.n	8036256 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 803623a:	697b      	ldr	r3, [r7, #20]
 803623c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8036240:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8036242:	683b      	ldr	r3, [r7, #0]
 8036244:	68db      	ldr	r3, [r3, #12]
 8036246:	021b      	lsls	r3, r3, #8
 8036248:	697a      	ldr	r2, [r7, #20]
 803624a:	4313      	orrs	r3, r2
 803624c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 803624e:	697b      	ldr	r3, [r7, #20]
 8036250:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8036254:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8036256:	687b      	ldr	r3, [r7, #4]
 8036258:	4a16      	ldr	r2, [pc, #88]	; (80362b4 <TIM_OC3_SetConfig+0xe0>)
 803625a:	4293      	cmp	r3, r2
 803625c:	d003      	beq.n	8036266 <TIM_OC3_SetConfig+0x92>
 803625e:	687b      	ldr	r3, [r7, #4]
 8036260:	4a15      	ldr	r2, [pc, #84]	; (80362b8 <TIM_OC3_SetConfig+0xe4>)
 8036262:	4293      	cmp	r3, r2
 8036264:	d113      	bne.n	803628e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8036266:	693b      	ldr	r3, [r7, #16]
 8036268:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 803626c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 803626e:	693b      	ldr	r3, [r7, #16]
 8036270:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8036274:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8036276:	683b      	ldr	r3, [r7, #0]
 8036278:	695b      	ldr	r3, [r3, #20]
 803627a:	011b      	lsls	r3, r3, #4
 803627c:	693a      	ldr	r2, [r7, #16]
 803627e:	4313      	orrs	r3, r2
 8036280:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8036282:	683b      	ldr	r3, [r7, #0]
 8036284:	699b      	ldr	r3, [r3, #24]
 8036286:	011b      	lsls	r3, r3, #4
 8036288:	693a      	ldr	r2, [r7, #16]
 803628a:	4313      	orrs	r3, r2
 803628c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 803628e:	687b      	ldr	r3, [r7, #4]
 8036290:	693a      	ldr	r2, [r7, #16]
 8036292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8036294:	687b      	ldr	r3, [r7, #4]
 8036296:	68fa      	ldr	r2, [r7, #12]
 8036298:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 803629a:	683b      	ldr	r3, [r7, #0]
 803629c:	685a      	ldr	r2, [r3, #4]
 803629e:	687b      	ldr	r3, [r7, #4]
 80362a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80362a2:	687b      	ldr	r3, [r7, #4]
 80362a4:	697a      	ldr	r2, [r7, #20]
 80362a6:	621a      	str	r2, [r3, #32]
}
 80362a8:	bf00      	nop
 80362aa:	371c      	adds	r7, #28
 80362ac:	46bd      	mov	sp, r7
 80362ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80362b2:	4770      	bx	lr
 80362b4:	40010000 	.word	0x40010000
 80362b8:	40010400 	.word	0x40010400

080362bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80362bc:	b480      	push	{r7}
 80362be:	b087      	sub	sp, #28
 80362c0:	af00      	add	r7, sp, #0
 80362c2:	6078      	str	r0, [r7, #4]
 80362c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80362c6:	687b      	ldr	r3, [r7, #4]
 80362c8:	6a1b      	ldr	r3, [r3, #32]
 80362ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80362ce:	687b      	ldr	r3, [r7, #4]
 80362d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80362d2:	687b      	ldr	r3, [r7, #4]
 80362d4:	6a1b      	ldr	r3, [r3, #32]
 80362d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80362d8:	687b      	ldr	r3, [r7, #4]
 80362da:	685b      	ldr	r3, [r3, #4]
 80362dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80362de:	687b      	ldr	r3, [r7, #4]
 80362e0:	69db      	ldr	r3, [r3, #28]
 80362e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80362e4:	68fb      	ldr	r3, [r7, #12]
 80362e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80362ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80362ec:	68fb      	ldr	r3, [r7, #12]
 80362ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80362f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80362f4:	683b      	ldr	r3, [r7, #0]
 80362f6:	681b      	ldr	r3, [r3, #0]
 80362f8:	021b      	lsls	r3, r3, #8
 80362fa:	68fa      	ldr	r2, [r7, #12]
 80362fc:	4313      	orrs	r3, r2
 80362fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8036300:	693b      	ldr	r3, [r7, #16]
 8036302:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8036306:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8036308:	683b      	ldr	r3, [r7, #0]
 803630a:	689b      	ldr	r3, [r3, #8]
 803630c:	031b      	lsls	r3, r3, #12
 803630e:	693a      	ldr	r2, [r7, #16]
 8036310:	4313      	orrs	r3, r2
 8036312:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8036314:	687b      	ldr	r3, [r7, #4]
 8036316:	4a12      	ldr	r2, [pc, #72]	; (8036360 <TIM_OC4_SetConfig+0xa4>)
 8036318:	4293      	cmp	r3, r2
 803631a:	d003      	beq.n	8036324 <TIM_OC4_SetConfig+0x68>
 803631c:	687b      	ldr	r3, [r7, #4]
 803631e:	4a11      	ldr	r2, [pc, #68]	; (8036364 <TIM_OC4_SetConfig+0xa8>)
 8036320:	4293      	cmp	r3, r2
 8036322:	d109      	bne.n	8036338 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8036324:	697b      	ldr	r3, [r7, #20]
 8036326:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 803632a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 803632c:	683b      	ldr	r3, [r7, #0]
 803632e:	695b      	ldr	r3, [r3, #20]
 8036330:	019b      	lsls	r3, r3, #6
 8036332:	697a      	ldr	r2, [r7, #20]
 8036334:	4313      	orrs	r3, r2
 8036336:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8036338:	687b      	ldr	r3, [r7, #4]
 803633a:	697a      	ldr	r2, [r7, #20]
 803633c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 803633e:	687b      	ldr	r3, [r7, #4]
 8036340:	68fa      	ldr	r2, [r7, #12]
 8036342:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8036344:	683b      	ldr	r3, [r7, #0]
 8036346:	685a      	ldr	r2, [r3, #4]
 8036348:	687b      	ldr	r3, [r7, #4]
 803634a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 803634c:	687b      	ldr	r3, [r7, #4]
 803634e:	693a      	ldr	r2, [r7, #16]
 8036350:	621a      	str	r2, [r3, #32]
}
 8036352:	bf00      	nop
 8036354:	371c      	adds	r7, #28
 8036356:	46bd      	mov	sp, r7
 8036358:	f85d 7b04 	ldr.w	r7, [sp], #4
 803635c:	4770      	bx	lr
 803635e:	bf00      	nop
 8036360:	40010000 	.word	0x40010000
 8036364:	40010400 	.word	0x40010400

08036368 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8036368:	b480      	push	{r7}
 803636a:	b083      	sub	sp, #12
 803636c:	af00      	add	r7, sp, #0
 803636e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8036370:	bf00      	nop
 8036372:	370c      	adds	r7, #12
 8036374:	46bd      	mov	sp, r7
 8036376:	f85d 7b04 	ldr.w	r7, [sp], #4
 803637a:	4770      	bx	lr

0803637c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 803637c:	b480      	push	{r7}
 803637e:	b083      	sub	sp, #12
 8036380:	af00      	add	r7, sp, #0
 8036382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8036384:	bf00      	nop
 8036386:	370c      	adds	r7, #12
 8036388:	46bd      	mov	sp, r7
 803638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803638e:	4770      	bx	lr

08036390 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8036390:	b580      	push	{r7, lr}
 8036392:	b082      	sub	sp, #8
 8036394:	af00      	add	r7, sp, #0
 8036396:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8036398:	687b      	ldr	r3, [r7, #4]
 803639a:	2b00      	cmp	r3, #0
 803639c:	d101      	bne.n	80363a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 803639e:	2301      	movs	r3, #1
 80363a0:	e03f      	b.n	8036422 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80363a2:	687b      	ldr	r3, [r7, #4]
 80363a4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80363a8:	b2db      	uxtb	r3, r3
 80363aa:	2b00      	cmp	r3, #0
 80363ac:	d106      	bne.n	80363bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80363ae:	687b      	ldr	r3, [r7, #4]
 80363b0:	2200      	movs	r2, #0
 80363b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80363b6:	6878      	ldr	r0, [r7, #4]
 80363b8:	f7f5 fc14 	bl	802bbe4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80363bc:	687b      	ldr	r3, [r7, #4]
 80363be:	2224      	movs	r2, #36	; 0x24
 80363c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80363c4:	687b      	ldr	r3, [r7, #4]
 80363c6:	681b      	ldr	r3, [r3, #0]
 80363c8:	68da      	ldr	r2, [r3, #12]
 80363ca:	687b      	ldr	r3, [r7, #4]
 80363cc:	681b      	ldr	r3, [r3, #0]
 80363ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80363d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80363d4:	6878      	ldr	r0, [r7, #4]
 80363d6:	f000 fc77 	bl	8036cc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80363da:	687b      	ldr	r3, [r7, #4]
 80363dc:	681b      	ldr	r3, [r3, #0]
 80363de:	691a      	ldr	r2, [r3, #16]
 80363e0:	687b      	ldr	r3, [r7, #4]
 80363e2:	681b      	ldr	r3, [r3, #0]
 80363e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80363e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80363ea:	687b      	ldr	r3, [r7, #4]
 80363ec:	681b      	ldr	r3, [r3, #0]
 80363ee:	695a      	ldr	r2, [r3, #20]
 80363f0:	687b      	ldr	r3, [r7, #4]
 80363f2:	681b      	ldr	r3, [r3, #0]
 80363f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80363f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80363fa:	687b      	ldr	r3, [r7, #4]
 80363fc:	681b      	ldr	r3, [r3, #0]
 80363fe:	68da      	ldr	r2, [r3, #12]
 8036400:	687b      	ldr	r3, [r7, #4]
 8036402:	681b      	ldr	r3, [r3, #0]
 8036404:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8036408:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 803640a:	687b      	ldr	r3, [r7, #4]
 803640c:	2200      	movs	r2, #0
 803640e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8036410:	687b      	ldr	r3, [r7, #4]
 8036412:	2220      	movs	r2, #32
 8036414:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8036418:	687b      	ldr	r3, [r7, #4]
 803641a:	2220      	movs	r2, #32
 803641c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8036420:	2300      	movs	r3, #0
}
 8036422:	4618      	mov	r0, r3
 8036424:	3708      	adds	r7, #8
 8036426:	46bd      	mov	sp, r7
 8036428:	bd80      	pop	{r7, pc}

0803642a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 803642a:	b580      	push	{r7, lr}
 803642c:	b088      	sub	sp, #32
 803642e:	af02      	add	r7, sp, #8
 8036430:	60f8      	str	r0, [r7, #12]
 8036432:	60b9      	str	r1, [r7, #8]
 8036434:	603b      	str	r3, [r7, #0]
 8036436:	4613      	mov	r3, r2
 8036438:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 803643a:	2300      	movs	r3, #0
 803643c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 803643e:	68fb      	ldr	r3, [r7, #12]
 8036440:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8036444:	b2db      	uxtb	r3, r3
 8036446:	2b20      	cmp	r3, #32
 8036448:	f040 8083 	bne.w	8036552 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 803644c:	68bb      	ldr	r3, [r7, #8]
 803644e:	2b00      	cmp	r3, #0
 8036450:	d002      	beq.n	8036458 <HAL_UART_Transmit+0x2e>
 8036452:	88fb      	ldrh	r3, [r7, #6]
 8036454:	2b00      	cmp	r3, #0
 8036456:	d101      	bne.n	803645c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8036458:	2301      	movs	r3, #1
 803645a:	e07b      	b.n	8036554 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 803645c:	68fb      	ldr	r3, [r7, #12]
 803645e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8036462:	2b01      	cmp	r3, #1
 8036464:	d101      	bne.n	803646a <HAL_UART_Transmit+0x40>
 8036466:	2302      	movs	r3, #2
 8036468:	e074      	b.n	8036554 <HAL_UART_Transmit+0x12a>
 803646a:	68fb      	ldr	r3, [r7, #12]
 803646c:	2201      	movs	r2, #1
 803646e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8036472:	68fb      	ldr	r3, [r7, #12]
 8036474:	2200      	movs	r2, #0
 8036476:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8036478:	68fb      	ldr	r3, [r7, #12]
 803647a:	2221      	movs	r2, #33	; 0x21
 803647c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8036480:	f7f5 ff1a 	bl	802c2b8 <HAL_GetTick>
 8036484:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8036486:	68fb      	ldr	r3, [r7, #12]
 8036488:	88fa      	ldrh	r2, [r7, #6]
 803648a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 803648c:	68fb      	ldr	r3, [r7, #12]
 803648e:	88fa      	ldrh	r2, [r7, #6]
 8036490:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8036492:	68fb      	ldr	r3, [r7, #12]
 8036494:	2200      	movs	r2, #0
 8036496:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 803649a:	e042      	b.n	8036522 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 803649c:	68fb      	ldr	r3, [r7, #12]
 803649e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80364a0:	b29b      	uxth	r3, r3
 80364a2:	3b01      	subs	r3, #1
 80364a4:	b29a      	uxth	r2, r3
 80364a6:	68fb      	ldr	r3, [r7, #12]
 80364a8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80364aa:	68fb      	ldr	r3, [r7, #12]
 80364ac:	689b      	ldr	r3, [r3, #8]
 80364ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80364b2:	d122      	bne.n	80364fa <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80364b4:	683b      	ldr	r3, [r7, #0]
 80364b6:	9300      	str	r3, [sp, #0]
 80364b8:	697b      	ldr	r3, [r7, #20]
 80364ba:	2200      	movs	r2, #0
 80364bc:	2180      	movs	r1, #128	; 0x80
 80364be:	68f8      	ldr	r0, [r7, #12]
 80364c0:	f000 fa80 	bl	80369c4 <UART_WaitOnFlagUntilTimeout>
 80364c4:	4603      	mov	r3, r0
 80364c6:	2b00      	cmp	r3, #0
 80364c8:	d001      	beq.n	80364ce <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80364ca:	2303      	movs	r3, #3
 80364cc:	e042      	b.n	8036554 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80364ce:	68bb      	ldr	r3, [r7, #8]
 80364d0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80364d2:	693b      	ldr	r3, [r7, #16]
 80364d4:	881b      	ldrh	r3, [r3, #0]
 80364d6:	461a      	mov	r2, r3
 80364d8:	68fb      	ldr	r3, [r7, #12]
 80364da:	681b      	ldr	r3, [r3, #0]
 80364dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80364e0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80364e2:	68fb      	ldr	r3, [r7, #12]
 80364e4:	691b      	ldr	r3, [r3, #16]
 80364e6:	2b00      	cmp	r3, #0
 80364e8:	d103      	bne.n	80364f2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80364ea:	68bb      	ldr	r3, [r7, #8]
 80364ec:	3302      	adds	r3, #2
 80364ee:	60bb      	str	r3, [r7, #8]
 80364f0:	e017      	b.n	8036522 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80364f2:	68bb      	ldr	r3, [r7, #8]
 80364f4:	3301      	adds	r3, #1
 80364f6:	60bb      	str	r3, [r7, #8]
 80364f8:	e013      	b.n	8036522 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80364fa:	683b      	ldr	r3, [r7, #0]
 80364fc:	9300      	str	r3, [sp, #0]
 80364fe:	697b      	ldr	r3, [r7, #20]
 8036500:	2200      	movs	r2, #0
 8036502:	2180      	movs	r1, #128	; 0x80
 8036504:	68f8      	ldr	r0, [r7, #12]
 8036506:	f000 fa5d 	bl	80369c4 <UART_WaitOnFlagUntilTimeout>
 803650a:	4603      	mov	r3, r0
 803650c:	2b00      	cmp	r3, #0
 803650e:	d001      	beq.n	8036514 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8036510:	2303      	movs	r3, #3
 8036512:	e01f      	b.n	8036554 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8036514:	68bb      	ldr	r3, [r7, #8]
 8036516:	1c5a      	adds	r2, r3, #1
 8036518:	60ba      	str	r2, [r7, #8]
 803651a:	781a      	ldrb	r2, [r3, #0]
 803651c:	68fb      	ldr	r3, [r7, #12]
 803651e:	681b      	ldr	r3, [r3, #0]
 8036520:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8036522:	68fb      	ldr	r3, [r7, #12]
 8036524:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8036526:	b29b      	uxth	r3, r3
 8036528:	2b00      	cmp	r3, #0
 803652a:	d1b7      	bne.n	803649c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 803652c:	683b      	ldr	r3, [r7, #0]
 803652e:	9300      	str	r3, [sp, #0]
 8036530:	697b      	ldr	r3, [r7, #20]
 8036532:	2200      	movs	r2, #0
 8036534:	2140      	movs	r1, #64	; 0x40
 8036536:	68f8      	ldr	r0, [r7, #12]
 8036538:	f000 fa44 	bl	80369c4 <UART_WaitOnFlagUntilTimeout>
 803653c:	4603      	mov	r3, r0
 803653e:	2b00      	cmp	r3, #0
 8036540:	d001      	beq.n	8036546 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8036542:	2303      	movs	r3, #3
 8036544:	e006      	b.n	8036554 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8036546:	68fb      	ldr	r3, [r7, #12]
 8036548:	2220      	movs	r2, #32
 803654a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 803654e:	2300      	movs	r3, #0
 8036550:	e000      	b.n	8036554 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8036552:	2302      	movs	r3, #2
  }
}
 8036554:	4618      	mov	r0, r3
 8036556:	3718      	adds	r7, #24
 8036558:	46bd      	mov	sp, r7
 803655a:	bd80      	pop	{r7, pc}

0803655c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 803655c:	b580      	push	{r7, lr}
 803655e:	b086      	sub	sp, #24
 8036560:	af00      	add	r7, sp, #0
 8036562:	60f8      	str	r0, [r7, #12]
 8036564:	60b9      	str	r1, [r7, #8]
 8036566:	4613      	mov	r3, r2
 8036568:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 803656a:	68fb      	ldr	r3, [r7, #12]
 803656c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8036570:	b2db      	uxtb	r3, r3
 8036572:	2b20      	cmp	r3, #32
 8036574:	d166      	bne.n	8036644 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8036576:	68bb      	ldr	r3, [r7, #8]
 8036578:	2b00      	cmp	r3, #0
 803657a:	d002      	beq.n	8036582 <HAL_UART_Receive_DMA+0x26>
 803657c:	88fb      	ldrh	r3, [r7, #6]
 803657e:	2b00      	cmp	r3, #0
 8036580:	d101      	bne.n	8036586 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8036582:	2301      	movs	r3, #1
 8036584:	e05f      	b.n	8036646 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8036586:	68fb      	ldr	r3, [r7, #12]
 8036588:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 803658c:	2b01      	cmp	r3, #1
 803658e:	d101      	bne.n	8036594 <HAL_UART_Receive_DMA+0x38>
 8036590:	2302      	movs	r3, #2
 8036592:	e058      	b.n	8036646 <HAL_UART_Receive_DMA+0xea>
 8036594:	68fb      	ldr	r3, [r7, #12]
 8036596:	2201      	movs	r2, #1
 8036598:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 803659c:	68ba      	ldr	r2, [r7, #8]
 803659e:	68fb      	ldr	r3, [r7, #12]
 80365a0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80365a2:	68fb      	ldr	r3, [r7, #12]
 80365a4:	88fa      	ldrh	r2, [r7, #6]
 80365a6:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80365a8:	68fb      	ldr	r3, [r7, #12]
 80365aa:	2200      	movs	r2, #0
 80365ac:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80365ae:	68fb      	ldr	r3, [r7, #12]
 80365b0:	2222      	movs	r2, #34	; 0x22
 80365b2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80365b6:	68fb      	ldr	r3, [r7, #12]
 80365b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80365ba:	4a25      	ldr	r2, [pc, #148]	; (8036650 <HAL_UART_Receive_DMA+0xf4>)
 80365bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80365be:	68fb      	ldr	r3, [r7, #12]
 80365c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80365c2:	4a24      	ldr	r2, [pc, #144]	; (8036654 <HAL_UART_Receive_DMA+0xf8>)
 80365c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80365c6:	68fb      	ldr	r3, [r7, #12]
 80365c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80365ca:	4a23      	ldr	r2, [pc, #140]	; (8036658 <HAL_UART_Receive_DMA+0xfc>)
 80365cc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80365ce:	68fb      	ldr	r3, [r7, #12]
 80365d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80365d2:	2200      	movs	r2, #0
 80365d4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80365d6:	f107 0308 	add.w	r3, r7, #8
 80365da:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80365dc:	68fb      	ldr	r3, [r7, #12]
 80365de:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80365e0:	68fb      	ldr	r3, [r7, #12]
 80365e2:	681b      	ldr	r3, [r3, #0]
 80365e4:	3304      	adds	r3, #4
 80365e6:	4619      	mov	r1, r3
 80365e8:	697b      	ldr	r3, [r7, #20]
 80365ea:	681a      	ldr	r2, [r3, #0]
 80365ec:	88fb      	ldrh	r3, [r7, #6]
 80365ee:	f7f8 ffc9 	bl	802f584 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80365f2:	2300      	movs	r3, #0
 80365f4:	613b      	str	r3, [r7, #16]
 80365f6:	68fb      	ldr	r3, [r7, #12]
 80365f8:	681b      	ldr	r3, [r3, #0]
 80365fa:	681b      	ldr	r3, [r3, #0]
 80365fc:	613b      	str	r3, [r7, #16]
 80365fe:	68fb      	ldr	r3, [r7, #12]
 8036600:	681b      	ldr	r3, [r3, #0]
 8036602:	685b      	ldr	r3, [r3, #4]
 8036604:	613b      	str	r3, [r7, #16]
 8036606:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8036608:	68fb      	ldr	r3, [r7, #12]
 803660a:	2200      	movs	r2, #0
 803660c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8036610:	68fb      	ldr	r3, [r7, #12]
 8036612:	681b      	ldr	r3, [r3, #0]
 8036614:	68da      	ldr	r2, [r3, #12]
 8036616:	68fb      	ldr	r3, [r7, #12]
 8036618:	681b      	ldr	r3, [r3, #0]
 803661a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 803661e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8036620:	68fb      	ldr	r3, [r7, #12]
 8036622:	681b      	ldr	r3, [r3, #0]
 8036624:	695a      	ldr	r2, [r3, #20]
 8036626:	68fb      	ldr	r3, [r7, #12]
 8036628:	681b      	ldr	r3, [r3, #0]
 803662a:	f042 0201 	orr.w	r2, r2, #1
 803662e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8036630:	68fb      	ldr	r3, [r7, #12]
 8036632:	681b      	ldr	r3, [r3, #0]
 8036634:	695a      	ldr	r2, [r3, #20]
 8036636:	68fb      	ldr	r3, [r7, #12]
 8036638:	681b      	ldr	r3, [r3, #0]
 803663a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 803663e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8036640:	2300      	movs	r3, #0
 8036642:	e000      	b.n	8036646 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8036644:	2302      	movs	r3, #2
  }
}
 8036646:	4618      	mov	r0, r3
 8036648:	3718      	adds	r7, #24
 803664a:	46bd      	mov	sp, r7
 803664c:	bd80      	pop	{r7, pc}
 803664e:	bf00      	nop
 8036650:	080368ad 	.word	0x080368ad
 8036654:	08036915 	.word	0x08036915
 8036658:	08036931 	.word	0x08036931

0803665c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 803665c:	b580      	push	{r7, lr}
 803665e:	b088      	sub	sp, #32
 8036660:	af00      	add	r7, sp, #0
 8036662:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8036664:	687b      	ldr	r3, [r7, #4]
 8036666:	681b      	ldr	r3, [r3, #0]
 8036668:	681b      	ldr	r3, [r3, #0]
 803666a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 803666c:	687b      	ldr	r3, [r7, #4]
 803666e:	681b      	ldr	r3, [r3, #0]
 8036670:	68db      	ldr	r3, [r3, #12]
 8036672:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8036674:	687b      	ldr	r3, [r7, #4]
 8036676:	681b      	ldr	r3, [r3, #0]
 8036678:	695b      	ldr	r3, [r3, #20]
 803667a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 803667c:	2300      	movs	r3, #0
 803667e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8036680:	2300      	movs	r3, #0
 8036682:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8036684:	69fb      	ldr	r3, [r7, #28]
 8036686:	f003 030f 	and.w	r3, r3, #15
 803668a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 803668c:	693b      	ldr	r3, [r7, #16]
 803668e:	2b00      	cmp	r3, #0
 8036690:	d10d      	bne.n	80366ae <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8036692:	69fb      	ldr	r3, [r7, #28]
 8036694:	f003 0320 	and.w	r3, r3, #32
 8036698:	2b00      	cmp	r3, #0
 803669a:	d008      	beq.n	80366ae <HAL_UART_IRQHandler+0x52>
 803669c:	69bb      	ldr	r3, [r7, #24]
 803669e:	f003 0320 	and.w	r3, r3, #32
 80366a2:	2b00      	cmp	r3, #0
 80366a4:	d003      	beq.n	80366ae <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80366a6:	6878      	ldr	r0, [r7, #4]
 80366a8:	f000 fa8c 	bl	8036bc4 <UART_Receive_IT>
      return;
 80366ac:	e0d1      	b.n	8036852 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80366ae:	693b      	ldr	r3, [r7, #16]
 80366b0:	2b00      	cmp	r3, #0
 80366b2:	f000 80b0 	beq.w	8036816 <HAL_UART_IRQHandler+0x1ba>
 80366b6:	697b      	ldr	r3, [r7, #20]
 80366b8:	f003 0301 	and.w	r3, r3, #1
 80366bc:	2b00      	cmp	r3, #0
 80366be:	d105      	bne.n	80366cc <HAL_UART_IRQHandler+0x70>
 80366c0:	69bb      	ldr	r3, [r7, #24]
 80366c2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80366c6:	2b00      	cmp	r3, #0
 80366c8:	f000 80a5 	beq.w	8036816 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80366cc:	69fb      	ldr	r3, [r7, #28]
 80366ce:	f003 0301 	and.w	r3, r3, #1
 80366d2:	2b00      	cmp	r3, #0
 80366d4:	d00a      	beq.n	80366ec <HAL_UART_IRQHandler+0x90>
 80366d6:	69bb      	ldr	r3, [r7, #24]
 80366d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80366dc:	2b00      	cmp	r3, #0
 80366de:	d005      	beq.n	80366ec <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80366e0:	687b      	ldr	r3, [r7, #4]
 80366e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80366e4:	f043 0201 	orr.w	r2, r3, #1
 80366e8:	687b      	ldr	r3, [r7, #4]
 80366ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80366ec:	69fb      	ldr	r3, [r7, #28]
 80366ee:	f003 0304 	and.w	r3, r3, #4
 80366f2:	2b00      	cmp	r3, #0
 80366f4:	d00a      	beq.n	803670c <HAL_UART_IRQHandler+0xb0>
 80366f6:	697b      	ldr	r3, [r7, #20]
 80366f8:	f003 0301 	and.w	r3, r3, #1
 80366fc:	2b00      	cmp	r3, #0
 80366fe:	d005      	beq.n	803670c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8036700:	687b      	ldr	r3, [r7, #4]
 8036702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8036704:	f043 0202 	orr.w	r2, r3, #2
 8036708:	687b      	ldr	r3, [r7, #4]
 803670a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 803670c:	69fb      	ldr	r3, [r7, #28]
 803670e:	f003 0302 	and.w	r3, r3, #2
 8036712:	2b00      	cmp	r3, #0
 8036714:	d00a      	beq.n	803672c <HAL_UART_IRQHandler+0xd0>
 8036716:	697b      	ldr	r3, [r7, #20]
 8036718:	f003 0301 	and.w	r3, r3, #1
 803671c:	2b00      	cmp	r3, #0
 803671e:	d005      	beq.n	803672c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8036720:	687b      	ldr	r3, [r7, #4]
 8036722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8036724:	f043 0204 	orr.w	r2, r3, #4
 8036728:	687b      	ldr	r3, [r7, #4]
 803672a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 803672c:	69fb      	ldr	r3, [r7, #28]
 803672e:	f003 0308 	and.w	r3, r3, #8
 8036732:	2b00      	cmp	r3, #0
 8036734:	d00f      	beq.n	8036756 <HAL_UART_IRQHandler+0xfa>
 8036736:	69bb      	ldr	r3, [r7, #24]
 8036738:	f003 0320 	and.w	r3, r3, #32
 803673c:	2b00      	cmp	r3, #0
 803673e:	d104      	bne.n	803674a <HAL_UART_IRQHandler+0xee>
 8036740:	697b      	ldr	r3, [r7, #20]
 8036742:	f003 0301 	and.w	r3, r3, #1
 8036746:	2b00      	cmp	r3, #0
 8036748:	d005      	beq.n	8036756 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 803674a:	687b      	ldr	r3, [r7, #4]
 803674c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803674e:	f043 0208 	orr.w	r2, r3, #8
 8036752:	687b      	ldr	r3, [r7, #4]
 8036754:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8036756:	687b      	ldr	r3, [r7, #4]
 8036758:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803675a:	2b00      	cmp	r3, #0
 803675c:	d078      	beq.n	8036850 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 803675e:	69fb      	ldr	r3, [r7, #28]
 8036760:	f003 0320 	and.w	r3, r3, #32
 8036764:	2b00      	cmp	r3, #0
 8036766:	d007      	beq.n	8036778 <HAL_UART_IRQHandler+0x11c>
 8036768:	69bb      	ldr	r3, [r7, #24]
 803676a:	f003 0320 	and.w	r3, r3, #32
 803676e:	2b00      	cmp	r3, #0
 8036770:	d002      	beq.n	8036778 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8036772:	6878      	ldr	r0, [r7, #4]
 8036774:	f000 fa26 	bl	8036bc4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8036778:	687b      	ldr	r3, [r7, #4]
 803677a:	681b      	ldr	r3, [r3, #0]
 803677c:	695b      	ldr	r3, [r3, #20]
 803677e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8036782:	2b40      	cmp	r3, #64	; 0x40
 8036784:	bf0c      	ite	eq
 8036786:	2301      	moveq	r3, #1
 8036788:	2300      	movne	r3, #0
 803678a:	b2db      	uxtb	r3, r3
 803678c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 803678e:	687b      	ldr	r3, [r7, #4]
 8036790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8036792:	f003 0308 	and.w	r3, r3, #8
 8036796:	2b00      	cmp	r3, #0
 8036798:	d102      	bne.n	80367a0 <HAL_UART_IRQHandler+0x144>
 803679a:	68fb      	ldr	r3, [r7, #12]
 803679c:	2b00      	cmp	r3, #0
 803679e:	d031      	beq.n	8036804 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80367a0:	6878      	ldr	r0, [r7, #4]
 80367a2:	f000 f96f 	bl	8036a84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80367a6:	687b      	ldr	r3, [r7, #4]
 80367a8:	681b      	ldr	r3, [r3, #0]
 80367aa:	695b      	ldr	r3, [r3, #20]
 80367ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80367b0:	2b40      	cmp	r3, #64	; 0x40
 80367b2:	d123      	bne.n	80367fc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80367b4:	687b      	ldr	r3, [r7, #4]
 80367b6:	681b      	ldr	r3, [r3, #0]
 80367b8:	695a      	ldr	r2, [r3, #20]
 80367ba:	687b      	ldr	r3, [r7, #4]
 80367bc:	681b      	ldr	r3, [r3, #0]
 80367be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80367c2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80367c4:	687b      	ldr	r3, [r7, #4]
 80367c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80367c8:	2b00      	cmp	r3, #0
 80367ca:	d013      	beq.n	80367f4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80367cc:	687b      	ldr	r3, [r7, #4]
 80367ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80367d0:	4a21      	ldr	r2, [pc, #132]	; (8036858 <HAL_UART_IRQHandler+0x1fc>)
 80367d2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80367d4:	687b      	ldr	r3, [r7, #4]
 80367d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80367d8:	4618      	mov	r0, r3
 80367da:	f7f8 ff2b 	bl	802f634 <HAL_DMA_Abort_IT>
 80367de:	4603      	mov	r3, r0
 80367e0:	2b00      	cmp	r3, #0
 80367e2:	d016      	beq.n	8036812 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80367e4:	687b      	ldr	r3, [r7, #4]
 80367e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80367e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80367ea:	687a      	ldr	r2, [r7, #4]
 80367ec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80367ee:	4610      	mov	r0, r2
 80367f0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80367f2:	e00e      	b.n	8036812 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80367f4:	6878      	ldr	r0, [r7, #4]
 80367f6:	f000 f84f 	bl	8036898 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80367fa:	e00a      	b.n	8036812 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80367fc:	6878      	ldr	r0, [r7, #4]
 80367fe:	f000 f84b 	bl	8036898 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8036802:	e006      	b.n	8036812 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8036804:	6878      	ldr	r0, [r7, #4]
 8036806:	f000 f847 	bl	8036898 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 803680a:	687b      	ldr	r3, [r7, #4]
 803680c:	2200      	movs	r2, #0
 803680e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8036810:	e01e      	b.n	8036850 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8036812:	bf00      	nop
    return;
 8036814:	e01c      	b.n	8036850 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8036816:	69fb      	ldr	r3, [r7, #28]
 8036818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 803681c:	2b00      	cmp	r3, #0
 803681e:	d008      	beq.n	8036832 <HAL_UART_IRQHandler+0x1d6>
 8036820:	69bb      	ldr	r3, [r7, #24]
 8036822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8036826:	2b00      	cmp	r3, #0
 8036828:	d003      	beq.n	8036832 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 803682a:	6878      	ldr	r0, [r7, #4]
 803682c:	f000 f95c 	bl	8036ae8 <UART_Transmit_IT>
    return;
 8036830:	e00f      	b.n	8036852 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8036832:	69fb      	ldr	r3, [r7, #28]
 8036834:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8036838:	2b00      	cmp	r3, #0
 803683a:	d00a      	beq.n	8036852 <HAL_UART_IRQHandler+0x1f6>
 803683c:	69bb      	ldr	r3, [r7, #24]
 803683e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8036842:	2b00      	cmp	r3, #0
 8036844:	d005      	beq.n	8036852 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8036846:	6878      	ldr	r0, [r7, #4]
 8036848:	f000 f9a4 	bl	8036b94 <UART_EndTransmit_IT>
    return;
 803684c:	bf00      	nop
 803684e:	e000      	b.n	8036852 <HAL_UART_IRQHandler+0x1f6>
    return;
 8036850:	bf00      	nop
  }
}
 8036852:	3720      	adds	r7, #32
 8036854:	46bd      	mov	sp, r7
 8036856:	bd80      	pop	{r7, pc}
 8036858:	08036ac1 	.word	0x08036ac1

0803685c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 803685c:	b480      	push	{r7}
 803685e:	b083      	sub	sp, #12
 8036860:	af00      	add	r7, sp, #0
 8036862:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8036864:	bf00      	nop
 8036866:	370c      	adds	r7, #12
 8036868:	46bd      	mov	sp, r7
 803686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803686e:	4770      	bx	lr

08036870 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8036870:	b480      	push	{r7}
 8036872:	b083      	sub	sp, #12
 8036874:	af00      	add	r7, sp, #0
 8036876:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8036878:	bf00      	nop
 803687a:	370c      	adds	r7, #12
 803687c:	46bd      	mov	sp, r7
 803687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036882:	4770      	bx	lr

08036884 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8036884:	b480      	push	{r7}
 8036886:	b083      	sub	sp, #12
 8036888:	af00      	add	r7, sp, #0
 803688a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 803688c:	bf00      	nop
 803688e:	370c      	adds	r7, #12
 8036890:	46bd      	mov	sp, r7
 8036892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036896:	4770      	bx	lr

08036898 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8036898:	b480      	push	{r7}
 803689a:	b083      	sub	sp, #12
 803689c:	af00      	add	r7, sp, #0
 803689e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80368a0:	bf00      	nop
 80368a2:	370c      	adds	r7, #12
 80368a4:	46bd      	mov	sp, r7
 80368a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80368aa:	4770      	bx	lr

080368ac <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80368ac:	b580      	push	{r7, lr}
 80368ae:	b084      	sub	sp, #16
 80368b0:	af00      	add	r7, sp, #0
 80368b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80368b4:	687b      	ldr	r3, [r7, #4]
 80368b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80368b8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80368ba:	687b      	ldr	r3, [r7, #4]
 80368bc:	681b      	ldr	r3, [r3, #0]
 80368be:	681b      	ldr	r3, [r3, #0]
 80368c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80368c4:	2b00      	cmp	r3, #0
 80368c6:	d11e      	bne.n	8036906 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80368c8:	68fb      	ldr	r3, [r7, #12]
 80368ca:	2200      	movs	r2, #0
 80368cc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80368ce:	68fb      	ldr	r3, [r7, #12]
 80368d0:	681b      	ldr	r3, [r3, #0]
 80368d2:	68da      	ldr	r2, [r3, #12]
 80368d4:	68fb      	ldr	r3, [r7, #12]
 80368d6:	681b      	ldr	r3, [r3, #0]
 80368d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80368dc:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80368de:	68fb      	ldr	r3, [r7, #12]
 80368e0:	681b      	ldr	r3, [r3, #0]
 80368e2:	695a      	ldr	r2, [r3, #20]
 80368e4:	68fb      	ldr	r3, [r7, #12]
 80368e6:	681b      	ldr	r3, [r3, #0]
 80368e8:	f022 0201 	bic.w	r2, r2, #1
 80368ec:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80368ee:	68fb      	ldr	r3, [r7, #12]
 80368f0:	681b      	ldr	r3, [r3, #0]
 80368f2:	695a      	ldr	r2, [r3, #20]
 80368f4:	68fb      	ldr	r3, [r7, #12]
 80368f6:	681b      	ldr	r3, [r3, #0]
 80368f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80368fc:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80368fe:	68fb      	ldr	r3, [r7, #12]
 8036900:	2220      	movs	r2, #32
 8036902:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8036906:	68f8      	ldr	r0, [r7, #12]
 8036908:	f7ff ffb2 	bl	8036870 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 803690c:	bf00      	nop
 803690e:	3710      	adds	r7, #16
 8036910:	46bd      	mov	sp, r7
 8036912:	bd80      	pop	{r7, pc}

08036914 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8036914:	b580      	push	{r7, lr}
 8036916:	b084      	sub	sp, #16
 8036918:	af00      	add	r7, sp, #0
 803691a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 803691c:	687b      	ldr	r3, [r7, #4]
 803691e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8036920:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8036922:	68f8      	ldr	r0, [r7, #12]
 8036924:	f7ff ffae 	bl	8036884 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8036928:	bf00      	nop
 803692a:	3710      	adds	r7, #16
 803692c:	46bd      	mov	sp, r7
 803692e:	bd80      	pop	{r7, pc}

08036930 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8036930:	b580      	push	{r7, lr}
 8036932:	b084      	sub	sp, #16
 8036934:	af00      	add	r7, sp, #0
 8036936:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8036938:	2300      	movs	r3, #0
 803693a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 803693c:	687b      	ldr	r3, [r7, #4]
 803693e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8036940:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8036942:	68bb      	ldr	r3, [r7, #8]
 8036944:	681b      	ldr	r3, [r3, #0]
 8036946:	695b      	ldr	r3, [r3, #20]
 8036948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 803694c:	2b80      	cmp	r3, #128	; 0x80
 803694e:	bf0c      	ite	eq
 8036950:	2301      	moveq	r3, #1
 8036952:	2300      	movne	r3, #0
 8036954:	b2db      	uxtb	r3, r3
 8036956:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8036958:	68bb      	ldr	r3, [r7, #8]
 803695a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 803695e:	b2db      	uxtb	r3, r3
 8036960:	2b21      	cmp	r3, #33	; 0x21
 8036962:	d108      	bne.n	8036976 <UART_DMAError+0x46>
 8036964:	68fb      	ldr	r3, [r7, #12]
 8036966:	2b00      	cmp	r3, #0
 8036968:	d005      	beq.n	8036976 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 803696a:	68bb      	ldr	r3, [r7, #8]
 803696c:	2200      	movs	r2, #0
 803696e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8036970:	68b8      	ldr	r0, [r7, #8]
 8036972:	f000 f871 	bl	8036a58 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8036976:	68bb      	ldr	r3, [r7, #8]
 8036978:	681b      	ldr	r3, [r3, #0]
 803697a:	695b      	ldr	r3, [r3, #20]
 803697c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8036980:	2b40      	cmp	r3, #64	; 0x40
 8036982:	bf0c      	ite	eq
 8036984:	2301      	moveq	r3, #1
 8036986:	2300      	movne	r3, #0
 8036988:	b2db      	uxtb	r3, r3
 803698a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 803698c:	68bb      	ldr	r3, [r7, #8]
 803698e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8036992:	b2db      	uxtb	r3, r3
 8036994:	2b22      	cmp	r3, #34	; 0x22
 8036996:	d108      	bne.n	80369aa <UART_DMAError+0x7a>
 8036998:	68fb      	ldr	r3, [r7, #12]
 803699a:	2b00      	cmp	r3, #0
 803699c:	d005      	beq.n	80369aa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 803699e:	68bb      	ldr	r3, [r7, #8]
 80369a0:	2200      	movs	r2, #0
 80369a2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80369a4:	68b8      	ldr	r0, [r7, #8]
 80369a6:	f000 f86d 	bl	8036a84 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80369aa:	68bb      	ldr	r3, [r7, #8]
 80369ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80369ae:	f043 0210 	orr.w	r2, r3, #16
 80369b2:	68bb      	ldr	r3, [r7, #8]
 80369b4:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80369b6:	68b8      	ldr	r0, [r7, #8]
 80369b8:	f7ff ff6e 	bl	8036898 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80369bc:	bf00      	nop
 80369be:	3710      	adds	r7, #16
 80369c0:	46bd      	mov	sp, r7
 80369c2:	bd80      	pop	{r7, pc}

080369c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80369c4:	b580      	push	{r7, lr}
 80369c6:	b084      	sub	sp, #16
 80369c8:	af00      	add	r7, sp, #0
 80369ca:	60f8      	str	r0, [r7, #12]
 80369cc:	60b9      	str	r1, [r7, #8]
 80369ce:	603b      	str	r3, [r7, #0]
 80369d0:	4613      	mov	r3, r2
 80369d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80369d4:	e02c      	b.n	8036a30 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80369d6:	69bb      	ldr	r3, [r7, #24]
 80369d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80369dc:	d028      	beq.n	8036a30 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80369de:	69bb      	ldr	r3, [r7, #24]
 80369e0:	2b00      	cmp	r3, #0
 80369e2:	d007      	beq.n	80369f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80369e4:	f7f5 fc68 	bl	802c2b8 <HAL_GetTick>
 80369e8:	4602      	mov	r2, r0
 80369ea:	683b      	ldr	r3, [r7, #0]
 80369ec:	1ad3      	subs	r3, r2, r3
 80369ee:	69ba      	ldr	r2, [r7, #24]
 80369f0:	429a      	cmp	r2, r3
 80369f2:	d21d      	bcs.n	8036a30 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80369f4:	68fb      	ldr	r3, [r7, #12]
 80369f6:	681b      	ldr	r3, [r3, #0]
 80369f8:	68da      	ldr	r2, [r3, #12]
 80369fa:	68fb      	ldr	r3, [r7, #12]
 80369fc:	681b      	ldr	r3, [r3, #0]
 80369fe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8036a02:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8036a04:	68fb      	ldr	r3, [r7, #12]
 8036a06:	681b      	ldr	r3, [r3, #0]
 8036a08:	695a      	ldr	r2, [r3, #20]
 8036a0a:	68fb      	ldr	r3, [r7, #12]
 8036a0c:	681b      	ldr	r3, [r3, #0]
 8036a0e:	f022 0201 	bic.w	r2, r2, #1
 8036a12:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8036a14:	68fb      	ldr	r3, [r7, #12]
 8036a16:	2220      	movs	r2, #32
 8036a18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8036a1c:	68fb      	ldr	r3, [r7, #12]
 8036a1e:	2220      	movs	r2, #32
 8036a20:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8036a24:	68fb      	ldr	r3, [r7, #12]
 8036a26:	2200      	movs	r2, #0
 8036a28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8036a2c:	2303      	movs	r3, #3
 8036a2e:	e00f      	b.n	8036a50 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8036a30:	68fb      	ldr	r3, [r7, #12]
 8036a32:	681b      	ldr	r3, [r3, #0]
 8036a34:	681a      	ldr	r2, [r3, #0]
 8036a36:	68bb      	ldr	r3, [r7, #8]
 8036a38:	4013      	ands	r3, r2
 8036a3a:	68ba      	ldr	r2, [r7, #8]
 8036a3c:	429a      	cmp	r2, r3
 8036a3e:	bf0c      	ite	eq
 8036a40:	2301      	moveq	r3, #1
 8036a42:	2300      	movne	r3, #0
 8036a44:	b2db      	uxtb	r3, r3
 8036a46:	461a      	mov	r2, r3
 8036a48:	79fb      	ldrb	r3, [r7, #7]
 8036a4a:	429a      	cmp	r2, r3
 8036a4c:	d0c3      	beq.n	80369d6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8036a4e:	2300      	movs	r3, #0
}
 8036a50:	4618      	mov	r0, r3
 8036a52:	3710      	adds	r7, #16
 8036a54:	46bd      	mov	sp, r7
 8036a56:	bd80      	pop	{r7, pc}

08036a58 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8036a58:	b480      	push	{r7}
 8036a5a:	b083      	sub	sp, #12
 8036a5c:	af00      	add	r7, sp, #0
 8036a5e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8036a60:	687b      	ldr	r3, [r7, #4]
 8036a62:	681b      	ldr	r3, [r3, #0]
 8036a64:	68da      	ldr	r2, [r3, #12]
 8036a66:	687b      	ldr	r3, [r7, #4]
 8036a68:	681b      	ldr	r3, [r3, #0]
 8036a6a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8036a6e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8036a70:	687b      	ldr	r3, [r7, #4]
 8036a72:	2220      	movs	r2, #32
 8036a74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8036a78:	bf00      	nop
 8036a7a:	370c      	adds	r7, #12
 8036a7c:	46bd      	mov	sp, r7
 8036a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036a82:	4770      	bx	lr

08036a84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8036a84:	b480      	push	{r7}
 8036a86:	b083      	sub	sp, #12
 8036a88:	af00      	add	r7, sp, #0
 8036a8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8036a8c:	687b      	ldr	r3, [r7, #4]
 8036a8e:	681b      	ldr	r3, [r3, #0]
 8036a90:	68da      	ldr	r2, [r3, #12]
 8036a92:	687b      	ldr	r3, [r7, #4]
 8036a94:	681b      	ldr	r3, [r3, #0]
 8036a96:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8036a9a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8036a9c:	687b      	ldr	r3, [r7, #4]
 8036a9e:	681b      	ldr	r3, [r3, #0]
 8036aa0:	695a      	ldr	r2, [r3, #20]
 8036aa2:	687b      	ldr	r3, [r7, #4]
 8036aa4:	681b      	ldr	r3, [r3, #0]
 8036aa6:	f022 0201 	bic.w	r2, r2, #1
 8036aaa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8036aac:	687b      	ldr	r3, [r7, #4]
 8036aae:	2220      	movs	r2, #32
 8036ab0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8036ab4:	bf00      	nop
 8036ab6:	370c      	adds	r7, #12
 8036ab8:	46bd      	mov	sp, r7
 8036aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036abe:	4770      	bx	lr

08036ac0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8036ac0:	b580      	push	{r7, lr}
 8036ac2:	b084      	sub	sp, #16
 8036ac4:	af00      	add	r7, sp, #0
 8036ac6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8036ac8:	687b      	ldr	r3, [r7, #4]
 8036aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8036acc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8036ace:	68fb      	ldr	r3, [r7, #12]
 8036ad0:	2200      	movs	r2, #0
 8036ad2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8036ad4:	68fb      	ldr	r3, [r7, #12]
 8036ad6:	2200      	movs	r2, #0
 8036ad8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8036ada:	68f8      	ldr	r0, [r7, #12]
 8036adc:	f7ff fedc 	bl	8036898 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8036ae0:	bf00      	nop
 8036ae2:	3710      	adds	r7, #16
 8036ae4:	46bd      	mov	sp, r7
 8036ae6:	bd80      	pop	{r7, pc}

08036ae8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8036ae8:	b480      	push	{r7}
 8036aea:	b085      	sub	sp, #20
 8036aec:	af00      	add	r7, sp, #0
 8036aee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8036af0:	687b      	ldr	r3, [r7, #4]
 8036af2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8036af6:	b2db      	uxtb	r3, r3
 8036af8:	2b21      	cmp	r3, #33	; 0x21
 8036afa:	d144      	bne.n	8036b86 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8036afc:	687b      	ldr	r3, [r7, #4]
 8036afe:	689b      	ldr	r3, [r3, #8]
 8036b00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8036b04:	d11a      	bne.n	8036b3c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8036b06:	687b      	ldr	r3, [r7, #4]
 8036b08:	6a1b      	ldr	r3, [r3, #32]
 8036b0a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8036b0c:	68fb      	ldr	r3, [r7, #12]
 8036b0e:	881b      	ldrh	r3, [r3, #0]
 8036b10:	461a      	mov	r2, r3
 8036b12:	687b      	ldr	r3, [r7, #4]
 8036b14:	681b      	ldr	r3, [r3, #0]
 8036b16:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8036b1a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8036b1c:	687b      	ldr	r3, [r7, #4]
 8036b1e:	691b      	ldr	r3, [r3, #16]
 8036b20:	2b00      	cmp	r3, #0
 8036b22:	d105      	bne.n	8036b30 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8036b24:	687b      	ldr	r3, [r7, #4]
 8036b26:	6a1b      	ldr	r3, [r3, #32]
 8036b28:	1c9a      	adds	r2, r3, #2
 8036b2a:	687b      	ldr	r3, [r7, #4]
 8036b2c:	621a      	str	r2, [r3, #32]
 8036b2e:	e00e      	b.n	8036b4e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8036b30:	687b      	ldr	r3, [r7, #4]
 8036b32:	6a1b      	ldr	r3, [r3, #32]
 8036b34:	1c5a      	adds	r2, r3, #1
 8036b36:	687b      	ldr	r3, [r7, #4]
 8036b38:	621a      	str	r2, [r3, #32]
 8036b3a:	e008      	b.n	8036b4e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8036b3c:	687b      	ldr	r3, [r7, #4]
 8036b3e:	6a1b      	ldr	r3, [r3, #32]
 8036b40:	1c59      	adds	r1, r3, #1
 8036b42:	687a      	ldr	r2, [r7, #4]
 8036b44:	6211      	str	r1, [r2, #32]
 8036b46:	781a      	ldrb	r2, [r3, #0]
 8036b48:	687b      	ldr	r3, [r7, #4]
 8036b4a:	681b      	ldr	r3, [r3, #0]
 8036b4c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8036b4e:	687b      	ldr	r3, [r7, #4]
 8036b50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8036b52:	b29b      	uxth	r3, r3
 8036b54:	3b01      	subs	r3, #1
 8036b56:	b29b      	uxth	r3, r3
 8036b58:	687a      	ldr	r2, [r7, #4]
 8036b5a:	4619      	mov	r1, r3
 8036b5c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8036b5e:	2b00      	cmp	r3, #0
 8036b60:	d10f      	bne.n	8036b82 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8036b62:	687b      	ldr	r3, [r7, #4]
 8036b64:	681b      	ldr	r3, [r3, #0]
 8036b66:	68da      	ldr	r2, [r3, #12]
 8036b68:	687b      	ldr	r3, [r7, #4]
 8036b6a:	681b      	ldr	r3, [r3, #0]
 8036b6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8036b70:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8036b72:	687b      	ldr	r3, [r7, #4]
 8036b74:	681b      	ldr	r3, [r3, #0]
 8036b76:	68da      	ldr	r2, [r3, #12]
 8036b78:	687b      	ldr	r3, [r7, #4]
 8036b7a:	681b      	ldr	r3, [r3, #0]
 8036b7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8036b80:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8036b82:	2300      	movs	r3, #0
 8036b84:	e000      	b.n	8036b88 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8036b86:	2302      	movs	r3, #2
  }
}
 8036b88:	4618      	mov	r0, r3
 8036b8a:	3714      	adds	r7, #20
 8036b8c:	46bd      	mov	sp, r7
 8036b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036b92:	4770      	bx	lr

08036b94 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8036b94:	b580      	push	{r7, lr}
 8036b96:	b082      	sub	sp, #8
 8036b98:	af00      	add	r7, sp, #0
 8036b9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8036b9c:	687b      	ldr	r3, [r7, #4]
 8036b9e:	681b      	ldr	r3, [r3, #0]
 8036ba0:	68da      	ldr	r2, [r3, #12]
 8036ba2:	687b      	ldr	r3, [r7, #4]
 8036ba4:	681b      	ldr	r3, [r3, #0]
 8036ba6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8036baa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8036bac:	687b      	ldr	r3, [r7, #4]
 8036bae:	2220      	movs	r2, #32
 8036bb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8036bb4:	6878      	ldr	r0, [r7, #4]
 8036bb6:	f7ff fe51 	bl	803685c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8036bba:	2300      	movs	r3, #0
}
 8036bbc:	4618      	mov	r0, r3
 8036bbe:	3708      	adds	r7, #8
 8036bc0:	46bd      	mov	sp, r7
 8036bc2:	bd80      	pop	{r7, pc}

08036bc4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8036bc4:	b580      	push	{r7, lr}
 8036bc6:	b084      	sub	sp, #16
 8036bc8:	af00      	add	r7, sp, #0
 8036bca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8036bcc:	687b      	ldr	r3, [r7, #4]
 8036bce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8036bd2:	b2db      	uxtb	r3, r3
 8036bd4:	2b22      	cmp	r3, #34	; 0x22
 8036bd6:	d171      	bne.n	8036cbc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8036bd8:	687b      	ldr	r3, [r7, #4]
 8036bda:	689b      	ldr	r3, [r3, #8]
 8036bdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8036be0:	d123      	bne.n	8036c2a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8036be2:	687b      	ldr	r3, [r7, #4]
 8036be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036be6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8036be8:	687b      	ldr	r3, [r7, #4]
 8036bea:	691b      	ldr	r3, [r3, #16]
 8036bec:	2b00      	cmp	r3, #0
 8036bee:	d10e      	bne.n	8036c0e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8036bf0:	687b      	ldr	r3, [r7, #4]
 8036bf2:	681b      	ldr	r3, [r3, #0]
 8036bf4:	685b      	ldr	r3, [r3, #4]
 8036bf6:	b29b      	uxth	r3, r3
 8036bf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8036bfc:	b29a      	uxth	r2, r3
 8036bfe:	68fb      	ldr	r3, [r7, #12]
 8036c00:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8036c02:	687b      	ldr	r3, [r7, #4]
 8036c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036c06:	1c9a      	adds	r2, r3, #2
 8036c08:	687b      	ldr	r3, [r7, #4]
 8036c0a:	629a      	str	r2, [r3, #40]	; 0x28
 8036c0c:	e029      	b.n	8036c62 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8036c0e:	687b      	ldr	r3, [r7, #4]
 8036c10:	681b      	ldr	r3, [r3, #0]
 8036c12:	685b      	ldr	r3, [r3, #4]
 8036c14:	b29b      	uxth	r3, r3
 8036c16:	b2db      	uxtb	r3, r3
 8036c18:	b29a      	uxth	r2, r3
 8036c1a:	68fb      	ldr	r3, [r7, #12]
 8036c1c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8036c1e:	687b      	ldr	r3, [r7, #4]
 8036c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036c22:	1c5a      	adds	r2, r3, #1
 8036c24:	687b      	ldr	r3, [r7, #4]
 8036c26:	629a      	str	r2, [r3, #40]	; 0x28
 8036c28:	e01b      	b.n	8036c62 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8036c2a:	687b      	ldr	r3, [r7, #4]
 8036c2c:	691b      	ldr	r3, [r3, #16]
 8036c2e:	2b00      	cmp	r3, #0
 8036c30:	d10a      	bne.n	8036c48 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8036c32:	687b      	ldr	r3, [r7, #4]
 8036c34:	681b      	ldr	r3, [r3, #0]
 8036c36:	6858      	ldr	r0, [r3, #4]
 8036c38:	687b      	ldr	r3, [r7, #4]
 8036c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036c3c:	1c59      	adds	r1, r3, #1
 8036c3e:	687a      	ldr	r2, [r7, #4]
 8036c40:	6291      	str	r1, [r2, #40]	; 0x28
 8036c42:	b2c2      	uxtb	r2, r0
 8036c44:	701a      	strb	r2, [r3, #0]
 8036c46:	e00c      	b.n	8036c62 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8036c48:	687b      	ldr	r3, [r7, #4]
 8036c4a:	681b      	ldr	r3, [r3, #0]
 8036c4c:	685b      	ldr	r3, [r3, #4]
 8036c4e:	b2da      	uxtb	r2, r3
 8036c50:	687b      	ldr	r3, [r7, #4]
 8036c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036c54:	1c58      	adds	r0, r3, #1
 8036c56:	6879      	ldr	r1, [r7, #4]
 8036c58:	6288      	str	r0, [r1, #40]	; 0x28
 8036c5a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8036c5e:	b2d2      	uxtb	r2, r2
 8036c60:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8036c62:	687b      	ldr	r3, [r7, #4]
 8036c64:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8036c66:	b29b      	uxth	r3, r3
 8036c68:	3b01      	subs	r3, #1
 8036c6a:	b29b      	uxth	r3, r3
 8036c6c:	687a      	ldr	r2, [r7, #4]
 8036c6e:	4619      	mov	r1, r3
 8036c70:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8036c72:	2b00      	cmp	r3, #0
 8036c74:	d120      	bne.n	8036cb8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8036c76:	687b      	ldr	r3, [r7, #4]
 8036c78:	681b      	ldr	r3, [r3, #0]
 8036c7a:	68da      	ldr	r2, [r3, #12]
 8036c7c:	687b      	ldr	r3, [r7, #4]
 8036c7e:	681b      	ldr	r3, [r3, #0]
 8036c80:	f022 0220 	bic.w	r2, r2, #32
 8036c84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8036c86:	687b      	ldr	r3, [r7, #4]
 8036c88:	681b      	ldr	r3, [r3, #0]
 8036c8a:	68da      	ldr	r2, [r3, #12]
 8036c8c:	687b      	ldr	r3, [r7, #4]
 8036c8e:	681b      	ldr	r3, [r3, #0]
 8036c90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8036c94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8036c96:	687b      	ldr	r3, [r7, #4]
 8036c98:	681b      	ldr	r3, [r3, #0]
 8036c9a:	695a      	ldr	r2, [r3, #20]
 8036c9c:	687b      	ldr	r3, [r7, #4]
 8036c9e:	681b      	ldr	r3, [r3, #0]
 8036ca0:	f022 0201 	bic.w	r2, r2, #1
 8036ca4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8036ca6:	687b      	ldr	r3, [r7, #4]
 8036ca8:	2220      	movs	r2, #32
 8036caa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8036cae:	6878      	ldr	r0, [r7, #4]
 8036cb0:	f7ff fdde 	bl	8036870 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8036cb4:	2300      	movs	r3, #0
 8036cb6:	e002      	b.n	8036cbe <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8036cb8:	2300      	movs	r3, #0
 8036cba:	e000      	b.n	8036cbe <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8036cbc:	2302      	movs	r3, #2
  }
}
 8036cbe:	4618      	mov	r0, r3
 8036cc0:	3710      	adds	r7, #16
 8036cc2:	46bd      	mov	sp, r7
 8036cc4:	bd80      	pop	{r7, pc}
	...

08036cc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8036cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8036ccc:	b085      	sub	sp, #20
 8036cce:	af00      	add	r7, sp, #0
 8036cd0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8036cd2:	687b      	ldr	r3, [r7, #4]
 8036cd4:	681b      	ldr	r3, [r3, #0]
 8036cd6:	691b      	ldr	r3, [r3, #16]
 8036cd8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8036cdc:	687b      	ldr	r3, [r7, #4]
 8036cde:	68da      	ldr	r2, [r3, #12]
 8036ce0:	687b      	ldr	r3, [r7, #4]
 8036ce2:	681b      	ldr	r3, [r3, #0]
 8036ce4:	430a      	orrs	r2, r1
 8036ce6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8036ce8:	687b      	ldr	r3, [r7, #4]
 8036cea:	689a      	ldr	r2, [r3, #8]
 8036cec:	687b      	ldr	r3, [r7, #4]
 8036cee:	691b      	ldr	r3, [r3, #16]
 8036cf0:	431a      	orrs	r2, r3
 8036cf2:	687b      	ldr	r3, [r7, #4]
 8036cf4:	695b      	ldr	r3, [r3, #20]
 8036cf6:	431a      	orrs	r2, r3
 8036cf8:	687b      	ldr	r3, [r7, #4]
 8036cfa:	69db      	ldr	r3, [r3, #28]
 8036cfc:	4313      	orrs	r3, r2
 8036cfe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8036d00:	687b      	ldr	r3, [r7, #4]
 8036d02:	681b      	ldr	r3, [r3, #0]
 8036d04:	68db      	ldr	r3, [r3, #12]
 8036d06:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8036d0a:	f023 030c 	bic.w	r3, r3, #12
 8036d0e:	687a      	ldr	r2, [r7, #4]
 8036d10:	6812      	ldr	r2, [r2, #0]
 8036d12:	68f9      	ldr	r1, [r7, #12]
 8036d14:	430b      	orrs	r3, r1
 8036d16:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8036d18:	687b      	ldr	r3, [r7, #4]
 8036d1a:	681b      	ldr	r3, [r3, #0]
 8036d1c:	695b      	ldr	r3, [r3, #20]
 8036d1e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8036d22:	687b      	ldr	r3, [r7, #4]
 8036d24:	699a      	ldr	r2, [r3, #24]
 8036d26:	687b      	ldr	r3, [r7, #4]
 8036d28:	681b      	ldr	r3, [r3, #0]
 8036d2a:	430a      	orrs	r2, r1
 8036d2c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8036d2e:	687b      	ldr	r3, [r7, #4]
 8036d30:	69db      	ldr	r3, [r3, #28]
 8036d32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8036d36:	f040 8199 	bne.w	803706c <UART_SetConfig+0x3a4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8036d3a:	687b      	ldr	r3, [r7, #4]
 8036d3c:	681b      	ldr	r3, [r3, #0]
 8036d3e:	4ac6      	ldr	r2, [pc, #792]	; (8037058 <UART_SetConfig+0x390>)
 8036d40:	4293      	cmp	r3, r2
 8036d42:	d00f      	beq.n	8036d64 <UART_SetConfig+0x9c>
 8036d44:	687b      	ldr	r3, [r7, #4]
 8036d46:	681b      	ldr	r3, [r3, #0]
 8036d48:	4ac4      	ldr	r2, [pc, #784]	; (803705c <UART_SetConfig+0x394>)
 8036d4a:	4293      	cmp	r3, r2
 8036d4c:	d00a      	beq.n	8036d64 <UART_SetConfig+0x9c>
 8036d4e:	687b      	ldr	r3, [r7, #4]
 8036d50:	681b      	ldr	r3, [r3, #0]
 8036d52:	4ac3      	ldr	r2, [pc, #780]	; (8037060 <UART_SetConfig+0x398>)
 8036d54:	4293      	cmp	r3, r2
 8036d56:	d005      	beq.n	8036d64 <UART_SetConfig+0x9c>
 8036d58:	687b      	ldr	r3, [r7, #4]
 8036d5a:	681b      	ldr	r3, [r3, #0]
 8036d5c:	4ac1      	ldr	r2, [pc, #772]	; (8037064 <UART_SetConfig+0x39c>)
 8036d5e:	4293      	cmp	r3, r2
 8036d60:	f040 80bd 	bne.w	8036ede <UART_SetConfig+0x216>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8036d64:	f7fd f8c4 	bl	8033ef0 <HAL_RCC_GetPCLK2Freq>
 8036d68:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8036d6a:	68bb      	ldr	r3, [r7, #8]
 8036d6c:	461d      	mov	r5, r3
 8036d6e:	f04f 0600 	mov.w	r6, #0
 8036d72:	46a8      	mov	r8, r5
 8036d74:	46b1      	mov	r9, r6
 8036d76:	eb18 0308 	adds.w	r3, r8, r8
 8036d7a:	eb49 0409 	adc.w	r4, r9, r9
 8036d7e:	4698      	mov	r8, r3
 8036d80:	46a1      	mov	r9, r4
 8036d82:	eb18 0805 	adds.w	r8, r8, r5
 8036d86:	eb49 0906 	adc.w	r9, r9, r6
 8036d8a:	f04f 0100 	mov.w	r1, #0
 8036d8e:	f04f 0200 	mov.w	r2, #0
 8036d92:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8036d96:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8036d9a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8036d9e:	4688      	mov	r8, r1
 8036da0:	4691      	mov	r9, r2
 8036da2:	eb18 0005 	adds.w	r0, r8, r5
 8036da6:	eb49 0106 	adc.w	r1, r9, r6
 8036daa:	687b      	ldr	r3, [r7, #4]
 8036dac:	685b      	ldr	r3, [r3, #4]
 8036dae:	461d      	mov	r5, r3
 8036db0:	f04f 0600 	mov.w	r6, #0
 8036db4:	196b      	adds	r3, r5, r5
 8036db6:	eb46 0406 	adc.w	r4, r6, r6
 8036dba:	461a      	mov	r2, r3
 8036dbc:	4623      	mov	r3, r4
 8036dbe:	f7e9 ff9b 	bl	8020cf8 <__aeabi_uldivmod>
 8036dc2:	4603      	mov	r3, r0
 8036dc4:	460c      	mov	r4, r1
 8036dc6:	461a      	mov	r2, r3
 8036dc8:	4ba7      	ldr	r3, [pc, #668]	; (8037068 <UART_SetConfig+0x3a0>)
 8036dca:	fba3 2302 	umull	r2, r3, r3, r2
 8036dce:	095b      	lsrs	r3, r3, #5
 8036dd0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8036dd4:	68bb      	ldr	r3, [r7, #8]
 8036dd6:	461d      	mov	r5, r3
 8036dd8:	f04f 0600 	mov.w	r6, #0
 8036ddc:	46a9      	mov	r9, r5
 8036dde:	46b2      	mov	sl, r6
 8036de0:	eb19 0309 	adds.w	r3, r9, r9
 8036de4:	eb4a 040a 	adc.w	r4, sl, sl
 8036de8:	4699      	mov	r9, r3
 8036dea:	46a2      	mov	sl, r4
 8036dec:	eb19 0905 	adds.w	r9, r9, r5
 8036df0:	eb4a 0a06 	adc.w	sl, sl, r6
 8036df4:	f04f 0100 	mov.w	r1, #0
 8036df8:	f04f 0200 	mov.w	r2, #0
 8036dfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8036e00:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8036e04:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8036e08:	4689      	mov	r9, r1
 8036e0a:	4692      	mov	sl, r2
 8036e0c:	eb19 0005 	adds.w	r0, r9, r5
 8036e10:	eb4a 0106 	adc.w	r1, sl, r6
 8036e14:	687b      	ldr	r3, [r7, #4]
 8036e16:	685b      	ldr	r3, [r3, #4]
 8036e18:	461d      	mov	r5, r3
 8036e1a:	f04f 0600 	mov.w	r6, #0
 8036e1e:	196b      	adds	r3, r5, r5
 8036e20:	eb46 0406 	adc.w	r4, r6, r6
 8036e24:	461a      	mov	r2, r3
 8036e26:	4623      	mov	r3, r4
 8036e28:	f7e9 ff66 	bl	8020cf8 <__aeabi_uldivmod>
 8036e2c:	4603      	mov	r3, r0
 8036e2e:	460c      	mov	r4, r1
 8036e30:	461a      	mov	r2, r3
 8036e32:	4b8d      	ldr	r3, [pc, #564]	; (8037068 <UART_SetConfig+0x3a0>)
 8036e34:	fba3 1302 	umull	r1, r3, r3, r2
 8036e38:	095b      	lsrs	r3, r3, #5
 8036e3a:	2164      	movs	r1, #100	; 0x64
 8036e3c:	fb01 f303 	mul.w	r3, r1, r3
 8036e40:	1ad3      	subs	r3, r2, r3
 8036e42:	00db      	lsls	r3, r3, #3
 8036e44:	3332      	adds	r3, #50	; 0x32
 8036e46:	4a88      	ldr	r2, [pc, #544]	; (8037068 <UART_SetConfig+0x3a0>)
 8036e48:	fba2 2303 	umull	r2, r3, r2, r3
 8036e4c:	095b      	lsrs	r3, r3, #5
 8036e4e:	005b      	lsls	r3, r3, #1
 8036e50:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8036e54:	4498      	add	r8, r3
 8036e56:	68bb      	ldr	r3, [r7, #8]
 8036e58:	461d      	mov	r5, r3
 8036e5a:	f04f 0600 	mov.w	r6, #0
 8036e5e:	46a9      	mov	r9, r5
 8036e60:	46b2      	mov	sl, r6
 8036e62:	eb19 0309 	adds.w	r3, r9, r9
 8036e66:	eb4a 040a 	adc.w	r4, sl, sl
 8036e6a:	4699      	mov	r9, r3
 8036e6c:	46a2      	mov	sl, r4
 8036e6e:	eb19 0905 	adds.w	r9, r9, r5
 8036e72:	eb4a 0a06 	adc.w	sl, sl, r6
 8036e76:	f04f 0100 	mov.w	r1, #0
 8036e7a:	f04f 0200 	mov.w	r2, #0
 8036e7e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8036e82:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8036e86:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8036e8a:	4689      	mov	r9, r1
 8036e8c:	4692      	mov	sl, r2
 8036e8e:	eb19 0005 	adds.w	r0, r9, r5
 8036e92:	eb4a 0106 	adc.w	r1, sl, r6
 8036e96:	687b      	ldr	r3, [r7, #4]
 8036e98:	685b      	ldr	r3, [r3, #4]
 8036e9a:	461d      	mov	r5, r3
 8036e9c:	f04f 0600 	mov.w	r6, #0
 8036ea0:	196b      	adds	r3, r5, r5
 8036ea2:	eb46 0406 	adc.w	r4, r6, r6
 8036ea6:	461a      	mov	r2, r3
 8036ea8:	4623      	mov	r3, r4
 8036eaa:	f7e9 ff25 	bl	8020cf8 <__aeabi_uldivmod>
 8036eae:	4603      	mov	r3, r0
 8036eb0:	460c      	mov	r4, r1
 8036eb2:	461a      	mov	r2, r3
 8036eb4:	4b6c      	ldr	r3, [pc, #432]	; (8037068 <UART_SetConfig+0x3a0>)
 8036eb6:	fba3 1302 	umull	r1, r3, r3, r2
 8036eba:	095b      	lsrs	r3, r3, #5
 8036ebc:	2164      	movs	r1, #100	; 0x64
 8036ebe:	fb01 f303 	mul.w	r3, r1, r3
 8036ec2:	1ad3      	subs	r3, r2, r3
 8036ec4:	00db      	lsls	r3, r3, #3
 8036ec6:	3332      	adds	r3, #50	; 0x32
 8036ec8:	4a67      	ldr	r2, [pc, #412]	; (8037068 <UART_SetConfig+0x3a0>)
 8036eca:	fba2 2303 	umull	r2, r3, r2, r3
 8036ece:	095b      	lsrs	r3, r3, #5
 8036ed0:	f003 0207 	and.w	r2, r3, #7
 8036ed4:	687b      	ldr	r3, [r7, #4]
 8036ed6:	681b      	ldr	r3, [r3, #0]
 8036ed8:	4442      	add	r2, r8
 8036eda:	609a      	str	r2, [r3, #8]
 8036edc:	e27d      	b.n	80373da <UART_SetConfig+0x712>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8036ede:	f7fc fff3 	bl	8033ec8 <HAL_RCC_GetPCLK1Freq>
 8036ee2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8036ee4:	68bb      	ldr	r3, [r7, #8]
 8036ee6:	461d      	mov	r5, r3
 8036ee8:	f04f 0600 	mov.w	r6, #0
 8036eec:	46a8      	mov	r8, r5
 8036eee:	46b1      	mov	r9, r6
 8036ef0:	eb18 0308 	adds.w	r3, r8, r8
 8036ef4:	eb49 0409 	adc.w	r4, r9, r9
 8036ef8:	4698      	mov	r8, r3
 8036efa:	46a1      	mov	r9, r4
 8036efc:	eb18 0805 	adds.w	r8, r8, r5
 8036f00:	eb49 0906 	adc.w	r9, r9, r6
 8036f04:	f04f 0100 	mov.w	r1, #0
 8036f08:	f04f 0200 	mov.w	r2, #0
 8036f0c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8036f10:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8036f14:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8036f18:	4688      	mov	r8, r1
 8036f1a:	4691      	mov	r9, r2
 8036f1c:	eb18 0005 	adds.w	r0, r8, r5
 8036f20:	eb49 0106 	adc.w	r1, r9, r6
 8036f24:	687b      	ldr	r3, [r7, #4]
 8036f26:	685b      	ldr	r3, [r3, #4]
 8036f28:	461d      	mov	r5, r3
 8036f2a:	f04f 0600 	mov.w	r6, #0
 8036f2e:	196b      	adds	r3, r5, r5
 8036f30:	eb46 0406 	adc.w	r4, r6, r6
 8036f34:	461a      	mov	r2, r3
 8036f36:	4623      	mov	r3, r4
 8036f38:	f7e9 fede 	bl	8020cf8 <__aeabi_uldivmod>
 8036f3c:	4603      	mov	r3, r0
 8036f3e:	460c      	mov	r4, r1
 8036f40:	461a      	mov	r2, r3
 8036f42:	4b49      	ldr	r3, [pc, #292]	; (8037068 <UART_SetConfig+0x3a0>)
 8036f44:	fba3 2302 	umull	r2, r3, r3, r2
 8036f48:	095b      	lsrs	r3, r3, #5
 8036f4a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8036f4e:	68bb      	ldr	r3, [r7, #8]
 8036f50:	461d      	mov	r5, r3
 8036f52:	f04f 0600 	mov.w	r6, #0
 8036f56:	46a9      	mov	r9, r5
 8036f58:	46b2      	mov	sl, r6
 8036f5a:	eb19 0309 	adds.w	r3, r9, r9
 8036f5e:	eb4a 040a 	adc.w	r4, sl, sl
 8036f62:	4699      	mov	r9, r3
 8036f64:	46a2      	mov	sl, r4
 8036f66:	eb19 0905 	adds.w	r9, r9, r5
 8036f6a:	eb4a 0a06 	adc.w	sl, sl, r6
 8036f6e:	f04f 0100 	mov.w	r1, #0
 8036f72:	f04f 0200 	mov.w	r2, #0
 8036f76:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8036f7a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8036f7e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8036f82:	4689      	mov	r9, r1
 8036f84:	4692      	mov	sl, r2
 8036f86:	eb19 0005 	adds.w	r0, r9, r5
 8036f8a:	eb4a 0106 	adc.w	r1, sl, r6
 8036f8e:	687b      	ldr	r3, [r7, #4]
 8036f90:	685b      	ldr	r3, [r3, #4]
 8036f92:	461d      	mov	r5, r3
 8036f94:	f04f 0600 	mov.w	r6, #0
 8036f98:	196b      	adds	r3, r5, r5
 8036f9a:	eb46 0406 	adc.w	r4, r6, r6
 8036f9e:	461a      	mov	r2, r3
 8036fa0:	4623      	mov	r3, r4
 8036fa2:	f7e9 fea9 	bl	8020cf8 <__aeabi_uldivmod>
 8036fa6:	4603      	mov	r3, r0
 8036fa8:	460c      	mov	r4, r1
 8036faa:	461a      	mov	r2, r3
 8036fac:	4b2e      	ldr	r3, [pc, #184]	; (8037068 <UART_SetConfig+0x3a0>)
 8036fae:	fba3 1302 	umull	r1, r3, r3, r2
 8036fb2:	095b      	lsrs	r3, r3, #5
 8036fb4:	2164      	movs	r1, #100	; 0x64
 8036fb6:	fb01 f303 	mul.w	r3, r1, r3
 8036fba:	1ad3      	subs	r3, r2, r3
 8036fbc:	00db      	lsls	r3, r3, #3
 8036fbe:	3332      	adds	r3, #50	; 0x32
 8036fc0:	4a29      	ldr	r2, [pc, #164]	; (8037068 <UART_SetConfig+0x3a0>)
 8036fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8036fc6:	095b      	lsrs	r3, r3, #5
 8036fc8:	005b      	lsls	r3, r3, #1
 8036fca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8036fce:	4498      	add	r8, r3
 8036fd0:	68bb      	ldr	r3, [r7, #8]
 8036fd2:	461d      	mov	r5, r3
 8036fd4:	f04f 0600 	mov.w	r6, #0
 8036fd8:	46a9      	mov	r9, r5
 8036fda:	46b2      	mov	sl, r6
 8036fdc:	eb19 0309 	adds.w	r3, r9, r9
 8036fe0:	eb4a 040a 	adc.w	r4, sl, sl
 8036fe4:	4699      	mov	r9, r3
 8036fe6:	46a2      	mov	sl, r4
 8036fe8:	eb19 0905 	adds.w	r9, r9, r5
 8036fec:	eb4a 0a06 	adc.w	sl, sl, r6
 8036ff0:	f04f 0100 	mov.w	r1, #0
 8036ff4:	f04f 0200 	mov.w	r2, #0
 8036ff8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8036ffc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8037000:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8037004:	4689      	mov	r9, r1
 8037006:	4692      	mov	sl, r2
 8037008:	eb19 0005 	adds.w	r0, r9, r5
 803700c:	eb4a 0106 	adc.w	r1, sl, r6
 8037010:	687b      	ldr	r3, [r7, #4]
 8037012:	685b      	ldr	r3, [r3, #4]
 8037014:	461d      	mov	r5, r3
 8037016:	f04f 0600 	mov.w	r6, #0
 803701a:	196b      	adds	r3, r5, r5
 803701c:	eb46 0406 	adc.w	r4, r6, r6
 8037020:	461a      	mov	r2, r3
 8037022:	4623      	mov	r3, r4
 8037024:	f7e9 fe68 	bl	8020cf8 <__aeabi_uldivmod>
 8037028:	4603      	mov	r3, r0
 803702a:	460c      	mov	r4, r1
 803702c:	461a      	mov	r2, r3
 803702e:	4b0e      	ldr	r3, [pc, #56]	; (8037068 <UART_SetConfig+0x3a0>)
 8037030:	fba3 1302 	umull	r1, r3, r3, r2
 8037034:	095b      	lsrs	r3, r3, #5
 8037036:	2164      	movs	r1, #100	; 0x64
 8037038:	fb01 f303 	mul.w	r3, r1, r3
 803703c:	1ad3      	subs	r3, r2, r3
 803703e:	00db      	lsls	r3, r3, #3
 8037040:	3332      	adds	r3, #50	; 0x32
 8037042:	4a09      	ldr	r2, [pc, #36]	; (8037068 <UART_SetConfig+0x3a0>)
 8037044:	fba2 2303 	umull	r2, r3, r2, r3
 8037048:	095b      	lsrs	r3, r3, #5
 803704a:	f003 0207 	and.w	r2, r3, #7
 803704e:	687b      	ldr	r3, [r7, #4]
 8037050:	681b      	ldr	r3, [r3, #0]
 8037052:	4442      	add	r2, r8
 8037054:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8037056:	e1c0      	b.n	80373da <UART_SetConfig+0x712>
 8037058:	40011000 	.word	0x40011000
 803705c:	40011400 	.word	0x40011400
 8037060:	40011800 	.word	0x40011800
 8037064:	40011c00 	.word	0x40011c00
 8037068:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 803706c:	687b      	ldr	r3, [r7, #4]
 803706e:	681b      	ldr	r3, [r3, #0]
 8037070:	4adc      	ldr	r2, [pc, #880]	; (80373e4 <UART_SetConfig+0x71c>)
 8037072:	4293      	cmp	r3, r2
 8037074:	d00f      	beq.n	8037096 <UART_SetConfig+0x3ce>
 8037076:	687b      	ldr	r3, [r7, #4]
 8037078:	681b      	ldr	r3, [r3, #0]
 803707a:	4adb      	ldr	r2, [pc, #876]	; (80373e8 <UART_SetConfig+0x720>)
 803707c:	4293      	cmp	r3, r2
 803707e:	d00a      	beq.n	8037096 <UART_SetConfig+0x3ce>
 8037080:	687b      	ldr	r3, [r7, #4]
 8037082:	681b      	ldr	r3, [r3, #0]
 8037084:	4ad9      	ldr	r2, [pc, #868]	; (80373ec <UART_SetConfig+0x724>)
 8037086:	4293      	cmp	r3, r2
 8037088:	d005      	beq.n	8037096 <UART_SetConfig+0x3ce>
 803708a:	687b      	ldr	r3, [r7, #4]
 803708c:	681b      	ldr	r3, [r3, #0]
 803708e:	4ad8      	ldr	r2, [pc, #864]	; (80373f0 <UART_SetConfig+0x728>)
 8037090:	4293      	cmp	r3, r2
 8037092:	f040 80d1 	bne.w	8037238 <UART_SetConfig+0x570>
      pclk = HAL_RCC_GetPCLK2Freq();
 8037096:	f7fc ff2b 	bl	8033ef0 <HAL_RCC_GetPCLK2Freq>
 803709a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 803709c:	68bb      	ldr	r3, [r7, #8]
 803709e:	469a      	mov	sl, r3
 80370a0:	f04f 0b00 	mov.w	fp, #0
 80370a4:	46d0      	mov	r8, sl
 80370a6:	46d9      	mov	r9, fp
 80370a8:	eb18 0308 	adds.w	r3, r8, r8
 80370ac:	eb49 0409 	adc.w	r4, r9, r9
 80370b0:	4698      	mov	r8, r3
 80370b2:	46a1      	mov	r9, r4
 80370b4:	eb18 080a 	adds.w	r8, r8, sl
 80370b8:	eb49 090b 	adc.w	r9, r9, fp
 80370bc:	f04f 0100 	mov.w	r1, #0
 80370c0:	f04f 0200 	mov.w	r2, #0
 80370c4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80370c8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80370cc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80370d0:	4688      	mov	r8, r1
 80370d2:	4691      	mov	r9, r2
 80370d4:	eb1a 0508 	adds.w	r5, sl, r8
 80370d8:	eb4b 0609 	adc.w	r6, fp, r9
 80370dc:	687b      	ldr	r3, [r7, #4]
 80370de:	685b      	ldr	r3, [r3, #4]
 80370e0:	4619      	mov	r1, r3
 80370e2:	f04f 0200 	mov.w	r2, #0
 80370e6:	f04f 0300 	mov.w	r3, #0
 80370ea:	f04f 0400 	mov.w	r4, #0
 80370ee:	0094      	lsls	r4, r2, #2
 80370f0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80370f4:	008b      	lsls	r3, r1, #2
 80370f6:	461a      	mov	r2, r3
 80370f8:	4623      	mov	r3, r4
 80370fa:	4628      	mov	r0, r5
 80370fc:	4631      	mov	r1, r6
 80370fe:	f7e9 fdfb 	bl	8020cf8 <__aeabi_uldivmod>
 8037102:	4603      	mov	r3, r0
 8037104:	460c      	mov	r4, r1
 8037106:	461a      	mov	r2, r3
 8037108:	4bba      	ldr	r3, [pc, #744]	; (80373f4 <UART_SetConfig+0x72c>)
 803710a:	fba3 2302 	umull	r2, r3, r3, r2
 803710e:	095b      	lsrs	r3, r3, #5
 8037110:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8037114:	68bb      	ldr	r3, [r7, #8]
 8037116:	469b      	mov	fp, r3
 8037118:	f04f 0c00 	mov.w	ip, #0
 803711c:	46d9      	mov	r9, fp
 803711e:	46e2      	mov	sl, ip
 8037120:	eb19 0309 	adds.w	r3, r9, r9
 8037124:	eb4a 040a 	adc.w	r4, sl, sl
 8037128:	4699      	mov	r9, r3
 803712a:	46a2      	mov	sl, r4
 803712c:	eb19 090b 	adds.w	r9, r9, fp
 8037130:	eb4a 0a0c 	adc.w	sl, sl, ip
 8037134:	f04f 0100 	mov.w	r1, #0
 8037138:	f04f 0200 	mov.w	r2, #0
 803713c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8037140:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8037144:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8037148:	4689      	mov	r9, r1
 803714a:	4692      	mov	sl, r2
 803714c:	eb1b 0509 	adds.w	r5, fp, r9
 8037150:	eb4c 060a 	adc.w	r6, ip, sl
 8037154:	687b      	ldr	r3, [r7, #4]
 8037156:	685b      	ldr	r3, [r3, #4]
 8037158:	4619      	mov	r1, r3
 803715a:	f04f 0200 	mov.w	r2, #0
 803715e:	f04f 0300 	mov.w	r3, #0
 8037162:	f04f 0400 	mov.w	r4, #0
 8037166:	0094      	lsls	r4, r2, #2
 8037168:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 803716c:	008b      	lsls	r3, r1, #2
 803716e:	461a      	mov	r2, r3
 8037170:	4623      	mov	r3, r4
 8037172:	4628      	mov	r0, r5
 8037174:	4631      	mov	r1, r6
 8037176:	f7e9 fdbf 	bl	8020cf8 <__aeabi_uldivmod>
 803717a:	4603      	mov	r3, r0
 803717c:	460c      	mov	r4, r1
 803717e:	461a      	mov	r2, r3
 8037180:	4b9c      	ldr	r3, [pc, #624]	; (80373f4 <UART_SetConfig+0x72c>)
 8037182:	fba3 1302 	umull	r1, r3, r3, r2
 8037186:	095b      	lsrs	r3, r3, #5
 8037188:	2164      	movs	r1, #100	; 0x64
 803718a:	fb01 f303 	mul.w	r3, r1, r3
 803718e:	1ad3      	subs	r3, r2, r3
 8037190:	011b      	lsls	r3, r3, #4
 8037192:	3332      	adds	r3, #50	; 0x32
 8037194:	4a97      	ldr	r2, [pc, #604]	; (80373f4 <UART_SetConfig+0x72c>)
 8037196:	fba2 2303 	umull	r2, r3, r2, r3
 803719a:	095b      	lsrs	r3, r3, #5
 803719c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80371a0:	4498      	add	r8, r3
 80371a2:	68bb      	ldr	r3, [r7, #8]
 80371a4:	469b      	mov	fp, r3
 80371a6:	f04f 0c00 	mov.w	ip, #0
 80371aa:	46d9      	mov	r9, fp
 80371ac:	46e2      	mov	sl, ip
 80371ae:	eb19 0309 	adds.w	r3, r9, r9
 80371b2:	eb4a 040a 	adc.w	r4, sl, sl
 80371b6:	4699      	mov	r9, r3
 80371b8:	46a2      	mov	sl, r4
 80371ba:	eb19 090b 	adds.w	r9, r9, fp
 80371be:	eb4a 0a0c 	adc.w	sl, sl, ip
 80371c2:	f04f 0100 	mov.w	r1, #0
 80371c6:	f04f 0200 	mov.w	r2, #0
 80371ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80371ce:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80371d2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80371d6:	4689      	mov	r9, r1
 80371d8:	4692      	mov	sl, r2
 80371da:	eb1b 0509 	adds.w	r5, fp, r9
 80371de:	eb4c 060a 	adc.w	r6, ip, sl
 80371e2:	687b      	ldr	r3, [r7, #4]
 80371e4:	685b      	ldr	r3, [r3, #4]
 80371e6:	4619      	mov	r1, r3
 80371e8:	f04f 0200 	mov.w	r2, #0
 80371ec:	f04f 0300 	mov.w	r3, #0
 80371f0:	f04f 0400 	mov.w	r4, #0
 80371f4:	0094      	lsls	r4, r2, #2
 80371f6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80371fa:	008b      	lsls	r3, r1, #2
 80371fc:	461a      	mov	r2, r3
 80371fe:	4623      	mov	r3, r4
 8037200:	4628      	mov	r0, r5
 8037202:	4631      	mov	r1, r6
 8037204:	f7e9 fd78 	bl	8020cf8 <__aeabi_uldivmod>
 8037208:	4603      	mov	r3, r0
 803720a:	460c      	mov	r4, r1
 803720c:	461a      	mov	r2, r3
 803720e:	4b79      	ldr	r3, [pc, #484]	; (80373f4 <UART_SetConfig+0x72c>)
 8037210:	fba3 1302 	umull	r1, r3, r3, r2
 8037214:	095b      	lsrs	r3, r3, #5
 8037216:	2164      	movs	r1, #100	; 0x64
 8037218:	fb01 f303 	mul.w	r3, r1, r3
 803721c:	1ad3      	subs	r3, r2, r3
 803721e:	011b      	lsls	r3, r3, #4
 8037220:	3332      	adds	r3, #50	; 0x32
 8037222:	4a74      	ldr	r2, [pc, #464]	; (80373f4 <UART_SetConfig+0x72c>)
 8037224:	fba2 2303 	umull	r2, r3, r2, r3
 8037228:	095b      	lsrs	r3, r3, #5
 803722a:	f003 020f 	and.w	r2, r3, #15
 803722e:	687b      	ldr	r3, [r7, #4]
 8037230:	681b      	ldr	r3, [r3, #0]
 8037232:	4442      	add	r2, r8
 8037234:	609a      	str	r2, [r3, #8]
 8037236:	e0d0      	b.n	80373da <UART_SetConfig+0x712>
      pclk = HAL_RCC_GetPCLK1Freq();
 8037238:	f7fc fe46 	bl	8033ec8 <HAL_RCC_GetPCLK1Freq>
 803723c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 803723e:	68bb      	ldr	r3, [r7, #8]
 8037240:	469a      	mov	sl, r3
 8037242:	f04f 0b00 	mov.w	fp, #0
 8037246:	46d0      	mov	r8, sl
 8037248:	46d9      	mov	r9, fp
 803724a:	eb18 0308 	adds.w	r3, r8, r8
 803724e:	eb49 0409 	adc.w	r4, r9, r9
 8037252:	4698      	mov	r8, r3
 8037254:	46a1      	mov	r9, r4
 8037256:	eb18 080a 	adds.w	r8, r8, sl
 803725a:	eb49 090b 	adc.w	r9, r9, fp
 803725e:	f04f 0100 	mov.w	r1, #0
 8037262:	f04f 0200 	mov.w	r2, #0
 8037266:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 803726a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 803726e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8037272:	4688      	mov	r8, r1
 8037274:	4691      	mov	r9, r2
 8037276:	eb1a 0508 	adds.w	r5, sl, r8
 803727a:	eb4b 0609 	adc.w	r6, fp, r9
 803727e:	687b      	ldr	r3, [r7, #4]
 8037280:	685b      	ldr	r3, [r3, #4]
 8037282:	4619      	mov	r1, r3
 8037284:	f04f 0200 	mov.w	r2, #0
 8037288:	f04f 0300 	mov.w	r3, #0
 803728c:	f04f 0400 	mov.w	r4, #0
 8037290:	0094      	lsls	r4, r2, #2
 8037292:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8037296:	008b      	lsls	r3, r1, #2
 8037298:	461a      	mov	r2, r3
 803729a:	4623      	mov	r3, r4
 803729c:	4628      	mov	r0, r5
 803729e:	4631      	mov	r1, r6
 80372a0:	f7e9 fd2a 	bl	8020cf8 <__aeabi_uldivmod>
 80372a4:	4603      	mov	r3, r0
 80372a6:	460c      	mov	r4, r1
 80372a8:	461a      	mov	r2, r3
 80372aa:	4b52      	ldr	r3, [pc, #328]	; (80373f4 <UART_SetConfig+0x72c>)
 80372ac:	fba3 2302 	umull	r2, r3, r3, r2
 80372b0:	095b      	lsrs	r3, r3, #5
 80372b2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80372b6:	68bb      	ldr	r3, [r7, #8]
 80372b8:	469b      	mov	fp, r3
 80372ba:	f04f 0c00 	mov.w	ip, #0
 80372be:	46d9      	mov	r9, fp
 80372c0:	46e2      	mov	sl, ip
 80372c2:	eb19 0309 	adds.w	r3, r9, r9
 80372c6:	eb4a 040a 	adc.w	r4, sl, sl
 80372ca:	4699      	mov	r9, r3
 80372cc:	46a2      	mov	sl, r4
 80372ce:	eb19 090b 	adds.w	r9, r9, fp
 80372d2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80372d6:	f04f 0100 	mov.w	r1, #0
 80372da:	f04f 0200 	mov.w	r2, #0
 80372de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80372e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80372e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80372ea:	4689      	mov	r9, r1
 80372ec:	4692      	mov	sl, r2
 80372ee:	eb1b 0509 	adds.w	r5, fp, r9
 80372f2:	eb4c 060a 	adc.w	r6, ip, sl
 80372f6:	687b      	ldr	r3, [r7, #4]
 80372f8:	685b      	ldr	r3, [r3, #4]
 80372fa:	4619      	mov	r1, r3
 80372fc:	f04f 0200 	mov.w	r2, #0
 8037300:	f04f 0300 	mov.w	r3, #0
 8037304:	f04f 0400 	mov.w	r4, #0
 8037308:	0094      	lsls	r4, r2, #2
 803730a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 803730e:	008b      	lsls	r3, r1, #2
 8037310:	461a      	mov	r2, r3
 8037312:	4623      	mov	r3, r4
 8037314:	4628      	mov	r0, r5
 8037316:	4631      	mov	r1, r6
 8037318:	f7e9 fcee 	bl	8020cf8 <__aeabi_uldivmod>
 803731c:	4603      	mov	r3, r0
 803731e:	460c      	mov	r4, r1
 8037320:	461a      	mov	r2, r3
 8037322:	4b34      	ldr	r3, [pc, #208]	; (80373f4 <UART_SetConfig+0x72c>)
 8037324:	fba3 1302 	umull	r1, r3, r3, r2
 8037328:	095b      	lsrs	r3, r3, #5
 803732a:	2164      	movs	r1, #100	; 0x64
 803732c:	fb01 f303 	mul.w	r3, r1, r3
 8037330:	1ad3      	subs	r3, r2, r3
 8037332:	011b      	lsls	r3, r3, #4
 8037334:	3332      	adds	r3, #50	; 0x32
 8037336:	4a2f      	ldr	r2, [pc, #188]	; (80373f4 <UART_SetConfig+0x72c>)
 8037338:	fba2 2303 	umull	r2, r3, r2, r3
 803733c:	095b      	lsrs	r3, r3, #5
 803733e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8037342:	4498      	add	r8, r3
 8037344:	68bb      	ldr	r3, [r7, #8]
 8037346:	469b      	mov	fp, r3
 8037348:	f04f 0c00 	mov.w	ip, #0
 803734c:	46d9      	mov	r9, fp
 803734e:	46e2      	mov	sl, ip
 8037350:	eb19 0309 	adds.w	r3, r9, r9
 8037354:	eb4a 040a 	adc.w	r4, sl, sl
 8037358:	4699      	mov	r9, r3
 803735a:	46a2      	mov	sl, r4
 803735c:	eb19 090b 	adds.w	r9, r9, fp
 8037360:	eb4a 0a0c 	adc.w	sl, sl, ip
 8037364:	f04f 0100 	mov.w	r1, #0
 8037368:	f04f 0200 	mov.w	r2, #0
 803736c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8037370:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8037374:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8037378:	4689      	mov	r9, r1
 803737a:	4692      	mov	sl, r2
 803737c:	eb1b 0509 	adds.w	r5, fp, r9
 8037380:	eb4c 060a 	adc.w	r6, ip, sl
 8037384:	687b      	ldr	r3, [r7, #4]
 8037386:	685b      	ldr	r3, [r3, #4]
 8037388:	4619      	mov	r1, r3
 803738a:	f04f 0200 	mov.w	r2, #0
 803738e:	f04f 0300 	mov.w	r3, #0
 8037392:	f04f 0400 	mov.w	r4, #0
 8037396:	0094      	lsls	r4, r2, #2
 8037398:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 803739c:	008b      	lsls	r3, r1, #2
 803739e:	461a      	mov	r2, r3
 80373a0:	4623      	mov	r3, r4
 80373a2:	4628      	mov	r0, r5
 80373a4:	4631      	mov	r1, r6
 80373a6:	f7e9 fca7 	bl	8020cf8 <__aeabi_uldivmod>
 80373aa:	4603      	mov	r3, r0
 80373ac:	460c      	mov	r4, r1
 80373ae:	461a      	mov	r2, r3
 80373b0:	4b10      	ldr	r3, [pc, #64]	; (80373f4 <UART_SetConfig+0x72c>)
 80373b2:	fba3 1302 	umull	r1, r3, r3, r2
 80373b6:	095b      	lsrs	r3, r3, #5
 80373b8:	2164      	movs	r1, #100	; 0x64
 80373ba:	fb01 f303 	mul.w	r3, r1, r3
 80373be:	1ad3      	subs	r3, r2, r3
 80373c0:	011b      	lsls	r3, r3, #4
 80373c2:	3332      	adds	r3, #50	; 0x32
 80373c4:	4a0b      	ldr	r2, [pc, #44]	; (80373f4 <UART_SetConfig+0x72c>)
 80373c6:	fba2 2303 	umull	r2, r3, r2, r3
 80373ca:	095b      	lsrs	r3, r3, #5
 80373cc:	f003 020f 	and.w	r2, r3, #15
 80373d0:	687b      	ldr	r3, [r7, #4]
 80373d2:	681b      	ldr	r3, [r3, #0]
 80373d4:	4442      	add	r2, r8
 80373d6:	609a      	str	r2, [r3, #8]
}
 80373d8:	e7ff      	b.n	80373da <UART_SetConfig+0x712>
 80373da:	bf00      	nop
 80373dc:	3714      	adds	r7, #20
 80373de:	46bd      	mov	sp, r7
 80373e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80373e4:	40011000 	.word	0x40011000
 80373e8:	40011400 	.word	0x40011400
 80373ec:	40011800 	.word	0x40011800
 80373f0:	40011c00 	.word	0x40011c00
 80373f4:	51eb851f 	.word	0x51eb851f

080373f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80373f8:	b480      	push	{r7}
 80373fa:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80373fc:	bf00      	nop
 80373fe:	46bd      	mov	sp, r7
 8037400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8037404:	4770      	bx	lr
	...

08037408 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8037408:	b480      	push	{r7}
 803740a:	b085      	sub	sp, #20
 803740c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 803740e:	f3ef 8305 	mrs	r3, IPSR
 8037412:	60bb      	str	r3, [r7, #8]
  return(result);
 8037414:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8037416:	2b00      	cmp	r3, #0
 8037418:	d10f      	bne.n	803743a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 803741a:	f3ef 8310 	mrs	r3, PRIMASK
 803741e:	607b      	str	r3, [r7, #4]
  return(result);
 8037420:	687b      	ldr	r3, [r7, #4]
 8037422:	2b00      	cmp	r3, #0
 8037424:	d105      	bne.n	8037432 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037426:	f3ef 8311 	mrs	r3, BASEPRI
 803742a:	603b      	str	r3, [r7, #0]
  return(result);
 803742c:	683b      	ldr	r3, [r7, #0]
 803742e:	2b00      	cmp	r3, #0
 8037430:	d007      	beq.n	8037442 <osKernelInitialize+0x3a>
 8037432:	4b0e      	ldr	r3, [pc, #56]	; (803746c <osKernelInitialize+0x64>)
 8037434:	681b      	ldr	r3, [r3, #0]
 8037436:	2b02      	cmp	r3, #2
 8037438:	d103      	bne.n	8037442 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 803743a:	f06f 0305 	mvn.w	r3, #5
 803743e:	60fb      	str	r3, [r7, #12]
 8037440:	e00c      	b.n	803745c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8037442:	4b0a      	ldr	r3, [pc, #40]	; (803746c <osKernelInitialize+0x64>)
 8037444:	681b      	ldr	r3, [r3, #0]
 8037446:	2b00      	cmp	r3, #0
 8037448:	d105      	bne.n	8037456 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 803744a:	4b08      	ldr	r3, [pc, #32]	; (803746c <osKernelInitialize+0x64>)
 803744c:	2201      	movs	r2, #1
 803744e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8037450:	2300      	movs	r3, #0
 8037452:	60fb      	str	r3, [r7, #12]
 8037454:	e002      	b.n	803745c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8037456:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803745a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 803745c:	68fb      	ldr	r3, [r7, #12]
}
 803745e:	4618      	mov	r0, r3
 8037460:	3714      	adds	r7, #20
 8037462:	46bd      	mov	sp, r7
 8037464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8037468:	4770      	bx	lr
 803746a:	bf00      	nop
 803746c:	20000f34 	.word	0x20000f34

08037470 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8037470:	b580      	push	{r7, lr}
 8037472:	b082      	sub	sp, #8
 8037474:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 8037476:	f003 f831 	bl	803a4dc <xTaskGetSchedulerState>
 803747a:	4603      	mov	r3, r0
 803747c:	2b00      	cmp	r3, #0
 803747e:	d004      	beq.n	803748a <osKernelGetState+0x1a>
 8037480:	2b02      	cmp	r3, #2
 8037482:	d105      	bne.n	8037490 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8037484:	2302      	movs	r3, #2
 8037486:	607b      	str	r3, [r7, #4]
      break;
 8037488:	e00c      	b.n	80374a4 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 803748a:	2303      	movs	r3, #3
 803748c:	607b      	str	r3, [r7, #4]
      break;
 803748e:	e009      	b.n	80374a4 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8037490:	4b07      	ldr	r3, [pc, #28]	; (80374b0 <osKernelGetState+0x40>)
 8037492:	681b      	ldr	r3, [r3, #0]
 8037494:	2b01      	cmp	r3, #1
 8037496:	d102      	bne.n	803749e <osKernelGetState+0x2e>
        state = osKernelReady;
 8037498:	2301      	movs	r3, #1
 803749a:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 803749c:	e001      	b.n	80374a2 <osKernelGetState+0x32>
        state = osKernelInactive;
 803749e:	2300      	movs	r3, #0
 80374a0:	607b      	str	r3, [r7, #4]
      break;
 80374a2:	bf00      	nop
  }

  return (state);
 80374a4:	687b      	ldr	r3, [r7, #4]
}
 80374a6:	4618      	mov	r0, r3
 80374a8:	3708      	adds	r7, #8
 80374aa:	46bd      	mov	sp, r7
 80374ac:	bd80      	pop	{r7, pc}
 80374ae:	bf00      	nop
 80374b0:	20000f34 	.word	0x20000f34

080374b4 <osKernelStart>:

osStatus_t osKernelStart (void) {
 80374b4:	b580      	push	{r7, lr}
 80374b6:	b084      	sub	sp, #16
 80374b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80374ba:	f3ef 8305 	mrs	r3, IPSR
 80374be:	60bb      	str	r3, [r7, #8]
  return(result);
 80374c0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80374c2:	2b00      	cmp	r3, #0
 80374c4:	d10f      	bne.n	80374e6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80374c6:	f3ef 8310 	mrs	r3, PRIMASK
 80374ca:	607b      	str	r3, [r7, #4]
  return(result);
 80374cc:	687b      	ldr	r3, [r7, #4]
 80374ce:	2b00      	cmp	r3, #0
 80374d0:	d105      	bne.n	80374de <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80374d2:	f3ef 8311 	mrs	r3, BASEPRI
 80374d6:	603b      	str	r3, [r7, #0]
  return(result);
 80374d8:	683b      	ldr	r3, [r7, #0]
 80374da:	2b00      	cmp	r3, #0
 80374dc:	d007      	beq.n	80374ee <osKernelStart+0x3a>
 80374de:	4b0f      	ldr	r3, [pc, #60]	; (803751c <osKernelStart+0x68>)
 80374e0:	681b      	ldr	r3, [r3, #0]
 80374e2:	2b02      	cmp	r3, #2
 80374e4:	d103      	bne.n	80374ee <osKernelStart+0x3a>
    stat = osErrorISR;
 80374e6:	f06f 0305 	mvn.w	r3, #5
 80374ea:	60fb      	str	r3, [r7, #12]
 80374ec:	e010      	b.n	8037510 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80374ee:	4b0b      	ldr	r3, [pc, #44]	; (803751c <osKernelStart+0x68>)
 80374f0:	681b      	ldr	r3, [r3, #0]
 80374f2:	2b01      	cmp	r3, #1
 80374f4:	d109      	bne.n	803750a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80374f6:	f7ff ff7f 	bl	80373f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80374fa:	4b08      	ldr	r3, [pc, #32]	; (803751c <osKernelStart+0x68>)
 80374fc:	2202      	movs	r2, #2
 80374fe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8037500:	f002 faea 	bl	8039ad8 <vTaskStartScheduler>
      stat = osOK;
 8037504:	2300      	movs	r3, #0
 8037506:	60fb      	str	r3, [r7, #12]
 8037508:	e002      	b.n	8037510 <osKernelStart+0x5c>
    } else {
      stat = osError;
 803750a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803750e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8037510:	68fb      	ldr	r3, [r7, #12]
}
 8037512:	4618      	mov	r0, r3
 8037514:	3710      	adds	r7, #16
 8037516:	46bd      	mov	sp, r7
 8037518:	bd80      	pop	{r7, pc}
 803751a:	bf00      	nop
 803751c:	20000f34 	.word	0x20000f34

08037520 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8037520:	b580      	push	{r7, lr}
 8037522:	b084      	sub	sp, #16
 8037524:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037526:	f3ef 8305 	mrs	r3, IPSR
 803752a:	60bb      	str	r3, [r7, #8]
  return(result);
 803752c:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 803752e:	2b00      	cmp	r3, #0
 8037530:	d10f      	bne.n	8037552 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037532:	f3ef 8310 	mrs	r3, PRIMASK
 8037536:	607b      	str	r3, [r7, #4]
  return(result);
 8037538:	687b      	ldr	r3, [r7, #4]
 803753a:	2b00      	cmp	r3, #0
 803753c:	d105      	bne.n	803754a <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 803753e:	f3ef 8311 	mrs	r3, BASEPRI
 8037542:	603b      	str	r3, [r7, #0]
  return(result);
 8037544:	683b      	ldr	r3, [r7, #0]
 8037546:	2b00      	cmp	r3, #0
 8037548:	d007      	beq.n	803755a <osKernelGetTickCount+0x3a>
 803754a:	4b08      	ldr	r3, [pc, #32]	; (803756c <osKernelGetTickCount+0x4c>)
 803754c:	681b      	ldr	r3, [r3, #0]
 803754e:	2b02      	cmp	r3, #2
 8037550:	d103      	bne.n	803755a <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 8037552:	f002 fbdf 	bl	8039d14 <xTaskGetTickCountFromISR>
 8037556:	60f8      	str	r0, [r7, #12]
 8037558:	e002      	b.n	8037560 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 803755a:	f002 fbcb 	bl	8039cf4 <xTaskGetTickCount>
 803755e:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 8037560:	68fb      	ldr	r3, [r7, #12]
}
 8037562:	4618      	mov	r0, r3
 8037564:	3710      	adds	r7, #16
 8037566:	46bd      	mov	sp, r7
 8037568:	bd80      	pop	{r7, pc}
 803756a:	bf00      	nop
 803756c:	20000f34 	.word	0x20000f34

08037570 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8037570:	b580      	push	{r7, lr}
 8037572:	b090      	sub	sp, #64	; 0x40
 8037574:	af04      	add	r7, sp, #16
 8037576:	60f8      	str	r0, [r7, #12]
 8037578:	60b9      	str	r1, [r7, #8]
 803757a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 803757c:	2300      	movs	r3, #0
 803757e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037580:	f3ef 8305 	mrs	r3, IPSR
 8037584:	61fb      	str	r3, [r7, #28]
  return(result);
 8037586:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8037588:	2b00      	cmp	r3, #0
 803758a:	f040 808f 	bne.w	80376ac <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 803758e:	f3ef 8310 	mrs	r3, PRIMASK
 8037592:	61bb      	str	r3, [r7, #24]
  return(result);
 8037594:	69bb      	ldr	r3, [r7, #24]
 8037596:	2b00      	cmp	r3, #0
 8037598:	d105      	bne.n	80375a6 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 803759a:	f3ef 8311 	mrs	r3, BASEPRI
 803759e:	617b      	str	r3, [r7, #20]
  return(result);
 80375a0:	697b      	ldr	r3, [r7, #20]
 80375a2:	2b00      	cmp	r3, #0
 80375a4:	d003      	beq.n	80375ae <osThreadNew+0x3e>
 80375a6:	4b44      	ldr	r3, [pc, #272]	; (80376b8 <osThreadNew+0x148>)
 80375a8:	681b      	ldr	r3, [r3, #0]
 80375aa:	2b02      	cmp	r3, #2
 80375ac:	d07e      	beq.n	80376ac <osThreadNew+0x13c>
 80375ae:	68fb      	ldr	r3, [r7, #12]
 80375b0:	2b00      	cmp	r3, #0
 80375b2:	d07b      	beq.n	80376ac <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80375b4:	2380      	movs	r3, #128	; 0x80
 80375b6:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80375b8:	2318      	movs	r3, #24
 80375ba:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80375bc:	2300      	movs	r3, #0
 80375be:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80375c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80375c4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80375c6:	687b      	ldr	r3, [r7, #4]
 80375c8:	2b00      	cmp	r3, #0
 80375ca:	d045      	beq.n	8037658 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80375cc:	687b      	ldr	r3, [r7, #4]
 80375ce:	681b      	ldr	r3, [r3, #0]
 80375d0:	2b00      	cmp	r3, #0
 80375d2:	d002      	beq.n	80375da <osThreadNew+0x6a>
        name = attr->name;
 80375d4:	687b      	ldr	r3, [r7, #4]
 80375d6:	681b      	ldr	r3, [r3, #0]
 80375d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80375da:	687b      	ldr	r3, [r7, #4]
 80375dc:	699b      	ldr	r3, [r3, #24]
 80375de:	2b00      	cmp	r3, #0
 80375e0:	d002      	beq.n	80375e8 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80375e2:	687b      	ldr	r3, [r7, #4]
 80375e4:	699b      	ldr	r3, [r3, #24]
 80375e6:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80375e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80375ea:	2b00      	cmp	r3, #0
 80375ec:	d008      	beq.n	8037600 <osThreadNew+0x90>
 80375ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80375f0:	2b38      	cmp	r3, #56	; 0x38
 80375f2:	d805      	bhi.n	8037600 <osThreadNew+0x90>
 80375f4:	687b      	ldr	r3, [r7, #4]
 80375f6:	685b      	ldr	r3, [r3, #4]
 80375f8:	f003 0301 	and.w	r3, r3, #1
 80375fc:	2b00      	cmp	r3, #0
 80375fe:	d001      	beq.n	8037604 <osThreadNew+0x94>
        return (NULL);
 8037600:	2300      	movs	r3, #0
 8037602:	e054      	b.n	80376ae <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8037604:	687b      	ldr	r3, [r7, #4]
 8037606:	695b      	ldr	r3, [r3, #20]
 8037608:	2b00      	cmp	r3, #0
 803760a:	d003      	beq.n	8037614 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 803760c:	687b      	ldr	r3, [r7, #4]
 803760e:	695b      	ldr	r3, [r3, #20]
 8037610:	089b      	lsrs	r3, r3, #2
 8037612:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8037614:	687b      	ldr	r3, [r7, #4]
 8037616:	689b      	ldr	r3, [r3, #8]
 8037618:	2b00      	cmp	r3, #0
 803761a:	d00e      	beq.n	803763a <osThreadNew+0xca>
 803761c:	687b      	ldr	r3, [r7, #4]
 803761e:	68db      	ldr	r3, [r3, #12]
 8037620:	2b5f      	cmp	r3, #95	; 0x5f
 8037622:	d90a      	bls.n	803763a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8037624:	687b      	ldr	r3, [r7, #4]
 8037626:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8037628:	2b00      	cmp	r3, #0
 803762a:	d006      	beq.n	803763a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 803762c:	687b      	ldr	r3, [r7, #4]
 803762e:	695b      	ldr	r3, [r3, #20]
 8037630:	2b00      	cmp	r3, #0
 8037632:	d002      	beq.n	803763a <osThreadNew+0xca>
        mem = 1;
 8037634:	2301      	movs	r3, #1
 8037636:	623b      	str	r3, [r7, #32]
 8037638:	e010      	b.n	803765c <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 803763a:	687b      	ldr	r3, [r7, #4]
 803763c:	689b      	ldr	r3, [r3, #8]
 803763e:	2b00      	cmp	r3, #0
 8037640:	d10c      	bne.n	803765c <osThreadNew+0xec>
 8037642:	687b      	ldr	r3, [r7, #4]
 8037644:	68db      	ldr	r3, [r3, #12]
 8037646:	2b00      	cmp	r3, #0
 8037648:	d108      	bne.n	803765c <osThreadNew+0xec>
 803764a:	687b      	ldr	r3, [r7, #4]
 803764c:	691b      	ldr	r3, [r3, #16]
 803764e:	2b00      	cmp	r3, #0
 8037650:	d104      	bne.n	803765c <osThreadNew+0xec>
          mem = 0;
 8037652:	2300      	movs	r3, #0
 8037654:	623b      	str	r3, [r7, #32]
 8037656:	e001      	b.n	803765c <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8037658:	2300      	movs	r3, #0
 803765a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 803765c:	6a3b      	ldr	r3, [r7, #32]
 803765e:	2b01      	cmp	r3, #1
 8037660:	d110      	bne.n	8037684 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8037662:	687b      	ldr	r3, [r7, #4]
 8037664:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8037666:	687a      	ldr	r2, [r7, #4]
 8037668:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 803766a:	9202      	str	r2, [sp, #8]
 803766c:	9301      	str	r3, [sp, #4]
 803766e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037670:	9300      	str	r3, [sp, #0]
 8037672:	68bb      	ldr	r3, [r7, #8]
 8037674:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8037676:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8037678:	68f8      	ldr	r0, [r7, #12]
 803767a:	f001 ffdb 	bl	8039634 <xTaskCreateStatic>
 803767e:	4603      	mov	r3, r0
 8037680:	613b      	str	r3, [r7, #16]
 8037682:	e013      	b.n	80376ac <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8037684:	6a3b      	ldr	r3, [r7, #32]
 8037686:	2b00      	cmp	r3, #0
 8037688:	d110      	bne.n	80376ac <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 803768a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803768c:	b29a      	uxth	r2, r3
 803768e:	f107 0310 	add.w	r3, r7, #16
 8037692:	9301      	str	r3, [sp, #4]
 8037694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037696:	9300      	str	r3, [sp, #0]
 8037698:	68bb      	ldr	r3, [r7, #8]
 803769a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 803769c:	68f8      	ldr	r0, [r7, #12]
 803769e:	f002 f823 	bl	80396e8 <xTaskCreate>
 80376a2:	4603      	mov	r3, r0
 80376a4:	2b01      	cmp	r3, #1
 80376a6:	d001      	beq.n	80376ac <osThreadNew+0x13c>
          hTask = NULL;
 80376a8:	2300      	movs	r3, #0
 80376aa:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80376ac:	693b      	ldr	r3, [r7, #16]
}
 80376ae:	4618      	mov	r0, r3
 80376b0:	3730      	adds	r7, #48	; 0x30
 80376b2:	46bd      	mov	sp, r7
 80376b4:	bd80      	pop	{r7, pc}
 80376b6:	bf00      	nop
 80376b8:	20000f34 	.word	0x20000f34

080376bc <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 80376bc:	b580      	push	{r7, lr}
 80376be:	b08a      	sub	sp, #40	; 0x28
 80376c0:	af02      	add	r7, sp, #8
 80376c2:	6078      	str	r0, [r7, #4]
 80376c4:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80376c6:	687b      	ldr	r3, [r7, #4]
 80376c8:	61fb      	str	r3, [r7, #28]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 80376ca:	69fb      	ldr	r3, [r7, #28]
 80376cc:	2b00      	cmp	r3, #0
 80376ce:	d002      	beq.n	80376d6 <osThreadFlagsSet+0x1a>
 80376d0:	683b      	ldr	r3, [r7, #0]
 80376d2:	2b00      	cmp	r3, #0
 80376d4:	da03      	bge.n	80376de <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 80376d6:	f06f 0303 	mvn.w	r3, #3
 80376da:	60fb      	str	r3, [r7, #12]
 80376dc:	e046      	b.n	803776c <osThreadFlagsSet+0xb0>
  }
  else {
    rflags = (uint32_t)osError;
 80376de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80376e2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80376e4:	f3ef 8305 	mrs	r3, IPSR
 80376e8:	61bb      	str	r3, [r7, #24]
  return(result);
 80376ea:	69bb      	ldr	r3, [r7, #24]

    if (IS_IRQ()) {
 80376ec:	2b00      	cmp	r3, #0
 80376ee:	d10f      	bne.n	8037710 <osThreadFlagsSet+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80376f0:	f3ef 8310 	mrs	r3, PRIMASK
 80376f4:	617b      	str	r3, [r7, #20]
  return(result);
 80376f6:	697b      	ldr	r3, [r7, #20]
 80376f8:	2b00      	cmp	r3, #0
 80376fa:	d105      	bne.n	8037708 <osThreadFlagsSet+0x4c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80376fc:	f3ef 8311 	mrs	r3, BASEPRI
 8037700:	613b      	str	r3, [r7, #16]
  return(result);
 8037702:	693b      	ldr	r3, [r7, #16]
 8037704:	2b00      	cmp	r3, #0
 8037706:	d024      	beq.n	8037752 <osThreadFlagsSet+0x96>
 8037708:	4b1b      	ldr	r3, [pc, #108]	; (8037778 <osThreadFlagsSet+0xbc>)
 803770a:	681b      	ldr	r3, [r3, #0]
 803770c:	2b02      	cmp	r3, #2
 803770e:	d120      	bne.n	8037752 <osThreadFlagsSet+0x96>
      yield = pdFALSE;
 8037710:	2300      	movs	r3, #0
 8037712:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8037714:	f107 0308 	add.w	r3, r7, #8
 8037718:	9300      	str	r3, [sp, #0]
 803771a:	2300      	movs	r3, #0
 803771c:	2201      	movs	r2, #1
 803771e:	6839      	ldr	r1, [r7, #0]
 8037720:	69f8      	ldr	r0, [r7, #28]
 8037722:	f003 f987 	bl	803aa34 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8037726:	f107 020c 	add.w	r2, r7, #12
 803772a:	2300      	movs	r3, #0
 803772c:	9300      	str	r3, [sp, #0]
 803772e:	4613      	mov	r3, r2
 8037730:	2200      	movs	r2, #0
 8037732:	2100      	movs	r1, #0
 8037734:	69f8      	ldr	r0, [r7, #28]
 8037736:	f003 f97d 	bl	803aa34 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 803773a:	68bb      	ldr	r3, [r7, #8]
 803773c:	2b00      	cmp	r3, #0
 803773e:	d015      	beq.n	803776c <osThreadFlagsSet+0xb0>
 8037740:	4b0e      	ldr	r3, [pc, #56]	; (803777c <osThreadFlagsSet+0xc0>)
 8037742:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8037746:	601a      	str	r2, [r3, #0]
 8037748:	f3bf 8f4f 	dsb	sy
 803774c:	f3bf 8f6f 	isb	sy
 8037750:	e00c      	b.n	803776c <osThreadFlagsSet+0xb0>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8037752:	2300      	movs	r3, #0
 8037754:	2201      	movs	r2, #1
 8037756:	6839      	ldr	r1, [r7, #0]
 8037758:	69f8      	ldr	r0, [r7, #28]
 803775a:	f003 f8b7 	bl	803a8cc <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 803775e:	f107 030c 	add.w	r3, r7, #12
 8037762:	2200      	movs	r2, #0
 8037764:	2100      	movs	r1, #0
 8037766:	69f8      	ldr	r0, [r7, #28]
 8037768:	f003 f8b0 	bl	803a8cc <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 803776c:	68fb      	ldr	r3, [r7, #12]
}
 803776e:	4618      	mov	r0, r3
 8037770:	3720      	adds	r7, #32
 8037772:	46bd      	mov	sp, r7
 8037774:	bd80      	pop	{r7, pc}
 8037776:	bf00      	nop
 8037778:	20000f34 	.word	0x20000f34
 803777c:	e000ed04 	.word	0xe000ed04

08037780 <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 8037780:	b580      	push	{r7, lr}
 8037782:	b088      	sub	sp, #32
 8037784:	af00      	add	r7, sp, #0
 8037786:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037788:	f3ef 8305 	mrs	r3, IPSR
 803778c:	617b      	str	r3, [r7, #20]
  return(result);
 803778e:	697b      	ldr	r3, [r7, #20]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 8037790:	2b00      	cmp	r3, #0
 8037792:	d10f      	bne.n	80377b4 <osThreadFlagsClear+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037794:	f3ef 8310 	mrs	r3, PRIMASK
 8037798:	613b      	str	r3, [r7, #16]
  return(result);
 803779a:	693b      	ldr	r3, [r7, #16]
 803779c:	2b00      	cmp	r3, #0
 803779e:	d105      	bne.n	80377ac <osThreadFlagsClear+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80377a0:	f3ef 8311 	mrs	r3, BASEPRI
 80377a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80377a6:	68fb      	ldr	r3, [r7, #12]
 80377a8:	2b00      	cmp	r3, #0
 80377aa:	d007      	beq.n	80377bc <osThreadFlagsClear+0x3c>
 80377ac:	4b1b      	ldr	r3, [pc, #108]	; (803781c <osThreadFlagsClear+0x9c>)
 80377ae:	681b      	ldr	r3, [r3, #0]
 80377b0:	2b02      	cmp	r3, #2
 80377b2:	d103      	bne.n	80377bc <osThreadFlagsClear+0x3c>
    rflags = (uint32_t)osErrorISR;
 80377b4:	f06f 0305 	mvn.w	r3, #5
 80377b8:	61fb      	str	r3, [r7, #28]
 80377ba:	e02a      	b.n	8037812 <osThreadFlagsClear+0x92>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80377bc:	687b      	ldr	r3, [r7, #4]
 80377be:	2b00      	cmp	r3, #0
 80377c0:	da03      	bge.n	80377ca <osThreadFlagsClear+0x4a>
    rflags = (uint32_t)osErrorParameter;
 80377c2:	f06f 0303 	mvn.w	r3, #3
 80377c6:	61fb      	str	r3, [r7, #28]
 80377c8:	e023      	b.n	8037812 <osThreadFlagsClear+0x92>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 80377ca:	f002 fe77 	bl	803a4bc <xTaskGetCurrentTaskHandle>
 80377ce:	61b8      	str	r0, [r7, #24]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 80377d0:	f107 0308 	add.w	r3, r7, #8
 80377d4:	2200      	movs	r2, #0
 80377d6:	2100      	movs	r1, #0
 80377d8:	69b8      	ldr	r0, [r7, #24]
 80377da:	f003 f877 	bl	803a8cc <xTaskGenericNotify>
 80377de:	4603      	mov	r3, r0
 80377e0:	2b01      	cmp	r3, #1
 80377e2:	d113      	bne.n	803780c <osThreadFlagsClear+0x8c>
      rflags = cflags;
 80377e4:	68bb      	ldr	r3, [r7, #8]
 80377e6:	61fb      	str	r3, [r7, #28]
      cflags &= ~flags;
 80377e8:	687b      	ldr	r3, [r7, #4]
 80377ea:	43da      	mvns	r2, r3
 80377ec:	68bb      	ldr	r3, [r7, #8]
 80377ee:	4013      	ands	r3, r2
 80377f0:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 80377f2:	68b9      	ldr	r1, [r7, #8]
 80377f4:	2300      	movs	r3, #0
 80377f6:	2203      	movs	r2, #3
 80377f8:	69b8      	ldr	r0, [r7, #24]
 80377fa:	f003 f867 	bl	803a8cc <xTaskGenericNotify>
 80377fe:	4603      	mov	r3, r0
 8037800:	2b01      	cmp	r3, #1
 8037802:	d006      	beq.n	8037812 <osThreadFlagsClear+0x92>
        rflags = (uint32_t)osError;
 8037804:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037808:	61fb      	str	r3, [r7, #28]
 803780a:	e002      	b.n	8037812 <osThreadFlagsClear+0x92>
      }
    }
    else {
      rflags = (uint32_t)osError;
 803780c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037810:	61fb      	str	r3, [r7, #28]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 8037812:	69fb      	ldr	r3, [r7, #28]
}
 8037814:	4618      	mov	r0, r3
 8037816:	3720      	adds	r7, #32
 8037818:	46bd      	mov	sp, r7
 803781a:	bd80      	pop	{r7, pc}
 803781c:	20000f34 	.word	0x20000f34

08037820 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8037820:	b580      	push	{r7, lr}
 8037822:	b08e      	sub	sp, #56	; 0x38
 8037824:	af00      	add	r7, sp, #0
 8037826:	60f8      	str	r0, [r7, #12]
 8037828:	60b9      	str	r1, [r7, #8]
 803782a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 803782c:	f3ef 8305 	mrs	r3, IPSR
 8037830:	61fb      	str	r3, [r7, #28]
  return(result);
 8037832:	69fb      	ldr	r3, [r7, #28]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8037834:	2b00      	cmp	r3, #0
 8037836:	d10f      	bne.n	8037858 <osThreadFlagsWait+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037838:	f3ef 8310 	mrs	r3, PRIMASK
 803783c:	61bb      	str	r3, [r7, #24]
  return(result);
 803783e:	69bb      	ldr	r3, [r7, #24]
 8037840:	2b00      	cmp	r3, #0
 8037842:	d105      	bne.n	8037850 <osThreadFlagsWait+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037844:	f3ef 8311 	mrs	r3, BASEPRI
 8037848:	617b      	str	r3, [r7, #20]
  return(result);
 803784a:	697b      	ldr	r3, [r7, #20]
 803784c:	2b00      	cmp	r3, #0
 803784e:	d007      	beq.n	8037860 <osThreadFlagsWait+0x40>
 8037850:	4b3c      	ldr	r3, [pc, #240]	; (8037944 <osThreadFlagsWait+0x124>)
 8037852:	681b      	ldr	r3, [r3, #0]
 8037854:	2b02      	cmp	r3, #2
 8037856:	d103      	bne.n	8037860 <osThreadFlagsWait+0x40>
    rflags = (uint32_t)osErrorISR;
 8037858:	f06f 0305 	mvn.w	r3, #5
 803785c:	637b      	str	r3, [r7, #52]	; 0x34
 803785e:	e06b      	b.n	8037938 <osThreadFlagsWait+0x118>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8037860:	68fb      	ldr	r3, [r7, #12]
 8037862:	2b00      	cmp	r3, #0
 8037864:	da03      	bge.n	803786e <osThreadFlagsWait+0x4e>
    rflags = (uint32_t)osErrorParameter;
 8037866:	f06f 0303 	mvn.w	r3, #3
 803786a:	637b      	str	r3, [r7, #52]	; 0x34
 803786c:	e064      	b.n	8037938 <osThreadFlagsWait+0x118>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 803786e:	68bb      	ldr	r3, [r7, #8]
 8037870:	f003 0302 	and.w	r3, r3, #2
 8037874:	2b00      	cmp	r3, #0
 8037876:	d002      	beq.n	803787e <osThreadFlagsWait+0x5e>
      clear = 0U;
 8037878:	2300      	movs	r3, #0
 803787a:	633b      	str	r3, [r7, #48]	; 0x30
 803787c:	e001      	b.n	8037882 <osThreadFlagsWait+0x62>
    } else {
      clear = flags;
 803787e:	68fb      	ldr	r3, [r7, #12]
 8037880:	633b      	str	r3, [r7, #48]	; 0x30
    }

    rflags = 0U;
 8037882:	2300      	movs	r3, #0
 8037884:	637b      	str	r3, [r7, #52]	; 0x34
    tout   = timeout;
 8037886:	687b      	ldr	r3, [r7, #4]
 8037888:	62fb      	str	r3, [r7, #44]	; 0x2c

    t0 = xTaskGetTickCount();
 803788a:	f002 fa33 	bl	8039cf4 <xTaskGetTickCount>
 803788e:	62b8      	str	r0, [r7, #40]	; 0x28
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8037890:	f107 0210 	add.w	r2, r7, #16
 8037894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8037896:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8037898:	2000      	movs	r0, #0
 803789a:	f002 ffbd 	bl	803a818 <xTaskNotifyWait>
 803789e:	6278      	str	r0, [r7, #36]	; 0x24

      if (rval == pdPASS) {
 80378a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80378a2:	2b01      	cmp	r3, #1
 80378a4:	d137      	bne.n	8037916 <osThreadFlagsWait+0xf6>
        rflags &= flags;
 80378a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80378a8:	68fb      	ldr	r3, [r7, #12]
 80378aa:	4013      	ands	r3, r2
 80378ac:	637b      	str	r3, [r7, #52]	; 0x34
        rflags |= nval;
 80378ae:	693b      	ldr	r3, [r7, #16]
 80378b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80378b2:	4313      	orrs	r3, r2
 80378b4:	637b      	str	r3, [r7, #52]	; 0x34

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 80378b6:	68bb      	ldr	r3, [r7, #8]
 80378b8:	f003 0301 	and.w	r3, r3, #1
 80378bc:	2b00      	cmp	r3, #0
 80378be:	d00c      	beq.n	80378da <osThreadFlagsWait+0xba>
          if ((flags & rflags) == flags) {
 80378c0:	68fa      	ldr	r2, [r7, #12]
 80378c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80378c4:	4013      	ands	r3, r2
 80378c6:	68fa      	ldr	r2, [r7, #12]
 80378c8:	429a      	cmp	r2, r3
 80378ca:	d032      	beq.n	8037932 <osThreadFlagsWait+0x112>
            break;
          } else {
            if (timeout == 0U) {
 80378cc:	687b      	ldr	r3, [r7, #4]
 80378ce:	2b00      	cmp	r3, #0
 80378d0:	d10f      	bne.n	80378f2 <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 80378d2:	f06f 0302 	mvn.w	r3, #2
 80378d6:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 80378d8:	e02e      	b.n	8037938 <osThreadFlagsWait+0x118>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 80378da:	68fa      	ldr	r2, [r7, #12]
 80378dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80378de:	4013      	ands	r3, r2
 80378e0:	2b00      	cmp	r3, #0
 80378e2:	d128      	bne.n	8037936 <osThreadFlagsWait+0x116>
            break;
          } else {
            if (timeout == 0U) {
 80378e4:	687b      	ldr	r3, [r7, #4]
 80378e6:	2b00      	cmp	r3, #0
 80378e8:	d103      	bne.n	80378f2 <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 80378ea:	f06f 0302 	mvn.w	r3, #2
 80378ee:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 80378f0:	e022      	b.n	8037938 <osThreadFlagsWait+0x118>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 80378f2:	f002 f9ff 	bl	8039cf4 <xTaskGetTickCount>
 80378f6:	4602      	mov	r2, r0
 80378f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80378fa:	1ad3      	subs	r3, r2, r3
 80378fc:	623b      	str	r3, [r7, #32]

        if (td > tout) {
 80378fe:	6a3a      	ldr	r2, [r7, #32]
 8037900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8037902:	429a      	cmp	r2, r3
 8037904:	d902      	bls.n	803790c <osThreadFlagsWait+0xec>
          tout  = 0;
 8037906:	2300      	movs	r3, #0
 8037908:	62fb      	str	r3, [r7, #44]	; 0x2c
 803790a:	e00e      	b.n	803792a <osThreadFlagsWait+0x10a>
        } else {
          tout -= td;
 803790c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 803790e:	6a3b      	ldr	r3, [r7, #32]
 8037910:	1ad3      	subs	r3, r2, r3
 8037912:	62fb      	str	r3, [r7, #44]	; 0x2c
 8037914:	e009      	b.n	803792a <osThreadFlagsWait+0x10a>
        }
      }
      else {
        if (timeout == 0) {
 8037916:	687b      	ldr	r3, [r7, #4]
 8037918:	2b00      	cmp	r3, #0
 803791a:	d103      	bne.n	8037924 <osThreadFlagsWait+0x104>
          rflags = (uint32_t)osErrorResource;
 803791c:	f06f 0302 	mvn.w	r3, #2
 8037920:	637b      	str	r3, [r7, #52]	; 0x34
 8037922:	e002      	b.n	803792a <osThreadFlagsWait+0x10a>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8037924:	f06f 0301 	mvn.w	r3, #1
 8037928:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
    while (rval != pdFAIL);
 803792a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803792c:	2b00      	cmp	r3, #0
 803792e:	d1af      	bne.n	8037890 <osThreadFlagsWait+0x70>
 8037930:	e002      	b.n	8037938 <osThreadFlagsWait+0x118>
            break;
 8037932:	bf00      	nop
 8037934:	e000      	b.n	8037938 <osThreadFlagsWait+0x118>
            break;
 8037936:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8037938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 803793a:	4618      	mov	r0, r3
 803793c:	3738      	adds	r7, #56	; 0x38
 803793e:	46bd      	mov	sp, r7
 8037940:	bd80      	pop	{r7, pc}
 8037942:	bf00      	nop
 8037944:	20000f34 	.word	0x20000f34

08037948 <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 8037948:	b580      	push	{r7, lr}
 803794a:	b086      	sub	sp, #24
 803794c:	af00      	add	r7, sp, #0
 803794e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037950:	f3ef 8305 	mrs	r3, IPSR
 8037954:	613b      	str	r3, [r7, #16]
  return(result);
 8037956:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8037958:	2b00      	cmp	r3, #0
 803795a:	d10f      	bne.n	803797c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 803795c:	f3ef 8310 	mrs	r3, PRIMASK
 8037960:	60fb      	str	r3, [r7, #12]
  return(result);
 8037962:	68fb      	ldr	r3, [r7, #12]
 8037964:	2b00      	cmp	r3, #0
 8037966:	d105      	bne.n	8037974 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037968:	f3ef 8311 	mrs	r3, BASEPRI
 803796c:	60bb      	str	r3, [r7, #8]
  return(result);
 803796e:	68bb      	ldr	r3, [r7, #8]
 8037970:	2b00      	cmp	r3, #0
 8037972:	d007      	beq.n	8037984 <osDelay+0x3c>
 8037974:	4b0a      	ldr	r3, [pc, #40]	; (80379a0 <osDelay+0x58>)
 8037976:	681b      	ldr	r3, [r3, #0]
 8037978:	2b02      	cmp	r3, #2
 803797a:	d103      	bne.n	8037984 <osDelay+0x3c>
    stat = osErrorISR;
 803797c:	f06f 0305 	mvn.w	r3, #5
 8037980:	617b      	str	r3, [r7, #20]
 8037982:	e007      	b.n	8037994 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8037984:	2300      	movs	r3, #0
 8037986:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8037988:	687b      	ldr	r3, [r7, #4]
 803798a:	2b00      	cmp	r3, #0
 803798c:	d002      	beq.n	8037994 <osDelay+0x4c>
      vTaskDelay(ticks);
 803798e:	6878      	ldr	r0, [r7, #4]
 8037990:	f002 f86e 	bl	8039a70 <vTaskDelay>
    }
  }

  return (stat);
 8037994:	697b      	ldr	r3, [r7, #20]
}
 8037996:	4618      	mov	r0, r3
 8037998:	3718      	adds	r7, #24
 803799a:	46bd      	mov	sp, r7
 803799c:	bd80      	pop	{r7, pc}
 803799e:	bf00      	nop
 80379a0:	20000f34 	.word	0x20000f34

080379a4 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 80379a4:	b580      	push	{r7, lr}
 80379a6:	b088      	sub	sp, #32
 80379a8:	af00      	add	r7, sp, #0
 80379aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80379ac:	f3ef 8305 	mrs	r3, IPSR
 80379b0:	617b      	str	r3, [r7, #20]
  return(result);
 80379b2:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80379b4:	2b00      	cmp	r3, #0
 80379b6:	d10f      	bne.n	80379d8 <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80379b8:	f3ef 8310 	mrs	r3, PRIMASK
 80379bc:	613b      	str	r3, [r7, #16]
  return(result);
 80379be:	693b      	ldr	r3, [r7, #16]
 80379c0:	2b00      	cmp	r3, #0
 80379c2:	d105      	bne.n	80379d0 <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80379c4:	f3ef 8311 	mrs	r3, BASEPRI
 80379c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80379ca:	68fb      	ldr	r3, [r7, #12]
 80379cc:	2b00      	cmp	r3, #0
 80379ce:	d007      	beq.n	80379e0 <osDelayUntil+0x3c>
 80379d0:	4b13      	ldr	r3, [pc, #76]	; (8037a20 <osDelayUntil+0x7c>)
 80379d2:	681b      	ldr	r3, [r3, #0]
 80379d4:	2b02      	cmp	r3, #2
 80379d6:	d103      	bne.n	80379e0 <osDelayUntil+0x3c>
    stat = osErrorISR;
 80379d8:	f06f 0305 	mvn.w	r3, #5
 80379dc:	61fb      	str	r3, [r7, #28]
 80379de:	e019      	b.n	8037a14 <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 80379e0:	2300      	movs	r3, #0
 80379e2:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 80379e4:	f002 f986 	bl	8039cf4 <xTaskGetTickCount>
 80379e8:	4603      	mov	r3, r0
 80379ea:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80379ec:	68bb      	ldr	r3, [r7, #8]
 80379ee:	687a      	ldr	r2, [r7, #4]
 80379f0:	1ad3      	subs	r3, r2, r3
 80379f2:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80379f4:	69bb      	ldr	r3, [r7, #24]
 80379f6:	2b00      	cmp	r3, #0
 80379f8:	d009      	beq.n	8037a0e <osDelayUntil+0x6a>
 80379fa:	69bb      	ldr	r3, [r7, #24]
 80379fc:	2b00      	cmp	r3, #0
 80379fe:	db06      	blt.n	8037a0e <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 8037a00:	f107 0308 	add.w	r3, r7, #8
 8037a04:	69b9      	ldr	r1, [r7, #24]
 8037a06:	4618      	mov	r0, r3
 8037a08:	f001 ffb8 	bl	803997c <vTaskDelayUntil>
 8037a0c:	e002      	b.n	8037a14 <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8037a0e:	f06f 0303 	mvn.w	r3, #3
 8037a12:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 8037a14:	69fb      	ldr	r3, [r7, #28]
}
 8037a16:	4618      	mov	r0, r3
 8037a18:	3720      	adds	r7, #32
 8037a1a:	46bd      	mov	sp, r7
 8037a1c:	bd80      	pop	{r7, pc}
 8037a1e:	bf00      	nop
 8037a20:	20000f34 	.word	0x20000f34

08037a24 <osEventFlagsNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8037a24:	b580      	push	{r7, lr}
 8037a26:	b088      	sub	sp, #32
 8037a28:	af00      	add	r7, sp, #0
 8037a2a:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8037a2c:	2300      	movs	r3, #0
 8037a2e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037a30:	f3ef 8305 	mrs	r3, IPSR
 8037a34:	617b      	str	r3, [r7, #20]
  return(result);
 8037a36:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ()) {
 8037a38:	2b00      	cmp	r3, #0
 8037a3a:	d13d      	bne.n	8037ab8 <osEventFlagsNew+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037a3c:	f3ef 8310 	mrs	r3, PRIMASK
 8037a40:	613b      	str	r3, [r7, #16]
  return(result);
 8037a42:	693b      	ldr	r3, [r7, #16]
 8037a44:	2b00      	cmp	r3, #0
 8037a46:	d105      	bne.n	8037a54 <osEventFlagsNew+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037a48:	f3ef 8311 	mrs	r3, BASEPRI
 8037a4c:	60fb      	str	r3, [r7, #12]
  return(result);
 8037a4e:	68fb      	ldr	r3, [r7, #12]
 8037a50:	2b00      	cmp	r3, #0
 8037a52:	d003      	beq.n	8037a5c <osEventFlagsNew+0x38>
 8037a54:	4b1b      	ldr	r3, [pc, #108]	; (8037ac4 <osEventFlagsNew+0xa0>)
 8037a56:	681b      	ldr	r3, [r3, #0]
 8037a58:	2b02      	cmp	r3, #2
 8037a5a:	d02d      	beq.n	8037ab8 <osEventFlagsNew+0x94>
    mem = -1;
 8037a5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037a60:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8037a62:	687b      	ldr	r3, [r7, #4]
 8037a64:	2b00      	cmp	r3, #0
 8037a66:	d015      	beq.n	8037a94 <osEventFlagsNew+0x70>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8037a68:	687b      	ldr	r3, [r7, #4]
 8037a6a:	689b      	ldr	r3, [r3, #8]
 8037a6c:	2b00      	cmp	r3, #0
 8037a6e:	d006      	beq.n	8037a7e <osEventFlagsNew+0x5a>
 8037a70:	687b      	ldr	r3, [r7, #4]
 8037a72:	68db      	ldr	r3, [r3, #12]
 8037a74:	2b1f      	cmp	r3, #31
 8037a76:	d902      	bls.n	8037a7e <osEventFlagsNew+0x5a>
        mem = 1;
 8037a78:	2301      	movs	r3, #1
 8037a7a:	61bb      	str	r3, [r7, #24]
 8037a7c:	e00c      	b.n	8037a98 <osEventFlagsNew+0x74>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8037a7e:	687b      	ldr	r3, [r7, #4]
 8037a80:	689b      	ldr	r3, [r3, #8]
 8037a82:	2b00      	cmp	r3, #0
 8037a84:	d108      	bne.n	8037a98 <osEventFlagsNew+0x74>
 8037a86:	687b      	ldr	r3, [r7, #4]
 8037a88:	68db      	ldr	r3, [r3, #12]
 8037a8a:	2b00      	cmp	r3, #0
 8037a8c:	d104      	bne.n	8037a98 <osEventFlagsNew+0x74>
          mem = 0;
 8037a8e:	2300      	movs	r3, #0
 8037a90:	61bb      	str	r3, [r7, #24]
 8037a92:	e001      	b.n	8037a98 <osEventFlagsNew+0x74>
        }
      }
    }
    else {
      mem = 0;
 8037a94:	2300      	movs	r3, #0
 8037a96:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8037a98:	69bb      	ldr	r3, [r7, #24]
 8037a9a:	2b01      	cmp	r3, #1
 8037a9c:	d106      	bne.n	8037aac <osEventFlagsNew+0x88>
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8037a9e:	687b      	ldr	r3, [r7, #4]
 8037aa0:	689b      	ldr	r3, [r3, #8]
 8037aa2:	4618      	mov	r0, r3
 8037aa4:	f000 fbc6 	bl	8038234 <xEventGroupCreateStatic>
 8037aa8:	61f8      	str	r0, [r7, #28]
 8037aaa:	e005      	b.n	8037ab8 <osEventFlagsNew+0x94>
    }
    else {
      if (mem == 0) {
 8037aac:	69bb      	ldr	r3, [r7, #24]
 8037aae:	2b00      	cmp	r3, #0
 8037ab0:	d102      	bne.n	8037ab8 <osEventFlagsNew+0x94>
        hEventGroup = xEventGroupCreate();
 8037ab2:	f000 fbf4 	bl	803829e <xEventGroupCreate>
 8037ab6:	61f8      	str	r0, [r7, #28]
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8037ab8:	69fb      	ldr	r3, [r7, #28]
}
 8037aba:	4618      	mov	r0, r3
 8037abc:	3720      	adds	r7, #32
 8037abe:	46bd      	mov	sp, r7
 8037ac0:	bd80      	pop	{r7, pc}
 8037ac2:	bf00      	nop
 8037ac4:	20000f34 	.word	0x20000f34

08037ac8 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8037ac8:	b580      	push	{r7, lr}
 8037aca:	b088      	sub	sp, #32
 8037acc:	af00      	add	r7, sp, #0
 8037ace:	6078      	str	r0, [r7, #4]
 8037ad0:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8037ad2:	687b      	ldr	r3, [r7, #4]
 8037ad4:	61bb      	str	r3, [r7, #24]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8037ad6:	69bb      	ldr	r3, [r7, #24]
 8037ad8:	2b00      	cmp	r3, #0
 8037ada:	d004      	beq.n	8037ae6 <osEventFlagsSet+0x1e>
 8037adc:	683b      	ldr	r3, [r7, #0]
 8037ade:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8037ae2:	2b00      	cmp	r3, #0
 8037ae4:	d003      	beq.n	8037aee <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8037ae6:	f06f 0303 	mvn.w	r3, #3
 8037aea:	61fb      	str	r3, [r7, #28]
 8037aec:	e03a      	b.n	8037b64 <osEventFlagsSet+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037aee:	f3ef 8305 	mrs	r3, IPSR
 8037af2:	617b      	str	r3, [r7, #20]
  return(result);
 8037af4:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8037af6:	2b00      	cmp	r3, #0
 8037af8:	d10f      	bne.n	8037b1a <osEventFlagsSet+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037afa:	f3ef 8310 	mrs	r3, PRIMASK
 8037afe:	613b      	str	r3, [r7, #16]
  return(result);
 8037b00:	693b      	ldr	r3, [r7, #16]
 8037b02:	2b00      	cmp	r3, #0
 8037b04:	d105      	bne.n	8037b12 <osEventFlagsSet+0x4a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037b06:	f3ef 8311 	mrs	r3, BASEPRI
 8037b0a:	60fb      	str	r3, [r7, #12]
  return(result);
 8037b0c:	68fb      	ldr	r3, [r7, #12]
 8037b0e:	2b00      	cmp	r3, #0
 8037b10:	d021      	beq.n	8037b56 <osEventFlagsSet+0x8e>
 8037b12:	4b17      	ldr	r3, [pc, #92]	; (8037b70 <osEventFlagsSet+0xa8>)
 8037b14:	681b      	ldr	r3, [r3, #0]
 8037b16:	2b02      	cmp	r3, #2
 8037b18:	d11d      	bne.n	8037b56 <osEventFlagsSet+0x8e>
    yield = pdFALSE;
 8037b1a:	2300      	movs	r3, #0
 8037b1c:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8037b1e:	f107 0308 	add.w	r3, r7, #8
 8037b22:	461a      	mov	r2, r3
 8037b24:	6839      	ldr	r1, [r7, #0]
 8037b26:	69b8      	ldr	r0, [r7, #24]
 8037b28:	f000 fd56 	bl	80385d8 <xEventGroupSetBitsFromISR>
 8037b2c:	4603      	mov	r3, r0
 8037b2e:	2b00      	cmp	r3, #0
 8037b30:	d103      	bne.n	8037b3a <osEventFlagsSet+0x72>
      rflags = (uint32_t)osErrorResource;
 8037b32:	f06f 0302 	mvn.w	r3, #2
 8037b36:	61fb      	str	r3, [r7, #28]
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8037b38:	e013      	b.n	8037b62 <osEventFlagsSet+0x9a>
    } else {
      rflags = flags;
 8037b3a:	683b      	ldr	r3, [r7, #0]
 8037b3c:	61fb      	str	r3, [r7, #28]
      portYIELD_FROM_ISR (yield);
 8037b3e:	68bb      	ldr	r3, [r7, #8]
 8037b40:	2b00      	cmp	r3, #0
 8037b42:	d00e      	beq.n	8037b62 <osEventFlagsSet+0x9a>
 8037b44:	4b0b      	ldr	r3, [pc, #44]	; (8037b74 <osEventFlagsSet+0xac>)
 8037b46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8037b4a:	601a      	str	r2, [r3, #0]
 8037b4c:	f3bf 8f4f 	dsb	sy
 8037b50:	f3bf 8f6f 	isb	sy
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8037b54:	e005      	b.n	8037b62 <osEventFlagsSet+0x9a>
    }
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8037b56:	6839      	ldr	r1, [r7, #0]
 8037b58:	69b8      	ldr	r0, [r7, #24]
 8037b5a:	f000 fc85 	bl	8038468 <xEventGroupSetBits>
 8037b5e:	61f8      	str	r0, [r7, #28]
 8037b60:	e000      	b.n	8037b64 <osEventFlagsSet+0x9c>
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8037b62:	bf00      	nop
  }

  return (rflags);
 8037b64:	69fb      	ldr	r3, [r7, #28]
}
 8037b66:	4618      	mov	r0, r3
 8037b68:	3720      	adds	r7, #32
 8037b6a:	46bd      	mov	sp, r7
 8037b6c:	bd80      	pop	{r7, pc}
 8037b6e:	bf00      	nop
 8037b70:	20000f34 	.word	0x20000f34
 8037b74:	e000ed04 	.word	0xe000ed04

08037b78 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8037b78:	b580      	push	{r7, lr}
 8037b7a:	b08e      	sub	sp, #56	; 0x38
 8037b7c:	af02      	add	r7, sp, #8
 8037b7e:	60f8      	str	r0, [r7, #12]
 8037b80:	60b9      	str	r1, [r7, #8]
 8037b82:	607a      	str	r2, [r7, #4]
 8037b84:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8037b86:	68fb      	ldr	r3, [r7, #12]
 8037b88:	623b      	str	r3, [r7, #32]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8037b8a:	6a3b      	ldr	r3, [r7, #32]
 8037b8c:	2b00      	cmp	r3, #0
 8037b8e:	d004      	beq.n	8037b9a <osEventFlagsWait+0x22>
 8037b90:	68bb      	ldr	r3, [r7, #8]
 8037b92:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8037b96:	2b00      	cmp	r3, #0
 8037b98:	d003      	beq.n	8037ba2 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8037b9a:	f06f 0303 	mvn.w	r3, #3
 8037b9e:	627b      	str	r3, [r7, #36]	; 0x24
 8037ba0:	e059      	b.n	8037c56 <osEventFlagsWait+0xde>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037ba2:	f3ef 8305 	mrs	r3, IPSR
 8037ba6:	61fb      	str	r3, [r7, #28]
  return(result);
 8037ba8:	69fb      	ldr	r3, [r7, #28]
  }
  else if (IS_IRQ()) {
 8037baa:	2b00      	cmp	r3, #0
 8037bac:	d10f      	bne.n	8037bce <osEventFlagsWait+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037bae:	f3ef 8310 	mrs	r3, PRIMASK
 8037bb2:	61bb      	str	r3, [r7, #24]
  return(result);
 8037bb4:	69bb      	ldr	r3, [r7, #24]
 8037bb6:	2b00      	cmp	r3, #0
 8037bb8:	d105      	bne.n	8037bc6 <osEventFlagsWait+0x4e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037bba:	f3ef 8311 	mrs	r3, BASEPRI
 8037bbe:	617b      	str	r3, [r7, #20]
  return(result);
 8037bc0:	697b      	ldr	r3, [r7, #20]
 8037bc2:	2b00      	cmp	r3, #0
 8037bc4:	d007      	beq.n	8037bd6 <osEventFlagsWait+0x5e>
 8037bc6:	4b26      	ldr	r3, [pc, #152]	; (8037c60 <osEventFlagsWait+0xe8>)
 8037bc8:	681b      	ldr	r3, [r3, #0]
 8037bca:	2b02      	cmp	r3, #2
 8037bcc:	d103      	bne.n	8037bd6 <osEventFlagsWait+0x5e>
    rflags = (uint32_t)osErrorISR;
 8037bce:	f06f 0305 	mvn.w	r3, #5
 8037bd2:	627b      	str	r3, [r7, #36]	; 0x24
 8037bd4:	e03f      	b.n	8037c56 <osEventFlagsWait+0xde>
  }
  else {
    if (options & osFlagsWaitAll) {
 8037bd6:	687b      	ldr	r3, [r7, #4]
 8037bd8:	f003 0301 	and.w	r3, r3, #1
 8037bdc:	2b00      	cmp	r3, #0
 8037bde:	d002      	beq.n	8037be6 <osEventFlagsWait+0x6e>
      wait_all = pdTRUE;
 8037be0:	2301      	movs	r3, #1
 8037be2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8037be4:	e001      	b.n	8037bea <osEventFlagsWait+0x72>
    } else {
      wait_all = pdFAIL;
 8037be6:	2300      	movs	r3, #0
 8037be8:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    if (options & osFlagsNoClear) {
 8037bea:	687b      	ldr	r3, [r7, #4]
 8037bec:	f003 0302 	and.w	r3, r3, #2
 8037bf0:	2b00      	cmp	r3, #0
 8037bf2:	d002      	beq.n	8037bfa <osEventFlagsWait+0x82>
      exit_clr = pdFAIL;
 8037bf4:	2300      	movs	r3, #0
 8037bf6:	62bb      	str	r3, [r7, #40]	; 0x28
 8037bf8:	e001      	b.n	8037bfe <osEventFlagsWait+0x86>
    } else {
      exit_clr = pdTRUE;
 8037bfa:	2301      	movs	r3, #1
 8037bfc:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8037bfe:	683b      	ldr	r3, [r7, #0]
 8037c00:	9300      	str	r3, [sp, #0]
 8037c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8037c04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8037c06:	68b9      	ldr	r1, [r7, #8]
 8037c08:	6a38      	ldr	r0, [r7, #32]
 8037c0a:	f000 fb63 	bl	80382d4 <xEventGroupWaitBits>
 8037c0e:	6278      	str	r0, [r7, #36]	; 0x24

    if (options & osFlagsWaitAll) {
 8037c10:	687b      	ldr	r3, [r7, #4]
 8037c12:	f003 0301 	and.w	r3, r3, #1
 8037c16:	2b00      	cmp	r3, #0
 8037c18:	d00e      	beq.n	8037c38 <osEventFlagsWait+0xc0>
      if (flags != rflags) {
 8037c1a:	68ba      	ldr	r2, [r7, #8]
 8037c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037c1e:	429a      	cmp	r2, r3
 8037c20:	d019      	beq.n	8037c56 <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 8037c22:	683b      	ldr	r3, [r7, #0]
 8037c24:	2b00      	cmp	r3, #0
 8037c26:	d003      	beq.n	8037c30 <osEventFlagsWait+0xb8>
          rflags = (uint32_t)osErrorTimeout;
 8037c28:	f06f 0301 	mvn.w	r3, #1
 8037c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8037c2e:	e012      	b.n	8037c56 <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 8037c30:	f06f 0302 	mvn.w	r3, #2
 8037c34:	627b      	str	r3, [r7, #36]	; 0x24
 8037c36:	e00e      	b.n	8037c56 <osEventFlagsWait+0xde>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8037c38:	68ba      	ldr	r2, [r7, #8]
 8037c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037c3c:	4013      	ands	r3, r2
 8037c3e:	2b00      	cmp	r3, #0
 8037c40:	d109      	bne.n	8037c56 <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 8037c42:	683b      	ldr	r3, [r7, #0]
 8037c44:	2b00      	cmp	r3, #0
 8037c46:	d003      	beq.n	8037c50 <osEventFlagsWait+0xd8>
          rflags = (uint32_t)osErrorTimeout;
 8037c48:	f06f 0301 	mvn.w	r3, #1
 8037c4c:	627b      	str	r3, [r7, #36]	; 0x24
 8037c4e:	e002      	b.n	8037c56 <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 8037c50:	f06f 0302 	mvn.w	r3, #2
 8037c54:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }
  }

  return (rflags);
 8037c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8037c58:	4618      	mov	r0, r3
 8037c5a:	3730      	adds	r7, #48	; 0x30
 8037c5c:	46bd      	mov	sp, r7
 8037c5e:	bd80      	pop	{r7, pc}
 8037c60:	20000f34 	.word	0x20000f34

08037c64 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8037c64:	b580      	push	{r7, lr}
 8037c66:	b08a      	sub	sp, #40	; 0x28
 8037c68:	af00      	add	r7, sp, #0
 8037c6a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8037c6c:	2300      	movs	r3, #0
 8037c6e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037c70:	f3ef 8305 	mrs	r3, IPSR
 8037c74:	613b      	str	r3, [r7, #16]
  return(result);
 8037c76:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8037c78:	2b00      	cmp	r3, #0
 8037c7a:	f040 8085 	bne.w	8037d88 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037c7e:	f3ef 8310 	mrs	r3, PRIMASK
 8037c82:	60fb      	str	r3, [r7, #12]
  return(result);
 8037c84:	68fb      	ldr	r3, [r7, #12]
 8037c86:	2b00      	cmp	r3, #0
 8037c88:	d105      	bne.n	8037c96 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037c8a:	f3ef 8311 	mrs	r3, BASEPRI
 8037c8e:	60bb      	str	r3, [r7, #8]
  return(result);
 8037c90:	68bb      	ldr	r3, [r7, #8]
 8037c92:	2b00      	cmp	r3, #0
 8037c94:	d003      	beq.n	8037c9e <osMutexNew+0x3a>
 8037c96:	4b3f      	ldr	r3, [pc, #252]	; (8037d94 <osMutexNew+0x130>)
 8037c98:	681b      	ldr	r3, [r3, #0]
 8037c9a:	2b02      	cmp	r3, #2
 8037c9c:	d074      	beq.n	8037d88 <osMutexNew+0x124>
    if (attr != NULL) {
 8037c9e:	687b      	ldr	r3, [r7, #4]
 8037ca0:	2b00      	cmp	r3, #0
 8037ca2:	d003      	beq.n	8037cac <osMutexNew+0x48>
      type = attr->attr_bits;
 8037ca4:	687b      	ldr	r3, [r7, #4]
 8037ca6:	685b      	ldr	r3, [r3, #4]
 8037ca8:	623b      	str	r3, [r7, #32]
 8037caa:	e001      	b.n	8037cb0 <osMutexNew+0x4c>
    } else {
      type = 0U;
 8037cac:	2300      	movs	r3, #0
 8037cae:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8037cb0:	6a3b      	ldr	r3, [r7, #32]
 8037cb2:	f003 0301 	and.w	r3, r3, #1
 8037cb6:	2b00      	cmp	r3, #0
 8037cb8:	d002      	beq.n	8037cc0 <osMutexNew+0x5c>
      rmtx = 1U;
 8037cba:	2301      	movs	r3, #1
 8037cbc:	61fb      	str	r3, [r7, #28]
 8037cbe:	e001      	b.n	8037cc4 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8037cc0:	2300      	movs	r3, #0
 8037cc2:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8037cc4:	6a3b      	ldr	r3, [r7, #32]
 8037cc6:	f003 0308 	and.w	r3, r3, #8
 8037cca:	2b00      	cmp	r3, #0
 8037ccc:	d15c      	bne.n	8037d88 <osMutexNew+0x124>
      mem = -1;
 8037cce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037cd2:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8037cd4:	687b      	ldr	r3, [r7, #4]
 8037cd6:	2b00      	cmp	r3, #0
 8037cd8:	d015      	beq.n	8037d06 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8037cda:	687b      	ldr	r3, [r7, #4]
 8037cdc:	689b      	ldr	r3, [r3, #8]
 8037cde:	2b00      	cmp	r3, #0
 8037ce0:	d006      	beq.n	8037cf0 <osMutexNew+0x8c>
 8037ce2:	687b      	ldr	r3, [r7, #4]
 8037ce4:	68db      	ldr	r3, [r3, #12]
 8037ce6:	2b4f      	cmp	r3, #79	; 0x4f
 8037ce8:	d902      	bls.n	8037cf0 <osMutexNew+0x8c>
          mem = 1;
 8037cea:	2301      	movs	r3, #1
 8037cec:	61bb      	str	r3, [r7, #24]
 8037cee:	e00c      	b.n	8037d0a <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8037cf0:	687b      	ldr	r3, [r7, #4]
 8037cf2:	689b      	ldr	r3, [r3, #8]
 8037cf4:	2b00      	cmp	r3, #0
 8037cf6:	d108      	bne.n	8037d0a <osMutexNew+0xa6>
 8037cf8:	687b      	ldr	r3, [r7, #4]
 8037cfa:	68db      	ldr	r3, [r3, #12]
 8037cfc:	2b00      	cmp	r3, #0
 8037cfe:	d104      	bne.n	8037d0a <osMutexNew+0xa6>
            mem = 0;
 8037d00:	2300      	movs	r3, #0
 8037d02:	61bb      	str	r3, [r7, #24]
 8037d04:	e001      	b.n	8037d0a <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8037d06:	2300      	movs	r3, #0
 8037d08:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8037d0a:	69bb      	ldr	r3, [r7, #24]
 8037d0c:	2b01      	cmp	r3, #1
 8037d0e:	d112      	bne.n	8037d36 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8037d10:	69fb      	ldr	r3, [r7, #28]
 8037d12:	2b00      	cmp	r3, #0
 8037d14:	d007      	beq.n	8037d26 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8037d16:	687b      	ldr	r3, [r7, #4]
 8037d18:	689b      	ldr	r3, [r3, #8]
 8037d1a:	4619      	mov	r1, r3
 8037d1c:	2004      	movs	r0, #4
 8037d1e:	f000 fe92 	bl	8038a46 <xQueueCreateMutexStatic>
 8037d22:	6278      	str	r0, [r7, #36]	; 0x24
 8037d24:	e016      	b.n	8037d54 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8037d26:	687b      	ldr	r3, [r7, #4]
 8037d28:	689b      	ldr	r3, [r3, #8]
 8037d2a:	4619      	mov	r1, r3
 8037d2c:	2001      	movs	r0, #1
 8037d2e:	f000 fe8a 	bl	8038a46 <xQueueCreateMutexStatic>
 8037d32:	6278      	str	r0, [r7, #36]	; 0x24
 8037d34:	e00e      	b.n	8037d54 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8037d36:	69bb      	ldr	r3, [r7, #24]
 8037d38:	2b00      	cmp	r3, #0
 8037d3a:	d10b      	bne.n	8037d54 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8037d3c:	69fb      	ldr	r3, [r7, #28]
 8037d3e:	2b00      	cmp	r3, #0
 8037d40:	d004      	beq.n	8037d4c <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8037d42:	2004      	movs	r0, #4
 8037d44:	f000 fe67 	bl	8038a16 <xQueueCreateMutex>
 8037d48:	6278      	str	r0, [r7, #36]	; 0x24
 8037d4a:	e003      	b.n	8037d54 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8037d4c:	2001      	movs	r0, #1
 8037d4e:	f000 fe62 	bl	8038a16 <xQueueCreateMutex>
 8037d52:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8037d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037d56:	2b00      	cmp	r3, #0
 8037d58:	d00c      	beq.n	8037d74 <osMutexNew+0x110>
        if (attr != NULL) {
 8037d5a:	687b      	ldr	r3, [r7, #4]
 8037d5c:	2b00      	cmp	r3, #0
 8037d5e:	d003      	beq.n	8037d68 <osMutexNew+0x104>
          name = attr->name;
 8037d60:	687b      	ldr	r3, [r7, #4]
 8037d62:	681b      	ldr	r3, [r3, #0]
 8037d64:	617b      	str	r3, [r7, #20]
 8037d66:	e001      	b.n	8037d6c <osMutexNew+0x108>
        } else {
          name = NULL;
 8037d68:	2300      	movs	r3, #0
 8037d6a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8037d6c:	6979      	ldr	r1, [r7, #20]
 8037d6e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8037d70:	f001 fc04 	bl	803957c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8037d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037d76:	2b00      	cmp	r3, #0
 8037d78:	d006      	beq.n	8037d88 <osMutexNew+0x124>
 8037d7a:	69fb      	ldr	r3, [r7, #28]
 8037d7c:	2b00      	cmp	r3, #0
 8037d7e:	d003      	beq.n	8037d88 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8037d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037d82:	f043 0301 	orr.w	r3, r3, #1
 8037d86:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8037d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8037d8a:	4618      	mov	r0, r3
 8037d8c:	3728      	adds	r7, #40	; 0x28
 8037d8e:	46bd      	mov	sp, r7
 8037d90:	bd80      	pop	{r7, pc}
 8037d92:	bf00      	nop
 8037d94:	20000f34 	.word	0x20000f34

08037d98 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8037d98:	b580      	push	{r7, lr}
 8037d9a:	b088      	sub	sp, #32
 8037d9c:	af00      	add	r7, sp, #0
 8037d9e:	6078      	str	r0, [r7, #4]
 8037da0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8037da2:	687b      	ldr	r3, [r7, #4]
 8037da4:	f023 0301 	bic.w	r3, r3, #1
 8037da8:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8037daa:	687b      	ldr	r3, [r7, #4]
 8037dac:	f003 0301 	and.w	r3, r3, #1
 8037db0:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8037db2:	2300      	movs	r3, #0
 8037db4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037db6:	f3ef 8305 	mrs	r3, IPSR
 8037dba:	613b      	str	r3, [r7, #16]
  return(result);
 8037dbc:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8037dbe:	2b00      	cmp	r3, #0
 8037dc0:	d10f      	bne.n	8037de2 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037dc2:	f3ef 8310 	mrs	r3, PRIMASK
 8037dc6:	60fb      	str	r3, [r7, #12]
  return(result);
 8037dc8:	68fb      	ldr	r3, [r7, #12]
 8037dca:	2b00      	cmp	r3, #0
 8037dcc:	d105      	bne.n	8037dda <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037dce:	f3ef 8311 	mrs	r3, BASEPRI
 8037dd2:	60bb      	str	r3, [r7, #8]
  return(result);
 8037dd4:	68bb      	ldr	r3, [r7, #8]
 8037dd6:	2b00      	cmp	r3, #0
 8037dd8:	d007      	beq.n	8037dea <osMutexAcquire+0x52>
 8037dda:	4b1d      	ldr	r3, [pc, #116]	; (8037e50 <osMutexAcquire+0xb8>)
 8037ddc:	681b      	ldr	r3, [r3, #0]
 8037dde:	2b02      	cmp	r3, #2
 8037de0:	d103      	bne.n	8037dea <osMutexAcquire+0x52>
    stat = osErrorISR;
 8037de2:	f06f 0305 	mvn.w	r3, #5
 8037de6:	61fb      	str	r3, [r7, #28]
 8037de8:	e02c      	b.n	8037e44 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8037dea:	69bb      	ldr	r3, [r7, #24]
 8037dec:	2b00      	cmp	r3, #0
 8037dee:	d103      	bne.n	8037df8 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8037df0:	f06f 0303 	mvn.w	r3, #3
 8037df4:	61fb      	str	r3, [r7, #28]
 8037df6:	e025      	b.n	8037e44 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8037df8:	697b      	ldr	r3, [r7, #20]
 8037dfa:	2b00      	cmp	r3, #0
 8037dfc:	d011      	beq.n	8037e22 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8037dfe:	6839      	ldr	r1, [r7, #0]
 8037e00:	69b8      	ldr	r0, [r7, #24]
 8037e02:	f000 fe6e 	bl	8038ae2 <xQueueTakeMutexRecursive>
 8037e06:	4603      	mov	r3, r0
 8037e08:	2b01      	cmp	r3, #1
 8037e0a:	d01b      	beq.n	8037e44 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8037e0c:	683b      	ldr	r3, [r7, #0]
 8037e0e:	2b00      	cmp	r3, #0
 8037e10:	d003      	beq.n	8037e1a <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8037e12:	f06f 0301 	mvn.w	r3, #1
 8037e16:	61fb      	str	r3, [r7, #28]
 8037e18:	e014      	b.n	8037e44 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8037e1a:	f06f 0302 	mvn.w	r3, #2
 8037e1e:	61fb      	str	r3, [r7, #28]
 8037e20:	e010      	b.n	8037e44 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8037e22:	6839      	ldr	r1, [r7, #0]
 8037e24:	69b8      	ldr	r0, [r7, #24]
 8037e26:	f001 f8fb 	bl	8039020 <xQueueSemaphoreTake>
 8037e2a:	4603      	mov	r3, r0
 8037e2c:	2b01      	cmp	r3, #1
 8037e2e:	d009      	beq.n	8037e44 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8037e30:	683b      	ldr	r3, [r7, #0]
 8037e32:	2b00      	cmp	r3, #0
 8037e34:	d003      	beq.n	8037e3e <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8037e36:	f06f 0301 	mvn.w	r3, #1
 8037e3a:	61fb      	str	r3, [r7, #28]
 8037e3c:	e002      	b.n	8037e44 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8037e3e:	f06f 0302 	mvn.w	r3, #2
 8037e42:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8037e44:	69fb      	ldr	r3, [r7, #28]
}
 8037e46:	4618      	mov	r0, r3
 8037e48:	3720      	adds	r7, #32
 8037e4a:	46bd      	mov	sp, r7
 8037e4c:	bd80      	pop	{r7, pc}
 8037e4e:	bf00      	nop
 8037e50:	20000f34 	.word	0x20000f34

08037e54 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8037e54:	b580      	push	{r7, lr}
 8037e56:	b088      	sub	sp, #32
 8037e58:	af00      	add	r7, sp, #0
 8037e5a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8037e5c:	687b      	ldr	r3, [r7, #4]
 8037e5e:	f023 0301 	bic.w	r3, r3, #1
 8037e62:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8037e64:	687b      	ldr	r3, [r7, #4]
 8037e66:	f003 0301 	and.w	r3, r3, #1
 8037e6a:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8037e6c:	2300      	movs	r3, #0
 8037e6e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037e70:	f3ef 8305 	mrs	r3, IPSR
 8037e74:	613b      	str	r3, [r7, #16]
  return(result);
 8037e76:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8037e78:	2b00      	cmp	r3, #0
 8037e7a:	d10f      	bne.n	8037e9c <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037e7c:	f3ef 8310 	mrs	r3, PRIMASK
 8037e80:	60fb      	str	r3, [r7, #12]
  return(result);
 8037e82:	68fb      	ldr	r3, [r7, #12]
 8037e84:	2b00      	cmp	r3, #0
 8037e86:	d105      	bne.n	8037e94 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037e88:	f3ef 8311 	mrs	r3, BASEPRI
 8037e8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8037e8e:	68bb      	ldr	r3, [r7, #8]
 8037e90:	2b00      	cmp	r3, #0
 8037e92:	d007      	beq.n	8037ea4 <osMutexRelease+0x50>
 8037e94:	4b16      	ldr	r3, [pc, #88]	; (8037ef0 <osMutexRelease+0x9c>)
 8037e96:	681b      	ldr	r3, [r3, #0]
 8037e98:	2b02      	cmp	r3, #2
 8037e9a:	d103      	bne.n	8037ea4 <osMutexRelease+0x50>
    stat = osErrorISR;
 8037e9c:	f06f 0305 	mvn.w	r3, #5
 8037ea0:	61fb      	str	r3, [r7, #28]
 8037ea2:	e01f      	b.n	8037ee4 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8037ea4:	69bb      	ldr	r3, [r7, #24]
 8037ea6:	2b00      	cmp	r3, #0
 8037ea8:	d103      	bne.n	8037eb2 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8037eaa:	f06f 0303 	mvn.w	r3, #3
 8037eae:	61fb      	str	r3, [r7, #28]
 8037eb0:	e018      	b.n	8037ee4 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8037eb2:	697b      	ldr	r3, [r7, #20]
 8037eb4:	2b00      	cmp	r3, #0
 8037eb6:	d009      	beq.n	8037ecc <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8037eb8:	69b8      	ldr	r0, [r7, #24]
 8037eba:	f000 fddf 	bl	8038a7c <xQueueGiveMutexRecursive>
 8037ebe:	4603      	mov	r3, r0
 8037ec0:	2b01      	cmp	r3, #1
 8037ec2:	d00f      	beq.n	8037ee4 <osMutexRelease+0x90>
        stat = osErrorResource;
 8037ec4:	f06f 0302 	mvn.w	r3, #2
 8037ec8:	61fb      	str	r3, [r7, #28]
 8037eca:	e00b      	b.n	8037ee4 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8037ecc:	2300      	movs	r3, #0
 8037ece:	2200      	movs	r2, #0
 8037ed0:	2100      	movs	r1, #0
 8037ed2:	69b8      	ldr	r0, [r7, #24]
 8037ed4:	f000 fe3a 	bl	8038b4c <xQueueGenericSend>
 8037ed8:	4603      	mov	r3, r0
 8037eda:	2b01      	cmp	r3, #1
 8037edc:	d002      	beq.n	8037ee4 <osMutexRelease+0x90>
        stat = osErrorResource;
 8037ede:	f06f 0302 	mvn.w	r3, #2
 8037ee2:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8037ee4:	69fb      	ldr	r3, [r7, #28]
}
 8037ee6:	4618      	mov	r0, r3
 8037ee8:	3720      	adds	r7, #32
 8037eea:	46bd      	mov	sp, r7
 8037eec:	bd80      	pop	{r7, pc}
 8037eee:	bf00      	nop
 8037ef0:	20000f34 	.word	0x20000f34

08037ef4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8037ef4:	b580      	push	{r7, lr}
 8037ef6:	b08c      	sub	sp, #48	; 0x30
 8037ef8:	af02      	add	r7, sp, #8
 8037efa:	60f8      	str	r0, [r7, #12]
 8037efc:	60b9      	str	r1, [r7, #8]
 8037efe:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8037f00:	2300      	movs	r3, #0
 8037f02:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037f04:	f3ef 8305 	mrs	r3, IPSR
 8037f08:	61bb      	str	r3, [r7, #24]
  return(result);
 8037f0a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8037f0c:	2b00      	cmp	r3, #0
 8037f0e:	d170      	bne.n	8037ff2 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037f10:	f3ef 8310 	mrs	r3, PRIMASK
 8037f14:	617b      	str	r3, [r7, #20]
  return(result);
 8037f16:	697b      	ldr	r3, [r7, #20]
 8037f18:	2b00      	cmp	r3, #0
 8037f1a:	d105      	bne.n	8037f28 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037f1c:	f3ef 8311 	mrs	r3, BASEPRI
 8037f20:	613b      	str	r3, [r7, #16]
  return(result);
 8037f22:	693b      	ldr	r3, [r7, #16]
 8037f24:	2b00      	cmp	r3, #0
 8037f26:	d003      	beq.n	8037f30 <osMessageQueueNew+0x3c>
 8037f28:	4b34      	ldr	r3, [pc, #208]	; (8037ffc <osMessageQueueNew+0x108>)
 8037f2a:	681b      	ldr	r3, [r3, #0]
 8037f2c:	2b02      	cmp	r3, #2
 8037f2e:	d060      	beq.n	8037ff2 <osMessageQueueNew+0xfe>
 8037f30:	68fb      	ldr	r3, [r7, #12]
 8037f32:	2b00      	cmp	r3, #0
 8037f34:	d05d      	beq.n	8037ff2 <osMessageQueueNew+0xfe>
 8037f36:	68bb      	ldr	r3, [r7, #8]
 8037f38:	2b00      	cmp	r3, #0
 8037f3a:	d05a      	beq.n	8037ff2 <osMessageQueueNew+0xfe>
    mem = -1;
 8037f3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037f40:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8037f42:	687b      	ldr	r3, [r7, #4]
 8037f44:	2b00      	cmp	r3, #0
 8037f46:	d029      	beq.n	8037f9c <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8037f48:	687b      	ldr	r3, [r7, #4]
 8037f4a:	689b      	ldr	r3, [r3, #8]
 8037f4c:	2b00      	cmp	r3, #0
 8037f4e:	d012      	beq.n	8037f76 <osMessageQueueNew+0x82>
 8037f50:	687b      	ldr	r3, [r7, #4]
 8037f52:	68db      	ldr	r3, [r3, #12]
 8037f54:	2b4f      	cmp	r3, #79	; 0x4f
 8037f56:	d90e      	bls.n	8037f76 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8037f58:	687b      	ldr	r3, [r7, #4]
 8037f5a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8037f5c:	2b00      	cmp	r3, #0
 8037f5e:	d00a      	beq.n	8037f76 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8037f60:	687b      	ldr	r3, [r7, #4]
 8037f62:	695a      	ldr	r2, [r3, #20]
 8037f64:	68fb      	ldr	r3, [r7, #12]
 8037f66:	68b9      	ldr	r1, [r7, #8]
 8037f68:	fb01 f303 	mul.w	r3, r1, r3
 8037f6c:	429a      	cmp	r2, r3
 8037f6e:	d302      	bcc.n	8037f76 <osMessageQueueNew+0x82>
        mem = 1;
 8037f70:	2301      	movs	r3, #1
 8037f72:	623b      	str	r3, [r7, #32]
 8037f74:	e014      	b.n	8037fa0 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8037f76:	687b      	ldr	r3, [r7, #4]
 8037f78:	689b      	ldr	r3, [r3, #8]
 8037f7a:	2b00      	cmp	r3, #0
 8037f7c:	d110      	bne.n	8037fa0 <osMessageQueueNew+0xac>
 8037f7e:	687b      	ldr	r3, [r7, #4]
 8037f80:	68db      	ldr	r3, [r3, #12]
 8037f82:	2b00      	cmp	r3, #0
 8037f84:	d10c      	bne.n	8037fa0 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8037f86:	687b      	ldr	r3, [r7, #4]
 8037f88:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8037f8a:	2b00      	cmp	r3, #0
 8037f8c:	d108      	bne.n	8037fa0 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8037f8e:	687b      	ldr	r3, [r7, #4]
 8037f90:	695b      	ldr	r3, [r3, #20]
 8037f92:	2b00      	cmp	r3, #0
 8037f94:	d104      	bne.n	8037fa0 <osMessageQueueNew+0xac>
          mem = 0;
 8037f96:	2300      	movs	r3, #0
 8037f98:	623b      	str	r3, [r7, #32]
 8037f9a:	e001      	b.n	8037fa0 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8037f9c:	2300      	movs	r3, #0
 8037f9e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8037fa0:	6a3b      	ldr	r3, [r7, #32]
 8037fa2:	2b01      	cmp	r3, #1
 8037fa4:	d10c      	bne.n	8037fc0 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8037fa6:	687b      	ldr	r3, [r7, #4]
 8037fa8:	691a      	ldr	r2, [r3, #16]
 8037faa:	687b      	ldr	r3, [r7, #4]
 8037fac:	6899      	ldr	r1, [r3, #8]
 8037fae:	2300      	movs	r3, #0
 8037fb0:	9300      	str	r3, [sp, #0]
 8037fb2:	460b      	mov	r3, r1
 8037fb4:	68b9      	ldr	r1, [r7, #8]
 8037fb6:	68f8      	ldr	r0, [r7, #12]
 8037fb8:	f000 fc3e 	bl	8038838 <xQueueGenericCreateStatic>
 8037fbc:	6278      	str	r0, [r7, #36]	; 0x24
 8037fbe:	e008      	b.n	8037fd2 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8037fc0:	6a3b      	ldr	r3, [r7, #32]
 8037fc2:	2b00      	cmp	r3, #0
 8037fc4:	d105      	bne.n	8037fd2 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8037fc6:	2200      	movs	r2, #0
 8037fc8:	68b9      	ldr	r1, [r7, #8]
 8037fca:	68f8      	ldr	r0, [r7, #12]
 8037fcc:	f000 fca7 	bl	803891e <xQueueGenericCreate>
 8037fd0:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8037fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037fd4:	2b00      	cmp	r3, #0
 8037fd6:	d00c      	beq.n	8037ff2 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8037fd8:	687b      	ldr	r3, [r7, #4]
 8037fda:	2b00      	cmp	r3, #0
 8037fdc:	d003      	beq.n	8037fe6 <osMessageQueueNew+0xf2>
        name = attr->name;
 8037fde:	687b      	ldr	r3, [r7, #4]
 8037fe0:	681b      	ldr	r3, [r3, #0]
 8037fe2:	61fb      	str	r3, [r7, #28]
 8037fe4:	e001      	b.n	8037fea <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8037fe6:	2300      	movs	r3, #0
 8037fe8:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8037fea:	69f9      	ldr	r1, [r7, #28]
 8037fec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8037fee:	f001 fac5 	bl	803957c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8037ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8037ff4:	4618      	mov	r0, r3
 8037ff6:	3728      	adds	r7, #40	; 0x28
 8037ff8:	46bd      	mov	sp, r7
 8037ffa:	bd80      	pop	{r7, pc}
 8037ffc:	20000f34 	.word	0x20000f34

08038000 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8038000:	b580      	push	{r7, lr}
 8038002:	b08a      	sub	sp, #40	; 0x28
 8038004:	af00      	add	r7, sp, #0
 8038006:	60f8      	str	r0, [r7, #12]
 8038008:	60b9      	str	r1, [r7, #8]
 803800a:	603b      	str	r3, [r7, #0]
 803800c:	4613      	mov	r3, r2
 803800e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8038010:	68fb      	ldr	r3, [r7, #12]
 8038012:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8038014:	2300      	movs	r3, #0
 8038016:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8038018:	f3ef 8305 	mrs	r3, IPSR
 803801c:	61fb      	str	r3, [r7, #28]
  return(result);
 803801e:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8038020:	2b00      	cmp	r3, #0
 8038022:	d10f      	bne.n	8038044 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8038024:	f3ef 8310 	mrs	r3, PRIMASK
 8038028:	61bb      	str	r3, [r7, #24]
  return(result);
 803802a:	69bb      	ldr	r3, [r7, #24]
 803802c:	2b00      	cmp	r3, #0
 803802e:	d105      	bne.n	803803c <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8038030:	f3ef 8311 	mrs	r3, BASEPRI
 8038034:	617b      	str	r3, [r7, #20]
  return(result);
 8038036:	697b      	ldr	r3, [r7, #20]
 8038038:	2b00      	cmp	r3, #0
 803803a:	d02c      	beq.n	8038096 <osMessageQueuePut+0x96>
 803803c:	4b28      	ldr	r3, [pc, #160]	; (80380e0 <osMessageQueuePut+0xe0>)
 803803e:	681b      	ldr	r3, [r3, #0]
 8038040:	2b02      	cmp	r3, #2
 8038042:	d128      	bne.n	8038096 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8038044:	6a3b      	ldr	r3, [r7, #32]
 8038046:	2b00      	cmp	r3, #0
 8038048:	d005      	beq.n	8038056 <osMessageQueuePut+0x56>
 803804a:	68bb      	ldr	r3, [r7, #8]
 803804c:	2b00      	cmp	r3, #0
 803804e:	d002      	beq.n	8038056 <osMessageQueuePut+0x56>
 8038050:	683b      	ldr	r3, [r7, #0]
 8038052:	2b00      	cmp	r3, #0
 8038054:	d003      	beq.n	803805e <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8038056:	f06f 0303 	mvn.w	r3, #3
 803805a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 803805c:	e039      	b.n	80380d2 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 803805e:	2300      	movs	r3, #0
 8038060:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8038062:	f107 0210 	add.w	r2, r7, #16
 8038066:	2300      	movs	r3, #0
 8038068:	68b9      	ldr	r1, [r7, #8]
 803806a:	6a38      	ldr	r0, [r7, #32]
 803806c:	f000 fe68 	bl	8038d40 <xQueueGenericSendFromISR>
 8038070:	4603      	mov	r3, r0
 8038072:	2b01      	cmp	r3, #1
 8038074:	d003      	beq.n	803807e <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8038076:	f06f 0302 	mvn.w	r3, #2
 803807a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 803807c:	e029      	b.n	80380d2 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 803807e:	693b      	ldr	r3, [r7, #16]
 8038080:	2b00      	cmp	r3, #0
 8038082:	d026      	beq.n	80380d2 <osMessageQueuePut+0xd2>
 8038084:	4b17      	ldr	r3, [pc, #92]	; (80380e4 <osMessageQueuePut+0xe4>)
 8038086:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803808a:	601a      	str	r2, [r3, #0]
 803808c:	f3bf 8f4f 	dsb	sy
 8038090:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8038094:	e01d      	b.n	80380d2 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8038096:	6a3b      	ldr	r3, [r7, #32]
 8038098:	2b00      	cmp	r3, #0
 803809a:	d002      	beq.n	80380a2 <osMessageQueuePut+0xa2>
 803809c:	68bb      	ldr	r3, [r7, #8]
 803809e:	2b00      	cmp	r3, #0
 80380a0:	d103      	bne.n	80380aa <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 80380a2:	f06f 0303 	mvn.w	r3, #3
 80380a6:	627b      	str	r3, [r7, #36]	; 0x24
 80380a8:	e014      	b.n	80380d4 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80380aa:	2300      	movs	r3, #0
 80380ac:	683a      	ldr	r2, [r7, #0]
 80380ae:	68b9      	ldr	r1, [r7, #8]
 80380b0:	6a38      	ldr	r0, [r7, #32]
 80380b2:	f000 fd4b 	bl	8038b4c <xQueueGenericSend>
 80380b6:	4603      	mov	r3, r0
 80380b8:	2b01      	cmp	r3, #1
 80380ba:	d00b      	beq.n	80380d4 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 80380bc:	683b      	ldr	r3, [r7, #0]
 80380be:	2b00      	cmp	r3, #0
 80380c0:	d003      	beq.n	80380ca <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 80380c2:	f06f 0301 	mvn.w	r3, #1
 80380c6:	627b      	str	r3, [r7, #36]	; 0x24
 80380c8:	e004      	b.n	80380d4 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 80380ca:	f06f 0302 	mvn.w	r3, #2
 80380ce:	627b      	str	r3, [r7, #36]	; 0x24
 80380d0:	e000      	b.n	80380d4 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80380d2:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80380d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80380d6:	4618      	mov	r0, r3
 80380d8:	3728      	adds	r7, #40	; 0x28
 80380da:	46bd      	mov	sp, r7
 80380dc:	bd80      	pop	{r7, pc}
 80380de:	bf00      	nop
 80380e0:	20000f34 	.word	0x20000f34
 80380e4:	e000ed04 	.word	0xe000ed04

080380e8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80380e8:	b580      	push	{r7, lr}
 80380ea:	b08a      	sub	sp, #40	; 0x28
 80380ec:	af00      	add	r7, sp, #0
 80380ee:	60f8      	str	r0, [r7, #12]
 80380f0:	60b9      	str	r1, [r7, #8]
 80380f2:	607a      	str	r2, [r7, #4]
 80380f4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80380f6:	68fb      	ldr	r3, [r7, #12]
 80380f8:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80380fa:	2300      	movs	r3, #0
 80380fc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80380fe:	f3ef 8305 	mrs	r3, IPSR
 8038102:	61fb      	str	r3, [r7, #28]
  return(result);
 8038104:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8038106:	2b00      	cmp	r3, #0
 8038108:	d10f      	bne.n	803812a <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 803810a:	f3ef 8310 	mrs	r3, PRIMASK
 803810e:	61bb      	str	r3, [r7, #24]
  return(result);
 8038110:	69bb      	ldr	r3, [r7, #24]
 8038112:	2b00      	cmp	r3, #0
 8038114:	d105      	bne.n	8038122 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8038116:	f3ef 8311 	mrs	r3, BASEPRI
 803811a:	617b      	str	r3, [r7, #20]
  return(result);
 803811c:	697b      	ldr	r3, [r7, #20]
 803811e:	2b00      	cmp	r3, #0
 8038120:	d02c      	beq.n	803817c <osMessageQueueGet+0x94>
 8038122:	4b28      	ldr	r3, [pc, #160]	; (80381c4 <osMessageQueueGet+0xdc>)
 8038124:	681b      	ldr	r3, [r3, #0]
 8038126:	2b02      	cmp	r3, #2
 8038128:	d128      	bne.n	803817c <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 803812a:	6a3b      	ldr	r3, [r7, #32]
 803812c:	2b00      	cmp	r3, #0
 803812e:	d005      	beq.n	803813c <osMessageQueueGet+0x54>
 8038130:	68bb      	ldr	r3, [r7, #8]
 8038132:	2b00      	cmp	r3, #0
 8038134:	d002      	beq.n	803813c <osMessageQueueGet+0x54>
 8038136:	683b      	ldr	r3, [r7, #0]
 8038138:	2b00      	cmp	r3, #0
 803813a:	d003      	beq.n	8038144 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 803813c:	f06f 0303 	mvn.w	r3, #3
 8038140:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8038142:	e038      	b.n	80381b6 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8038144:	2300      	movs	r3, #0
 8038146:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8038148:	f107 0310 	add.w	r3, r7, #16
 803814c:	461a      	mov	r2, r3
 803814e:	68b9      	ldr	r1, [r7, #8]
 8038150:	6a38      	ldr	r0, [r7, #32]
 8038152:	f001 f86d 	bl	8039230 <xQueueReceiveFromISR>
 8038156:	4603      	mov	r3, r0
 8038158:	2b01      	cmp	r3, #1
 803815a:	d003      	beq.n	8038164 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 803815c:	f06f 0302 	mvn.w	r3, #2
 8038160:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8038162:	e028      	b.n	80381b6 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8038164:	693b      	ldr	r3, [r7, #16]
 8038166:	2b00      	cmp	r3, #0
 8038168:	d025      	beq.n	80381b6 <osMessageQueueGet+0xce>
 803816a:	4b17      	ldr	r3, [pc, #92]	; (80381c8 <osMessageQueueGet+0xe0>)
 803816c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038170:	601a      	str	r2, [r3, #0]
 8038172:	f3bf 8f4f 	dsb	sy
 8038176:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 803817a:	e01c      	b.n	80381b6 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 803817c:	6a3b      	ldr	r3, [r7, #32]
 803817e:	2b00      	cmp	r3, #0
 8038180:	d002      	beq.n	8038188 <osMessageQueueGet+0xa0>
 8038182:	68bb      	ldr	r3, [r7, #8]
 8038184:	2b00      	cmp	r3, #0
 8038186:	d103      	bne.n	8038190 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8038188:	f06f 0303 	mvn.w	r3, #3
 803818c:	627b      	str	r3, [r7, #36]	; 0x24
 803818e:	e013      	b.n	80381b8 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8038190:	683a      	ldr	r2, [r7, #0]
 8038192:	68b9      	ldr	r1, [r7, #8]
 8038194:	6a38      	ldr	r0, [r7, #32]
 8038196:	f000 fe67 	bl	8038e68 <xQueueReceive>
 803819a:	4603      	mov	r3, r0
 803819c:	2b01      	cmp	r3, #1
 803819e:	d00b      	beq.n	80381b8 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 80381a0:	683b      	ldr	r3, [r7, #0]
 80381a2:	2b00      	cmp	r3, #0
 80381a4:	d003      	beq.n	80381ae <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 80381a6:	f06f 0301 	mvn.w	r3, #1
 80381aa:	627b      	str	r3, [r7, #36]	; 0x24
 80381ac:	e004      	b.n	80381b8 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 80381ae:	f06f 0302 	mvn.w	r3, #2
 80381b2:	627b      	str	r3, [r7, #36]	; 0x24
 80381b4:	e000      	b.n	80381b8 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80381b6:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80381b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80381ba:	4618      	mov	r0, r3
 80381bc:	3728      	adds	r7, #40	; 0x28
 80381be:	46bd      	mov	sp, r7
 80381c0:	bd80      	pop	{r7, pc}
 80381c2:	bf00      	nop
 80381c4:	20000f34 	.word	0x20000f34
 80381c8:	e000ed04 	.word	0xe000ed04

080381cc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80381cc:	b480      	push	{r7}
 80381ce:	b085      	sub	sp, #20
 80381d0:	af00      	add	r7, sp, #0
 80381d2:	60f8      	str	r0, [r7, #12]
 80381d4:	60b9      	str	r1, [r7, #8]
 80381d6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80381d8:	68fb      	ldr	r3, [r7, #12]
 80381da:	4a07      	ldr	r2, [pc, #28]	; (80381f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80381dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80381de:	68bb      	ldr	r3, [r7, #8]
 80381e0:	4a06      	ldr	r2, [pc, #24]	; (80381fc <vApplicationGetIdleTaskMemory+0x30>)
 80381e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80381e4:	687b      	ldr	r3, [r7, #4]
 80381e6:	2280      	movs	r2, #128	; 0x80
 80381e8:	601a      	str	r2, [r3, #0]
}
 80381ea:	bf00      	nop
 80381ec:	3714      	adds	r7, #20
 80381ee:	46bd      	mov	sp, r7
 80381f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80381f4:	4770      	bx	lr
 80381f6:	bf00      	nop
 80381f8:	20000f38 	.word	0x20000f38
 80381fc:	20000f98 	.word	0x20000f98

08038200 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8038200:	b480      	push	{r7}
 8038202:	b085      	sub	sp, #20
 8038204:	af00      	add	r7, sp, #0
 8038206:	60f8      	str	r0, [r7, #12]
 8038208:	60b9      	str	r1, [r7, #8]
 803820a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 803820c:	68fb      	ldr	r3, [r7, #12]
 803820e:	4a07      	ldr	r2, [pc, #28]	; (803822c <vApplicationGetTimerTaskMemory+0x2c>)
 8038210:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8038212:	68bb      	ldr	r3, [r7, #8]
 8038214:	4a06      	ldr	r2, [pc, #24]	; (8038230 <vApplicationGetTimerTaskMemory+0x30>)
 8038216:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8038218:	687b      	ldr	r3, [r7, #4]
 803821a:	2280      	movs	r2, #128	; 0x80
 803821c:	601a      	str	r2, [r3, #0]
}
 803821e:	bf00      	nop
 8038220:	3714      	adds	r7, #20
 8038222:	46bd      	mov	sp, r7
 8038224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8038228:	4770      	bx	lr
 803822a:	bf00      	nop
 803822c:	20001198 	.word	0x20001198
 8038230:	200011f8 	.word	0x200011f8

08038234 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8038234:	b580      	push	{r7, lr}
 8038236:	b086      	sub	sp, #24
 8038238:	af00      	add	r7, sp, #0
 803823a:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 803823c:	687b      	ldr	r3, [r7, #4]
 803823e:	2b00      	cmp	r3, #0
 8038240:	d109      	bne.n	8038256 <xEventGroupCreateStatic+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8038242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038246:	f383 8811 	msr	BASEPRI, r3
 803824a:	f3bf 8f6f 	isb	sy
 803824e:	f3bf 8f4f 	dsb	sy
 8038252:	613b      	str	r3, [r7, #16]
 8038254:	e7fe      	b.n	8038254 <xEventGroupCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8038256:	2320      	movs	r3, #32
 8038258:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 803825a:	68bb      	ldr	r3, [r7, #8]
 803825c:	2b20      	cmp	r3, #32
 803825e:	d009      	beq.n	8038274 <xEventGroupCreateStatic+0x40>
 8038260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038264:	f383 8811 	msr	BASEPRI, r3
 8038268:	f3bf 8f6f 	isb	sy
 803826c:	f3bf 8f4f 	dsb	sy
 8038270:	60fb      	str	r3, [r7, #12]
 8038272:	e7fe      	b.n	8038272 <xEventGroupCreateStatic+0x3e>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8038274:	687b      	ldr	r3, [r7, #4]
 8038276:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8038278:	697b      	ldr	r3, [r7, #20]
 803827a:	2b00      	cmp	r3, #0
 803827c:	d00a      	beq.n	8038294 <xEventGroupCreateStatic+0x60>
		{
			pxEventBits->uxEventBits = 0;
 803827e:	697b      	ldr	r3, [r7, #20]
 8038280:	2200      	movs	r2, #0
 8038282:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8038284:	697b      	ldr	r3, [r7, #20]
 8038286:	3304      	adds	r3, #4
 8038288:	4618      	mov	r0, r3
 803828a:	f000 f9b9 	bl	8038600 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 803828e:	697b      	ldr	r3, [r7, #20]
 8038290:	2201      	movs	r2, #1
 8038292:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8038294:	697b      	ldr	r3, [r7, #20]
	}
 8038296:	4618      	mov	r0, r3
 8038298:	3718      	adds	r7, #24
 803829a:	46bd      	mov	sp, r7
 803829c:	bd80      	pop	{r7, pc}

0803829e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 803829e:	b580      	push	{r7, lr}
 80382a0:	b082      	sub	sp, #8
 80382a2:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80382a4:	2020      	movs	r0, #32
 80382a6:	f003 fa9b 	bl	803b7e0 <pvPortMalloc>
 80382aa:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80382ac:	687b      	ldr	r3, [r7, #4]
 80382ae:	2b00      	cmp	r3, #0
 80382b0:	d00a      	beq.n	80382c8 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80382b2:	687b      	ldr	r3, [r7, #4]
 80382b4:	2200      	movs	r2, #0
 80382b6:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80382b8:	687b      	ldr	r3, [r7, #4]
 80382ba:	3304      	adds	r3, #4
 80382bc:	4618      	mov	r0, r3
 80382be:	f000 f99f 	bl	8038600 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80382c2:	687b      	ldr	r3, [r7, #4]
 80382c4:	2200      	movs	r2, #0
 80382c6:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80382c8:	687b      	ldr	r3, [r7, #4]
	}
 80382ca:	4618      	mov	r0, r3
 80382cc:	3708      	adds	r7, #8
 80382ce:	46bd      	mov	sp, r7
 80382d0:	bd80      	pop	{r7, pc}
	...

080382d4 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80382d4:	b580      	push	{r7, lr}
 80382d6:	b090      	sub	sp, #64	; 0x40
 80382d8:	af00      	add	r7, sp, #0
 80382da:	60f8      	str	r0, [r7, #12]
 80382dc:	60b9      	str	r1, [r7, #8]
 80382de:	607a      	str	r2, [r7, #4]
 80382e0:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80382e2:	68fb      	ldr	r3, [r7, #12]
 80382e4:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80382e6:	2300      	movs	r3, #0
 80382e8:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80382ea:	2300      	movs	r3, #0
 80382ec:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80382ee:	68fb      	ldr	r3, [r7, #12]
 80382f0:	2b00      	cmp	r3, #0
 80382f2:	d109      	bne.n	8038308 <xEventGroupWaitBits+0x34>
 80382f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80382f8:	f383 8811 	msr	BASEPRI, r3
 80382fc:	f3bf 8f6f 	isb	sy
 8038300:	f3bf 8f4f 	dsb	sy
 8038304:	623b      	str	r3, [r7, #32]
 8038306:	e7fe      	b.n	8038306 <xEventGroupWaitBits+0x32>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8038308:	68bb      	ldr	r3, [r7, #8]
 803830a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 803830e:	2b00      	cmp	r3, #0
 8038310:	d009      	beq.n	8038326 <xEventGroupWaitBits+0x52>
 8038312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038316:	f383 8811 	msr	BASEPRI, r3
 803831a:	f3bf 8f6f 	isb	sy
 803831e:	f3bf 8f4f 	dsb	sy
 8038322:	61fb      	str	r3, [r7, #28]
 8038324:	e7fe      	b.n	8038324 <xEventGroupWaitBits+0x50>
	configASSERT( uxBitsToWaitFor != 0 );
 8038326:	68bb      	ldr	r3, [r7, #8]
 8038328:	2b00      	cmp	r3, #0
 803832a:	d109      	bne.n	8038340 <xEventGroupWaitBits+0x6c>
 803832c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038330:	f383 8811 	msr	BASEPRI, r3
 8038334:	f3bf 8f6f 	isb	sy
 8038338:	f3bf 8f4f 	dsb	sy
 803833c:	61bb      	str	r3, [r7, #24]
 803833e:	e7fe      	b.n	803833e <xEventGroupWaitBits+0x6a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8038340:	f002 f8cc 	bl	803a4dc <xTaskGetSchedulerState>
 8038344:	4603      	mov	r3, r0
 8038346:	2b00      	cmp	r3, #0
 8038348:	d102      	bne.n	8038350 <xEventGroupWaitBits+0x7c>
 803834a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 803834c:	2b00      	cmp	r3, #0
 803834e:	d101      	bne.n	8038354 <xEventGroupWaitBits+0x80>
 8038350:	2301      	movs	r3, #1
 8038352:	e000      	b.n	8038356 <xEventGroupWaitBits+0x82>
 8038354:	2300      	movs	r3, #0
 8038356:	2b00      	cmp	r3, #0
 8038358:	d109      	bne.n	803836e <xEventGroupWaitBits+0x9a>
 803835a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803835e:	f383 8811 	msr	BASEPRI, r3
 8038362:	f3bf 8f6f 	isb	sy
 8038366:	f3bf 8f4f 	dsb	sy
 803836a:	617b      	str	r3, [r7, #20]
 803836c:	e7fe      	b.n	803836c <xEventGroupWaitBits+0x98>
	}
	#endif

	vTaskSuspendAll();
 803836e:	f001 fc17 	bl	8039ba0 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8038372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8038374:	681b      	ldr	r3, [r3, #0]
 8038376:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8038378:	683a      	ldr	r2, [r7, #0]
 803837a:	68b9      	ldr	r1, [r7, #8]
 803837c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 803837e:	f000 f909 	bl	8038594 <prvTestWaitCondition>
 8038382:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8038384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038386:	2b00      	cmp	r3, #0
 8038388:	d00e      	beq.n	80383a8 <xEventGroupWaitBits+0xd4>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 803838a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803838c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 803838e:	2300      	movs	r3, #0
 8038390:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8038392:	687b      	ldr	r3, [r7, #4]
 8038394:	2b00      	cmp	r3, #0
 8038396:	d028      	beq.n	80383ea <xEventGroupWaitBits+0x116>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8038398:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 803839a:	681a      	ldr	r2, [r3, #0]
 803839c:	68bb      	ldr	r3, [r7, #8]
 803839e:	43db      	mvns	r3, r3
 80383a0:	401a      	ands	r2, r3
 80383a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80383a4:	601a      	str	r2, [r3, #0]
 80383a6:	e020      	b.n	80383ea <xEventGroupWaitBits+0x116>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80383a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80383aa:	2b00      	cmp	r3, #0
 80383ac:	d104      	bne.n	80383b8 <xEventGroupWaitBits+0xe4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80383ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80383b0:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 80383b2:	2301      	movs	r3, #1
 80383b4:	633b      	str	r3, [r7, #48]	; 0x30
 80383b6:	e018      	b.n	80383ea <xEventGroupWaitBits+0x116>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80383b8:	687b      	ldr	r3, [r7, #4]
 80383ba:	2b00      	cmp	r3, #0
 80383bc:	d003      	beq.n	80383c6 <xEventGroupWaitBits+0xf2>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80383be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80383c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80383c4:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80383c6:	683b      	ldr	r3, [r7, #0]
 80383c8:	2b00      	cmp	r3, #0
 80383ca:	d003      	beq.n	80383d4 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80383cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80383ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80383d2:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80383d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80383d6:	1d18      	adds	r0, r3, #4
 80383d8:	68ba      	ldr	r2, [r7, #8]
 80383da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80383dc:	4313      	orrs	r3, r2
 80383de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80383e0:	4619      	mov	r1, r3
 80383e2:	f001 fde1 	bl	8039fa8 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80383e6:	2300      	movs	r3, #0
 80383e8:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80383ea:	f001 fbe7 	bl	8039bbc <xTaskResumeAll>
 80383ee:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80383f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80383f2:	2b00      	cmp	r3, #0
 80383f4:	d031      	beq.n	803845a <xEventGroupWaitBits+0x186>
	{
		if( xAlreadyYielded == pdFALSE )
 80383f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80383f8:	2b00      	cmp	r3, #0
 80383fa:	d107      	bne.n	803840c <xEventGroupWaitBits+0x138>
		{
			portYIELD_WITHIN_API();
 80383fc:	4b19      	ldr	r3, [pc, #100]	; (8038464 <xEventGroupWaitBits+0x190>)
 80383fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038402:	601a      	str	r2, [r3, #0]
 8038404:	f3bf 8f4f 	dsb	sy
 8038408:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 803840c:	f002 f9d8 	bl	803a7c0 <uxTaskResetEventItemValue>
 8038410:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8038412:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8038414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8038418:	2b00      	cmp	r3, #0
 803841a:	d11a      	bne.n	8038452 <xEventGroupWaitBits+0x17e>
		{
			taskENTER_CRITICAL();
 803841c:	f003 f8c6 	bl	803b5ac <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8038420:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8038422:	681b      	ldr	r3, [r3, #0]
 8038424:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8038426:	683a      	ldr	r2, [r7, #0]
 8038428:	68b9      	ldr	r1, [r7, #8]
 803842a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 803842c:	f000 f8b2 	bl	8038594 <prvTestWaitCondition>
 8038430:	4603      	mov	r3, r0
 8038432:	2b00      	cmp	r3, #0
 8038434:	d009      	beq.n	803844a <xEventGroupWaitBits+0x176>
				{
					if( xClearOnExit != pdFALSE )
 8038436:	687b      	ldr	r3, [r7, #4]
 8038438:	2b00      	cmp	r3, #0
 803843a:	d006      	beq.n	803844a <xEventGroupWaitBits+0x176>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 803843c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 803843e:	681a      	ldr	r2, [r3, #0]
 8038440:	68bb      	ldr	r3, [r7, #8]
 8038442:	43db      	mvns	r3, r3
 8038444:	401a      	ands	r2, r3
 8038446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8038448:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 803844a:	2301      	movs	r3, #1
 803844c:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 803844e:	f003 f8db 	bl	803b608 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8038452:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8038454:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8038458:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 803845a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 803845c:	4618      	mov	r0, r3
 803845e:	3740      	adds	r7, #64	; 0x40
 8038460:	46bd      	mov	sp, r7
 8038462:	bd80      	pop	{r7, pc}
 8038464:	e000ed04 	.word	0xe000ed04

08038468 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8038468:	b580      	push	{r7, lr}
 803846a:	b08e      	sub	sp, #56	; 0x38
 803846c:	af00      	add	r7, sp, #0
 803846e:	6078      	str	r0, [r7, #4]
 8038470:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8038472:	2300      	movs	r3, #0
 8038474:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8038476:	687b      	ldr	r3, [r7, #4]
 8038478:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 803847a:	2300      	movs	r3, #0
 803847c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 803847e:	687b      	ldr	r3, [r7, #4]
 8038480:	2b00      	cmp	r3, #0
 8038482:	d109      	bne.n	8038498 <xEventGroupSetBits+0x30>
 8038484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038488:	f383 8811 	msr	BASEPRI, r3
 803848c:	f3bf 8f6f 	isb	sy
 8038490:	f3bf 8f4f 	dsb	sy
 8038494:	613b      	str	r3, [r7, #16]
 8038496:	e7fe      	b.n	8038496 <xEventGroupSetBits+0x2e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8038498:	683b      	ldr	r3, [r7, #0]
 803849a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 803849e:	2b00      	cmp	r3, #0
 80384a0:	d009      	beq.n	80384b6 <xEventGroupSetBits+0x4e>
 80384a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80384a6:	f383 8811 	msr	BASEPRI, r3
 80384aa:	f3bf 8f6f 	isb	sy
 80384ae:	f3bf 8f4f 	dsb	sy
 80384b2:	60fb      	str	r3, [r7, #12]
 80384b4:	e7fe      	b.n	80384b4 <xEventGroupSetBits+0x4c>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80384b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80384b8:	3304      	adds	r3, #4
 80384ba:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80384bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80384be:	3308      	adds	r3, #8
 80384c0:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80384c2:	f001 fb6d 	bl	8039ba0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80384c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80384c8:	68db      	ldr	r3, [r3, #12]
 80384ca:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80384cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80384ce:	681a      	ldr	r2, [r3, #0]
 80384d0:	683b      	ldr	r3, [r7, #0]
 80384d2:	431a      	orrs	r2, r3
 80384d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80384d6:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80384d8:	e03c      	b.n	8038554 <xEventGroupSetBits+0xec>
		{
			pxNext = listGET_NEXT( pxListItem );
 80384da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80384dc:	685b      	ldr	r3, [r3, #4]
 80384de:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80384e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80384e2:	681b      	ldr	r3, [r3, #0]
 80384e4:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80384e6:	2300      	movs	r3, #0
 80384e8:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80384ea:	69bb      	ldr	r3, [r7, #24]
 80384ec:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80384f0:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80384f2:	69bb      	ldr	r3, [r7, #24]
 80384f4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80384f8:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80384fa:	697b      	ldr	r3, [r7, #20]
 80384fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8038500:	2b00      	cmp	r3, #0
 8038502:	d108      	bne.n	8038516 <xEventGroupSetBits+0xae>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8038504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038506:	681a      	ldr	r2, [r3, #0]
 8038508:	69bb      	ldr	r3, [r7, #24]
 803850a:	4013      	ands	r3, r2
 803850c:	2b00      	cmp	r3, #0
 803850e:	d00b      	beq.n	8038528 <xEventGroupSetBits+0xc0>
				{
					xMatchFound = pdTRUE;
 8038510:	2301      	movs	r3, #1
 8038512:	62fb      	str	r3, [r7, #44]	; 0x2c
 8038514:	e008      	b.n	8038528 <xEventGroupSetBits+0xc0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8038516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038518:	681a      	ldr	r2, [r3, #0]
 803851a:	69bb      	ldr	r3, [r7, #24]
 803851c:	4013      	ands	r3, r2
 803851e:	69ba      	ldr	r2, [r7, #24]
 8038520:	429a      	cmp	r2, r3
 8038522:	d101      	bne.n	8038528 <xEventGroupSetBits+0xc0>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8038524:	2301      	movs	r3, #1
 8038526:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8038528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803852a:	2b00      	cmp	r3, #0
 803852c:	d010      	beq.n	8038550 <xEventGroupSetBits+0xe8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 803852e:	697b      	ldr	r3, [r7, #20]
 8038530:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8038534:	2b00      	cmp	r3, #0
 8038536:	d003      	beq.n	8038540 <xEventGroupSetBits+0xd8>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8038538:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 803853a:	69bb      	ldr	r3, [r7, #24]
 803853c:	4313      	orrs	r3, r2
 803853e:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8038540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038542:	681b      	ldr	r3, [r3, #0]
 8038544:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8038548:	4619      	mov	r1, r3
 803854a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 803854c:	f001 fdf2 	bl	803a134 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8038550:	69fb      	ldr	r3, [r7, #28]
 8038552:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8038554:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8038556:	6a3b      	ldr	r3, [r7, #32]
 8038558:	429a      	cmp	r2, r3
 803855a:	d1be      	bne.n	80384da <xEventGroupSetBits+0x72>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 803855c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803855e:	681a      	ldr	r2, [r3, #0]
 8038560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038562:	43db      	mvns	r3, r3
 8038564:	401a      	ands	r2, r3
 8038566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038568:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 803856a:	f001 fb27 	bl	8039bbc <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 803856e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038570:	681b      	ldr	r3, [r3, #0]
}
 8038572:	4618      	mov	r0, r3
 8038574:	3738      	adds	r7, #56	; 0x38
 8038576:	46bd      	mov	sp, r7
 8038578:	bd80      	pop	{r7, pc}

0803857a <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 803857a:	b580      	push	{r7, lr}
 803857c:	b082      	sub	sp, #8
 803857e:	af00      	add	r7, sp, #0
 8038580:	6078      	str	r0, [r7, #4]
 8038582:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8038584:	6839      	ldr	r1, [r7, #0]
 8038586:	6878      	ldr	r0, [r7, #4]
 8038588:	f7ff ff6e 	bl	8038468 <xEventGroupSetBits>
}
 803858c:	bf00      	nop
 803858e:	3708      	adds	r7, #8
 8038590:	46bd      	mov	sp, r7
 8038592:	bd80      	pop	{r7, pc}

08038594 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8038594:	b480      	push	{r7}
 8038596:	b087      	sub	sp, #28
 8038598:	af00      	add	r7, sp, #0
 803859a:	60f8      	str	r0, [r7, #12]
 803859c:	60b9      	str	r1, [r7, #8]
 803859e:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80385a0:	2300      	movs	r3, #0
 80385a2:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80385a4:	687b      	ldr	r3, [r7, #4]
 80385a6:	2b00      	cmp	r3, #0
 80385a8:	d107      	bne.n	80385ba <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80385aa:	68fa      	ldr	r2, [r7, #12]
 80385ac:	68bb      	ldr	r3, [r7, #8]
 80385ae:	4013      	ands	r3, r2
 80385b0:	2b00      	cmp	r3, #0
 80385b2:	d00a      	beq.n	80385ca <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80385b4:	2301      	movs	r3, #1
 80385b6:	617b      	str	r3, [r7, #20]
 80385b8:	e007      	b.n	80385ca <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80385ba:	68fa      	ldr	r2, [r7, #12]
 80385bc:	68bb      	ldr	r3, [r7, #8]
 80385be:	4013      	ands	r3, r2
 80385c0:	68ba      	ldr	r2, [r7, #8]
 80385c2:	429a      	cmp	r2, r3
 80385c4:	d101      	bne.n	80385ca <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80385c6:	2301      	movs	r3, #1
 80385c8:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80385ca:	697b      	ldr	r3, [r7, #20]
}
 80385cc:	4618      	mov	r0, r3
 80385ce:	371c      	adds	r7, #28
 80385d0:	46bd      	mov	sp, r7
 80385d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80385d6:	4770      	bx	lr

080385d8 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80385d8:	b580      	push	{r7, lr}
 80385da:	b086      	sub	sp, #24
 80385dc:	af00      	add	r7, sp, #0
 80385de:	60f8      	str	r0, [r7, #12]
 80385e0:	60b9      	str	r1, [r7, #8]
 80385e2:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80385e4:	687b      	ldr	r3, [r7, #4]
 80385e6:	68ba      	ldr	r2, [r7, #8]
 80385e8:	68f9      	ldr	r1, [r7, #12]
 80385ea:	4804      	ldr	r0, [pc, #16]	; (80385fc <xEventGroupSetBitsFromISR+0x24>)
 80385ec:	f002 fe9a 	bl	803b324 <xTimerPendFunctionCallFromISR>
 80385f0:	6178      	str	r0, [r7, #20]

		return xReturn;
 80385f2:	697b      	ldr	r3, [r7, #20]
	}
 80385f4:	4618      	mov	r0, r3
 80385f6:	3718      	adds	r7, #24
 80385f8:	46bd      	mov	sp, r7
 80385fa:	bd80      	pop	{r7, pc}
 80385fc:	0803857b 	.word	0x0803857b

08038600 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8038600:	b480      	push	{r7}
 8038602:	b083      	sub	sp, #12
 8038604:	af00      	add	r7, sp, #0
 8038606:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8038608:	687b      	ldr	r3, [r7, #4]
 803860a:	f103 0208 	add.w	r2, r3, #8
 803860e:	687b      	ldr	r3, [r7, #4]
 8038610:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8038612:	687b      	ldr	r3, [r7, #4]
 8038614:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8038618:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 803861a:	687b      	ldr	r3, [r7, #4]
 803861c:	f103 0208 	add.w	r2, r3, #8
 8038620:	687b      	ldr	r3, [r7, #4]
 8038622:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8038624:	687b      	ldr	r3, [r7, #4]
 8038626:	f103 0208 	add.w	r2, r3, #8
 803862a:	687b      	ldr	r3, [r7, #4]
 803862c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 803862e:	687b      	ldr	r3, [r7, #4]
 8038630:	2200      	movs	r2, #0
 8038632:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8038634:	bf00      	nop
 8038636:	370c      	adds	r7, #12
 8038638:	46bd      	mov	sp, r7
 803863a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803863e:	4770      	bx	lr

08038640 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8038640:	b480      	push	{r7}
 8038642:	b083      	sub	sp, #12
 8038644:	af00      	add	r7, sp, #0
 8038646:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8038648:	687b      	ldr	r3, [r7, #4]
 803864a:	2200      	movs	r2, #0
 803864c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 803864e:	bf00      	nop
 8038650:	370c      	adds	r7, #12
 8038652:	46bd      	mov	sp, r7
 8038654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8038658:	4770      	bx	lr

0803865a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 803865a:	b480      	push	{r7}
 803865c:	b085      	sub	sp, #20
 803865e:	af00      	add	r7, sp, #0
 8038660:	6078      	str	r0, [r7, #4]
 8038662:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8038664:	687b      	ldr	r3, [r7, #4]
 8038666:	685b      	ldr	r3, [r3, #4]
 8038668:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 803866a:	683b      	ldr	r3, [r7, #0]
 803866c:	68fa      	ldr	r2, [r7, #12]
 803866e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8038670:	68fb      	ldr	r3, [r7, #12]
 8038672:	689a      	ldr	r2, [r3, #8]
 8038674:	683b      	ldr	r3, [r7, #0]
 8038676:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8038678:	68fb      	ldr	r3, [r7, #12]
 803867a:	689b      	ldr	r3, [r3, #8]
 803867c:	683a      	ldr	r2, [r7, #0]
 803867e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8038680:	68fb      	ldr	r3, [r7, #12]
 8038682:	683a      	ldr	r2, [r7, #0]
 8038684:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8038686:	683b      	ldr	r3, [r7, #0]
 8038688:	687a      	ldr	r2, [r7, #4]
 803868a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 803868c:	687b      	ldr	r3, [r7, #4]
 803868e:	681b      	ldr	r3, [r3, #0]
 8038690:	1c5a      	adds	r2, r3, #1
 8038692:	687b      	ldr	r3, [r7, #4]
 8038694:	601a      	str	r2, [r3, #0]
}
 8038696:	bf00      	nop
 8038698:	3714      	adds	r7, #20
 803869a:	46bd      	mov	sp, r7
 803869c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80386a0:	4770      	bx	lr

080386a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80386a2:	b480      	push	{r7}
 80386a4:	b085      	sub	sp, #20
 80386a6:	af00      	add	r7, sp, #0
 80386a8:	6078      	str	r0, [r7, #4]
 80386aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80386ac:	683b      	ldr	r3, [r7, #0]
 80386ae:	681b      	ldr	r3, [r3, #0]
 80386b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80386b2:	68bb      	ldr	r3, [r7, #8]
 80386b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80386b8:	d103      	bne.n	80386c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80386ba:	687b      	ldr	r3, [r7, #4]
 80386bc:	691b      	ldr	r3, [r3, #16]
 80386be:	60fb      	str	r3, [r7, #12]
 80386c0:	e00c      	b.n	80386dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80386c2:	687b      	ldr	r3, [r7, #4]
 80386c4:	3308      	adds	r3, #8
 80386c6:	60fb      	str	r3, [r7, #12]
 80386c8:	e002      	b.n	80386d0 <vListInsert+0x2e>
 80386ca:	68fb      	ldr	r3, [r7, #12]
 80386cc:	685b      	ldr	r3, [r3, #4]
 80386ce:	60fb      	str	r3, [r7, #12]
 80386d0:	68fb      	ldr	r3, [r7, #12]
 80386d2:	685b      	ldr	r3, [r3, #4]
 80386d4:	681b      	ldr	r3, [r3, #0]
 80386d6:	68ba      	ldr	r2, [r7, #8]
 80386d8:	429a      	cmp	r2, r3
 80386da:	d2f6      	bcs.n	80386ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80386dc:	68fb      	ldr	r3, [r7, #12]
 80386de:	685a      	ldr	r2, [r3, #4]
 80386e0:	683b      	ldr	r3, [r7, #0]
 80386e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80386e4:	683b      	ldr	r3, [r7, #0]
 80386e6:	685b      	ldr	r3, [r3, #4]
 80386e8:	683a      	ldr	r2, [r7, #0]
 80386ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80386ec:	683b      	ldr	r3, [r7, #0]
 80386ee:	68fa      	ldr	r2, [r7, #12]
 80386f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80386f2:	68fb      	ldr	r3, [r7, #12]
 80386f4:	683a      	ldr	r2, [r7, #0]
 80386f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80386f8:	683b      	ldr	r3, [r7, #0]
 80386fa:	687a      	ldr	r2, [r7, #4]
 80386fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80386fe:	687b      	ldr	r3, [r7, #4]
 8038700:	681b      	ldr	r3, [r3, #0]
 8038702:	1c5a      	adds	r2, r3, #1
 8038704:	687b      	ldr	r3, [r7, #4]
 8038706:	601a      	str	r2, [r3, #0]
}
 8038708:	bf00      	nop
 803870a:	3714      	adds	r7, #20
 803870c:	46bd      	mov	sp, r7
 803870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8038712:	4770      	bx	lr

08038714 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8038714:	b480      	push	{r7}
 8038716:	b085      	sub	sp, #20
 8038718:	af00      	add	r7, sp, #0
 803871a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 803871c:	687b      	ldr	r3, [r7, #4]
 803871e:	691b      	ldr	r3, [r3, #16]
 8038720:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8038722:	687b      	ldr	r3, [r7, #4]
 8038724:	685b      	ldr	r3, [r3, #4]
 8038726:	687a      	ldr	r2, [r7, #4]
 8038728:	6892      	ldr	r2, [r2, #8]
 803872a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 803872c:	687b      	ldr	r3, [r7, #4]
 803872e:	689b      	ldr	r3, [r3, #8]
 8038730:	687a      	ldr	r2, [r7, #4]
 8038732:	6852      	ldr	r2, [r2, #4]
 8038734:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8038736:	68fb      	ldr	r3, [r7, #12]
 8038738:	685b      	ldr	r3, [r3, #4]
 803873a:	687a      	ldr	r2, [r7, #4]
 803873c:	429a      	cmp	r2, r3
 803873e:	d103      	bne.n	8038748 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8038740:	687b      	ldr	r3, [r7, #4]
 8038742:	689a      	ldr	r2, [r3, #8]
 8038744:	68fb      	ldr	r3, [r7, #12]
 8038746:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8038748:	687b      	ldr	r3, [r7, #4]
 803874a:	2200      	movs	r2, #0
 803874c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 803874e:	68fb      	ldr	r3, [r7, #12]
 8038750:	681b      	ldr	r3, [r3, #0]
 8038752:	1e5a      	subs	r2, r3, #1
 8038754:	68fb      	ldr	r3, [r7, #12]
 8038756:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8038758:	68fb      	ldr	r3, [r7, #12]
 803875a:	681b      	ldr	r3, [r3, #0]
}
 803875c:	4618      	mov	r0, r3
 803875e:	3714      	adds	r7, #20
 8038760:	46bd      	mov	sp, r7
 8038762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8038766:	4770      	bx	lr

08038768 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8038768:	b580      	push	{r7, lr}
 803876a:	b084      	sub	sp, #16
 803876c:	af00      	add	r7, sp, #0
 803876e:	6078      	str	r0, [r7, #4]
 8038770:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8038772:	687b      	ldr	r3, [r7, #4]
 8038774:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8038776:	68fb      	ldr	r3, [r7, #12]
 8038778:	2b00      	cmp	r3, #0
 803877a:	d109      	bne.n	8038790 <xQueueGenericReset+0x28>
 803877c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038780:	f383 8811 	msr	BASEPRI, r3
 8038784:	f3bf 8f6f 	isb	sy
 8038788:	f3bf 8f4f 	dsb	sy
 803878c:	60bb      	str	r3, [r7, #8]
 803878e:	e7fe      	b.n	803878e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8038790:	f002 ff0c 	bl	803b5ac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8038794:	68fb      	ldr	r3, [r7, #12]
 8038796:	681a      	ldr	r2, [r3, #0]
 8038798:	68fb      	ldr	r3, [r7, #12]
 803879a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803879c:	68f9      	ldr	r1, [r7, #12]
 803879e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80387a0:	fb01 f303 	mul.w	r3, r1, r3
 80387a4:	441a      	add	r2, r3
 80387a6:	68fb      	ldr	r3, [r7, #12]
 80387a8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80387aa:	68fb      	ldr	r3, [r7, #12]
 80387ac:	2200      	movs	r2, #0
 80387ae:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80387b0:	68fb      	ldr	r3, [r7, #12]
 80387b2:	681a      	ldr	r2, [r3, #0]
 80387b4:	68fb      	ldr	r3, [r7, #12]
 80387b6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80387b8:	68fb      	ldr	r3, [r7, #12]
 80387ba:	681a      	ldr	r2, [r3, #0]
 80387bc:	68fb      	ldr	r3, [r7, #12]
 80387be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80387c0:	3b01      	subs	r3, #1
 80387c2:	68f9      	ldr	r1, [r7, #12]
 80387c4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80387c6:	fb01 f303 	mul.w	r3, r1, r3
 80387ca:	441a      	add	r2, r3
 80387cc:	68fb      	ldr	r3, [r7, #12]
 80387ce:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80387d0:	68fb      	ldr	r3, [r7, #12]
 80387d2:	22ff      	movs	r2, #255	; 0xff
 80387d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80387d8:	68fb      	ldr	r3, [r7, #12]
 80387da:	22ff      	movs	r2, #255	; 0xff
 80387dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80387e0:	683b      	ldr	r3, [r7, #0]
 80387e2:	2b00      	cmp	r3, #0
 80387e4:	d114      	bne.n	8038810 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80387e6:	68fb      	ldr	r3, [r7, #12]
 80387e8:	691b      	ldr	r3, [r3, #16]
 80387ea:	2b00      	cmp	r3, #0
 80387ec:	d01a      	beq.n	8038824 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80387ee:	68fb      	ldr	r3, [r7, #12]
 80387f0:	3310      	adds	r3, #16
 80387f2:	4618      	mov	r0, r3
 80387f4:	f001 fc3c 	bl	803a070 <xTaskRemoveFromEventList>
 80387f8:	4603      	mov	r3, r0
 80387fa:	2b00      	cmp	r3, #0
 80387fc:	d012      	beq.n	8038824 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80387fe:	4b0d      	ldr	r3, [pc, #52]	; (8038834 <xQueueGenericReset+0xcc>)
 8038800:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038804:	601a      	str	r2, [r3, #0]
 8038806:	f3bf 8f4f 	dsb	sy
 803880a:	f3bf 8f6f 	isb	sy
 803880e:	e009      	b.n	8038824 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8038810:	68fb      	ldr	r3, [r7, #12]
 8038812:	3310      	adds	r3, #16
 8038814:	4618      	mov	r0, r3
 8038816:	f7ff fef3 	bl	8038600 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 803881a:	68fb      	ldr	r3, [r7, #12]
 803881c:	3324      	adds	r3, #36	; 0x24
 803881e:	4618      	mov	r0, r3
 8038820:	f7ff feee 	bl	8038600 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8038824:	f002 fef0 	bl	803b608 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8038828:	2301      	movs	r3, #1
}
 803882a:	4618      	mov	r0, r3
 803882c:	3710      	adds	r7, #16
 803882e:	46bd      	mov	sp, r7
 8038830:	bd80      	pop	{r7, pc}
 8038832:	bf00      	nop
 8038834:	e000ed04 	.word	0xe000ed04

08038838 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8038838:	b580      	push	{r7, lr}
 803883a:	b08e      	sub	sp, #56	; 0x38
 803883c:	af02      	add	r7, sp, #8
 803883e:	60f8      	str	r0, [r7, #12]
 8038840:	60b9      	str	r1, [r7, #8]
 8038842:	607a      	str	r2, [r7, #4]
 8038844:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8038846:	68fb      	ldr	r3, [r7, #12]
 8038848:	2b00      	cmp	r3, #0
 803884a:	d109      	bne.n	8038860 <xQueueGenericCreateStatic+0x28>
 803884c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038850:	f383 8811 	msr	BASEPRI, r3
 8038854:	f3bf 8f6f 	isb	sy
 8038858:	f3bf 8f4f 	dsb	sy
 803885c:	62bb      	str	r3, [r7, #40]	; 0x28
 803885e:	e7fe      	b.n	803885e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8038860:	683b      	ldr	r3, [r7, #0]
 8038862:	2b00      	cmp	r3, #0
 8038864:	d109      	bne.n	803887a <xQueueGenericCreateStatic+0x42>
 8038866:	f04f 0350 	mov.w	r3, #80	; 0x50
 803886a:	f383 8811 	msr	BASEPRI, r3
 803886e:	f3bf 8f6f 	isb	sy
 8038872:	f3bf 8f4f 	dsb	sy
 8038876:	627b      	str	r3, [r7, #36]	; 0x24
 8038878:	e7fe      	b.n	8038878 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 803887a:	687b      	ldr	r3, [r7, #4]
 803887c:	2b00      	cmp	r3, #0
 803887e:	d002      	beq.n	8038886 <xQueueGenericCreateStatic+0x4e>
 8038880:	68bb      	ldr	r3, [r7, #8]
 8038882:	2b00      	cmp	r3, #0
 8038884:	d001      	beq.n	803888a <xQueueGenericCreateStatic+0x52>
 8038886:	2301      	movs	r3, #1
 8038888:	e000      	b.n	803888c <xQueueGenericCreateStatic+0x54>
 803888a:	2300      	movs	r3, #0
 803888c:	2b00      	cmp	r3, #0
 803888e:	d109      	bne.n	80388a4 <xQueueGenericCreateStatic+0x6c>
 8038890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038894:	f383 8811 	msr	BASEPRI, r3
 8038898:	f3bf 8f6f 	isb	sy
 803889c:	f3bf 8f4f 	dsb	sy
 80388a0:	623b      	str	r3, [r7, #32]
 80388a2:	e7fe      	b.n	80388a2 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80388a4:	687b      	ldr	r3, [r7, #4]
 80388a6:	2b00      	cmp	r3, #0
 80388a8:	d102      	bne.n	80388b0 <xQueueGenericCreateStatic+0x78>
 80388aa:	68bb      	ldr	r3, [r7, #8]
 80388ac:	2b00      	cmp	r3, #0
 80388ae:	d101      	bne.n	80388b4 <xQueueGenericCreateStatic+0x7c>
 80388b0:	2301      	movs	r3, #1
 80388b2:	e000      	b.n	80388b6 <xQueueGenericCreateStatic+0x7e>
 80388b4:	2300      	movs	r3, #0
 80388b6:	2b00      	cmp	r3, #0
 80388b8:	d109      	bne.n	80388ce <xQueueGenericCreateStatic+0x96>
 80388ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80388be:	f383 8811 	msr	BASEPRI, r3
 80388c2:	f3bf 8f6f 	isb	sy
 80388c6:	f3bf 8f4f 	dsb	sy
 80388ca:	61fb      	str	r3, [r7, #28]
 80388cc:	e7fe      	b.n	80388cc <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80388ce:	2350      	movs	r3, #80	; 0x50
 80388d0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80388d2:	697b      	ldr	r3, [r7, #20]
 80388d4:	2b50      	cmp	r3, #80	; 0x50
 80388d6:	d009      	beq.n	80388ec <xQueueGenericCreateStatic+0xb4>
 80388d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80388dc:	f383 8811 	msr	BASEPRI, r3
 80388e0:	f3bf 8f6f 	isb	sy
 80388e4:	f3bf 8f4f 	dsb	sy
 80388e8:	61bb      	str	r3, [r7, #24]
 80388ea:	e7fe      	b.n	80388ea <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80388ec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80388ee:	683b      	ldr	r3, [r7, #0]
 80388f0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80388f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80388f4:	2b00      	cmp	r3, #0
 80388f6:	d00d      	beq.n	8038914 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80388f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80388fa:	2201      	movs	r2, #1
 80388fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8038900:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8038904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038906:	9300      	str	r3, [sp, #0]
 8038908:	4613      	mov	r3, r2
 803890a:	687a      	ldr	r2, [r7, #4]
 803890c:	68b9      	ldr	r1, [r7, #8]
 803890e:	68f8      	ldr	r0, [r7, #12]
 8038910:	f000 f844 	bl	803899c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8038914:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8038916:	4618      	mov	r0, r3
 8038918:	3730      	adds	r7, #48	; 0x30
 803891a:	46bd      	mov	sp, r7
 803891c:	bd80      	pop	{r7, pc}

0803891e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 803891e:	b580      	push	{r7, lr}
 8038920:	b08a      	sub	sp, #40	; 0x28
 8038922:	af02      	add	r7, sp, #8
 8038924:	60f8      	str	r0, [r7, #12]
 8038926:	60b9      	str	r1, [r7, #8]
 8038928:	4613      	mov	r3, r2
 803892a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 803892c:	68fb      	ldr	r3, [r7, #12]
 803892e:	2b00      	cmp	r3, #0
 8038930:	d109      	bne.n	8038946 <xQueueGenericCreate+0x28>
 8038932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038936:	f383 8811 	msr	BASEPRI, r3
 803893a:	f3bf 8f6f 	isb	sy
 803893e:	f3bf 8f4f 	dsb	sy
 8038942:	613b      	str	r3, [r7, #16]
 8038944:	e7fe      	b.n	8038944 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8038946:	68bb      	ldr	r3, [r7, #8]
 8038948:	2b00      	cmp	r3, #0
 803894a:	d102      	bne.n	8038952 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 803894c:	2300      	movs	r3, #0
 803894e:	61fb      	str	r3, [r7, #28]
 8038950:	e004      	b.n	803895c <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8038952:	68fb      	ldr	r3, [r7, #12]
 8038954:	68ba      	ldr	r2, [r7, #8]
 8038956:	fb02 f303 	mul.w	r3, r2, r3
 803895a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 803895c:	69fb      	ldr	r3, [r7, #28]
 803895e:	3350      	adds	r3, #80	; 0x50
 8038960:	4618      	mov	r0, r3
 8038962:	f002 ff3d 	bl	803b7e0 <pvPortMalloc>
 8038966:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8038968:	69bb      	ldr	r3, [r7, #24]
 803896a:	2b00      	cmp	r3, #0
 803896c:	d011      	beq.n	8038992 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 803896e:	69bb      	ldr	r3, [r7, #24]
 8038970:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8038972:	697b      	ldr	r3, [r7, #20]
 8038974:	3350      	adds	r3, #80	; 0x50
 8038976:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8038978:	69bb      	ldr	r3, [r7, #24]
 803897a:	2200      	movs	r2, #0
 803897c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8038980:	79fa      	ldrb	r2, [r7, #7]
 8038982:	69bb      	ldr	r3, [r7, #24]
 8038984:	9300      	str	r3, [sp, #0]
 8038986:	4613      	mov	r3, r2
 8038988:	697a      	ldr	r2, [r7, #20]
 803898a:	68b9      	ldr	r1, [r7, #8]
 803898c:	68f8      	ldr	r0, [r7, #12]
 803898e:	f000 f805 	bl	803899c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8038992:	69bb      	ldr	r3, [r7, #24]
	}
 8038994:	4618      	mov	r0, r3
 8038996:	3720      	adds	r7, #32
 8038998:	46bd      	mov	sp, r7
 803899a:	bd80      	pop	{r7, pc}

0803899c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 803899c:	b580      	push	{r7, lr}
 803899e:	b084      	sub	sp, #16
 80389a0:	af00      	add	r7, sp, #0
 80389a2:	60f8      	str	r0, [r7, #12]
 80389a4:	60b9      	str	r1, [r7, #8]
 80389a6:	607a      	str	r2, [r7, #4]
 80389a8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80389aa:	68bb      	ldr	r3, [r7, #8]
 80389ac:	2b00      	cmp	r3, #0
 80389ae:	d103      	bne.n	80389b8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80389b0:	69bb      	ldr	r3, [r7, #24]
 80389b2:	69ba      	ldr	r2, [r7, #24]
 80389b4:	601a      	str	r2, [r3, #0]
 80389b6:	e002      	b.n	80389be <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80389b8:	69bb      	ldr	r3, [r7, #24]
 80389ba:	687a      	ldr	r2, [r7, #4]
 80389bc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80389be:	69bb      	ldr	r3, [r7, #24]
 80389c0:	68fa      	ldr	r2, [r7, #12]
 80389c2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80389c4:	69bb      	ldr	r3, [r7, #24]
 80389c6:	68ba      	ldr	r2, [r7, #8]
 80389c8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80389ca:	2101      	movs	r1, #1
 80389cc:	69b8      	ldr	r0, [r7, #24]
 80389ce:	f7ff fecb 	bl	8038768 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80389d2:	69bb      	ldr	r3, [r7, #24]
 80389d4:	78fa      	ldrb	r2, [r7, #3]
 80389d6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80389da:	bf00      	nop
 80389dc:	3710      	adds	r7, #16
 80389de:	46bd      	mov	sp, r7
 80389e0:	bd80      	pop	{r7, pc}

080389e2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80389e2:	b580      	push	{r7, lr}
 80389e4:	b082      	sub	sp, #8
 80389e6:	af00      	add	r7, sp, #0
 80389e8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80389ea:	687b      	ldr	r3, [r7, #4]
 80389ec:	2b00      	cmp	r3, #0
 80389ee:	d00e      	beq.n	8038a0e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80389f0:	687b      	ldr	r3, [r7, #4]
 80389f2:	2200      	movs	r2, #0
 80389f4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80389f6:	687b      	ldr	r3, [r7, #4]
 80389f8:	2200      	movs	r2, #0
 80389fa:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80389fc:	687b      	ldr	r3, [r7, #4]
 80389fe:	2200      	movs	r2, #0
 8038a00:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8038a02:	2300      	movs	r3, #0
 8038a04:	2200      	movs	r2, #0
 8038a06:	2100      	movs	r1, #0
 8038a08:	6878      	ldr	r0, [r7, #4]
 8038a0a:	f000 f89f 	bl	8038b4c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8038a0e:	bf00      	nop
 8038a10:	3708      	adds	r7, #8
 8038a12:	46bd      	mov	sp, r7
 8038a14:	bd80      	pop	{r7, pc}

08038a16 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8038a16:	b580      	push	{r7, lr}
 8038a18:	b086      	sub	sp, #24
 8038a1a:	af00      	add	r7, sp, #0
 8038a1c:	4603      	mov	r3, r0
 8038a1e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8038a20:	2301      	movs	r3, #1
 8038a22:	617b      	str	r3, [r7, #20]
 8038a24:	2300      	movs	r3, #0
 8038a26:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8038a28:	79fb      	ldrb	r3, [r7, #7]
 8038a2a:	461a      	mov	r2, r3
 8038a2c:	6939      	ldr	r1, [r7, #16]
 8038a2e:	6978      	ldr	r0, [r7, #20]
 8038a30:	f7ff ff75 	bl	803891e <xQueueGenericCreate>
 8038a34:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8038a36:	68f8      	ldr	r0, [r7, #12]
 8038a38:	f7ff ffd3 	bl	80389e2 <prvInitialiseMutex>

		return xNewQueue;
 8038a3c:	68fb      	ldr	r3, [r7, #12]
	}
 8038a3e:	4618      	mov	r0, r3
 8038a40:	3718      	adds	r7, #24
 8038a42:	46bd      	mov	sp, r7
 8038a44:	bd80      	pop	{r7, pc}

08038a46 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8038a46:	b580      	push	{r7, lr}
 8038a48:	b088      	sub	sp, #32
 8038a4a:	af02      	add	r7, sp, #8
 8038a4c:	4603      	mov	r3, r0
 8038a4e:	6039      	str	r1, [r7, #0]
 8038a50:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8038a52:	2301      	movs	r3, #1
 8038a54:	617b      	str	r3, [r7, #20]
 8038a56:	2300      	movs	r3, #0
 8038a58:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8038a5a:	79fb      	ldrb	r3, [r7, #7]
 8038a5c:	9300      	str	r3, [sp, #0]
 8038a5e:	683b      	ldr	r3, [r7, #0]
 8038a60:	2200      	movs	r2, #0
 8038a62:	6939      	ldr	r1, [r7, #16]
 8038a64:	6978      	ldr	r0, [r7, #20]
 8038a66:	f7ff fee7 	bl	8038838 <xQueueGenericCreateStatic>
 8038a6a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8038a6c:	68f8      	ldr	r0, [r7, #12]
 8038a6e:	f7ff ffb8 	bl	80389e2 <prvInitialiseMutex>

		return xNewQueue;
 8038a72:	68fb      	ldr	r3, [r7, #12]
	}
 8038a74:	4618      	mov	r0, r3
 8038a76:	3718      	adds	r7, #24
 8038a78:	46bd      	mov	sp, r7
 8038a7a:	bd80      	pop	{r7, pc}

08038a7c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8038a7c:	b590      	push	{r4, r7, lr}
 8038a7e:	b087      	sub	sp, #28
 8038a80:	af00      	add	r7, sp, #0
 8038a82:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8038a84:	687b      	ldr	r3, [r7, #4]
 8038a86:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8038a88:	693b      	ldr	r3, [r7, #16]
 8038a8a:	2b00      	cmp	r3, #0
 8038a8c:	d109      	bne.n	8038aa2 <xQueueGiveMutexRecursive+0x26>
 8038a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038a92:	f383 8811 	msr	BASEPRI, r3
 8038a96:	f3bf 8f6f 	isb	sy
 8038a9a:	f3bf 8f4f 	dsb	sy
 8038a9e:	60fb      	str	r3, [r7, #12]
 8038aa0:	e7fe      	b.n	8038aa0 <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8038aa2:	693b      	ldr	r3, [r7, #16]
 8038aa4:	689c      	ldr	r4, [r3, #8]
 8038aa6:	f001 fd09 	bl	803a4bc <xTaskGetCurrentTaskHandle>
 8038aaa:	4603      	mov	r3, r0
 8038aac:	429c      	cmp	r4, r3
 8038aae:	d111      	bne.n	8038ad4 <xQueueGiveMutexRecursive+0x58>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8038ab0:	693b      	ldr	r3, [r7, #16]
 8038ab2:	68db      	ldr	r3, [r3, #12]
 8038ab4:	1e5a      	subs	r2, r3, #1
 8038ab6:	693b      	ldr	r3, [r7, #16]
 8038ab8:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8038aba:	693b      	ldr	r3, [r7, #16]
 8038abc:	68db      	ldr	r3, [r3, #12]
 8038abe:	2b00      	cmp	r3, #0
 8038ac0:	d105      	bne.n	8038ace <xQueueGiveMutexRecursive+0x52>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8038ac2:	2300      	movs	r3, #0
 8038ac4:	2200      	movs	r2, #0
 8038ac6:	2100      	movs	r1, #0
 8038ac8:	6938      	ldr	r0, [r7, #16]
 8038aca:	f000 f83f 	bl	8038b4c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8038ace:	2301      	movs	r3, #1
 8038ad0:	617b      	str	r3, [r7, #20]
 8038ad2:	e001      	b.n	8038ad8 <xQueueGiveMutexRecursive+0x5c>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8038ad4:	2300      	movs	r3, #0
 8038ad6:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8038ad8:	697b      	ldr	r3, [r7, #20]
	}
 8038ada:	4618      	mov	r0, r3
 8038adc:	371c      	adds	r7, #28
 8038ade:	46bd      	mov	sp, r7
 8038ae0:	bd90      	pop	{r4, r7, pc}

08038ae2 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8038ae2:	b590      	push	{r4, r7, lr}
 8038ae4:	b087      	sub	sp, #28
 8038ae6:	af00      	add	r7, sp, #0
 8038ae8:	6078      	str	r0, [r7, #4]
 8038aea:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8038aec:	687b      	ldr	r3, [r7, #4]
 8038aee:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8038af0:	693b      	ldr	r3, [r7, #16]
 8038af2:	2b00      	cmp	r3, #0
 8038af4:	d109      	bne.n	8038b0a <xQueueTakeMutexRecursive+0x28>
 8038af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038afa:	f383 8811 	msr	BASEPRI, r3
 8038afe:	f3bf 8f6f 	isb	sy
 8038b02:	f3bf 8f4f 	dsb	sy
 8038b06:	60fb      	str	r3, [r7, #12]
 8038b08:	e7fe      	b.n	8038b08 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8038b0a:	693b      	ldr	r3, [r7, #16]
 8038b0c:	689c      	ldr	r4, [r3, #8]
 8038b0e:	f001 fcd5 	bl	803a4bc <xTaskGetCurrentTaskHandle>
 8038b12:	4603      	mov	r3, r0
 8038b14:	429c      	cmp	r4, r3
 8038b16:	d107      	bne.n	8038b28 <xQueueTakeMutexRecursive+0x46>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8038b18:	693b      	ldr	r3, [r7, #16]
 8038b1a:	68db      	ldr	r3, [r3, #12]
 8038b1c:	1c5a      	adds	r2, r3, #1
 8038b1e:	693b      	ldr	r3, [r7, #16]
 8038b20:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8038b22:	2301      	movs	r3, #1
 8038b24:	617b      	str	r3, [r7, #20]
 8038b26:	e00c      	b.n	8038b42 <xQueueTakeMutexRecursive+0x60>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8038b28:	6839      	ldr	r1, [r7, #0]
 8038b2a:	6938      	ldr	r0, [r7, #16]
 8038b2c:	f000 fa78 	bl	8039020 <xQueueSemaphoreTake>
 8038b30:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8038b32:	697b      	ldr	r3, [r7, #20]
 8038b34:	2b00      	cmp	r3, #0
 8038b36:	d004      	beq.n	8038b42 <xQueueTakeMutexRecursive+0x60>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8038b38:	693b      	ldr	r3, [r7, #16]
 8038b3a:	68db      	ldr	r3, [r3, #12]
 8038b3c:	1c5a      	adds	r2, r3, #1
 8038b3e:	693b      	ldr	r3, [r7, #16]
 8038b40:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8038b42:	697b      	ldr	r3, [r7, #20]
	}
 8038b44:	4618      	mov	r0, r3
 8038b46:	371c      	adds	r7, #28
 8038b48:	46bd      	mov	sp, r7
 8038b4a:	bd90      	pop	{r4, r7, pc}

08038b4c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8038b4c:	b580      	push	{r7, lr}
 8038b4e:	b08e      	sub	sp, #56	; 0x38
 8038b50:	af00      	add	r7, sp, #0
 8038b52:	60f8      	str	r0, [r7, #12]
 8038b54:	60b9      	str	r1, [r7, #8]
 8038b56:	607a      	str	r2, [r7, #4]
 8038b58:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8038b5a:	2300      	movs	r3, #0
 8038b5c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8038b5e:	68fb      	ldr	r3, [r7, #12]
 8038b60:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8038b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038b64:	2b00      	cmp	r3, #0
 8038b66:	d109      	bne.n	8038b7c <xQueueGenericSend+0x30>
 8038b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038b6c:	f383 8811 	msr	BASEPRI, r3
 8038b70:	f3bf 8f6f 	isb	sy
 8038b74:	f3bf 8f4f 	dsb	sy
 8038b78:	62bb      	str	r3, [r7, #40]	; 0x28
 8038b7a:	e7fe      	b.n	8038b7a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8038b7c:	68bb      	ldr	r3, [r7, #8]
 8038b7e:	2b00      	cmp	r3, #0
 8038b80:	d103      	bne.n	8038b8a <xQueueGenericSend+0x3e>
 8038b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8038b86:	2b00      	cmp	r3, #0
 8038b88:	d101      	bne.n	8038b8e <xQueueGenericSend+0x42>
 8038b8a:	2301      	movs	r3, #1
 8038b8c:	e000      	b.n	8038b90 <xQueueGenericSend+0x44>
 8038b8e:	2300      	movs	r3, #0
 8038b90:	2b00      	cmp	r3, #0
 8038b92:	d109      	bne.n	8038ba8 <xQueueGenericSend+0x5c>
 8038b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038b98:	f383 8811 	msr	BASEPRI, r3
 8038b9c:	f3bf 8f6f 	isb	sy
 8038ba0:	f3bf 8f4f 	dsb	sy
 8038ba4:	627b      	str	r3, [r7, #36]	; 0x24
 8038ba6:	e7fe      	b.n	8038ba6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8038ba8:	683b      	ldr	r3, [r7, #0]
 8038baa:	2b02      	cmp	r3, #2
 8038bac:	d103      	bne.n	8038bb6 <xQueueGenericSend+0x6a>
 8038bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038bb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038bb2:	2b01      	cmp	r3, #1
 8038bb4:	d101      	bne.n	8038bba <xQueueGenericSend+0x6e>
 8038bb6:	2301      	movs	r3, #1
 8038bb8:	e000      	b.n	8038bbc <xQueueGenericSend+0x70>
 8038bba:	2300      	movs	r3, #0
 8038bbc:	2b00      	cmp	r3, #0
 8038bbe:	d109      	bne.n	8038bd4 <xQueueGenericSend+0x88>
 8038bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038bc4:	f383 8811 	msr	BASEPRI, r3
 8038bc8:	f3bf 8f6f 	isb	sy
 8038bcc:	f3bf 8f4f 	dsb	sy
 8038bd0:	623b      	str	r3, [r7, #32]
 8038bd2:	e7fe      	b.n	8038bd2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8038bd4:	f001 fc82 	bl	803a4dc <xTaskGetSchedulerState>
 8038bd8:	4603      	mov	r3, r0
 8038bda:	2b00      	cmp	r3, #0
 8038bdc:	d102      	bne.n	8038be4 <xQueueGenericSend+0x98>
 8038bde:	687b      	ldr	r3, [r7, #4]
 8038be0:	2b00      	cmp	r3, #0
 8038be2:	d101      	bne.n	8038be8 <xQueueGenericSend+0x9c>
 8038be4:	2301      	movs	r3, #1
 8038be6:	e000      	b.n	8038bea <xQueueGenericSend+0x9e>
 8038be8:	2300      	movs	r3, #0
 8038bea:	2b00      	cmp	r3, #0
 8038bec:	d109      	bne.n	8038c02 <xQueueGenericSend+0xb6>
 8038bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038bf2:	f383 8811 	msr	BASEPRI, r3
 8038bf6:	f3bf 8f6f 	isb	sy
 8038bfa:	f3bf 8f4f 	dsb	sy
 8038bfe:	61fb      	str	r3, [r7, #28]
 8038c00:	e7fe      	b.n	8038c00 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8038c02:	f002 fcd3 	bl	803b5ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8038c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8038c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038c0e:	429a      	cmp	r2, r3
 8038c10:	d302      	bcc.n	8038c18 <xQueueGenericSend+0xcc>
 8038c12:	683b      	ldr	r3, [r7, #0]
 8038c14:	2b02      	cmp	r3, #2
 8038c16:	d129      	bne.n	8038c6c <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8038c18:	683a      	ldr	r2, [r7, #0]
 8038c1a:	68b9      	ldr	r1, [r7, #8]
 8038c1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038c1e:	f000 fb9c 	bl	803935a <prvCopyDataToQueue>
 8038c22:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8038c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8038c28:	2b00      	cmp	r3, #0
 8038c2a:	d010      	beq.n	8038c4e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8038c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c2e:	3324      	adds	r3, #36	; 0x24
 8038c30:	4618      	mov	r0, r3
 8038c32:	f001 fa1d 	bl	803a070 <xTaskRemoveFromEventList>
 8038c36:	4603      	mov	r3, r0
 8038c38:	2b00      	cmp	r3, #0
 8038c3a:	d013      	beq.n	8038c64 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8038c3c:	4b3f      	ldr	r3, [pc, #252]	; (8038d3c <xQueueGenericSend+0x1f0>)
 8038c3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038c42:	601a      	str	r2, [r3, #0]
 8038c44:	f3bf 8f4f 	dsb	sy
 8038c48:	f3bf 8f6f 	isb	sy
 8038c4c:	e00a      	b.n	8038c64 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8038c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038c50:	2b00      	cmp	r3, #0
 8038c52:	d007      	beq.n	8038c64 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8038c54:	4b39      	ldr	r3, [pc, #228]	; (8038d3c <xQueueGenericSend+0x1f0>)
 8038c56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038c5a:	601a      	str	r2, [r3, #0]
 8038c5c:	f3bf 8f4f 	dsb	sy
 8038c60:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8038c64:	f002 fcd0 	bl	803b608 <vPortExitCritical>
				return pdPASS;
 8038c68:	2301      	movs	r3, #1
 8038c6a:	e063      	b.n	8038d34 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8038c6c:	687b      	ldr	r3, [r7, #4]
 8038c6e:	2b00      	cmp	r3, #0
 8038c70:	d103      	bne.n	8038c7a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8038c72:	f002 fcc9 	bl	803b608 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8038c76:	2300      	movs	r3, #0
 8038c78:	e05c      	b.n	8038d34 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8038c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8038c7c:	2b00      	cmp	r3, #0
 8038c7e:	d106      	bne.n	8038c8e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8038c80:	f107 0314 	add.w	r3, r7, #20
 8038c84:	4618      	mov	r0, r3
 8038c86:	f001 fab5 	bl	803a1f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8038c8a:	2301      	movs	r3, #1
 8038c8c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8038c8e:	f002 fcbb 	bl	803b608 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8038c92:	f000 ff85 	bl	8039ba0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8038c96:	f002 fc89 	bl	803b5ac <vPortEnterCritical>
 8038c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8038ca0:	b25b      	sxtb	r3, r3
 8038ca2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038ca6:	d103      	bne.n	8038cb0 <xQueueGenericSend+0x164>
 8038ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038caa:	2200      	movs	r2, #0
 8038cac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8038cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038cb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8038cb6:	b25b      	sxtb	r3, r3
 8038cb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038cbc:	d103      	bne.n	8038cc6 <xQueueGenericSend+0x17a>
 8038cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038cc0:	2200      	movs	r2, #0
 8038cc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8038cc6:	f002 fc9f 	bl	803b608 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8038cca:	1d3a      	adds	r2, r7, #4
 8038ccc:	f107 0314 	add.w	r3, r7, #20
 8038cd0:	4611      	mov	r1, r2
 8038cd2:	4618      	mov	r0, r3
 8038cd4:	f001 faa4 	bl	803a220 <xTaskCheckForTimeOut>
 8038cd8:	4603      	mov	r3, r0
 8038cda:	2b00      	cmp	r3, #0
 8038cdc:	d124      	bne.n	8038d28 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8038cde:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038ce0:	f000 fc33 	bl	803954a <prvIsQueueFull>
 8038ce4:	4603      	mov	r3, r0
 8038ce6:	2b00      	cmp	r3, #0
 8038ce8:	d018      	beq.n	8038d1c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8038cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038cec:	3310      	adds	r3, #16
 8038cee:	687a      	ldr	r2, [r7, #4]
 8038cf0:	4611      	mov	r1, r2
 8038cf2:	4618      	mov	r0, r3
 8038cf4:	f001 f934 	bl	8039f60 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8038cf8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038cfa:	f000 fbbe 	bl	803947a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8038cfe:	f000 ff5d 	bl	8039bbc <xTaskResumeAll>
 8038d02:	4603      	mov	r3, r0
 8038d04:	2b00      	cmp	r3, #0
 8038d06:	f47f af7c 	bne.w	8038c02 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8038d0a:	4b0c      	ldr	r3, [pc, #48]	; (8038d3c <xQueueGenericSend+0x1f0>)
 8038d0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038d10:	601a      	str	r2, [r3, #0]
 8038d12:	f3bf 8f4f 	dsb	sy
 8038d16:	f3bf 8f6f 	isb	sy
 8038d1a:	e772      	b.n	8038c02 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8038d1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038d1e:	f000 fbac 	bl	803947a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8038d22:	f000 ff4b 	bl	8039bbc <xTaskResumeAll>
 8038d26:	e76c      	b.n	8038c02 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8038d28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038d2a:	f000 fba6 	bl	803947a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8038d2e:	f000 ff45 	bl	8039bbc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8038d32:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8038d34:	4618      	mov	r0, r3
 8038d36:	3738      	adds	r7, #56	; 0x38
 8038d38:	46bd      	mov	sp, r7
 8038d3a:	bd80      	pop	{r7, pc}
 8038d3c:	e000ed04 	.word	0xe000ed04

08038d40 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8038d40:	b580      	push	{r7, lr}
 8038d42:	b08e      	sub	sp, #56	; 0x38
 8038d44:	af00      	add	r7, sp, #0
 8038d46:	60f8      	str	r0, [r7, #12]
 8038d48:	60b9      	str	r1, [r7, #8]
 8038d4a:	607a      	str	r2, [r7, #4]
 8038d4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8038d4e:	68fb      	ldr	r3, [r7, #12]
 8038d50:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8038d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d54:	2b00      	cmp	r3, #0
 8038d56:	d109      	bne.n	8038d6c <xQueueGenericSendFromISR+0x2c>
 8038d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038d5c:	f383 8811 	msr	BASEPRI, r3
 8038d60:	f3bf 8f6f 	isb	sy
 8038d64:	f3bf 8f4f 	dsb	sy
 8038d68:	627b      	str	r3, [r7, #36]	; 0x24
 8038d6a:	e7fe      	b.n	8038d6a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8038d6c:	68bb      	ldr	r3, [r7, #8]
 8038d6e:	2b00      	cmp	r3, #0
 8038d70:	d103      	bne.n	8038d7a <xQueueGenericSendFromISR+0x3a>
 8038d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8038d76:	2b00      	cmp	r3, #0
 8038d78:	d101      	bne.n	8038d7e <xQueueGenericSendFromISR+0x3e>
 8038d7a:	2301      	movs	r3, #1
 8038d7c:	e000      	b.n	8038d80 <xQueueGenericSendFromISR+0x40>
 8038d7e:	2300      	movs	r3, #0
 8038d80:	2b00      	cmp	r3, #0
 8038d82:	d109      	bne.n	8038d98 <xQueueGenericSendFromISR+0x58>
 8038d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038d88:	f383 8811 	msr	BASEPRI, r3
 8038d8c:	f3bf 8f6f 	isb	sy
 8038d90:	f3bf 8f4f 	dsb	sy
 8038d94:	623b      	str	r3, [r7, #32]
 8038d96:	e7fe      	b.n	8038d96 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8038d98:	683b      	ldr	r3, [r7, #0]
 8038d9a:	2b02      	cmp	r3, #2
 8038d9c:	d103      	bne.n	8038da6 <xQueueGenericSendFromISR+0x66>
 8038d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038da2:	2b01      	cmp	r3, #1
 8038da4:	d101      	bne.n	8038daa <xQueueGenericSendFromISR+0x6a>
 8038da6:	2301      	movs	r3, #1
 8038da8:	e000      	b.n	8038dac <xQueueGenericSendFromISR+0x6c>
 8038daa:	2300      	movs	r3, #0
 8038dac:	2b00      	cmp	r3, #0
 8038dae:	d109      	bne.n	8038dc4 <xQueueGenericSendFromISR+0x84>
 8038db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038db4:	f383 8811 	msr	BASEPRI, r3
 8038db8:	f3bf 8f6f 	isb	sy
 8038dbc:	f3bf 8f4f 	dsb	sy
 8038dc0:	61fb      	str	r3, [r7, #28]
 8038dc2:	e7fe      	b.n	8038dc2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8038dc4:	f002 fcce 	bl	803b764 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8038dc8:	f3ef 8211 	mrs	r2, BASEPRI
 8038dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038dd0:	f383 8811 	msr	BASEPRI, r3
 8038dd4:	f3bf 8f6f 	isb	sy
 8038dd8:	f3bf 8f4f 	dsb	sy
 8038ddc:	61ba      	str	r2, [r7, #24]
 8038dde:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8038de0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8038de2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8038de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038de6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8038de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038dea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038dec:	429a      	cmp	r2, r3
 8038dee:	d302      	bcc.n	8038df6 <xQueueGenericSendFromISR+0xb6>
 8038df0:	683b      	ldr	r3, [r7, #0]
 8038df2:	2b02      	cmp	r3, #2
 8038df4:	d12c      	bne.n	8038e50 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8038df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038df8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8038dfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8038e00:	683a      	ldr	r2, [r7, #0]
 8038e02:	68b9      	ldr	r1, [r7, #8]
 8038e04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038e06:	f000 faa8 	bl	803935a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8038e0a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8038e0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038e12:	d112      	bne.n	8038e3a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8038e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8038e18:	2b00      	cmp	r3, #0
 8038e1a:	d016      	beq.n	8038e4a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8038e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038e1e:	3324      	adds	r3, #36	; 0x24
 8038e20:	4618      	mov	r0, r3
 8038e22:	f001 f925 	bl	803a070 <xTaskRemoveFromEventList>
 8038e26:	4603      	mov	r3, r0
 8038e28:	2b00      	cmp	r3, #0
 8038e2a:	d00e      	beq.n	8038e4a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8038e2c:	687b      	ldr	r3, [r7, #4]
 8038e2e:	2b00      	cmp	r3, #0
 8038e30:	d00b      	beq.n	8038e4a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8038e32:	687b      	ldr	r3, [r7, #4]
 8038e34:	2201      	movs	r2, #1
 8038e36:	601a      	str	r2, [r3, #0]
 8038e38:	e007      	b.n	8038e4a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8038e3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8038e3e:	3301      	adds	r3, #1
 8038e40:	b2db      	uxtb	r3, r3
 8038e42:	b25a      	sxtb	r2, r3
 8038e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038e46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8038e4a:	2301      	movs	r3, #1
 8038e4c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8038e4e:	e001      	b.n	8038e54 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8038e50:	2300      	movs	r3, #0
 8038e52:	637b      	str	r3, [r7, #52]	; 0x34
 8038e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038e56:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8038e58:	693b      	ldr	r3, [r7, #16]
 8038e5a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8038e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8038e60:	4618      	mov	r0, r3
 8038e62:	3738      	adds	r7, #56	; 0x38
 8038e64:	46bd      	mov	sp, r7
 8038e66:	bd80      	pop	{r7, pc}

08038e68 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8038e68:	b580      	push	{r7, lr}
 8038e6a:	b08c      	sub	sp, #48	; 0x30
 8038e6c:	af00      	add	r7, sp, #0
 8038e6e:	60f8      	str	r0, [r7, #12]
 8038e70:	60b9      	str	r1, [r7, #8]
 8038e72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8038e74:	2300      	movs	r3, #0
 8038e76:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8038e78:	68fb      	ldr	r3, [r7, #12]
 8038e7a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8038e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038e7e:	2b00      	cmp	r3, #0
 8038e80:	d109      	bne.n	8038e96 <xQueueReceive+0x2e>
	__asm volatile
 8038e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038e86:	f383 8811 	msr	BASEPRI, r3
 8038e8a:	f3bf 8f6f 	isb	sy
 8038e8e:	f3bf 8f4f 	dsb	sy
 8038e92:	623b      	str	r3, [r7, #32]
 8038e94:	e7fe      	b.n	8038e94 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8038e96:	68bb      	ldr	r3, [r7, #8]
 8038e98:	2b00      	cmp	r3, #0
 8038e9a:	d103      	bne.n	8038ea4 <xQueueReceive+0x3c>
 8038e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8038ea0:	2b00      	cmp	r3, #0
 8038ea2:	d101      	bne.n	8038ea8 <xQueueReceive+0x40>
 8038ea4:	2301      	movs	r3, #1
 8038ea6:	e000      	b.n	8038eaa <xQueueReceive+0x42>
 8038ea8:	2300      	movs	r3, #0
 8038eaa:	2b00      	cmp	r3, #0
 8038eac:	d109      	bne.n	8038ec2 <xQueueReceive+0x5a>
 8038eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038eb2:	f383 8811 	msr	BASEPRI, r3
 8038eb6:	f3bf 8f6f 	isb	sy
 8038eba:	f3bf 8f4f 	dsb	sy
 8038ebe:	61fb      	str	r3, [r7, #28]
 8038ec0:	e7fe      	b.n	8038ec0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8038ec2:	f001 fb0b 	bl	803a4dc <xTaskGetSchedulerState>
 8038ec6:	4603      	mov	r3, r0
 8038ec8:	2b00      	cmp	r3, #0
 8038eca:	d102      	bne.n	8038ed2 <xQueueReceive+0x6a>
 8038ecc:	687b      	ldr	r3, [r7, #4]
 8038ece:	2b00      	cmp	r3, #0
 8038ed0:	d101      	bne.n	8038ed6 <xQueueReceive+0x6e>
 8038ed2:	2301      	movs	r3, #1
 8038ed4:	e000      	b.n	8038ed8 <xQueueReceive+0x70>
 8038ed6:	2300      	movs	r3, #0
 8038ed8:	2b00      	cmp	r3, #0
 8038eda:	d109      	bne.n	8038ef0 <xQueueReceive+0x88>
 8038edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038ee0:	f383 8811 	msr	BASEPRI, r3
 8038ee4:	f3bf 8f6f 	isb	sy
 8038ee8:	f3bf 8f4f 	dsb	sy
 8038eec:	61bb      	str	r3, [r7, #24]
 8038eee:	e7fe      	b.n	8038eee <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8038ef0:	f002 fb5c 	bl	803b5ac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8038ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8038ef8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8038efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8038efc:	2b00      	cmp	r3, #0
 8038efe:	d01f      	beq.n	8038f40 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8038f00:	68b9      	ldr	r1, [r7, #8]
 8038f02:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8038f04:	f000 fa93 	bl	803942e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8038f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8038f0a:	1e5a      	subs	r2, r3, #1
 8038f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f0e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8038f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f12:	691b      	ldr	r3, [r3, #16]
 8038f14:	2b00      	cmp	r3, #0
 8038f16:	d00f      	beq.n	8038f38 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8038f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f1a:	3310      	adds	r3, #16
 8038f1c:	4618      	mov	r0, r3
 8038f1e:	f001 f8a7 	bl	803a070 <xTaskRemoveFromEventList>
 8038f22:	4603      	mov	r3, r0
 8038f24:	2b00      	cmp	r3, #0
 8038f26:	d007      	beq.n	8038f38 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8038f28:	4b3c      	ldr	r3, [pc, #240]	; (803901c <xQueueReceive+0x1b4>)
 8038f2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038f2e:	601a      	str	r2, [r3, #0]
 8038f30:	f3bf 8f4f 	dsb	sy
 8038f34:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8038f38:	f002 fb66 	bl	803b608 <vPortExitCritical>
				return pdPASS;
 8038f3c:	2301      	movs	r3, #1
 8038f3e:	e069      	b.n	8039014 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8038f40:	687b      	ldr	r3, [r7, #4]
 8038f42:	2b00      	cmp	r3, #0
 8038f44:	d103      	bne.n	8038f4e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8038f46:	f002 fb5f 	bl	803b608 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8038f4a:	2300      	movs	r3, #0
 8038f4c:	e062      	b.n	8039014 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8038f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038f50:	2b00      	cmp	r3, #0
 8038f52:	d106      	bne.n	8038f62 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8038f54:	f107 0310 	add.w	r3, r7, #16
 8038f58:	4618      	mov	r0, r3
 8038f5a:	f001 f94b 	bl	803a1f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8038f5e:	2301      	movs	r3, #1
 8038f60:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8038f62:	f002 fb51 	bl	803b608 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8038f66:	f000 fe1b 	bl	8039ba0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8038f6a:	f002 fb1f 	bl	803b5ac <vPortEnterCritical>
 8038f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8038f74:	b25b      	sxtb	r3, r3
 8038f76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038f7a:	d103      	bne.n	8038f84 <xQueueReceive+0x11c>
 8038f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f7e:	2200      	movs	r2, #0
 8038f80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8038f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8038f8a:	b25b      	sxtb	r3, r3
 8038f8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038f90:	d103      	bne.n	8038f9a <xQueueReceive+0x132>
 8038f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f94:	2200      	movs	r2, #0
 8038f96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8038f9a:	f002 fb35 	bl	803b608 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8038f9e:	1d3a      	adds	r2, r7, #4
 8038fa0:	f107 0310 	add.w	r3, r7, #16
 8038fa4:	4611      	mov	r1, r2
 8038fa6:	4618      	mov	r0, r3
 8038fa8:	f001 f93a 	bl	803a220 <xTaskCheckForTimeOut>
 8038fac:	4603      	mov	r3, r0
 8038fae:	2b00      	cmp	r3, #0
 8038fb0:	d123      	bne.n	8038ffa <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8038fb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8038fb4:	f000 fab3 	bl	803951e <prvIsQueueEmpty>
 8038fb8:	4603      	mov	r3, r0
 8038fba:	2b00      	cmp	r3, #0
 8038fbc:	d017      	beq.n	8038fee <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8038fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038fc0:	3324      	adds	r3, #36	; 0x24
 8038fc2:	687a      	ldr	r2, [r7, #4]
 8038fc4:	4611      	mov	r1, r2
 8038fc6:	4618      	mov	r0, r3
 8038fc8:	f000 ffca 	bl	8039f60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8038fcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8038fce:	f000 fa54 	bl	803947a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8038fd2:	f000 fdf3 	bl	8039bbc <xTaskResumeAll>
 8038fd6:	4603      	mov	r3, r0
 8038fd8:	2b00      	cmp	r3, #0
 8038fda:	d189      	bne.n	8038ef0 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8038fdc:	4b0f      	ldr	r3, [pc, #60]	; (803901c <xQueueReceive+0x1b4>)
 8038fde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038fe2:	601a      	str	r2, [r3, #0]
 8038fe4:	f3bf 8f4f 	dsb	sy
 8038fe8:	f3bf 8f6f 	isb	sy
 8038fec:	e780      	b.n	8038ef0 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8038fee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8038ff0:	f000 fa43 	bl	803947a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8038ff4:	f000 fde2 	bl	8039bbc <xTaskResumeAll>
 8038ff8:	e77a      	b.n	8038ef0 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8038ffa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8038ffc:	f000 fa3d 	bl	803947a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8039000:	f000 fddc 	bl	8039bbc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8039004:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8039006:	f000 fa8a 	bl	803951e <prvIsQueueEmpty>
 803900a:	4603      	mov	r3, r0
 803900c:	2b00      	cmp	r3, #0
 803900e:	f43f af6f 	beq.w	8038ef0 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8039012:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8039014:	4618      	mov	r0, r3
 8039016:	3730      	adds	r7, #48	; 0x30
 8039018:	46bd      	mov	sp, r7
 803901a:	bd80      	pop	{r7, pc}
 803901c:	e000ed04 	.word	0xe000ed04

08039020 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8039020:	b580      	push	{r7, lr}
 8039022:	b08e      	sub	sp, #56	; 0x38
 8039024:	af00      	add	r7, sp, #0
 8039026:	6078      	str	r0, [r7, #4]
 8039028:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 803902a:	2300      	movs	r3, #0
 803902c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 803902e:	687b      	ldr	r3, [r7, #4]
 8039030:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8039032:	2300      	movs	r3, #0
 8039034:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8039036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039038:	2b00      	cmp	r3, #0
 803903a:	d109      	bne.n	8039050 <xQueueSemaphoreTake+0x30>
 803903c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039040:	f383 8811 	msr	BASEPRI, r3
 8039044:	f3bf 8f6f 	isb	sy
 8039048:	f3bf 8f4f 	dsb	sy
 803904c:	623b      	str	r3, [r7, #32]
 803904e:	e7fe      	b.n	803904e <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8039050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8039054:	2b00      	cmp	r3, #0
 8039056:	d009      	beq.n	803906c <xQueueSemaphoreTake+0x4c>
 8039058:	f04f 0350 	mov.w	r3, #80	; 0x50
 803905c:	f383 8811 	msr	BASEPRI, r3
 8039060:	f3bf 8f6f 	isb	sy
 8039064:	f3bf 8f4f 	dsb	sy
 8039068:	61fb      	str	r3, [r7, #28]
 803906a:	e7fe      	b.n	803906a <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 803906c:	f001 fa36 	bl	803a4dc <xTaskGetSchedulerState>
 8039070:	4603      	mov	r3, r0
 8039072:	2b00      	cmp	r3, #0
 8039074:	d102      	bne.n	803907c <xQueueSemaphoreTake+0x5c>
 8039076:	683b      	ldr	r3, [r7, #0]
 8039078:	2b00      	cmp	r3, #0
 803907a:	d101      	bne.n	8039080 <xQueueSemaphoreTake+0x60>
 803907c:	2301      	movs	r3, #1
 803907e:	e000      	b.n	8039082 <xQueueSemaphoreTake+0x62>
 8039080:	2300      	movs	r3, #0
 8039082:	2b00      	cmp	r3, #0
 8039084:	d109      	bne.n	803909a <xQueueSemaphoreTake+0x7a>
 8039086:	f04f 0350 	mov.w	r3, #80	; 0x50
 803908a:	f383 8811 	msr	BASEPRI, r3
 803908e:	f3bf 8f6f 	isb	sy
 8039092:	f3bf 8f4f 	dsb	sy
 8039096:	61bb      	str	r3, [r7, #24]
 8039098:	e7fe      	b.n	8039098 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 803909a:	f002 fa87 	bl	803b5ac <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 803909e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80390a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80390a2:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80390a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80390a6:	2b00      	cmp	r3, #0
 80390a8:	d024      	beq.n	80390f4 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80390aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80390ac:	1e5a      	subs	r2, r3, #1
 80390ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80390b0:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80390b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80390b4:	681b      	ldr	r3, [r3, #0]
 80390b6:	2b00      	cmp	r3, #0
 80390b8:	d104      	bne.n	80390c4 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80390ba:	f001 fb99 	bl	803a7f0 <pvTaskIncrementMutexHeldCount>
 80390be:	4602      	mov	r2, r0
 80390c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80390c2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80390c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80390c6:	691b      	ldr	r3, [r3, #16]
 80390c8:	2b00      	cmp	r3, #0
 80390ca:	d00f      	beq.n	80390ec <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80390cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80390ce:	3310      	adds	r3, #16
 80390d0:	4618      	mov	r0, r3
 80390d2:	f000 ffcd 	bl	803a070 <xTaskRemoveFromEventList>
 80390d6:	4603      	mov	r3, r0
 80390d8:	2b00      	cmp	r3, #0
 80390da:	d007      	beq.n	80390ec <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80390dc:	4b53      	ldr	r3, [pc, #332]	; (803922c <xQueueSemaphoreTake+0x20c>)
 80390de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80390e2:	601a      	str	r2, [r3, #0]
 80390e4:	f3bf 8f4f 	dsb	sy
 80390e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80390ec:	f002 fa8c 	bl	803b608 <vPortExitCritical>
				return pdPASS;
 80390f0:	2301      	movs	r3, #1
 80390f2:	e096      	b.n	8039222 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80390f4:	683b      	ldr	r3, [r7, #0]
 80390f6:	2b00      	cmp	r3, #0
 80390f8:	d110      	bne.n	803911c <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80390fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80390fc:	2b00      	cmp	r3, #0
 80390fe:	d009      	beq.n	8039114 <xQueueSemaphoreTake+0xf4>
 8039100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039104:	f383 8811 	msr	BASEPRI, r3
 8039108:	f3bf 8f6f 	isb	sy
 803910c:	f3bf 8f4f 	dsb	sy
 8039110:	617b      	str	r3, [r7, #20]
 8039112:	e7fe      	b.n	8039112 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8039114:	f002 fa78 	bl	803b608 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8039118:	2300      	movs	r3, #0
 803911a:	e082      	b.n	8039222 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 803911c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 803911e:	2b00      	cmp	r3, #0
 8039120:	d106      	bne.n	8039130 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8039122:	f107 030c 	add.w	r3, r7, #12
 8039126:	4618      	mov	r0, r3
 8039128:	f001 f864 	bl	803a1f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 803912c:	2301      	movs	r3, #1
 803912e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8039130:	f002 fa6a 	bl	803b608 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8039134:	f000 fd34 	bl	8039ba0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8039138:	f002 fa38 	bl	803b5ac <vPortEnterCritical>
 803913c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803913e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8039142:	b25b      	sxtb	r3, r3
 8039144:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8039148:	d103      	bne.n	8039152 <xQueueSemaphoreTake+0x132>
 803914a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803914c:	2200      	movs	r2, #0
 803914e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8039152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039154:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8039158:	b25b      	sxtb	r3, r3
 803915a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803915e:	d103      	bne.n	8039168 <xQueueSemaphoreTake+0x148>
 8039160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039162:	2200      	movs	r2, #0
 8039164:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8039168:	f002 fa4e 	bl	803b608 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 803916c:	463a      	mov	r2, r7
 803916e:	f107 030c 	add.w	r3, r7, #12
 8039172:	4611      	mov	r1, r2
 8039174:	4618      	mov	r0, r3
 8039176:	f001 f853 	bl	803a220 <xTaskCheckForTimeOut>
 803917a:	4603      	mov	r3, r0
 803917c:	2b00      	cmp	r3, #0
 803917e:	d132      	bne.n	80391e6 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8039180:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8039182:	f000 f9cc 	bl	803951e <prvIsQueueEmpty>
 8039186:	4603      	mov	r3, r0
 8039188:	2b00      	cmp	r3, #0
 803918a:	d026      	beq.n	80391da <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 803918c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803918e:	681b      	ldr	r3, [r3, #0]
 8039190:	2b00      	cmp	r3, #0
 8039192:	d109      	bne.n	80391a8 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8039194:	f002 fa0a 	bl	803b5ac <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8039198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803919a:	689b      	ldr	r3, [r3, #8]
 803919c:	4618      	mov	r0, r3
 803919e:	f001 f9bb 	bl	803a518 <xTaskPriorityInherit>
 80391a2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80391a4:	f002 fa30 	bl	803b608 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80391a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80391aa:	3324      	adds	r3, #36	; 0x24
 80391ac:	683a      	ldr	r2, [r7, #0]
 80391ae:	4611      	mov	r1, r2
 80391b0:	4618      	mov	r0, r3
 80391b2:	f000 fed5 	bl	8039f60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80391b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80391b8:	f000 f95f 	bl	803947a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80391bc:	f000 fcfe 	bl	8039bbc <xTaskResumeAll>
 80391c0:	4603      	mov	r3, r0
 80391c2:	2b00      	cmp	r3, #0
 80391c4:	f47f af69 	bne.w	803909a <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 80391c8:	4b18      	ldr	r3, [pc, #96]	; (803922c <xQueueSemaphoreTake+0x20c>)
 80391ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80391ce:	601a      	str	r2, [r3, #0]
 80391d0:	f3bf 8f4f 	dsb	sy
 80391d4:	f3bf 8f6f 	isb	sy
 80391d8:	e75f      	b.n	803909a <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80391da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80391dc:	f000 f94d 	bl	803947a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80391e0:	f000 fcec 	bl	8039bbc <xTaskResumeAll>
 80391e4:	e759      	b.n	803909a <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80391e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80391e8:	f000 f947 	bl	803947a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80391ec:	f000 fce6 	bl	8039bbc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80391f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80391f2:	f000 f994 	bl	803951e <prvIsQueueEmpty>
 80391f6:	4603      	mov	r3, r0
 80391f8:	2b00      	cmp	r3, #0
 80391fa:	f43f af4e 	beq.w	803909a <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80391fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039200:	2b00      	cmp	r3, #0
 8039202:	d00d      	beq.n	8039220 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8039204:	f002 f9d2 	bl	803b5ac <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8039208:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 803920a:	f000 f88e 	bl	803932a <prvGetDisinheritPriorityAfterTimeout>
 803920e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8039210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039212:	689b      	ldr	r3, [r3, #8]
 8039214:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8039216:	4618      	mov	r0, r3
 8039218:	f001 fa52 	bl	803a6c0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 803921c:	f002 f9f4 	bl	803b608 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8039220:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8039222:	4618      	mov	r0, r3
 8039224:	3738      	adds	r7, #56	; 0x38
 8039226:	46bd      	mov	sp, r7
 8039228:	bd80      	pop	{r7, pc}
 803922a:	bf00      	nop
 803922c:	e000ed04 	.word	0xe000ed04

08039230 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8039230:	b580      	push	{r7, lr}
 8039232:	b08e      	sub	sp, #56	; 0x38
 8039234:	af00      	add	r7, sp, #0
 8039236:	60f8      	str	r0, [r7, #12]
 8039238:	60b9      	str	r1, [r7, #8]
 803923a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 803923c:	68fb      	ldr	r3, [r7, #12]
 803923e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8039240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039242:	2b00      	cmp	r3, #0
 8039244:	d109      	bne.n	803925a <xQueueReceiveFromISR+0x2a>
 8039246:	f04f 0350 	mov.w	r3, #80	; 0x50
 803924a:	f383 8811 	msr	BASEPRI, r3
 803924e:	f3bf 8f6f 	isb	sy
 8039252:	f3bf 8f4f 	dsb	sy
 8039256:	623b      	str	r3, [r7, #32]
 8039258:	e7fe      	b.n	8039258 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 803925a:	68bb      	ldr	r3, [r7, #8]
 803925c:	2b00      	cmp	r3, #0
 803925e:	d103      	bne.n	8039268 <xQueueReceiveFromISR+0x38>
 8039260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8039264:	2b00      	cmp	r3, #0
 8039266:	d101      	bne.n	803926c <xQueueReceiveFromISR+0x3c>
 8039268:	2301      	movs	r3, #1
 803926a:	e000      	b.n	803926e <xQueueReceiveFromISR+0x3e>
 803926c:	2300      	movs	r3, #0
 803926e:	2b00      	cmp	r3, #0
 8039270:	d109      	bne.n	8039286 <xQueueReceiveFromISR+0x56>
 8039272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039276:	f383 8811 	msr	BASEPRI, r3
 803927a:	f3bf 8f6f 	isb	sy
 803927e:	f3bf 8f4f 	dsb	sy
 8039282:	61fb      	str	r3, [r7, #28]
 8039284:	e7fe      	b.n	8039284 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8039286:	f002 fa6d 	bl	803b764 <vPortValidateInterruptPriority>
	__asm volatile
 803928a:	f3ef 8211 	mrs	r2, BASEPRI
 803928e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039292:	f383 8811 	msr	BASEPRI, r3
 8039296:	f3bf 8f6f 	isb	sy
 803929a:	f3bf 8f4f 	dsb	sy
 803929e:	61ba      	str	r2, [r7, #24]
 80392a0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80392a2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80392a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80392a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80392a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80392aa:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80392ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80392ae:	2b00      	cmp	r3, #0
 80392b0:	d02f      	beq.n	8039312 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80392b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80392b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80392b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80392bc:	68b9      	ldr	r1, [r7, #8]
 80392be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80392c0:	f000 f8b5 	bl	803942e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80392c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80392c6:	1e5a      	subs	r2, r3, #1
 80392c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80392ca:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80392cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80392d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80392d4:	d112      	bne.n	80392fc <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80392d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80392d8:	691b      	ldr	r3, [r3, #16]
 80392da:	2b00      	cmp	r3, #0
 80392dc:	d016      	beq.n	803930c <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80392de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80392e0:	3310      	adds	r3, #16
 80392e2:	4618      	mov	r0, r3
 80392e4:	f000 fec4 	bl	803a070 <xTaskRemoveFromEventList>
 80392e8:	4603      	mov	r3, r0
 80392ea:	2b00      	cmp	r3, #0
 80392ec:	d00e      	beq.n	803930c <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80392ee:	687b      	ldr	r3, [r7, #4]
 80392f0:	2b00      	cmp	r3, #0
 80392f2:	d00b      	beq.n	803930c <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80392f4:	687b      	ldr	r3, [r7, #4]
 80392f6:	2201      	movs	r2, #1
 80392f8:	601a      	str	r2, [r3, #0]
 80392fa:	e007      	b.n	803930c <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80392fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8039300:	3301      	adds	r3, #1
 8039302:	b2db      	uxtb	r3, r3
 8039304:	b25a      	sxtb	r2, r3
 8039306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039308:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 803930c:	2301      	movs	r3, #1
 803930e:	637b      	str	r3, [r7, #52]	; 0x34
 8039310:	e001      	b.n	8039316 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8039312:	2300      	movs	r3, #0
 8039314:	637b      	str	r3, [r7, #52]	; 0x34
 8039316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039318:	613b      	str	r3, [r7, #16]
	__asm volatile
 803931a:	693b      	ldr	r3, [r7, #16]
 803931c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8039320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8039322:	4618      	mov	r0, r3
 8039324:	3738      	adds	r7, #56	; 0x38
 8039326:	46bd      	mov	sp, r7
 8039328:	bd80      	pop	{r7, pc}

0803932a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 803932a:	b480      	push	{r7}
 803932c:	b085      	sub	sp, #20
 803932e:	af00      	add	r7, sp, #0
 8039330:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8039332:	687b      	ldr	r3, [r7, #4]
 8039334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8039336:	2b00      	cmp	r3, #0
 8039338:	d006      	beq.n	8039348 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 803933a:	687b      	ldr	r3, [r7, #4]
 803933c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803933e:	681b      	ldr	r3, [r3, #0]
 8039340:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8039344:	60fb      	str	r3, [r7, #12]
 8039346:	e001      	b.n	803934c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8039348:	2300      	movs	r3, #0
 803934a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 803934c:	68fb      	ldr	r3, [r7, #12]
	}
 803934e:	4618      	mov	r0, r3
 8039350:	3714      	adds	r7, #20
 8039352:	46bd      	mov	sp, r7
 8039354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8039358:	4770      	bx	lr

0803935a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 803935a:	b580      	push	{r7, lr}
 803935c:	b086      	sub	sp, #24
 803935e:	af00      	add	r7, sp, #0
 8039360:	60f8      	str	r0, [r7, #12]
 8039362:	60b9      	str	r1, [r7, #8]
 8039364:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8039366:	2300      	movs	r3, #0
 8039368:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 803936a:	68fb      	ldr	r3, [r7, #12]
 803936c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803936e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8039370:	68fb      	ldr	r3, [r7, #12]
 8039372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8039374:	2b00      	cmp	r3, #0
 8039376:	d10d      	bne.n	8039394 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8039378:	68fb      	ldr	r3, [r7, #12]
 803937a:	681b      	ldr	r3, [r3, #0]
 803937c:	2b00      	cmp	r3, #0
 803937e:	d14d      	bne.n	803941c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8039380:	68fb      	ldr	r3, [r7, #12]
 8039382:	689b      	ldr	r3, [r3, #8]
 8039384:	4618      	mov	r0, r3
 8039386:	f001 f92f 	bl	803a5e8 <xTaskPriorityDisinherit>
 803938a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 803938c:	68fb      	ldr	r3, [r7, #12]
 803938e:	2200      	movs	r2, #0
 8039390:	609a      	str	r2, [r3, #8]
 8039392:	e043      	b.n	803941c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8039394:	687b      	ldr	r3, [r7, #4]
 8039396:	2b00      	cmp	r3, #0
 8039398:	d119      	bne.n	80393ce <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 803939a:	68fb      	ldr	r3, [r7, #12]
 803939c:	6858      	ldr	r0, [r3, #4]
 803939e:	68fb      	ldr	r3, [r7, #12]
 80393a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80393a2:	461a      	mov	r2, r3
 80393a4:	68b9      	ldr	r1, [r7, #8]
 80393a6:	f006 fb78 	bl	803fa9a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80393aa:	68fb      	ldr	r3, [r7, #12]
 80393ac:	685a      	ldr	r2, [r3, #4]
 80393ae:	68fb      	ldr	r3, [r7, #12]
 80393b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80393b2:	441a      	add	r2, r3
 80393b4:	68fb      	ldr	r3, [r7, #12]
 80393b6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80393b8:	68fb      	ldr	r3, [r7, #12]
 80393ba:	685a      	ldr	r2, [r3, #4]
 80393bc:	68fb      	ldr	r3, [r7, #12]
 80393be:	689b      	ldr	r3, [r3, #8]
 80393c0:	429a      	cmp	r2, r3
 80393c2:	d32b      	bcc.n	803941c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80393c4:	68fb      	ldr	r3, [r7, #12]
 80393c6:	681a      	ldr	r2, [r3, #0]
 80393c8:	68fb      	ldr	r3, [r7, #12]
 80393ca:	605a      	str	r2, [r3, #4]
 80393cc:	e026      	b.n	803941c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80393ce:	68fb      	ldr	r3, [r7, #12]
 80393d0:	68d8      	ldr	r0, [r3, #12]
 80393d2:	68fb      	ldr	r3, [r7, #12]
 80393d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80393d6:	461a      	mov	r2, r3
 80393d8:	68b9      	ldr	r1, [r7, #8]
 80393da:	f006 fb5e 	bl	803fa9a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80393de:	68fb      	ldr	r3, [r7, #12]
 80393e0:	68da      	ldr	r2, [r3, #12]
 80393e2:	68fb      	ldr	r3, [r7, #12]
 80393e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80393e6:	425b      	negs	r3, r3
 80393e8:	441a      	add	r2, r3
 80393ea:	68fb      	ldr	r3, [r7, #12]
 80393ec:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80393ee:	68fb      	ldr	r3, [r7, #12]
 80393f0:	68da      	ldr	r2, [r3, #12]
 80393f2:	68fb      	ldr	r3, [r7, #12]
 80393f4:	681b      	ldr	r3, [r3, #0]
 80393f6:	429a      	cmp	r2, r3
 80393f8:	d207      	bcs.n	803940a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80393fa:	68fb      	ldr	r3, [r7, #12]
 80393fc:	689a      	ldr	r2, [r3, #8]
 80393fe:	68fb      	ldr	r3, [r7, #12]
 8039400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8039402:	425b      	negs	r3, r3
 8039404:	441a      	add	r2, r3
 8039406:	68fb      	ldr	r3, [r7, #12]
 8039408:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 803940a:	687b      	ldr	r3, [r7, #4]
 803940c:	2b02      	cmp	r3, #2
 803940e:	d105      	bne.n	803941c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8039410:	693b      	ldr	r3, [r7, #16]
 8039412:	2b00      	cmp	r3, #0
 8039414:	d002      	beq.n	803941c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8039416:	693b      	ldr	r3, [r7, #16]
 8039418:	3b01      	subs	r3, #1
 803941a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 803941c:	693b      	ldr	r3, [r7, #16]
 803941e:	1c5a      	adds	r2, r3, #1
 8039420:	68fb      	ldr	r3, [r7, #12]
 8039422:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8039424:	697b      	ldr	r3, [r7, #20]
}
 8039426:	4618      	mov	r0, r3
 8039428:	3718      	adds	r7, #24
 803942a:	46bd      	mov	sp, r7
 803942c:	bd80      	pop	{r7, pc}

0803942e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 803942e:	b580      	push	{r7, lr}
 8039430:	b082      	sub	sp, #8
 8039432:	af00      	add	r7, sp, #0
 8039434:	6078      	str	r0, [r7, #4]
 8039436:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8039438:	687b      	ldr	r3, [r7, #4]
 803943a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803943c:	2b00      	cmp	r3, #0
 803943e:	d018      	beq.n	8039472 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8039440:	687b      	ldr	r3, [r7, #4]
 8039442:	68da      	ldr	r2, [r3, #12]
 8039444:	687b      	ldr	r3, [r7, #4]
 8039446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8039448:	441a      	add	r2, r3
 803944a:	687b      	ldr	r3, [r7, #4]
 803944c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 803944e:	687b      	ldr	r3, [r7, #4]
 8039450:	68da      	ldr	r2, [r3, #12]
 8039452:	687b      	ldr	r3, [r7, #4]
 8039454:	689b      	ldr	r3, [r3, #8]
 8039456:	429a      	cmp	r2, r3
 8039458:	d303      	bcc.n	8039462 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 803945a:	687b      	ldr	r3, [r7, #4]
 803945c:	681a      	ldr	r2, [r3, #0]
 803945e:	687b      	ldr	r3, [r7, #4]
 8039460:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8039462:	687b      	ldr	r3, [r7, #4]
 8039464:	68d9      	ldr	r1, [r3, #12]
 8039466:	687b      	ldr	r3, [r7, #4]
 8039468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803946a:	461a      	mov	r2, r3
 803946c:	6838      	ldr	r0, [r7, #0]
 803946e:	f006 fb14 	bl	803fa9a <memcpy>
	}
}
 8039472:	bf00      	nop
 8039474:	3708      	adds	r7, #8
 8039476:	46bd      	mov	sp, r7
 8039478:	bd80      	pop	{r7, pc}

0803947a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 803947a:	b580      	push	{r7, lr}
 803947c:	b084      	sub	sp, #16
 803947e:	af00      	add	r7, sp, #0
 8039480:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8039482:	f002 f893 	bl	803b5ac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8039486:	687b      	ldr	r3, [r7, #4]
 8039488:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 803948c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 803948e:	e011      	b.n	80394b4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8039490:	687b      	ldr	r3, [r7, #4]
 8039492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8039494:	2b00      	cmp	r3, #0
 8039496:	d012      	beq.n	80394be <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8039498:	687b      	ldr	r3, [r7, #4]
 803949a:	3324      	adds	r3, #36	; 0x24
 803949c:	4618      	mov	r0, r3
 803949e:	f000 fde7 	bl	803a070 <xTaskRemoveFromEventList>
 80394a2:	4603      	mov	r3, r0
 80394a4:	2b00      	cmp	r3, #0
 80394a6:	d001      	beq.n	80394ac <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80394a8:	f000 ff2a 	bl	803a300 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80394ac:	7bfb      	ldrb	r3, [r7, #15]
 80394ae:	3b01      	subs	r3, #1
 80394b0:	b2db      	uxtb	r3, r3
 80394b2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80394b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80394b8:	2b00      	cmp	r3, #0
 80394ba:	dce9      	bgt.n	8039490 <prvUnlockQueue+0x16>
 80394bc:	e000      	b.n	80394c0 <prvUnlockQueue+0x46>
					break;
 80394be:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80394c0:	687b      	ldr	r3, [r7, #4]
 80394c2:	22ff      	movs	r2, #255	; 0xff
 80394c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80394c8:	f002 f89e 	bl	803b608 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80394cc:	f002 f86e 	bl	803b5ac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80394d0:	687b      	ldr	r3, [r7, #4]
 80394d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80394d6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80394d8:	e011      	b.n	80394fe <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80394da:	687b      	ldr	r3, [r7, #4]
 80394dc:	691b      	ldr	r3, [r3, #16]
 80394de:	2b00      	cmp	r3, #0
 80394e0:	d012      	beq.n	8039508 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80394e2:	687b      	ldr	r3, [r7, #4]
 80394e4:	3310      	adds	r3, #16
 80394e6:	4618      	mov	r0, r3
 80394e8:	f000 fdc2 	bl	803a070 <xTaskRemoveFromEventList>
 80394ec:	4603      	mov	r3, r0
 80394ee:	2b00      	cmp	r3, #0
 80394f0:	d001      	beq.n	80394f6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80394f2:	f000 ff05 	bl	803a300 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80394f6:	7bbb      	ldrb	r3, [r7, #14]
 80394f8:	3b01      	subs	r3, #1
 80394fa:	b2db      	uxtb	r3, r3
 80394fc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80394fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8039502:	2b00      	cmp	r3, #0
 8039504:	dce9      	bgt.n	80394da <prvUnlockQueue+0x60>
 8039506:	e000      	b.n	803950a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8039508:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 803950a:	687b      	ldr	r3, [r7, #4]
 803950c:	22ff      	movs	r2, #255	; 0xff
 803950e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8039512:	f002 f879 	bl	803b608 <vPortExitCritical>
}
 8039516:	bf00      	nop
 8039518:	3710      	adds	r7, #16
 803951a:	46bd      	mov	sp, r7
 803951c:	bd80      	pop	{r7, pc}

0803951e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 803951e:	b580      	push	{r7, lr}
 8039520:	b084      	sub	sp, #16
 8039522:	af00      	add	r7, sp, #0
 8039524:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8039526:	f002 f841 	bl	803b5ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 803952a:	687b      	ldr	r3, [r7, #4]
 803952c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803952e:	2b00      	cmp	r3, #0
 8039530:	d102      	bne.n	8039538 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8039532:	2301      	movs	r3, #1
 8039534:	60fb      	str	r3, [r7, #12]
 8039536:	e001      	b.n	803953c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8039538:	2300      	movs	r3, #0
 803953a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 803953c:	f002 f864 	bl	803b608 <vPortExitCritical>

	return xReturn;
 8039540:	68fb      	ldr	r3, [r7, #12]
}
 8039542:	4618      	mov	r0, r3
 8039544:	3710      	adds	r7, #16
 8039546:	46bd      	mov	sp, r7
 8039548:	bd80      	pop	{r7, pc}

0803954a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 803954a:	b580      	push	{r7, lr}
 803954c:	b084      	sub	sp, #16
 803954e:	af00      	add	r7, sp, #0
 8039550:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8039552:	f002 f82b 	bl	803b5ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8039556:	687b      	ldr	r3, [r7, #4]
 8039558:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 803955a:	687b      	ldr	r3, [r7, #4]
 803955c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803955e:	429a      	cmp	r2, r3
 8039560:	d102      	bne.n	8039568 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8039562:	2301      	movs	r3, #1
 8039564:	60fb      	str	r3, [r7, #12]
 8039566:	e001      	b.n	803956c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8039568:	2300      	movs	r3, #0
 803956a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 803956c:	f002 f84c 	bl	803b608 <vPortExitCritical>

	return xReturn;
 8039570:	68fb      	ldr	r3, [r7, #12]
}
 8039572:	4618      	mov	r0, r3
 8039574:	3710      	adds	r7, #16
 8039576:	46bd      	mov	sp, r7
 8039578:	bd80      	pop	{r7, pc}
	...

0803957c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 803957c:	b480      	push	{r7}
 803957e:	b085      	sub	sp, #20
 8039580:	af00      	add	r7, sp, #0
 8039582:	6078      	str	r0, [r7, #4]
 8039584:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8039586:	2300      	movs	r3, #0
 8039588:	60fb      	str	r3, [r7, #12]
 803958a:	e014      	b.n	80395b6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 803958c:	4a0e      	ldr	r2, [pc, #56]	; (80395c8 <vQueueAddToRegistry+0x4c>)
 803958e:	68fb      	ldr	r3, [r7, #12]
 8039590:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8039594:	2b00      	cmp	r3, #0
 8039596:	d10b      	bne.n	80395b0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8039598:	490b      	ldr	r1, [pc, #44]	; (80395c8 <vQueueAddToRegistry+0x4c>)
 803959a:	68fb      	ldr	r3, [r7, #12]
 803959c:	683a      	ldr	r2, [r7, #0]
 803959e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80395a2:	4a09      	ldr	r2, [pc, #36]	; (80395c8 <vQueueAddToRegistry+0x4c>)
 80395a4:	68fb      	ldr	r3, [r7, #12]
 80395a6:	00db      	lsls	r3, r3, #3
 80395a8:	4413      	add	r3, r2
 80395aa:	687a      	ldr	r2, [r7, #4]
 80395ac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80395ae:	e005      	b.n	80395bc <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80395b0:	68fb      	ldr	r3, [r7, #12]
 80395b2:	3301      	adds	r3, #1
 80395b4:	60fb      	str	r3, [r7, #12]
 80395b6:	68fb      	ldr	r3, [r7, #12]
 80395b8:	2b07      	cmp	r3, #7
 80395ba:	d9e7      	bls.n	803958c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80395bc:	bf00      	nop
 80395be:	3714      	adds	r7, #20
 80395c0:	46bd      	mov	sp, r7
 80395c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80395c6:	4770      	bx	lr
 80395c8:	20008a5c 	.word	0x20008a5c

080395cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80395cc:	b580      	push	{r7, lr}
 80395ce:	b086      	sub	sp, #24
 80395d0:	af00      	add	r7, sp, #0
 80395d2:	60f8      	str	r0, [r7, #12]
 80395d4:	60b9      	str	r1, [r7, #8]
 80395d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80395d8:	68fb      	ldr	r3, [r7, #12]
 80395da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80395dc:	f001 ffe6 	bl	803b5ac <vPortEnterCritical>
 80395e0:	697b      	ldr	r3, [r7, #20]
 80395e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80395e6:	b25b      	sxtb	r3, r3
 80395e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80395ec:	d103      	bne.n	80395f6 <vQueueWaitForMessageRestricted+0x2a>
 80395ee:	697b      	ldr	r3, [r7, #20]
 80395f0:	2200      	movs	r2, #0
 80395f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80395f6:	697b      	ldr	r3, [r7, #20]
 80395f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80395fc:	b25b      	sxtb	r3, r3
 80395fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8039602:	d103      	bne.n	803960c <vQueueWaitForMessageRestricted+0x40>
 8039604:	697b      	ldr	r3, [r7, #20]
 8039606:	2200      	movs	r2, #0
 8039608:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 803960c:	f001 fffc 	bl	803b608 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8039610:	697b      	ldr	r3, [r7, #20]
 8039612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8039614:	2b00      	cmp	r3, #0
 8039616:	d106      	bne.n	8039626 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8039618:	697b      	ldr	r3, [r7, #20]
 803961a:	3324      	adds	r3, #36	; 0x24
 803961c:	687a      	ldr	r2, [r7, #4]
 803961e:	68b9      	ldr	r1, [r7, #8]
 8039620:	4618      	mov	r0, r3
 8039622:	f000 fcfb 	bl	803a01c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8039626:	6978      	ldr	r0, [r7, #20]
 8039628:	f7ff ff27 	bl	803947a <prvUnlockQueue>
	}
 803962c:	bf00      	nop
 803962e:	3718      	adds	r7, #24
 8039630:	46bd      	mov	sp, r7
 8039632:	bd80      	pop	{r7, pc}

08039634 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8039634:	b580      	push	{r7, lr}
 8039636:	b08e      	sub	sp, #56	; 0x38
 8039638:	af04      	add	r7, sp, #16
 803963a:	60f8      	str	r0, [r7, #12]
 803963c:	60b9      	str	r1, [r7, #8]
 803963e:	607a      	str	r2, [r7, #4]
 8039640:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8039642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8039644:	2b00      	cmp	r3, #0
 8039646:	d109      	bne.n	803965c <xTaskCreateStatic+0x28>
	__asm volatile
 8039648:	f04f 0350 	mov.w	r3, #80	; 0x50
 803964c:	f383 8811 	msr	BASEPRI, r3
 8039650:	f3bf 8f6f 	isb	sy
 8039654:	f3bf 8f4f 	dsb	sy
 8039658:	623b      	str	r3, [r7, #32]
 803965a:	e7fe      	b.n	803965a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 803965c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 803965e:	2b00      	cmp	r3, #0
 8039660:	d109      	bne.n	8039676 <xTaskCreateStatic+0x42>
 8039662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039666:	f383 8811 	msr	BASEPRI, r3
 803966a:	f3bf 8f6f 	isb	sy
 803966e:	f3bf 8f4f 	dsb	sy
 8039672:	61fb      	str	r3, [r7, #28]
 8039674:	e7fe      	b.n	8039674 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8039676:	2360      	movs	r3, #96	; 0x60
 8039678:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 803967a:	693b      	ldr	r3, [r7, #16]
 803967c:	2b60      	cmp	r3, #96	; 0x60
 803967e:	d009      	beq.n	8039694 <xTaskCreateStatic+0x60>
 8039680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039684:	f383 8811 	msr	BASEPRI, r3
 8039688:	f3bf 8f6f 	isb	sy
 803968c:	f3bf 8f4f 	dsb	sy
 8039690:	61bb      	str	r3, [r7, #24]
 8039692:	e7fe      	b.n	8039692 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8039694:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8039696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8039698:	2b00      	cmp	r3, #0
 803969a:	d01e      	beq.n	80396da <xTaskCreateStatic+0xa6>
 803969c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 803969e:	2b00      	cmp	r3, #0
 80396a0:	d01b      	beq.n	80396da <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80396a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80396a4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80396a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80396a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80396aa:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80396ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80396ae:	2202      	movs	r2, #2
 80396b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80396b4:	2300      	movs	r3, #0
 80396b6:	9303      	str	r3, [sp, #12]
 80396b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80396ba:	9302      	str	r3, [sp, #8]
 80396bc:	f107 0314 	add.w	r3, r7, #20
 80396c0:	9301      	str	r3, [sp, #4]
 80396c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80396c4:	9300      	str	r3, [sp, #0]
 80396c6:	683b      	ldr	r3, [r7, #0]
 80396c8:	687a      	ldr	r2, [r7, #4]
 80396ca:	68b9      	ldr	r1, [r7, #8]
 80396cc:	68f8      	ldr	r0, [r7, #12]
 80396ce:	f000 f850 	bl	8039772 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80396d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80396d4:	f000 f8e2 	bl	803989c <prvAddNewTaskToReadyList>
 80396d8:	e001      	b.n	80396de <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80396da:	2300      	movs	r3, #0
 80396dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80396de:	697b      	ldr	r3, [r7, #20]
	}
 80396e0:	4618      	mov	r0, r3
 80396e2:	3728      	adds	r7, #40	; 0x28
 80396e4:	46bd      	mov	sp, r7
 80396e6:	bd80      	pop	{r7, pc}

080396e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80396e8:	b580      	push	{r7, lr}
 80396ea:	b08c      	sub	sp, #48	; 0x30
 80396ec:	af04      	add	r7, sp, #16
 80396ee:	60f8      	str	r0, [r7, #12]
 80396f0:	60b9      	str	r1, [r7, #8]
 80396f2:	603b      	str	r3, [r7, #0]
 80396f4:	4613      	mov	r3, r2
 80396f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80396f8:	88fb      	ldrh	r3, [r7, #6]
 80396fa:	009b      	lsls	r3, r3, #2
 80396fc:	4618      	mov	r0, r3
 80396fe:	f002 f86f 	bl	803b7e0 <pvPortMalloc>
 8039702:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8039704:	697b      	ldr	r3, [r7, #20]
 8039706:	2b00      	cmp	r3, #0
 8039708:	d00e      	beq.n	8039728 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 803970a:	2060      	movs	r0, #96	; 0x60
 803970c:	f002 f868 	bl	803b7e0 <pvPortMalloc>
 8039710:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8039712:	69fb      	ldr	r3, [r7, #28]
 8039714:	2b00      	cmp	r3, #0
 8039716:	d003      	beq.n	8039720 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8039718:	69fb      	ldr	r3, [r7, #28]
 803971a:	697a      	ldr	r2, [r7, #20]
 803971c:	631a      	str	r2, [r3, #48]	; 0x30
 803971e:	e005      	b.n	803972c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8039720:	6978      	ldr	r0, [r7, #20]
 8039722:	f002 f91f 	bl	803b964 <vPortFree>
 8039726:	e001      	b.n	803972c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8039728:	2300      	movs	r3, #0
 803972a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 803972c:	69fb      	ldr	r3, [r7, #28]
 803972e:	2b00      	cmp	r3, #0
 8039730:	d017      	beq.n	8039762 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8039732:	69fb      	ldr	r3, [r7, #28]
 8039734:	2200      	movs	r2, #0
 8039736:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 803973a:	88fa      	ldrh	r2, [r7, #6]
 803973c:	2300      	movs	r3, #0
 803973e:	9303      	str	r3, [sp, #12]
 8039740:	69fb      	ldr	r3, [r7, #28]
 8039742:	9302      	str	r3, [sp, #8]
 8039744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039746:	9301      	str	r3, [sp, #4]
 8039748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803974a:	9300      	str	r3, [sp, #0]
 803974c:	683b      	ldr	r3, [r7, #0]
 803974e:	68b9      	ldr	r1, [r7, #8]
 8039750:	68f8      	ldr	r0, [r7, #12]
 8039752:	f000 f80e 	bl	8039772 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8039756:	69f8      	ldr	r0, [r7, #28]
 8039758:	f000 f8a0 	bl	803989c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 803975c:	2301      	movs	r3, #1
 803975e:	61bb      	str	r3, [r7, #24]
 8039760:	e002      	b.n	8039768 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8039762:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8039766:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8039768:	69bb      	ldr	r3, [r7, #24]
	}
 803976a:	4618      	mov	r0, r3
 803976c:	3720      	adds	r7, #32
 803976e:	46bd      	mov	sp, r7
 8039770:	bd80      	pop	{r7, pc}

08039772 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8039772:	b580      	push	{r7, lr}
 8039774:	b088      	sub	sp, #32
 8039776:	af00      	add	r7, sp, #0
 8039778:	60f8      	str	r0, [r7, #12]
 803977a:	60b9      	str	r1, [r7, #8]
 803977c:	607a      	str	r2, [r7, #4]
 803977e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8039780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039782:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8039784:	687b      	ldr	r3, [r7, #4]
 8039786:	009b      	lsls	r3, r3, #2
 8039788:	461a      	mov	r2, r3
 803978a:	21a5      	movs	r1, #165	; 0xa5
 803978c:	f006 f990 	bl	803fab0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8039790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039792:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8039794:	687b      	ldr	r3, [r7, #4]
 8039796:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 803979a:	3b01      	subs	r3, #1
 803979c:	009b      	lsls	r3, r3, #2
 803979e:	4413      	add	r3, r2
 80397a0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80397a2:	69bb      	ldr	r3, [r7, #24]
 80397a4:	f023 0307 	bic.w	r3, r3, #7
 80397a8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80397aa:	69bb      	ldr	r3, [r7, #24]
 80397ac:	f003 0307 	and.w	r3, r3, #7
 80397b0:	2b00      	cmp	r3, #0
 80397b2:	d009      	beq.n	80397c8 <prvInitialiseNewTask+0x56>
 80397b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80397b8:	f383 8811 	msr	BASEPRI, r3
 80397bc:	f3bf 8f6f 	isb	sy
 80397c0:	f3bf 8f4f 	dsb	sy
 80397c4:	617b      	str	r3, [r7, #20]
 80397c6:	e7fe      	b.n	80397c6 <prvInitialiseNewTask+0x54>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 80397c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80397ca:	69ba      	ldr	r2, [r7, #24]
 80397cc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80397ce:	68bb      	ldr	r3, [r7, #8]
 80397d0:	2b00      	cmp	r3, #0
 80397d2:	d01f      	beq.n	8039814 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80397d4:	2300      	movs	r3, #0
 80397d6:	61fb      	str	r3, [r7, #28]
 80397d8:	e012      	b.n	8039800 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80397da:	68ba      	ldr	r2, [r7, #8]
 80397dc:	69fb      	ldr	r3, [r7, #28]
 80397de:	4413      	add	r3, r2
 80397e0:	7819      	ldrb	r1, [r3, #0]
 80397e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80397e4:	69fb      	ldr	r3, [r7, #28]
 80397e6:	4413      	add	r3, r2
 80397e8:	3334      	adds	r3, #52	; 0x34
 80397ea:	460a      	mov	r2, r1
 80397ec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80397ee:	68ba      	ldr	r2, [r7, #8]
 80397f0:	69fb      	ldr	r3, [r7, #28]
 80397f2:	4413      	add	r3, r2
 80397f4:	781b      	ldrb	r3, [r3, #0]
 80397f6:	2b00      	cmp	r3, #0
 80397f8:	d006      	beq.n	8039808 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80397fa:	69fb      	ldr	r3, [r7, #28]
 80397fc:	3301      	adds	r3, #1
 80397fe:	61fb      	str	r3, [r7, #28]
 8039800:	69fb      	ldr	r3, [r7, #28]
 8039802:	2b0f      	cmp	r3, #15
 8039804:	d9e9      	bls.n	80397da <prvInitialiseNewTask+0x68>
 8039806:	e000      	b.n	803980a <prvInitialiseNewTask+0x98>
			{
				break;
 8039808:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 803980a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803980c:	2200      	movs	r2, #0
 803980e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8039812:	e003      	b.n	803981c <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8039814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039816:	2200      	movs	r2, #0
 8039818:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 803981c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803981e:	2b37      	cmp	r3, #55	; 0x37
 8039820:	d901      	bls.n	8039826 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8039822:	2337      	movs	r3, #55	; 0x37
 8039824:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8039826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039828:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803982a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 803982c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803982e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8039830:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8039832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039834:	2200      	movs	r2, #0
 8039836:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8039838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803983a:	3304      	adds	r3, #4
 803983c:	4618      	mov	r0, r3
 803983e:	f7fe feff 	bl	8038640 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8039842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039844:	3318      	adds	r3, #24
 8039846:	4618      	mov	r0, r3
 8039848:	f7fe fefa 	bl	8038640 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 803984c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803984e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8039850:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8039852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8039854:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8039858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803985a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 803985c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803985e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8039860:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8039862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039864:	2200      	movs	r2, #0
 8039866:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8039868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803986a:	2200      	movs	r2, #0
 803986c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 8039870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039872:	2200      	movs	r2, #0
 8039874:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8039878:	683a      	ldr	r2, [r7, #0]
 803987a:	68f9      	ldr	r1, [r7, #12]
 803987c:	69b8      	ldr	r0, [r7, #24]
 803987e:	f001 fd71 	bl	803b364 <pxPortInitialiseStack>
 8039882:	4602      	mov	r2, r0
 8039884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039886:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8039888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803988a:	2b00      	cmp	r3, #0
 803988c:	d002      	beq.n	8039894 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 803988e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039890:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8039892:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8039894:	bf00      	nop
 8039896:	3720      	adds	r7, #32
 8039898:	46bd      	mov	sp, r7
 803989a:	bd80      	pop	{r7, pc}

0803989c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 803989c:	b580      	push	{r7, lr}
 803989e:	b082      	sub	sp, #8
 80398a0:	af00      	add	r7, sp, #0
 80398a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80398a4:	f001 fe82 	bl	803b5ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80398a8:	4b2d      	ldr	r3, [pc, #180]	; (8039960 <prvAddNewTaskToReadyList+0xc4>)
 80398aa:	681b      	ldr	r3, [r3, #0]
 80398ac:	3301      	adds	r3, #1
 80398ae:	4a2c      	ldr	r2, [pc, #176]	; (8039960 <prvAddNewTaskToReadyList+0xc4>)
 80398b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80398b2:	4b2c      	ldr	r3, [pc, #176]	; (8039964 <prvAddNewTaskToReadyList+0xc8>)
 80398b4:	681b      	ldr	r3, [r3, #0]
 80398b6:	2b00      	cmp	r3, #0
 80398b8:	d109      	bne.n	80398ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80398ba:	4a2a      	ldr	r2, [pc, #168]	; (8039964 <prvAddNewTaskToReadyList+0xc8>)
 80398bc:	687b      	ldr	r3, [r7, #4]
 80398be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80398c0:	4b27      	ldr	r3, [pc, #156]	; (8039960 <prvAddNewTaskToReadyList+0xc4>)
 80398c2:	681b      	ldr	r3, [r3, #0]
 80398c4:	2b01      	cmp	r3, #1
 80398c6:	d110      	bne.n	80398ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80398c8:	f000 fd3e 	bl	803a348 <prvInitialiseTaskLists>
 80398cc:	e00d      	b.n	80398ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80398ce:	4b26      	ldr	r3, [pc, #152]	; (8039968 <prvAddNewTaskToReadyList+0xcc>)
 80398d0:	681b      	ldr	r3, [r3, #0]
 80398d2:	2b00      	cmp	r3, #0
 80398d4:	d109      	bne.n	80398ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80398d6:	4b23      	ldr	r3, [pc, #140]	; (8039964 <prvAddNewTaskToReadyList+0xc8>)
 80398d8:	681b      	ldr	r3, [r3, #0]
 80398da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80398dc:	687b      	ldr	r3, [r7, #4]
 80398de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80398e0:	429a      	cmp	r2, r3
 80398e2:	d802      	bhi.n	80398ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80398e4:	4a1f      	ldr	r2, [pc, #124]	; (8039964 <prvAddNewTaskToReadyList+0xc8>)
 80398e6:	687b      	ldr	r3, [r7, #4]
 80398e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80398ea:	4b20      	ldr	r3, [pc, #128]	; (803996c <prvAddNewTaskToReadyList+0xd0>)
 80398ec:	681b      	ldr	r3, [r3, #0]
 80398ee:	3301      	adds	r3, #1
 80398f0:	4a1e      	ldr	r2, [pc, #120]	; (803996c <prvAddNewTaskToReadyList+0xd0>)
 80398f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80398f4:	4b1d      	ldr	r3, [pc, #116]	; (803996c <prvAddNewTaskToReadyList+0xd0>)
 80398f6:	681a      	ldr	r2, [r3, #0]
 80398f8:	687b      	ldr	r3, [r7, #4]
 80398fa:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80398fc:	687b      	ldr	r3, [r7, #4]
 80398fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039900:	4b1b      	ldr	r3, [pc, #108]	; (8039970 <prvAddNewTaskToReadyList+0xd4>)
 8039902:	681b      	ldr	r3, [r3, #0]
 8039904:	429a      	cmp	r2, r3
 8039906:	d903      	bls.n	8039910 <prvAddNewTaskToReadyList+0x74>
 8039908:	687b      	ldr	r3, [r7, #4]
 803990a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803990c:	4a18      	ldr	r2, [pc, #96]	; (8039970 <prvAddNewTaskToReadyList+0xd4>)
 803990e:	6013      	str	r3, [r2, #0]
 8039910:	687b      	ldr	r3, [r7, #4]
 8039912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039914:	4613      	mov	r3, r2
 8039916:	009b      	lsls	r3, r3, #2
 8039918:	4413      	add	r3, r2
 803991a:	009b      	lsls	r3, r3, #2
 803991c:	4a15      	ldr	r2, [pc, #84]	; (8039974 <prvAddNewTaskToReadyList+0xd8>)
 803991e:	441a      	add	r2, r3
 8039920:	687b      	ldr	r3, [r7, #4]
 8039922:	3304      	adds	r3, #4
 8039924:	4619      	mov	r1, r3
 8039926:	4610      	mov	r0, r2
 8039928:	f7fe fe97 	bl	803865a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 803992c:	f001 fe6c 	bl	803b608 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8039930:	4b0d      	ldr	r3, [pc, #52]	; (8039968 <prvAddNewTaskToReadyList+0xcc>)
 8039932:	681b      	ldr	r3, [r3, #0]
 8039934:	2b00      	cmp	r3, #0
 8039936:	d00e      	beq.n	8039956 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8039938:	4b0a      	ldr	r3, [pc, #40]	; (8039964 <prvAddNewTaskToReadyList+0xc8>)
 803993a:	681b      	ldr	r3, [r3, #0]
 803993c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803993e:	687b      	ldr	r3, [r7, #4]
 8039940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039942:	429a      	cmp	r2, r3
 8039944:	d207      	bcs.n	8039956 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8039946:	4b0c      	ldr	r3, [pc, #48]	; (8039978 <prvAddNewTaskToReadyList+0xdc>)
 8039948:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803994c:	601a      	str	r2, [r3, #0]
 803994e:	f3bf 8f4f 	dsb	sy
 8039952:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8039956:	bf00      	nop
 8039958:	3708      	adds	r7, #8
 803995a:	46bd      	mov	sp, r7
 803995c:	bd80      	pop	{r7, pc}
 803995e:	bf00      	nop
 8039960:	200018cc 	.word	0x200018cc
 8039964:	200013f8 	.word	0x200013f8
 8039968:	200018d8 	.word	0x200018d8
 803996c:	200018e8 	.word	0x200018e8
 8039970:	200018d4 	.word	0x200018d4
 8039974:	200013fc 	.word	0x200013fc
 8039978:	e000ed04 	.word	0xe000ed04

0803997c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 803997c:	b580      	push	{r7, lr}
 803997e:	b08a      	sub	sp, #40	; 0x28
 8039980:	af00      	add	r7, sp, #0
 8039982:	6078      	str	r0, [r7, #4]
 8039984:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8039986:	2300      	movs	r3, #0
 8039988:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 803998a:	687b      	ldr	r3, [r7, #4]
 803998c:	2b00      	cmp	r3, #0
 803998e:	d109      	bne.n	80399a4 <vTaskDelayUntil+0x28>
 8039990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039994:	f383 8811 	msr	BASEPRI, r3
 8039998:	f3bf 8f6f 	isb	sy
 803999c:	f3bf 8f4f 	dsb	sy
 80399a0:	617b      	str	r3, [r7, #20]
 80399a2:	e7fe      	b.n	80399a2 <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 80399a4:	683b      	ldr	r3, [r7, #0]
 80399a6:	2b00      	cmp	r3, #0
 80399a8:	d109      	bne.n	80399be <vTaskDelayUntil+0x42>
 80399aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80399ae:	f383 8811 	msr	BASEPRI, r3
 80399b2:	f3bf 8f6f 	isb	sy
 80399b6:	f3bf 8f4f 	dsb	sy
 80399ba:	613b      	str	r3, [r7, #16]
 80399bc:	e7fe      	b.n	80399bc <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 80399be:	4b29      	ldr	r3, [pc, #164]	; (8039a64 <vTaskDelayUntil+0xe8>)
 80399c0:	681b      	ldr	r3, [r3, #0]
 80399c2:	2b00      	cmp	r3, #0
 80399c4:	d009      	beq.n	80399da <vTaskDelayUntil+0x5e>
 80399c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80399ca:	f383 8811 	msr	BASEPRI, r3
 80399ce:	f3bf 8f6f 	isb	sy
 80399d2:	f3bf 8f4f 	dsb	sy
 80399d6:	60fb      	str	r3, [r7, #12]
 80399d8:	e7fe      	b.n	80399d8 <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 80399da:	f000 f8e1 	bl	8039ba0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80399de:	4b22      	ldr	r3, [pc, #136]	; (8039a68 <vTaskDelayUntil+0xec>)
 80399e0:	681b      	ldr	r3, [r3, #0]
 80399e2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80399e4:	687b      	ldr	r3, [r7, #4]
 80399e6:	681b      	ldr	r3, [r3, #0]
 80399e8:	683a      	ldr	r2, [r7, #0]
 80399ea:	4413      	add	r3, r2
 80399ec:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80399ee:	687b      	ldr	r3, [r7, #4]
 80399f0:	681b      	ldr	r3, [r3, #0]
 80399f2:	6a3a      	ldr	r2, [r7, #32]
 80399f4:	429a      	cmp	r2, r3
 80399f6:	d20b      	bcs.n	8039a10 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80399f8:	687b      	ldr	r3, [r7, #4]
 80399fa:	681b      	ldr	r3, [r3, #0]
 80399fc:	69fa      	ldr	r2, [r7, #28]
 80399fe:	429a      	cmp	r2, r3
 8039a00:	d211      	bcs.n	8039a26 <vTaskDelayUntil+0xaa>
 8039a02:	69fa      	ldr	r2, [r7, #28]
 8039a04:	6a3b      	ldr	r3, [r7, #32]
 8039a06:	429a      	cmp	r2, r3
 8039a08:	d90d      	bls.n	8039a26 <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8039a0a:	2301      	movs	r3, #1
 8039a0c:	627b      	str	r3, [r7, #36]	; 0x24
 8039a0e:	e00a      	b.n	8039a26 <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8039a10:	687b      	ldr	r3, [r7, #4]
 8039a12:	681b      	ldr	r3, [r3, #0]
 8039a14:	69fa      	ldr	r2, [r7, #28]
 8039a16:	429a      	cmp	r2, r3
 8039a18:	d303      	bcc.n	8039a22 <vTaskDelayUntil+0xa6>
 8039a1a:	69fa      	ldr	r2, [r7, #28]
 8039a1c:	6a3b      	ldr	r3, [r7, #32]
 8039a1e:	429a      	cmp	r2, r3
 8039a20:	d901      	bls.n	8039a26 <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8039a22:	2301      	movs	r3, #1
 8039a24:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8039a26:	687b      	ldr	r3, [r7, #4]
 8039a28:	69fa      	ldr	r2, [r7, #28]
 8039a2a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8039a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8039a2e:	2b00      	cmp	r3, #0
 8039a30:	d006      	beq.n	8039a40 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8039a32:	69fa      	ldr	r2, [r7, #28]
 8039a34:	6a3b      	ldr	r3, [r7, #32]
 8039a36:	1ad3      	subs	r3, r2, r3
 8039a38:	2100      	movs	r1, #0
 8039a3a:	4618      	mov	r0, r3
 8039a3c:	f001 f8d2 	bl	803abe4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8039a40:	f000 f8bc 	bl	8039bbc <xTaskResumeAll>
 8039a44:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8039a46:	69bb      	ldr	r3, [r7, #24]
 8039a48:	2b00      	cmp	r3, #0
 8039a4a:	d107      	bne.n	8039a5c <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 8039a4c:	4b07      	ldr	r3, [pc, #28]	; (8039a6c <vTaskDelayUntil+0xf0>)
 8039a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8039a52:	601a      	str	r2, [r3, #0]
 8039a54:	f3bf 8f4f 	dsb	sy
 8039a58:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8039a5c:	bf00      	nop
 8039a5e:	3728      	adds	r7, #40	; 0x28
 8039a60:	46bd      	mov	sp, r7
 8039a62:	bd80      	pop	{r7, pc}
 8039a64:	200018f4 	.word	0x200018f4
 8039a68:	200018d0 	.word	0x200018d0
 8039a6c:	e000ed04 	.word	0xe000ed04

08039a70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8039a70:	b580      	push	{r7, lr}
 8039a72:	b084      	sub	sp, #16
 8039a74:	af00      	add	r7, sp, #0
 8039a76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8039a78:	2300      	movs	r3, #0
 8039a7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8039a7c:	687b      	ldr	r3, [r7, #4]
 8039a7e:	2b00      	cmp	r3, #0
 8039a80:	d016      	beq.n	8039ab0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8039a82:	4b13      	ldr	r3, [pc, #76]	; (8039ad0 <vTaskDelay+0x60>)
 8039a84:	681b      	ldr	r3, [r3, #0]
 8039a86:	2b00      	cmp	r3, #0
 8039a88:	d009      	beq.n	8039a9e <vTaskDelay+0x2e>
 8039a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039a8e:	f383 8811 	msr	BASEPRI, r3
 8039a92:	f3bf 8f6f 	isb	sy
 8039a96:	f3bf 8f4f 	dsb	sy
 8039a9a:	60bb      	str	r3, [r7, #8]
 8039a9c:	e7fe      	b.n	8039a9c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8039a9e:	f000 f87f 	bl	8039ba0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8039aa2:	2100      	movs	r1, #0
 8039aa4:	6878      	ldr	r0, [r7, #4]
 8039aa6:	f001 f89d 	bl	803abe4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8039aaa:	f000 f887 	bl	8039bbc <xTaskResumeAll>
 8039aae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8039ab0:	68fb      	ldr	r3, [r7, #12]
 8039ab2:	2b00      	cmp	r3, #0
 8039ab4:	d107      	bne.n	8039ac6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8039ab6:	4b07      	ldr	r3, [pc, #28]	; (8039ad4 <vTaskDelay+0x64>)
 8039ab8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8039abc:	601a      	str	r2, [r3, #0]
 8039abe:	f3bf 8f4f 	dsb	sy
 8039ac2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8039ac6:	bf00      	nop
 8039ac8:	3710      	adds	r7, #16
 8039aca:	46bd      	mov	sp, r7
 8039acc:	bd80      	pop	{r7, pc}
 8039ace:	bf00      	nop
 8039ad0:	200018f4 	.word	0x200018f4
 8039ad4:	e000ed04 	.word	0xe000ed04

08039ad8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8039ad8:	b580      	push	{r7, lr}
 8039ada:	b08a      	sub	sp, #40	; 0x28
 8039adc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8039ade:	2300      	movs	r3, #0
 8039ae0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8039ae2:	2300      	movs	r3, #0
 8039ae4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8039ae6:	463a      	mov	r2, r7
 8039ae8:	1d39      	adds	r1, r7, #4
 8039aea:	f107 0308 	add.w	r3, r7, #8
 8039aee:	4618      	mov	r0, r3
 8039af0:	f7fe fb6c 	bl	80381cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8039af4:	6839      	ldr	r1, [r7, #0]
 8039af6:	687b      	ldr	r3, [r7, #4]
 8039af8:	68ba      	ldr	r2, [r7, #8]
 8039afa:	9202      	str	r2, [sp, #8]
 8039afc:	9301      	str	r3, [sp, #4]
 8039afe:	2300      	movs	r3, #0
 8039b00:	9300      	str	r3, [sp, #0]
 8039b02:	2300      	movs	r3, #0
 8039b04:	460a      	mov	r2, r1
 8039b06:	4920      	ldr	r1, [pc, #128]	; (8039b88 <vTaskStartScheduler+0xb0>)
 8039b08:	4820      	ldr	r0, [pc, #128]	; (8039b8c <vTaskStartScheduler+0xb4>)
 8039b0a:	f7ff fd93 	bl	8039634 <xTaskCreateStatic>
 8039b0e:	4602      	mov	r2, r0
 8039b10:	4b1f      	ldr	r3, [pc, #124]	; (8039b90 <vTaskStartScheduler+0xb8>)
 8039b12:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8039b14:	4b1e      	ldr	r3, [pc, #120]	; (8039b90 <vTaskStartScheduler+0xb8>)
 8039b16:	681b      	ldr	r3, [r3, #0]
 8039b18:	2b00      	cmp	r3, #0
 8039b1a:	d002      	beq.n	8039b22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8039b1c:	2301      	movs	r3, #1
 8039b1e:	617b      	str	r3, [r7, #20]
 8039b20:	e001      	b.n	8039b26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8039b22:	2300      	movs	r3, #0
 8039b24:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8039b26:	697b      	ldr	r3, [r7, #20]
 8039b28:	2b01      	cmp	r3, #1
 8039b2a:	d102      	bne.n	8039b32 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8039b2c:	f001 f8b4 	bl	803ac98 <xTimerCreateTimerTask>
 8039b30:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8039b32:	697b      	ldr	r3, [r7, #20]
 8039b34:	2b01      	cmp	r3, #1
 8039b36:	d115      	bne.n	8039b64 <vTaskStartScheduler+0x8c>
 8039b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039b3c:	f383 8811 	msr	BASEPRI, r3
 8039b40:	f3bf 8f6f 	isb	sy
 8039b44:	f3bf 8f4f 	dsb	sy
 8039b48:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8039b4a:	4b12      	ldr	r3, [pc, #72]	; (8039b94 <vTaskStartScheduler+0xbc>)
 8039b4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8039b50:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8039b52:	4b11      	ldr	r3, [pc, #68]	; (8039b98 <vTaskStartScheduler+0xc0>)
 8039b54:	2201      	movs	r2, #1
 8039b56:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8039b58:	4b10      	ldr	r3, [pc, #64]	; (8039b9c <vTaskStartScheduler+0xc4>)
 8039b5a:	2200      	movs	r2, #0
 8039b5c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8039b5e:	f001 fc87 	bl	803b470 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8039b62:	e00d      	b.n	8039b80 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8039b64:	697b      	ldr	r3, [r7, #20]
 8039b66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8039b6a:	d109      	bne.n	8039b80 <vTaskStartScheduler+0xa8>
 8039b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039b70:	f383 8811 	msr	BASEPRI, r3
 8039b74:	f3bf 8f6f 	isb	sy
 8039b78:	f3bf 8f4f 	dsb	sy
 8039b7c:	60fb      	str	r3, [r7, #12]
 8039b7e:	e7fe      	b.n	8039b7e <vTaskStartScheduler+0xa6>
}
 8039b80:	bf00      	nop
 8039b82:	3718      	adds	r7, #24
 8039b84:	46bd      	mov	sp, r7
 8039b86:	bd80      	pop	{r7, pc}
 8039b88:	08043bf8 	.word	0x08043bf8
 8039b8c:	0803a319 	.word	0x0803a319
 8039b90:	200018f0 	.word	0x200018f0
 8039b94:	200018ec 	.word	0x200018ec
 8039b98:	200018d8 	.word	0x200018d8
 8039b9c:	200018d0 	.word	0x200018d0

08039ba0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8039ba0:	b480      	push	{r7}
 8039ba2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8039ba4:	4b04      	ldr	r3, [pc, #16]	; (8039bb8 <vTaskSuspendAll+0x18>)
 8039ba6:	681b      	ldr	r3, [r3, #0]
 8039ba8:	3301      	adds	r3, #1
 8039baa:	4a03      	ldr	r2, [pc, #12]	; (8039bb8 <vTaskSuspendAll+0x18>)
 8039bac:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8039bae:	bf00      	nop
 8039bb0:	46bd      	mov	sp, r7
 8039bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8039bb6:	4770      	bx	lr
 8039bb8:	200018f4 	.word	0x200018f4

08039bbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8039bbc:	b580      	push	{r7, lr}
 8039bbe:	b084      	sub	sp, #16
 8039bc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8039bc2:	2300      	movs	r3, #0
 8039bc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8039bc6:	2300      	movs	r3, #0
 8039bc8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8039bca:	4b41      	ldr	r3, [pc, #260]	; (8039cd0 <xTaskResumeAll+0x114>)
 8039bcc:	681b      	ldr	r3, [r3, #0]
 8039bce:	2b00      	cmp	r3, #0
 8039bd0:	d109      	bne.n	8039be6 <xTaskResumeAll+0x2a>
 8039bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039bd6:	f383 8811 	msr	BASEPRI, r3
 8039bda:	f3bf 8f6f 	isb	sy
 8039bde:	f3bf 8f4f 	dsb	sy
 8039be2:	603b      	str	r3, [r7, #0]
 8039be4:	e7fe      	b.n	8039be4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8039be6:	f001 fce1 	bl	803b5ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8039bea:	4b39      	ldr	r3, [pc, #228]	; (8039cd0 <xTaskResumeAll+0x114>)
 8039bec:	681b      	ldr	r3, [r3, #0]
 8039bee:	3b01      	subs	r3, #1
 8039bf0:	4a37      	ldr	r2, [pc, #220]	; (8039cd0 <xTaskResumeAll+0x114>)
 8039bf2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8039bf4:	4b36      	ldr	r3, [pc, #216]	; (8039cd0 <xTaskResumeAll+0x114>)
 8039bf6:	681b      	ldr	r3, [r3, #0]
 8039bf8:	2b00      	cmp	r3, #0
 8039bfa:	d162      	bne.n	8039cc2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8039bfc:	4b35      	ldr	r3, [pc, #212]	; (8039cd4 <xTaskResumeAll+0x118>)
 8039bfe:	681b      	ldr	r3, [r3, #0]
 8039c00:	2b00      	cmp	r3, #0
 8039c02:	d05e      	beq.n	8039cc2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8039c04:	e02f      	b.n	8039c66 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8039c06:	4b34      	ldr	r3, [pc, #208]	; (8039cd8 <xTaskResumeAll+0x11c>)
 8039c08:	68db      	ldr	r3, [r3, #12]
 8039c0a:	68db      	ldr	r3, [r3, #12]
 8039c0c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8039c0e:	68fb      	ldr	r3, [r7, #12]
 8039c10:	3318      	adds	r3, #24
 8039c12:	4618      	mov	r0, r3
 8039c14:	f7fe fd7e 	bl	8038714 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8039c18:	68fb      	ldr	r3, [r7, #12]
 8039c1a:	3304      	adds	r3, #4
 8039c1c:	4618      	mov	r0, r3
 8039c1e:	f7fe fd79 	bl	8038714 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8039c22:	68fb      	ldr	r3, [r7, #12]
 8039c24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039c26:	4b2d      	ldr	r3, [pc, #180]	; (8039cdc <xTaskResumeAll+0x120>)
 8039c28:	681b      	ldr	r3, [r3, #0]
 8039c2a:	429a      	cmp	r2, r3
 8039c2c:	d903      	bls.n	8039c36 <xTaskResumeAll+0x7a>
 8039c2e:	68fb      	ldr	r3, [r7, #12]
 8039c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039c32:	4a2a      	ldr	r2, [pc, #168]	; (8039cdc <xTaskResumeAll+0x120>)
 8039c34:	6013      	str	r3, [r2, #0]
 8039c36:	68fb      	ldr	r3, [r7, #12]
 8039c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039c3a:	4613      	mov	r3, r2
 8039c3c:	009b      	lsls	r3, r3, #2
 8039c3e:	4413      	add	r3, r2
 8039c40:	009b      	lsls	r3, r3, #2
 8039c42:	4a27      	ldr	r2, [pc, #156]	; (8039ce0 <xTaskResumeAll+0x124>)
 8039c44:	441a      	add	r2, r3
 8039c46:	68fb      	ldr	r3, [r7, #12]
 8039c48:	3304      	adds	r3, #4
 8039c4a:	4619      	mov	r1, r3
 8039c4c:	4610      	mov	r0, r2
 8039c4e:	f7fe fd04 	bl	803865a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8039c52:	68fb      	ldr	r3, [r7, #12]
 8039c54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039c56:	4b23      	ldr	r3, [pc, #140]	; (8039ce4 <xTaskResumeAll+0x128>)
 8039c58:	681b      	ldr	r3, [r3, #0]
 8039c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039c5c:	429a      	cmp	r2, r3
 8039c5e:	d302      	bcc.n	8039c66 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8039c60:	4b21      	ldr	r3, [pc, #132]	; (8039ce8 <xTaskResumeAll+0x12c>)
 8039c62:	2201      	movs	r2, #1
 8039c64:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8039c66:	4b1c      	ldr	r3, [pc, #112]	; (8039cd8 <xTaskResumeAll+0x11c>)
 8039c68:	681b      	ldr	r3, [r3, #0]
 8039c6a:	2b00      	cmp	r3, #0
 8039c6c:	d1cb      	bne.n	8039c06 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8039c6e:	68fb      	ldr	r3, [r7, #12]
 8039c70:	2b00      	cmp	r3, #0
 8039c72:	d001      	beq.n	8039c78 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8039c74:	f000 fc02 	bl	803a47c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8039c78:	4b1c      	ldr	r3, [pc, #112]	; (8039cec <xTaskResumeAll+0x130>)
 8039c7a:	681b      	ldr	r3, [r3, #0]
 8039c7c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8039c7e:	687b      	ldr	r3, [r7, #4]
 8039c80:	2b00      	cmp	r3, #0
 8039c82:	d010      	beq.n	8039ca6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8039c84:	f000 f858 	bl	8039d38 <xTaskIncrementTick>
 8039c88:	4603      	mov	r3, r0
 8039c8a:	2b00      	cmp	r3, #0
 8039c8c:	d002      	beq.n	8039c94 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8039c8e:	4b16      	ldr	r3, [pc, #88]	; (8039ce8 <xTaskResumeAll+0x12c>)
 8039c90:	2201      	movs	r2, #1
 8039c92:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8039c94:	687b      	ldr	r3, [r7, #4]
 8039c96:	3b01      	subs	r3, #1
 8039c98:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8039c9a:	687b      	ldr	r3, [r7, #4]
 8039c9c:	2b00      	cmp	r3, #0
 8039c9e:	d1f1      	bne.n	8039c84 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8039ca0:	4b12      	ldr	r3, [pc, #72]	; (8039cec <xTaskResumeAll+0x130>)
 8039ca2:	2200      	movs	r2, #0
 8039ca4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8039ca6:	4b10      	ldr	r3, [pc, #64]	; (8039ce8 <xTaskResumeAll+0x12c>)
 8039ca8:	681b      	ldr	r3, [r3, #0]
 8039caa:	2b00      	cmp	r3, #0
 8039cac:	d009      	beq.n	8039cc2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8039cae:	2301      	movs	r3, #1
 8039cb0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8039cb2:	4b0f      	ldr	r3, [pc, #60]	; (8039cf0 <xTaskResumeAll+0x134>)
 8039cb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8039cb8:	601a      	str	r2, [r3, #0]
 8039cba:	f3bf 8f4f 	dsb	sy
 8039cbe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8039cc2:	f001 fca1 	bl	803b608 <vPortExitCritical>

	return xAlreadyYielded;
 8039cc6:	68bb      	ldr	r3, [r7, #8]
}
 8039cc8:	4618      	mov	r0, r3
 8039cca:	3710      	adds	r7, #16
 8039ccc:	46bd      	mov	sp, r7
 8039cce:	bd80      	pop	{r7, pc}
 8039cd0:	200018f4 	.word	0x200018f4
 8039cd4:	200018cc 	.word	0x200018cc
 8039cd8:	2000188c 	.word	0x2000188c
 8039cdc:	200018d4 	.word	0x200018d4
 8039ce0:	200013fc 	.word	0x200013fc
 8039ce4:	200013f8 	.word	0x200013f8
 8039ce8:	200018e0 	.word	0x200018e0
 8039cec:	200018dc 	.word	0x200018dc
 8039cf0:	e000ed04 	.word	0xe000ed04

08039cf4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8039cf4:	b480      	push	{r7}
 8039cf6:	b083      	sub	sp, #12
 8039cf8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8039cfa:	4b05      	ldr	r3, [pc, #20]	; (8039d10 <xTaskGetTickCount+0x1c>)
 8039cfc:	681b      	ldr	r3, [r3, #0]
 8039cfe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8039d00:	687b      	ldr	r3, [r7, #4]
}
 8039d02:	4618      	mov	r0, r3
 8039d04:	370c      	adds	r7, #12
 8039d06:	46bd      	mov	sp, r7
 8039d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8039d0c:	4770      	bx	lr
 8039d0e:	bf00      	nop
 8039d10:	200018d0 	.word	0x200018d0

08039d14 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8039d14:	b580      	push	{r7, lr}
 8039d16:	b082      	sub	sp, #8
 8039d18:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8039d1a:	f001 fd23 	bl	803b764 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8039d1e:	2300      	movs	r3, #0
 8039d20:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8039d22:	4b04      	ldr	r3, [pc, #16]	; (8039d34 <xTaskGetTickCountFromISR+0x20>)
 8039d24:	681b      	ldr	r3, [r3, #0]
 8039d26:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8039d28:	683b      	ldr	r3, [r7, #0]
}
 8039d2a:	4618      	mov	r0, r3
 8039d2c:	3708      	adds	r7, #8
 8039d2e:	46bd      	mov	sp, r7
 8039d30:	bd80      	pop	{r7, pc}
 8039d32:	bf00      	nop
 8039d34:	200018d0 	.word	0x200018d0

08039d38 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8039d38:	b580      	push	{r7, lr}
 8039d3a:	b086      	sub	sp, #24
 8039d3c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8039d3e:	2300      	movs	r3, #0
 8039d40:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8039d42:	4b4e      	ldr	r3, [pc, #312]	; (8039e7c <xTaskIncrementTick+0x144>)
 8039d44:	681b      	ldr	r3, [r3, #0]
 8039d46:	2b00      	cmp	r3, #0
 8039d48:	f040 8088 	bne.w	8039e5c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8039d4c:	4b4c      	ldr	r3, [pc, #304]	; (8039e80 <xTaskIncrementTick+0x148>)
 8039d4e:	681b      	ldr	r3, [r3, #0]
 8039d50:	3301      	adds	r3, #1
 8039d52:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8039d54:	4a4a      	ldr	r2, [pc, #296]	; (8039e80 <xTaskIncrementTick+0x148>)
 8039d56:	693b      	ldr	r3, [r7, #16]
 8039d58:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8039d5a:	693b      	ldr	r3, [r7, #16]
 8039d5c:	2b00      	cmp	r3, #0
 8039d5e:	d11f      	bne.n	8039da0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8039d60:	4b48      	ldr	r3, [pc, #288]	; (8039e84 <xTaskIncrementTick+0x14c>)
 8039d62:	681b      	ldr	r3, [r3, #0]
 8039d64:	681b      	ldr	r3, [r3, #0]
 8039d66:	2b00      	cmp	r3, #0
 8039d68:	d009      	beq.n	8039d7e <xTaskIncrementTick+0x46>
 8039d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039d6e:	f383 8811 	msr	BASEPRI, r3
 8039d72:	f3bf 8f6f 	isb	sy
 8039d76:	f3bf 8f4f 	dsb	sy
 8039d7a:	603b      	str	r3, [r7, #0]
 8039d7c:	e7fe      	b.n	8039d7c <xTaskIncrementTick+0x44>
 8039d7e:	4b41      	ldr	r3, [pc, #260]	; (8039e84 <xTaskIncrementTick+0x14c>)
 8039d80:	681b      	ldr	r3, [r3, #0]
 8039d82:	60fb      	str	r3, [r7, #12]
 8039d84:	4b40      	ldr	r3, [pc, #256]	; (8039e88 <xTaskIncrementTick+0x150>)
 8039d86:	681b      	ldr	r3, [r3, #0]
 8039d88:	4a3e      	ldr	r2, [pc, #248]	; (8039e84 <xTaskIncrementTick+0x14c>)
 8039d8a:	6013      	str	r3, [r2, #0]
 8039d8c:	4a3e      	ldr	r2, [pc, #248]	; (8039e88 <xTaskIncrementTick+0x150>)
 8039d8e:	68fb      	ldr	r3, [r7, #12]
 8039d90:	6013      	str	r3, [r2, #0]
 8039d92:	4b3e      	ldr	r3, [pc, #248]	; (8039e8c <xTaskIncrementTick+0x154>)
 8039d94:	681b      	ldr	r3, [r3, #0]
 8039d96:	3301      	adds	r3, #1
 8039d98:	4a3c      	ldr	r2, [pc, #240]	; (8039e8c <xTaskIncrementTick+0x154>)
 8039d9a:	6013      	str	r3, [r2, #0]
 8039d9c:	f000 fb6e 	bl	803a47c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8039da0:	4b3b      	ldr	r3, [pc, #236]	; (8039e90 <xTaskIncrementTick+0x158>)
 8039da2:	681b      	ldr	r3, [r3, #0]
 8039da4:	693a      	ldr	r2, [r7, #16]
 8039da6:	429a      	cmp	r2, r3
 8039da8:	d349      	bcc.n	8039e3e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8039daa:	4b36      	ldr	r3, [pc, #216]	; (8039e84 <xTaskIncrementTick+0x14c>)
 8039dac:	681b      	ldr	r3, [r3, #0]
 8039dae:	681b      	ldr	r3, [r3, #0]
 8039db0:	2b00      	cmp	r3, #0
 8039db2:	d104      	bne.n	8039dbe <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8039db4:	4b36      	ldr	r3, [pc, #216]	; (8039e90 <xTaskIncrementTick+0x158>)
 8039db6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8039dba:	601a      	str	r2, [r3, #0]
					break;
 8039dbc:	e03f      	b.n	8039e3e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8039dbe:	4b31      	ldr	r3, [pc, #196]	; (8039e84 <xTaskIncrementTick+0x14c>)
 8039dc0:	681b      	ldr	r3, [r3, #0]
 8039dc2:	68db      	ldr	r3, [r3, #12]
 8039dc4:	68db      	ldr	r3, [r3, #12]
 8039dc6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8039dc8:	68bb      	ldr	r3, [r7, #8]
 8039dca:	685b      	ldr	r3, [r3, #4]
 8039dcc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8039dce:	693a      	ldr	r2, [r7, #16]
 8039dd0:	687b      	ldr	r3, [r7, #4]
 8039dd2:	429a      	cmp	r2, r3
 8039dd4:	d203      	bcs.n	8039dde <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8039dd6:	4a2e      	ldr	r2, [pc, #184]	; (8039e90 <xTaskIncrementTick+0x158>)
 8039dd8:	687b      	ldr	r3, [r7, #4]
 8039dda:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8039ddc:	e02f      	b.n	8039e3e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8039dde:	68bb      	ldr	r3, [r7, #8]
 8039de0:	3304      	adds	r3, #4
 8039de2:	4618      	mov	r0, r3
 8039de4:	f7fe fc96 	bl	8038714 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8039de8:	68bb      	ldr	r3, [r7, #8]
 8039dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8039dec:	2b00      	cmp	r3, #0
 8039dee:	d004      	beq.n	8039dfa <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8039df0:	68bb      	ldr	r3, [r7, #8]
 8039df2:	3318      	adds	r3, #24
 8039df4:	4618      	mov	r0, r3
 8039df6:	f7fe fc8d 	bl	8038714 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8039dfa:	68bb      	ldr	r3, [r7, #8]
 8039dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039dfe:	4b25      	ldr	r3, [pc, #148]	; (8039e94 <xTaskIncrementTick+0x15c>)
 8039e00:	681b      	ldr	r3, [r3, #0]
 8039e02:	429a      	cmp	r2, r3
 8039e04:	d903      	bls.n	8039e0e <xTaskIncrementTick+0xd6>
 8039e06:	68bb      	ldr	r3, [r7, #8]
 8039e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039e0a:	4a22      	ldr	r2, [pc, #136]	; (8039e94 <xTaskIncrementTick+0x15c>)
 8039e0c:	6013      	str	r3, [r2, #0]
 8039e0e:	68bb      	ldr	r3, [r7, #8]
 8039e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039e12:	4613      	mov	r3, r2
 8039e14:	009b      	lsls	r3, r3, #2
 8039e16:	4413      	add	r3, r2
 8039e18:	009b      	lsls	r3, r3, #2
 8039e1a:	4a1f      	ldr	r2, [pc, #124]	; (8039e98 <xTaskIncrementTick+0x160>)
 8039e1c:	441a      	add	r2, r3
 8039e1e:	68bb      	ldr	r3, [r7, #8]
 8039e20:	3304      	adds	r3, #4
 8039e22:	4619      	mov	r1, r3
 8039e24:	4610      	mov	r0, r2
 8039e26:	f7fe fc18 	bl	803865a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8039e2a:	68bb      	ldr	r3, [r7, #8]
 8039e2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039e2e:	4b1b      	ldr	r3, [pc, #108]	; (8039e9c <xTaskIncrementTick+0x164>)
 8039e30:	681b      	ldr	r3, [r3, #0]
 8039e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039e34:	429a      	cmp	r2, r3
 8039e36:	d3b8      	bcc.n	8039daa <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8039e38:	2301      	movs	r3, #1
 8039e3a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8039e3c:	e7b5      	b.n	8039daa <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8039e3e:	4b17      	ldr	r3, [pc, #92]	; (8039e9c <xTaskIncrementTick+0x164>)
 8039e40:	681b      	ldr	r3, [r3, #0]
 8039e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039e44:	4914      	ldr	r1, [pc, #80]	; (8039e98 <xTaskIncrementTick+0x160>)
 8039e46:	4613      	mov	r3, r2
 8039e48:	009b      	lsls	r3, r3, #2
 8039e4a:	4413      	add	r3, r2
 8039e4c:	009b      	lsls	r3, r3, #2
 8039e4e:	440b      	add	r3, r1
 8039e50:	681b      	ldr	r3, [r3, #0]
 8039e52:	2b01      	cmp	r3, #1
 8039e54:	d907      	bls.n	8039e66 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8039e56:	2301      	movs	r3, #1
 8039e58:	617b      	str	r3, [r7, #20]
 8039e5a:	e004      	b.n	8039e66 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8039e5c:	4b10      	ldr	r3, [pc, #64]	; (8039ea0 <xTaskIncrementTick+0x168>)
 8039e5e:	681b      	ldr	r3, [r3, #0]
 8039e60:	3301      	adds	r3, #1
 8039e62:	4a0f      	ldr	r2, [pc, #60]	; (8039ea0 <xTaskIncrementTick+0x168>)
 8039e64:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8039e66:	4b0f      	ldr	r3, [pc, #60]	; (8039ea4 <xTaskIncrementTick+0x16c>)
 8039e68:	681b      	ldr	r3, [r3, #0]
 8039e6a:	2b00      	cmp	r3, #0
 8039e6c:	d001      	beq.n	8039e72 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8039e6e:	2301      	movs	r3, #1
 8039e70:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8039e72:	697b      	ldr	r3, [r7, #20]
}
 8039e74:	4618      	mov	r0, r3
 8039e76:	3718      	adds	r7, #24
 8039e78:	46bd      	mov	sp, r7
 8039e7a:	bd80      	pop	{r7, pc}
 8039e7c:	200018f4 	.word	0x200018f4
 8039e80:	200018d0 	.word	0x200018d0
 8039e84:	20001884 	.word	0x20001884
 8039e88:	20001888 	.word	0x20001888
 8039e8c:	200018e4 	.word	0x200018e4
 8039e90:	200018ec 	.word	0x200018ec
 8039e94:	200018d4 	.word	0x200018d4
 8039e98:	200013fc 	.word	0x200013fc
 8039e9c:	200013f8 	.word	0x200013f8
 8039ea0:	200018dc 	.word	0x200018dc
 8039ea4:	200018e0 	.word	0x200018e0

08039ea8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8039ea8:	b480      	push	{r7}
 8039eaa:	b085      	sub	sp, #20
 8039eac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8039eae:	4b27      	ldr	r3, [pc, #156]	; (8039f4c <vTaskSwitchContext+0xa4>)
 8039eb0:	681b      	ldr	r3, [r3, #0]
 8039eb2:	2b00      	cmp	r3, #0
 8039eb4:	d003      	beq.n	8039ebe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8039eb6:	4b26      	ldr	r3, [pc, #152]	; (8039f50 <vTaskSwitchContext+0xa8>)
 8039eb8:	2201      	movs	r2, #1
 8039eba:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8039ebc:	e040      	b.n	8039f40 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8039ebe:	4b24      	ldr	r3, [pc, #144]	; (8039f50 <vTaskSwitchContext+0xa8>)
 8039ec0:	2200      	movs	r2, #0
 8039ec2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8039ec4:	4b23      	ldr	r3, [pc, #140]	; (8039f54 <vTaskSwitchContext+0xac>)
 8039ec6:	681b      	ldr	r3, [r3, #0]
 8039ec8:	60fb      	str	r3, [r7, #12]
 8039eca:	e00f      	b.n	8039eec <vTaskSwitchContext+0x44>
 8039ecc:	68fb      	ldr	r3, [r7, #12]
 8039ece:	2b00      	cmp	r3, #0
 8039ed0:	d109      	bne.n	8039ee6 <vTaskSwitchContext+0x3e>
 8039ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039ed6:	f383 8811 	msr	BASEPRI, r3
 8039eda:	f3bf 8f6f 	isb	sy
 8039ede:	f3bf 8f4f 	dsb	sy
 8039ee2:	607b      	str	r3, [r7, #4]
 8039ee4:	e7fe      	b.n	8039ee4 <vTaskSwitchContext+0x3c>
 8039ee6:	68fb      	ldr	r3, [r7, #12]
 8039ee8:	3b01      	subs	r3, #1
 8039eea:	60fb      	str	r3, [r7, #12]
 8039eec:	491a      	ldr	r1, [pc, #104]	; (8039f58 <vTaskSwitchContext+0xb0>)
 8039eee:	68fa      	ldr	r2, [r7, #12]
 8039ef0:	4613      	mov	r3, r2
 8039ef2:	009b      	lsls	r3, r3, #2
 8039ef4:	4413      	add	r3, r2
 8039ef6:	009b      	lsls	r3, r3, #2
 8039ef8:	440b      	add	r3, r1
 8039efa:	681b      	ldr	r3, [r3, #0]
 8039efc:	2b00      	cmp	r3, #0
 8039efe:	d0e5      	beq.n	8039ecc <vTaskSwitchContext+0x24>
 8039f00:	68fa      	ldr	r2, [r7, #12]
 8039f02:	4613      	mov	r3, r2
 8039f04:	009b      	lsls	r3, r3, #2
 8039f06:	4413      	add	r3, r2
 8039f08:	009b      	lsls	r3, r3, #2
 8039f0a:	4a13      	ldr	r2, [pc, #76]	; (8039f58 <vTaskSwitchContext+0xb0>)
 8039f0c:	4413      	add	r3, r2
 8039f0e:	60bb      	str	r3, [r7, #8]
 8039f10:	68bb      	ldr	r3, [r7, #8]
 8039f12:	685b      	ldr	r3, [r3, #4]
 8039f14:	685a      	ldr	r2, [r3, #4]
 8039f16:	68bb      	ldr	r3, [r7, #8]
 8039f18:	605a      	str	r2, [r3, #4]
 8039f1a:	68bb      	ldr	r3, [r7, #8]
 8039f1c:	685a      	ldr	r2, [r3, #4]
 8039f1e:	68bb      	ldr	r3, [r7, #8]
 8039f20:	3308      	adds	r3, #8
 8039f22:	429a      	cmp	r2, r3
 8039f24:	d104      	bne.n	8039f30 <vTaskSwitchContext+0x88>
 8039f26:	68bb      	ldr	r3, [r7, #8]
 8039f28:	685b      	ldr	r3, [r3, #4]
 8039f2a:	685a      	ldr	r2, [r3, #4]
 8039f2c:	68bb      	ldr	r3, [r7, #8]
 8039f2e:	605a      	str	r2, [r3, #4]
 8039f30:	68bb      	ldr	r3, [r7, #8]
 8039f32:	685b      	ldr	r3, [r3, #4]
 8039f34:	68db      	ldr	r3, [r3, #12]
 8039f36:	4a09      	ldr	r2, [pc, #36]	; (8039f5c <vTaskSwitchContext+0xb4>)
 8039f38:	6013      	str	r3, [r2, #0]
 8039f3a:	4a06      	ldr	r2, [pc, #24]	; (8039f54 <vTaskSwitchContext+0xac>)
 8039f3c:	68fb      	ldr	r3, [r7, #12]
 8039f3e:	6013      	str	r3, [r2, #0]
}
 8039f40:	bf00      	nop
 8039f42:	3714      	adds	r7, #20
 8039f44:	46bd      	mov	sp, r7
 8039f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8039f4a:	4770      	bx	lr
 8039f4c:	200018f4 	.word	0x200018f4
 8039f50:	200018e0 	.word	0x200018e0
 8039f54:	200018d4 	.word	0x200018d4
 8039f58:	200013fc 	.word	0x200013fc
 8039f5c:	200013f8 	.word	0x200013f8

08039f60 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8039f60:	b580      	push	{r7, lr}
 8039f62:	b084      	sub	sp, #16
 8039f64:	af00      	add	r7, sp, #0
 8039f66:	6078      	str	r0, [r7, #4]
 8039f68:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8039f6a:	687b      	ldr	r3, [r7, #4]
 8039f6c:	2b00      	cmp	r3, #0
 8039f6e:	d109      	bne.n	8039f84 <vTaskPlaceOnEventList+0x24>
 8039f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039f74:	f383 8811 	msr	BASEPRI, r3
 8039f78:	f3bf 8f6f 	isb	sy
 8039f7c:	f3bf 8f4f 	dsb	sy
 8039f80:	60fb      	str	r3, [r7, #12]
 8039f82:	e7fe      	b.n	8039f82 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8039f84:	4b07      	ldr	r3, [pc, #28]	; (8039fa4 <vTaskPlaceOnEventList+0x44>)
 8039f86:	681b      	ldr	r3, [r3, #0]
 8039f88:	3318      	adds	r3, #24
 8039f8a:	4619      	mov	r1, r3
 8039f8c:	6878      	ldr	r0, [r7, #4]
 8039f8e:	f7fe fb88 	bl	80386a2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8039f92:	2101      	movs	r1, #1
 8039f94:	6838      	ldr	r0, [r7, #0]
 8039f96:	f000 fe25 	bl	803abe4 <prvAddCurrentTaskToDelayedList>
}
 8039f9a:	bf00      	nop
 8039f9c:	3710      	adds	r7, #16
 8039f9e:	46bd      	mov	sp, r7
 8039fa0:	bd80      	pop	{r7, pc}
 8039fa2:	bf00      	nop
 8039fa4:	200013f8 	.word	0x200013f8

08039fa8 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8039fa8:	b580      	push	{r7, lr}
 8039faa:	b086      	sub	sp, #24
 8039fac:	af00      	add	r7, sp, #0
 8039fae:	60f8      	str	r0, [r7, #12]
 8039fb0:	60b9      	str	r1, [r7, #8]
 8039fb2:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8039fb4:	68fb      	ldr	r3, [r7, #12]
 8039fb6:	2b00      	cmp	r3, #0
 8039fb8:	d109      	bne.n	8039fce <vTaskPlaceOnUnorderedEventList+0x26>
 8039fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039fbe:	f383 8811 	msr	BASEPRI, r3
 8039fc2:	f3bf 8f6f 	isb	sy
 8039fc6:	f3bf 8f4f 	dsb	sy
 8039fca:	617b      	str	r3, [r7, #20]
 8039fcc:	e7fe      	b.n	8039fcc <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8039fce:	4b11      	ldr	r3, [pc, #68]	; (803a014 <vTaskPlaceOnUnorderedEventList+0x6c>)
 8039fd0:	681b      	ldr	r3, [r3, #0]
 8039fd2:	2b00      	cmp	r3, #0
 8039fd4:	d109      	bne.n	8039fea <vTaskPlaceOnUnorderedEventList+0x42>
 8039fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039fda:	f383 8811 	msr	BASEPRI, r3
 8039fde:	f3bf 8f6f 	isb	sy
 8039fe2:	f3bf 8f4f 	dsb	sy
 8039fe6:	613b      	str	r3, [r7, #16]
 8039fe8:	e7fe      	b.n	8039fe8 <vTaskPlaceOnUnorderedEventList+0x40>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8039fea:	4b0b      	ldr	r3, [pc, #44]	; (803a018 <vTaskPlaceOnUnorderedEventList+0x70>)
 8039fec:	681b      	ldr	r3, [r3, #0]
 8039fee:	68ba      	ldr	r2, [r7, #8]
 8039ff0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8039ff4:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8039ff6:	4b08      	ldr	r3, [pc, #32]	; (803a018 <vTaskPlaceOnUnorderedEventList+0x70>)
 8039ff8:	681b      	ldr	r3, [r3, #0]
 8039ffa:	3318      	adds	r3, #24
 8039ffc:	4619      	mov	r1, r3
 8039ffe:	68f8      	ldr	r0, [r7, #12]
 803a000:	f7fe fb2b 	bl	803865a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 803a004:	2101      	movs	r1, #1
 803a006:	6878      	ldr	r0, [r7, #4]
 803a008:	f000 fdec 	bl	803abe4 <prvAddCurrentTaskToDelayedList>
}
 803a00c:	bf00      	nop
 803a00e:	3718      	adds	r7, #24
 803a010:	46bd      	mov	sp, r7
 803a012:	bd80      	pop	{r7, pc}
 803a014:	200018f4 	.word	0x200018f4
 803a018:	200013f8 	.word	0x200013f8

0803a01c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 803a01c:	b580      	push	{r7, lr}
 803a01e:	b086      	sub	sp, #24
 803a020:	af00      	add	r7, sp, #0
 803a022:	60f8      	str	r0, [r7, #12]
 803a024:	60b9      	str	r1, [r7, #8]
 803a026:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 803a028:	68fb      	ldr	r3, [r7, #12]
 803a02a:	2b00      	cmp	r3, #0
 803a02c:	d109      	bne.n	803a042 <vTaskPlaceOnEventListRestricted+0x26>
 803a02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a032:	f383 8811 	msr	BASEPRI, r3
 803a036:	f3bf 8f6f 	isb	sy
 803a03a:	f3bf 8f4f 	dsb	sy
 803a03e:	617b      	str	r3, [r7, #20]
 803a040:	e7fe      	b.n	803a040 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 803a042:	4b0a      	ldr	r3, [pc, #40]	; (803a06c <vTaskPlaceOnEventListRestricted+0x50>)
 803a044:	681b      	ldr	r3, [r3, #0]
 803a046:	3318      	adds	r3, #24
 803a048:	4619      	mov	r1, r3
 803a04a:	68f8      	ldr	r0, [r7, #12]
 803a04c:	f7fe fb05 	bl	803865a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 803a050:	687b      	ldr	r3, [r7, #4]
 803a052:	2b00      	cmp	r3, #0
 803a054:	d002      	beq.n	803a05c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 803a056:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803a05a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 803a05c:	6879      	ldr	r1, [r7, #4]
 803a05e:	68b8      	ldr	r0, [r7, #8]
 803a060:	f000 fdc0 	bl	803abe4 <prvAddCurrentTaskToDelayedList>
	}
 803a064:	bf00      	nop
 803a066:	3718      	adds	r7, #24
 803a068:	46bd      	mov	sp, r7
 803a06a:	bd80      	pop	{r7, pc}
 803a06c:	200013f8 	.word	0x200013f8

0803a070 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 803a070:	b580      	push	{r7, lr}
 803a072:	b086      	sub	sp, #24
 803a074:	af00      	add	r7, sp, #0
 803a076:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803a078:	687b      	ldr	r3, [r7, #4]
 803a07a:	68db      	ldr	r3, [r3, #12]
 803a07c:	68db      	ldr	r3, [r3, #12]
 803a07e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 803a080:	693b      	ldr	r3, [r7, #16]
 803a082:	2b00      	cmp	r3, #0
 803a084:	d109      	bne.n	803a09a <xTaskRemoveFromEventList+0x2a>
 803a086:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a08a:	f383 8811 	msr	BASEPRI, r3
 803a08e:	f3bf 8f6f 	isb	sy
 803a092:	f3bf 8f4f 	dsb	sy
 803a096:	60fb      	str	r3, [r7, #12]
 803a098:	e7fe      	b.n	803a098 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 803a09a:	693b      	ldr	r3, [r7, #16]
 803a09c:	3318      	adds	r3, #24
 803a09e:	4618      	mov	r0, r3
 803a0a0:	f7fe fb38 	bl	8038714 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 803a0a4:	4b1d      	ldr	r3, [pc, #116]	; (803a11c <xTaskRemoveFromEventList+0xac>)
 803a0a6:	681b      	ldr	r3, [r3, #0]
 803a0a8:	2b00      	cmp	r3, #0
 803a0aa:	d11d      	bne.n	803a0e8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 803a0ac:	693b      	ldr	r3, [r7, #16]
 803a0ae:	3304      	adds	r3, #4
 803a0b0:	4618      	mov	r0, r3
 803a0b2:	f7fe fb2f 	bl	8038714 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 803a0b6:	693b      	ldr	r3, [r7, #16]
 803a0b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a0ba:	4b19      	ldr	r3, [pc, #100]	; (803a120 <xTaskRemoveFromEventList+0xb0>)
 803a0bc:	681b      	ldr	r3, [r3, #0]
 803a0be:	429a      	cmp	r2, r3
 803a0c0:	d903      	bls.n	803a0ca <xTaskRemoveFromEventList+0x5a>
 803a0c2:	693b      	ldr	r3, [r7, #16]
 803a0c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a0c6:	4a16      	ldr	r2, [pc, #88]	; (803a120 <xTaskRemoveFromEventList+0xb0>)
 803a0c8:	6013      	str	r3, [r2, #0]
 803a0ca:	693b      	ldr	r3, [r7, #16]
 803a0cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a0ce:	4613      	mov	r3, r2
 803a0d0:	009b      	lsls	r3, r3, #2
 803a0d2:	4413      	add	r3, r2
 803a0d4:	009b      	lsls	r3, r3, #2
 803a0d6:	4a13      	ldr	r2, [pc, #76]	; (803a124 <xTaskRemoveFromEventList+0xb4>)
 803a0d8:	441a      	add	r2, r3
 803a0da:	693b      	ldr	r3, [r7, #16]
 803a0dc:	3304      	adds	r3, #4
 803a0de:	4619      	mov	r1, r3
 803a0e0:	4610      	mov	r0, r2
 803a0e2:	f7fe faba 	bl	803865a <vListInsertEnd>
 803a0e6:	e005      	b.n	803a0f4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 803a0e8:	693b      	ldr	r3, [r7, #16]
 803a0ea:	3318      	adds	r3, #24
 803a0ec:	4619      	mov	r1, r3
 803a0ee:	480e      	ldr	r0, [pc, #56]	; (803a128 <xTaskRemoveFromEventList+0xb8>)
 803a0f0:	f7fe fab3 	bl	803865a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 803a0f4:	693b      	ldr	r3, [r7, #16]
 803a0f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a0f8:	4b0c      	ldr	r3, [pc, #48]	; (803a12c <xTaskRemoveFromEventList+0xbc>)
 803a0fa:	681b      	ldr	r3, [r3, #0]
 803a0fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a0fe:	429a      	cmp	r2, r3
 803a100:	d905      	bls.n	803a10e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 803a102:	2301      	movs	r3, #1
 803a104:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 803a106:	4b0a      	ldr	r3, [pc, #40]	; (803a130 <xTaskRemoveFromEventList+0xc0>)
 803a108:	2201      	movs	r2, #1
 803a10a:	601a      	str	r2, [r3, #0]
 803a10c:	e001      	b.n	803a112 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 803a10e:	2300      	movs	r3, #0
 803a110:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 803a112:	697b      	ldr	r3, [r7, #20]
}
 803a114:	4618      	mov	r0, r3
 803a116:	3718      	adds	r7, #24
 803a118:	46bd      	mov	sp, r7
 803a11a:	bd80      	pop	{r7, pc}
 803a11c:	200018f4 	.word	0x200018f4
 803a120:	200018d4 	.word	0x200018d4
 803a124:	200013fc 	.word	0x200013fc
 803a128:	2000188c 	.word	0x2000188c
 803a12c:	200013f8 	.word	0x200013f8
 803a130:	200018e0 	.word	0x200018e0

0803a134 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 803a134:	b580      	push	{r7, lr}
 803a136:	b086      	sub	sp, #24
 803a138:	af00      	add	r7, sp, #0
 803a13a:	6078      	str	r0, [r7, #4]
 803a13c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 803a13e:	4b28      	ldr	r3, [pc, #160]	; (803a1e0 <vTaskRemoveFromUnorderedEventList+0xac>)
 803a140:	681b      	ldr	r3, [r3, #0]
 803a142:	2b00      	cmp	r3, #0
 803a144:	d109      	bne.n	803a15a <vTaskRemoveFromUnorderedEventList+0x26>
 803a146:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a14a:	f383 8811 	msr	BASEPRI, r3
 803a14e:	f3bf 8f6f 	isb	sy
 803a152:	f3bf 8f4f 	dsb	sy
 803a156:	613b      	str	r3, [r7, #16]
 803a158:	e7fe      	b.n	803a158 <vTaskRemoveFromUnorderedEventList+0x24>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 803a15a:	683b      	ldr	r3, [r7, #0]
 803a15c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 803a160:	687b      	ldr	r3, [r7, #4]
 803a162:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803a164:	687b      	ldr	r3, [r7, #4]
 803a166:	68db      	ldr	r3, [r3, #12]
 803a168:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 803a16a:	697b      	ldr	r3, [r7, #20]
 803a16c:	2b00      	cmp	r3, #0
 803a16e:	d109      	bne.n	803a184 <vTaskRemoveFromUnorderedEventList+0x50>
 803a170:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a174:	f383 8811 	msr	BASEPRI, r3
 803a178:	f3bf 8f6f 	isb	sy
 803a17c:	f3bf 8f4f 	dsb	sy
 803a180:	60fb      	str	r3, [r7, #12]
 803a182:	e7fe      	b.n	803a182 <vTaskRemoveFromUnorderedEventList+0x4e>
	( void ) uxListRemove( pxEventListItem );
 803a184:	6878      	ldr	r0, [r7, #4]
 803a186:	f7fe fac5 	bl	8038714 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 803a18a:	697b      	ldr	r3, [r7, #20]
 803a18c:	3304      	adds	r3, #4
 803a18e:	4618      	mov	r0, r3
 803a190:	f7fe fac0 	bl	8038714 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 803a194:	697b      	ldr	r3, [r7, #20]
 803a196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a198:	4b12      	ldr	r3, [pc, #72]	; (803a1e4 <vTaskRemoveFromUnorderedEventList+0xb0>)
 803a19a:	681b      	ldr	r3, [r3, #0]
 803a19c:	429a      	cmp	r2, r3
 803a19e:	d903      	bls.n	803a1a8 <vTaskRemoveFromUnorderedEventList+0x74>
 803a1a0:	697b      	ldr	r3, [r7, #20]
 803a1a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a1a4:	4a0f      	ldr	r2, [pc, #60]	; (803a1e4 <vTaskRemoveFromUnorderedEventList+0xb0>)
 803a1a6:	6013      	str	r3, [r2, #0]
 803a1a8:	697b      	ldr	r3, [r7, #20]
 803a1aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a1ac:	4613      	mov	r3, r2
 803a1ae:	009b      	lsls	r3, r3, #2
 803a1b0:	4413      	add	r3, r2
 803a1b2:	009b      	lsls	r3, r3, #2
 803a1b4:	4a0c      	ldr	r2, [pc, #48]	; (803a1e8 <vTaskRemoveFromUnorderedEventList+0xb4>)
 803a1b6:	441a      	add	r2, r3
 803a1b8:	697b      	ldr	r3, [r7, #20]
 803a1ba:	3304      	adds	r3, #4
 803a1bc:	4619      	mov	r1, r3
 803a1be:	4610      	mov	r0, r2
 803a1c0:	f7fe fa4b 	bl	803865a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 803a1c4:	697b      	ldr	r3, [r7, #20]
 803a1c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a1c8:	4b08      	ldr	r3, [pc, #32]	; (803a1ec <vTaskRemoveFromUnorderedEventList+0xb8>)
 803a1ca:	681b      	ldr	r3, [r3, #0]
 803a1cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a1ce:	429a      	cmp	r2, r3
 803a1d0:	d902      	bls.n	803a1d8 <vTaskRemoveFromUnorderedEventList+0xa4>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 803a1d2:	4b07      	ldr	r3, [pc, #28]	; (803a1f0 <vTaskRemoveFromUnorderedEventList+0xbc>)
 803a1d4:	2201      	movs	r2, #1
 803a1d6:	601a      	str	r2, [r3, #0]
	}
}
 803a1d8:	bf00      	nop
 803a1da:	3718      	adds	r7, #24
 803a1dc:	46bd      	mov	sp, r7
 803a1de:	bd80      	pop	{r7, pc}
 803a1e0:	200018f4 	.word	0x200018f4
 803a1e4:	200018d4 	.word	0x200018d4
 803a1e8:	200013fc 	.word	0x200013fc
 803a1ec:	200013f8 	.word	0x200013f8
 803a1f0:	200018e0 	.word	0x200018e0

0803a1f4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 803a1f4:	b480      	push	{r7}
 803a1f6:	b083      	sub	sp, #12
 803a1f8:	af00      	add	r7, sp, #0
 803a1fa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 803a1fc:	4b06      	ldr	r3, [pc, #24]	; (803a218 <vTaskInternalSetTimeOutState+0x24>)
 803a1fe:	681a      	ldr	r2, [r3, #0]
 803a200:	687b      	ldr	r3, [r7, #4]
 803a202:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 803a204:	4b05      	ldr	r3, [pc, #20]	; (803a21c <vTaskInternalSetTimeOutState+0x28>)
 803a206:	681a      	ldr	r2, [r3, #0]
 803a208:	687b      	ldr	r3, [r7, #4]
 803a20a:	605a      	str	r2, [r3, #4]
}
 803a20c:	bf00      	nop
 803a20e:	370c      	adds	r7, #12
 803a210:	46bd      	mov	sp, r7
 803a212:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a216:	4770      	bx	lr
 803a218:	200018e4 	.word	0x200018e4
 803a21c:	200018d0 	.word	0x200018d0

0803a220 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 803a220:	b580      	push	{r7, lr}
 803a222:	b088      	sub	sp, #32
 803a224:	af00      	add	r7, sp, #0
 803a226:	6078      	str	r0, [r7, #4]
 803a228:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 803a22a:	687b      	ldr	r3, [r7, #4]
 803a22c:	2b00      	cmp	r3, #0
 803a22e:	d109      	bne.n	803a244 <xTaskCheckForTimeOut+0x24>
 803a230:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a234:	f383 8811 	msr	BASEPRI, r3
 803a238:	f3bf 8f6f 	isb	sy
 803a23c:	f3bf 8f4f 	dsb	sy
 803a240:	613b      	str	r3, [r7, #16]
 803a242:	e7fe      	b.n	803a242 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 803a244:	683b      	ldr	r3, [r7, #0]
 803a246:	2b00      	cmp	r3, #0
 803a248:	d109      	bne.n	803a25e <xTaskCheckForTimeOut+0x3e>
 803a24a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a24e:	f383 8811 	msr	BASEPRI, r3
 803a252:	f3bf 8f6f 	isb	sy
 803a256:	f3bf 8f4f 	dsb	sy
 803a25a:	60fb      	str	r3, [r7, #12]
 803a25c:	e7fe      	b.n	803a25c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 803a25e:	f001 f9a5 	bl	803b5ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 803a262:	4b24      	ldr	r3, [pc, #144]	; (803a2f4 <xTaskCheckForTimeOut+0xd4>)
 803a264:	681b      	ldr	r3, [r3, #0]
 803a266:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 803a268:	687b      	ldr	r3, [r7, #4]
 803a26a:	685b      	ldr	r3, [r3, #4]
 803a26c:	69ba      	ldr	r2, [r7, #24]
 803a26e:	1ad3      	subs	r3, r2, r3
 803a270:	617b      	str	r3, [r7, #20]

		#if( INCLUDE_xTaskAbortDelay == 1 )
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 803a272:	4b21      	ldr	r3, [pc, #132]	; (803a2f8 <xTaskCheckForTimeOut+0xd8>)
 803a274:	681b      	ldr	r3, [r3, #0]
 803a276:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 803a27a:	2b00      	cmp	r3, #0
 803a27c:	d007      	beq.n	803a28e <xTaskCheckForTimeOut+0x6e>
			{
				/* The delay was aborted, which is not the same as a time out,
				but has the same result. */
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 803a27e:	4b1e      	ldr	r3, [pc, #120]	; (803a2f8 <xTaskCheckForTimeOut+0xd8>)
 803a280:	681b      	ldr	r3, [r3, #0]
 803a282:	2200      	movs	r2, #0
 803a284:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
				xReturn = pdTRUE;
 803a288:	2301      	movs	r3, #1
 803a28a:	61fb      	str	r3, [r7, #28]
 803a28c:	e02b      	b.n	803a2e6 <xTaskCheckForTimeOut+0xc6>
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 803a28e:	683b      	ldr	r3, [r7, #0]
 803a290:	681b      	ldr	r3, [r3, #0]
 803a292:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803a296:	d102      	bne.n	803a29e <xTaskCheckForTimeOut+0x7e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 803a298:	2300      	movs	r3, #0
 803a29a:	61fb      	str	r3, [r7, #28]
 803a29c:	e023      	b.n	803a2e6 <xTaskCheckForTimeOut+0xc6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 803a29e:	687b      	ldr	r3, [r7, #4]
 803a2a0:	681a      	ldr	r2, [r3, #0]
 803a2a2:	4b16      	ldr	r3, [pc, #88]	; (803a2fc <xTaskCheckForTimeOut+0xdc>)
 803a2a4:	681b      	ldr	r3, [r3, #0]
 803a2a6:	429a      	cmp	r2, r3
 803a2a8:	d007      	beq.n	803a2ba <xTaskCheckForTimeOut+0x9a>
 803a2aa:	687b      	ldr	r3, [r7, #4]
 803a2ac:	685b      	ldr	r3, [r3, #4]
 803a2ae:	69ba      	ldr	r2, [r7, #24]
 803a2b0:	429a      	cmp	r2, r3
 803a2b2:	d302      	bcc.n	803a2ba <xTaskCheckForTimeOut+0x9a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 803a2b4:	2301      	movs	r3, #1
 803a2b6:	61fb      	str	r3, [r7, #28]
 803a2b8:	e015      	b.n	803a2e6 <xTaskCheckForTimeOut+0xc6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 803a2ba:	683b      	ldr	r3, [r7, #0]
 803a2bc:	681b      	ldr	r3, [r3, #0]
 803a2be:	697a      	ldr	r2, [r7, #20]
 803a2c0:	429a      	cmp	r2, r3
 803a2c2:	d20b      	bcs.n	803a2dc <xTaskCheckForTimeOut+0xbc>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 803a2c4:	683b      	ldr	r3, [r7, #0]
 803a2c6:	681a      	ldr	r2, [r3, #0]
 803a2c8:	697b      	ldr	r3, [r7, #20]
 803a2ca:	1ad2      	subs	r2, r2, r3
 803a2cc:	683b      	ldr	r3, [r7, #0]
 803a2ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 803a2d0:	6878      	ldr	r0, [r7, #4]
 803a2d2:	f7ff ff8f 	bl	803a1f4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 803a2d6:	2300      	movs	r3, #0
 803a2d8:	61fb      	str	r3, [r7, #28]
 803a2da:	e004      	b.n	803a2e6 <xTaskCheckForTimeOut+0xc6>
		}
		else
		{
			*pxTicksToWait = 0;
 803a2dc:	683b      	ldr	r3, [r7, #0]
 803a2de:	2200      	movs	r2, #0
 803a2e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 803a2e2:	2301      	movs	r3, #1
 803a2e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 803a2e6:	f001 f98f 	bl	803b608 <vPortExitCritical>

	return xReturn;
 803a2ea:	69fb      	ldr	r3, [r7, #28]
}
 803a2ec:	4618      	mov	r0, r3
 803a2ee:	3720      	adds	r7, #32
 803a2f0:	46bd      	mov	sp, r7
 803a2f2:	bd80      	pop	{r7, pc}
 803a2f4:	200018d0 	.word	0x200018d0
 803a2f8:	200013f8 	.word	0x200013f8
 803a2fc:	200018e4 	.word	0x200018e4

0803a300 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 803a300:	b480      	push	{r7}
 803a302:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 803a304:	4b03      	ldr	r3, [pc, #12]	; (803a314 <vTaskMissedYield+0x14>)
 803a306:	2201      	movs	r2, #1
 803a308:	601a      	str	r2, [r3, #0]
}
 803a30a:	bf00      	nop
 803a30c:	46bd      	mov	sp, r7
 803a30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a312:	4770      	bx	lr
 803a314:	200018e0 	.word	0x200018e0

0803a318 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 803a318:	b580      	push	{r7, lr}
 803a31a:	b082      	sub	sp, #8
 803a31c:	af00      	add	r7, sp, #0
 803a31e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 803a320:	f000 f852 	bl	803a3c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 803a324:	4b06      	ldr	r3, [pc, #24]	; (803a340 <prvIdleTask+0x28>)
 803a326:	681b      	ldr	r3, [r3, #0]
 803a328:	2b01      	cmp	r3, #1
 803a32a:	d9f9      	bls.n	803a320 <prvIdleTask+0x8>
			{
				taskYIELD();
 803a32c:	4b05      	ldr	r3, [pc, #20]	; (803a344 <prvIdleTask+0x2c>)
 803a32e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803a332:	601a      	str	r2, [r3, #0]
 803a334:	f3bf 8f4f 	dsb	sy
 803a338:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 803a33c:	e7f0      	b.n	803a320 <prvIdleTask+0x8>
 803a33e:	bf00      	nop
 803a340:	200013fc 	.word	0x200013fc
 803a344:	e000ed04 	.word	0xe000ed04

0803a348 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 803a348:	b580      	push	{r7, lr}
 803a34a:	b082      	sub	sp, #8
 803a34c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 803a34e:	2300      	movs	r3, #0
 803a350:	607b      	str	r3, [r7, #4]
 803a352:	e00c      	b.n	803a36e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 803a354:	687a      	ldr	r2, [r7, #4]
 803a356:	4613      	mov	r3, r2
 803a358:	009b      	lsls	r3, r3, #2
 803a35a:	4413      	add	r3, r2
 803a35c:	009b      	lsls	r3, r3, #2
 803a35e:	4a12      	ldr	r2, [pc, #72]	; (803a3a8 <prvInitialiseTaskLists+0x60>)
 803a360:	4413      	add	r3, r2
 803a362:	4618      	mov	r0, r3
 803a364:	f7fe f94c 	bl	8038600 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 803a368:	687b      	ldr	r3, [r7, #4]
 803a36a:	3301      	adds	r3, #1
 803a36c:	607b      	str	r3, [r7, #4]
 803a36e:	687b      	ldr	r3, [r7, #4]
 803a370:	2b37      	cmp	r3, #55	; 0x37
 803a372:	d9ef      	bls.n	803a354 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 803a374:	480d      	ldr	r0, [pc, #52]	; (803a3ac <prvInitialiseTaskLists+0x64>)
 803a376:	f7fe f943 	bl	8038600 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 803a37a:	480d      	ldr	r0, [pc, #52]	; (803a3b0 <prvInitialiseTaskLists+0x68>)
 803a37c:	f7fe f940 	bl	8038600 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 803a380:	480c      	ldr	r0, [pc, #48]	; (803a3b4 <prvInitialiseTaskLists+0x6c>)
 803a382:	f7fe f93d 	bl	8038600 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 803a386:	480c      	ldr	r0, [pc, #48]	; (803a3b8 <prvInitialiseTaskLists+0x70>)
 803a388:	f7fe f93a 	bl	8038600 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 803a38c:	480b      	ldr	r0, [pc, #44]	; (803a3bc <prvInitialiseTaskLists+0x74>)
 803a38e:	f7fe f937 	bl	8038600 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 803a392:	4b0b      	ldr	r3, [pc, #44]	; (803a3c0 <prvInitialiseTaskLists+0x78>)
 803a394:	4a05      	ldr	r2, [pc, #20]	; (803a3ac <prvInitialiseTaskLists+0x64>)
 803a396:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 803a398:	4b0a      	ldr	r3, [pc, #40]	; (803a3c4 <prvInitialiseTaskLists+0x7c>)
 803a39a:	4a05      	ldr	r2, [pc, #20]	; (803a3b0 <prvInitialiseTaskLists+0x68>)
 803a39c:	601a      	str	r2, [r3, #0]
}
 803a39e:	bf00      	nop
 803a3a0:	3708      	adds	r7, #8
 803a3a2:	46bd      	mov	sp, r7
 803a3a4:	bd80      	pop	{r7, pc}
 803a3a6:	bf00      	nop
 803a3a8:	200013fc 	.word	0x200013fc
 803a3ac:	2000185c 	.word	0x2000185c
 803a3b0:	20001870 	.word	0x20001870
 803a3b4:	2000188c 	.word	0x2000188c
 803a3b8:	200018a0 	.word	0x200018a0
 803a3bc:	200018b8 	.word	0x200018b8
 803a3c0:	20001884 	.word	0x20001884
 803a3c4:	20001888 	.word	0x20001888

0803a3c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 803a3c8:	b580      	push	{r7, lr}
 803a3ca:	b082      	sub	sp, #8
 803a3cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 803a3ce:	e019      	b.n	803a404 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 803a3d0:	f001 f8ec 	bl	803b5ac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803a3d4:	4b0f      	ldr	r3, [pc, #60]	; (803a414 <prvCheckTasksWaitingTermination+0x4c>)
 803a3d6:	68db      	ldr	r3, [r3, #12]
 803a3d8:	68db      	ldr	r3, [r3, #12]
 803a3da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 803a3dc:	687b      	ldr	r3, [r7, #4]
 803a3de:	3304      	adds	r3, #4
 803a3e0:	4618      	mov	r0, r3
 803a3e2:	f7fe f997 	bl	8038714 <uxListRemove>
				--uxCurrentNumberOfTasks;
 803a3e6:	4b0c      	ldr	r3, [pc, #48]	; (803a418 <prvCheckTasksWaitingTermination+0x50>)
 803a3e8:	681b      	ldr	r3, [r3, #0]
 803a3ea:	3b01      	subs	r3, #1
 803a3ec:	4a0a      	ldr	r2, [pc, #40]	; (803a418 <prvCheckTasksWaitingTermination+0x50>)
 803a3ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 803a3f0:	4b0a      	ldr	r3, [pc, #40]	; (803a41c <prvCheckTasksWaitingTermination+0x54>)
 803a3f2:	681b      	ldr	r3, [r3, #0]
 803a3f4:	3b01      	subs	r3, #1
 803a3f6:	4a09      	ldr	r2, [pc, #36]	; (803a41c <prvCheckTasksWaitingTermination+0x54>)
 803a3f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 803a3fa:	f001 f905 	bl	803b608 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 803a3fe:	6878      	ldr	r0, [r7, #4]
 803a400:	f000 f80e 	bl	803a420 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 803a404:	4b05      	ldr	r3, [pc, #20]	; (803a41c <prvCheckTasksWaitingTermination+0x54>)
 803a406:	681b      	ldr	r3, [r3, #0]
 803a408:	2b00      	cmp	r3, #0
 803a40a:	d1e1      	bne.n	803a3d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 803a40c:	bf00      	nop
 803a40e:	3708      	adds	r7, #8
 803a410:	46bd      	mov	sp, r7
 803a412:	bd80      	pop	{r7, pc}
 803a414:	200018a0 	.word	0x200018a0
 803a418:	200018cc 	.word	0x200018cc
 803a41c:	200018b4 	.word	0x200018b4

0803a420 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 803a420:	b580      	push	{r7, lr}
 803a422:	b084      	sub	sp, #16
 803a424:	af00      	add	r7, sp, #0
 803a426:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 803a428:	687b      	ldr	r3, [r7, #4]
 803a42a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 803a42e:	2b00      	cmp	r3, #0
 803a430:	d108      	bne.n	803a444 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 803a432:	687b      	ldr	r3, [r7, #4]
 803a434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803a436:	4618      	mov	r0, r3
 803a438:	f001 fa94 	bl	803b964 <vPortFree>
				vPortFree( pxTCB );
 803a43c:	6878      	ldr	r0, [r7, #4]
 803a43e:	f001 fa91 	bl	803b964 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 803a442:	e017      	b.n	803a474 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 803a444:	687b      	ldr	r3, [r7, #4]
 803a446:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 803a44a:	2b01      	cmp	r3, #1
 803a44c:	d103      	bne.n	803a456 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 803a44e:	6878      	ldr	r0, [r7, #4]
 803a450:	f001 fa88 	bl	803b964 <vPortFree>
	}
 803a454:	e00e      	b.n	803a474 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 803a456:	687b      	ldr	r3, [r7, #4]
 803a458:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 803a45c:	2b02      	cmp	r3, #2
 803a45e:	d009      	beq.n	803a474 <prvDeleteTCB+0x54>
 803a460:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a464:	f383 8811 	msr	BASEPRI, r3
 803a468:	f3bf 8f6f 	isb	sy
 803a46c:	f3bf 8f4f 	dsb	sy
 803a470:	60fb      	str	r3, [r7, #12]
 803a472:	e7fe      	b.n	803a472 <prvDeleteTCB+0x52>
	}
 803a474:	bf00      	nop
 803a476:	3710      	adds	r7, #16
 803a478:	46bd      	mov	sp, r7
 803a47a:	bd80      	pop	{r7, pc}

0803a47c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 803a47c:	b480      	push	{r7}
 803a47e:	b083      	sub	sp, #12
 803a480:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 803a482:	4b0c      	ldr	r3, [pc, #48]	; (803a4b4 <prvResetNextTaskUnblockTime+0x38>)
 803a484:	681b      	ldr	r3, [r3, #0]
 803a486:	681b      	ldr	r3, [r3, #0]
 803a488:	2b00      	cmp	r3, #0
 803a48a:	d104      	bne.n	803a496 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 803a48c:	4b0a      	ldr	r3, [pc, #40]	; (803a4b8 <prvResetNextTaskUnblockTime+0x3c>)
 803a48e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 803a492:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 803a494:	e008      	b.n	803a4a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803a496:	4b07      	ldr	r3, [pc, #28]	; (803a4b4 <prvResetNextTaskUnblockTime+0x38>)
 803a498:	681b      	ldr	r3, [r3, #0]
 803a49a:	68db      	ldr	r3, [r3, #12]
 803a49c:	68db      	ldr	r3, [r3, #12]
 803a49e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 803a4a0:	687b      	ldr	r3, [r7, #4]
 803a4a2:	685b      	ldr	r3, [r3, #4]
 803a4a4:	4a04      	ldr	r2, [pc, #16]	; (803a4b8 <prvResetNextTaskUnblockTime+0x3c>)
 803a4a6:	6013      	str	r3, [r2, #0]
}
 803a4a8:	bf00      	nop
 803a4aa:	370c      	adds	r7, #12
 803a4ac:	46bd      	mov	sp, r7
 803a4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a4b2:	4770      	bx	lr
 803a4b4:	20001884 	.word	0x20001884
 803a4b8:	200018ec 	.word	0x200018ec

0803a4bc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 803a4bc:	b480      	push	{r7}
 803a4be:	b083      	sub	sp, #12
 803a4c0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 803a4c2:	4b05      	ldr	r3, [pc, #20]	; (803a4d8 <xTaskGetCurrentTaskHandle+0x1c>)
 803a4c4:	681b      	ldr	r3, [r3, #0]
 803a4c6:	607b      	str	r3, [r7, #4]

		return xReturn;
 803a4c8:	687b      	ldr	r3, [r7, #4]
	}
 803a4ca:	4618      	mov	r0, r3
 803a4cc:	370c      	adds	r7, #12
 803a4ce:	46bd      	mov	sp, r7
 803a4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a4d4:	4770      	bx	lr
 803a4d6:	bf00      	nop
 803a4d8:	200013f8 	.word	0x200013f8

0803a4dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 803a4dc:	b480      	push	{r7}
 803a4de:	b083      	sub	sp, #12
 803a4e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 803a4e2:	4b0b      	ldr	r3, [pc, #44]	; (803a510 <xTaskGetSchedulerState+0x34>)
 803a4e4:	681b      	ldr	r3, [r3, #0]
 803a4e6:	2b00      	cmp	r3, #0
 803a4e8:	d102      	bne.n	803a4f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 803a4ea:	2301      	movs	r3, #1
 803a4ec:	607b      	str	r3, [r7, #4]
 803a4ee:	e008      	b.n	803a502 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 803a4f0:	4b08      	ldr	r3, [pc, #32]	; (803a514 <xTaskGetSchedulerState+0x38>)
 803a4f2:	681b      	ldr	r3, [r3, #0]
 803a4f4:	2b00      	cmp	r3, #0
 803a4f6:	d102      	bne.n	803a4fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 803a4f8:	2302      	movs	r3, #2
 803a4fa:	607b      	str	r3, [r7, #4]
 803a4fc:	e001      	b.n	803a502 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 803a4fe:	2300      	movs	r3, #0
 803a500:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 803a502:	687b      	ldr	r3, [r7, #4]
	}
 803a504:	4618      	mov	r0, r3
 803a506:	370c      	adds	r7, #12
 803a508:	46bd      	mov	sp, r7
 803a50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a50e:	4770      	bx	lr
 803a510:	200018d8 	.word	0x200018d8
 803a514:	200018f4 	.word	0x200018f4

0803a518 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 803a518:	b580      	push	{r7, lr}
 803a51a:	b084      	sub	sp, #16
 803a51c:	af00      	add	r7, sp, #0
 803a51e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 803a520:	687b      	ldr	r3, [r7, #4]
 803a522:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 803a524:	2300      	movs	r3, #0
 803a526:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 803a528:	687b      	ldr	r3, [r7, #4]
 803a52a:	2b00      	cmp	r3, #0
 803a52c:	d051      	beq.n	803a5d2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 803a52e:	68bb      	ldr	r3, [r7, #8]
 803a530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a532:	4b2a      	ldr	r3, [pc, #168]	; (803a5dc <xTaskPriorityInherit+0xc4>)
 803a534:	681b      	ldr	r3, [r3, #0]
 803a536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a538:	429a      	cmp	r2, r3
 803a53a:	d241      	bcs.n	803a5c0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 803a53c:	68bb      	ldr	r3, [r7, #8]
 803a53e:	699b      	ldr	r3, [r3, #24]
 803a540:	2b00      	cmp	r3, #0
 803a542:	db06      	blt.n	803a552 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803a544:	4b25      	ldr	r3, [pc, #148]	; (803a5dc <xTaskPriorityInherit+0xc4>)
 803a546:	681b      	ldr	r3, [r3, #0]
 803a548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a54a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 803a54e:	68bb      	ldr	r3, [r7, #8]
 803a550:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 803a552:	68bb      	ldr	r3, [r7, #8]
 803a554:	6959      	ldr	r1, [r3, #20]
 803a556:	68bb      	ldr	r3, [r7, #8]
 803a558:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a55a:	4613      	mov	r3, r2
 803a55c:	009b      	lsls	r3, r3, #2
 803a55e:	4413      	add	r3, r2
 803a560:	009b      	lsls	r3, r3, #2
 803a562:	4a1f      	ldr	r2, [pc, #124]	; (803a5e0 <xTaskPriorityInherit+0xc8>)
 803a564:	4413      	add	r3, r2
 803a566:	4299      	cmp	r1, r3
 803a568:	d122      	bne.n	803a5b0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 803a56a:	68bb      	ldr	r3, [r7, #8]
 803a56c:	3304      	adds	r3, #4
 803a56e:	4618      	mov	r0, r3
 803a570:	f7fe f8d0 	bl	8038714 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 803a574:	4b19      	ldr	r3, [pc, #100]	; (803a5dc <xTaskPriorityInherit+0xc4>)
 803a576:	681b      	ldr	r3, [r3, #0]
 803a578:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a57a:	68bb      	ldr	r3, [r7, #8]
 803a57c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 803a57e:	68bb      	ldr	r3, [r7, #8]
 803a580:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a582:	4b18      	ldr	r3, [pc, #96]	; (803a5e4 <xTaskPriorityInherit+0xcc>)
 803a584:	681b      	ldr	r3, [r3, #0]
 803a586:	429a      	cmp	r2, r3
 803a588:	d903      	bls.n	803a592 <xTaskPriorityInherit+0x7a>
 803a58a:	68bb      	ldr	r3, [r7, #8]
 803a58c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a58e:	4a15      	ldr	r2, [pc, #84]	; (803a5e4 <xTaskPriorityInherit+0xcc>)
 803a590:	6013      	str	r3, [r2, #0]
 803a592:	68bb      	ldr	r3, [r7, #8]
 803a594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a596:	4613      	mov	r3, r2
 803a598:	009b      	lsls	r3, r3, #2
 803a59a:	4413      	add	r3, r2
 803a59c:	009b      	lsls	r3, r3, #2
 803a59e:	4a10      	ldr	r2, [pc, #64]	; (803a5e0 <xTaskPriorityInherit+0xc8>)
 803a5a0:	441a      	add	r2, r3
 803a5a2:	68bb      	ldr	r3, [r7, #8]
 803a5a4:	3304      	adds	r3, #4
 803a5a6:	4619      	mov	r1, r3
 803a5a8:	4610      	mov	r0, r2
 803a5aa:	f7fe f856 	bl	803865a <vListInsertEnd>
 803a5ae:	e004      	b.n	803a5ba <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 803a5b0:	4b0a      	ldr	r3, [pc, #40]	; (803a5dc <xTaskPriorityInherit+0xc4>)
 803a5b2:	681b      	ldr	r3, [r3, #0]
 803a5b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a5b6:	68bb      	ldr	r3, [r7, #8]
 803a5b8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 803a5ba:	2301      	movs	r3, #1
 803a5bc:	60fb      	str	r3, [r7, #12]
 803a5be:	e008      	b.n	803a5d2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 803a5c0:	68bb      	ldr	r3, [r7, #8]
 803a5c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 803a5c4:	4b05      	ldr	r3, [pc, #20]	; (803a5dc <xTaskPriorityInherit+0xc4>)
 803a5c6:	681b      	ldr	r3, [r3, #0]
 803a5c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a5ca:	429a      	cmp	r2, r3
 803a5cc:	d201      	bcs.n	803a5d2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 803a5ce:	2301      	movs	r3, #1
 803a5d0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 803a5d2:	68fb      	ldr	r3, [r7, #12]
	}
 803a5d4:	4618      	mov	r0, r3
 803a5d6:	3710      	adds	r7, #16
 803a5d8:	46bd      	mov	sp, r7
 803a5da:	bd80      	pop	{r7, pc}
 803a5dc:	200013f8 	.word	0x200013f8
 803a5e0:	200013fc 	.word	0x200013fc
 803a5e4:	200018d4 	.word	0x200018d4

0803a5e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 803a5e8:	b580      	push	{r7, lr}
 803a5ea:	b086      	sub	sp, #24
 803a5ec:	af00      	add	r7, sp, #0
 803a5ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 803a5f0:	687b      	ldr	r3, [r7, #4]
 803a5f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 803a5f4:	2300      	movs	r3, #0
 803a5f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 803a5f8:	687b      	ldr	r3, [r7, #4]
 803a5fa:	2b00      	cmp	r3, #0
 803a5fc:	d054      	beq.n	803a6a8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 803a5fe:	4b2d      	ldr	r3, [pc, #180]	; (803a6b4 <xTaskPriorityDisinherit+0xcc>)
 803a600:	681b      	ldr	r3, [r3, #0]
 803a602:	693a      	ldr	r2, [r7, #16]
 803a604:	429a      	cmp	r2, r3
 803a606:	d009      	beq.n	803a61c <xTaskPriorityDisinherit+0x34>
 803a608:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a60c:	f383 8811 	msr	BASEPRI, r3
 803a610:	f3bf 8f6f 	isb	sy
 803a614:	f3bf 8f4f 	dsb	sy
 803a618:	60fb      	str	r3, [r7, #12]
 803a61a:	e7fe      	b.n	803a61a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 803a61c:	693b      	ldr	r3, [r7, #16]
 803a61e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a620:	2b00      	cmp	r3, #0
 803a622:	d109      	bne.n	803a638 <xTaskPriorityDisinherit+0x50>
 803a624:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a628:	f383 8811 	msr	BASEPRI, r3
 803a62c:	f3bf 8f6f 	isb	sy
 803a630:	f3bf 8f4f 	dsb	sy
 803a634:	60bb      	str	r3, [r7, #8]
 803a636:	e7fe      	b.n	803a636 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 803a638:	693b      	ldr	r3, [r7, #16]
 803a63a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a63c:	1e5a      	subs	r2, r3, #1
 803a63e:	693b      	ldr	r3, [r7, #16]
 803a640:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 803a642:	693b      	ldr	r3, [r7, #16]
 803a644:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a646:	693b      	ldr	r3, [r7, #16]
 803a648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803a64a:	429a      	cmp	r2, r3
 803a64c:	d02c      	beq.n	803a6a8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 803a64e:	693b      	ldr	r3, [r7, #16]
 803a650:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a652:	2b00      	cmp	r3, #0
 803a654:	d128      	bne.n	803a6a8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 803a656:	693b      	ldr	r3, [r7, #16]
 803a658:	3304      	adds	r3, #4
 803a65a:	4618      	mov	r0, r3
 803a65c:	f7fe f85a 	bl	8038714 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 803a660:	693b      	ldr	r3, [r7, #16]
 803a662:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 803a664:	693b      	ldr	r3, [r7, #16]
 803a666:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803a668:	693b      	ldr	r3, [r7, #16]
 803a66a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a66c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 803a670:	693b      	ldr	r3, [r7, #16]
 803a672:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 803a674:	693b      	ldr	r3, [r7, #16]
 803a676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a678:	4b0f      	ldr	r3, [pc, #60]	; (803a6b8 <xTaskPriorityDisinherit+0xd0>)
 803a67a:	681b      	ldr	r3, [r3, #0]
 803a67c:	429a      	cmp	r2, r3
 803a67e:	d903      	bls.n	803a688 <xTaskPriorityDisinherit+0xa0>
 803a680:	693b      	ldr	r3, [r7, #16]
 803a682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a684:	4a0c      	ldr	r2, [pc, #48]	; (803a6b8 <xTaskPriorityDisinherit+0xd0>)
 803a686:	6013      	str	r3, [r2, #0]
 803a688:	693b      	ldr	r3, [r7, #16]
 803a68a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a68c:	4613      	mov	r3, r2
 803a68e:	009b      	lsls	r3, r3, #2
 803a690:	4413      	add	r3, r2
 803a692:	009b      	lsls	r3, r3, #2
 803a694:	4a09      	ldr	r2, [pc, #36]	; (803a6bc <xTaskPriorityDisinherit+0xd4>)
 803a696:	441a      	add	r2, r3
 803a698:	693b      	ldr	r3, [r7, #16]
 803a69a:	3304      	adds	r3, #4
 803a69c:	4619      	mov	r1, r3
 803a69e:	4610      	mov	r0, r2
 803a6a0:	f7fd ffdb 	bl	803865a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 803a6a4:	2301      	movs	r3, #1
 803a6a6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 803a6a8:	697b      	ldr	r3, [r7, #20]
	}
 803a6aa:	4618      	mov	r0, r3
 803a6ac:	3718      	adds	r7, #24
 803a6ae:	46bd      	mov	sp, r7
 803a6b0:	bd80      	pop	{r7, pc}
 803a6b2:	bf00      	nop
 803a6b4:	200013f8 	.word	0x200013f8
 803a6b8:	200018d4 	.word	0x200018d4
 803a6bc:	200013fc 	.word	0x200013fc

0803a6c0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 803a6c0:	b580      	push	{r7, lr}
 803a6c2:	b088      	sub	sp, #32
 803a6c4:	af00      	add	r7, sp, #0
 803a6c6:	6078      	str	r0, [r7, #4]
 803a6c8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 803a6ca:	687b      	ldr	r3, [r7, #4]
 803a6cc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 803a6ce:	2301      	movs	r3, #1
 803a6d0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 803a6d2:	687b      	ldr	r3, [r7, #4]
 803a6d4:	2b00      	cmp	r3, #0
 803a6d6:	d068      	beq.n	803a7aa <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 803a6d8:	69bb      	ldr	r3, [r7, #24]
 803a6da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a6dc:	2b00      	cmp	r3, #0
 803a6de:	d109      	bne.n	803a6f4 <vTaskPriorityDisinheritAfterTimeout+0x34>
 803a6e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a6e4:	f383 8811 	msr	BASEPRI, r3
 803a6e8:	f3bf 8f6f 	isb	sy
 803a6ec:	f3bf 8f4f 	dsb	sy
 803a6f0:	60fb      	str	r3, [r7, #12]
 803a6f2:	e7fe      	b.n	803a6f2 <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 803a6f4:	69bb      	ldr	r3, [r7, #24]
 803a6f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803a6f8:	683a      	ldr	r2, [r7, #0]
 803a6fa:	429a      	cmp	r2, r3
 803a6fc:	d902      	bls.n	803a704 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 803a6fe:	683b      	ldr	r3, [r7, #0]
 803a700:	61fb      	str	r3, [r7, #28]
 803a702:	e002      	b.n	803a70a <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 803a704:	69bb      	ldr	r3, [r7, #24]
 803a706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803a708:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 803a70a:	69bb      	ldr	r3, [r7, #24]
 803a70c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a70e:	69fa      	ldr	r2, [r7, #28]
 803a710:	429a      	cmp	r2, r3
 803a712:	d04a      	beq.n	803a7aa <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 803a714:	69bb      	ldr	r3, [r7, #24]
 803a716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a718:	697a      	ldr	r2, [r7, #20]
 803a71a:	429a      	cmp	r2, r3
 803a71c:	d145      	bne.n	803a7aa <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 803a71e:	4b25      	ldr	r3, [pc, #148]	; (803a7b4 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 803a720:	681b      	ldr	r3, [r3, #0]
 803a722:	69ba      	ldr	r2, [r7, #24]
 803a724:	429a      	cmp	r2, r3
 803a726:	d109      	bne.n	803a73c <vTaskPriorityDisinheritAfterTimeout+0x7c>
 803a728:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a72c:	f383 8811 	msr	BASEPRI, r3
 803a730:	f3bf 8f6f 	isb	sy
 803a734:	f3bf 8f4f 	dsb	sy
 803a738:	60bb      	str	r3, [r7, #8]
 803a73a:	e7fe      	b.n	803a73a <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 803a73c:	69bb      	ldr	r3, [r7, #24]
 803a73e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a740:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 803a742:	69bb      	ldr	r3, [r7, #24]
 803a744:	69fa      	ldr	r2, [r7, #28]
 803a746:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 803a748:	69bb      	ldr	r3, [r7, #24]
 803a74a:	699b      	ldr	r3, [r3, #24]
 803a74c:	2b00      	cmp	r3, #0
 803a74e:	db04      	blt.n	803a75a <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803a750:	69fb      	ldr	r3, [r7, #28]
 803a752:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 803a756:	69bb      	ldr	r3, [r7, #24]
 803a758:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 803a75a:	69bb      	ldr	r3, [r7, #24]
 803a75c:	6959      	ldr	r1, [r3, #20]
 803a75e:	693a      	ldr	r2, [r7, #16]
 803a760:	4613      	mov	r3, r2
 803a762:	009b      	lsls	r3, r3, #2
 803a764:	4413      	add	r3, r2
 803a766:	009b      	lsls	r3, r3, #2
 803a768:	4a13      	ldr	r2, [pc, #76]	; (803a7b8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 803a76a:	4413      	add	r3, r2
 803a76c:	4299      	cmp	r1, r3
 803a76e:	d11c      	bne.n	803a7aa <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 803a770:	69bb      	ldr	r3, [r7, #24]
 803a772:	3304      	adds	r3, #4
 803a774:	4618      	mov	r0, r3
 803a776:	f7fd ffcd 	bl	8038714 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 803a77a:	69bb      	ldr	r3, [r7, #24]
 803a77c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a77e:	4b0f      	ldr	r3, [pc, #60]	; (803a7bc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 803a780:	681b      	ldr	r3, [r3, #0]
 803a782:	429a      	cmp	r2, r3
 803a784:	d903      	bls.n	803a78e <vTaskPriorityDisinheritAfterTimeout+0xce>
 803a786:	69bb      	ldr	r3, [r7, #24]
 803a788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a78a:	4a0c      	ldr	r2, [pc, #48]	; (803a7bc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 803a78c:	6013      	str	r3, [r2, #0]
 803a78e:	69bb      	ldr	r3, [r7, #24]
 803a790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a792:	4613      	mov	r3, r2
 803a794:	009b      	lsls	r3, r3, #2
 803a796:	4413      	add	r3, r2
 803a798:	009b      	lsls	r3, r3, #2
 803a79a:	4a07      	ldr	r2, [pc, #28]	; (803a7b8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 803a79c:	441a      	add	r2, r3
 803a79e:	69bb      	ldr	r3, [r7, #24]
 803a7a0:	3304      	adds	r3, #4
 803a7a2:	4619      	mov	r1, r3
 803a7a4:	4610      	mov	r0, r2
 803a7a6:	f7fd ff58 	bl	803865a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 803a7aa:	bf00      	nop
 803a7ac:	3720      	adds	r7, #32
 803a7ae:	46bd      	mov	sp, r7
 803a7b0:	bd80      	pop	{r7, pc}
 803a7b2:	bf00      	nop
 803a7b4:	200013f8 	.word	0x200013f8
 803a7b8:	200013fc 	.word	0x200013fc
 803a7bc:	200018d4 	.word	0x200018d4

0803a7c0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 803a7c0:	b480      	push	{r7}
 803a7c2:	b083      	sub	sp, #12
 803a7c4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 803a7c6:	4b09      	ldr	r3, [pc, #36]	; (803a7ec <uxTaskResetEventItemValue+0x2c>)
 803a7c8:	681b      	ldr	r3, [r3, #0]
 803a7ca:	699b      	ldr	r3, [r3, #24]
 803a7cc:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803a7ce:	4b07      	ldr	r3, [pc, #28]	; (803a7ec <uxTaskResetEventItemValue+0x2c>)
 803a7d0:	681b      	ldr	r3, [r3, #0]
 803a7d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a7d4:	4b05      	ldr	r3, [pc, #20]	; (803a7ec <uxTaskResetEventItemValue+0x2c>)
 803a7d6:	681b      	ldr	r3, [r3, #0]
 803a7d8:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 803a7dc:	619a      	str	r2, [r3, #24]

	return uxReturn;
 803a7de:	687b      	ldr	r3, [r7, #4]
}
 803a7e0:	4618      	mov	r0, r3
 803a7e2:	370c      	adds	r7, #12
 803a7e4:	46bd      	mov	sp, r7
 803a7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a7ea:	4770      	bx	lr
 803a7ec:	200013f8 	.word	0x200013f8

0803a7f0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 803a7f0:	b480      	push	{r7}
 803a7f2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 803a7f4:	4b07      	ldr	r3, [pc, #28]	; (803a814 <pvTaskIncrementMutexHeldCount+0x24>)
 803a7f6:	681b      	ldr	r3, [r3, #0]
 803a7f8:	2b00      	cmp	r3, #0
 803a7fa:	d004      	beq.n	803a806 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 803a7fc:	4b05      	ldr	r3, [pc, #20]	; (803a814 <pvTaskIncrementMutexHeldCount+0x24>)
 803a7fe:	681b      	ldr	r3, [r3, #0]
 803a800:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 803a802:	3201      	adds	r2, #1
 803a804:	655a      	str	r2, [r3, #84]	; 0x54
		}

		return pxCurrentTCB;
 803a806:	4b03      	ldr	r3, [pc, #12]	; (803a814 <pvTaskIncrementMutexHeldCount+0x24>)
 803a808:	681b      	ldr	r3, [r3, #0]
	}
 803a80a:	4618      	mov	r0, r3
 803a80c:	46bd      	mov	sp, r7
 803a80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a812:	4770      	bx	lr
 803a814:	200013f8 	.word	0x200013f8

0803a818 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 803a818:	b580      	push	{r7, lr}
 803a81a:	b086      	sub	sp, #24
 803a81c:	af00      	add	r7, sp, #0
 803a81e:	60f8      	str	r0, [r7, #12]
 803a820:	60b9      	str	r1, [r7, #8]
 803a822:	607a      	str	r2, [r7, #4]
 803a824:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 803a826:	f000 fec1 	bl	803b5ac <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 803a82a:	4b26      	ldr	r3, [pc, #152]	; (803a8c4 <xTaskNotifyWait+0xac>)
 803a82c:	681b      	ldr	r3, [r3, #0]
 803a82e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 803a832:	b2db      	uxtb	r3, r3
 803a834:	2b02      	cmp	r3, #2
 803a836:	d01a      	beq.n	803a86e <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 803a838:	4b22      	ldr	r3, [pc, #136]	; (803a8c4 <xTaskNotifyWait+0xac>)
 803a83a:	681b      	ldr	r3, [r3, #0]
 803a83c:	6d99      	ldr	r1, [r3, #88]	; 0x58
 803a83e:	68fa      	ldr	r2, [r7, #12]
 803a840:	43d2      	mvns	r2, r2
 803a842:	400a      	ands	r2, r1
 803a844:	659a      	str	r2, [r3, #88]	; 0x58

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 803a846:	4b1f      	ldr	r3, [pc, #124]	; (803a8c4 <xTaskNotifyWait+0xac>)
 803a848:	681b      	ldr	r3, [r3, #0]
 803a84a:	2201      	movs	r2, #1
 803a84c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

				if( xTicksToWait > ( TickType_t ) 0 )
 803a850:	683b      	ldr	r3, [r7, #0]
 803a852:	2b00      	cmp	r3, #0
 803a854:	d00b      	beq.n	803a86e <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 803a856:	2101      	movs	r1, #1
 803a858:	6838      	ldr	r0, [r7, #0]
 803a85a:	f000 f9c3 	bl	803abe4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 803a85e:	4b1a      	ldr	r3, [pc, #104]	; (803a8c8 <xTaskNotifyWait+0xb0>)
 803a860:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803a864:	601a      	str	r2, [r3, #0]
 803a866:	f3bf 8f4f 	dsb	sy
 803a86a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 803a86e:	f000 fecb 	bl	803b608 <vPortExitCritical>

		taskENTER_CRITICAL();
 803a872:	f000 fe9b 	bl	803b5ac <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 803a876:	687b      	ldr	r3, [r7, #4]
 803a878:	2b00      	cmp	r3, #0
 803a87a:	d004      	beq.n	803a886 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 803a87c:	4b11      	ldr	r3, [pc, #68]	; (803a8c4 <xTaskNotifyWait+0xac>)
 803a87e:	681b      	ldr	r3, [r3, #0]
 803a880:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803a882:	687b      	ldr	r3, [r7, #4]
 803a884:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 803a886:	4b0f      	ldr	r3, [pc, #60]	; (803a8c4 <xTaskNotifyWait+0xac>)
 803a888:	681b      	ldr	r3, [r3, #0]
 803a88a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 803a88e:	b2db      	uxtb	r3, r3
 803a890:	2b02      	cmp	r3, #2
 803a892:	d002      	beq.n	803a89a <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 803a894:	2300      	movs	r3, #0
 803a896:	617b      	str	r3, [r7, #20]
 803a898:	e008      	b.n	803a8ac <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 803a89a:	4b0a      	ldr	r3, [pc, #40]	; (803a8c4 <xTaskNotifyWait+0xac>)
 803a89c:	681b      	ldr	r3, [r3, #0]
 803a89e:	6d99      	ldr	r1, [r3, #88]	; 0x58
 803a8a0:	68ba      	ldr	r2, [r7, #8]
 803a8a2:	43d2      	mvns	r2, r2
 803a8a4:	400a      	ands	r2, r1
 803a8a6:	659a      	str	r2, [r3, #88]	; 0x58
				xReturn = pdTRUE;
 803a8a8:	2301      	movs	r3, #1
 803a8aa:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 803a8ac:	4b05      	ldr	r3, [pc, #20]	; (803a8c4 <xTaskNotifyWait+0xac>)
 803a8ae:	681b      	ldr	r3, [r3, #0]
 803a8b0:	2200      	movs	r2, #0
 803a8b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
		}
		taskEXIT_CRITICAL();
 803a8b6:	f000 fea7 	bl	803b608 <vPortExitCritical>

		return xReturn;
 803a8ba:	697b      	ldr	r3, [r7, #20]
	}
 803a8bc:	4618      	mov	r0, r3
 803a8be:	3718      	adds	r7, #24
 803a8c0:	46bd      	mov	sp, r7
 803a8c2:	bd80      	pop	{r7, pc}
 803a8c4:	200013f8 	.word	0x200013f8
 803a8c8:	e000ed04 	.word	0xe000ed04

0803a8cc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 803a8cc:	b580      	push	{r7, lr}
 803a8ce:	b08a      	sub	sp, #40	; 0x28
 803a8d0:	af00      	add	r7, sp, #0
 803a8d2:	60f8      	str	r0, [r7, #12]
 803a8d4:	60b9      	str	r1, [r7, #8]
 803a8d6:	603b      	str	r3, [r7, #0]
 803a8d8:	4613      	mov	r3, r2
 803a8da:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 803a8dc:	2301      	movs	r3, #1
 803a8de:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 803a8e0:	68fb      	ldr	r3, [r7, #12]
 803a8e2:	2b00      	cmp	r3, #0
 803a8e4:	d109      	bne.n	803a8fa <xTaskGenericNotify+0x2e>
 803a8e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a8ea:	f383 8811 	msr	BASEPRI, r3
 803a8ee:	f3bf 8f6f 	isb	sy
 803a8f2:	f3bf 8f4f 	dsb	sy
 803a8f6:	61bb      	str	r3, [r7, #24]
 803a8f8:	e7fe      	b.n	803a8f8 <xTaskGenericNotify+0x2c>
		pxTCB = xTaskToNotify;
 803a8fa:	68fb      	ldr	r3, [r7, #12]
 803a8fc:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 803a8fe:	f000 fe55 	bl	803b5ac <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 803a902:	683b      	ldr	r3, [r7, #0]
 803a904:	2b00      	cmp	r3, #0
 803a906:	d003      	beq.n	803a910 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 803a908:	6a3b      	ldr	r3, [r7, #32]
 803a90a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803a90c:	683b      	ldr	r3, [r7, #0]
 803a90e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 803a910:	6a3b      	ldr	r3, [r7, #32]
 803a912:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 803a916:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 803a918:	6a3b      	ldr	r3, [r7, #32]
 803a91a:	2202      	movs	r2, #2
 803a91c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

			switch( eAction )
 803a920:	79fb      	ldrb	r3, [r7, #7]
 803a922:	2b04      	cmp	r3, #4
 803a924:	d827      	bhi.n	803a976 <xTaskGenericNotify+0xaa>
 803a926:	a201      	add	r2, pc, #4	; (adr r2, 803a92c <xTaskGenericNotify+0x60>)
 803a928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803a92c:	0803a995 	.word	0x0803a995
 803a930:	0803a941 	.word	0x0803a941
 803a934:	0803a94f 	.word	0x0803a94f
 803a938:	0803a95b 	.word	0x0803a95b
 803a93c:	0803a963 	.word	0x0803a963
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 803a940:	6a3b      	ldr	r3, [r7, #32]
 803a942:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803a944:	68bb      	ldr	r3, [r7, #8]
 803a946:	431a      	orrs	r2, r3
 803a948:	6a3b      	ldr	r3, [r7, #32]
 803a94a:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803a94c:	e025      	b.n	803a99a <xTaskGenericNotify+0xce>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 803a94e:	6a3b      	ldr	r3, [r7, #32]
 803a950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 803a952:	1c5a      	adds	r2, r3, #1
 803a954:	6a3b      	ldr	r3, [r7, #32]
 803a956:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803a958:	e01f      	b.n	803a99a <xTaskGenericNotify+0xce>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 803a95a:	6a3b      	ldr	r3, [r7, #32]
 803a95c:	68ba      	ldr	r2, [r7, #8]
 803a95e:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803a960:	e01b      	b.n	803a99a <xTaskGenericNotify+0xce>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 803a962:	7ffb      	ldrb	r3, [r7, #31]
 803a964:	2b02      	cmp	r3, #2
 803a966:	d003      	beq.n	803a970 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 803a968:	6a3b      	ldr	r3, [r7, #32]
 803a96a:	68ba      	ldr	r2, [r7, #8]
 803a96c:	659a      	str	r2, [r3, #88]	; 0x58
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 803a96e:	e014      	b.n	803a99a <xTaskGenericNotify+0xce>
						xReturn = pdFAIL;
 803a970:	2300      	movs	r3, #0
 803a972:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 803a974:	e011      	b.n	803a99a <xTaskGenericNotify+0xce>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 803a976:	6a3b      	ldr	r3, [r7, #32]
 803a978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 803a97a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803a97e:	d00b      	beq.n	803a998 <xTaskGenericNotify+0xcc>
 803a980:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a984:	f383 8811 	msr	BASEPRI, r3
 803a988:	f3bf 8f6f 	isb	sy
 803a98c:	f3bf 8f4f 	dsb	sy
 803a990:	617b      	str	r3, [r7, #20]
 803a992:	e7fe      	b.n	803a992 <xTaskGenericNotify+0xc6>
					break;
 803a994:	bf00      	nop
 803a996:	e000      	b.n	803a99a <xTaskGenericNotify+0xce>

					break;
 803a998:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 803a99a:	7ffb      	ldrb	r3, [r7, #31]
 803a99c:	2b01      	cmp	r3, #1
 803a99e:	d139      	bne.n	803aa14 <xTaskGenericNotify+0x148>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 803a9a0:	6a3b      	ldr	r3, [r7, #32]
 803a9a2:	3304      	adds	r3, #4
 803a9a4:	4618      	mov	r0, r3
 803a9a6:	f7fd feb5 	bl	8038714 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 803a9aa:	6a3b      	ldr	r3, [r7, #32]
 803a9ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a9ae:	4b1d      	ldr	r3, [pc, #116]	; (803aa24 <xTaskGenericNotify+0x158>)
 803a9b0:	681b      	ldr	r3, [r3, #0]
 803a9b2:	429a      	cmp	r2, r3
 803a9b4:	d903      	bls.n	803a9be <xTaskGenericNotify+0xf2>
 803a9b6:	6a3b      	ldr	r3, [r7, #32]
 803a9b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a9ba:	4a1a      	ldr	r2, [pc, #104]	; (803aa24 <xTaskGenericNotify+0x158>)
 803a9bc:	6013      	str	r3, [r2, #0]
 803a9be:	6a3b      	ldr	r3, [r7, #32]
 803a9c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a9c2:	4613      	mov	r3, r2
 803a9c4:	009b      	lsls	r3, r3, #2
 803a9c6:	4413      	add	r3, r2
 803a9c8:	009b      	lsls	r3, r3, #2
 803a9ca:	4a17      	ldr	r2, [pc, #92]	; (803aa28 <xTaskGenericNotify+0x15c>)
 803a9cc:	441a      	add	r2, r3
 803a9ce:	6a3b      	ldr	r3, [r7, #32]
 803a9d0:	3304      	adds	r3, #4
 803a9d2:	4619      	mov	r1, r3
 803a9d4:	4610      	mov	r0, r2
 803a9d6:	f7fd fe40 	bl	803865a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 803a9da:	6a3b      	ldr	r3, [r7, #32]
 803a9dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 803a9de:	2b00      	cmp	r3, #0
 803a9e0:	d009      	beq.n	803a9f6 <xTaskGenericNotify+0x12a>
 803a9e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a9e6:	f383 8811 	msr	BASEPRI, r3
 803a9ea:	f3bf 8f6f 	isb	sy
 803a9ee:	f3bf 8f4f 	dsb	sy
 803a9f2:	613b      	str	r3, [r7, #16]
 803a9f4:	e7fe      	b.n	803a9f4 <xTaskGenericNotify+0x128>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 803a9f6:	6a3b      	ldr	r3, [r7, #32]
 803a9f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a9fa:	4b0c      	ldr	r3, [pc, #48]	; (803aa2c <xTaskGenericNotify+0x160>)
 803a9fc:	681b      	ldr	r3, [r3, #0]
 803a9fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803aa00:	429a      	cmp	r2, r3
 803aa02:	d907      	bls.n	803aa14 <xTaskGenericNotify+0x148>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 803aa04:	4b0a      	ldr	r3, [pc, #40]	; (803aa30 <xTaskGenericNotify+0x164>)
 803aa06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803aa0a:	601a      	str	r2, [r3, #0]
 803aa0c:	f3bf 8f4f 	dsb	sy
 803aa10:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 803aa14:	f000 fdf8 	bl	803b608 <vPortExitCritical>

		return xReturn;
 803aa18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 803aa1a:	4618      	mov	r0, r3
 803aa1c:	3728      	adds	r7, #40	; 0x28
 803aa1e:	46bd      	mov	sp, r7
 803aa20:	bd80      	pop	{r7, pc}
 803aa22:	bf00      	nop
 803aa24:	200018d4 	.word	0x200018d4
 803aa28:	200013fc 	.word	0x200013fc
 803aa2c:	200013f8 	.word	0x200013f8
 803aa30:	e000ed04 	.word	0xe000ed04

0803aa34 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 803aa34:	b580      	push	{r7, lr}
 803aa36:	b08e      	sub	sp, #56	; 0x38
 803aa38:	af00      	add	r7, sp, #0
 803aa3a:	60f8      	str	r0, [r7, #12]
 803aa3c:	60b9      	str	r1, [r7, #8]
 803aa3e:	603b      	str	r3, [r7, #0]
 803aa40:	4613      	mov	r3, r2
 803aa42:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 803aa44:	2301      	movs	r3, #1
 803aa46:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 803aa48:	68fb      	ldr	r3, [r7, #12]
 803aa4a:	2b00      	cmp	r3, #0
 803aa4c:	d109      	bne.n	803aa62 <xTaskGenericNotifyFromISR+0x2e>
 803aa4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803aa52:	f383 8811 	msr	BASEPRI, r3
 803aa56:	f3bf 8f6f 	isb	sy
 803aa5a:	f3bf 8f4f 	dsb	sy
 803aa5e:	627b      	str	r3, [r7, #36]	; 0x24
 803aa60:	e7fe      	b.n	803aa60 <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 803aa62:	f000 fe7f 	bl	803b764 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 803aa66:	68fb      	ldr	r3, [r7, #12]
 803aa68:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 803aa6a:	f3ef 8211 	mrs	r2, BASEPRI
 803aa6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803aa72:	f383 8811 	msr	BASEPRI, r3
 803aa76:	f3bf 8f6f 	isb	sy
 803aa7a:	f3bf 8f4f 	dsb	sy
 803aa7e:	623a      	str	r2, [r7, #32]
 803aa80:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 803aa82:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 803aa84:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 803aa86:	683b      	ldr	r3, [r7, #0]
 803aa88:	2b00      	cmp	r3, #0
 803aa8a:	d003      	beq.n	803aa94 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 803aa8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803aa8e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803aa90:	683b      	ldr	r3, [r7, #0]
 803aa92:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 803aa94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803aa96:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 803aa9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 803aa9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803aaa0:	2202      	movs	r2, #2
 803aaa2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

			switch( eAction )
 803aaa6:	79fb      	ldrb	r3, [r7, #7]
 803aaa8:	2b04      	cmp	r3, #4
 803aaaa:	d829      	bhi.n	803ab00 <xTaskGenericNotifyFromISR+0xcc>
 803aaac:	a201      	add	r2, pc, #4	; (adr r2, 803aab4 <xTaskGenericNotifyFromISR+0x80>)
 803aaae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803aab2:	bf00      	nop
 803aab4:	0803ab1f 	.word	0x0803ab1f
 803aab8:	0803aac9 	.word	0x0803aac9
 803aabc:	0803aad7 	.word	0x0803aad7
 803aac0:	0803aae3 	.word	0x0803aae3
 803aac4:	0803aaeb 	.word	0x0803aaeb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 803aac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803aaca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803aacc:	68bb      	ldr	r3, [r7, #8]
 803aace:	431a      	orrs	r2, r3
 803aad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803aad2:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803aad4:	e026      	b.n	803ab24 <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 803aad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803aad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 803aada:	1c5a      	adds	r2, r3, #1
 803aadc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803aade:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803aae0:	e020      	b.n	803ab24 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 803aae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803aae4:	68ba      	ldr	r2, [r7, #8]
 803aae6:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803aae8:	e01c      	b.n	803ab24 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 803aaea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 803aaee:	2b02      	cmp	r3, #2
 803aaf0:	d003      	beq.n	803aafa <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 803aaf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803aaf4:	68ba      	ldr	r2, [r7, #8]
 803aaf6:	659a      	str	r2, [r3, #88]	; 0x58
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 803aaf8:	e014      	b.n	803ab24 <xTaskGenericNotifyFromISR+0xf0>
						xReturn = pdFAIL;
 803aafa:	2300      	movs	r3, #0
 803aafc:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 803aafe:	e011      	b.n	803ab24 <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 803ab00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 803ab04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803ab08:	d00b      	beq.n	803ab22 <xTaskGenericNotifyFromISR+0xee>
	__asm volatile
 803ab0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ab0e:	f383 8811 	msr	BASEPRI, r3
 803ab12:	f3bf 8f6f 	isb	sy
 803ab16:	f3bf 8f4f 	dsb	sy
 803ab1a:	61bb      	str	r3, [r7, #24]
 803ab1c:	e7fe      	b.n	803ab1c <xTaskGenericNotifyFromISR+0xe8>
					break;
 803ab1e:	bf00      	nop
 803ab20:	e000      	b.n	803ab24 <xTaskGenericNotifyFromISR+0xf0>
					break;
 803ab22:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 803ab24:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 803ab28:	2b01      	cmp	r3, #1
 803ab2a:	d145      	bne.n	803abb8 <xTaskGenericNotifyFromISR+0x184>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 803ab2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 803ab30:	2b00      	cmp	r3, #0
 803ab32:	d009      	beq.n	803ab48 <xTaskGenericNotifyFromISR+0x114>
 803ab34:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ab38:	f383 8811 	msr	BASEPRI, r3
 803ab3c:	f3bf 8f6f 	isb	sy
 803ab40:	f3bf 8f4f 	dsb	sy
 803ab44:	617b      	str	r3, [r7, #20]
 803ab46:	e7fe      	b.n	803ab46 <xTaskGenericNotifyFromISR+0x112>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 803ab48:	4b20      	ldr	r3, [pc, #128]	; (803abcc <xTaskGenericNotifyFromISR+0x198>)
 803ab4a:	681b      	ldr	r3, [r3, #0]
 803ab4c:	2b00      	cmp	r3, #0
 803ab4e:	d11d      	bne.n	803ab8c <xTaskGenericNotifyFromISR+0x158>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 803ab50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab52:	3304      	adds	r3, #4
 803ab54:	4618      	mov	r0, r3
 803ab56:	f7fd fddd 	bl	8038714 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 803ab5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803ab5e:	4b1c      	ldr	r3, [pc, #112]	; (803abd0 <xTaskGenericNotifyFromISR+0x19c>)
 803ab60:	681b      	ldr	r3, [r3, #0]
 803ab62:	429a      	cmp	r2, r3
 803ab64:	d903      	bls.n	803ab6e <xTaskGenericNotifyFromISR+0x13a>
 803ab66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803ab6a:	4a19      	ldr	r2, [pc, #100]	; (803abd0 <xTaskGenericNotifyFromISR+0x19c>)
 803ab6c:	6013      	str	r3, [r2, #0]
 803ab6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803ab72:	4613      	mov	r3, r2
 803ab74:	009b      	lsls	r3, r3, #2
 803ab76:	4413      	add	r3, r2
 803ab78:	009b      	lsls	r3, r3, #2
 803ab7a:	4a16      	ldr	r2, [pc, #88]	; (803abd4 <xTaskGenericNotifyFromISR+0x1a0>)
 803ab7c:	441a      	add	r2, r3
 803ab7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab80:	3304      	adds	r3, #4
 803ab82:	4619      	mov	r1, r3
 803ab84:	4610      	mov	r0, r2
 803ab86:	f7fd fd68 	bl	803865a <vListInsertEnd>
 803ab8a:	e005      	b.n	803ab98 <xTaskGenericNotifyFromISR+0x164>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 803ab8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab8e:	3318      	adds	r3, #24
 803ab90:	4619      	mov	r1, r3
 803ab92:	4811      	ldr	r0, [pc, #68]	; (803abd8 <xTaskGenericNotifyFromISR+0x1a4>)
 803ab94:	f7fd fd61 	bl	803865a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 803ab98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803ab9c:	4b0f      	ldr	r3, [pc, #60]	; (803abdc <xTaskGenericNotifyFromISR+0x1a8>)
 803ab9e:	681b      	ldr	r3, [r3, #0]
 803aba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803aba2:	429a      	cmp	r2, r3
 803aba4:	d908      	bls.n	803abb8 <xTaskGenericNotifyFromISR+0x184>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 803aba6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 803aba8:	2b00      	cmp	r3, #0
 803abaa:	d002      	beq.n	803abb2 <xTaskGenericNotifyFromISR+0x17e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 803abac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 803abae:	2201      	movs	r2, #1
 803abb0:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 803abb2:	4b0b      	ldr	r3, [pc, #44]	; (803abe0 <xTaskGenericNotifyFromISR+0x1ac>)
 803abb4:	2201      	movs	r2, #1
 803abb6:	601a      	str	r2, [r3, #0]
 803abb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803abba:	613b      	str	r3, [r7, #16]
	__asm volatile
 803abbc:	693b      	ldr	r3, [r7, #16]
 803abbe:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 803abc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 803abc4:	4618      	mov	r0, r3
 803abc6:	3738      	adds	r7, #56	; 0x38
 803abc8:	46bd      	mov	sp, r7
 803abca:	bd80      	pop	{r7, pc}
 803abcc:	200018f4 	.word	0x200018f4
 803abd0:	200018d4 	.word	0x200018d4
 803abd4:	200013fc 	.word	0x200013fc
 803abd8:	2000188c 	.word	0x2000188c
 803abdc:	200013f8 	.word	0x200013f8
 803abe0:	200018e0 	.word	0x200018e0

0803abe4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 803abe4:	b580      	push	{r7, lr}
 803abe6:	b084      	sub	sp, #16
 803abe8:	af00      	add	r7, sp, #0
 803abea:	6078      	str	r0, [r7, #4]
 803abec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 803abee:	4b24      	ldr	r3, [pc, #144]	; (803ac80 <prvAddCurrentTaskToDelayedList+0x9c>)
 803abf0:	681b      	ldr	r3, [r3, #0]
 803abf2:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 803abf4:	4b23      	ldr	r3, [pc, #140]	; (803ac84 <prvAddCurrentTaskToDelayedList+0xa0>)
 803abf6:	681b      	ldr	r3, [r3, #0]
 803abf8:	2200      	movs	r2, #0
 803abfa:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 803abfe:	4b21      	ldr	r3, [pc, #132]	; (803ac84 <prvAddCurrentTaskToDelayedList+0xa0>)
 803ac00:	681b      	ldr	r3, [r3, #0]
 803ac02:	3304      	adds	r3, #4
 803ac04:	4618      	mov	r0, r3
 803ac06:	f7fd fd85 	bl	8038714 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 803ac0a:	687b      	ldr	r3, [r7, #4]
 803ac0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803ac10:	d10a      	bne.n	803ac28 <prvAddCurrentTaskToDelayedList+0x44>
 803ac12:	683b      	ldr	r3, [r7, #0]
 803ac14:	2b00      	cmp	r3, #0
 803ac16:	d007      	beq.n	803ac28 <prvAddCurrentTaskToDelayedList+0x44>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 803ac18:	4b1a      	ldr	r3, [pc, #104]	; (803ac84 <prvAddCurrentTaskToDelayedList+0xa0>)
 803ac1a:	681b      	ldr	r3, [r3, #0]
 803ac1c:	3304      	adds	r3, #4
 803ac1e:	4619      	mov	r1, r3
 803ac20:	4819      	ldr	r0, [pc, #100]	; (803ac88 <prvAddCurrentTaskToDelayedList+0xa4>)
 803ac22:	f7fd fd1a 	bl	803865a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 803ac26:	e026      	b.n	803ac76 <prvAddCurrentTaskToDelayedList+0x92>
			xTimeToWake = xConstTickCount + xTicksToWait;
 803ac28:	68fa      	ldr	r2, [r7, #12]
 803ac2a:	687b      	ldr	r3, [r7, #4]
 803ac2c:	4413      	add	r3, r2
 803ac2e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 803ac30:	4b14      	ldr	r3, [pc, #80]	; (803ac84 <prvAddCurrentTaskToDelayedList+0xa0>)
 803ac32:	681b      	ldr	r3, [r3, #0]
 803ac34:	68ba      	ldr	r2, [r7, #8]
 803ac36:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 803ac38:	68ba      	ldr	r2, [r7, #8]
 803ac3a:	68fb      	ldr	r3, [r7, #12]
 803ac3c:	429a      	cmp	r2, r3
 803ac3e:	d209      	bcs.n	803ac54 <prvAddCurrentTaskToDelayedList+0x70>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 803ac40:	4b12      	ldr	r3, [pc, #72]	; (803ac8c <prvAddCurrentTaskToDelayedList+0xa8>)
 803ac42:	681a      	ldr	r2, [r3, #0]
 803ac44:	4b0f      	ldr	r3, [pc, #60]	; (803ac84 <prvAddCurrentTaskToDelayedList+0xa0>)
 803ac46:	681b      	ldr	r3, [r3, #0]
 803ac48:	3304      	adds	r3, #4
 803ac4a:	4619      	mov	r1, r3
 803ac4c:	4610      	mov	r0, r2
 803ac4e:	f7fd fd28 	bl	80386a2 <vListInsert>
}
 803ac52:	e010      	b.n	803ac76 <prvAddCurrentTaskToDelayedList+0x92>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 803ac54:	4b0e      	ldr	r3, [pc, #56]	; (803ac90 <prvAddCurrentTaskToDelayedList+0xac>)
 803ac56:	681a      	ldr	r2, [r3, #0]
 803ac58:	4b0a      	ldr	r3, [pc, #40]	; (803ac84 <prvAddCurrentTaskToDelayedList+0xa0>)
 803ac5a:	681b      	ldr	r3, [r3, #0]
 803ac5c:	3304      	adds	r3, #4
 803ac5e:	4619      	mov	r1, r3
 803ac60:	4610      	mov	r0, r2
 803ac62:	f7fd fd1e 	bl	80386a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 803ac66:	4b0b      	ldr	r3, [pc, #44]	; (803ac94 <prvAddCurrentTaskToDelayedList+0xb0>)
 803ac68:	681b      	ldr	r3, [r3, #0]
 803ac6a:	68ba      	ldr	r2, [r7, #8]
 803ac6c:	429a      	cmp	r2, r3
 803ac6e:	d202      	bcs.n	803ac76 <prvAddCurrentTaskToDelayedList+0x92>
					xNextTaskUnblockTime = xTimeToWake;
 803ac70:	4a08      	ldr	r2, [pc, #32]	; (803ac94 <prvAddCurrentTaskToDelayedList+0xb0>)
 803ac72:	68bb      	ldr	r3, [r7, #8]
 803ac74:	6013      	str	r3, [r2, #0]
}
 803ac76:	bf00      	nop
 803ac78:	3710      	adds	r7, #16
 803ac7a:	46bd      	mov	sp, r7
 803ac7c:	bd80      	pop	{r7, pc}
 803ac7e:	bf00      	nop
 803ac80:	200018d0 	.word	0x200018d0
 803ac84:	200013f8 	.word	0x200013f8
 803ac88:	200018b8 	.word	0x200018b8
 803ac8c:	20001888 	.word	0x20001888
 803ac90:	20001884 	.word	0x20001884
 803ac94:	200018ec 	.word	0x200018ec

0803ac98 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 803ac98:	b580      	push	{r7, lr}
 803ac9a:	b08a      	sub	sp, #40	; 0x28
 803ac9c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 803ac9e:	2300      	movs	r3, #0
 803aca0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 803aca2:	f000 faff 	bl	803b2a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 803aca6:	4b1c      	ldr	r3, [pc, #112]	; (803ad18 <xTimerCreateTimerTask+0x80>)
 803aca8:	681b      	ldr	r3, [r3, #0]
 803acaa:	2b00      	cmp	r3, #0
 803acac:	d021      	beq.n	803acf2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 803acae:	2300      	movs	r3, #0
 803acb0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 803acb2:	2300      	movs	r3, #0
 803acb4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 803acb6:	1d3a      	adds	r2, r7, #4
 803acb8:	f107 0108 	add.w	r1, r7, #8
 803acbc:	f107 030c 	add.w	r3, r7, #12
 803acc0:	4618      	mov	r0, r3
 803acc2:	f7fd fa9d 	bl	8038200 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 803acc6:	6879      	ldr	r1, [r7, #4]
 803acc8:	68bb      	ldr	r3, [r7, #8]
 803acca:	68fa      	ldr	r2, [r7, #12]
 803accc:	9202      	str	r2, [sp, #8]
 803acce:	9301      	str	r3, [sp, #4]
 803acd0:	2302      	movs	r3, #2
 803acd2:	9300      	str	r3, [sp, #0]
 803acd4:	2300      	movs	r3, #0
 803acd6:	460a      	mov	r2, r1
 803acd8:	4910      	ldr	r1, [pc, #64]	; (803ad1c <xTimerCreateTimerTask+0x84>)
 803acda:	4811      	ldr	r0, [pc, #68]	; (803ad20 <xTimerCreateTimerTask+0x88>)
 803acdc:	f7fe fcaa 	bl	8039634 <xTaskCreateStatic>
 803ace0:	4602      	mov	r2, r0
 803ace2:	4b10      	ldr	r3, [pc, #64]	; (803ad24 <xTimerCreateTimerTask+0x8c>)
 803ace4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 803ace6:	4b0f      	ldr	r3, [pc, #60]	; (803ad24 <xTimerCreateTimerTask+0x8c>)
 803ace8:	681b      	ldr	r3, [r3, #0]
 803acea:	2b00      	cmp	r3, #0
 803acec:	d001      	beq.n	803acf2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 803acee:	2301      	movs	r3, #1
 803acf0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 803acf2:	697b      	ldr	r3, [r7, #20]
 803acf4:	2b00      	cmp	r3, #0
 803acf6:	d109      	bne.n	803ad0c <xTimerCreateTimerTask+0x74>
	__asm volatile
 803acf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 803acfc:	f383 8811 	msr	BASEPRI, r3
 803ad00:	f3bf 8f6f 	isb	sy
 803ad04:	f3bf 8f4f 	dsb	sy
 803ad08:	613b      	str	r3, [r7, #16]
 803ad0a:	e7fe      	b.n	803ad0a <xTimerCreateTimerTask+0x72>
	return xReturn;
 803ad0c:	697b      	ldr	r3, [r7, #20]
}
 803ad0e:	4618      	mov	r0, r3
 803ad10:	3718      	adds	r7, #24
 803ad12:	46bd      	mov	sp, r7
 803ad14:	bd80      	pop	{r7, pc}
 803ad16:	bf00      	nop
 803ad18:	20001928 	.word	0x20001928
 803ad1c:	08043c00 	.word	0x08043c00
 803ad20:	0803ae59 	.word	0x0803ae59
 803ad24:	2000192c 	.word	0x2000192c

0803ad28 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 803ad28:	b580      	push	{r7, lr}
 803ad2a:	b08a      	sub	sp, #40	; 0x28
 803ad2c:	af00      	add	r7, sp, #0
 803ad2e:	60f8      	str	r0, [r7, #12]
 803ad30:	60b9      	str	r1, [r7, #8]
 803ad32:	607a      	str	r2, [r7, #4]
 803ad34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 803ad36:	2300      	movs	r3, #0
 803ad38:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 803ad3a:	68fb      	ldr	r3, [r7, #12]
 803ad3c:	2b00      	cmp	r3, #0
 803ad3e:	d109      	bne.n	803ad54 <xTimerGenericCommand+0x2c>
 803ad40:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ad44:	f383 8811 	msr	BASEPRI, r3
 803ad48:	f3bf 8f6f 	isb	sy
 803ad4c:	f3bf 8f4f 	dsb	sy
 803ad50:	623b      	str	r3, [r7, #32]
 803ad52:	e7fe      	b.n	803ad52 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 803ad54:	4b19      	ldr	r3, [pc, #100]	; (803adbc <xTimerGenericCommand+0x94>)
 803ad56:	681b      	ldr	r3, [r3, #0]
 803ad58:	2b00      	cmp	r3, #0
 803ad5a:	d02a      	beq.n	803adb2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 803ad5c:	68bb      	ldr	r3, [r7, #8]
 803ad5e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 803ad60:	687b      	ldr	r3, [r7, #4]
 803ad62:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 803ad64:	68fb      	ldr	r3, [r7, #12]
 803ad66:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 803ad68:	68bb      	ldr	r3, [r7, #8]
 803ad6a:	2b05      	cmp	r3, #5
 803ad6c:	dc18      	bgt.n	803ada0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 803ad6e:	f7ff fbb5 	bl	803a4dc <xTaskGetSchedulerState>
 803ad72:	4603      	mov	r3, r0
 803ad74:	2b02      	cmp	r3, #2
 803ad76:	d109      	bne.n	803ad8c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 803ad78:	4b10      	ldr	r3, [pc, #64]	; (803adbc <xTimerGenericCommand+0x94>)
 803ad7a:	6818      	ldr	r0, [r3, #0]
 803ad7c:	f107 0110 	add.w	r1, r7, #16
 803ad80:	2300      	movs	r3, #0
 803ad82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 803ad84:	f7fd fee2 	bl	8038b4c <xQueueGenericSend>
 803ad88:	6278      	str	r0, [r7, #36]	; 0x24
 803ad8a:	e012      	b.n	803adb2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 803ad8c:	4b0b      	ldr	r3, [pc, #44]	; (803adbc <xTimerGenericCommand+0x94>)
 803ad8e:	6818      	ldr	r0, [r3, #0]
 803ad90:	f107 0110 	add.w	r1, r7, #16
 803ad94:	2300      	movs	r3, #0
 803ad96:	2200      	movs	r2, #0
 803ad98:	f7fd fed8 	bl	8038b4c <xQueueGenericSend>
 803ad9c:	6278      	str	r0, [r7, #36]	; 0x24
 803ad9e:	e008      	b.n	803adb2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 803ada0:	4b06      	ldr	r3, [pc, #24]	; (803adbc <xTimerGenericCommand+0x94>)
 803ada2:	6818      	ldr	r0, [r3, #0]
 803ada4:	f107 0110 	add.w	r1, r7, #16
 803ada8:	2300      	movs	r3, #0
 803adaa:	683a      	ldr	r2, [r7, #0]
 803adac:	f7fd ffc8 	bl	8038d40 <xQueueGenericSendFromISR>
 803adb0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 803adb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 803adb4:	4618      	mov	r0, r3
 803adb6:	3728      	adds	r7, #40	; 0x28
 803adb8:	46bd      	mov	sp, r7
 803adba:	bd80      	pop	{r7, pc}
 803adbc:	20001928 	.word	0x20001928

0803adc0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 803adc0:	b580      	push	{r7, lr}
 803adc2:	b088      	sub	sp, #32
 803adc4:	af02      	add	r7, sp, #8
 803adc6:	6078      	str	r0, [r7, #4]
 803adc8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803adca:	4b22      	ldr	r3, [pc, #136]	; (803ae54 <prvProcessExpiredTimer+0x94>)
 803adcc:	681b      	ldr	r3, [r3, #0]
 803adce:	68db      	ldr	r3, [r3, #12]
 803add0:	68db      	ldr	r3, [r3, #12]
 803add2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 803add4:	697b      	ldr	r3, [r7, #20]
 803add6:	3304      	adds	r3, #4
 803add8:	4618      	mov	r0, r3
 803adda:	f7fd fc9b 	bl	8038714 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 803adde:	697b      	ldr	r3, [r7, #20]
 803ade0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803ade4:	f003 0304 	and.w	r3, r3, #4
 803ade8:	2b00      	cmp	r3, #0
 803adea:	d021      	beq.n	803ae30 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 803adec:	697b      	ldr	r3, [r7, #20]
 803adee:	699a      	ldr	r2, [r3, #24]
 803adf0:	687b      	ldr	r3, [r7, #4]
 803adf2:	18d1      	adds	r1, r2, r3
 803adf4:	687b      	ldr	r3, [r7, #4]
 803adf6:	683a      	ldr	r2, [r7, #0]
 803adf8:	6978      	ldr	r0, [r7, #20]
 803adfa:	f000 f8d1 	bl	803afa0 <prvInsertTimerInActiveList>
 803adfe:	4603      	mov	r3, r0
 803ae00:	2b00      	cmp	r3, #0
 803ae02:	d01e      	beq.n	803ae42 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 803ae04:	2300      	movs	r3, #0
 803ae06:	9300      	str	r3, [sp, #0]
 803ae08:	2300      	movs	r3, #0
 803ae0a:	687a      	ldr	r2, [r7, #4]
 803ae0c:	2100      	movs	r1, #0
 803ae0e:	6978      	ldr	r0, [r7, #20]
 803ae10:	f7ff ff8a 	bl	803ad28 <xTimerGenericCommand>
 803ae14:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 803ae16:	693b      	ldr	r3, [r7, #16]
 803ae18:	2b00      	cmp	r3, #0
 803ae1a:	d112      	bne.n	803ae42 <prvProcessExpiredTimer+0x82>
 803ae1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ae20:	f383 8811 	msr	BASEPRI, r3
 803ae24:	f3bf 8f6f 	isb	sy
 803ae28:	f3bf 8f4f 	dsb	sy
 803ae2c:	60fb      	str	r3, [r7, #12]
 803ae2e:	e7fe      	b.n	803ae2e <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 803ae30:	697b      	ldr	r3, [r7, #20]
 803ae32:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803ae36:	f023 0301 	bic.w	r3, r3, #1
 803ae3a:	b2da      	uxtb	r2, r3
 803ae3c:	697b      	ldr	r3, [r7, #20]
 803ae3e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 803ae42:	697b      	ldr	r3, [r7, #20]
 803ae44:	6a1b      	ldr	r3, [r3, #32]
 803ae46:	6978      	ldr	r0, [r7, #20]
 803ae48:	4798      	blx	r3
}
 803ae4a:	bf00      	nop
 803ae4c:	3718      	adds	r7, #24
 803ae4e:	46bd      	mov	sp, r7
 803ae50:	bd80      	pop	{r7, pc}
 803ae52:	bf00      	nop
 803ae54:	20001920 	.word	0x20001920

0803ae58 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 803ae58:	b580      	push	{r7, lr}
 803ae5a:	b084      	sub	sp, #16
 803ae5c:	af00      	add	r7, sp, #0
 803ae5e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 803ae60:	f107 0308 	add.w	r3, r7, #8
 803ae64:	4618      	mov	r0, r3
 803ae66:	f000 f857 	bl	803af18 <prvGetNextExpireTime>
 803ae6a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 803ae6c:	68bb      	ldr	r3, [r7, #8]
 803ae6e:	4619      	mov	r1, r3
 803ae70:	68f8      	ldr	r0, [r7, #12]
 803ae72:	f000 f803 	bl	803ae7c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 803ae76:	f000 f8d5 	bl	803b024 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 803ae7a:	e7f1      	b.n	803ae60 <prvTimerTask+0x8>

0803ae7c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 803ae7c:	b580      	push	{r7, lr}
 803ae7e:	b084      	sub	sp, #16
 803ae80:	af00      	add	r7, sp, #0
 803ae82:	6078      	str	r0, [r7, #4]
 803ae84:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 803ae86:	f7fe fe8b 	bl	8039ba0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 803ae8a:	f107 0308 	add.w	r3, r7, #8
 803ae8e:	4618      	mov	r0, r3
 803ae90:	f000 f866 	bl	803af60 <prvSampleTimeNow>
 803ae94:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 803ae96:	68bb      	ldr	r3, [r7, #8]
 803ae98:	2b00      	cmp	r3, #0
 803ae9a:	d130      	bne.n	803aefe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 803ae9c:	683b      	ldr	r3, [r7, #0]
 803ae9e:	2b00      	cmp	r3, #0
 803aea0:	d10a      	bne.n	803aeb8 <prvProcessTimerOrBlockTask+0x3c>
 803aea2:	687a      	ldr	r2, [r7, #4]
 803aea4:	68fb      	ldr	r3, [r7, #12]
 803aea6:	429a      	cmp	r2, r3
 803aea8:	d806      	bhi.n	803aeb8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 803aeaa:	f7fe fe87 	bl	8039bbc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 803aeae:	68f9      	ldr	r1, [r7, #12]
 803aeb0:	6878      	ldr	r0, [r7, #4]
 803aeb2:	f7ff ff85 	bl	803adc0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 803aeb6:	e024      	b.n	803af02 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 803aeb8:	683b      	ldr	r3, [r7, #0]
 803aeba:	2b00      	cmp	r3, #0
 803aebc:	d008      	beq.n	803aed0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 803aebe:	4b13      	ldr	r3, [pc, #76]	; (803af0c <prvProcessTimerOrBlockTask+0x90>)
 803aec0:	681b      	ldr	r3, [r3, #0]
 803aec2:	681b      	ldr	r3, [r3, #0]
 803aec4:	2b00      	cmp	r3, #0
 803aec6:	d101      	bne.n	803aecc <prvProcessTimerOrBlockTask+0x50>
 803aec8:	2301      	movs	r3, #1
 803aeca:	e000      	b.n	803aece <prvProcessTimerOrBlockTask+0x52>
 803aecc:	2300      	movs	r3, #0
 803aece:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 803aed0:	4b0f      	ldr	r3, [pc, #60]	; (803af10 <prvProcessTimerOrBlockTask+0x94>)
 803aed2:	6818      	ldr	r0, [r3, #0]
 803aed4:	687a      	ldr	r2, [r7, #4]
 803aed6:	68fb      	ldr	r3, [r7, #12]
 803aed8:	1ad3      	subs	r3, r2, r3
 803aeda:	683a      	ldr	r2, [r7, #0]
 803aedc:	4619      	mov	r1, r3
 803aede:	f7fe fb75 	bl	80395cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 803aee2:	f7fe fe6b 	bl	8039bbc <xTaskResumeAll>
 803aee6:	4603      	mov	r3, r0
 803aee8:	2b00      	cmp	r3, #0
 803aeea:	d10a      	bne.n	803af02 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 803aeec:	4b09      	ldr	r3, [pc, #36]	; (803af14 <prvProcessTimerOrBlockTask+0x98>)
 803aeee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803aef2:	601a      	str	r2, [r3, #0]
 803aef4:	f3bf 8f4f 	dsb	sy
 803aef8:	f3bf 8f6f 	isb	sy
}
 803aefc:	e001      	b.n	803af02 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 803aefe:	f7fe fe5d 	bl	8039bbc <xTaskResumeAll>
}
 803af02:	bf00      	nop
 803af04:	3710      	adds	r7, #16
 803af06:	46bd      	mov	sp, r7
 803af08:	bd80      	pop	{r7, pc}
 803af0a:	bf00      	nop
 803af0c:	20001924 	.word	0x20001924
 803af10:	20001928 	.word	0x20001928
 803af14:	e000ed04 	.word	0xe000ed04

0803af18 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 803af18:	b480      	push	{r7}
 803af1a:	b085      	sub	sp, #20
 803af1c:	af00      	add	r7, sp, #0
 803af1e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 803af20:	4b0e      	ldr	r3, [pc, #56]	; (803af5c <prvGetNextExpireTime+0x44>)
 803af22:	681b      	ldr	r3, [r3, #0]
 803af24:	681b      	ldr	r3, [r3, #0]
 803af26:	2b00      	cmp	r3, #0
 803af28:	d101      	bne.n	803af2e <prvGetNextExpireTime+0x16>
 803af2a:	2201      	movs	r2, #1
 803af2c:	e000      	b.n	803af30 <prvGetNextExpireTime+0x18>
 803af2e:	2200      	movs	r2, #0
 803af30:	687b      	ldr	r3, [r7, #4]
 803af32:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 803af34:	687b      	ldr	r3, [r7, #4]
 803af36:	681b      	ldr	r3, [r3, #0]
 803af38:	2b00      	cmp	r3, #0
 803af3a:	d105      	bne.n	803af48 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 803af3c:	4b07      	ldr	r3, [pc, #28]	; (803af5c <prvGetNextExpireTime+0x44>)
 803af3e:	681b      	ldr	r3, [r3, #0]
 803af40:	68db      	ldr	r3, [r3, #12]
 803af42:	681b      	ldr	r3, [r3, #0]
 803af44:	60fb      	str	r3, [r7, #12]
 803af46:	e001      	b.n	803af4c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 803af48:	2300      	movs	r3, #0
 803af4a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 803af4c:	68fb      	ldr	r3, [r7, #12]
}
 803af4e:	4618      	mov	r0, r3
 803af50:	3714      	adds	r7, #20
 803af52:	46bd      	mov	sp, r7
 803af54:	f85d 7b04 	ldr.w	r7, [sp], #4
 803af58:	4770      	bx	lr
 803af5a:	bf00      	nop
 803af5c:	20001920 	.word	0x20001920

0803af60 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 803af60:	b580      	push	{r7, lr}
 803af62:	b084      	sub	sp, #16
 803af64:	af00      	add	r7, sp, #0
 803af66:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 803af68:	f7fe fec4 	bl	8039cf4 <xTaskGetTickCount>
 803af6c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 803af6e:	4b0b      	ldr	r3, [pc, #44]	; (803af9c <prvSampleTimeNow+0x3c>)
 803af70:	681b      	ldr	r3, [r3, #0]
 803af72:	68fa      	ldr	r2, [r7, #12]
 803af74:	429a      	cmp	r2, r3
 803af76:	d205      	bcs.n	803af84 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 803af78:	f000 f930 	bl	803b1dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 803af7c:	687b      	ldr	r3, [r7, #4]
 803af7e:	2201      	movs	r2, #1
 803af80:	601a      	str	r2, [r3, #0]
 803af82:	e002      	b.n	803af8a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 803af84:	687b      	ldr	r3, [r7, #4]
 803af86:	2200      	movs	r2, #0
 803af88:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 803af8a:	4a04      	ldr	r2, [pc, #16]	; (803af9c <prvSampleTimeNow+0x3c>)
 803af8c:	68fb      	ldr	r3, [r7, #12]
 803af8e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 803af90:	68fb      	ldr	r3, [r7, #12]
}
 803af92:	4618      	mov	r0, r3
 803af94:	3710      	adds	r7, #16
 803af96:	46bd      	mov	sp, r7
 803af98:	bd80      	pop	{r7, pc}
 803af9a:	bf00      	nop
 803af9c:	20001930 	.word	0x20001930

0803afa0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 803afa0:	b580      	push	{r7, lr}
 803afa2:	b086      	sub	sp, #24
 803afa4:	af00      	add	r7, sp, #0
 803afa6:	60f8      	str	r0, [r7, #12]
 803afa8:	60b9      	str	r1, [r7, #8]
 803afaa:	607a      	str	r2, [r7, #4]
 803afac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 803afae:	2300      	movs	r3, #0
 803afb0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 803afb2:	68fb      	ldr	r3, [r7, #12]
 803afb4:	68ba      	ldr	r2, [r7, #8]
 803afb6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 803afb8:	68fb      	ldr	r3, [r7, #12]
 803afba:	68fa      	ldr	r2, [r7, #12]
 803afbc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 803afbe:	68ba      	ldr	r2, [r7, #8]
 803afc0:	687b      	ldr	r3, [r7, #4]
 803afc2:	429a      	cmp	r2, r3
 803afc4:	d812      	bhi.n	803afec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803afc6:	687a      	ldr	r2, [r7, #4]
 803afc8:	683b      	ldr	r3, [r7, #0]
 803afca:	1ad2      	subs	r2, r2, r3
 803afcc:	68fb      	ldr	r3, [r7, #12]
 803afce:	699b      	ldr	r3, [r3, #24]
 803afd0:	429a      	cmp	r2, r3
 803afd2:	d302      	bcc.n	803afda <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 803afd4:	2301      	movs	r3, #1
 803afd6:	617b      	str	r3, [r7, #20]
 803afd8:	e01b      	b.n	803b012 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 803afda:	4b10      	ldr	r3, [pc, #64]	; (803b01c <prvInsertTimerInActiveList+0x7c>)
 803afdc:	681a      	ldr	r2, [r3, #0]
 803afde:	68fb      	ldr	r3, [r7, #12]
 803afe0:	3304      	adds	r3, #4
 803afe2:	4619      	mov	r1, r3
 803afe4:	4610      	mov	r0, r2
 803afe6:	f7fd fb5c 	bl	80386a2 <vListInsert>
 803afea:	e012      	b.n	803b012 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 803afec:	687a      	ldr	r2, [r7, #4]
 803afee:	683b      	ldr	r3, [r7, #0]
 803aff0:	429a      	cmp	r2, r3
 803aff2:	d206      	bcs.n	803b002 <prvInsertTimerInActiveList+0x62>
 803aff4:	68ba      	ldr	r2, [r7, #8]
 803aff6:	683b      	ldr	r3, [r7, #0]
 803aff8:	429a      	cmp	r2, r3
 803affa:	d302      	bcc.n	803b002 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 803affc:	2301      	movs	r3, #1
 803affe:	617b      	str	r3, [r7, #20]
 803b000:	e007      	b.n	803b012 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 803b002:	4b07      	ldr	r3, [pc, #28]	; (803b020 <prvInsertTimerInActiveList+0x80>)
 803b004:	681a      	ldr	r2, [r3, #0]
 803b006:	68fb      	ldr	r3, [r7, #12]
 803b008:	3304      	adds	r3, #4
 803b00a:	4619      	mov	r1, r3
 803b00c:	4610      	mov	r0, r2
 803b00e:	f7fd fb48 	bl	80386a2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 803b012:	697b      	ldr	r3, [r7, #20]
}
 803b014:	4618      	mov	r0, r3
 803b016:	3718      	adds	r7, #24
 803b018:	46bd      	mov	sp, r7
 803b01a:	bd80      	pop	{r7, pc}
 803b01c:	20001924 	.word	0x20001924
 803b020:	20001920 	.word	0x20001920

0803b024 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 803b024:	b580      	push	{r7, lr}
 803b026:	b08e      	sub	sp, #56	; 0x38
 803b028:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 803b02a:	e0c6      	b.n	803b1ba <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 803b02c:	687b      	ldr	r3, [r7, #4]
 803b02e:	2b00      	cmp	r3, #0
 803b030:	da17      	bge.n	803b062 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 803b032:	1d3b      	adds	r3, r7, #4
 803b034:	3304      	adds	r3, #4
 803b036:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 803b038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803b03a:	2b00      	cmp	r3, #0
 803b03c:	d109      	bne.n	803b052 <prvProcessReceivedCommands+0x2e>
 803b03e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b042:	f383 8811 	msr	BASEPRI, r3
 803b046:	f3bf 8f6f 	isb	sy
 803b04a:	f3bf 8f4f 	dsb	sy
 803b04e:	61fb      	str	r3, [r7, #28]
 803b050:	e7fe      	b.n	803b050 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 803b052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803b054:	681b      	ldr	r3, [r3, #0]
 803b056:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 803b058:	6850      	ldr	r0, [r2, #4]
 803b05a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 803b05c:	6892      	ldr	r2, [r2, #8]
 803b05e:	4611      	mov	r1, r2
 803b060:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 803b062:	687b      	ldr	r3, [r7, #4]
 803b064:	2b00      	cmp	r3, #0
 803b066:	f2c0 80a7 	blt.w	803b1b8 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 803b06a:	68fb      	ldr	r3, [r7, #12]
 803b06c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 803b06e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b070:	695b      	ldr	r3, [r3, #20]
 803b072:	2b00      	cmp	r3, #0
 803b074:	d004      	beq.n	803b080 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 803b076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b078:	3304      	adds	r3, #4
 803b07a:	4618      	mov	r0, r3
 803b07c:	f7fd fb4a 	bl	8038714 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 803b080:	463b      	mov	r3, r7
 803b082:	4618      	mov	r0, r3
 803b084:	f7ff ff6c 	bl	803af60 <prvSampleTimeNow>
 803b088:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 803b08a:	687b      	ldr	r3, [r7, #4]
 803b08c:	2b09      	cmp	r3, #9
 803b08e:	f200 8094 	bhi.w	803b1ba <prvProcessReceivedCommands+0x196>
 803b092:	a201      	add	r2, pc, #4	; (adr r2, 803b098 <prvProcessReceivedCommands+0x74>)
 803b094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803b098:	0803b0c1 	.word	0x0803b0c1
 803b09c:	0803b0c1 	.word	0x0803b0c1
 803b0a0:	0803b0c1 	.word	0x0803b0c1
 803b0a4:	0803b133 	.word	0x0803b133
 803b0a8:	0803b147 	.word	0x0803b147
 803b0ac:	0803b18f 	.word	0x0803b18f
 803b0b0:	0803b0c1 	.word	0x0803b0c1
 803b0b4:	0803b0c1 	.word	0x0803b0c1
 803b0b8:	0803b133 	.word	0x0803b133
 803b0bc:	0803b147 	.word	0x0803b147
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 803b0c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b0c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b0c6:	f043 0301 	orr.w	r3, r3, #1
 803b0ca:	b2da      	uxtb	r2, r3
 803b0cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b0ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 803b0d2:	68ba      	ldr	r2, [r7, #8]
 803b0d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b0d6:	699b      	ldr	r3, [r3, #24]
 803b0d8:	18d1      	adds	r1, r2, r3
 803b0da:	68bb      	ldr	r3, [r7, #8]
 803b0dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803b0de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b0e0:	f7ff ff5e 	bl	803afa0 <prvInsertTimerInActiveList>
 803b0e4:	4603      	mov	r3, r0
 803b0e6:	2b00      	cmp	r3, #0
 803b0e8:	d067      	beq.n	803b1ba <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 803b0ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b0ec:	6a1b      	ldr	r3, [r3, #32]
 803b0ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b0f0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 803b0f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b0f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b0f8:	f003 0304 	and.w	r3, r3, #4
 803b0fc:	2b00      	cmp	r3, #0
 803b0fe:	d05c      	beq.n	803b1ba <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 803b100:	68ba      	ldr	r2, [r7, #8]
 803b102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b104:	699b      	ldr	r3, [r3, #24]
 803b106:	441a      	add	r2, r3
 803b108:	2300      	movs	r3, #0
 803b10a:	9300      	str	r3, [sp, #0]
 803b10c:	2300      	movs	r3, #0
 803b10e:	2100      	movs	r1, #0
 803b110:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b112:	f7ff fe09 	bl	803ad28 <xTimerGenericCommand>
 803b116:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 803b118:	6a3b      	ldr	r3, [r7, #32]
 803b11a:	2b00      	cmp	r3, #0
 803b11c:	d14d      	bne.n	803b1ba <prvProcessReceivedCommands+0x196>
 803b11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b122:	f383 8811 	msr	BASEPRI, r3
 803b126:	f3bf 8f6f 	isb	sy
 803b12a:	f3bf 8f4f 	dsb	sy
 803b12e:	61bb      	str	r3, [r7, #24]
 803b130:	e7fe      	b.n	803b130 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 803b132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b134:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b138:	f023 0301 	bic.w	r3, r3, #1
 803b13c:	b2da      	uxtb	r2, r3
 803b13e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b140:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 803b144:	e039      	b.n	803b1ba <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 803b146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b148:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b14c:	f043 0301 	orr.w	r3, r3, #1
 803b150:	b2da      	uxtb	r2, r3
 803b152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b154:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 803b158:	68ba      	ldr	r2, [r7, #8]
 803b15a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b15c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 803b15e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b160:	699b      	ldr	r3, [r3, #24]
 803b162:	2b00      	cmp	r3, #0
 803b164:	d109      	bne.n	803b17a <prvProcessReceivedCommands+0x156>
 803b166:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b16a:	f383 8811 	msr	BASEPRI, r3
 803b16e:	f3bf 8f6f 	isb	sy
 803b172:	f3bf 8f4f 	dsb	sy
 803b176:	617b      	str	r3, [r7, #20]
 803b178:	e7fe      	b.n	803b178 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 803b17a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b17c:	699a      	ldr	r2, [r3, #24]
 803b17e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b180:	18d1      	adds	r1, r2, r3
 803b182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803b186:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b188:	f7ff ff0a 	bl	803afa0 <prvInsertTimerInActiveList>
					break;
 803b18c:	e015      	b.n	803b1ba <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 803b18e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b190:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b194:	f003 0302 	and.w	r3, r3, #2
 803b198:	2b00      	cmp	r3, #0
 803b19a:	d103      	bne.n	803b1a4 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 803b19c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b19e:	f000 fbe1 	bl	803b964 <vPortFree>
 803b1a2:	e00a      	b.n	803b1ba <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 803b1a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b1aa:	f023 0301 	bic.w	r3, r3, #1
 803b1ae:	b2da      	uxtb	r2, r3
 803b1b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 803b1b6:	e000      	b.n	803b1ba <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 803b1b8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 803b1ba:	4b07      	ldr	r3, [pc, #28]	; (803b1d8 <prvProcessReceivedCommands+0x1b4>)
 803b1bc:	681b      	ldr	r3, [r3, #0]
 803b1be:	1d39      	adds	r1, r7, #4
 803b1c0:	2200      	movs	r2, #0
 803b1c2:	4618      	mov	r0, r3
 803b1c4:	f7fd fe50 	bl	8038e68 <xQueueReceive>
 803b1c8:	4603      	mov	r3, r0
 803b1ca:	2b00      	cmp	r3, #0
 803b1cc:	f47f af2e 	bne.w	803b02c <prvProcessReceivedCommands+0x8>
	}
}
 803b1d0:	bf00      	nop
 803b1d2:	3730      	adds	r7, #48	; 0x30
 803b1d4:	46bd      	mov	sp, r7
 803b1d6:	bd80      	pop	{r7, pc}
 803b1d8:	20001928 	.word	0x20001928

0803b1dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 803b1dc:	b580      	push	{r7, lr}
 803b1de:	b088      	sub	sp, #32
 803b1e0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 803b1e2:	e047      	b.n	803b274 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 803b1e4:	4b2d      	ldr	r3, [pc, #180]	; (803b29c <prvSwitchTimerLists+0xc0>)
 803b1e6:	681b      	ldr	r3, [r3, #0]
 803b1e8:	68db      	ldr	r3, [r3, #12]
 803b1ea:	681b      	ldr	r3, [r3, #0]
 803b1ec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803b1ee:	4b2b      	ldr	r3, [pc, #172]	; (803b29c <prvSwitchTimerLists+0xc0>)
 803b1f0:	681b      	ldr	r3, [r3, #0]
 803b1f2:	68db      	ldr	r3, [r3, #12]
 803b1f4:	68db      	ldr	r3, [r3, #12]
 803b1f6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 803b1f8:	68fb      	ldr	r3, [r7, #12]
 803b1fa:	3304      	adds	r3, #4
 803b1fc:	4618      	mov	r0, r3
 803b1fe:	f7fd fa89 	bl	8038714 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 803b202:	68fb      	ldr	r3, [r7, #12]
 803b204:	6a1b      	ldr	r3, [r3, #32]
 803b206:	68f8      	ldr	r0, [r7, #12]
 803b208:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 803b20a:	68fb      	ldr	r3, [r7, #12]
 803b20c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b210:	f003 0304 	and.w	r3, r3, #4
 803b214:	2b00      	cmp	r3, #0
 803b216:	d02d      	beq.n	803b274 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 803b218:	68fb      	ldr	r3, [r7, #12]
 803b21a:	699b      	ldr	r3, [r3, #24]
 803b21c:	693a      	ldr	r2, [r7, #16]
 803b21e:	4413      	add	r3, r2
 803b220:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 803b222:	68ba      	ldr	r2, [r7, #8]
 803b224:	693b      	ldr	r3, [r7, #16]
 803b226:	429a      	cmp	r2, r3
 803b228:	d90e      	bls.n	803b248 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 803b22a:	68fb      	ldr	r3, [r7, #12]
 803b22c:	68ba      	ldr	r2, [r7, #8]
 803b22e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 803b230:	68fb      	ldr	r3, [r7, #12]
 803b232:	68fa      	ldr	r2, [r7, #12]
 803b234:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 803b236:	4b19      	ldr	r3, [pc, #100]	; (803b29c <prvSwitchTimerLists+0xc0>)
 803b238:	681a      	ldr	r2, [r3, #0]
 803b23a:	68fb      	ldr	r3, [r7, #12]
 803b23c:	3304      	adds	r3, #4
 803b23e:	4619      	mov	r1, r3
 803b240:	4610      	mov	r0, r2
 803b242:	f7fd fa2e 	bl	80386a2 <vListInsert>
 803b246:	e015      	b.n	803b274 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 803b248:	2300      	movs	r3, #0
 803b24a:	9300      	str	r3, [sp, #0]
 803b24c:	2300      	movs	r3, #0
 803b24e:	693a      	ldr	r2, [r7, #16]
 803b250:	2100      	movs	r1, #0
 803b252:	68f8      	ldr	r0, [r7, #12]
 803b254:	f7ff fd68 	bl	803ad28 <xTimerGenericCommand>
 803b258:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 803b25a:	687b      	ldr	r3, [r7, #4]
 803b25c:	2b00      	cmp	r3, #0
 803b25e:	d109      	bne.n	803b274 <prvSwitchTimerLists+0x98>
 803b260:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b264:	f383 8811 	msr	BASEPRI, r3
 803b268:	f3bf 8f6f 	isb	sy
 803b26c:	f3bf 8f4f 	dsb	sy
 803b270:	603b      	str	r3, [r7, #0]
 803b272:	e7fe      	b.n	803b272 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 803b274:	4b09      	ldr	r3, [pc, #36]	; (803b29c <prvSwitchTimerLists+0xc0>)
 803b276:	681b      	ldr	r3, [r3, #0]
 803b278:	681b      	ldr	r3, [r3, #0]
 803b27a:	2b00      	cmp	r3, #0
 803b27c:	d1b2      	bne.n	803b1e4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 803b27e:	4b07      	ldr	r3, [pc, #28]	; (803b29c <prvSwitchTimerLists+0xc0>)
 803b280:	681b      	ldr	r3, [r3, #0]
 803b282:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 803b284:	4b06      	ldr	r3, [pc, #24]	; (803b2a0 <prvSwitchTimerLists+0xc4>)
 803b286:	681b      	ldr	r3, [r3, #0]
 803b288:	4a04      	ldr	r2, [pc, #16]	; (803b29c <prvSwitchTimerLists+0xc0>)
 803b28a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 803b28c:	4a04      	ldr	r2, [pc, #16]	; (803b2a0 <prvSwitchTimerLists+0xc4>)
 803b28e:	697b      	ldr	r3, [r7, #20]
 803b290:	6013      	str	r3, [r2, #0]
}
 803b292:	bf00      	nop
 803b294:	3718      	adds	r7, #24
 803b296:	46bd      	mov	sp, r7
 803b298:	bd80      	pop	{r7, pc}
 803b29a:	bf00      	nop
 803b29c:	20001920 	.word	0x20001920
 803b2a0:	20001924 	.word	0x20001924

0803b2a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 803b2a4:	b580      	push	{r7, lr}
 803b2a6:	b082      	sub	sp, #8
 803b2a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 803b2aa:	f000 f97f 	bl	803b5ac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 803b2ae:	4b15      	ldr	r3, [pc, #84]	; (803b304 <prvCheckForValidListAndQueue+0x60>)
 803b2b0:	681b      	ldr	r3, [r3, #0]
 803b2b2:	2b00      	cmp	r3, #0
 803b2b4:	d120      	bne.n	803b2f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 803b2b6:	4814      	ldr	r0, [pc, #80]	; (803b308 <prvCheckForValidListAndQueue+0x64>)
 803b2b8:	f7fd f9a2 	bl	8038600 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 803b2bc:	4813      	ldr	r0, [pc, #76]	; (803b30c <prvCheckForValidListAndQueue+0x68>)
 803b2be:	f7fd f99f 	bl	8038600 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 803b2c2:	4b13      	ldr	r3, [pc, #76]	; (803b310 <prvCheckForValidListAndQueue+0x6c>)
 803b2c4:	4a10      	ldr	r2, [pc, #64]	; (803b308 <prvCheckForValidListAndQueue+0x64>)
 803b2c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 803b2c8:	4b12      	ldr	r3, [pc, #72]	; (803b314 <prvCheckForValidListAndQueue+0x70>)
 803b2ca:	4a10      	ldr	r2, [pc, #64]	; (803b30c <prvCheckForValidListAndQueue+0x68>)
 803b2cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 803b2ce:	2300      	movs	r3, #0
 803b2d0:	9300      	str	r3, [sp, #0]
 803b2d2:	4b11      	ldr	r3, [pc, #68]	; (803b318 <prvCheckForValidListAndQueue+0x74>)
 803b2d4:	4a11      	ldr	r2, [pc, #68]	; (803b31c <prvCheckForValidListAndQueue+0x78>)
 803b2d6:	2110      	movs	r1, #16
 803b2d8:	200a      	movs	r0, #10
 803b2da:	f7fd faad 	bl	8038838 <xQueueGenericCreateStatic>
 803b2de:	4602      	mov	r2, r0
 803b2e0:	4b08      	ldr	r3, [pc, #32]	; (803b304 <prvCheckForValidListAndQueue+0x60>)
 803b2e2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 803b2e4:	4b07      	ldr	r3, [pc, #28]	; (803b304 <prvCheckForValidListAndQueue+0x60>)
 803b2e6:	681b      	ldr	r3, [r3, #0]
 803b2e8:	2b00      	cmp	r3, #0
 803b2ea:	d005      	beq.n	803b2f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 803b2ec:	4b05      	ldr	r3, [pc, #20]	; (803b304 <prvCheckForValidListAndQueue+0x60>)
 803b2ee:	681b      	ldr	r3, [r3, #0]
 803b2f0:	490b      	ldr	r1, [pc, #44]	; (803b320 <prvCheckForValidListAndQueue+0x7c>)
 803b2f2:	4618      	mov	r0, r3
 803b2f4:	f7fe f942 	bl	803957c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 803b2f8:	f000 f986 	bl	803b608 <vPortExitCritical>
}
 803b2fc:	bf00      	nop
 803b2fe:	46bd      	mov	sp, r7
 803b300:	bd80      	pop	{r7, pc}
 803b302:	bf00      	nop
 803b304:	20001928 	.word	0x20001928
 803b308:	200018f8 	.word	0x200018f8
 803b30c:	2000190c 	.word	0x2000190c
 803b310:	20001920 	.word	0x20001920
 803b314:	20001924 	.word	0x20001924
 803b318:	200019d4 	.word	0x200019d4
 803b31c:	20001934 	.word	0x20001934
 803b320:	08043c08 	.word	0x08043c08

0803b324 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 803b324:	b580      	push	{r7, lr}
 803b326:	b08a      	sub	sp, #40	; 0x28
 803b328:	af00      	add	r7, sp, #0
 803b32a:	60f8      	str	r0, [r7, #12]
 803b32c:	60b9      	str	r1, [r7, #8]
 803b32e:	607a      	str	r2, [r7, #4]
 803b330:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 803b332:	f06f 0301 	mvn.w	r3, #1
 803b336:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 803b338:	68fb      	ldr	r3, [r7, #12]
 803b33a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 803b33c:	68bb      	ldr	r3, [r7, #8]
 803b33e:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 803b340:	687b      	ldr	r3, [r7, #4]
 803b342:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 803b344:	4b06      	ldr	r3, [pc, #24]	; (803b360 <xTimerPendFunctionCallFromISR+0x3c>)
 803b346:	6818      	ldr	r0, [r3, #0]
 803b348:	f107 0114 	add.w	r1, r7, #20
 803b34c:	2300      	movs	r3, #0
 803b34e:	683a      	ldr	r2, [r7, #0]
 803b350:	f7fd fcf6 	bl	8038d40 <xQueueGenericSendFromISR>
 803b354:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 803b356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 803b358:	4618      	mov	r0, r3
 803b35a:	3728      	adds	r7, #40	; 0x28
 803b35c:	46bd      	mov	sp, r7
 803b35e:	bd80      	pop	{r7, pc}
 803b360:	20001928 	.word	0x20001928

0803b364 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 803b364:	b480      	push	{r7}
 803b366:	b085      	sub	sp, #20
 803b368:	af00      	add	r7, sp, #0
 803b36a:	60f8      	str	r0, [r7, #12]
 803b36c:	60b9      	str	r1, [r7, #8]
 803b36e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 803b370:	68fb      	ldr	r3, [r7, #12]
 803b372:	3b04      	subs	r3, #4
 803b374:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 803b376:	68fb      	ldr	r3, [r7, #12]
 803b378:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 803b37c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 803b37e:	68fb      	ldr	r3, [r7, #12]
 803b380:	3b04      	subs	r3, #4
 803b382:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 803b384:	68bb      	ldr	r3, [r7, #8]
 803b386:	f023 0201 	bic.w	r2, r3, #1
 803b38a:	68fb      	ldr	r3, [r7, #12]
 803b38c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 803b38e:	68fb      	ldr	r3, [r7, #12]
 803b390:	3b04      	subs	r3, #4
 803b392:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 803b394:	4a0c      	ldr	r2, [pc, #48]	; (803b3c8 <pxPortInitialiseStack+0x64>)
 803b396:	68fb      	ldr	r3, [r7, #12]
 803b398:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 803b39a:	68fb      	ldr	r3, [r7, #12]
 803b39c:	3b14      	subs	r3, #20
 803b39e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 803b3a0:	687a      	ldr	r2, [r7, #4]
 803b3a2:	68fb      	ldr	r3, [r7, #12]
 803b3a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 803b3a6:	68fb      	ldr	r3, [r7, #12]
 803b3a8:	3b04      	subs	r3, #4
 803b3aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 803b3ac:	68fb      	ldr	r3, [r7, #12]
 803b3ae:	f06f 0202 	mvn.w	r2, #2
 803b3b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 803b3b4:	68fb      	ldr	r3, [r7, #12]
 803b3b6:	3b20      	subs	r3, #32
 803b3b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 803b3ba:	68fb      	ldr	r3, [r7, #12]
}
 803b3bc:	4618      	mov	r0, r3
 803b3be:	3714      	adds	r7, #20
 803b3c0:	46bd      	mov	sp, r7
 803b3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b3c6:	4770      	bx	lr
 803b3c8:	0803b3cd 	.word	0x0803b3cd

0803b3cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 803b3cc:	b480      	push	{r7}
 803b3ce:	b085      	sub	sp, #20
 803b3d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 803b3d2:	2300      	movs	r3, #0
 803b3d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 803b3d6:	4b11      	ldr	r3, [pc, #68]	; (803b41c <prvTaskExitError+0x50>)
 803b3d8:	681b      	ldr	r3, [r3, #0]
 803b3da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803b3de:	d009      	beq.n	803b3f4 <prvTaskExitError+0x28>
 803b3e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b3e4:	f383 8811 	msr	BASEPRI, r3
 803b3e8:	f3bf 8f6f 	isb	sy
 803b3ec:	f3bf 8f4f 	dsb	sy
 803b3f0:	60fb      	str	r3, [r7, #12]
 803b3f2:	e7fe      	b.n	803b3f2 <prvTaskExitError+0x26>
 803b3f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b3f8:	f383 8811 	msr	BASEPRI, r3
 803b3fc:	f3bf 8f6f 	isb	sy
 803b400:	f3bf 8f4f 	dsb	sy
 803b404:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 803b406:	bf00      	nop
 803b408:	687b      	ldr	r3, [r7, #4]
 803b40a:	2b00      	cmp	r3, #0
 803b40c:	d0fc      	beq.n	803b408 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 803b40e:	bf00      	nop
 803b410:	3714      	adds	r7, #20
 803b412:	46bd      	mov	sp, r7
 803b414:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b418:	4770      	bx	lr
 803b41a:	bf00      	nop
 803b41c:	200002a0 	.word	0x200002a0

0803b420 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 803b420:	4b07      	ldr	r3, [pc, #28]	; (803b440 <pxCurrentTCBConst2>)
 803b422:	6819      	ldr	r1, [r3, #0]
 803b424:	6808      	ldr	r0, [r1, #0]
 803b426:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803b42a:	f380 8809 	msr	PSP, r0
 803b42e:	f3bf 8f6f 	isb	sy
 803b432:	f04f 0000 	mov.w	r0, #0
 803b436:	f380 8811 	msr	BASEPRI, r0
 803b43a:	4770      	bx	lr
 803b43c:	f3af 8000 	nop.w

0803b440 <pxCurrentTCBConst2>:
 803b440:	200013f8 	.word	0x200013f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 803b444:	bf00      	nop
 803b446:	bf00      	nop

0803b448 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 803b448:	4808      	ldr	r0, [pc, #32]	; (803b46c <prvPortStartFirstTask+0x24>)
 803b44a:	6800      	ldr	r0, [r0, #0]
 803b44c:	6800      	ldr	r0, [r0, #0]
 803b44e:	f380 8808 	msr	MSP, r0
 803b452:	f04f 0000 	mov.w	r0, #0
 803b456:	f380 8814 	msr	CONTROL, r0
 803b45a:	b662      	cpsie	i
 803b45c:	b661      	cpsie	f
 803b45e:	f3bf 8f4f 	dsb	sy
 803b462:	f3bf 8f6f 	isb	sy
 803b466:	df00      	svc	0
 803b468:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 803b46a:	bf00      	nop
 803b46c:	e000ed08 	.word	0xe000ed08

0803b470 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 803b470:	b580      	push	{r7, lr}
 803b472:	b086      	sub	sp, #24
 803b474:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 803b476:	4b44      	ldr	r3, [pc, #272]	; (803b588 <xPortStartScheduler+0x118>)
 803b478:	681b      	ldr	r3, [r3, #0]
 803b47a:	4a44      	ldr	r2, [pc, #272]	; (803b58c <xPortStartScheduler+0x11c>)
 803b47c:	4293      	cmp	r3, r2
 803b47e:	d109      	bne.n	803b494 <xPortStartScheduler+0x24>
 803b480:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b484:	f383 8811 	msr	BASEPRI, r3
 803b488:	f3bf 8f6f 	isb	sy
 803b48c:	f3bf 8f4f 	dsb	sy
 803b490:	613b      	str	r3, [r7, #16]
 803b492:	e7fe      	b.n	803b492 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 803b494:	4b3c      	ldr	r3, [pc, #240]	; (803b588 <xPortStartScheduler+0x118>)
 803b496:	681b      	ldr	r3, [r3, #0]
 803b498:	4a3d      	ldr	r2, [pc, #244]	; (803b590 <xPortStartScheduler+0x120>)
 803b49a:	4293      	cmp	r3, r2
 803b49c:	d109      	bne.n	803b4b2 <xPortStartScheduler+0x42>
 803b49e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b4a2:	f383 8811 	msr	BASEPRI, r3
 803b4a6:	f3bf 8f6f 	isb	sy
 803b4aa:	f3bf 8f4f 	dsb	sy
 803b4ae:	60fb      	str	r3, [r7, #12]
 803b4b0:	e7fe      	b.n	803b4b0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 803b4b2:	4b38      	ldr	r3, [pc, #224]	; (803b594 <xPortStartScheduler+0x124>)
 803b4b4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 803b4b6:	697b      	ldr	r3, [r7, #20]
 803b4b8:	781b      	ldrb	r3, [r3, #0]
 803b4ba:	b2db      	uxtb	r3, r3
 803b4bc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 803b4be:	697b      	ldr	r3, [r7, #20]
 803b4c0:	22ff      	movs	r2, #255	; 0xff
 803b4c2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 803b4c4:	697b      	ldr	r3, [r7, #20]
 803b4c6:	781b      	ldrb	r3, [r3, #0]
 803b4c8:	b2db      	uxtb	r3, r3
 803b4ca:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 803b4cc:	78fb      	ldrb	r3, [r7, #3]
 803b4ce:	b2db      	uxtb	r3, r3
 803b4d0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 803b4d4:	b2da      	uxtb	r2, r3
 803b4d6:	4b30      	ldr	r3, [pc, #192]	; (803b598 <xPortStartScheduler+0x128>)
 803b4d8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 803b4da:	4b30      	ldr	r3, [pc, #192]	; (803b59c <xPortStartScheduler+0x12c>)
 803b4dc:	2207      	movs	r2, #7
 803b4de:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 803b4e0:	e009      	b.n	803b4f6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 803b4e2:	4b2e      	ldr	r3, [pc, #184]	; (803b59c <xPortStartScheduler+0x12c>)
 803b4e4:	681b      	ldr	r3, [r3, #0]
 803b4e6:	3b01      	subs	r3, #1
 803b4e8:	4a2c      	ldr	r2, [pc, #176]	; (803b59c <xPortStartScheduler+0x12c>)
 803b4ea:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 803b4ec:	78fb      	ldrb	r3, [r7, #3]
 803b4ee:	b2db      	uxtb	r3, r3
 803b4f0:	005b      	lsls	r3, r3, #1
 803b4f2:	b2db      	uxtb	r3, r3
 803b4f4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 803b4f6:	78fb      	ldrb	r3, [r7, #3]
 803b4f8:	b2db      	uxtb	r3, r3
 803b4fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 803b4fe:	2b80      	cmp	r3, #128	; 0x80
 803b500:	d0ef      	beq.n	803b4e2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 803b502:	4b26      	ldr	r3, [pc, #152]	; (803b59c <xPortStartScheduler+0x12c>)
 803b504:	681b      	ldr	r3, [r3, #0]
 803b506:	f1c3 0307 	rsb	r3, r3, #7
 803b50a:	2b04      	cmp	r3, #4
 803b50c:	d009      	beq.n	803b522 <xPortStartScheduler+0xb2>
 803b50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b512:	f383 8811 	msr	BASEPRI, r3
 803b516:	f3bf 8f6f 	isb	sy
 803b51a:	f3bf 8f4f 	dsb	sy
 803b51e:	60bb      	str	r3, [r7, #8]
 803b520:	e7fe      	b.n	803b520 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 803b522:	4b1e      	ldr	r3, [pc, #120]	; (803b59c <xPortStartScheduler+0x12c>)
 803b524:	681b      	ldr	r3, [r3, #0]
 803b526:	021b      	lsls	r3, r3, #8
 803b528:	4a1c      	ldr	r2, [pc, #112]	; (803b59c <xPortStartScheduler+0x12c>)
 803b52a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 803b52c:	4b1b      	ldr	r3, [pc, #108]	; (803b59c <xPortStartScheduler+0x12c>)
 803b52e:	681b      	ldr	r3, [r3, #0]
 803b530:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 803b534:	4a19      	ldr	r2, [pc, #100]	; (803b59c <xPortStartScheduler+0x12c>)
 803b536:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 803b538:	687b      	ldr	r3, [r7, #4]
 803b53a:	b2da      	uxtb	r2, r3
 803b53c:	697b      	ldr	r3, [r7, #20]
 803b53e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 803b540:	4b17      	ldr	r3, [pc, #92]	; (803b5a0 <xPortStartScheduler+0x130>)
 803b542:	681b      	ldr	r3, [r3, #0]
 803b544:	4a16      	ldr	r2, [pc, #88]	; (803b5a0 <xPortStartScheduler+0x130>)
 803b546:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 803b54a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 803b54c:	4b14      	ldr	r3, [pc, #80]	; (803b5a0 <xPortStartScheduler+0x130>)
 803b54e:	681b      	ldr	r3, [r3, #0]
 803b550:	4a13      	ldr	r2, [pc, #76]	; (803b5a0 <xPortStartScheduler+0x130>)
 803b552:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 803b556:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 803b558:	f000 f8d6 	bl	803b708 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 803b55c:	4b11      	ldr	r3, [pc, #68]	; (803b5a4 <xPortStartScheduler+0x134>)
 803b55e:	2200      	movs	r2, #0
 803b560:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 803b562:	f000 f8f5 	bl	803b750 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 803b566:	4b10      	ldr	r3, [pc, #64]	; (803b5a8 <xPortStartScheduler+0x138>)
 803b568:	681b      	ldr	r3, [r3, #0]
 803b56a:	4a0f      	ldr	r2, [pc, #60]	; (803b5a8 <xPortStartScheduler+0x138>)
 803b56c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 803b570:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 803b572:	f7ff ff69 	bl	803b448 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 803b576:	f7fe fc97 	bl	8039ea8 <vTaskSwitchContext>
	prvTaskExitError();
 803b57a:	f7ff ff27 	bl	803b3cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 803b57e:	2300      	movs	r3, #0
}
 803b580:	4618      	mov	r0, r3
 803b582:	3718      	adds	r7, #24
 803b584:	46bd      	mov	sp, r7
 803b586:	bd80      	pop	{r7, pc}
 803b588:	e000ed00 	.word	0xe000ed00
 803b58c:	410fc271 	.word	0x410fc271
 803b590:	410fc270 	.word	0x410fc270
 803b594:	e000e400 	.word	0xe000e400
 803b598:	20001a24 	.word	0x20001a24
 803b59c:	20001a28 	.word	0x20001a28
 803b5a0:	e000ed20 	.word	0xe000ed20
 803b5a4:	200002a0 	.word	0x200002a0
 803b5a8:	e000ef34 	.word	0xe000ef34

0803b5ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 803b5ac:	b480      	push	{r7}
 803b5ae:	b083      	sub	sp, #12
 803b5b0:	af00      	add	r7, sp, #0
 803b5b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b5b6:	f383 8811 	msr	BASEPRI, r3
 803b5ba:	f3bf 8f6f 	isb	sy
 803b5be:	f3bf 8f4f 	dsb	sy
 803b5c2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 803b5c4:	4b0e      	ldr	r3, [pc, #56]	; (803b600 <vPortEnterCritical+0x54>)
 803b5c6:	681b      	ldr	r3, [r3, #0]
 803b5c8:	3301      	adds	r3, #1
 803b5ca:	4a0d      	ldr	r2, [pc, #52]	; (803b600 <vPortEnterCritical+0x54>)
 803b5cc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 803b5ce:	4b0c      	ldr	r3, [pc, #48]	; (803b600 <vPortEnterCritical+0x54>)
 803b5d0:	681b      	ldr	r3, [r3, #0]
 803b5d2:	2b01      	cmp	r3, #1
 803b5d4:	d10e      	bne.n	803b5f4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 803b5d6:	4b0b      	ldr	r3, [pc, #44]	; (803b604 <vPortEnterCritical+0x58>)
 803b5d8:	681b      	ldr	r3, [r3, #0]
 803b5da:	b2db      	uxtb	r3, r3
 803b5dc:	2b00      	cmp	r3, #0
 803b5de:	d009      	beq.n	803b5f4 <vPortEnterCritical+0x48>
 803b5e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b5e4:	f383 8811 	msr	BASEPRI, r3
 803b5e8:	f3bf 8f6f 	isb	sy
 803b5ec:	f3bf 8f4f 	dsb	sy
 803b5f0:	603b      	str	r3, [r7, #0]
 803b5f2:	e7fe      	b.n	803b5f2 <vPortEnterCritical+0x46>
	}
}
 803b5f4:	bf00      	nop
 803b5f6:	370c      	adds	r7, #12
 803b5f8:	46bd      	mov	sp, r7
 803b5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b5fe:	4770      	bx	lr
 803b600:	200002a0 	.word	0x200002a0
 803b604:	e000ed04 	.word	0xe000ed04

0803b608 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 803b608:	b480      	push	{r7}
 803b60a:	b083      	sub	sp, #12
 803b60c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 803b60e:	4b11      	ldr	r3, [pc, #68]	; (803b654 <vPortExitCritical+0x4c>)
 803b610:	681b      	ldr	r3, [r3, #0]
 803b612:	2b00      	cmp	r3, #0
 803b614:	d109      	bne.n	803b62a <vPortExitCritical+0x22>
 803b616:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b61a:	f383 8811 	msr	BASEPRI, r3
 803b61e:	f3bf 8f6f 	isb	sy
 803b622:	f3bf 8f4f 	dsb	sy
 803b626:	607b      	str	r3, [r7, #4]
 803b628:	e7fe      	b.n	803b628 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 803b62a:	4b0a      	ldr	r3, [pc, #40]	; (803b654 <vPortExitCritical+0x4c>)
 803b62c:	681b      	ldr	r3, [r3, #0]
 803b62e:	3b01      	subs	r3, #1
 803b630:	4a08      	ldr	r2, [pc, #32]	; (803b654 <vPortExitCritical+0x4c>)
 803b632:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 803b634:	4b07      	ldr	r3, [pc, #28]	; (803b654 <vPortExitCritical+0x4c>)
 803b636:	681b      	ldr	r3, [r3, #0]
 803b638:	2b00      	cmp	r3, #0
 803b63a:	d104      	bne.n	803b646 <vPortExitCritical+0x3e>
 803b63c:	2300      	movs	r3, #0
 803b63e:	603b      	str	r3, [r7, #0]
	__asm volatile
 803b640:	683b      	ldr	r3, [r7, #0]
 803b642:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 803b646:	bf00      	nop
 803b648:	370c      	adds	r7, #12
 803b64a:	46bd      	mov	sp, r7
 803b64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b650:	4770      	bx	lr
 803b652:	bf00      	nop
 803b654:	200002a0 	.word	0x200002a0
	...

0803b660 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 803b660:	f3ef 8009 	mrs	r0, PSP
 803b664:	f3bf 8f6f 	isb	sy
 803b668:	4b15      	ldr	r3, [pc, #84]	; (803b6c0 <pxCurrentTCBConst>)
 803b66a:	681a      	ldr	r2, [r3, #0]
 803b66c:	f01e 0f10 	tst.w	lr, #16
 803b670:	bf08      	it	eq
 803b672:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 803b676:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803b67a:	6010      	str	r0, [r2, #0]
 803b67c:	e92d 0009 	stmdb	sp!, {r0, r3}
 803b680:	f04f 0050 	mov.w	r0, #80	; 0x50
 803b684:	f380 8811 	msr	BASEPRI, r0
 803b688:	f3bf 8f4f 	dsb	sy
 803b68c:	f3bf 8f6f 	isb	sy
 803b690:	f7fe fc0a 	bl	8039ea8 <vTaskSwitchContext>
 803b694:	f04f 0000 	mov.w	r0, #0
 803b698:	f380 8811 	msr	BASEPRI, r0
 803b69c:	bc09      	pop	{r0, r3}
 803b69e:	6819      	ldr	r1, [r3, #0]
 803b6a0:	6808      	ldr	r0, [r1, #0]
 803b6a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803b6a6:	f01e 0f10 	tst.w	lr, #16
 803b6aa:	bf08      	it	eq
 803b6ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 803b6b0:	f380 8809 	msr	PSP, r0
 803b6b4:	f3bf 8f6f 	isb	sy
 803b6b8:	4770      	bx	lr
 803b6ba:	bf00      	nop
 803b6bc:	f3af 8000 	nop.w

0803b6c0 <pxCurrentTCBConst>:
 803b6c0:	200013f8 	.word	0x200013f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 803b6c4:	bf00      	nop
 803b6c6:	bf00      	nop

0803b6c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 803b6c8:	b580      	push	{r7, lr}
 803b6ca:	b082      	sub	sp, #8
 803b6cc:	af00      	add	r7, sp, #0
	__asm volatile
 803b6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b6d2:	f383 8811 	msr	BASEPRI, r3
 803b6d6:	f3bf 8f6f 	isb	sy
 803b6da:	f3bf 8f4f 	dsb	sy
 803b6de:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 803b6e0:	f7fe fb2a 	bl	8039d38 <xTaskIncrementTick>
 803b6e4:	4603      	mov	r3, r0
 803b6e6:	2b00      	cmp	r3, #0
 803b6e8:	d003      	beq.n	803b6f2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 803b6ea:	4b06      	ldr	r3, [pc, #24]	; (803b704 <SysTick_Handler+0x3c>)
 803b6ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803b6f0:	601a      	str	r2, [r3, #0]
 803b6f2:	2300      	movs	r3, #0
 803b6f4:	603b      	str	r3, [r7, #0]
	__asm volatile
 803b6f6:	683b      	ldr	r3, [r7, #0]
 803b6f8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 803b6fc:	bf00      	nop
 803b6fe:	3708      	adds	r7, #8
 803b700:	46bd      	mov	sp, r7
 803b702:	bd80      	pop	{r7, pc}
 803b704:	e000ed04 	.word	0xe000ed04

0803b708 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 803b708:	b480      	push	{r7}
 803b70a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 803b70c:	4b0b      	ldr	r3, [pc, #44]	; (803b73c <vPortSetupTimerInterrupt+0x34>)
 803b70e:	2200      	movs	r2, #0
 803b710:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 803b712:	4b0b      	ldr	r3, [pc, #44]	; (803b740 <vPortSetupTimerInterrupt+0x38>)
 803b714:	2200      	movs	r2, #0
 803b716:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 803b718:	4b0a      	ldr	r3, [pc, #40]	; (803b744 <vPortSetupTimerInterrupt+0x3c>)
 803b71a:	681b      	ldr	r3, [r3, #0]
 803b71c:	4a0a      	ldr	r2, [pc, #40]	; (803b748 <vPortSetupTimerInterrupt+0x40>)
 803b71e:	fba2 2303 	umull	r2, r3, r2, r3
 803b722:	099b      	lsrs	r3, r3, #6
 803b724:	4a09      	ldr	r2, [pc, #36]	; (803b74c <vPortSetupTimerInterrupt+0x44>)
 803b726:	3b01      	subs	r3, #1
 803b728:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 803b72a:	4b04      	ldr	r3, [pc, #16]	; (803b73c <vPortSetupTimerInterrupt+0x34>)
 803b72c:	2207      	movs	r2, #7
 803b72e:	601a      	str	r2, [r3, #0]
}
 803b730:	bf00      	nop
 803b732:	46bd      	mov	sp, r7
 803b734:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b738:	4770      	bx	lr
 803b73a:	bf00      	nop
 803b73c:	e000e010 	.word	0xe000e010
 803b740:	e000e018 	.word	0xe000e018
 803b744:	20000294 	.word	0x20000294
 803b748:	10624dd3 	.word	0x10624dd3
 803b74c:	e000e014 	.word	0xe000e014

0803b750 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 803b750:	f8df 000c 	ldr.w	r0, [pc, #12]	; 803b760 <vPortEnableVFP+0x10>
 803b754:	6801      	ldr	r1, [r0, #0]
 803b756:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 803b75a:	6001      	str	r1, [r0, #0]
 803b75c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 803b75e:	bf00      	nop
 803b760:	e000ed88 	.word	0xe000ed88

0803b764 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 803b764:	b480      	push	{r7}
 803b766:	b085      	sub	sp, #20
 803b768:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 803b76a:	f3ef 8305 	mrs	r3, IPSR
 803b76e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 803b770:	68fb      	ldr	r3, [r7, #12]
 803b772:	2b0f      	cmp	r3, #15
 803b774:	d913      	bls.n	803b79e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 803b776:	4a16      	ldr	r2, [pc, #88]	; (803b7d0 <vPortValidateInterruptPriority+0x6c>)
 803b778:	68fb      	ldr	r3, [r7, #12]
 803b77a:	4413      	add	r3, r2
 803b77c:	781b      	ldrb	r3, [r3, #0]
 803b77e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 803b780:	4b14      	ldr	r3, [pc, #80]	; (803b7d4 <vPortValidateInterruptPriority+0x70>)
 803b782:	781b      	ldrb	r3, [r3, #0]
 803b784:	7afa      	ldrb	r2, [r7, #11]
 803b786:	429a      	cmp	r2, r3
 803b788:	d209      	bcs.n	803b79e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 803b78a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b78e:	f383 8811 	msr	BASEPRI, r3
 803b792:	f3bf 8f6f 	isb	sy
 803b796:	f3bf 8f4f 	dsb	sy
 803b79a:	607b      	str	r3, [r7, #4]
 803b79c:	e7fe      	b.n	803b79c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 803b79e:	4b0e      	ldr	r3, [pc, #56]	; (803b7d8 <vPortValidateInterruptPriority+0x74>)
 803b7a0:	681b      	ldr	r3, [r3, #0]
 803b7a2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 803b7a6:	4b0d      	ldr	r3, [pc, #52]	; (803b7dc <vPortValidateInterruptPriority+0x78>)
 803b7a8:	681b      	ldr	r3, [r3, #0]
 803b7aa:	429a      	cmp	r2, r3
 803b7ac:	d909      	bls.n	803b7c2 <vPortValidateInterruptPriority+0x5e>
 803b7ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b7b2:	f383 8811 	msr	BASEPRI, r3
 803b7b6:	f3bf 8f6f 	isb	sy
 803b7ba:	f3bf 8f4f 	dsb	sy
 803b7be:	603b      	str	r3, [r7, #0]
 803b7c0:	e7fe      	b.n	803b7c0 <vPortValidateInterruptPriority+0x5c>
	}
 803b7c2:	bf00      	nop
 803b7c4:	3714      	adds	r7, #20
 803b7c6:	46bd      	mov	sp, r7
 803b7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b7cc:	4770      	bx	lr
 803b7ce:	bf00      	nop
 803b7d0:	e000e3f0 	.word	0xe000e3f0
 803b7d4:	20001a24 	.word	0x20001a24
 803b7d8:	e000ed0c 	.word	0xe000ed0c
 803b7dc:	20001a28 	.word	0x20001a28

0803b7e0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 803b7e0:	b580      	push	{r7, lr}
 803b7e2:	b08a      	sub	sp, #40	; 0x28
 803b7e4:	af00      	add	r7, sp, #0
 803b7e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 803b7e8:	2300      	movs	r3, #0
 803b7ea:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 803b7ec:	f7fe f9d8 	bl	8039ba0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 803b7f0:	4b57      	ldr	r3, [pc, #348]	; (803b950 <pvPortMalloc+0x170>)
 803b7f2:	681b      	ldr	r3, [r3, #0]
 803b7f4:	2b00      	cmp	r3, #0
 803b7f6:	d101      	bne.n	803b7fc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 803b7f8:	f000 f90c 	bl	803ba14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 803b7fc:	4b55      	ldr	r3, [pc, #340]	; (803b954 <pvPortMalloc+0x174>)
 803b7fe:	681a      	ldr	r2, [r3, #0]
 803b800:	687b      	ldr	r3, [r7, #4]
 803b802:	4013      	ands	r3, r2
 803b804:	2b00      	cmp	r3, #0
 803b806:	f040 808c 	bne.w	803b922 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 803b80a:	687b      	ldr	r3, [r7, #4]
 803b80c:	2b00      	cmp	r3, #0
 803b80e:	d01c      	beq.n	803b84a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 803b810:	2208      	movs	r2, #8
 803b812:	687b      	ldr	r3, [r7, #4]
 803b814:	4413      	add	r3, r2
 803b816:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 803b818:	687b      	ldr	r3, [r7, #4]
 803b81a:	f003 0307 	and.w	r3, r3, #7
 803b81e:	2b00      	cmp	r3, #0
 803b820:	d013      	beq.n	803b84a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 803b822:	687b      	ldr	r3, [r7, #4]
 803b824:	f023 0307 	bic.w	r3, r3, #7
 803b828:	3308      	adds	r3, #8
 803b82a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 803b82c:	687b      	ldr	r3, [r7, #4]
 803b82e:	f003 0307 	and.w	r3, r3, #7
 803b832:	2b00      	cmp	r3, #0
 803b834:	d009      	beq.n	803b84a <pvPortMalloc+0x6a>
 803b836:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b83a:	f383 8811 	msr	BASEPRI, r3
 803b83e:	f3bf 8f6f 	isb	sy
 803b842:	f3bf 8f4f 	dsb	sy
 803b846:	617b      	str	r3, [r7, #20]
 803b848:	e7fe      	b.n	803b848 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 803b84a:	687b      	ldr	r3, [r7, #4]
 803b84c:	2b00      	cmp	r3, #0
 803b84e:	d068      	beq.n	803b922 <pvPortMalloc+0x142>
 803b850:	4b41      	ldr	r3, [pc, #260]	; (803b958 <pvPortMalloc+0x178>)
 803b852:	681b      	ldr	r3, [r3, #0]
 803b854:	687a      	ldr	r2, [r7, #4]
 803b856:	429a      	cmp	r2, r3
 803b858:	d863      	bhi.n	803b922 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 803b85a:	4b40      	ldr	r3, [pc, #256]	; (803b95c <pvPortMalloc+0x17c>)
 803b85c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 803b85e:	4b3f      	ldr	r3, [pc, #252]	; (803b95c <pvPortMalloc+0x17c>)
 803b860:	681b      	ldr	r3, [r3, #0]
 803b862:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 803b864:	e004      	b.n	803b870 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 803b866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b868:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 803b86a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b86c:	681b      	ldr	r3, [r3, #0]
 803b86e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 803b870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b872:	685b      	ldr	r3, [r3, #4]
 803b874:	687a      	ldr	r2, [r7, #4]
 803b876:	429a      	cmp	r2, r3
 803b878:	d903      	bls.n	803b882 <pvPortMalloc+0xa2>
 803b87a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b87c:	681b      	ldr	r3, [r3, #0]
 803b87e:	2b00      	cmp	r3, #0
 803b880:	d1f1      	bne.n	803b866 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 803b882:	4b33      	ldr	r3, [pc, #204]	; (803b950 <pvPortMalloc+0x170>)
 803b884:	681b      	ldr	r3, [r3, #0]
 803b886:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803b888:	429a      	cmp	r2, r3
 803b88a:	d04a      	beq.n	803b922 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 803b88c:	6a3b      	ldr	r3, [r7, #32]
 803b88e:	681b      	ldr	r3, [r3, #0]
 803b890:	2208      	movs	r2, #8
 803b892:	4413      	add	r3, r2
 803b894:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 803b896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b898:	681a      	ldr	r2, [r3, #0]
 803b89a:	6a3b      	ldr	r3, [r7, #32]
 803b89c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 803b89e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b8a0:	685a      	ldr	r2, [r3, #4]
 803b8a2:	687b      	ldr	r3, [r7, #4]
 803b8a4:	1ad2      	subs	r2, r2, r3
 803b8a6:	2308      	movs	r3, #8
 803b8a8:	005b      	lsls	r3, r3, #1
 803b8aa:	429a      	cmp	r2, r3
 803b8ac:	d91e      	bls.n	803b8ec <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 803b8ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803b8b0:	687b      	ldr	r3, [r7, #4]
 803b8b2:	4413      	add	r3, r2
 803b8b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 803b8b6:	69bb      	ldr	r3, [r7, #24]
 803b8b8:	f003 0307 	and.w	r3, r3, #7
 803b8bc:	2b00      	cmp	r3, #0
 803b8be:	d009      	beq.n	803b8d4 <pvPortMalloc+0xf4>
 803b8c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b8c4:	f383 8811 	msr	BASEPRI, r3
 803b8c8:	f3bf 8f6f 	isb	sy
 803b8cc:	f3bf 8f4f 	dsb	sy
 803b8d0:	613b      	str	r3, [r7, #16]
 803b8d2:	e7fe      	b.n	803b8d2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 803b8d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b8d6:	685a      	ldr	r2, [r3, #4]
 803b8d8:	687b      	ldr	r3, [r7, #4]
 803b8da:	1ad2      	subs	r2, r2, r3
 803b8dc:	69bb      	ldr	r3, [r7, #24]
 803b8de:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 803b8e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b8e2:	687a      	ldr	r2, [r7, #4]
 803b8e4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 803b8e6:	69b8      	ldr	r0, [r7, #24]
 803b8e8:	f000 f8f6 	bl	803bad8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 803b8ec:	4b1a      	ldr	r3, [pc, #104]	; (803b958 <pvPortMalloc+0x178>)
 803b8ee:	681a      	ldr	r2, [r3, #0]
 803b8f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b8f2:	685b      	ldr	r3, [r3, #4]
 803b8f4:	1ad3      	subs	r3, r2, r3
 803b8f6:	4a18      	ldr	r2, [pc, #96]	; (803b958 <pvPortMalloc+0x178>)
 803b8f8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 803b8fa:	4b17      	ldr	r3, [pc, #92]	; (803b958 <pvPortMalloc+0x178>)
 803b8fc:	681a      	ldr	r2, [r3, #0]
 803b8fe:	4b18      	ldr	r3, [pc, #96]	; (803b960 <pvPortMalloc+0x180>)
 803b900:	681b      	ldr	r3, [r3, #0]
 803b902:	429a      	cmp	r2, r3
 803b904:	d203      	bcs.n	803b90e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 803b906:	4b14      	ldr	r3, [pc, #80]	; (803b958 <pvPortMalloc+0x178>)
 803b908:	681b      	ldr	r3, [r3, #0]
 803b90a:	4a15      	ldr	r2, [pc, #84]	; (803b960 <pvPortMalloc+0x180>)
 803b90c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 803b90e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b910:	685a      	ldr	r2, [r3, #4]
 803b912:	4b10      	ldr	r3, [pc, #64]	; (803b954 <pvPortMalloc+0x174>)
 803b914:	681b      	ldr	r3, [r3, #0]
 803b916:	431a      	orrs	r2, r3
 803b918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b91a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 803b91c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b91e:	2200      	movs	r2, #0
 803b920:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 803b922:	f7fe f94b 	bl	8039bbc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 803b926:	69fb      	ldr	r3, [r7, #28]
 803b928:	f003 0307 	and.w	r3, r3, #7
 803b92c:	2b00      	cmp	r3, #0
 803b92e:	d009      	beq.n	803b944 <pvPortMalloc+0x164>
 803b930:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b934:	f383 8811 	msr	BASEPRI, r3
 803b938:	f3bf 8f6f 	isb	sy
 803b93c:	f3bf 8f4f 	dsb	sy
 803b940:	60fb      	str	r3, [r7, #12]
 803b942:	e7fe      	b.n	803b942 <pvPortMalloc+0x162>
	return pvReturn;
 803b944:	69fb      	ldr	r3, [r7, #28]
}
 803b946:	4618      	mov	r0, r3
 803b948:	3728      	adds	r7, #40	; 0x28
 803b94a:	46bd      	mov	sp, r7
 803b94c:	bd80      	pop	{r7, pc}
 803b94e:	bf00      	nop
 803b950:	20007fc4 	.word	0x20007fc4
 803b954:	20007fd0 	.word	0x20007fd0
 803b958:	20007fc8 	.word	0x20007fc8
 803b95c:	20007fbc 	.word	0x20007fbc
 803b960:	20007fcc 	.word	0x20007fcc

0803b964 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 803b964:	b580      	push	{r7, lr}
 803b966:	b086      	sub	sp, #24
 803b968:	af00      	add	r7, sp, #0
 803b96a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 803b96c:	687b      	ldr	r3, [r7, #4]
 803b96e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 803b970:	687b      	ldr	r3, [r7, #4]
 803b972:	2b00      	cmp	r3, #0
 803b974:	d046      	beq.n	803ba04 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 803b976:	2308      	movs	r3, #8
 803b978:	425b      	negs	r3, r3
 803b97a:	697a      	ldr	r2, [r7, #20]
 803b97c:	4413      	add	r3, r2
 803b97e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 803b980:	697b      	ldr	r3, [r7, #20]
 803b982:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 803b984:	693b      	ldr	r3, [r7, #16]
 803b986:	685a      	ldr	r2, [r3, #4]
 803b988:	4b20      	ldr	r3, [pc, #128]	; (803ba0c <vPortFree+0xa8>)
 803b98a:	681b      	ldr	r3, [r3, #0]
 803b98c:	4013      	ands	r3, r2
 803b98e:	2b00      	cmp	r3, #0
 803b990:	d109      	bne.n	803b9a6 <vPortFree+0x42>
 803b992:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b996:	f383 8811 	msr	BASEPRI, r3
 803b99a:	f3bf 8f6f 	isb	sy
 803b99e:	f3bf 8f4f 	dsb	sy
 803b9a2:	60fb      	str	r3, [r7, #12]
 803b9a4:	e7fe      	b.n	803b9a4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 803b9a6:	693b      	ldr	r3, [r7, #16]
 803b9a8:	681b      	ldr	r3, [r3, #0]
 803b9aa:	2b00      	cmp	r3, #0
 803b9ac:	d009      	beq.n	803b9c2 <vPortFree+0x5e>
 803b9ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b9b2:	f383 8811 	msr	BASEPRI, r3
 803b9b6:	f3bf 8f6f 	isb	sy
 803b9ba:	f3bf 8f4f 	dsb	sy
 803b9be:	60bb      	str	r3, [r7, #8]
 803b9c0:	e7fe      	b.n	803b9c0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 803b9c2:	693b      	ldr	r3, [r7, #16]
 803b9c4:	685a      	ldr	r2, [r3, #4]
 803b9c6:	4b11      	ldr	r3, [pc, #68]	; (803ba0c <vPortFree+0xa8>)
 803b9c8:	681b      	ldr	r3, [r3, #0]
 803b9ca:	4013      	ands	r3, r2
 803b9cc:	2b00      	cmp	r3, #0
 803b9ce:	d019      	beq.n	803ba04 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 803b9d0:	693b      	ldr	r3, [r7, #16]
 803b9d2:	681b      	ldr	r3, [r3, #0]
 803b9d4:	2b00      	cmp	r3, #0
 803b9d6:	d115      	bne.n	803ba04 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 803b9d8:	693b      	ldr	r3, [r7, #16]
 803b9da:	685a      	ldr	r2, [r3, #4]
 803b9dc:	4b0b      	ldr	r3, [pc, #44]	; (803ba0c <vPortFree+0xa8>)
 803b9de:	681b      	ldr	r3, [r3, #0]
 803b9e0:	43db      	mvns	r3, r3
 803b9e2:	401a      	ands	r2, r3
 803b9e4:	693b      	ldr	r3, [r7, #16]
 803b9e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 803b9e8:	f7fe f8da 	bl	8039ba0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 803b9ec:	693b      	ldr	r3, [r7, #16]
 803b9ee:	685a      	ldr	r2, [r3, #4]
 803b9f0:	4b07      	ldr	r3, [pc, #28]	; (803ba10 <vPortFree+0xac>)
 803b9f2:	681b      	ldr	r3, [r3, #0]
 803b9f4:	4413      	add	r3, r2
 803b9f6:	4a06      	ldr	r2, [pc, #24]	; (803ba10 <vPortFree+0xac>)
 803b9f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 803b9fa:	6938      	ldr	r0, [r7, #16]
 803b9fc:	f000 f86c 	bl	803bad8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 803ba00:	f7fe f8dc 	bl	8039bbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 803ba04:	bf00      	nop
 803ba06:	3718      	adds	r7, #24
 803ba08:	46bd      	mov	sp, r7
 803ba0a:	bd80      	pop	{r7, pc}
 803ba0c:	20007fd0 	.word	0x20007fd0
 803ba10:	20007fc8 	.word	0x20007fc8

0803ba14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 803ba14:	b480      	push	{r7}
 803ba16:	b085      	sub	sp, #20
 803ba18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 803ba1a:	f246 5390 	movw	r3, #26000	; 0x6590
 803ba1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 803ba20:	4b27      	ldr	r3, [pc, #156]	; (803bac0 <prvHeapInit+0xac>)
 803ba22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 803ba24:	68fb      	ldr	r3, [r7, #12]
 803ba26:	f003 0307 	and.w	r3, r3, #7
 803ba2a:	2b00      	cmp	r3, #0
 803ba2c:	d00c      	beq.n	803ba48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 803ba2e:	68fb      	ldr	r3, [r7, #12]
 803ba30:	3307      	adds	r3, #7
 803ba32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 803ba34:	68fb      	ldr	r3, [r7, #12]
 803ba36:	f023 0307 	bic.w	r3, r3, #7
 803ba3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 803ba3c:	68ba      	ldr	r2, [r7, #8]
 803ba3e:	68fb      	ldr	r3, [r7, #12]
 803ba40:	1ad3      	subs	r3, r2, r3
 803ba42:	4a1f      	ldr	r2, [pc, #124]	; (803bac0 <prvHeapInit+0xac>)
 803ba44:	4413      	add	r3, r2
 803ba46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 803ba48:	68fb      	ldr	r3, [r7, #12]
 803ba4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 803ba4c:	4a1d      	ldr	r2, [pc, #116]	; (803bac4 <prvHeapInit+0xb0>)
 803ba4e:	687b      	ldr	r3, [r7, #4]
 803ba50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 803ba52:	4b1c      	ldr	r3, [pc, #112]	; (803bac4 <prvHeapInit+0xb0>)
 803ba54:	2200      	movs	r2, #0
 803ba56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 803ba58:	687b      	ldr	r3, [r7, #4]
 803ba5a:	68ba      	ldr	r2, [r7, #8]
 803ba5c:	4413      	add	r3, r2
 803ba5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 803ba60:	2208      	movs	r2, #8
 803ba62:	68fb      	ldr	r3, [r7, #12]
 803ba64:	1a9b      	subs	r3, r3, r2
 803ba66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 803ba68:	68fb      	ldr	r3, [r7, #12]
 803ba6a:	f023 0307 	bic.w	r3, r3, #7
 803ba6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 803ba70:	68fb      	ldr	r3, [r7, #12]
 803ba72:	4a15      	ldr	r2, [pc, #84]	; (803bac8 <prvHeapInit+0xb4>)
 803ba74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 803ba76:	4b14      	ldr	r3, [pc, #80]	; (803bac8 <prvHeapInit+0xb4>)
 803ba78:	681b      	ldr	r3, [r3, #0]
 803ba7a:	2200      	movs	r2, #0
 803ba7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 803ba7e:	4b12      	ldr	r3, [pc, #72]	; (803bac8 <prvHeapInit+0xb4>)
 803ba80:	681b      	ldr	r3, [r3, #0]
 803ba82:	2200      	movs	r2, #0
 803ba84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 803ba86:	687b      	ldr	r3, [r7, #4]
 803ba88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 803ba8a:	683b      	ldr	r3, [r7, #0]
 803ba8c:	68fa      	ldr	r2, [r7, #12]
 803ba8e:	1ad2      	subs	r2, r2, r3
 803ba90:	683b      	ldr	r3, [r7, #0]
 803ba92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 803ba94:	4b0c      	ldr	r3, [pc, #48]	; (803bac8 <prvHeapInit+0xb4>)
 803ba96:	681a      	ldr	r2, [r3, #0]
 803ba98:	683b      	ldr	r3, [r7, #0]
 803ba9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 803ba9c:	683b      	ldr	r3, [r7, #0]
 803ba9e:	685b      	ldr	r3, [r3, #4]
 803baa0:	4a0a      	ldr	r2, [pc, #40]	; (803bacc <prvHeapInit+0xb8>)
 803baa2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 803baa4:	683b      	ldr	r3, [r7, #0]
 803baa6:	685b      	ldr	r3, [r3, #4]
 803baa8:	4a09      	ldr	r2, [pc, #36]	; (803bad0 <prvHeapInit+0xbc>)
 803baaa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 803baac:	4b09      	ldr	r3, [pc, #36]	; (803bad4 <prvHeapInit+0xc0>)
 803baae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 803bab2:	601a      	str	r2, [r3, #0]
}
 803bab4:	bf00      	nop
 803bab6:	3714      	adds	r7, #20
 803bab8:	46bd      	mov	sp, r7
 803baba:	f85d 7b04 	ldr.w	r7, [sp], #4
 803babe:	4770      	bx	lr
 803bac0:	20001a2c 	.word	0x20001a2c
 803bac4:	20007fbc 	.word	0x20007fbc
 803bac8:	20007fc4 	.word	0x20007fc4
 803bacc:	20007fcc 	.word	0x20007fcc
 803bad0:	20007fc8 	.word	0x20007fc8
 803bad4:	20007fd0 	.word	0x20007fd0

0803bad8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 803bad8:	b480      	push	{r7}
 803bada:	b085      	sub	sp, #20
 803badc:	af00      	add	r7, sp, #0
 803bade:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 803bae0:	4b28      	ldr	r3, [pc, #160]	; (803bb84 <prvInsertBlockIntoFreeList+0xac>)
 803bae2:	60fb      	str	r3, [r7, #12]
 803bae4:	e002      	b.n	803baec <prvInsertBlockIntoFreeList+0x14>
 803bae6:	68fb      	ldr	r3, [r7, #12]
 803bae8:	681b      	ldr	r3, [r3, #0]
 803baea:	60fb      	str	r3, [r7, #12]
 803baec:	68fb      	ldr	r3, [r7, #12]
 803baee:	681b      	ldr	r3, [r3, #0]
 803baf0:	687a      	ldr	r2, [r7, #4]
 803baf2:	429a      	cmp	r2, r3
 803baf4:	d8f7      	bhi.n	803bae6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 803baf6:	68fb      	ldr	r3, [r7, #12]
 803baf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 803bafa:	68fb      	ldr	r3, [r7, #12]
 803bafc:	685b      	ldr	r3, [r3, #4]
 803bafe:	68ba      	ldr	r2, [r7, #8]
 803bb00:	4413      	add	r3, r2
 803bb02:	687a      	ldr	r2, [r7, #4]
 803bb04:	429a      	cmp	r2, r3
 803bb06:	d108      	bne.n	803bb1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 803bb08:	68fb      	ldr	r3, [r7, #12]
 803bb0a:	685a      	ldr	r2, [r3, #4]
 803bb0c:	687b      	ldr	r3, [r7, #4]
 803bb0e:	685b      	ldr	r3, [r3, #4]
 803bb10:	441a      	add	r2, r3
 803bb12:	68fb      	ldr	r3, [r7, #12]
 803bb14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 803bb16:	68fb      	ldr	r3, [r7, #12]
 803bb18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 803bb1a:	687b      	ldr	r3, [r7, #4]
 803bb1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 803bb1e:	687b      	ldr	r3, [r7, #4]
 803bb20:	685b      	ldr	r3, [r3, #4]
 803bb22:	68ba      	ldr	r2, [r7, #8]
 803bb24:	441a      	add	r2, r3
 803bb26:	68fb      	ldr	r3, [r7, #12]
 803bb28:	681b      	ldr	r3, [r3, #0]
 803bb2a:	429a      	cmp	r2, r3
 803bb2c:	d118      	bne.n	803bb60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 803bb2e:	68fb      	ldr	r3, [r7, #12]
 803bb30:	681a      	ldr	r2, [r3, #0]
 803bb32:	4b15      	ldr	r3, [pc, #84]	; (803bb88 <prvInsertBlockIntoFreeList+0xb0>)
 803bb34:	681b      	ldr	r3, [r3, #0]
 803bb36:	429a      	cmp	r2, r3
 803bb38:	d00d      	beq.n	803bb56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 803bb3a:	687b      	ldr	r3, [r7, #4]
 803bb3c:	685a      	ldr	r2, [r3, #4]
 803bb3e:	68fb      	ldr	r3, [r7, #12]
 803bb40:	681b      	ldr	r3, [r3, #0]
 803bb42:	685b      	ldr	r3, [r3, #4]
 803bb44:	441a      	add	r2, r3
 803bb46:	687b      	ldr	r3, [r7, #4]
 803bb48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 803bb4a:	68fb      	ldr	r3, [r7, #12]
 803bb4c:	681b      	ldr	r3, [r3, #0]
 803bb4e:	681a      	ldr	r2, [r3, #0]
 803bb50:	687b      	ldr	r3, [r7, #4]
 803bb52:	601a      	str	r2, [r3, #0]
 803bb54:	e008      	b.n	803bb68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 803bb56:	4b0c      	ldr	r3, [pc, #48]	; (803bb88 <prvInsertBlockIntoFreeList+0xb0>)
 803bb58:	681a      	ldr	r2, [r3, #0]
 803bb5a:	687b      	ldr	r3, [r7, #4]
 803bb5c:	601a      	str	r2, [r3, #0]
 803bb5e:	e003      	b.n	803bb68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 803bb60:	68fb      	ldr	r3, [r7, #12]
 803bb62:	681a      	ldr	r2, [r3, #0]
 803bb64:	687b      	ldr	r3, [r7, #4]
 803bb66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 803bb68:	68fa      	ldr	r2, [r7, #12]
 803bb6a:	687b      	ldr	r3, [r7, #4]
 803bb6c:	429a      	cmp	r2, r3
 803bb6e:	d002      	beq.n	803bb76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 803bb70:	68fb      	ldr	r3, [r7, #12]
 803bb72:	687a      	ldr	r2, [r7, #4]
 803bb74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 803bb76:	bf00      	nop
 803bb78:	3714      	adds	r7, #20
 803bb7a:	46bd      	mov	sp, r7
 803bb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 803bb80:	4770      	bx	lr
 803bb82:	bf00      	nop
 803bb84:	20007fbc 	.word	0x20007fbc
 803bb88:	20007fc4 	.word	0x20007fc4

0803bb8c <SIMCOM_USART_IrqHandler>:
/* Private functions implementation -------------------------------------------*/
static void SIMCOM_Check_Buffer(void);
static void SIMCOM_Fill_Buffer(const void *data, size_t len);

/* Public functions implementation ---------------------------------------------*/
void SIMCOM_USART_IrqHandler(void) {
 803bb8c:	b580      	push	{r7, lr}
 803bb8e:	b082      	sub	sp, #8
 803bb90:	af00      	add	r7, sp, #0
    /* if Idle flag is set */
    if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)) {
 803bb92:	4b0c      	ldr	r3, [pc, #48]	; (803bbc4 <SIMCOM_USART_IrqHandler+0x38>)
 803bb94:	681b      	ldr	r3, [r3, #0]
 803bb96:	681b      	ldr	r3, [r3, #0]
 803bb98:	f003 0310 	and.w	r3, r3, #16
 803bb9c:	2b10      	cmp	r3, #16
 803bb9e:	d10c      	bne.n	803bbba <SIMCOM_USART_IrqHandler+0x2e>
        /* Clear idle flag */
        __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 803bba0:	2300      	movs	r3, #0
 803bba2:	607b      	str	r3, [r7, #4]
 803bba4:	4b07      	ldr	r3, [pc, #28]	; (803bbc4 <SIMCOM_USART_IrqHandler+0x38>)
 803bba6:	681b      	ldr	r3, [r3, #0]
 803bba8:	681b      	ldr	r3, [r3, #0]
 803bbaa:	607b      	str	r3, [r7, #4]
 803bbac:	4b05      	ldr	r3, [pc, #20]	; (803bbc4 <SIMCOM_USART_IrqHandler+0x38>)
 803bbae:	681b      	ldr	r3, [r3, #0]
 803bbb0:	685b      	ldr	r3, [r3, #4]
 803bbb2:	607b      	str	r3, [r7, #4]
 803bbb4:	687b      	ldr	r3, [r7, #4]

        SIMCOM_Check_Buffer();
 803bbb6:	f001 f923 	bl	803ce00 <SIMCOM_Check_Buffer>
    }
}
 803bbba:	bf00      	nop
 803bbbc:	3708      	adds	r7, #8
 803bbbe:	46bd      	mov	sp, r7
 803bbc0:	bd80      	pop	{r7, pc}
 803bbc2:	bf00      	nop
 803bbc4:	20008764 	.word	0x20008764

0803bbc8 <SIMCOM_DMA_IrqHandler>:

void SIMCOM_DMA_IrqHandler(void) {
 803bbc8:	b580      	push	{r7, lr}
 803bbca:	af00      	add	r7, sp, #0
    // if the source is HT
    if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart1_rx, DMA_IT_HT)) {
 803bbcc:	4b9a      	ldr	r3, [pc, #616]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bbce:	681b      	ldr	r3, [r3, #0]
 803bbd0:	681b      	ldr	r3, [r3, #0]
 803bbd2:	f003 0308 	and.w	r3, r3, #8
 803bbd6:	2b00      	cmp	r3, #0
 803bbd8:	f000 81bc 	beq.w	803bf54 <SIMCOM_DMA_IrqHandler+0x38c>
        /* Clear HT flag */
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_HT_FLAG_INDEX(&hdma_usart1_rx));
 803bbdc:	4b96      	ldr	r3, [pc, #600]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bbde:	681b      	ldr	r3, [r3, #0]
 803bbe0:	461a      	mov	r2, r3
 803bbe2:	4b96      	ldr	r3, [pc, #600]	; (803be3c <SIMCOM_DMA_IrqHandler+0x274>)
 803bbe4:	429a      	cmp	r2, r3
 803bbe6:	d960      	bls.n	803bcaa <SIMCOM_DMA_IrqHandler+0xe2>
 803bbe8:	4b93      	ldr	r3, [pc, #588]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bbea:	681b      	ldr	r3, [r3, #0]
 803bbec:	4a94      	ldr	r2, [pc, #592]	; (803be40 <SIMCOM_DMA_IrqHandler+0x278>)
 803bbee:	4293      	cmp	r3, r2
 803bbf0:	d057      	beq.n	803bca2 <SIMCOM_DMA_IrqHandler+0xda>
 803bbf2:	4b91      	ldr	r3, [pc, #580]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bbf4:	681b      	ldr	r3, [r3, #0]
 803bbf6:	4a93      	ldr	r2, [pc, #588]	; (803be44 <SIMCOM_DMA_IrqHandler+0x27c>)
 803bbf8:	4293      	cmp	r3, r2
 803bbfa:	d050      	beq.n	803bc9e <SIMCOM_DMA_IrqHandler+0xd6>
 803bbfc:	4b8e      	ldr	r3, [pc, #568]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bbfe:	681b      	ldr	r3, [r3, #0]
 803bc00:	4a91      	ldr	r2, [pc, #580]	; (803be48 <SIMCOM_DMA_IrqHandler+0x280>)
 803bc02:	4293      	cmp	r3, r2
 803bc04:	d049      	beq.n	803bc9a <SIMCOM_DMA_IrqHandler+0xd2>
 803bc06:	4b8c      	ldr	r3, [pc, #560]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc08:	681b      	ldr	r3, [r3, #0]
 803bc0a:	4a90      	ldr	r2, [pc, #576]	; (803be4c <SIMCOM_DMA_IrqHandler+0x284>)
 803bc0c:	4293      	cmp	r3, r2
 803bc0e:	d042      	beq.n	803bc96 <SIMCOM_DMA_IrqHandler+0xce>
 803bc10:	4b89      	ldr	r3, [pc, #548]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc12:	681b      	ldr	r3, [r3, #0]
 803bc14:	4a8e      	ldr	r2, [pc, #568]	; (803be50 <SIMCOM_DMA_IrqHandler+0x288>)
 803bc16:	4293      	cmp	r3, r2
 803bc18:	d03a      	beq.n	803bc90 <SIMCOM_DMA_IrqHandler+0xc8>
 803bc1a:	4b87      	ldr	r3, [pc, #540]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc1c:	681b      	ldr	r3, [r3, #0]
 803bc1e:	4a8d      	ldr	r2, [pc, #564]	; (803be54 <SIMCOM_DMA_IrqHandler+0x28c>)
 803bc20:	4293      	cmp	r3, r2
 803bc22:	d032      	beq.n	803bc8a <SIMCOM_DMA_IrqHandler+0xc2>
 803bc24:	4b84      	ldr	r3, [pc, #528]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc26:	681b      	ldr	r3, [r3, #0]
 803bc28:	4a8b      	ldr	r2, [pc, #556]	; (803be58 <SIMCOM_DMA_IrqHandler+0x290>)
 803bc2a:	4293      	cmp	r3, r2
 803bc2c:	d02a      	beq.n	803bc84 <SIMCOM_DMA_IrqHandler+0xbc>
 803bc2e:	4b82      	ldr	r3, [pc, #520]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc30:	681b      	ldr	r3, [r3, #0]
 803bc32:	4a8a      	ldr	r2, [pc, #552]	; (803be5c <SIMCOM_DMA_IrqHandler+0x294>)
 803bc34:	4293      	cmp	r3, r2
 803bc36:	d022      	beq.n	803bc7e <SIMCOM_DMA_IrqHandler+0xb6>
 803bc38:	4b7f      	ldr	r3, [pc, #508]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc3a:	681b      	ldr	r3, [r3, #0]
 803bc3c:	4a88      	ldr	r2, [pc, #544]	; (803be60 <SIMCOM_DMA_IrqHandler+0x298>)
 803bc3e:	4293      	cmp	r3, r2
 803bc40:	d01a      	beq.n	803bc78 <SIMCOM_DMA_IrqHandler+0xb0>
 803bc42:	4b7d      	ldr	r3, [pc, #500]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc44:	681b      	ldr	r3, [r3, #0]
 803bc46:	4a87      	ldr	r2, [pc, #540]	; (803be64 <SIMCOM_DMA_IrqHandler+0x29c>)
 803bc48:	4293      	cmp	r3, r2
 803bc4a:	d012      	beq.n	803bc72 <SIMCOM_DMA_IrqHandler+0xaa>
 803bc4c:	4b7a      	ldr	r3, [pc, #488]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc4e:	681b      	ldr	r3, [r3, #0]
 803bc50:	4a85      	ldr	r2, [pc, #532]	; (803be68 <SIMCOM_DMA_IrqHandler+0x2a0>)
 803bc52:	4293      	cmp	r3, r2
 803bc54:	d00a      	beq.n	803bc6c <SIMCOM_DMA_IrqHandler+0xa4>
 803bc56:	4b78      	ldr	r3, [pc, #480]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc58:	681b      	ldr	r3, [r3, #0]
 803bc5a:	4a84      	ldr	r2, [pc, #528]	; (803be6c <SIMCOM_DMA_IrqHandler+0x2a4>)
 803bc5c:	4293      	cmp	r3, r2
 803bc5e:	d102      	bne.n	803bc66 <SIMCOM_DMA_IrqHandler+0x9e>
 803bc60:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bc64:	e01e      	b.n	803bca4 <SIMCOM_DMA_IrqHandler+0xdc>
 803bc66:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 803bc6a:	e01b      	b.n	803bca4 <SIMCOM_DMA_IrqHandler+0xdc>
 803bc6c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bc70:	e018      	b.n	803bca4 <SIMCOM_DMA_IrqHandler+0xdc>
 803bc72:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bc76:	e015      	b.n	803bca4 <SIMCOM_DMA_IrqHandler+0xdc>
 803bc78:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bc7c:	e012      	b.n	803bca4 <SIMCOM_DMA_IrqHandler+0xdc>
 803bc7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bc82:	e00f      	b.n	803bca4 <SIMCOM_DMA_IrqHandler+0xdc>
 803bc84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bc88:	e00c      	b.n	803bca4 <SIMCOM_DMA_IrqHandler+0xdc>
 803bc8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bc8e:	e009      	b.n	803bca4 <SIMCOM_DMA_IrqHandler+0xdc>
 803bc90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bc94:	e006      	b.n	803bca4 <SIMCOM_DMA_IrqHandler+0xdc>
 803bc96:	2310      	movs	r3, #16
 803bc98:	e004      	b.n	803bca4 <SIMCOM_DMA_IrqHandler+0xdc>
 803bc9a:	2310      	movs	r3, #16
 803bc9c:	e002      	b.n	803bca4 <SIMCOM_DMA_IrqHandler+0xdc>
 803bc9e:	2310      	movs	r3, #16
 803bca0:	e000      	b.n	803bca4 <SIMCOM_DMA_IrqHandler+0xdc>
 803bca2:	2310      	movs	r3, #16
 803bca4:	4a72      	ldr	r2, [pc, #456]	; (803be70 <SIMCOM_DMA_IrqHandler+0x2a8>)
 803bca6:	60d3      	str	r3, [r2, #12]
 803bca8:	e150      	b.n	803bf4c <SIMCOM_DMA_IrqHandler+0x384>
 803bcaa:	4b63      	ldr	r3, [pc, #396]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcac:	681b      	ldr	r3, [r3, #0]
 803bcae:	461a      	mov	r2, r3
 803bcb0:	4b70      	ldr	r3, [pc, #448]	; (803be74 <SIMCOM_DMA_IrqHandler+0x2ac>)
 803bcb2:	429a      	cmp	r2, r3
 803bcb4:	d960      	bls.n	803bd78 <SIMCOM_DMA_IrqHandler+0x1b0>
 803bcb6:	4b60      	ldr	r3, [pc, #384]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcb8:	681b      	ldr	r3, [r3, #0]
 803bcba:	4a61      	ldr	r2, [pc, #388]	; (803be40 <SIMCOM_DMA_IrqHandler+0x278>)
 803bcbc:	4293      	cmp	r3, r2
 803bcbe:	d057      	beq.n	803bd70 <SIMCOM_DMA_IrqHandler+0x1a8>
 803bcc0:	4b5d      	ldr	r3, [pc, #372]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcc2:	681b      	ldr	r3, [r3, #0]
 803bcc4:	4a5f      	ldr	r2, [pc, #380]	; (803be44 <SIMCOM_DMA_IrqHandler+0x27c>)
 803bcc6:	4293      	cmp	r3, r2
 803bcc8:	d050      	beq.n	803bd6c <SIMCOM_DMA_IrqHandler+0x1a4>
 803bcca:	4b5b      	ldr	r3, [pc, #364]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bccc:	681b      	ldr	r3, [r3, #0]
 803bcce:	4a5e      	ldr	r2, [pc, #376]	; (803be48 <SIMCOM_DMA_IrqHandler+0x280>)
 803bcd0:	4293      	cmp	r3, r2
 803bcd2:	d049      	beq.n	803bd68 <SIMCOM_DMA_IrqHandler+0x1a0>
 803bcd4:	4b58      	ldr	r3, [pc, #352]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcd6:	681b      	ldr	r3, [r3, #0]
 803bcd8:	4a5c      	ldr	r2, [pc, #368]	; (803be4c <SIMCOM_DMA_IrqHandler+0x284>)
 803bcda:	4293      	cmp	r3, r2
 803bcdc:	d042      	beq.n	803bd64 <SIMCOM_DMA_IrqHandler+0x19c>
 803bcde:	4b56      	ldr	r3, [pc, #344]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bce0:	681b      	ldr	r3, [r3, #0]
 803bce2:	4a5b      	ldr	r2, [pc, #364]	; (803be50 <SIMCOM_DMA_IrqHandler+0x288>)
 803bce4:	4293      	cmp	r3, r2
 803bce6:	d03a      	beq.n	803bd5e <SIMCOM_DMA_IrqHandler+0x196>
 803bce8:	4b53      	ldr	r3, [pc, #332]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcea:	681b      	ldr	r3, [r3, #0]
 803bcec:	4a59      	ldr	r2, [pc, #356]	; (803be54 <SIMCOM_DMA_IrqHandler+0x28c>)
 803bcee:	4293      	cmp	r3, r2
 803bcf0:	d032      	beq.n	803bd58 <SIMCOM_DMA_IrqHandler+0x190>
 803bcf2:	4b51      	ldr	r3, [pc, #324]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcf4:	681b      	ldr	r3, [r3, #0]
 803bcf6:	4a58      	ldr	r2, [pc, #352]	; (803be58 <SIMCOM_DMA_IrqHandler+0x290>)
 803bcf8:	4293      	cmp	r3, r2
 803bcfa:	d02a      	beq.n	803bd52 <SIMCOM_DMA_IrqHandler+0x18a>
 803bcfc:	4b4e      	ldr	r3, [pc, #312]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcfe:	681b      	ldr	r3, [r3, #0]
 803bd00:	4a56      	ldr	r2, [pc, #344]	; (803be5c <SIMCOM_DMA_IrqHandler+0x294>)
 803bd02:	4293      	cmp	r3, r2
 803bd04:	d022      	beq.n	803bd4c <SIMCOM_DMA_IrqHandler+0x184>
 803bd06:	4b4c      	ldr	r3, [pc, #304]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd08:	681b      	ldr	r3, [r3, #0]
 803bd0a:	4a55      	ldr	r2, [pc, #340]	; (803be60 <SIMCOM_DMA_IrqHandler+0x298>)
 803bd0c:	4293      	cmp	r3, r2
 803bd0e:	d01a      	beq.n	803bd46 <SIMCOM_DMA_IrqHandler+0x17e>
 803bd10:	4b49      	ldr	r3, [pc, #292]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd12:	681b      	ldr	r3, [r3, #0]
 803bd14:	4a53      	ldr	r2, [pc, #332]	; (803be64 <SIMCOM_DMA_IrqHandler+0x29c>)
 803bd16:	4293      	cmp	r3, r2
 803bd18:	d012      	beq.n	803bd40 <SIMCOM_DMA_IrqHandler+0x178>
 803bd1a:	4b47      	ldr	r3, [pc, #284]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd1c:	681b      	ldr	r3, [r3, #0]
 803bd1e:	4a52      	ldr	r2, [pc, #328]	; (803be68 <SIMCOM_DMA_IrqHandler+0x2a0>)
 803bd20:	4293      	cmp	r3, r2
 803bd22:	d00a      	beq.n	803bd3a <SIMCOM_DMA_IrqHandler+0x172>
 803bd24:	4b44      	ldr	r3, [pc, #272]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd26:	681b      	ldr	r3, [r3, #0]
 803bd28:	4a50      	ldr	r2, [pc, #320]	; (803be6c <SIMCOM_DMA_IrqHandler+0x2a4>)
 803bd2a:	4293      	cmp	r3, r2
 803bd2c:	d102      	bne.n	803bd34 <SIMCOM_DMA_IrqHandler+0x16c>
 803bd2e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bd32:	e01e      	b.n	803bd72 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bd34:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 803bd38:	e01b      	b.n	803bd72 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bd3a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bd3e:	e018      	b.n	803bd72 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bd40:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bd44:	e015      	b.n	803bd72 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bd46:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bd4a:	e012      	b.n	803bd72 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bd4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bd50:	e00f      	b.n	803bd72 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bd52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bd56:	e00c      	b.n	803bd72 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bd58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bd5c:	e009      	b.n	803bd72 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bd5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bd62:	e006      	b.n	803bd72 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bd64:	2310      	movs	r3, #16
 803bd66:	e004      	b.n	803bd72 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bd68:	2310      	movs	r3, #16
 803bd6a:	e002      	b.n	803bd72 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bd6c:	2310      	movs	r3, #16
 803bd6e:	e000      	b.n	803bd72 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bd70:	2310      	movs	r3, #16
 803bd72:	4a3f      	ldr	r2, [pc, #252]	; (803be70 <SIMCOM_DMA_IrqHandler+0x2a8>)
 803bd74:	6093      	str	r3, [r2, #8]
 803bd76:	e0e9      	b.n	803bf4c <SIMCOM_DMA_IrqHandler+0x384>
 803bd78:	4b2f      	ldr	r3, [pc, #188]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd7a:	681b      	ldr	r3, [r3, #0]
 803bd7c:	461a      	mov	r2, r3
 803bd7e:	4b3e      	ldr	r3, [pc, #248]	; (803be78 <SIMCOM_DMA_IrqHandler+0x2b0>)
 803bd80:	429a      	cmp	r2, r3
 803bd82:	f240 8083 	bls.w	803be8c <SIMCOM_DMA_IrqHandler+0x2c4>
 803bd86:	4b2c      	ldr	r3, [pc, #176]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd88:	681b      	ldr	r3, [r3, #0]
 803bd8a:	4a2d      	ldr	r2, [pc, #180]	; (803be40 <SIMCOM_DMA_IrqHandler+0x278>)
 803bd8c:	4293      	cmp	r3, r2
 803bd8e:	d079      	beq.n	803be84 <SIMCOM_DMA_IrqHandler+0x2bc>
 803bd90:	4b29      	ldr	r3, [pc, #164]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd92:	681b      	ldr	r3, [r3, #0]
 803bd94:	4a2b      	ldr	r2, [pc, #172]	; (803be44 <SIMCOM_DMA_IrqHandler+0x27c>)
 803bd96:	4293      	cmp	r3, r2
 803bd98:	d072      	beq.n	803be80 <SIMCOM_DMA_IrqHandler+0x2b8>
 803bd9a:	4b27      	ldr	r3, [pc, #156]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd9c:	681b      	ldr	r3, [r3, #0]
 803bd9e:	4a2a      	ldr	r2, [pc, #168]	; (803be48 <SIMCOM_DMA_IrqHandler+0x280>)
 803bda0:	4293      	cmp	r3, r2
 803bda2:	d06b      	beq.n	803be7c <SIMCOM_DMA_IrqHandler+0x2b4>
 803bda4:	4b24      	ldr	r3, [pc, #144]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bda6:	681b      	ldr	r3, [r3, #0]
 803bda8:	4a28      	ldr	r2, [pc, #160]	; (803be4c <SIMCOM_DMA_IrqHandler+0x284>)
 803bdaa:	4293      	cmp	r3, r2
 803bdac:	d042      	beq.n	803be34 <SIMCOM_DMA_IrqHandler+0x26c>
 803bdae:	4b22      	ldr	r3, [pc, #136]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdb0:	681b      	ldr	r3, [r3, #0]
 803bdb2:	4a27      	ldr	r2, [pc, #156]	; (803be50 <SIMCOM_DMA_IrqHandler+0x288>)
 803bdb4:	4293      	cmp	r3, r2
 803bdb6:	d03a      	beq.n	803be2e <SIMCOM_DMA_IrqHandler+0x266>
 803bdb8:	4b1f      	ldr	r3, [pc, #124]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdba:	681b      	ldr	r3, [r3, #0]
 803bdbc:	4a25      	ldr	r2, [pc, #148]	; (803be54 <SIMCOM_DMA_IrqHandler+0x28c>)
 803bdbe:	4293      	cmp	r3, r2
 803bdc0:	d032      	beq.n	803be28 <SIMCOM_DMA_IrqHandler+0x260>
 803bdc2:	4b1d      	ldr	r3, [pc, #116]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdc4:	681b      	ldr	r3, [r3, #0]
 803bdc6:	4a24      	ldr	r2, [pc, #144]	; (803be58 <SIMCOM_DMA_IrqHandler+0x290>)
 803bdc8:	4293      	cmp	r3, r2
 803bdca:	d02a      	beq.n	803be22 <SIMCOM_DMA_IrqHandler+0x25a>
 803bdcc:	4b1a      	ldr	r3, [pc, #104]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdce:	681b      	ldr	r3, [r3, #0]
 803bdd0:	4a22      	ldr	r2, [pc, #136]	; (803be5c <SIMCOM_DMA_IrqHandler+0x294>)
 803bdd2:	4293      	cmp	r3, r2
 803bdd4:	d022      	beq.n	803be1c <SIMCOM_DMA_IrqHandler+0x254>
 803bdd6:	4b18      	ldr	r3, [pc, #96]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdd8:	681b      	ldr	r3, [r3, #0]
 803bdda:	4a21      	ldr	r2, [pc, #132]	; (803be60 <SIMCOM_DMA_IrqHandler+0x298>)
 803bddc:	4293      	cmp	r3, r2
 803bdde:	d01a      	beq.n	803be16 <SIMCOM_DMA_IrqHandler+0x24e>
 803bde0:	4b15      	ldr	r3, [pc, #84]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bde2:	681b      	ldr	r3, [r3, #0]
 803bde4:	4a1f      	ldr	r2, [pc, #124]	; (803be64 <SIMCOM_DMA_IrqHandler+0x29c>)
 803bde6:	4293      	cmp	r3, r2
 803bde8:	d012      	beq.n	803be10 <SIMCOM_DMA_IrqHandler+0x248>
 803bdea:	4b13      	ldr	r3, [pc, #76]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdec:	681b      	ldr	r3, [r3, #0]
 803bdee:	4a1e      	ldr	r2, [pc, #120]	; (803be68 <SIMCOM_DMA_IrqHandler+0x2a0>)
 803bdf0:	4293      	cmp	r3, r2
 803bdf2:	d00a      	beq.n	803be0a <SIMCOM_DMA_IrqHandler+0x242>
 803bdf4:	4b10      	ldr	r3, [pc, #64]	; (803be38 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdf6:	681b      	ldr	r3, [r3, #0]
 803bdf8:	4a1c      	ldr	r2, [pc, #112]	; (803be6c <SIMCOM_DMA_IrqHandler+0x2a4>)
 803bdfa:	4293      	cmp	r3, r2
 803bdfc:	d102      	bne.n	803be04 <SIMCOM_DMA_IrqHandler+0x23c>
 803bdfe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803be02:	e040      	b.n	803be86 <SIMCOM_DMA_IrqHandler+0x2be>
 803be04:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 803be08:	e03d      	b.n	803be86 <SIMCOM_DMA_IrqHandler+0x2be>
 803be0a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803be0e:	e03a      	b.n	803be86 <SIMCOM_DMA_IrqHandler+0x2be>
 803be10:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803be14:	e037      	b.n	803be86 <SIMCOM_DMA_IrqHandler+0x2be>
 803be16:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803be1a:	e034      	b.n	803be86 <SIMCOM_DMA_IrqHandler+0x2be>
 803be1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803be20:	e031      	b.n	803be86 <SIMCOM_DMA_IrqHandler+0x2be>
 803be22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803be26:	e02e      	b.n	803be86 <SIMCOM_DMA_IrqHandler+0x2be>
 803be28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803be2c:	e02b      	b.n	803be86 <SIMCOM_DMA_IrqHandler+0x2be>
 803be2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803be32:	e028      	b.n	803be86 <SIMCOM_DMA_IrqHandler+0x2be>
 803be34:	2310      	movs	r3, #16
 803be36:	e026      	b.n	803be86 <SIMCOM_DMA_IrqHandler+0x2be>
 803be38:	20008700 	.word	0x20008700
 803be3c:	40026458 	.word	0x40026458
 803be40:	40026010 	.word	0x40026010
 803be44:	40026410 	.word	0x40026410
 803be48:	40026070 	.word	0x40026070
 803be4c:	40026470 	.word	0x40026470
 803be50:	40026028 	.word	0x40026028
 803be54:	40026428 	.word	0x40026428
 803be58:	40026088 	.word	0x40026088
 803be5c:	40026488 	.word	0x40026488
 803be60:	40026040 	.word	0x40026040
 803be64:	40026440 	.word	0x40026440
 803be68:	400260a0 	.word	0x400260a0
 803be6c:	400264a0 	.word	0x400264a0
 803be70:	40026400 	.word	0x40026400
 803be74:	400260b8 	.word	0x400260b8
 803be78:	40026058 	.word	0x40026058
 803be7c:	2310      	movs	r3, #16
 803be7e:	e002      	b.n	803be86 <SIMCOM_DMA_IrqHandler+0x2be>
 803be80:	2310      	movs	r3, #16
 803be82:	e000      	b.n	803be86 <SIMCOM_DMA_IrqHandler+0x2be>
 803be84:	2310      	movs	r3, #16
 803be86:	4a9b      	ldr	r2, [pc, #620]	; (803c0f4 <SIMCOM_DMA_IrqHandler+0x52c>)
 803be88:	60d3      	str	r3, [r2, #12]
 803be8a:	e05f      	b.n	803bf4c <SIMCOM_DMA_IrqHandler+0x384>
 803be8c:	4b9a      	ldr	r3, [pc, #616]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803be8e:	681b      	ldr	r3, [r3, #0]
 803be90:	4a9a      	ldr	r2, [pc, #616]	; (803c0fc <SIMCOM_DMA_IrqHandler+0x534>)
 803be92:	4293      	cmp	r3, r2
 803be94:	d057      	beq.n	803bf46 <SIMCOM_DMA_IrqHandler+0x37e>
 803be96:	4b98      	ldr	r3, [pc, #608]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803be98:	681b      	ldr	r3, [r3, #0]
 803be9a:	4a99      	ldr	r2, [pc, #612]	; (803c100 <SIMCOM_DMA_IrqHandler+0x538>)
 803be9c:	4293      	cmp	r3, r2
 803be9e:	d050      	beq.n	803bf42 <SIMCOM_DMA_IrqHandler+0x37a>
 803bea0:	4b95      	ldr	r3, [pc, #596]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bea2:	681b      	ldr	r3, [r3, #0]
 803bea4:	4a97      	ldr	r2, [pc, #604]	; (803c104 <SIMCOM_DMA_IrqHandler+0x53c>)
 803bea6:	4293      	cmp	r3, r2
 803bea8:	d049      	beq.n	803bf3e <SIMCOM_DMA_IrqHandler+0x376>
 803beaa:	4b93      	ldr	r3, [pc, #588]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803beac:	681b      	ldr	r3, [r3, #0]
 803beae:	4a96      	ldr	r2, [pc, #600]	; (803c108 <SIMCOM_DMA_IrqHandler+0x540>)
 803beb0:	4293      	cmp	r3, r2
 803beb2:	d042      	beq.n	803bf3a <SIMCOM_DMA_IrqHandler+0x372>
 803beb4:	4b90      	ldr	r3, [pc, #576]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803beb6:	681b      	ldr	r3, [r3, #0]
 803beb8:	4a94      	ldr	r2, [pc, #592]	; (803c10c <SIMCOM_DMA_IrqHandler+0x544>)
 803beba:	4293      	cmp	r3, r2
 803bebc:	d03a      	beq.n	803bf34 <SIMCOM_DMA_IrqHandler+0x36c>
 803bebe:	4b8e      	ldr	r3, [pc, #568]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bec0:	681b      	ldr	r3, [r3, #0]
 803bec2:	4a93      	ldr	r2, [pc, #588]	; (803c110 <SIMCOM_DMA_IrqHandler+0x548>)
 803bec4:	4293      	cmp	r3, r2
 803bec6:	d032      	beq.n	803bf2e <SIMCOM_DMA_IrqHandler+0x366>
 803bec8:	4b8b      	ldr	r3, [pc, #556]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803beca:	681b      	ldr	r3, [r3, #0]
 803becc:	4a91      	ldr	r2, [pc, #580]	; (803c114 <SIMCOM_DMA_IrqHandler+0x54c>)
 803bece:	4293      	cmp	r3, r2
 803bed0:	d02a      	beq.n	803bf28 <SIMCOM_DMA_IrqHandler+0x360>
 803bed2:	4b89      	ldr	r3, [pc, #548]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bed4:	681b      	ldr	r3, [r3, #0]
 803bed6:	4a90      	ldr	r2, [pc, #576]	; (803c118 <SIMCOM_DMA_IrqHandler+0x550>)
 803bed8:	4293      	cmp	r3, r2
 803beda:	d022      	beq.n	803bf22 <SIMCOM_DMA_IrqHandler+0x35a>
 803bedc:	4b86      	ldr	r3, [pc, #536]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bede:	681b      	ldr	r3, [r3, #0]
 803bee0:	4a8e      	ldr	r2, [pc, #568]	; (803c11c <SIMCOM_DMA_IrqHandler+0x554>)
 803bee2:	4293      	cmp	r3, r2
 803bee4:	d01a      	beq.n	803bf1c <SIMCOM_DMA_IrqHandler+0x354>
 803bee6:	4b84      	ldr	r3, [pc, #528]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bee8:	681b      	ldr	r3, [r3, #0]
 803beea:	4a8d      	ldr	r2, [pc, #564]	; (803c120 <SIMCOM_DMA_IrqHandler+0x558>)
 803beec:	4293      	cmp	r3, r2
 803beee:	d012      	beq.n	803bf16 <SIMCOM_DMA_IrqHandler+0x34e>
 803bef0:	4b81      	ldr	r3, [pc, #516]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bef2:	681b      	ldr	r3, [r3, #0]
 803bef4:	4a8b      	ldr	r2, [pc, #556]	; (803c124 <SIMCOM_DMA_IrqHandler+0x55c>)
 803bef6:	4293      	cmp	r3, r2
 803bef8:	d00a      	beq.n	803bf10 <SIMCOM_DMA_IrqHandler+0x348>
 803befa:	4b7f      	ldr	r3, [pc, #508]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803befc:	681b      	ldr	r3, [r3, #0]
 803befe:	4a8a      	ldr	r2, [pc, #552]	; (803c128 <SIMCOM_DMA_IrqHandler+0x560>)
 803bf00:	4293      	cmp	r3, r2
 803bf02:	d102      	bne.n	803bf0a <SIMCOM_DMA_IrqHandler+0x342>
 803bf04:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bf08:	e01e      	b.n	803bf48 <SIMCOM_DMA_IrqHandler+0x380>
 803bf0a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 803bf0e:	e01b      	b.n	803bf48 <SIMCOM_DMA_IrqHandler+0x380>
 803bf10:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bf14:	e018      	b.n	803bf48 <SIMCOM_DMA_IrqHandler+0x380>
 803bf16:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bf1a:	e015      	b.n	803bf48 <SIMCOM_DMA_IrqHandler+0x380>
 803bf1c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bf20:	e012      	b.n	803bf48 <SIMCOM_DMA_IrqHandler+0x380>
 803bf22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bf26:	e00f      	b.n	803bf48 <SIMCOM_DMA_IrqHandler+0x380>
 803bf28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bf2c:	e00c      	b.n	803bf48 <SIMCOM_DMA_IrqHandler+0x380>
 803bf2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bf32:	e009      	b.n	803bf48 <SIMCOM_DMA_IrqHandler+0x380>
 803bf34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bf38:	e006      	b.n	803bf48 <SIMCOM_DMA_IrqHandler+0x380>
 803bf3a:	2310      	movs	r3, #16
 803bf3c:	e004      	b.n	803bf48 <SIMCOM_DMA_IrqHandler+0x380>
 803bf3e:	2310      	movs	r3, #16
 803bf40:	e002      	b.n	803bf48 <SIMCOM_DMA_IrqHandler+0x380>
 803bf42:	2310      	movs	r3, #16
 803bf44:	e000      	b.n	803bf48 <SIMCOM_DMA_IrqHandler+0x380>
 803bf46:	2310      	movs	r3, #16
 803bf48:	4a6a      	ldr	r2, [pc, #424]	; (803c0f4 <SIMCOM_DMA_IrqHandler+0x52c>)
 803bf4a:	6093      	str	r3, [r2, #8]

        SIMCOM_Check_Buffer();
 803bf4c:	f000 ff58 	bl	803ce00 <SIMCOM_Check_Buffer>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart1_rx));

        /* Start DMA transfer */
        HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
    }
}
 803bf50:	f000 bf0a 	b.w	803cd68 <SIMCOM_DMA_IrqHandler+0x11a0>
    else if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart1_rx, DMA_IT_TC)) {
 803bf54:	4b68      	ldr	r3, [pc, #416]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf56:	681b      	ldr	r3, [r3, #0]
 803bf58:	681b      	ldr	r3, [r3, #0]
 803bf5a:	f003 0310 	and.w	r3, r3, #16
 803bf5e:	2b00      	cmp	r3, #0
 803bf60:	f000 81bd 	beq.w	803c2de <SIMCOM_DMA_IrqHandler+0x716>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_usart1_rx));
 803bf64:	4b64      	ldr	r3, [pc, #400]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf66:	681b      	ldr	r3, [r3, #0]
 803bf68:	461a      	mov	r2, r3
 803bf6a:	4b70      	ldr	r3, [pc, #448]	; (803c12c <SIMCOM_DMA_IrqHandler+0x564>)
 803bf6c:	429a      	cmp	r2, r3
 803bf6e:	d960      	bls.n	803c032 <SIMCOM_DMA_IrqHandler+0x46a>
 803bf70:	4b61      	ldr	r3, [pc, #388]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf72:	681b      	ldr	r3, [r3, #0]
 803bf74:	4a61      	ldr	r2, [pc, #388]	; (803c0fc <SIMCOM_DMA_IrqHandler+0x534>)
 803bf76:	4293      	cmp	r3, r2
 803bf78:	d057      	beq.n	803c02a <SIMCOM_DMA_IrqHandler+0x462>
 803bf7a:	4b5f      	ldr	r3, [pc, #380]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf7c:	681b      	ldr	r3, [r3, #0]
 803bf7e:	4a60      	ldr	r2, [pc, #384]	; (803c100 <SIMCOM_DMA_IrqHandler+0x538>)
 803bf80:	4293      	cmp	r3, r2
 803bf82:	d050      	beq.n	803c026 <SIMCOM_DMA_IrqHandler+0x45e>
 803bf84:	4b5c      	ldr	r3, [pc, #368]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf86:	681b      	ldr	r3, [r3, #0]
 803bf88:	4a5e      	ldr	r2, [pc, #376]	; (803c104 <SIMCOM_DMA_IrqHandler+0x53c>)
 803bf8a:	4293      	cmp	r3, r2
 803bf8c:	d049      	beq.n	803c022 <SIMCOM_DMA_IrqHandler+0x45a>
 803bf8e:	4b5a      	ldr	r3, [pc, #360]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf90:	681b      	ldr	r3, [r3, #0]
 803bf92:	4a5d      	ldr	r2, [pc, #372]	; (803c108 <SIMCOM_DMA_IrqHandler+0x540>)
 803bf94:	4293      	cmp	r3, r2
 803bf96:	d042      	beq.n	803c01e <SIMCOM_DMA_IrqHandler+0x456>
 803bf98:	4b57      	ldr	r3, [pc, #348]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf9a:	681b      	ldr	r3, [r3, #0]
 803bf9c:	4a5b      	ldr	r2, [pc, #364]	; (803c10c <SIMCOM_DMA_IrqHandler+0x544>)
 803bf9e:	4293      	cmp	r3, r2
 803bfa0:	d03a      	beq.n	803c018 <SIMCOM_DMA_IrqHandler+0x450>
 803bfa2:	4b55      	ldr	r3, [pc, #340]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfa4:	681b      	ldr	r3, [r3, #0]
 803bfa6:	4a5a      	ldr	r2, [pc, #360]	; (803c110 <SIMCOM_DMA_IrqHandler+0x548>)
 803bfa8:	4293      	cmp	r3, r2
 803bfaa:	d032      	beq.n	803c012 <SIMCOM_DMA_IrqHandler+0x44a>
 803bfac:	4b52      	ldr	r3, [pc, #328]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfae:	681b      	ldr	r3, [r3, #0]
 803bfb0:	4a58      	ldr	r2, [pc, #352]	; (803c114 <SIMCOM_DMA_IrqHandler+0x54c>)
 803bfb2:	4293      	cmp	r3, r2
 803bfb4:	d02a      	beq.n	803c00c <SIMCOM_DMA_IrqHandler+0x444>
 803bfb6:	4b50      	ldr	r3, [pc, #320]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfb8:	681b      	ldr	r3, [r3, #0]
 803bfba:	4a57      	ldr	r2, [pc, #348]	; (803c118 <SIMCOM_DMA_IrqHandler+0x550>)
 803bfbc:	4293      	cmp	r3, r2
 803bfbe:	d022      	beq.n	803c006 <SIMCOM_DMA_IrqHandler+0x43e>
 803bfc0:	4b4d      	ldr	r3, [pc, #308]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfc2:	681b      	ldr	r3, [r3, #0]
 803bfc4:	4a55      	ldr	r2, [pc, #340]	; (803c11c <SIMCOM_DMA_IrqHandler+0x554>)
 803bfc6:	4293      	cmp	r3, r2
 803bfc8:	d01a      	beq.n	803c000 <SIMCOM_DMA_IrqHandler+0x438>
 803bfca:	4b4b      	ldr	r3, [pc, #300]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfcc:	681b      	ldr	r3, [r3, #0]
 803bfce:	4a54      	ldr	r2, [pc, #336]	; (803c120 <SIMCOM_DMA_IrqHandler+0x558>)
 803bfd0:	4293      	cmp	r3, r2
 803bfd2:	d012      	beq.n	803bffa <SIMCOM_DMA_IrqHandler+0x432>
 803bfd4:	4b48      	ldr	r3, [pc, #288]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfd6:	681b      	ldr	r3, [r3, #0]
 803bfd8:	4a52      	ldr	r2, [pc, #328]	; (803c124 <SIMCOM_DMA_IrqHandler+0x55c>)
 803bfda:	4293      	cmp	r3, r2
 803bfdc:	d00a      	beq.n	803bff4 <SIMCOM_DMA_IrqHandler+0x42c>
 803bfde:	4b46      	ldr	r3, [pc, #280]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfe0:	681b      	ldr	r3, [r3, #0]
 803bfe2:	4a51      	ldr	r2, [pc, #324]	; (803c128 <SIMCOM_DMA_IrqHandler+0x560>)
 803bfe4:	4293      	cmp	r3, r2
 803bfe6:	d102      	bne.n	803bfee <SIMCOM_DMA_IrqHandler+0x426>
 803bfe8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803bfec:	e01e      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x464>
 803bfee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 803bff2:	e01b      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x464>
 803bff4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803bff8:	e018      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x464>
 803bffa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803bffe:	e015      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x464>
 803c000:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c004:	e012      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x464>
 803c006:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c00a:	e00f      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x464>
 803c00c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c010:	e00c      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x464>
 803c012:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c016:	e009      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x464>
 803c018:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c01c:	e006      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x464>
 803c01e:	2320      	movs	r3, #32
 803c020:	e004      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x464>
 803c022:	2320      	movs	r3, #32
 803c024:	e002      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x464>
 803c026:	2320      	movs	r3, #32
 803c028:	e000      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x464>
 803c02a:	2320      	movs	r3, #32
 803c02c:	4a40      	ldr	r2, [pc, #256]	; (803c130 <SIMCOM_DMA_IrqHandler+0x568>)
 803c02e:	60d3      	str	r3, [r2, #12]
 803c030:	e151      	b.n	803c2d6 <SIMCOM_DMA_IrqHandler+0x70e>
 803c032:	4b31      	ldr	r3, [pc, #196]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c034:	681b      	ldr	r3, [r3, #0]
 803c036:	461a      	mov	r2, r3
 803c038:	4b3e      	ldr	r3, [pc, #248]	; (803c134 <SIMCOM_DMA_IrqHandler+0x56c>)
 803c03a:	429a      	cmp	r2, r3
 803c03c:	f240 8084 	bls.w	803c148 <SIMCOM_DMA_IrqHandler+0x580>
 803c040:	4b2d      	ldr	r3, [pc, #180]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c042:	681b      	ldr	r3, [r3, #0]
 803c044:	4a2d      	ldr	r2, [pc, #180]	; (803c0fc <SIMCOM_DMA_IrqHandler+0x534>)
 803c046:	4293      	cmp	r3, r2
 803c048:	d07a      	beq.n	803c140 <SIMCOM_DMA_IrqHandler+0x578>
 803c04a:	4b2b      	ldr	r3, [pc, #172]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c04c:	681b      	ldr	r3, [r3, #0]
 803c04e:	4a2c      	ldr	r2, [pc, #176]	; (803c100 <SIMCOM_DMA_IrqHandler+0x538>)
 803c050:	4293      	cmp	r3, r2
 803c052:	d073      	beq.n	803c13c <SIMCOM_DMA_IrqHandler+0x574>
 803c054:	4b28      	ldr	r3, [pc, #160]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c056:	681b      	ldr	r3, [r3, #0]
 803c058:	4a2a      	ldr	r2, [pc, #168]	; (803c104 <SIMCOM_DMA_IrqHandler+0x53c>)
 803c05a:	4293      	cmp	r3, r2
 803c05c:	d06c      	beq.n	803c138 <SIMCOM_DMA_IrqHandler+0x570>
 803c05e:	4b26      	ldr	r3, [pc, #152]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c060:	681b      	ldr	r3, [r3, #0]
 803c062:	4a29      	ldr	r2, [pc, #164]	; (803c108 <SIMCOM_DMA_IrqHandler+0x540>)
 803c064:	4293      	cmp	r3, r2
 803c066:	d042      	beq.n	803c0ee <SIMCOM_DMA_IrqHandler+0x526>
 803c068:	4b23      	ldr	r3, [pc, #140]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c06a:	681b      	ldr	r3, [r3, #0]
 803c06c:	4a27      	ldr	r2, [pc, #156]	; (803c10c <SIMCOM_DMA_IrqHandler+0x544>)
 803c06e:	4293      	cmp	r3, r2
 803c070:	d03a      	beq.n	803c0e8 <SIMCOM_DMA_IrqHandler+0x520>
 803c072:	4b21      	ldr	r3, [pc, #132]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c074:	681b      	ldr	r3, [r3, #0]
 803c076:	4a26      	ldr	r2, [pc, #152]	; (803c110 <SIMCOM_DMA_IrqHandler+0x548>)
 803c078:	4293      	cmp	r3, r2
 803c07a:	d032      	beq.n	803c0e2 <SIMCOM_DMA_IrqHandler+0x51a>
 803c07c:	4b1e      	ldr	r3, [pc, #120]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c07e:	681b      	ldr	r3, [r3, #0]
 803c080:	4a24      	ldr	r2, [pc, #144]	; (803c114 <SIMCOM_DMA_IrqHandler+0x54c>)
 803c082:	4293      	cmp	r3, r2
 803c084:	d02a      	beq.n	803c0dc <SIMCOM_DMA_IrqHandler+0x514>
 803c086:	4b1c      	ldr	r3, [pc, #112]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c088:	681b      	ldr	r3, [r3, #0]
 803c08a:	4a23      	ldr	r2, [pc, #140]	; (803c118 <SIMCOM_DMA_IrqHandler+0x550>)
 803c08c:	4293      	cmp	r3, r2
 803c08e:	d022      	beq.n	803c0d6 <SIMCOM_DMA_IrqHandler+0x50e>
 803c090:	4b19      	ldr	r3, [pc, #100]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c092:	681b      	ldr	r3, [r3, #0]
 803c094:	4a21      	ldr	r2, [pc, #132]	; (803c11c <SIMCOM_DMA_IrqHandler+0x554>)
 803c096:	4293      	cmp	r3, r2
 803c098:	d01a      	beq.n	803c0d0 <SIMCOM_DMA_IrqHandler+0x508>
 803c09a:	4b17      	ldr	r3, [pc, #92]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c09c:	681b      	ldr	r3, [r3, #0]
 803c09e:	4a20      	ldr	r2, [pc, #128]	; (803c120 <SIMCOM_DMA_IrqHandler+0x558>)
 803c0a0:	4293      	cmp	r3, r2
 803c0a2:	d012      	beq.n	803c0ca <SIMCOM_DMA_IrqHandler+0x502>
 803c0a4:	4b14      	ldr	r3, [pc, #80]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0a6:	681b      	ldr	r3, [r3, #0]
 803c0a8:	4a1e      	ldr	r2, [pc, #120]	; (803c124 <SIMCOM_DMA_IrqHandler+0x55c>)
 803c0aa:	4293      	cmp	r3, r2
 803c0ac:	d00a      	beq.n	803c0c4 <SIMCOM_DMA_IrqHandler+0x4fc>
 803c0ae:	4b12      	ldr	r3, [pc, #72]	; (803c0f8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0b0:	681b      	ldr	r3, [r3, #0]
 803c0b2:	4a1d      	ldr	r2, [pc, #116]	; (803c128 <SIMCOM_DMA_IrqHandler+0x560>)
 803c0b4:	4293      	cmp	r3, r2
 803c0b6:	d102      	bne.n	803c0be <SIMCOM_DMA_IrqHandler+0x4f6>
 803c0b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c0bc:	e041      	b.n	803c142 <SIMCOM_DMA_IrqHandler+0x57a>
 803c0be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 803c0c2:	e03e      	b.n	803c142 <SIMCOM_DMA_IrqHandler+0x57a>
 803c0c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c0c8:	e03b      	b.n	803c142 <SIMCOM_DMA_IrqHandler+0x57a>
 803c0ca:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c0ce:	e038      	b.n	803c142 <SIMCOM_DMA_IrqHandler+0x57a>
 803c0d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c0d4:	e035      	b.n	803c142 <SIMCOM_DMA_IrqHandler+0x57a>
 803c0d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c0da:	e032      	b.n	803c142 <SIMCOM_DMA_IrqHandler+0x57a>
 803c0dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c0e0:	e02f      	b.n	803c142 <SIMCOM_DMA_IrqHandler+0x57a>
 803c0e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c0e6:	e02c      	b.n	803c142 <SIMCOM_DMA_IrqHandler+0x57a>
 803c0e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c0ec:	e029      	b.n	803c142 <SIMCOM_DMA_IrqHandler+0x57a>
 803c0ee:	2320      	movs	r3, #32
 803c0f0:	e027      	b.n	803c142 <SIMCOM_DMA_IrqHandler+0x57a>
 803c0f2:	bf00      	nop
 803c0f4:	40026000 	.word	0x40026000
 803c0f8:	20008700 	.word	0x20008700
 803c0fc:	40026010 	.word	0x40026010
 803c100:	40026410 	.word	0x40026410
 803c104:	40026070 	.word	0x40026070
 803c108:	40026470 	.word	0x40026470
 803c10c:	40026028 	.word	0x40026028
 803c110:	40026428 	.word	0x40026428
 803c114:	40026088 	.word	0x40026088
 803c118:	40026488 	.word	0x40026488
 803c11c:	40026040 	.word	0x40026040
 803c120:	40026440 	.word	0x40026440
 803c124:	400260a0 	.word	0x400260a0
 803c128:	400264a0 	.word	0x400264a0
 803c12c:	40026458 	.word	0x40026458
 803c130:	40026400 	.word	0x40026400
 803c134:	400260b8 	.word	0x400260b8
 803c138:	2320      	movs	r3, #32
 803c13a:	e002      	b.n	803c142 <SIMCOM_DMA_IrqHandler+0x57a>
 803c13c:	2320      	movs	r3, #32
 803c13e:	e000      	b.n	803c142 <SIMCOM_DMA_IrqHandler+0x57a>
 803c140:	2320      	movs	r3, #32
 803c142:	4a9b      	ldr	r2, [pc, #620]	; (803c3b0 <SIMCOM_DMA_IrqHandler+0x7e8>)
 803c144:	6093      	str	r3, [r2, #8]
 803c146:	e0c6      	b.n	803c2d6 <SIMCOM_DMA_IrqHandler+0x70e>
 803c148:	4b9a      	ldr	r3, [pc, #616]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c14a:	681b      	ldr	r3, [r3, #0]
 803c14c:	461a      	mov	r2, r3
 803c14e:	4b9a      	ldr	r3, [pc, #616]	; (803c3b8 <SIMCOM_DMA_IrqHandler+0x7f0>)
 803c150:	429a      	cmp	r2, r3
 803c152:	d960      	bls.n	803c216 <SIMCOM_DMA_IrqHandler+0x64e>
 803c154:	4b97      	ldr	r3, [pc, #604]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c156:	681b      	ldr	r3, [r3, #0]
 803c158:	4a98      	ldr	r2, [pc, #608]	; (803c3bc <SIMCOM_DMA_IrqHandler+0x7f4>)
 803c15a:	4293      	cmp	r3, r2
 803c15c:	d057      	beq.n	803c20e <SIMCOM_DMA_IrqHandler+0x646>
 803c15e:	4b95      	ldr	r3, [pc, #596]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c160:	681b      	ldr	r3, [r3, #0]
 803c162:	4a97      	ldr	r2, [pc, #604]	; (803c3c0 <SIMCOM_DMA_IrqHandler+0x7f8>)
 803c164:	4293      	cmp	r3, r2
 803c166:	d050      	beq.n	803c20a <SIMCOM_DMA_IrqHandler+0x642>
 803c168:	4b92      	ldr	r3, [pc, #584]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c16a:	681b      	ldr	r3, [r3, #0]
 803c16c:	4a95      	ldr	r2, [pc, #596]	; (803c3c4 <SIMCOM_DMA_IrqHandler+0x7fc>)
 803c16e:	4293      	cmp	r3, r2
 803c170:	d049      	beq.n	803c206 <SIMCOM_DMA_IrqHandler+0x63e>
 803c172:	4b90      	ldr	r3, [pc, #576]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c174:	681b      	ldr	r3, [r3, #0]
 803c176:	4a94      	ldr	r2, [pc, #592]	; (803c3c8 <SIMCOM_DMA_IrqHandler+0x800>)
 803c178:	4293      	cmp	r3, r2
 803c17a:	d042      	beq.n	803c202 <SIMCOM_DMA_IrqHandler+0x63a>
 803c17c:	4b8d      	ldr	r3, [pc, #564]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c17e:	681b      	ldr	r3, [r3, #0]
 803c180:	4a92      	ldr	r2, [pc, #584]	; (803c3cc <SIMCOM_DMA_IrqHandler+0x804>)
 803c182:	4293      	cmp	r3, r2
 803c184:	d03a      	beq.n	803c1fc <SIMCOM_DMA_IrqHandler+0x634>
 803c186:	4b8b      	ldr	r3, [pc, #556]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c188:	681b      	ldr	r3, [r3, #0]
 803c18a:	4a91      	ldr	r2, [pc, #580]	; (803c3d0 <SIMCOM_DMA_IrqHandler+0x808>)
 803c18c:	4293      	cmp	r3, r2
 803c18e:	d032      	beq.n	803c1f6 <SIMCOM_DMA_IrqHandler+0x62e>
 803c190:	4b88      	ldr	r3, [pc, #544]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c192:	681b      	ldr	r3, [r3, #0]
 803c194:	4a8f      	ldr	r2, [pc, #572]	; (803c3d4 <SIMCOM_DMA_IrqHandler+0x80c>)
 803c196:	4293      	cmp	r3, r2
 803c198:	d02a      	beq.n	803c1f0 <SIMCOM_DMA_IrqHandler+0x628>
 803c19a:	4b86      	ldr	r3, [pc, #536]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c19c:	681b      	ldr	r3, [r3, #0]
 803c19e:	4a8e      	ldr	r2, [pc, #568]	; (803c3d8 <SIMCOM_DMA_IrqHandler+0x810>)
 803c1a0:	4293      	cmp	r3, r2
 803c1a2:	d022      	beq.n	803c1ea <SIMCOM_DMA_IrqHandler+0x622>
 803c1a4:	4b83      	ldr	r3, [pc, #524]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c1a6:	681b      	ldr	r3, [r3, #0]
 803c1a8:	4a8c      	ldr	r2, [pc, #560]	; (803c3dc <SIMCOM_DMA_IrqHandler+0x814>)
 803c1aa:	4293      	cmp	r3, r2
 803c1ac:	d01a      	beq.n	803c1e4 <SIMCOM_DMA_IrqHandler+0x61c>
 803c1ae:	4b81      	ldr	r3, [pc, #516]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c1b0:	681b      	ldr	r3, [r3, #0]
 803c1b2:	4a8b      	ldr	r2, [pc, #556]	; (803c3e0 <SIMCOM_DMA_IrqHandler+0x818>)
 803c1b4:	4293      	cmp	r3, r2
 803c1b6:	d012      	beq.n	803c1de <SIMCOM_DMA_IrqHandler+0x616>
 803c1b8:	4b7e      	ldr	r3, [pc, #504]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c1ba:	681b      	ldr	r3, [r3, #0]
 803c1bc:	4a89      	ldr	r2, [pc, #548]	; (803c3e4 <SIMCOM_DMA_IrqHandler+0x81c>)
 803c1be:	4293      	cmp	r3, r2
 803c1c0:	d00a      	beq.n	803c1d8 <SIMCOM_DMA_IrqHandler+0x610>
 803c1c2:	4b7c      	ldr	r3, [pc, #496]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c1c4:	681b      	ldr	r3, [r3, #0]
 803c1c6:	4a88      	ldr	r2, [pc, #544]	; (803c3e8 <SIMCOM_DMA_IrqHandler+0x820>)
 803c1c8:	4293      	cmp	r3, r2
 803c1ca:	d102      	bne.n	803c1d2 <SIMCOM_DMA_IrqHandler+0x60a>
 803c1cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c1d0:	e01e      	b.n	803c210 <SIMCOM_DMA_IrqHandler+0x648>
 803c1d2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 803c1d6:	e01b      	b.n	803c210 <SIMCOM_DMA_IrqHandler+0x648>
 803c1d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c1dc:	e018      	b.n	803c210 <SIMCOM_DMA_IrqHandler+0x648>
 803c1de:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c1e2:	e015      	b.n	803c210 <SIMCOM_DMA_IrqHandler+0x648>
 803c1e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c1e8:	e012      	b.n	803c210 <SIMCOM_DMA_IrqHandler+0x648>
 803c1ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c1ee:	e00f      	b.n	803c210 <SIMCOM_DMA_IrqHandler+0x648>
 803c1f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c1f4:	e00c      	b.n	803c210 <SIMCOM_DMA_IrqHandler+0x648>
 803c1f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c1fa:	e009      	b.n	803c210 <SIMCOM_DMA_IrqHandler+0x648>
 803c1fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c200:	e006      	b.n	803c210 <SIMCOM_DMA_IrqHandler+0x648>
 803c202:	2320      	movs	r3, #32
 803c204:	e004      	b.n	803c210 <SIMCOM_DMA_IrqHandler+0x648>
 803c206:	2320      	movs	r3, #32
 803c208:	e002      	b.n	803c210 <SIMCOM_DMA_IrqHandler+0x648>
 803c20a:	2320      	movs	r3, #32
 803c20c:	e000      	b.n	803c210 <SIMCOM_DMA_IrqHandler+0x648>
 803c20e:	2320      	movs	r3, #32
 803c210:	4a76      	ldr	r2, [pc, #472]	; (803c3ec <SIMCOM_DMA_IrqHandler+0x824>)
 803c212:	60d3      	str	r3, [r2, #12]
 803c214:	e05f      	b.n	803c2d6 <SIMCOM_DMA_IrqHandler+0x70e>
 803c216:	4b67      	ldr	r3, [pc, #412]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c218:	681b      	ldr	r3, [r3, #0]
 803c21a:	4a68      	ldr	r2, [pc, #416]	; (803c3bc <SIMCOM_DMA_IrqHandler+0x7f4>)
 803c21c:	4293      	cmp	r3, r2
 803c21e:	d057      	beq.n	803c2d0 <SIMCOM_DMA_IrqHandler+0x708>
 803c220:	4b64      	ldr	r3, [pc, #400]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c222:	681b      	ldr	r3, [r3, #0]
 803c224:	4a66      	ldr	r2, [pc, #408]	; (803c3c0 <SIMCOM_DMA_IrqHandler+0x7f8>)
 803c226:	4293      	cmp	r3, r2
 803c228:	d050      	beq.n	803c2cc <SIMCOM_DMA_IrqHandler+0x704>
 803c22a:	4b62      	ldr	r3, [pc, #392]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c22c:	681b      	ldr	r3, [r3, #0]
 803c22e:	4a65      	ldr	r2, [pc, #404]	; (803c3c4 <SIMCOM_DMA_IrqHandler+0x7fc>)
 803c230:	4293      	cmp	r3, r2
 803c232:	d049      	beq.n	803c2c8 <SIMCOM_DMA_IrqHandler+0x700>
 803c234:	4b5f      	ldr	r3, [pc, #380]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c236:	681b      	ldr	r3, [r3, #0]
 803c238:	4a63      	ldr	r2, [pc, #396]	; (803c3c8 <SIMCOM_DMA_IrqHandler+0x800>)
 803c23a:	4293      	cmp	r3, r2
 803c23c:	d042      	beq.n	803c2c4 <SIMCOM_DMA_IrqHandler+0x6fc>
 803c23e:	4b5d      	ldr	r3, [pc, #372]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c240:	681b      	ldr	r3, [r3, #0]
 803c242:	4a62      	ldr	r2, [pc, #392]	; (803c3cc <SIMCOM_DMA_IrqHandler+0x804>)
 803c244:	4293      	cmp	r3, r2
 803c246:	d03a      	beq.n	803c2be <SIMCOM_DMA_IrqHandler+0x6f6>
 803c248:	4b5a      	ldr	r3, [pc, #360]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c24a:	681b      	ldr	r3, [r3, #0]
 803c24c:	4a60      	ldr	r2, [pc, #384]	; (803c3d0 <SIMCOM_DMA_IrqHandler+0x808>)
 803c24e:	4293      	cmp	r3, r2
 803c250:	d032      	beq.n	803c2b8 <SIMCOM_DMA_IrqHandler+0x6f0>
 803c252:	4b58      	ldr	r3, [pc, #352]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c254:	681b      	ldr	r3, [r3, #0]
 803c256:	4a5f      	ldr	r2, [pc, #380]	; (803c3d4 <SIMCOM_DMA_IrqHandler+0x80c>)
 803c258:	4293      	cmp	r3, r2
 803c25a:	d02a      	beq.n	803c2b2 <SIMCOM_DMA_IrqHandler+0x6ea>
 803c25c:	4b55      	ldr	r3, [pc, #340]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c25e:	681b      	ldr	r3, [r3, #0]
 803c260:	4a5d      	ldr	r2, [pc, #372]	; (803c3d8 <SIMCOM_DMA_IrqHandler+0x810>)
 803c262:	4293      	cmp	r3, r2
 803c264:	d022      	beq.n	803c2ac <SIMCOM_DMA_IrqHandler+0x6e4>
 803c266:	4b53      	ldr	r3, [pc, #332]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c268:	681b      	ldr	r3, [r3, #0]
 803c26a:	4a5c      	ldr	r2, [pc, #368]	; (803c3dc <SIMCOM_DMA_IrqHandler+0x814>)
 803c26c:	4293      	cmp	r3, r2
 803c26e:	d01a      	beq.n	803c2a6 <SIMCOM_DMA_IrqHandler+0x6de>
 803c270:	4b50      	ldr	r3, [pc, #320]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c272:	681b      	ldr	r3, [r3, #0]
 803c274:	4a5a      	ldr	r2, [pc, #360]	; (803c3e0 <SIMCOM_DMA_IrqHandler+0x818>)
 803c276:	4293      	cmp	r3, r2
 803c278:	d012      	beq.n	803c2a0 <SIMCOM_DMA_IrqHandler+0x6d8>
 803c27a:	4b4e      	ldr	r3, [pc, #312]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c27c:	681b      	ldr	r3, [r3, #0]
 803c27e:	4a59      	ldr	r2, [pc, #356]	; (803c3e4 <SIMCOM_DMA_IrqHandler+0x81c>)
 803c280:	4293      	cmp	r3, r2
 803c282:	d00a      	beq.n	803c29a <SIMCOM_DMA_IrqHandler+0x6d2>
 803c284:	4b4b      	ldr	r3, [pc, #300]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c286:	681b      	ldr	r3, [r3, #0]
 803c288:	4a57      	ldr	r2, [pc, #348]	; (803c3e8 <SIMCOM_DMA_IrqHandler+0x820>)
 803c28a:	4293      	cmp	r3, r2
 803c28c:	d102      	bne.n	803c294 <SIMCOM_DMA_IrqHandler+0x6cc>
 803c28e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c292:	e01e      	b.n	803c2d2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c294:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 803c298:	e01b      	b.n	803c2d2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c29a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c29e:	e018      	b.n	803c2d2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c2a0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c2a4:	e015      	b.n	803c2d2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c2a6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c2aa:	e012      	b.n	803c2d2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c2ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c2b0:	e00f      	b.n	803c2d2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c2b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c2b6:	e00c      	b.n	803c2d2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c2b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c2bc:	e009      	b.n	803c2d2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c2be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c2c2:	e006      	b.n	803c2d2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c2c4:	2320      	movs	r3, #32
 803c2c6:	e004      	b.n	803c2d2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c2c8:	2320      	movs	r3, #32
 803c2ca:	e002      	b.n	803c2d2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c2cc:	2320      	movs	r3, #32
 803c2ce:	e000      	b.n	803c2d2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c2d0:	2320      	movs	r3, #32
 803c2d2:	4a46      	ldr	r2, [pc, #280]	; (803c3ec <SIMCOM_DMA_IrqHandler+0x824>)
 803c2d4:	6093      	str	r3, [r2, #8]
        SIMCOM_Check_Buffer();
 803c2d6:	f000 fd93 	bl	803ce00 <SIMCOM_Check_Buffer>
}
 803c2da:	f000 bd45 	b.w	803cd68 <SIMCOM_DMA_IrqHandler+0x11a0>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_TE_FLAG_INDEX(&hdma_usart1_rx));
 803c2de:	4b35      	ldr	r3, [pc, #212]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2e0:	681b      	ldr	r3, [r3, #0]
 803c2e2:	461a      	mov	r2, r3
 803c2e4:	4b42      	ldr	r3, [pc, #264]	; (803c3f0 <SIMCOM_DMA_IrqHandler+0x828>)
 803c2e6:	429a      	cmp	r2, r3
 803c2e8:	f240 8084 	bls.w	803c3f4 <SIMCOM_DMA_IrqHandler+0x82c>
 803c2ec:	4b31      	ldr	r3, [pc, #196]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2ee:	681b      	ldr	r3, [r3, #0]
 803c2f0:	4a32      	ldr	r2, [pc, #200]	; (803c3bc <SIMCOM_DMA_IrqHandler+0x7f4>)
 803c2f2:	4293      	cmp	r3, r2
 803c2f4:	d057      	beq.n	803c3a6 <SIMCOM_DMA_IrqHandler+0x7de>
 803c2f6:	4b2f      	ldr	r3, [pc, #188]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2f8:	681b      	ldr	r3, [r3, #0]
 803c2fa:	4a31      	ldr	r2, [pc, #196]	; (803c3c0 <SIMCOM_DMA_IrqHandler+0x7f8>)
 803c2fc:	4293      	cmp	r3, r2
 803c2fe:	d050      	beq.n	803c3a2 <SIMCOM_DMA_IrqHandler+0x7da>
 803c300:	4b2c      	ldr	r3, [pc, #176]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c302:	681b      	ldr	r3, [r3, #0]
 803c304:	4a2f      	ldr	r2, [pc, #188]	; (803c3c4 <SIMCOM_DMA_IrqHandler+0x7fc>)
 803c306:	4293      	cmp	r3, r2
 803c308:	d049      	beq.n	803c39e <SIMCOM_DMA_IrqHandler+0x7d6>
 803c30a:	4b2a      	ldr	r3, [pc, #168]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c30c:	681b      	ldr	r3, [r3, #0]
 803c30e:	4a2e      	ldr	r2, [pc, #184]	; (803c3c8 <SIMCOM_DMA_IrqHandler+0x800>)
 803c310:	4293      	cmp	r3, r2
 803c312:	d042      	beq.n	803c39a <SIMCOM_DMA_IrqHandler+0x7d2>
 803c314:	4b27      	ldr	r3, [pc, #156]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c316:	681b      	ldr	r3, [r3, #0]
 803c318:	4a2c      	ldr	r2, [pc, #176]	; (803c3cc <SIMCOM_DMA_IrqHandler+0x804>)
 803c31a:	4293      	cmp	r3, r2
 803c31c:	d03a      	beq.n	803c394 <SIMCOM_DMA_IrqHandler+0x7cc>
 803c31e:	4b25      	ldr	r3, [pc, #148]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c320:	681b      	ldr	r3, [r3, #0]
 803c322:	4a2b      	ldr	r2, [pc, #172]	; (803c3d0 <SIMCOM_DMA_IrqHandler+0x808>)
 803c324:	4293      	cmp	r3, r2
 803c326:	d032      	beq.n	803c38e <SIMCOM_DMA_IrqHandler+0x7c6>
 803c328:	4b22      	ldr	r3, [pc, #136]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c32a:	681b      	ldr	r3, [r3, #0]
 803c32c:	4a29      	ldr	r2, [pc, #164]	; (803c3d4 <SIMCOM_DMA_IrqHandler+0x80c>)
 803c32e:	4293      	cmp	r3, r2
 803c330:	d02a      	beq.n	803c388 <SIMCOM_DMA_IrqHandler+0x7c0>
 803c332:	4b20      	ldr	r3, [pc, #128]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c334:	681b      	ldr	r3, [r3, #0]
 803c336:	4a28      	ldr	r2, [pc, #160]	; (803c3d8 <SIMCOM_DMA_IrqHandler+0x810>)
 803c338:	4293      	cmp	r3, r2
 803c33a:	d022      	beq.n	803c382 <SIMCOM_DMA_IrqHandler+0x7ba>
 803c33c:	4b1d      	ldr	r3, [pc, #116]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c33e:	681b      	ldr	r3, [r3, #0]
 803c340:	4a26      	ldr	r2, [pc, #152]	; (803c3dc <SIMCOM_DMA_IrqHandler+0x814>)
 803c342:	4293      	cmp	r3, r2
 803c344:	d01a      	beq.n	803c37c <SIMCOM_DMA_IrqHandler+0x7b4>
 803c346:	4b1b      	ldr	r3, [pc, #108]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c348:	681b      	ldr	r3, [r3, #0]
 803c34a:	4a25      	ldr	r2, [pc, #148]	; (803c3e0 <SIMCOM_DMA_IrqHandler+0x818>)
 803c34c:	4293      	cmp	r3, r2
 803c34e:	d012      	beq.n	803c376 <SIMCOM_DMA_IrqHandler+0x7ae>
 803c350:	4b18      	ldr	r3, [pc, #96]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c352:	681b      	ldr	r3, [r3, #0]
 803c354:	4a23      	ldr	r2, [pc, #140]	; (803c3e4 <SIMCOM_DMA_IrqHandler+0x81c>)
 803c356:	4293      	cmp	r3, r2
 803c358:	d00a      	beq.n	803c370 <SIMCOM_DMA_IrqHandler+0x7a8>
 803c35a:	4b16      	ldr	r3, [pc, #88]	; (803c3b4 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c35c:	681b      	ldr	r3, [r3, #0]
 803c35e:	4a22      	ldr	r2, [pc, #136]	; (803c3e8 <SIMCOM_DMA_IrqHandler+0x820>)
 803c360:	4293      	cmp	r3, r2
 803c362:	d102      	bne.n	803c36a <SIMCOM_DMA_IrqHandler+0x7a2>
 803c364:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c368:	e01e      	b.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c36a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 803c36e:	e01b      	b.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c370:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c374:	e018      	b.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c376:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c37a:	e015      	b.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c37c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c380:	e012      	b.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c382:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c386:	e00f      	b.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c388:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c38c:	e00c      	b.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c38e:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c392:	e009      	b.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c394:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c398:	e006      	b.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c39a:	2308      	movs	r3, #8
 803c39c:	e004      	b.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c39e:	2308      	movs	r3, #8
 803c3a0:	e002      	b.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c3a2:	2308      	movs	r3, #8
 803c3a4:	e000      	b.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c3a6:	2308      	movs	r3, #8
 803c3a8:	4a01      	ldr	r2, [pc, #4]	; (803c3b0 <SIMCOM_DMA_IrqHandler+0x7e8>)
 803c3aa:	60d3      	str	r3, [r2, #12]
 803c3ac:	e173      	b.n	803c696 <SIMCOM_DMA_IrqHandler+0xace>
 803c3ae:	bf00      	nop
 803c3b0:	40026400 	.word	0x40026400
 803c3b4:	20008700 	.word	0x20008700
 803c3b8:	40026058 	.word	0x40026058
 803c3bc:	40026010 	.word	0x40026010
 803c3c0:	40026410 	.word	0x40026410
 803c3c4:	40026070 	.word	0x40026070
 803c3c8:	40026470 	.word	0x40026470
 803c3cc:	40026028 	.word	0x40026028
 803c3d0:	40026428 	.word	0x40026428
 803c3d4:	40026088 	.word	0x40026088
 803c3d8:	40026488 	.word	0x40026488
 803c3dc:	40026040 	.word	0x40026040
 803c3e0:	40026440 	.word	0x40026440
 803c3e4:	400260a0 	.word	0x400260a0
 803c3e8:	400264a0 	.word	0x400264a0
 803c3ec:	40026000 	.word	0x40026000
 803c3f0:	40026458 	.word	0x40026458
 803c3f4:	4b95      	ldr	r3, [pc, #596]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c3f6:	681b      	ldr	r3, [r3, #0]
 803c3f8:	461a      	mov	r2, r3
 803c3fa:	4b95      	ldr	r3, [pc, #596]	; (803c650 <SIMCOM_DMA_IrqHandler+0xa88>)
 803c3fc:	429a      	cmp	r2, r3
 803c3fe:	d960      	bls.n	803c4c2 <SIMCOM_DMA_IrqHandler+0x8fa>
 803c400:	4b92      	ldr	r3, [pc, #584]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c402:	681b      	ldr	r3, [r3, #0]
 803c404:	4a93      	ldr	r2, [pc, #588]	; (803c654 <SIMCOM_DMA_IrqHandler+0xa8c>)
 803c406:	4293      	cmp	r3, r2
 803c408:	d057      	beq.n	803c4ba <SIMCOM_DMA_IrqHandler+0x8f2>
 803c40a:	4b90      	ldr	r3, [pc, #576]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c40c:	681b      	ldr	r3, [r3, #0]
 803c40e:	4a92      	ldr	r2, [pc, #584]	; (803c658 <SIMCOM_DMA_IrqHandler+0xa90>)
 803c410:	4293      	cmp	r3, r2
 803c412:	d050      	beq.n	803c4b6 <SIMCOM_DMA_IrqHandler+0x8ee>
 803c414:	4b8d      	ldr	r3, [pc, #564]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c416:	681b      	ldr	r3, [r3, #0]
 803c418:	4a90      	ldr	r2, [pc, #576]	; (803c65c <SIMCOM_DMA_IrqHandler+0xa94>)
 803c41a:	4293      	cmp	r3, r2
 803c41c:	d049      	beq.n	803c4b2 <SIMCOM_DMA_IrqHandler+0x8ea>
 803c41e:	4b8b      	ldr	r3, [pc, #556]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c420:	681b      	ldr	r3, [r3, #0]
 803c422:	4a8f      	ldr	r2, [pc, #572]	; (803c660 <SIMCOM_DMA_IrqHandler+0xa98>)
 803c424:	4293      	cmp	r3, r2
 803c426:	d042      	beq.n	803c4ae <SIMCOM_DMA_IrqHandler+0x8e6>
 803c428:	4b88      	ldr	r3, [pc, #544]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c42a:	681b      	ldr	r3, [r3, #0]
 803c42c:	4a8d      	ldr	r2, [pc, #564]	; (803c664 <SIMCOM_DMA_IrqHandler+0xa9c>)
 803c42e:	4293      	cmp	r3, r2
 803c430:	d03a      	beq.n	803c4a8 <SIMCOM_DMA_IrqHandler+0x8e0>
 803c432:	4b86      	ldr	r3, [pc, #536]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c434:	681b      	ldr	r3, [r3, #0]
 803c436:	4a8c      	ldr	r2, [pc, #560]	; (803c668 <SIMCOM_DMA_IrqHandler+0xaa0>)
 803c438:	4293      	cmp	r3, r2
 803c43a:	d032      	beq.n	803c4a2 <SIMCOM_DMA_IrqHandler+0x8da>
 803c43c:	4b83      	ldr	r3, [pc, #524]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c43e:	681b      	ldr	r3, [r3, #0]
 803c440:	4a8a      	ldr	r2, [pc, #552]	; (803c66c <SIMCOM_DMA_IrqHandler+0xaa4>)
 803c442:	4293      	cmp	r3, r2
 803c444:	d02a      	beq.n	803c49c <SIMCOM_DMA_IrqHandler+0x8d4>
 803c446:	4b81      	ldr	r3, [pc, #516]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c448:	681b      	ldr	r3, [r3, #0]
 803c44a:	4a89      	ldr	r2, [pc, #548]	; (803c670 <SIMCOM_DMA_IrqHandler+0xaa8>)
 803c44c:	4293      	cmp	r3, r2
 803c44e:	d022      	beq.n	803c496 <SIMCOM_DMA_IrqHandler+0x8ce>
 803c450:	4b7e      	ldr	r3, [pc, #504]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c452:	681b      	ldr	r3, [r3, #0]
 803c454:	4a87      	ldr	r2, [pc, #540]	; (803c674 <SIMCOM_DMA_IrqHandler+0xaac>)
 803c456:	4293      	cmp	r3, r2
 803c458:	d01a      	beq.n	803c490 <SIMCOM_DMA_IrqHandler+0x8c8>
 803c45a:	4b7c      	ldr	r3, [pc, #496]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c45c:	681b      	ldr	r3, [r3, #0]
 803c45e:	4a86      	ldr	r2, [pc, #536]	; (803c678 <SIMCOM_DMA_IrqHandler+0xab0>)
 803c460:	4293      	cmp	r3, r2
 803c462:	d012      	beq.n	803c48a <SIMCOM_DMA_IrqHandler+0x8c2>
 803c464:	4b79      	ldr	r3, [pc, #484]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c466:	681b      	ldr	r3, [r3, #0]
 803c468:	4a84      	ldr	r2, [pc, #528]	; (803c67c <SIMCOM_DMA_IrqHandler+0xab4>)
 803c46a:	4293      	cmp	r3, r2
 803c46c:	d00a      	beq.n	803c484 <SIMCOM_DMA_IrqHandler+0x8bc>
 803c46e:	4b77      	ldr	r3, [pc, #476]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c470:	681b      	ldr	r3, [r3, #0]
 803c472:	4a83      	ldr	r2, [pc, #524]	; (803c680 <SIMCOM_DMA_IrqHandler+0xab8>)
 803c474:	4293      	cmp	r3, r2
 803c476:	d102      	bne.n	803c47e <SIMCOM_DMA_IrqHandler+0x8b6>
 803c478:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c47c:	e01e      	b.n	803c4bc <SIMCOM_DMA_IrqHandler+0x8f4>
 803c47e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 803c482:	e01b      	b.n	803c4bc <SIMCOM_DMA_IrqHandler+0x8f4>
 803c484:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c488:	e018      	b.n	803c4bc <SIMCOM_DMA_IrqHandler+0x8f4>
 803c48a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c48e:	e015      	b.n	803c4bc <SIMCOM_DMA_IrqHandler+0x8f4>
 803c490:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c494:	e012      	b.n	803c4bc <SIMCOM_DMA_IrqHandler+0x8f4>
 803c496:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c49a:	e00f      	b.n	803c4bc <SIMCOM_DMA_IrqHandler+0x8f4>
 803c49c:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c4a0:	e00c      	b.n	803c4bc <SIMCOM_DMA_IrqHandler+0x8f4>
 803c4a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c4a6:	e009      	b.n	803c4bc <SIMCOM_DMA_IrqHandler+0x8f4>
 803c4a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c4ac:	e006      	b.n	803c4bc <SIMCOM_DMA_IrqHandler+0x8f4>
 803c4ae:	2308      	movs	r3, #8
 803c4b0:	e004      	b.n	803c4bc <SIMCOM_DMA_IrqHandler+0x8f4>
 803c4b2:	2308      	movs	r3, #8
 803c4b4:	e002      	b.n	803c4bc <SIMCOM_DMA_IrqHandler+0x8f4>
 803c4b6:	2308      	movs	r3, #8
 803c4b8:	e000      	b.n	803c4bc <SIMCOM_DMA_IrqHandler+0x8f4>
 803c4ba:	2308      	movs	r3, #8
 803c4bc:	4a71      	ldr	r2, [pc, #452]	; (803c684 <SIMCOM_DMA_IrqHandler+0xabc>)
 803c4be:	6093      	str	r3, [r2, #8]
 803c4c0:	e0e9      	b.n	803c696 <SIMCOM_DMA_IrqHandler+0xace>
 803c4c2:	4b62      	ldr	r3, [pc, #392]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4c4:	681b      	ldr	r3, [r3, #0]
 803c4c6:	461a      	mov	r2, r3
 803c4c8:	4b6f      	ldr	r3, [pc, #444]	; (803c688 <SIMCOM_DMA_IrqHandler+0xac0>)
 803c4ca:	429a      	cmp	r2, r3
 803c4cc:	d960      	bls.n	803c590 <SIMCOM_DMA_IrqHandler+0x9c8>
 803c4ce:	4b5f      	ldr	r3, [pc, #380]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4d0:	681b      	ldr	r3, [r3, #0]
 803c4d2:	4a60      	ldr	r2, [pc, #384]	; (803c654 <SIMCOM_DMA_IrqHandler+0xa8c>)
 803c4d4:	4293      	cmp	r3, r2
 803c4d6:	d057      	beq.n	803c588 <SIMCOM_DMA_IrqHandler+0x9c0>
 803c4d8:	4b5c      	ldr	r3, [pc, #368]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4da:	681b      	ldr	r3, [r3, #0]
 803c4dc:	4a5e      	ldr	r2, [pc, #376]	; (803c658 <SIMCOM_DMA_IrqHandler+0xa90>)
 803c4de:	4293      	cmp	r3, r2
 803c4e0:	d050      	beq.n	803c584 <SIMCOM_DMA_IrqHandler+0x9bc>
 803c4e2:	4b5a      	ldr	r3, [pc, #360]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4e4:	681b      	ldr	r3, [r3, #0]
 803c4e6:	4a5d      	ldr	r2, [pc, #372]	; (803c65c <SIMCOM_DMA_IrqHandler+0xa94>)
 803c4e8:	4293      	cmp	r3, r2
 803c4ea:	d049      	beq.n	803c580 <SIMCOM_DMA_IrqHandler+0x9b8>
 803c4ec:	4b57      	ldr	r3, [pc, #348]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4ee:	681b      	ldr	r3, [r3, #0]
 803c4f0:	4a5b      	ldr	r2, [pc, #364]	; (803c660 <SIMCOM_DMA_IrqHandler+0xa98>)
 803c4f2:	4293      	cmp	r3, r2
 803c4f4:	d042      	beq.n	803c57c <SIMCOM_DMA_IrqHandler+0x9b4>
 803c4f6:	4b55      	ldr	r3, [pc, #340]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4f8:	681b      	ldr	r3, [r3, #0]
 803c4fa:	4a5a      	ldr	r2, [pc, #360]	; (803c664 <SIMCOM_DMA_IrqHandler+0xa9c>)
 803c4fc:	4293      	cmp	r3, r2
 803c4fe:	d03a      	beq.n	803c576 <SIMCOM_DMA_IrqHandler+0x9ae>
 803c500:	4b52      	ldr	r3, [pc, #328]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c502:	681b      	ldr	r3, [r3, #0]
 803c504:	4a58      	ldr	r2, [pc, #352]	; (803c668 <SIMCOM_DMA_IrqHandler+0xaa0>)
 803c506:	4293      	cmp	r3, r2
 803c508:	d032      	beq.n	803c570 <SIMCOM_DMA_IrqHandler+0x9a8>
 803c50a:	4b50      	ldr	r3, [pc, #320]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c50c:	681b      	ldr	r3, [r3, #0]
 803c50e:	4a57      	ldr	r2, [pc, #348]	; (803c66c <SIMCOM_DMA_IrqHandler+0xaa4>)
 803c510:	4293      	cmp	r3, r2
 803c512:	d02a      	beq.n	803c56a <SIMCOM_DMA_IrqHandler+0x9a2>
 803c514:	4b4d      	ldr	r3, [pc, #308]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c516:	681b      	ldr	r3, [r3, #0]
 803c518:	4a55      	ldr	r2, [pc, #340]	; (803c670 <SIMCOM_DMA_IrqHandler+0xaa8>)
 803c51a:	4293      	cmp	r3, r2
 803c51c:	d022      	beq.n	803c564 <SIMCOM_DMA_IrqHandler+0x99c>
 803c51e:	4b4b      	ldr	r3, [pc, #300]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c520:	681b      	ldr	r3, [r3, #0]
 803c522:	4a54      	ldr	r2, [pc, #336]	; (803c674 <SIMCOM_DMA_IrqHandler+0xaac>)
 803c524:	4293      	cmp	r3, r2
 803c526:	d01a      	beq.n	803c55e <SIMCOM_DMA_IrqHandler+0x996>
 803c528:	4b48      	ldr	r3, [pc, #288]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c52a:	681b      	ldr	r3, [r3, #0]
 803c52c:	4a52      	ldr	r2, [pc, #328]	; (803c678 <SIMCOM_DMA_IrqHandler+0xab0>)
 803c52e:	4293      	cmp	r3, r2
 803c530:	d012      	beq.n	803c558 <SIMCOM_DMA_IrqHandler+0x990>
 803c532:	4b46      	ldr	r3, [pc, #280]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c534:	681b      	ldr	r3, [r3, #0]
 803c536:	4a51      	ldr	r2, [pc, #324]	; (803c67c <SIMCOM_DMA_IrqHandler+0xab4>)
 803c538:	4293      	cmp	r3, r2
 803c53a:	d00a      	beq.n	803c552 <SIMCOM_DMA_IrqHandler+0x98a>
 803c53c:	4b43      	ldr	r3, [pc, #268]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c53e:	681b      	ldr	r3, [r3, #0]
 803c540:	4a4f      	ldr	r2, [pc, #316]	; (803c680 <SIMCOM_DMA_IrqHandler+0xab8>)
 803c542:	4293      	cmp	r3, r2
 803c544:	d102      	bne.n	803c54c <SIMCOM_DMA_IrqHandler+0x984>
 803c546:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c54a:	e01e      	b.n	803c58a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c54c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 803c550:	e01b      	b.n	803c58a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c552:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c556:	e018      	b.n	803c58a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c558:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c55c:	e015      	b.n	803c58a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c55e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c562:	e012      	b.n	803c58a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c564:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c568:	e00f      	b.n	803c58a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c56a:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c56e:	e00c      	b.n	803c58a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c570:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c574:	e009      	b.n	803c58a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c576:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c57a:	e006      	b.n	803c58a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c57c:	2308      	movs	r3, #8
 803c57e:	e004      	b.n	803c58a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c580:	2308      	movs	r3, #8
 803c582:	e002      	b.n	803c58a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c584:	2308      	movs	r3, #8
 803c586:	e000      	b.n	803c58a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c588:	2308      	movs	r3, #8
 803c58a:	4a40      	ldr	r2, [pc, #256]	; (803c68c <SIMCOM_DMA_IrqHandler+0xac4>)
 803c58c:	60d3      	str	r3, [r2, #12]
 803c58e:	e082      	b.n	803c696 <SIMCOM_DMA_IrqHandler+0xace>
 803c590:	4b2e      	ldr	r3, [pc, #184]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c592:	681b      	ldr	r3, [r3, #0]
 803c594:	4a2f      	ldr	r2, [pc, #188]	; (803c654 <SIMCOM_DMA_IrqHandler+0xa8c>)
 803c596:	4293      	cmp	r3, r2
 803c598:	d07a      	beq.n	803c690 <SIMCOM_DMA_IrqHandler+0xac8>
 803c59a:	4b2c      	ldr	r3, [pc, #176]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c59c:	681b      	ldr	r3, [r3, #0]
 803c59e:	4a2e      	ldr	r2, [pc, #184]	; (803c658 <SIMCOM_DMA_IrqHandler+0xa90>)
 803c5a0:	4293      	cmp	r3, r2
 803c5a2:	d050      	beq.n	803c646 <SIMCOM_DMA_IrqHandler+0xa7e>
 803c5a4:	4b29      	ldr	r3, [pc, #164]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5a6:	681b      	ldr	r3, [r3, #0]
 803c5a8:	4a2c      	ldr	r2, [pc, #176]	; (803c65c <SIMCOM_DMA_IrqHandler+0xa94>)
 803c5aa:	4293      	cmp	r3, r2
 803c5ac:	d049      	beq.n	803c642 <SIMCOM_DMA_IrqHandler+0xa7a>
 803c5ae:	4b27      	ldr	r3, [pc, #156]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5b0:	681b      	ldr	r3, [r3, #0]
 803c5b2:	4a2b      	ldr	r2, [pc, #172]	; (803c660 <SIMCOM_DMA_IrqHandler+0xa98>)
 803c5b4:	4293      	cmp	r3, r2
 803c5b6:	d042      	beq.n	803c63e <SIMCOM_DMA_IrqHandler+0xa76>
 803c5b8:	4b24      	ldr	r3, [pc, #144]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5ba:	681b      	ldr	r3, [r3, #0]
 803c5bc:	4a29      	ldr	r2, [pc, #164]	; (803c664 <SIMCOM_DMA_IrqHandler+0xa9c>)
 803c5be:	4293      	cmp	r3, r2
 803c5c0:	d03a      	beq.n	803c638 <SIMCOM_DMA_IrqHandler+0xa70>
 803c5c2:	4b22      	ldr	r3, [pc, #136]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5c4:	681b      	ldr	r3, [r3, #0]
 803c5c6:	4a28      	ldr	r2, [pc, #160]	; (803c668 <SIMCOM_DMA_IrqHandler+0xaa0>)
 803c5c8:	4293      	cmp	r3, r2
 803c5ca:	d032      	beq.n	803c632 <SIMCOM_DMA_IrqHandler+0xa6a>
 803c5cc:	4b1f      	ldr	r3, [pc, #124]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5ce:	681b      	ldr	r3, [r3, #0]
 803c5d0:	4a26      	ldr	r2, [pc, #152]	; (803c66c <SIMCOM_DMA_IrqHandler+0xaa4>)
 803c5d2:	4293      	cmp	r3, r2
 803c5d4:	d02a      	beq.n	803c62c <SIMCOM_DMA_IrqHandler+0xa64>
 803c5d6:	4b1d      	ldr	r3, [pc, #116]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5d8:	681b      	ldr	r3, [r3, #0]
 803c5da:	4a25      	ldr	r2, [pc, #148]	; (803c670 <SIMCOM_DMA_IrqHandler+0xaa8>)
 803c5dc:	4293      	cmp	r3, r2
 803c5de:	d022      	beq.n	803c626 <SIMCOM_DMA_IrqHandler+0xa5e>
 803c5e0:	4b1a      	ldr	r3, [pc, #104]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5e2:	681b      	ldr	r3, [r3, #0]
 803c5e4:	4a23      	ldr	r2, [pc, #140]	; (803c674 <SIMCOM_DMA_IrqHandler+0xaac>)
 803c5e6:	4293      	cmp	r3, r2
 803c5e8:	d01a      	beq.n	803c620 <SIMCOM_DMA_IrqHandler+0xa58>
 803c5ea:	4b18      	ldr	r3, [pc, #96]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5ec:	681b      	ldr	r3, [r3, #0]
 803c5ee:	4a22      	ldr	r2, [pc, #136]	; (803c678 <SIMCOM_DMA_IrqHandler+0xab0>)
 803c5f0:	4293      	cmp	r3, r2
 803c5f2:	d012      	beq.n	803c61a <SIMCOM_DMA_IrqHandler+0xa52>
 803c5f4:	4b15      	ldr	r3, [pc, #84]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5f6:	681b      	ldr	r3, [r3, #0]
 803c5f8:	4a20      	ldr	r2, [pc, #128]	; (803c67c <SIMCOM_DMA_IrqHandler+0xab4>)
 803c5fa:	4293      	cmp	r3, r2
 803c5fc:	d00a      	beq.n	803c614 <SIMCOM_DMA_IrqHandler+0xa4c>
 803c5fe:	4b13      	ldr	r3, [pc, #76]	; (803c64c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c600:	681b      	ldr	r3, [r3, #0]
 803c602:	4a1f      	ldr	r2, [pc, #124]	; (803c680 <SIMCOM_DMA_IrqHandler+0xab8>)
 803c604:	4293      	cmp	r3, r2
 803c606:	d102      	bne.n	803c60e <SIMCOM_DMA_IrqHandler+0xa46>
 803c608:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c60c:	e041      	b.n	803c692 <SIMCOM_DMA_IrqHandler+0xaca>
 803c60e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 803c612:	e03e      	b.n	803c692 <SIMCOM_DMA_IrqHandler+0xaca>
 803c614:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c618:	e03b      	b.n	803c692 <SIMCOM_DMA_IrqHandler+0xaca>
 803c61a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c61e:	e038      	b.n	803c692 <SIMCOM_DMA_IrqHandler+0xaca>
 803c620:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c624:	e035      	b.n	803c692 <SIMCOM_DMA_IrqHandler+0xaca>
 803c626:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c62a:	e032      	b.n	803c692 <SIMCOM_DMA_IrqHandler+0xaca>
 803c62c:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c630:	e02f      	b.n	803c692 <SIMCOM_DMA_IrqHandler+0xaca>
 803c632:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c636:	e02c      	b.n	803c692 <SIMCOM_DMA_IrqHandler+0xaca>
 803c638:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c63c:	e029      	b.n	803c692 <SIMCOM_DMA_IrqHandler+0xaca>
 803c63e:	2308      	movs	r3, #8
 803c640:	e027      	b.n	803c692 <SIMCOM_DMA_IrqHandler+0xaca>
 803c642:	2308      	movs	r3, #8
 803c644:	e025      	b.n	803c692 <SIMCOM_DMA_IrqHandler+0xaca>
 803c646:	2308      	movs	r3, #8
 803c648:	e023      	b.n	803c692 <SIMCOM_DMA_IrqHandler+0xaca>
 803c64a:	bf00      	nop
 803c64c:	20008700 	.word	0x20008700
 803c650:	400260b8 	.word	0x400260b8
 803c654:	40026010 	.word	0x40026010
 803c658:	40026410 	.word	0x40026410
 803c65c:	40026070 	.word	0x40026070
 803c660:	40026470 	.word	0x40026470
 803c664:	40026028 	.word	0x40026028
 803c668:	40026428 	.word	0x40026428
 803c66c:	40026088 	.word	0x40026088
 803c670:	40026488 	.word	0x40026488
 803c674:	40026040 	.word	0x40026040
 803c678:	40026440 	.word	0x40026440
 803c67c:	400260a0 	.word	0x400260a0
 803c680:	400264a0 	.word	0x400264a0
 803c684:	40026400 	.word	0x40026400
 803c688:	40026058 	.word	0x40026058
 803c68c:	40026000 	.word	0x40026000
 803c690:	2308      	movs	r3, #8
 803c692:	4a96      	ldr	r2, [pc, #600]	; (803c8ec <SIMCOM_DMA_IrqHandler+0xd24>)
 803c694:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_FE_FLAG_INDEX(&hdma_usart1_rx));
 803c696:	4b96      	ldr	r3, [pc, #600]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c698:	681b      	ldr	r3, [r3, #0]
 803c69a:	461a      	mov	r2, r3
 803c69c:	4b95      	ldr	r3, [pc, #596]	; (803c8f4 <SIMCOM_DMA_IrqHandler+0xd2c>)
 803c69e:	429a      	cmp	r2, r3
 803c6a0:	d95c      	bls.n	803c75c <SIMCOM_DMA_IrqHandler+0xb94>
 803c6a2:	4b93      	ldr	r3, [pc, #588]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c6a4:	681b      	ldr	r3, [r3, #0]
 803c6a6:	4a94      	ldr	r2, [pc, #592]	; (803c8f8 <SIMCOM_DMA_IrqHandler+0xd30>)
 803c6a8:	4293      	cmp	r3, r2
 803c6aa:	d053      	beq.n	803c754 <SIMCOM_DMA_IrqHandler+0xb8c>
 803c6ac:	4b90      	ldr	r3, [pc, #576]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c6ae:	681b      	ldr	r3, [r3, #0]
 803c6b0:	4a92      	ldr	r2, [pc, #584]	; (803c8fc <SIMCOM_DMA_IrqHandler+0xd34>)
 803c6b2:	4293      	cmp	r3, r2
 803c6b4:	d04c      	beq.n	803c750 <SIMCOM_DMA_IrqHandler+0xb88>
 803c6b6:	4b8e      	ldr	r3, [pc, #568]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c6b8:	681b      	ldr	r3, [r3, #0]
 803c6ba:	4a91      	ldr	r2, [pc, #580]	; (803c900 <SIMCOM_DMA_IrqHandler+0xd38>)
 803c6bc:	4293      	cmp	r3, r2
 803c6be:	d045      	beq.n	803c74c <SIMCOM_DMA_IrqHandler+0xb84>
 803c6c0:	4b8b      	ldr	r3, [pc, #556]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c6c2:	681b      	ldr	r3, [r3, #0]
 803c6c4:	4a8f      	ldr	r2, [pc, #572]	; (803c904 <SIMCOM_DMA_IrqHandler+0xd3c>)
 803c6c6:	4293      	cmp	r3, r2
 803c6c8:	d03e      	beq.n	803c748 <SIMCOM_DMA_IrqHandler+0xb80>
 803c6ca:	4b89      	ldr	r3, [pc, #548]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c6cc:	681b      	ldr	r3, [r3, #0]
 803c6ce:	4a8e      	ldr	r2, [pc, #568]	; (803c908 <SIMCOM_DMA_IrqHandler+0xd40>)
 803c6d0:	4293      	cmp	r3, r2
 803c6d2:	d037      	beq.n	803c744 <SIMCOM_DMA_IrqHandler+0xb7c>
 803c6d4:	4b86      	ldr	r3, [pc, #536]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c6d6:	681b      	ldr	r3, [r3, #0]
 803c6d8:	4a8c      	ldr	r2, [pc, #560]	; (803c90c <SIMCOM_DMA_IrqHandler+0xd44>)
 803c6da:	4293      	cmp	r3, r2
 803c6dc:	d030      	beq.n	803c740 <SIMCOM_DMA_IrqHandler+0xb78>
 803c6de:	4b84      	ldr	r3, [pc, #528]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c6e0:	681b      	ldr	r3, [r3, #0]
 803c6e2:	4a8b      	ldr	r2, [pc, #556]	; (803c910 <SIMCOM_DMA_IrqHandler+0xd48>)
 803c6e4:	4293      	cmp	r3, r2
 803c6e6:	d029      	beq.n	803c73c <SIMCOM_DMA_IrqHandler+0xb74>
 803c6e8:	4b81      	ldr	r3, [pc, #516]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c6ea:	681b      	ldr	r3, [r3, #0]
 803c6ec:	4a89      	ldr	r2, [pc, #548]	; (803c914 <SIMCOM_DMA_IrqHandler+0xd4c>)
 803c6ee:	4293      	cmp	r3, r2
 803c6f0:	d022      	beq.n	803c738 <SIMCOM_DMA_IrqHandler+0xb70>
 803c6f2:	4b7f      	ldr	r3, [pc, #508]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c6f4:	681b      	ldr	r3, [r3, #0]
 803c6f6:	4a88      	ldr	r2, [pc, #544]	; (803c918 <SIMCOM_DMA_IrqHandler+0xd50>)
 803c6f8:	4293      	cmp	r3, r2
 803c6fa:	d01a      	beq.n	803c732 <SIMCOM_DMA_IrqHandler+0xb6a>
 803c6fc:	4b7c      	ldr	r3, [pc, #496]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c6fe:	681b      	ldr	r3, [r3, #0]
 803c700:	4a86      	ldr	r2, [pc, #536]	; (803c91c <SIMCOM_DMA_IrqHandler+0xd54>)
 803c702:	4293      	cmp	r3, r2
 803c704:	d012      	beq.n	803c72c <SIMCOM_DMA_IrqHandler+0xb64>
 803c706:	4b7a      	ldr	r3, [pc, #488]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c708:	681b      	ldr	r3, [r3, #0]
 803c70a:	4a85      	ldr	r2, [pc, #532]	; (803c920 <SIMCOM_DMA_IrqHandler+0xd58>)
 803c70c:	4293      	cmp	r3, r2
 803c70e:	d00a      	beq.n	803c726 <SIMCOM_DMA_IrqHandler+0xb5e>
 803c710:	4b77      	ldr	r3, [pc, #476]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c712:	681b      	ldr	r3, [r3, #0]
 803c714:	4a83      	ldr	r2, [pc, #524]	; (803c924 <SIMCOM_DMA_IrqHandler+0xd5c>)
 803c716:	4293      	cmp	r3, r2
 803c718:	d102      	bne.n	803c720 <SIMCOM_DMA_IrqHandler+0xb58>
 803c71a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c71e:	e01a      	b.n	803c756 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c720:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 803c724:	e017      	b.n	803c756 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c726:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c72a:	e014      	b.n	803c756 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c72c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c730:	e011      	b.n	803c756 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c732:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c736:	e00e      	b.n	803c756 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c738:	2340      	movs	r3, #64	; 0x40
 803c73a:	e00c      	b.n	803c756 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c73c:	2340      	movs	r3, #64	; 0x40
 803c73e:	e00a      	b.n	803c756 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c740:	2340      	movs	r3, #64	; 0x40
 803c742:	e008      	b.n	803c756 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c744:	2340      	movs	r3, #64	; 0x40
 803c746:	e006      	b.n	803c756 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c748:	2301      	movs	r3, #1
 803c74a:	e004      	b.n	803c756 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c74c:	2301      	movs	r3, #1
 803c74e:	e002      	b.n	803c756 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c750:	2301      	movs	r3, #1
 803c752:	e000      	b.n	803c756 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c754:	2301      	movs	r3, #1
 803c756:	4a74      	ldr	r2, [pc, #464]	; (803c928 <SIMCOM_DMA_IrqHandler+0xd60>)
 803c758:	60d3      	str	r3, [r2, #12]
 803c75a:	e147      	b.n	803c9ec <SIMCOM_DMA_IrqHandler+0xe24>
 803c75c:	4b64      	ldr	r3, [pc, #400]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c75e:	681b      	ldr	r3, [r3, #0]
 803c760:	461a      	mov	r2, r3
 803c762:	4b72      	ldr	r3, [pc, #456]	; (803c92c <SIMCOM_DMA_IrqHandler+0xd64>)
 803c764:	429a      	cmp	r2, r3
 803c766:	d95c      	bls.n	803c822 <SIMCOM_DMA_IrqHandler+0xc5a>
 803c768:	4b61      	ldr	r3, [pc, #388]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c76a:	681b      	ldr	r3, [r3, #0]
 803c76c:	4a62      	ldr	r2, [pc, #392]	; (803c8f8 <SIMCOM_DMA_IrqHandler+0xd30>)
 803c76e:	4293      	cmp	r3, r2
 803c770:	d053      	beq.n	803c81a <SIMCOM_DMA_IrqHandler+0xc52>
 803c772:	4b5f      	ldr	r3, [pc, #380]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c774:	681b      	ldr	r3, [r3, #0]
 803c776:	4a61      	ldr	r2, [pc, #388]	; (803c8fc <SIMCOM_DMA_IrqHandler+0xd34>)
 803c778:	4293      	cmp	r3, r2
 803c77a:	d04c      	beq.n	803c816 <SIMCOM_DMA_IrqHandler+0xc4e>
 803c77c:	4b5c      	ldr	r3, [pc, #368]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c77e:	681b      	ldr	r3, [r3, #0]
 803c780:	4a5f      	ldr	r2, [pc, #380]	; (803c900 <SIMCOM_DMA_IrqHandler+0xd38>)
 803c782:	4293      	cmp	r3, r2
 803c784:	d045      	beq.n	803c812 <SIMCOM_DMA_IrqHandler+0xc4a>
 803c786:	4b5a      	ldr	r3, [pc, #360]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c788:	681b      	ldr	r3, [r3, #0]
 803c78a:	4a5e      	ldr	r2, [pc, #376]	; (803c904 <SIMCOM_DMA_IrqHandler+0xd3c>)
 803c78c:	4293      	cmp	r3, r2
 803c78e:	d03e      	beq.n	803c80e <SIMCOM_DMA_IrqHandler+0xc46>
 803c790:	4b57      	ldr	r3, [pc, #348]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c792:	681b      	ldr	r3, [r3, #0]
 803c794:	4a5c      	ldr	r2, [pc, #368]	; (803c908 <SIMCOM_DMA_IrqHandler+0xd40>)
 803c796:	4293      	cmp	r3, r2
 803c798:	d037      	beq.n	803c80a <SIMCOM_DMA_IrqHandler+0xc42>
 803c79a:	4b55      	ldr	r3, [pc, #340]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c79c:	681b      	ldr	r3, [r3, #0]
 803c79e:	4a5b      	ldr	r2, [pc, #364]	; (803c90c <SIMCOM_DMA_IrqHandler+0xd44>)
 803c7a0:	4293      	cmp	r3, r2
 803c7a2:	d030      	beq.n	803c806 <SIMCOM_DMA_IrqHandler+0xc3e>
 803c7a4:	4b52      	ldr	r3, [pc, #328]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7a6:	681b      	ldr	r3, [r3, #0]
 803c7a8:	4a59      	ldr	r2, [pc, #356]	; (803c910 <SIMCOM_DMA_IrqHandler+0xd48>)
 803c7aa:	4293      	cmp	r3, r2
 803c7ac:	d029      	beq.n	803c802 <SIMCOM_DMA_IrqHandler+0xc3a>
 803c7ae:	4b50      	ldr	r3, [pc, #320]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7b0:	681b      	ldr	r3, [r3, #0]
 803c7b2:	4a58      	ldr	r2, [pc, #352]	; (803c914 <SIMCOM_DMA_IrqHandler+0xd4c>)
 803c7b4:	4293      	cmp	r3, r2
 803c7b6:	d022      	beq.n	803c7fe <SIMCOM_DMA_IrqHandler+0xc36>
 803c7b8:	4b4d      	ldr	r3, [pc, #308]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7ba:	681b      	ldr	r3, [r3, #0]
 803c7bc:	4a56      	ldr	r2, [pc, #344]	; (803c918 <SIMCOM_DMA_IrqHandler+0xd50>)
 803c7be:	4293      	cmp	r3, r2
 803c7c0:	d01a      	beq.n	803c7f8 <SIMCOM_DMA_IrqHandler+0xc30>
 803c7c2:	4b4b      	ldr	r3, [pc, #300]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7c4:	681b      	ldr	r3, [r3, #0]
 803c7c6:	4a55      	ldr	r2, [pc, #340]	; (803c91c <SIMCOM_DMA_IrqHandler+0xd54>)
 803c7c8:	4293      	cmp	r3, r2
 803c7ca:	d012      	beq.n	803c7f2 <SIMCOM_DMA_IrqHandler+0xc2a>
 803c7cc:	4b48      	ldr	r3, [pc, #288]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7ce:	681b      	ldr	r3, [r3, #0]
 803c7d0:	4a53      	ldr	r2, [pc, #332]	; (803c920 <SIMCOM_DMA_IrqHandler+0xd58>)
 803c7d2:	4293      	cmp	r3, r2
 803c7d4:	d00a      	beq.n	803c7ec <SIMCOM_DMA_IrqHandler+0xc24>
 803c7d6:	4b46      	ldr	r3, [pc, #280]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7d8:	681b      	ldr	r3, [r3, #0]
 803c7da:	4a52      	ldr	r2, [pc, #328]	; (803c924 <SIMCOM_DMA_IrqHandler+0xd5c>)
 803c7dc:	4293      	cmp	r3, r2
 803c7de:	d102      	bne.n	803c7e6 <SIMCOM_DMA_IrqHandler+0xc1e>
 803c7e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c7e4:	e01a      	b.n	803c81c <SIMCOM_DMA_IrqHandler+0xc54>
 803c7e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 803c7ea:	e017      	b.n	803c81c <SIMCOM_DMA_IrqHandler+0xc54>
 803c7ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c7f0:	e014      	b.n	803c81c <SIMCOM_DMA_IrqHandler+0xc54>
 803c7f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c7f6:	e011      	b.n	803c81c <SIMCOM_DMA_IrqHandler+0xc54>
 803c7f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c7fc:	e00e      	b.n	803c81c <SIMCOM_DMA_IrqHandler+0xc54>
 803c7fe:	2340      	movs	r3, #64	; 0x40
 803c800:	e00c      	b.n	803c81c <SIMCOM_DMA_IrqHandler+0xc54>
 803c802:	2340      	movs	r3, #64	; 0x40
 803c804:	e00a      	b.n	803c81c <SIMCOM_DMA_IrqHandler+0xc54>
 803c806:	2340      	movs	r3, #64	; 0x40
 803c808:	e008      	b.n	803c81c <SIMCOM_DMA_IrqHandler+0xc54>
 803c80a:	2340      	movs	r3, #64	; 0x40
 803c80c:	e006      	b.n	803c81c <SIMCOM_DMA_IrqHandler+0xc54>
 803c80e:	2301      	movs	r3, #1
 803c810:	e004      	b.n	803c81c <SIMCOM_DMA_IrqHandler+0xc54>
 803c812:	2301      	movs	r3, #1
 803c814:	e002      	b.n	803c81c <SIMCOM_DMA_IrqHandler+0xc54>
 803c816:	2301      	movs	r3, #1
 803c818:	e000      	b.n	803c81c <SIMCOM_DMA_IrqHandler+0xc54>
 803c81a:	2301      	movs	r3, #1
 803c81c:	4a42      	ldr	r2, [pc, #264]	; (803c928 <SIMCOM_DMA_IrqHandler+0xd60>)
 803c81e:	6093      	str	r3, [r2, #8]
 803c820:	e0e4      	b.n	803c9ec <SIMCOM_DMA_IrqHandler+0xe24>
 803c822:	4b33      	ldr	r3, [pc, #204]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c824:	681b      	ldr	r3, [r3, #0]
 803c826:	461a      	mov	r2, r3
 803c828:	4b41      	ldr	r3, [pc, #260]	; (803c930 <SIMCOM_DMA_IrqHandler+0xd68>)
 803c82a:	429a      	cmp	r2, r3
 803c82c:	f240 8082 	bls.w	803c934 <SIMCOM_DMA_IrqHandler+0xd6c>
 803c830:	4b2f      	ldr	r3, [pc, #188]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c832:	681b      	ldr	r3, [r3, #0]
 803c834:	4a30      	ldr	r2, [pc, #192]	; (803c8f8 <SIMCOM_DMA_IrqHandler+0xd30>)
 803c836:	4293      	cmp	r3, r2
 803c838:	d053      	beq.n	803c8e2 <SIMCOM_DMA_IrqHandler+0xd1a>
 803c83a:	4b2d      	ldr	r3, [pc, #180]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c83c:	681b      	ldr	r3, [r3, #0]
 803c83e:	4a2f      	ldr	r2, [pc, #188]	; (803c8fc <SIMCOM_DMA_IrqHandler+0xd34>)
 803c840:	4293      	cmp	r3, r2
 803c842:	d04c      	beq.n	803c8de <SIMCOM_DMA_IrqHandler+0xd16>
 803c844:	4b2a      	ldr	r3, [pc, #168]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c846:	681b      	ldr	r3, [r3, #0]
 803c848:	4a2d      	ldr	r2, [pc, #180]	; (803c900 <SIMCOM_DMA_IrqHandler+0xd38>)
 803c84a:	4293      	cmp	r3, r2
 803c84c:	d045      	beq.n	803c8da <SIMCOM_DMA_IrqHandler+0xd12>
 803c84e:	4b28      	ldr	r3, [pc, #160]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c850:	681b      	ldr	r3, [r3, #0]
 803c852:	4a2c      	ldr	r2, [pc, #176]	; (803c904 <SIMCOM_DMA_IrqHandler+0xd3c>)
 803c854:	4293      	cmp	r3, r2
 803c856:	d03e      	beq.n	803c8d6 <SIMCOM_DMA_IrqHandler+0xd0e>
 803c858:	4b25      	ldr	r3, [pc, #148]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c85a:	681b      	ldr	r3, [r3, #0]
 803c85c:	4a2a      	ldr	r2, [pc, #168]	; (803c908 <SIMCOM_DMA_IrqHandler+0xd40>)
 803c85e:	4293      	cmp	r3, r2
 803c860:	d037      	beq.n	803c8d2 <SIMCOM_DMA_IrqHandler+0xd0a>
 803c862:	4b23      	ldr	r3, [pc, #140]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c864:	681b      	ldr	r3, [r3, #0]
 803c866:	4a29      	ldr	r2, [pc, #164]	; (803c90c <SIMCOM_DMA_IrqHandler+0xd44>)
 803c868:	4293      	cmp	r3, r2
 803c86a:	d030      	beq.n	803c8ce <SIMCOM_DMA_IrqHandler+0xd06>
 803c86c:	4b20      	ldr	r3, [pc, #128]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c86e:	681b      	ldr	r3, [r3, #0]
 803c870:	4a27      	ldr	r2, [pc, #156]	; (803c910 <SIMCOM_DMA_IrqHandler+0xd48>)
 803c872:	4293      	cmp	r3, r2
 803c874:	d029      	beq.n	803c8ca <SIMCOM_DMA_IrqHandler+0xd02>
 803c876:	4b1e      	ldr	r3, [pc, #120]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c878:	681b      	ldr	r3, [r3, #0]
 803c87a:	4a26      	ldr	r2, [pc, #152]	; (803c914 <SIMCOM_DMA_IrqHandler+0xd4c>)
 803c87c:	4293      	cmp	r3, r2
 803c87e:	d022      	beq.n	803c8c6 <SIMCOM_DMA_IrqHandler+0xcfe>
 803c880:	4b1b      	ldr	r3, [pc, #108]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c882:	681b      	ldr	r3, [r3, #0]
 803c884:	4a24      	ldr	r2, [pc, #144]	; (803c918 <SIMCOM_DMA_IrqHandler+0xd50>)
 803c886:	4293      	cmp	r3, r2
 803c888:	d01a      	beq.n	803c8c0 <SIMCOM_DMA_IrqHandler+0xcf8>
 803c88a:	4b19      	ldr	r3, [pc, #100]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c88c:	681b      	ldr	r3, [r3, #0]
 803c88e:	4a23      	ldr	r2, [pc, #140]	; (803c91c <SIMCOM_DMA_IrqHandler+0xd54>)
 803c890:	4293      	cmp	r3, r2
 803c892:	d012      	beq.n	803c8ba <SIMCOM_DMA_IrqHandler+0xcf2>
 803c894:	4b16      	ldr	r3, [pc, #88]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c896:	681b      	ldr	r3, [r3, #0]
 803c898:	4a21      	ldr	r2, [pc, #132]	; (803c920 <SIMCOM_DMA_IrqHandler+0xd58>)
 803c89a:	4293      	cmp	r3, r2
 803c89c:	d00a      	beq.n	803c8b4 <SIMCOM_DMA_IrqHandler+0xcec>
 803c89e:	4b14      	ldr	r3, [pc, #80]	; (803c8f0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8a0:	681b      	ldr	r3, [r3, #0]
 803c8a2:	4a20      	ldr	r2, [pc, #128]	; (803c924 <SIMCOM_DMA_IrqHandler+0xd5c>)
 803c8a4:	4293      	cmp	r3, r2
 803c8a6:	d102      	bne.n	803c8ae <SIMCOM_DMA_IrqHandler+0xce6>
 803c8a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c8ac:	e01a      	b.n	803c8e4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c8ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 803c8b2:	e017      	b.n	803c8e4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c8b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c8b8:	e014      	b.n	803c8e4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c8ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c8be:	e011      	b.n	803c8e4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c8c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c8c4:	e00e      	b.n	803c8e4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c8c6:	2340      	movs	r3, #64	; 0x40
 803c8c8:	e00c      	b.n	803c8e4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c8ca:	2340      	movs	r3, #64	; 0x40
 803c8cc:	e00a      	b.n	803c8e4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c8ce:	2340      	movs	r3, #64	; 0x40
 803c8d0:	e008      	b.n	803c8e4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c8d2:	2340      	movs	r3, #64	; 0x40
 803c8d4:	e006      	b.n	803c8e4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c8d6:	2301      	movs	r3, #1
 803c8d8:	e004      	b.n	803c8e4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c8da:	2301      	movs	r3, #1
 803c8dc:	e002      	b.n	803c8e4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c8de:	2301      	movs	r3, #1
 803c8e0:	e000      	b.n	803c8e4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c8e2:	2301      	movs	r3, #1
 803c8e4:	4a01      	ldr	r2, [pc, #4]	; (803c8ec <SIMCOM_DMA_IrqHandler+0xd24>)
 803c8e6:	60d3      	str	r3, [r2, #12]
 803c8e8:	e080      	b.n	803c9ec <SIMCOM_DMA_IrqHandler+0xe24>
 803c8ea:	bf00      	nop
 803c8ec:	40026000 	.word	0x40026000
 803c8f0:	20008700 	.word	0x20008700
 803c8f4:	40026458 	.word	0x40026458
 803c8f8:	40026010 	.word	0x40026010
 803c8fc:	40026410 	.word	0x40026410
 803c900:	40026070 	.word	0x40026070
 803c904:	40026470 	.word	0x40026470
 803c908:	40026028 	.word	0x40026028
 803c90c:	40026428 	.word	0x40026428
 803c910:	40026088 	.word	0x40026088
 803c914:	40026488 	.word	0x40026488
 803c918:	40026040 	.word	0x40026040
 803c91c:	40026440 	.word	0x40026440
 803c920:	400260a0 	.word	0x400260a0
 803c924:	400264a0 	.word	0x400264a0
 803c928:	40026400 	.word	0x40026400
 803c92c:	400260b8 	.word	0x400260b8
 803c930:	40026058 	.word	0x40026058
 803c934:	4b95      	ldr	r3, [pc, #596]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c936:	681b      	ldr	r3, [r3, #0]
 803c938:	4a95      	ldr	r2, [pc, #596]	; (803cb90 <SIMCOM_DMA_IrqHandler+0xfc8>)
 803c93a:	4293      	cmp	r3, r2
 803c93c:	d053      	beq.n	803c9e6 <SIMCOM_DMA_IrqHandler+0xe1e>
 803c93e:	4b93      	ldr	r3, [pc, #588]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c940:	681b      	ldr	r3, [r3, #0]
 803c942:	4a94      	ldr	r2, [pc, #592]	; (803cb94 <SIMCOM_DMA_IrqHandler+0xfcc>)
 803c944:	4293      	cmp	r3, r2
 803c946:	d04c      	beq.n	803c9e2 <SIMCOM_DMA_IrqHandler+0xe1a>
 803c948:	4b90      	ldr	r3, [pc, #576]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c94a:	681b      	ldr	r3, [r3, #0]
 803c94c:	4a92      	ldr	r2, [pc, #584]	; (803cb98 <SIMCOM_DMA_IrqHandler+0xfd0>)
 803c94e:	4293      	cmp	r3, r2
 803c950:	d045      	beq.n	803c9de <SIMCOM_DMA_IrqHandler+0xe16>
 803c952:	4b8e      	ldr	r3, [pc, #568]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c954:	681b      	ldr	r3, [r3, #0]
 803c956:	4a91      	ldr	r2, [pc, #580]	; (803cb9c <SIMCOM_DMA_IrqHandler+0xfd4>)
 803c958:	4293      	cmp	r3, r2
 803c95a:	d03e      	beq.n	803c9da <SIMCOM_DMA_IrqHandler+0xe12>
 803c95c:	4b8b      	ldr	r3, [pc, #556]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c95e:	681b      	ldr	r3, [r3, #0]
 803c960:	4a8f      	ldr	r2, [pc, #572]	; (803cba0 <SIMCOM_DMA_IrqHandler+0xfd8>)
 803c962:	4293      	cmp	r3, r2
 803c964:	d037      	beq.n	803c9d6 <SIMCOM_DMA_IrqHandler+0xe0e>
 803c966:	4b89      	ldr	r3, [pc, #548]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c968:	681b      	ldr	r3, [r3, #0]
 803c96a:	4a8e      	ldr	r2, [pc, #568]	; (803cba4 <SIMCOM_DMA_IrqHandler+0xfdc>)
 803c96c:	4293      	cmp	r3, r2
 803c96e:	d030      	beq.n	803c9d2 <SIMCOM_DMA_IrqHandler+0xe0a>
 803c970:	4b86      	ldr	r3, [pc, #536]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c972:	681b      	ldr	r3, [r3, #0]
 803c974:	4a8c      	ldr	r2, [pc, #560]	; (803cba8 <SIMCOM_DMA_IrqHandler+0xfe0>)
 803c976:	4293      	cmp	r3, r2
 803c978:	d029      	beq.n	803c9ce <SIMCOM_DMA_IrqHandler+0xe06>
 803c97a:	4b84      	ldr	r3, [pc, #528]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c97c:	681b      	ldr	r3, [r3, #0]
 803c97e:	4a8b      	ldr	r2, [pc, #556]	; (803cbac <SIMCOM_DMA_IrqHandler+0xfe4>)
 803c980:	4293      	cmp	r3, r2
 803c982:	d022      	beq.n	803c9ca <SIMCOM_DMA_IrqHandler+0xe02>
 803c984:	4b81      	ldr	r3, [pc, #516]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c986:	681b      	ldr	r3, [r3, #0]
 803c988:	4a89      	ldr	r2, [pc, #548]	; (803cbb0 <SIMCOM_DMA_IrqHandler+0xfe8>)
 803c98a:	4293      	cmp	r3, r2
 803c98c:	d01a      	beq.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xdfc>
 803c98e:	4b7f      	ldr	r3, [pc, #508]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c990:	681b      	ldr	r3, [r3, #0]
 803c992:	4a88      	ldr	r2, [pc, #544]	; (803cbb4 <SIMCOM_DMA_IrqHandler+0xfec>)
 803c994:	4293      	cmp	r3, r2
 803c996:	d012      	beq.n	803c9be <SIMCOM_DMA_IrqHandler+0xdf6>
 803c998:	4b7c      	ldr	r3, [pc, #496]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c99a:	681b      	ldr	r3, [r3, #0]
 803c99c:	4a86      	ldr	r2, [pc, #536]	; (803cbb8 <SIMCOM_DMA_IrqHandler+0xff0>)
 803c99e:	4293      	cmp	r3, r2
 803c9a0:	d00a      	beq.n	803c9b8 <SIMCOM_DMA_IrqHandler+0xdf0>
 803c9a2:	4b7a      	ldr	r3, [pc, #488]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c9a4:	681b      	ldr	r3, [r3, #0]
 803c9a6:	4a85      	ldr	r2, [pc, #532]	; (803cbbc <SIMCOM_DMA_IrqHandler+0xff4>)
 803c9a8:	4293      	cmp	r3, r2
 803c9aa:	d102      	bne.n	803c9b2 <SIMCOM_DMA_IrqHandler+0xdea>
 803c9ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c9b0:	e01a      	b.n	803c9e8 <SIMCOM_DMA_IrqHandler+0xe20>
 803c9b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 803c9b6:	e017      	b.n	803c9e8 <SIMCOM_DMA_IrqHandler+0xe20>
 803c9b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c9bc:	e014      	b.n	803c9e8 <SIMCOM_DMA_IrqHandler+0xe20>
 803c9be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c9c2:	e011      	b.n	803c9e8 <SIMCOM_DMA_IrqHandler+0xe20>
 803c9c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c9c8:	e00e      	b.n	803c9e8 <SIMCOM_DMA_IrqHandler+0xe20>
 803c9ca:	2340      	movs	r3, #64	; 0x40
 803c9cc:	e00c      	b.n	803c9e8 <SIMCOM_DMA_IrqHandler+0xe20>
 803c9ce:	2340      	movs	r3, #64	; 0x40
 803c9d0:	e00a      	b.n	803c9e8 <SIMCOM_DMA_IrqHandler+0xe20>
 803c9d2:	2340      	movs	r3, #64	; 0x40
 803c9d4:	e008      	b.n	803c9e8 <SIMCOM_DMA_IrqHandler+0xe20>
 803c9d6:	2340      	movs	r3, #64	; 0x40
 803c9d8:	e006      	b.n	803c9e8 <SIMCOM_DMA_IrqHandler+0xe20>
 803c9da:	2301      	movs	r3, #1
 803c9dc:	e004      	b.n	803c9e8 <SIMCOM_DMA_IrqHandler+0xe20>
 803c9de:	2301      	movs	r3, #1
 803c9e0:	e002      	b.n	803c9e8 <SIMCOM_DMA_IrqHandler+0xe20>
 803c9e2:	2301      	movs	r3, #1
 803c9e4:	e000      	b.n	803c9e8 <SIMCOM_DMA_IrqHandler+0xe20>
 803c9e6:	2301      	movs	r3, #1
 803c9e8:	4a75      	ldr	r2, [pc, #468]	; (803cbc0 <SIMCOM_DMA_IrqHandler+0xff8>)
 803c9ea:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart1_rx));
 803c9ec:	4b67      	ldr	r3, [pc, #412]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c9ee:	681b      	ldr	r3, [r3, #0]
 803c9f0:	461a      	mov	r2, r3
 803c9f2:	4b74      	ldr	r3, [pc, #464]	; (803cbc4 <SIMCOM_DMA_IrqHandler+0xffc>)
 803c9f4:	429a      	cmp	r2, r3
 803c9f6:	d960      	bls.n	803caba <SIMCOM_DMA_IrqHandler+0xef2>
 803c9f8:	4b64      	ldr	r3, [pc, #400]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c9fa:	681b      	ldr	r3, [r3, #0]
 803c9fc:	4a64      	ldr	r2, [pc, #400]	; (803cb90 <SIMCOM_DMA_IrqHandler+0xfc8>)
 803c9fe:	4293      	cmp	r3, r2
 803ca00:	d057      	beq.n	803cab2 <SIMCOM_DMA_IrqHandler+0xeea>
 803ca02:	4b62      	ldr	r3, [pc, #392]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca04:	681b      	ldr	r3, [r3, #0]
 803ca06:	4a63      	ldr	r2, [pc, #396]	; (803cb94 <SIMCOM_DMA_IrqHandler+0xfcc>)
 803ca08:	4293      	cmp	r3, r2
 803ca0a:	d050      	beq.n	803caae <SIMCOM_DMA_IrqHandler+0xee6>
 803ca0c:	4b5f      	ldr	r3, [pc, #380]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca0e:	681b      	ldr	r3, [r3, #0]
 803ca10:	4a61      	ldr	r2, [pc, #388]	; (803cb98 <SIMCOM_DMA_IrqHandler+0xfd0>)
 803ca12:	4293      	cmp	r3, r2
 803ca14:	d049      	beq.n	803caaa <SIMCOM_DMA_IrqHandler+0xee2>
 803ca16:	4b5d      	ldr	r3, [pc, #372]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca18:	681b      	ldr	r3, [r3, #0]
 803ca1a:	4a60      	ldr	r2, [pc, #384]	; (803cb9c <SIMCOM_DMA_IrqHandler+0xfd4>)
 803ca1c:	4293      	cmp	r3, r2
 803ca1e:	d042      	beq.n	803caa6 <SIMCOM_DMA_IrqHandler+0xede>
 803ca20:	4b5a      	ldr	r3, [pc, #360]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca22:	681b      	ldr	r3, [r3, #0]
 803ca24:	4a5e      	ldr	r2, [pc, #376]	; (803cba0 <SIMCOM_DMA_IrqHandler+0xfd8>)
 803ca26:	4293      	cmp	r3, r2
 803ca28:	d03a      	beq.n	803caa0 <SIMCOM_DMA_IrqHandler+0xed8>
 803ca2a:	4b58      	ldr	r3, [pc, #352]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca2c:	681b      	ldr	r3, [r3, #0]
 803ca2e:	4a5d      	ldr	r2, [pc, #372]	; (803cba4 <SIMCOM_DMA_IrqHandler+0xfdc>)
 803ca30:	4293      	cmp	r3, r2
 803ca32:	d032      	beq.n	803ca9a <SIMCOM_DMA_IrqHandler+0xed2>
 803ca34:	4b55      	ldr	r3, [pc, #340]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca36:	681b      	ldr	r3, [r3, #0]
 803ca38:	4a5b      	ldr	r2, [pc, #364]	; (803cba8 <SIMCOM_DMA_IrqHandler+0xfe0>)
 803ca3a:	4293      	cmp	r3, r2
 803ca3c:	d02a      	beq.n	803ca94 <SIMCOM_DMA_IrqHandler+0xecc>
 803ca3e:	4b53      	ldr	r3, [pc, #332]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca40:	681b      	ldr	r3, [r3, #0]
 803ca42:	4a5a      	ldr	r2, [pc, #360]	; (803cbac <SIMCOM_DMA_IrqHandler+0xfe4>)
 803ca44:	4293      	cmp	r3, r2
 803ca46:	d022      	beq.n	803ca8e <SIMCOM_DMA_IrqHandler+0xec6>
 803ca48:	4b50      	ldr	r3, [pc, #320]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca4a:	681b      	ldr	r3, [r3, #0]
 803ca4c:	4a58      	ldr	r2, [pc, #352]	; (803cbb0 <SIMCOM_DMA_IrqHandler+0xfe8>)
 803ca4e:	4293      	cmp	r3, r2
 803ca50:	d01a      	beq.n	803ca88 <SIMCOM_DMA_IrqHandler+0xec0>
 803ca52:	4b4e      	ldr	r3, [pc, #312]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca54:	681b      	ldr	r3, [r3, #0]
 803ca56:	4a57      	ldr	r2, [pc, #348]	; (803cbb4 <SIMCOM_DMA_IrqHandler+0xfec>)
 803ca58:	4293      	cmp	r3, r2
 803ca5a:	d012      	beq.n	803ca82 <SIMCOM_DMA_IrqHandler+0xeba>
 803ca5c:	4b4b      	ldr	r3, [pc, #300]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca5e:	681b      	ldr	r3, [r3, #0]
 803ca60:	4a55      	ldr	r2, [pc, #340]	; (803cbb8 <SIMCOM_DMA_IrqHandler+0xff0>)
 803ca62:	4293      	cmp	r3, r2
 803ca64:	d00a      	beq.n	803ca7c <SIMCOM_DMA_IrqHandler+0xeb4>
 803ca66:	4b49      	ldr	r3, [pc, #292]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca68:	681b      	ldr	r3, [r3, #0]
 803ca6a:	4a54      	ldr	r2, [pc, #336]	; (803cbbc <SIMCOM_DMA_IrqHandler+0xff4>)
 803ca6c:	4293      	cmp	r3, r2
 803ca6e:	d102      	bne.n	803ca76 <SIMCOM_DMA_IrqHandler+0xeae>
 803ca70:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803ca74:	e01e      	b.n	803cab4 <SIMCOM_DMA_IrqHandler+0xeec>
 803ca76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 803ca7a:	e01b      	b.n	803cab4 <SIMCOM_DMA_IrqHandler+0xeec>
 803ca7c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803ca80:	e018      	b.n	803cab4 <SIMCOM_DMA_IrqHandler+0xeec>
 803ca82:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803ca86:	e015      	b.n	803cab4 <SIMCOM_DMA_IrqHandler+0xeec>
 803ca88:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803ca8c:	e012      	b.n	803cab4 <SIMCOM_DMA_IrqHandler+0xeec>
 803ca8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 803ca92:	e00f      	b.n	803cab4 <SIMCOM_DMA_IrqHandler+0xeec>
 803ca94:	f44f 7380 	mov.w	r3, #256	; 0x100
 803ca98:	e00c      	b.n	803cab4 <SIMCOM_DMA_IrqHandler+0xeec>
 803ca9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 803ca9e:	e009      	b.n	803cab4 <SIMCOM_DMA_IrqHandler+0xeec>
 803caa0:	f44f 7380 	mov.w	r3, #256	; 0x100
 803caa4:	e006      	b.n	803cab4 <SIMCOM_DMA_IrqHandler+0xeec>
 803caa6:	2304      	movs	r3, #4
 803caa8:	e004      	b.n	803cab4 <SIMCOM_DMA_IrqHandler+0xeec>
 803caaa:	2304      	movs	r3, #4
 803caac:	e002      	b.n	803cab4 <SIMCOM_DMA_IrqHandler+0xeec>
 803caae:	2304      	movs	r3, #4
 803cab0:	e000      	b.n	803cab4 <SIMCOM_DMA_IrqHandler+0xeec>
 803cab2:	2304      	movs	r3, #4
 803cab4:	4a44      	ldr	r2, [pc, #272]	; (803cbc8 <SIMCOM_DMA_IrqHandler+0x1000>)
 803cab6:	60d3      	str	r3, [r2, #12]
 803cab8:	e151      	b.n	803cd5e <SIMCOM_DMA_IrqHandler+0x1196>
 803caba:	4b34      	ldr	r3, [pc, #208]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cabc:	681b      	ldr	r3, [r3, #0]
 803cabe:	461a      	mov	r2, r3
 803cac0:	4b42      	ldr	r3, [pc, #264]	; (803cbcc <SIMCOM_DMA_IrqHandler+0x1004>)
 803cac2:	429a      	cmp	r2, r3
 803cac4:	f240 8084 	bls.w	803cbd0 <SIMCOM_DMA_IrqHandler+0x1008>
 803cac8:	4b30      	ldr	r3, [pc, #192]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803caca:	681b      	ldr	r3, [r3, #0]
 803cacc:	4a30      	ldr	r2, [pc, #192]	; (803cb90 <SIMCOM_DMA_IrqHandler+0xfc8>)
 803cace:	4293      	cmp	r3, r2
 803cad0:	d057      	beq.n	803cb82 <SIMCOM_DMA_IrqHandler+0xfba>
 803cad2:	4b2e      	ldr	r3, [pc, #184]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cad4:	681b      	ldr	r3, [r3, #0]
 803cad6:	4a2f      	ldr	r2, [pc, #188]	; (803cb94 <SIMCOM_DMA_IrqHandler+0xfcc>)
 803cad8:	4293      	cmp	r3, r2
 803cada:	d050      	beq.n	803cb7e <SIMCOM_DMA_IrqHandler+0xfb6>
 803cadc:	4b2b      	ldr	r3, [pc, #172]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cade:	681b      	ldr	r3, [r3, #0]
 803cae0:	4a2d      	ldr	r2, [pc, #180]	; (803cb98 <SIMCOM_DMA_IrqHandler+0xfd0>)
 803cae2:	4293      	cmp	r3, r2
 803cae4:	d049      	beq.n	803cb7a <SIMCOM_DMA_IrqHandler+0xfb2>
 803cae6:	4b29      	ldr	r3, [pc, #164]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cae8:	681b      	ldr	r3, [r3, #0]
 803caea:	4a2c      	ldr	r2, [pc, #176]	; (803cb9c <SIMCOM_DMA_IrqHandler+0xfd4>)
 803caec:	4293      	cmp	r3, r2
 803caee:	d042      	beq.n	803cb76 <SIMCOM_DMA_IrqHandler+0xfae>
 803caf0:	4b26      	ldr	r3, [pc, #152]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803caf2:	681b      	ldr	r3, [r3, #0]
 803caf4:	4a2a      	ldr	r2, [pc, #168]	; (803cba0 <SIMCOM_DMA_IrqHandler+0xfd8>)
 803caf6:	4293      	cmp	r3, r2
 803caf8:	d03a      	beq.n	803cb70 <SIMCOM_DMA_IrqHandler+0xfa8>
 803cafa:	4b24      	ldr	r3, [pc, #144]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cafc:	681b      	ldr	r3, [r3, #0]
 803cafe:	4a29      	ldr	r2, [pc, #164]	; (803cba4 <SIMCOM_DMA_IrqHandler+0xfdc>)
 803cb00:	4293      	cmp	r3, r2
 803cb02:	d032      	beq.n	803cb6a <SIMCOM_DMA_IrqHandler+0xfa2>
 803cb04:	4b21      	ldr	r3, [pc, #132]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb06:	681b      	ldr	r3, [r3, #0]
 803cb08:	4a27      	ldr	r2, [pc, #156]	; (803cba8 <SIMCOM_DMA_IrqHandler+0xfe0>)
 803cb0a:	4293      	cmp	r3, r2
 803cb0c:	d02a      	beq.n	803cb64 <SIMCOM_DMA_IrqHandler+0xf9c>
 803cb0e:	4b1f      	ldr	r3, [pc, #124]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb10:	681b      	ldr	r3, [r3, #0]
 803cb12:	4a26      	ldr	r2, [pc, #152]	; (803cbac <SIMCOM_DMA_IrqHandler+0xfe4>)
 803cb14:	4293      	cmp	r3, r2
 803cb16:	d022      	beq.n	803cb5e <SIMCOM_DMA_IrqHandler+0xf96>
 803cb18:	4b1c      	ldr	r3, [pc, #112]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb1a:	681b      	ldr	r3, [r3, #0]
 803cb1c:	4a24      	ldr	r2, [pc, #144]	; (803cbb0 <SIMCOM_DMA_IrqHandler+0xfe8>)
 803cb1e:	4293      	cmp	r3, r2
 803cb20:	d01a      	beq.n	803cb58 <SIMCOM_DMA_IrqHandler+0xf90>
 803cb22:	4b1a      	ldr	r3, [pc, #104]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb24:	681b      	ldr	r3, [r3, #0]
 803cb26:	4a23      	ldr	r2, [pc, #140]	; (803cbb4 <SIMCOM_DMA_IrqHandler+0xfec>)
 803cb28:	4293      	cmp	r3, r2
 803cb2a:	d012      	beq.n	803cb52 <SIMCOM_DMA_IrqHandler+0xf8a>
 803cb2c:	4b17      	ldr	r3, [pc, #92]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb2e:	681b      	ldr	r3, [r3, #0]
 803cb30:	4a21      	ldr	r2, [pc, #132]	; (803cbb8 <SIMCOM_DMA_IrqHandler+0xff0>)
 803cb32:	4293      	cmp	r3, r2
 803cb34:	d00a      	beq.n	803cb4c <SIMCOM_DMA_IrqHandler+0xf84>
 803cb36:	4b15      	ldr	r3, [pc, #84]	; (803cb8c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb38:	681b      	ldr	r3, [r3, #0]
 803cb3a:	4a20      	ldr	r2, [pc, #128]	; (803cbbc <SIMCOM_DMA_IrqHandler+0xff4>)
 803cb3c:	4293      	cmp	r3, r2
 803cb3e:	d102      	bne.n	803cb46 <SIMCOM_DMA_IrqHandler+0xf7e>
 803cb40:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cb44:	e01e      	b.n	803cb84 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cb46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 803cb4a:	e01b      	b.n	803cb84 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cb4c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cb50:	e018      	b.n	803cb84 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cb52:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cb56:	e015      	b.n	803cb84 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cb58:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cb5c:	e012      	b.n	803cb84 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cb5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cb62:	e00f      	b.n	803cb84 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cb64:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cb68:	e00c      	b.n	803cb84 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cb6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cb6e:	e009      	b.n	803cb84 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cb70:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cb74:	e006      	b.n	803cb84 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cb76:	2304      	movs	r3, #4
 803cb78:	e004      	b.n	803cb84 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cb7a:	2304      	movs	r3, #4
 803cb7c:	e002      	b.n	803cb84 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cb7e:	2304      	movs	r3, #4
 803cb80:	e000      	b.n	803cb84 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cb82:	2304      	movs	r3, #4
 803cb84:	4a10      	ldr	r2, [pc, #64]	; (803cbc8 <SIMCOM_DMA_IrqHandler+0x1000>)
 803cb86:	6093      	str	r3, [r2, #8]
 803cb88:	e0e9      	b.n	803cd5e <SIMCOM_DMA_IrqHandler+0x1196>
 803cb8a:	bf00      	nop
 803cb8c:	20008700 	.word	0x20008700
 803cb90:	40026010 	.word	0x40026010
 803cb94:	40026410 	.word	0x40026410
 803cb98:	40026070 	.word	0x40026070
 803cb9c:	40026470 	.word	0x40026470
 803cba0:	40026028 	.word	0x40026028
 803cba4:	40026428 	.word	0x40026428
 803cba8:	40026088 	.word	0x40026088
 803cbac:	40026488 	.word	0x40026488
 803cbb0:	40026040 	.word	0x40026040
 803cbb4:	40026440 	.word	0x40026440
 803cbb8:	400260a0 	.word	0x400260a0
 803cbbc:	400264a0 	.word	0x400264a0
 803cbc0:	40026000 	.word	0x40026000
 803cbc4:	40026458 	.word	0x40026458
 803cbc8:	40026400 	.word	0x40026400
 803cbcc:	400260b8 	.word	0x400260b8
 803cbd0:	4b66      	ldr	r3, [pc, #408]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cbd2:	681b      	ldr	r3, [r3, #0]
 803cbd4:	461a      	mov	r2, r3
 803cbd6:	4b66      	ldr	r3, [pc, #408]	; (803cd70 <SIMCOM_DMA_IrqHandler+0x11a8>)
 803cbd8:	429a      	cmp	r2, r3
 803cbda:	d960      	bls.n	803cc9e <SIMCOM_DMA_IrqHandler+0x10d6>
 803cbdc:	4b63      	ldr	r3, [pc, #396]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cbde:	681b      	ldr	r3, [r3, #0]
 803cbe0:	4a64      	ldr	r2, [pc, #400]	; (803cd74 <SIMCOM_DMA_IrqHandler+0x11ac>)
 803cbe2:	4293      	cmp	r3, r2
 803cbe4:	d057      	beq.n	803cc96 <SIMCOM_DMA_IrqHandler+0x10ce>
 803cbe6:	4b61      	ldr	r3, [pc, #388]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cbe8:	681b      	ldr	r3, [r3, #0]
 803cbea:	4a63      	ldr	r2, [pc, #396]	; (803cd78 <SIMCOM_DMA_IrqHandler+0x11b0>)
 803cbec:	4293      	cmp	r3, r2
 803cbee:	d050      	beq.n	803cc92 <SIMCOM_DMA_IrqHandler+0x10ca>
 803cbf0:	4b5e      	ldr	r3, [pc, #376]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cbf2:	681b      	ldr	r3, [r3, #0]
 803cbf4:	4a61      	ldr	r2, [pc, #388]	; (803cd7c <SIMCOM_DMA_IrqHandler+0x11b4>)
 803cbf6:	4293      	cmp	r3, r2
 803cbf8:	d049      	beq.n	803cc8e <SIMCOM_DMA_IrqHandler+0x10c6>
 803cbfa:	4b5c      	ldr	r3, [pc, #368]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cbfc:	681b      	ldr	r3, [r3, #0]
 803cbfe:	4a60      	ldr	r2, [pc, #384]	; (803cd80 <SIMCOM_DMA_IrqHandler+0x11b8>)
 803cc00:	4293      	cmp	r3, r2
 803cc02:	d042      	beq.n	803cc8a <SIMCOM_DMA_IrqHandler+0x10c2>
 803cc04:	4b59      	ldr	r3, [pc, #356]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc06:	681b      	ldr	r3, [r3, #0]
 803cc08:	4a5e      	ldr	r2, [pc, #376]	; (803cd84 <SIMCOM_DMA_IrqHandler+0x11bc>)
 803cc0a:	4293      	cmp	r3, r2
 803cc0c:	d03a      	beq.n	803cc84 <SIMCOM_DMA_IrqHandler+0x10bc>
 803cc0e:	4b57      	ldr	r3, [pc, #348]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc10:	681b      	ldr	r3, [r3, #0]
 803cc12:	4a5d      	ldr	r2, [pc, #372]	; (803cd88 <SIMCOM_DMA_IrqHandler+0x11c0>)
 803cc14:	4293      	cmp	r3, r2
 803cc16:	d032      	beq.n	803cc7e <SIMCOM_DMA_IrqHandler+0x10b6>
 803cc18:	4b54      	ldr	r3, [pc, #336]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc1a:	681b      	ldr	r3, [r3, #0]
 803cc1c:	4a5b      	ldr	r2, [pc, #364]	; (803cd8c <SIMCOM_DMA_IrqHandler+0x11c4>)
 803cc1e:	4293      	cmp	r3, r2
 803cc20:	d02a      	beq.n	803cc78 <SIMCOM_DMA_IrqHandler+0x10b0>
 803cc22:	4b52      	ldr	r3, [pc, #328]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc24:	681b      	ldr	r3, [r3, #0]
 803cc26:	4a5a      	ldr	r2, [pc, #360]	; (803cd90 <SIMCOM_DMA_IrqHandler+0x11c8>)
 803cc28:	4293      	cmp	r3, r2
 803cc2a:	d022      	beq.n	803cc72 <SIMCOM_DMA_IrqHandler+0x10aa>
 803cc2c:	4b4f      	ldr	r3, [pc, #316]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc2e:	681b      	ldr	r3, [r3, #0]
 803cc30:	4a58      	ldr	r2, [pc, #352]	; (803cd94 <SIMCOM_DMA_IrqHandler+0x11cc>)
 803cc32:	4293      	cmp	r3, r2
 803cc34:	d01a      	beq.n	803cc6c <SIMCOM_DMA_IrqHandler+0x10a4>
 803cc36:	4b4d      	ldr	r3, [pc, #308]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc38:	681b      	ldr	r3, [r3, #0]
 803cc3a:	4a57      	ldr	r2, [pc, #348]	; (803cd98 <SIMCOM_DMA_IrqHandler+0x11d0>)
 803cc3c:	4293      	cmp	r3, r2
 803cc3e:	d012      	beq.n	803cc66 <SIMCOM_DMA_IrqHandler+0x109e>
 803cc40:	4b4a      	ldr	r3, [pc, #296]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc42:	681b      	ldr	r3, [r3, #0]
 803cc44:	4a55      	ldr	r2, [pc, #340]	; (803cd9c <SIMCOM_DMA_IrqHandler+0x11d4>)
 803cc46:	4293      	cmp	r3, r2
 803cc48:	d00a      	beq.n	803cc60 <SIMCOM_DMA_IrqHandler+0x1098>
 803cc4a:	4b48      	ldr	r3, [pc, #288]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc4c:	681b      	ldr	r3, [r3, #0]
 803cc4e:	4a54      	ldr	r2, [pc, #336]	; (803cda0 <SIMCOM_DMA_IrqHandler+0x11d8>)
 803cc50:	4293      	cmp	r3, r2
 803cc52:	d102      	bne.n	803cc5a <SIMCOM_DMA_IrqHandler+0x1092>
 803cc54:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cc58:	e01e      	b.n	803cc98 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cc5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 803cc5e:	e01b      	b.n	803cc98 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cc60:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cc64:	e018      	b.n	803cc98 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cc66:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cc6a:	e015      	b.n	803cc98 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cc6c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cc70:	e012      	b.n	803cc98 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cc72:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cc76:	e00f      	b.n	803cc98 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cc78:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cc7c:	e00c      	b.n	803cc98 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cc7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cc82:	e009      	b.n	803cc98 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cc84:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cc88:	e006      	b.n	803cc98 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cc8a:	2304      	movs	r3, #4
 803cc8c:	e004      	b.n	803cc98 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cc8e:	2304      	movs	r3, #4
 803cc90:	e002      	b.n	803cc98 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cc92:	2304      	movs	r3, #4
 803cc94:	e000      	b.n	803cc98 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cc96:	2304      	movs	r3, #4
 803cc98:	4a42      	ldr	r2, [pc, #264]	; (803cda4 <SIMCOM_DMA_IrqHandler+0x11dc>)
 803cc9a:	60d3      	str	r3, [r2, #12]
 803cc9c:	e05f      	b.n	803cd5e <SIMCOM_DMA_IrqHandler+0x1196>
 803cc9e:	4b33      	ldr	r3, [pc, #204]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cca0:	681b      	ldr	r3, [r3, #0]
 803cca2:	4a34      	ldr	r2, [pc, #208]	; (803cd74 <SIMCOM_DMA_IrqHandler+0x11ac>)
 803cca4:	4293      	cmp	r3, r2
 803cca6:	d057      	beq.n	803cd58 <SIMCOM_DMA_IrqHandler+0x1190>
 803cca8:	4b30      	ldr	r3, [pc, #192]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccaa:	681b      	ldr	r3, [r3, #0]
 803ccac:	4a32      	ldr	r2, [pc, #200]	; (803cd78 <SIMCOM_DMA_IrqHandler+0x11b0>)
 803ccae:	4293      	cmp	r3, r2
 803ccb0:	d050      	beq.n	803cd54 <SIMCOM_DMA_IrqHandler+0x118c>
 803ccb2:	4b2e      	ldr	r3, [pc, #184]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccb4:	681b      	ldr	r3, [r3, #0]
 803ccb6:	4a31      	ldr	r2, [pc, #196]	; (803cd7c <SIMCOM_DMA_IrqHandler+0x11b4>)
 803ccb8:	4293      	cmp	r3, r2
 803ccba:	d049      	beq.n	803cd50 <SIMCOM_DMA_IrqHandler+0x1188>
 803ccbc:	4b2b      	ldr	r3, [pc, #172]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccbe:	681b      	ldr	r3, [r3, #0]
 803ccc0:	4a2f      	ldr	r2, [pc, #188]	; (803cd80 <SIMCOM_DMA_IrqHandler+0x11b8>)
 803ccc2:	4293      	cmp	r3, r2
 803ccc4:	d042      	beq.n	803cd4c <SIMCOM_DMA_IrqHandler+0x1184>
 803ccc6:	4b29      	ldr	r3, [pc, #164]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccc8:	681b      	ldr	r3, [r3, #0]
 803ccca:	4a2e      	ldr	r2, [pc, #184]	; (803cd84 <SIMCOM_DMA_IrqHandler+0x11bc>)
 803cccc:	4293      	cmp	r3, r2
 803ccce:	d03a      	beq.n	803cd46 <SIMCOM_DMA_IrqHandler+0x117e>
 803ccd0:	4b26      	ldr	r3, [pc, #152]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccd2:	681b      	ldr	r3, [r3, #0]
 803ccd4:	4a2c      	ldr	r2, [pc, #176]	; (803cd88 <SIMCOM_DMA_IrqHandler+0x11c0>)
 803ccd6:	4293      	cmp	r3, r2
 803ccd8:	d032      	beq.n	803cd40 <SIMCOM_DMA_IrqHandler+0x1178>
 803ccda:	4b24      	ldr	r3, [pc, #144]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccdc:	681b      	ldr	r3, [r3, #0]
 803ccde:	4a2b      	ldr	r2, [pc, #172]	; (803cd8c <SIMCOM_DMA_IrqHandler+0x11c4>)
 803cce0:	4293      	cmp	r3, r2
 803cce2:	d02a      	beq.n	803cd3a <SIMCOM_DMA_IrqHandler+0x1172>
 803cce4:	4b21      	ldr	r3, [pc, #132]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cce6:	681b      	ldr	r3, [r3, #0]
 803cce8:	4a29      	ldr	r2, [pc, #164]	; (803cd90 <SIMCOM_DMA_IrqHandler+0x11c8>)
 803ccea:	4293      	cmp	r3, r2
 803ccec:	d022      	beq.n	803cd34 <SIMCOM_DMA_IrqHandler+0x116c>
 803ccee:	4b1f      	ldr	r3, [pc, #124]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccf0:	681b      	ldr	r3, [r3, #0]
 803ccf2:	4a28      	ldr	r2, [pc, #160]	; (803cd94 <SIMCOM_DMA_IrqHandler+0x11cc>)
 803ccf4:	4293      	cmp	r3, r2
 803ccf6:	d01a      	beq.n	803cd2e <SIMCOM_DMA_IrqHandler+0x1166>
 803ccf8:	4b1c      	ldr	r3, [pc, #112]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccfa:	681b      	ldr	r3, [r3, #0]
 803ccfc:	4a26      	ldr	r2, [pc, #152]	; (803cd98 <SIMCOM_DMA_IrqHandler+0x11d0>)
 803ccfe:	4293      	cmp	r3, r2
 803cd00:	d012      	beq.n	803cd28 <SIMCOM_DMA_IrqHandler+0x1160>
 803cd02:	4b1a      	ldr	r3, [pc, #104]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd04:	681b      	ldr	r3, [r3, #0]
 803cd06:	4a25      	ldr	r2, [pc, #148]	; (803cd9c <SIMCOM_DMA_IrqHandler+0x11d4>)
 803cd08:	4293      	cmp	r3, r2
 803cd0a:	d00a      	beq.n	803cd22 <SIMCOM_DMA_IrqHandler+0x115a>
 803cd0c:	4b17      	ldr	r3, [pc, #92]	; (803cd6c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd0e:	681b      	ldr	r3, [r3, #0]
 803cd10:	4a23      	ldr	r2, [pc, #140]	; (803cda0 <SIMCOM_DMA_IrqHandler+0x11d8>)
 803cd12:	4293      	cmp	r3, r2
 803cd14:	d102      	bne.n	803cd1c <SIMCOM_DMA_IrqHandler+0x1154>
 803cd16:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cd1a:	e01e      	b.n	803cd5a <SIMCOM_DMA_IrqHandler+0x1192>
 803cd1c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 803cd20:	e01b      	b.n	803cd5a <SIMCOM_DMA_IrqHandler+0x1192>
 803cd22:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cd26:	e018      	b.n	803cd5a <SIMCOM_DMA_IrqHandler+0x1192>
 803cd28:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cd2c:	e015      	b.n	803cd5a <SIMCOM_DMA_IrqHandler+0x1192>
 803cd2e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cd32:	e012      	b.n	803cd5a <SIMCOM_DMA_IrqHandler+0x1192>
 803cd34:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cd38:	e00f      	b.n	803cd5a <SIMCOM_DMA_IrqHandler+0x1192>
 803cd3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cd3e:	e00c      	b.n	803cd5a <SIMCOM_DMA_IrqHandler+0x1192>
 803cd40:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cd44:	e009      	b.n	803cd5a <SIMCOM_DMA_IrqHandler+0x1192>
 803cd46:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cd4a:	e006      	b.n	803cd5a <SIMCOM_DMA_IrqHandler+0x1192>
 803cd4c:	2304      	movs	r3, #4
 803cd4e:	e004      	b.n	803cd5a <SIMCOM_DMA_IrqHandler+0x1192>
 803cd50:	2304      	movs	r3, #4
 803cd52:	e002      	b.n	803cd5a <SIMCOM_DMA_IrqHandler+0x1192>
 803cd54:	2304      	movs	r3, #4
 803cd56:	e000      	b.n	803cd5a <SIMCOM_DMA_IrqHandler+0x1192>
 803cd58:	2304      	movs	r3, #4
 803cd5a:	4a12      	ldr	r2, [pc, #72]	; (803cda4 <SIMCOM_DMA_IrqHandler+0x11dc>)
 803cd5c:	6093      	str	r3, [r2, #8]
        HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
 803cd5e:	2280      	movs	r2, #128	; 0x80
 803cd60:	4911      	ldr	r1, [pc, #68]	; (803cda8 <SIMCOM_DMA_IrqHandler+0x11e0>)
 803cd62:	4812      	ldr	r0, [pc, #72]	; (803cdac <SIMCOM_DMA_IrqHandler+0x11e4>)
 803cd64:	f7f9 fbfa 	bl	803655c <HAL_UART_Receive_DMA>
}
 803cd68:	bf00      	nop
 803cd6a:	bd80      	pop	{r7, pc}
 803cd6c:	20008700 	.word	0x20008700
 803cd70:	40026058 	.word	0x40026058
 803cd74:	40026010 	.word	0x40026010
 803cd78:	40026410 	.word	0x40026410
 803cd7c:	40026070 	.word	0x40026070
 803cd80:	40026470 	.word	0x40026470
 803cd84:	40026028 	.word	0x40026028
 803cd88:	40026428 	.word	0x40026428
 803cd8c:	40026088 	.word	0x40026088
 803cd90:	40026488 	.word	0x40026488
 803cd94:	40026040 	.word	0x40026040
 803cd98:	40026440 	.word	0x40026440
 803cd9c:	400260a0 	.word	0x400260a0
 803cda0:	400264a0 	.word	0x400264a0
 803cda4:	40026000 	.word	0x40026000
 803cda8:	20007fd4 	.word	0x20007fd4
 803cdac:	20008764 	.word	0x20008764

0803cdb0 <SIMCOM_DMA_Init>:

void SIMCOM_DMA_Init(void) {
 803cdb0:	b580      	push	{r7, lr}
 803cdb2:	af00      	add	r7, sp, #0
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);        // enable idle line interrupt
 803cdb4:	4b0f      	ldr	r3, [pc, #60]	; (803cdf4 <SIMCOM_DMA_Init+0x44>)
 803cdb6:	681b      	ldr	r3, [r3, #0]
 803cdb8:	68da      	ldr	r2, [r3, #12]
 803cdba:	4b0e      	ldr	r3, [pc, #56]	; (803cdf4 <SIMCOM_DMA_Init+0x44>)
 803cdbc:	681b      	ldr	r3, [r3, #0]
 803cdbe:	f042 0210 	orr.w	r2, r2, #16
 803cdc2:	60da      	str	r2, [r3, #12]
    __HAL_DMA_ENABLE_IT(&hdma_usart1_rx, DMA_IT_TC);    // enable DMA Tx cplt interrupt
 803cdc4:	4b0c      	ldr	r3, [pc, #48]	; (803cdf8 <SIMCOM_DMA_Init+0x48>)
 803cdc6:	681b      	ldr	r3, [r3, #0]
 803cdc8:	681a      	ldr	r2, [r3, #0]
 803cdca:	4b0b      	ldr	r3, [pc, #44]	; (803cdf8 <SIMCOM_DMA_Init+0x48>)
 803cdcc:	681b      	ldr	r3, [r3, #0]
 803cdce:	f042 0210 	orr.w	r2, r2, #16
 803cdd2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart1_rx, DMA_IT_HT);    // enable half complete interrupt
 803cdd4:	4b08      	ldr	r3, [pc, #32]	; (803cdf8 <SIMCOM_DMA_Init+0x48>)
 803cdd6:	681b      	ldr	r3, [r3, #0]
 803cdd8:	681a      	ldr	r2, [r3, #0]
 803cdda:	4b07      	ldr	r3, [pc, #28]	; (803cdf8 <SIMCOM_DMA_Init+0x48>)
 803cddc:	681b      	ldr	r3, [r3, #0]
 803cdde:	f042 0208 	orr.w	r2, r2, #8
 803cde2:	601a      	str	r2, [r3, #0]

    /* Start DMA transfer */
    HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
 803cde4:	2280      	movs	r2, #128	; 0x80
 803cde6:	4905      	ldr	r1, [pc, #20]	; (803cdfc <SIMCOM_DMA_Init+0x4c>)
 803cde8:	4802      	ldr	r0, [pc, #8]	; (803cdf4 <SIMCOM_DMA_Init+0x44>)
 803cdea:	f7f9 fbb7 	bl	803655c <HAL_UART_Receive_DMA>
}
 803cdee:	bf00      	nop
 803cdf0:	bd80      	pop	{r7, pc}
 803cdf2:	bf00      	nop
 803cdf4:	20008764 	.word	0x20008764
 803cdf8:	20008700 	.word	0x20008700
 803cdfc:	20007fd4 	.word	0x20007fd4

0803ce00 <SIMCOM_Check_Buffer>:

static void SIMCOM_Check_Buffer(void) {
 803ce00:	b580      	push	{r7, lr}
 803ce02:	b082      	sub	sp, #8
 803ce04:	af00      	add	r7, sp, #0
    static size_t old_pos;
    size_t pos;

    /* Calculate current position in buffer */
    pos = SIMCOM_DMA_RX_SZ - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 803ce06:	4b1e      	ldr	r3, [pc, #120]	; (803ce80 <SIMCOM_Check_Buffer+0x80>)
 803ce08:	681b      	ldr	r3, [r3, #0]
 803ce0a:	685b      	ldr	r3, [r3, #4]
 803ce0c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 803ce10:	607b      	str	r3, [r7, #4]
    if (pos != old_pos) { /* Check change in received data */
 803ce12:	4b1c      	ldr	r3, [pc, #112]	; (803ce84 <SIMCOM_Check_Buffer+0x84>)
 803ce14:	681b      	ldr	r3, [r3, #0]
 803ce16:	687a      	ldr	r2, [r7, #4]
 803ce18:	429a      	cmp	r2, r3
 803ce1a:	d023      	beq.n	803ce64 <SIMCOM_Check_Buffer+0x64>
        if (pos > old_pos) { /* Current position is over previous one */
 803ce1c:	4b19      	ldr	r3, [pc, #100]	; (803ce84 <SIMCOM_Check_Buffer+0x84>)
 803ce1e:	681b      	ldr	r3, [r3, #0]
 803ce20:	687a      	ldr	r2, [r7, #4]
 803ce22:	429a      	cmp	r2, r3
 803ce24:	d90b      	bls.n	803ce3e <SIMCOM_Check_Buffer+0x3e>
            /* We are in "linear" mode */
            /* Process data directly by subtracting "pointers" */
            SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[old_pos], pos - old_pos);
 803ce26:	4b17      	ldr	r3, [pc, #92]	; (803ce84 <SIMCOM_Check_Buffer+0x84>)
 803ce28:	681b      	ldr	r3, [r3, #0]
 803ce2a:	4a17      	ldr	r2, [pc, #92]	; (803ce88 <SIMCOM_Check_Buffer+0x88>)
 803ce2c:	1898      	adds	r0, r3, r2
 803ce2e:	4b15      	ldr	r3, [pc, #84]	; (803ce84 <SIMCOM_Check_Buffer+0x84>)
 803ce30:	681b      	ldr	r3, [r3, #0]
 803ce32:	687a      	ldr	r2, [r7, #4]
 803ce34:	1ad3      	subs	r3, r2, r3
 803ce36:	4619      	mov	r1, r3
 803ce38:	f000 f828 	bl	803ce8c <SIMCOM_Fill_Buffer>
 803ce3c:	e012      	b.n	803ce64 <SIMCOM_Check_Buffer+0x64>
        } else {
            /* We are in "overflow" mode */
            /* First process data to the end of buffer */
            SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[old_pos], SIMCOM_DMA_RX_SZ - old_pos);
 803ce3e:	4b11      	ldr	r3, [pc, #68]	; (803ce84 <SIMCOM_Check_Buffer+0x84>)
 803ce40:	681b      	ldr	r3, [r3, #0]
 803ce42:	4a11      	ldr	r2, [pc, #68]	; (803ce88 <SIMCOM_Check_Buffer+0x88>)
 803ce44:	441a      	add	r2, r3
 803ce46:	4b0f      	ldr	r3, [pc, #60]	; (803ce84 <SIMCOM_Check_Buffer+0x84>)
 803ce48:	681b      	ldr	r3, [r3, #0]
 803ce4a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 803ce4e:	4619      	mov	r1, r3
 803ce50:	4610      	mov	r0, r2
 803ce52:	f000 f81b 	bl	803ce8c <SIMCOM_Fill_Buffer>
            /* Check and continue with beginning of buffer */
            if (pos > 0) {
 803ce56:	687b      	ldr	r3, [r7, #4]
 803ce58:	2b00      	cmp	r3, #0
 803ce5a:	d003      	beq.n	803ce64 <SIMCOM_Check_Buffer+0x64>
                SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[0], pos);
 803ce5c:	6879      	ldr	r1, [r7, #4]
 803ce5e:	480a      	ldr	r0, [pc, #40]	; (803ce88 <SIMCOM_Check_Buffer+0x88>)
 803ce60:	f000 f814 	bl	803ce8c <SIMCOM_Fill_Buffer>
            }
        }
    }
    old_pos = pos; /* Save current position as old */
 803ce64:	4a07      	ldr	r2, [pc, #28]	; (803ce84 <SIMCOM_Check_Buffer+0x84>)
 803ce66:	687b      	ldr	r3, [r7, #4]
 803ce68:	6013      	str	r3, [r2, #0]

    /* Check and manually update if we reached end of buffer */
    if (old_pos == SIMCOM_DMA_RX_SZ) {
 803ce6a:	4b06      	ldr	r3, [pc, #24]	; (803ce84 <SIMCOM_Check_Buffer+0x84>)
 803ce6c:	681b      	ldr	r3, [r3, #0]
 803ce6e:	2b80      	cmp	r3, #128	; 0x80
 803ce70:	d102      	bne.n	803ce78 <SIMCOM_Check_Buffer+0x78>
        old_pos = 0;
 803ce72:	4b04      	ldr	r3, [pc, #16]	; (803ce84 <SIMCOM_Check_Buffer+0x84>)
 803ce74:	2200      	movs	r2, #0
 803ce76:	601a      	str	r2, [r3, #0]
    }
}
 803ce78:	bf00      	nop
 803ce7a:	3708      	adds	r7, #8
 803ce7c:	46bd      	mov	sp, r7
 803ce7e:	bd80      	pop	{r7, pc}
 803ce80:	20008700 	.word	0x20008700
 803ce84:	20008058 	.word	0x20008058
 803ce88:	20007fd4 	.word	0x20007fd4

0803ce8c <SIMCOM_Fill_Buffer>:

static void SIMCOM_Fill_Buffer(const void *data, size_t len) {
 803ce8c:	b580      	push	{r7, lr}
 803ce8e:	b082      	sub	sp, #8
 803ce90:	af00      	add	r7, sp, #0
 803ce92:	6078      	str	r0, [r7, #4]
 803ce94:	6039      	str	r1, [r7, #0]
    /* Write data to buffer */
    memcpy(&SIMCOM_UART_RX[simcom_write], data, len);
 803ce96:	4b09      	ldr	r3, [pc, #36]	; (803cebc <SIMCOM_Fill_Buffer+0x30>)
 803ce98:	681b      	ldr	r3, [r3, #0]
 803ce9a:	4a09      	ldr	r2, [pc, #36]	; (803cec0 <SIMCOM_Fill_Buffer+0x34>)
 803ce9c:	4413      	add	r3, r2
 803ce9e:	683a      	ldr	r2, [r7, #0]
 803cea0:	6879      	ldr	r1, [r7, #4]
 803cea2:	4618      	mov	r0, r3
 803cea4:	f002 fdf9 	bl	803fa9a <memcpy>
    simcom_write += len;
 803cea8:	4b04      	ldr	r3, [pc, #16]	; (803cebc <SIMCOM_Fill_Buffer+0x30>)
 803ceaa:	681a      	ldr	r2, [r3, #0]
 803ceac:	683b      	ldr	r3, [r7, #0]
 803ceae:	4413      	add	r3, r2
 803ceb0:	4a02      	ldr	r2, [pc, #8]	; (803cebc <SIMCOM_Fill_Buffer+0x30>)
 803ceb2:	6013      	str	r3, [r2, #0]
}
 803ceb4:	bf00      	nop
 803ceb6:	3708      	adds	r7, #8
 803ceb8:	46bd      	mov	sp, r7
 803ceba:	bd80      	pop	{r7, pc}
 803cebc:	20008054 	.word	0x20008054
 803cec0:	20008a9c 	.word	0x20008a9c

0803cec4 <SIMCOM_Reset_Buffer>:

void SIMCOM_Reset_Buffer(void) {
 803cec4:	b580      	push	{r7, lr}
 803cec6:	af00      	add	r7, sp, #0
    // clear rx buffer
    memset(SIMCOM_UART_RX, 0x00, simcom_write);
 803cec8:	4b05      	ldr	r3, [pc, #20]	; (803cee0 <SIMCOM_Reset_Buffer+0x1c>)
 803ceca:	681b      	ldr	r3, [r3, #0]
 803cecc:	461a      	mov	r2, r3
 803cece:	2100      	movs	r1, #0
 803ced0:	4804      	ldr	r0, [pc, #16]	; (803cee4 <SIMCOM_Reset_Buffer+0x20>)
 803ced2:	f002 fded 	bl	803fab0 <memset>
    simcom_write = 0;
 803ced6:	4b02      	ldr	r3, [pc, #8]	; (803cee0 <SIMCOM_Reset_Buffer+0x1c>)
 803ced8:	2200      	movs	r2, #0
 803ceda:	601a      	str	r2, [r3, #0]
}
 803cedc:	bf00      	nop
 803cede:	bd80      	pop	{r7, pc}
 803cee0:	20008054 	.word	0x20008054
 803cee4:	20008a9c 	.word	0x20008a9c

0803cee8 <SIMCOM_Transmit>:

uint8_t SIMCOM_Transmit(char *pData, uint16_t Size) {
 803cee8:	b580      	push	{r7, lr}
 803ceea:	b082      	sub	sp, #8
 803ceec:	af00      	add	r7, sp, #0
 803ceee:	6078      	str	r0, [r7, #4]
 803cef0:	460b      	mov	r3, r1
 803cef2:	807b      	strh	r3, [r7, #2]
    SIMCOM_Reset_Buffer();
 803cef4:	f7ff ffe6 	bl	803cec4 <SIMCOM_Reset_Buffer>

    return (HAL_UART_Transmit(&huart1, (uint8_t*) pData, Size, HAL_MAX_DELAY) == HAL_OK);
 803cef8:	887a      	ldrh	r2, [r7, #2]
 803cefa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803cefe:	6879      	ldr	r1, [r7, #4]
 803cf00:	4806      	ldr	r0, [pc, #24]	; (803cf1c <SIMCOM_Transmit+0x34>)
 803cf02:	f7f9 fa92 	bl	803642a <HAL_UART_Transmit>
 803cf06:	4603      	mov	r3, r0
 803cf08:	2b00      	cmp	r3, #0
 803cf0a:	bf0c      	ite	eq
 803cf0c:	2301      	moveq	r3, #1
 803cf0e:	2300      	movne	r3, #0
 803cf10:	b2db      	uxtb	r3, r3
}
 803cf12:	4618      	mov	r0, r3
 803cf14:	3708      	adds	r7, #8
 803cf16:	46bd      	mov	sp, r7
 803cf18:	bd80      	pop	{r7, pc}
 803cf1a:	bf00      	nop
 803cf1c:	20008764 	.word	0x20008764

0803cf20 <AT_CommandEchoMode>:
static void AT_ParseText(const char *ptr, uint8_t *cnt, char *text, uint8_t size);
static int32_t AT_ParseNumber(const char *ptr, uint8_t *cnt);
//static float AT_ParseFloat(const char *ptr, uint8_t *cnt);

/* Public functions implementation --------------------------------------------*/
SIMCOM_RESULT AT_CommandEchoMode(uint8_t state) {
 803cf20:	b580      	push	{r7, lr}
 803cf22:	b084      	sub	sp, #16
 803cf24:	af00      	add	r7, sp, #0
 803cf26:	4603      	mov	r3, r0
 803cf28:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803cf2a:	2300      	movs	r3, #0
 803cf2c:	73fb      	strb	r3, [r7, #15]
    char cmd[6];

    Simcom_Lock();
 803cf2e:	f001 fd1d 	bl	803e96c <Simcom_Lock>
    // Write
    sprintf(cmd, "ATE%d\r", state);
 803cf32:	79fa      	ldrb	r2, [r7, #7]
 803cf34:	f107 0308 	add.w	r3, r7, #8
 803cf38:	490a      	ldr	r1, [pc, #40]	; (803cf64 <AT_CommandEchoMode+0x44>)
 803cf3a:	4618      	mov	r0, r3
 803cf3c:	f002 fdc0 	bl	803fac0 <siprintf>
    p = AT_CmdWrite(cmd, 500, NULL);
 803cf40:	f107 0308 	add.w	r3, r7, #8
 803cf44:	2200      	movs	r2, #0
 803cf46:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803cf4a:	4618      	mov	r0, r3
 803cf4c:	f000 ff1e 	bl	803dd8c <AT_CmdWrite>
 803cf50:	4603      	mov	r3, r0
 803cf52:	73fb      	strb	r3, [r7, #15]
    Simcom_Unlock();
 803cf54:	f001 fd18 	bl	803e988 <Simcom_Unlock>

    return p;
 803cf58:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 803cf5c:	4618      	mov	r0, r3
 803cf5e:	3710      	adds	r7, #16
 803cf60:	46bd      	mov	sp, r7
 803cf62:	bd80      	pop	{r7, pc}
 803cf64:	08043c10 	.word	0x08043c10

0803cf68 <AT_SignalQualityReport>:

SIMCOM_RESULT AT_SignalQualityReport(at_csq_t *signal) {
 803cf68:	b590      	push	{r4, r7, lr}
 803cf6a:	b087      	sub	sp, #28
 803cf6c:	af00      	add	r7, sp, #0
 803cf6e:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803cf70:	2300      	movs	r3, #0
 803cf72:	75fb      	strb	r3, [r7, #23]
    uint8_t cnt, len = 0;
 803cf74:	2300      	movs	r3, #0
 803cf76:	75bb      	strb	r3, [r7, #22]
    char *str = NULL;
 803cf78:	2300      	movs	r3, #0
 803cf7a:	60bb      	str	r3, [r7, #8]
    float dBm;

    Simcom_Lock();
 803cf7c:	f001 fcf6 	bl	803e96c <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSQ\r", 500, "+CSQ: ", &str);
 803cf80:	f107 0308 	add.w	r3, r7, #8
 803cf84:	4a48      	ldr	r2, [pc, #288]	; (803d0a8 <AT_SignalQualityReport+0x140>)
 803cf86:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803cf8a:	4848      	ldr	r0, [pc, #288]	; (803d0ac <AT_SignalQualityReport+0x144>)
 803cf8c:	f000 ff1c 	bl	803ddc8 <AT_CmdRead>
 803cf90:	4603      	mov	r3, r0
 803cf92:	75fb      	strb	r3, [r7, #23]
    if (p > 0) {
 803cf94:	f997 3017 	ldrsb.w	r3, [r7, #23]
 803cf98:	2b00      	cmp	r3, #0
 803cf9a:	dd77      	ble.n	803d08c <AT_SignalQualityReport+0x124>
        signal->rssi = AT_ParseNumber(&str[len], &cnt);
 803cf9c:	68ba      	ldr	r2, [r7, #8]
 803cf9e:	7dbb      	ldrb	r3, [r7, #22]
 803cfa0:	4413      	add	r3, r2
 803cfa2:	f107 020f 	add.w	r2, r7, #15
 803cfa6:	4611      	mov	r1, r2
 803cfa8:	4618      	mov	r0, r3
 803cfaa:	f000 ff8f 	bl	803decc <AT_ParseNumber>
 803cfae:	4603      	mov	r3, r0
 803cfb0:	b2da      	uxtb	r2, r3
 803cfb2:	687b      	ldr	r3, [r7, #4]
 803cfb4:	701a      	strb	r2, [r3, #0]
        len += cnt + 1;
 803cfb6:	7bfa      	ldrb	r2, [r7, #15]
 803cfb8:	7dbb      	ldrb	r3, [r7, #22]
 803cfba:	4413      	add	r3, r2
 803cfbc:	b2db      	uxtb	r3, r3
 803cfbe:	3301      	adds	r3, #1
 803cfc0:	75bb      	strb	r3, [r7, #22]
        signal->ber = AT_ParseNumber(&str[len], NULL);
 803cfc2:	68ba      	ldr	r2, [r7, #8]
 803cfc4:	7dbb      	ldrb	r3, [r7, #22]
 803cfc6:	4413      	add	r3, r2
 803cfc8:	2100      	movs	r1, #0
 803cfca:	4618      	mov	r0, r3
 803cfcc:	f000 ff7e 	bl	803decc <AT_ParseNumber>
 803cfd0:	4603      	mov	r3, r0
 803cfd2:	b2da      	uxtb	r2, r3
 803cfd4:	687b      	ldr	r3, [r7, #4]
 803cfd6:	705a      	strb	r2, [r3, #1]

        // Formatting
        {
            // Handle not detectable value
            if (signal->rssi > 31) {
 803cfd8:	687b      	ldr	r3, [r7, #4]
 803cfda:	781b      	ldrb	r3, [r3, #0]
 803cfdc:	2b1f      	cmp	r3, #31
 803cfde:	d902      	bls.n	803cfe6 <AT_SignalQualityReport+0x7e>
                signal->rssi = 0;
 803cfe0:	687b      	ldr	r3, [r7, #4]
 803cfe2:	2200      	movs	r2, #0
 803cfe4:	701a      	strb	r2, [r3, #0]
            }

            // Scale RSSI to dBm
            dBm = (signal->rssi * 63.0 / 31.0) - 115.0;
 803cfe6:	687b      	ldr	r3, [r7, #4]
 803cfe8:	781b      	ldrb	r3, [r3, #0]
 803cfea:	4618      	mov	r0, r3
 803cfec:	f7e3 fad2 	bl	8020594 <__aeabi_i2d>
 803cff0:	f04f 0200 	mov.w	r2, #0
 803cff4:	4b2e      	ldr	r3, [pc, #184]	; (803d0b0 <AT_SignalQualityReport+0x148>)
 803cff6:	f7e3 fb37 	bl	8020668 <__aeabi_dmul>
 803cffa:	4603      	mov	r3, r0
 803cffc:	460c      	mov	r4, r1
 803cffe:	4618      	mov	r0, r3
 803d000:	4621      	mov	r1, r4
 803d002:	f04f 0200 	mov.w	r2, #0
 803d006:	4b2b      	ldr	r3, [pc, #172]	; (803d0b4 <AT_SignalQualityReport+0x14c>)
 803d008:	f7e3 fc58 	bl	80208bc <__aeabi_ddiv>
 803d00c:	4603      	mov	r3, r0
 803d00e:	460c      	mov	r4, r1
 803d010:	4618      	mov	r0, r3
 803d012:	4621      	mov	r1, r4
 803d014:	a322      	add	r3, pc, #136	; (adr r3, 803d0a0 <AT_SignalQualityReport+0x138>)
 803d016:	e9d3 2300 	ldrd	r2, r3, [r3]
 803d01a:	f7e3 f96d 	bl	80202f8 <__aeabi_dsub>
 803d01e:	4603      	mov	r3, r0
 803d020:	460c      	mov	r4, r1
 803d022:	4618      	mov	r0, r3
 803d024:	4621      	mov	r1, r4
 803d026:	f7e3 fe17 	bl	8020c58 <__aeabi_d2f>
 803d02a:	4603      	mov	r3, r0
 803d02c:	613b      	str	r3, [r7, #16]
            // Scale dBm to percentage
            signal->percent = (dBm + 115.0) * 100.0 / 63.0;
 803d02e:	6938      	ldr	r0, [r7, #16]
 803d030:	f7e3 fac2 	bl	80205b8 <__aeabi_f2d>
 803d034:	a31a      	add	r3, pc, #104	; (adr r3, 803d0a0 <AT_SignalQualityReport+0x138>)
 803d036:	e9d3 2300 	ldrd	r2, r3, [r3]
 803d03a:	f7e3 f95f 	bl	80202fc <__adddf3>
 803d03e:	4603      	mov	r3, r0
 803d040:	460c      	mov	r4, r1
 803d042:	4618      	mov	r0, r3
 803d044:	4621      	mov	r1, r4
 803d046:	f04f 0200 	mov.w	r2, #0
 803d04a:	4b1b      	ldr	r3, [pc, #108]	; (803d0b8 <AT_SignalQualityReport+0x150>)
 803d04c:	f7e3 fb0c 	bl	8020668 <__aeabi_dmul>
 803d050:	4603      	mov	r3, r0
 803d052:	460c      	mov	r4, r1
 803d054:	4618      	mov	r0, r3
 803d056:	4621      	mov	r1, r4
 803d058:	f04f 0200 	mov.w	r2, #0
 803d05c:	4b14      	ldr	r3, [pc, #80]	; (803d0b0 <AT_SignalQualityReport+0x148>)
 803d05e:	f7e3 fc2d 	bl	80208bc <__aeabi_ddiv>
 803d062:	4603      	mov	r3, r0
 803d064:	460c      	mov	r4, r1
 803d066:	4618      	mov	r0, r3
 803d068:	4621      	mov	r1, r4
 803d06a:	f7e3 fdd5 	bl	8020c18 <__aeabi_d2uiz>
 803d06e:	4603      	mov	r3, r0
 803d070:	b2da      	uxtb	r2, r3
 803d072:	687b      	ldr	r3, [r7, #4]
 803d074:	709a      	strb	r2, [r3, #2]

            // debugging
            LOG_Str("\nSimcom:RSSI = ");
 803d076:	4811      	ldr	r0, [pc, #68]	; (803d0bc <AT_SignalQualityReport+0x154>)
 803d078:	f001 f9f8 	bl	803e46c <LOG_Str>
            LOG_Int(signal->percent);
 803d07c:	687b      	ldr	r3, [r7, #4]
 803d07e:	789b      	ldrb	r3, [r3, #2]
 803d080:	4618      	mov	r0, r3
 803d082:	f001 f985 	bl	803e390 <LOG_Int>
            LOG_StrLn("%");
 803d086:	480e      	ldr	r0, [pc, #56]	; (803d0c0 <AT_SignalQualityReport+0x158>)
 803d088:	f001 fa08 	bl	803e49c <LOG_StrLn>
        }
    }
    Simcom_Unlock();
 803d08c:	f001 fc7c 	bl	803e988 <Simcom_Unlock>

    return p;
 803d090:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803d094:	4618      	mov	r0, r3
 803d096:	371c      	adds	r7, #28
 803d098:	46bd      	mov	sp, r7
 803d09a:	bd90      	pop	{r4, r7, pc}
 803d09c:	f3af 8000 	nop.w
 803d0a0:	00000000 	.word	0x00000000
 803d0a4:	405cc000 	.word	0x405cc000
 803d0a8:	08043c18 	.word	0x08043c18
 803d0ac:	08043c20 	.word	0x08043c20
 803d0b0:	404f8000 	.word	0x404f8000
 803d0b4:	403f0000 	.word	0x403f0000
 803d0b8:	40590000 	.word	0x40590000
 803d0bc:	08043c28 	.word	0x08043c28
 803d0c0:	08043c38 	.word	0x08043c38

0803d0c4 <AT_ConnectionStatusSingle>:

SIMCOM_RESULT AT_ConnectionStatusSingle(AT_CIPSTATUS *state) {
 803d0c4:	b590      	push	{r4, r7, lr}
 803d0c6:	b08b      	sub	sp, #44	; 0x2c
 803d0c8:	af00      	add	r7, sp, #0
 803d0ca:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d0cc:	2300      	movs	r3, #0
 803d0ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    char status[20];
    char *str = NULL;
 803d0d2:	2300      	movs	r3, #0
 803d0d4:	60fb      	str	r3, [r7, #12]

    Simcom_Lock();
 803d0d6:	f001 fc49 	bl	803e96c <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CIPSTATUS\r", 500, "STATE: ", &str);
 803d0da:	f107 030c 	add.w	r3, r7, #12
 803d0de:	4a7d      	ldr	r2, [pc, #500]	; (803d2d4 <AT_ConnectionStatusSingle+0x210>)
 803d0e0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d0e4:	487c      	ldr	r0, [pc, #496]	; (803d2d8 <AT_ConnectionStatusSingle+0x214>)
 803d0e6:	f000 fe6f 	bl	803ddc8 <AT_CmdRead>
 803d0ea:	4603      	mov	r3, r0
 803d0ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (p > 0) {
 803d0f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 803d0f4:	2b00      	cmp	r3, #0
 803d0f6:	f340 80dd 	ble.w	803d2b4 <AT_ConnectionStatusSingle+0x1f0>
        AT_ParseText(&str[0], NULL, status, sizeof(status));
 803d0fa:	68f8      	ldr	r0, [r7, #12]
 803d0fc:	f107 0210 	add.w	r2, r7, #16
 803d100:	2314      	movs	r3, #20
 803d102:	2100      	movs	r1, #0
 803d104:	f000 fe98 	bl	803de38 <AT_ParseText>

        // decide
        if (!strcmp(status, "IP INITIAL")) {
 803d108:	f107 0310 	add.w	r3, r7, #16
 803d10c:	4973      	ldr	r1, [pc, #460]	; (803d2dc <AT_ConnectionStatusSingle+0x218>)
 803d10e:	4618      	mov	r0, r3
 803d110:	f7e3 f886 	bl	8020220 <strcmp>
 803d114:	4603      	mov	r3, r0
 803d116:	2b00      	cmp	r3, #0
 803d118:	d107      	bne.n	803d12a <AT_ConnectionStatusSingle+0x66>
            *state = CIPSTAT_IP_INITIAL;
 803d11a:	687a      	ldr	r2, [r7, #4]
 803d11c:	f04f 0300 	mov.w	r3, #0
 803d120:	f04f 0400 	mov.w	r4, #0
 803d124:	e9c2 3400 	strd	r3, r4, [r2]
 803d128:	e0cb      	b.n	803d2c2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "IP START")) {
 803d12a:	f107 0310 	add.w	r3, r7, #16
 803d12e:	496c      	ldr	r1, [pc, #432]	; (803d2e0 <AT_ConnectionStatusSingle+0x21c>)
 803d130:	4618      	mov	r0, r3
 803d132:	f7e3 f875 	bl	8020220 <strcmp>
 803d136:	4603      	mov	r3, r0
 803d138:	2b00      	cmp	r3, #0
 803d13a:	d107      	bne.n	803d14c <AT_ConnectionStatusSingle+0x88>
            *state = CIPSTAT_IP_START;
 803d13c:	687a      	ldr	r2, [r7, #4]
 803d13e:	f04f 0301 	mov.w	r3, #1
 803d142:	f04f 0400 	mov.w	r4, #0
 803d146:	e9c2 3400 	strd	r3, r4, [r2]
 803d14a:	e0ba      	b.n	803d2c2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "IP CONFIG")) {
 803d14c:	f107 0310 	add.w	r3, r7, #16
 803d150:	4964      	ldr	r1, [pc, #400]	; (803d2e4 <AT_ConnectionStatusSingle+0x220>)
 803d152:	4618      	mov	r0, r3
 803d154:	f7e3 f864 	bl	8020220 <strcmp>
 803d158:	4603      	mov	r3, r0
 803d15a:	2b00      	cmp	r3, #0
 803d15c:	d107      	bne.n	803d16e <AT_ConnectionStatusSingle+0xaa>
            *state = CIPSTAT_IP_CONFIG;
 803d15e:	687a      	ldr	r2, [r7, #4]
 803d160:	f04f 0302 	mov.w	r3, #2
 803d164:	f04f 0400 	mov.w	r4, #0
 803d168:	e9c2 3400 	strd	r3, r4, [r2]
 803d16c:	e0a9      	b.n	803d2c2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "IP GPRSACT")) {
 803d16e:	f107 0310 	add.w	r3, r7, #16
 803d172:	495d      	ldr	r1, [pc, #372]	; (803d2e8 <AT_ConnectionStatusSingle+0x224>)
 803d174:	4618      	mov	r0, r3
 803d176:	f7e3 f853 	bl	8020220 <strcmp>
 803d17a:	4603      	mov	r3, r0
 803d17c:	2b00      	cmp	r3, #0
 803d17e:	d107      	bne.n	803d190 <AT_ConnectionStatusSingle+0xcc>
            *state = CIPSTAT_IP_GPRSACT;
 803d180:	687a      	ldr	r2, [r7, #4]
 803d182:	f04f 0303 	mov.w	r3, #3
 803d186:	f04f 0400 	mov.w	r4, #0
 803d18a:	e9c2 3400 	strd	r3, r4, [r2]
 803d18e:	e098      	b.n	803d2c2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "IP STATUS")) {
 803d190:	f107 0310 	add.w	r3, r7, #16
 803d194:	4955      	ldr	r1, [pc, #340]	; (803d2ec <AT_ConnectionStatusSingle+0x228>)
 803d196:	4618      	mov	r0, r3
 803d198:	f7e3 f842 	bl	8020220 <strcmp>
 803d19c:	4603      	mov	r3, r0
 803d19e:	2b00      	cmp	r3, #0
 803d1a0:	d107      	bne.n	803d1b2 <AT_ConnectionStatusSingle+0xee>
            *state = CIPSTAT_IP_STATUS;
 803d1a2:	687a      	ldr	r2, [r7, #4]
 803d1a4:	f04f 0304 	mov.w	r3, #4
 803d1a8:	f04f 0400 	mov.w	r4, #0
 803d1ac:	e9c2 3400 	strd	r3, r4, [r2]
 803d1b0:	e087      	b.n	803d2c2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "TCP CONNECTING")
 803d1b2:	f107 0310 	add.w	r3, r7, #16
 803d1b6:	494e      	ldr	r1, [pc, #312]	; (803d2f0 <AT_ConnectionStatusSingle+0x22c>)
 803d1b8:	4618      	mov	r0, r3
 803d1ba:	f7e3 f831 	bl	8020220 <strcmp>
 803d1be:	4603      	mov	r3, r0
 803d1c0:	2b00      	cmp	r3, #0
 803d1c2:	d011      	beq.n	803d1e8 <AT_ConnectionStatusSingle+0x124>
                || !strcmp(status, "UDP CONNECTING")
 803d1c4:	f107 0310 	add.w	r3, r7, #16
 803d1c8:	494a      	ldr	r1, [pc, #296]	; (803d2f4 <AT_ConnectionStatusSingle+0x230>)
 803d1ca:	4618      	mov	r0, r3
 803d1cc:	f7e3 f828 	bl	8020220 <strcmp>
 803d1d0:	4603      	mov	r3, r0
 803d1d2:	2b00      	cmp	r3, #0
 803d1d4:	d008      	beq.n	803d1e8 <AT_ConnectionStatusSingle+0x124>
                || !strcmp(status, "SERVER LISTENING")) {
 803d1d6:	f107 0310 	add.w	r3, r7, #16
 803d1da:	4947      	ldr	r1, [pc, #284]	; (803d2f8 <AT_ConnectionStatusSingle+0x234>)
 803d1dc:	4618      	mov	r0, r3
 803d1de:	f7e3 f81f 	bl	8020220 <strcmp>
 803d1e2:	4603      	mov	r3, r0
 803d1e4:	2b00      	cmp	r3, #0
 803d1e6:	d107      	bne.n	803d1f8 <AT_ConnectionStatusSingle+0x134>
            *state = CIPSTAT_CONNECTING;
 803d1e8:	687a      	ldr	r2, [r7, #4]
 803d1ea:	f04f 0305 	mov.w	r3, #5
 803d1ee:	f04f 0400 	mov.w	r4, #0
 803d1f2:	e9c2 3400 	strd	r3, r4, [r2]
 803d1f6:	e064      	b.n	803d2c2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "CONNECT OK")) {
 803d1f8:	f107 0310 	add.w	r3, r7, #16
 803d1fc:	493f      	ldr	r1, [pc, #252]	; (803d2fc <AT_ConnectionStatusSingle+0x238>)
 803d1fe:	4618      	mov	r0, r3
 803d200:	f7e3 f80e 	bl	8020220 <strcmp>
 803d204:	4603      	mov	r3, r0
 803d206:	2b00      	cmp	r3, #0
 803d208:	d107      	bne.n	803d21a <AT_ConnectionStatusSingle+0x156>
            *state = CIPSTAT_CONNECT_OK;
 803d20a:	687a      	ldr	r2, [r7, #4]
 803d20c:	f04f 0306 	mov.w	r3, #6
 803d210:	f04f 0400 	mov.w	r4, #0
 803d214:	e9c2 3400 	strd	r3, r4, [r2]
 803d218:	e053      	b.n	803d2c2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "TCP CLOSING")
 803d21a:	f107 0310 	add.w	r3, r7, #16
 803d21e:	4938      	ldr	r1, [pc, #224]	; (803d300 <AT_ConnectionStatusSingle+0x23c>)
 803d220:	4618      	mov	r0, r3
 803d222:	f7e2 fffd 	bl	8020220 <strcmp>
 803d226:	4603      	mov	r3, r0
 803d228:	2b00      	cmp	r3, #0
 803d22a:	d008      	beq.n	803d23e <AT_ConnectionStatusSingle+0x17a>
                || !strcmp(status, "UDP CLOSING")) {
 803d22c:	f107 0310 	add.w	r3, r7, #16
 803d230:	4934      	ldr	r1, [pc, #208]	; (803d304 <AT_ConnectionStatusSingle+0x240>)
 803d232:	4618      	mov	r0, r3
 803d234:	f7e2 fff4 	bl	8020220 <strcmp>
 803d238:	4603      	mov	r3, r0
 803d23a:	2b00      	cmp	r3, #0
 803d23c:	d107      	bne.n	803d24e <AT_ConnectionStatusSingle+0x18a>
            *state = CIPSTAT_CLOSING;
 803d23e:	687a      	ldr	r2, [r7, #4]
 803d240:	f04f 0307 	mov.w	r3, #7
 803d244:	f04f 0400 	mov.w	r4, #0
 803d248:	e9c2 3400 	strd	r3, r4, [r2]
 803d24c:	e039      	b.n	803d2c2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "TCP CLOSED")
 803d24e:	f107 0310 	add.w	r3, r7, #16
 803d252:	492d      	ldr	r1, [pc, #180]	; (803d308 <AT_ConnectionStatusSingle+0x244>)
 803d254:	4618      	mov	r0, r3
 803d256:	f7e2 ffe3 	bl	8020220 <strcmp>
 803d25a:	4603      	mov	r3, r0
 803d25c:	2b00      	cmp	r3, #0
 803d25e:	d008      	beq.n	803d272 <AT_ConnectionStatusSingle+0x1ae>
                || !strcmp(status, "UDP CLOSED")) {
 803d260:	f107 0310 	add.w	r3, r7, #16
 803d264:	4929      	ldr	r1, [pc, #164]	; (803d30c <AT_ConnectionStatusSingle+0x248>)
 803d266:	4618      	mov	r0, r3
 803d268:	f7e2 ffda 	bl	8020220 <strcmp>
 803d26c:	4603      	mov	r3, r0
 803d26e:	2b00      	cmp	r3, #0
 803d270:	d107      	bne.n	803d282 <AT_ConnectionStatusSingle+0x1be>
            *state = CIPSTAT_CLOSED;
 803d272:	687a      	ldr	r2, [r7, #4]
 803d274:	f04f 0308 	mov.w	r3, #8
 803d278:	f04f 0400 	mov.w	r4, #0
 803d27c:	e9c2 3400 	strd	r3, r4, [r2]
 803d280:	e01f      	b.n	803d2c2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "PDP DEACT")) {
 803d282:	f107 0310 	add.w	r3, r7, #16
 803d286:	4922      	ldr	r1, [pc, #136]	; (803d310 <AT_ConnectionStatusSingle+0x24c>)
 803d288:	4618      	mov	r0, r3
 803d28a:	f7e2 ffc9 	bl	8020220 <strcmp>
 803d28e:	4603      	mov	r3, r0
 803d290:	2b00      	cmp	r3, #0
 803d292:	d107      	bne.n	803d2a4 <AT_ConnectionStatusSingle+0x1e0>
            *state = CIPSTAT_PDP_DEACT;
 803d294:	687a      	ldr	r2, [r7, #4]
 803d296:	f04f 0309 	mov.w	r3, #9
 803d29a:	f04f 0400 	mov.w	r4, #0
 803d29e:	e9c2 3400 	strd	r3, r4, [r2]
 803d2a2:	e00e      	b.n	803d2c2 <AT_ConnectionStatusSingle+0x1fe>
        } else {
            *state = CIPSTAT_UNKNOWN;
 803d2a4:	687a      	ldr	r2, [r7, #4]
 803d2a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803d2aa:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 803d2ae:	e9c2 3400 	strd	r3, r4, [r2]
 803d2b2:	e006      	b.n	803d2c2 <AT_ConnectionStatusSingle+0x1fe>
        }
    } else {
        *state = CIPSTAT_UNKNOWN;
 803d2b4:	687a      	ldr	r2, [r7, #4]
 803d2b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803d2ba:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 803d2be:	e9c2 3400 	strd	r3, r4, [r2]
    }
    Simcom_Unlock();
 803d2c2:	f001 fb61 	bl	803e988 <Simcom_Unlock>

    return p;
 803d2c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 803d2ca:	4618      	mov	r0, r3
 803d2cc:	372c      	adds	r7, #44	; 0x2c
 803d2ce:	46bd      	mov	sp, r7
 803d2d0:	bd90      	pop	{r4, r7, pc}
 803d2d2:	bf00      	nop
 803d2d4:	08043c3c 	.word	0x08043c3c
 803d2d8:	08043c44 	.word	0x08043c44
 803d2dc:	08043c54 	.word	0x08043c54
 803d2e0:	08043c60 	.word	0x08043c60
 803d2e4:	08043c6c 	.word	0x08043c6c
 803d2e8:	08043c78 	.word	0x08043c78
 803d2ec:	08043c84 	.word	0x08043c84
 803d2f0:	08043c90 	.word	0x08043c90
 803d2f4:	08043ca0 	.word	0x08043ca0
 803d2f8:	08043cb0 	.word	0x08043cb0
 803d2fc:	08043cc4 	.word	0x08043cc4
 803d300:	08043cd0 	.word	0x08043cd0
 803d304:	08043cdc 	.word	0x08043cdc
 803d308:	08043ce8 	.word	0x08043ce8
 803d30c:	08043cf4 	.word	0x08043cf4
 803d310:	08043d00 	.word	0x08043d00

0803d314 <AT_RadioAccessTechnology>:

SIMCOM_RESULT AT_RadioAccessTechnology(AT_MODE mode, at_cnmp_t *param) {
 803d314:	b580      	push	{r7, lr}
 803d316:	b08a      	sub	sp, #40	; 0x28
 803d318:	af00      	add	r7, sp, #0
 803d31a:	4603      	mov	r3, r0
 803d31c:	6039      	str	r1, [r7, #0]
 803d31e:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d320:	2300      	movs	r3, #0
 803d322:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint8_t cnt, len = 0;
 803d326:	2300      	movs	r3, #0
 803d328:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    char *str = NULL, cmd[14];
 803d32c:	2300      	movs	r3, #0
 803d32e:	623b      	str	r3, [r7, #32]

    // Copy by value
    at_cnmp_t tmp = *param;
 803d330:	683a      	ldr	r2, [r7, #0]
 803d332:	f107 0308 	add.w	r3, r7, #8
 803d336:	e892 0003 	ldmia.w	r2, {r0, r1}
 803d33a:	e883 0003 	stmia.w	r3, {r0, r1}

    Simcom_Lock();
 803d33e:	f001 fb15 	bl	803e96c <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CNMP?\r", 500, "+CNMP: ", &str);
 803d342:	f107 0320 	add.w	r3, r7, #32
 803d346:	4a3a      	ldr	r2, [pc, #232]	; (803d430 <AT_RadioAccessTechnology+0x11c>)
 803d348:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d34c:	4839      	ldr	r0, [pc, #228]	; (803d434 <AT_RadioAccessTechnology+0x120>)
 803d34e:	f000 fd3b 	bl	803ddc8 <AT_CmdRead>
 803d352:	4603      	mov	r3, r0
 803d354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (p > 0) {
 803d358:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 803d35c:	2b00      	cmp	r3, #0
 803d35e:	dd5e      	ble.n	803d41e <AT_RadioAccessTechnology+0x10a>
        param->mode = AT_ParseNumber(&str[len], &cnt);
 803d360:	6a3a      	ldr	r2, [r7, #32]
 803d362:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 803d366:	4413      	add	r3, r2
 803d368:	f107 0225 	add.w	r2, r7, #37	; 0x25
 803d36c:	4611      	mov	r1, r2
 803d36e:	4618      	mov	r0, r3
 803d370:	f000 fdac 	bl	803decc <AT_ParseNumber>
 803d374:	4603      	mov	r3, r0
 803d376:	461a      	mov	r2, r3
 803d378:	683b      	ldr	r3, [r7, #0]
 803d37a:	601a      	str	r2, [r3, #0]
        if (param->mode == CNMP_ACT_AUTO) {
 803d37c:	683b      	ldr	r3, [r7, #0]
 803d37e:	681b      	ldr	r3, [r3, #0]
 803d380:	2b02      	cmp	r3, #2
 803d382:	d116      	bne.n	803d3b2 <AT_RadioAccessTechnology+0x9e>
            len += cnt + 1;
 803d384:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 803d388:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 803d38c:	4413      	add	r3, r2
 803d38e:	b2db      	uxtb	r3, r3
 803d390:	3301      	adds	r3, #1
 803d392:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            param->preferred = AT_ParseNumber(&str[len], &cnt);
 803d396:	6a3a      	ldr	r2, [r7, #32]
 803d398:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 803d39c:	4413      	add	r3, r2
 803d39e:	f107 0225 	add.w	r2, r7, #37	; 0x25
 803d3a2:	4611      	mov	r1, r2
 803d3a4:	4618      	mov	r0, r3
 803d3a6:	f000 fd91 	bl	803decc <AT_ParseNumber>
 803d3aa:	4603      	mov	r3, r0
 803d3ac:	461a      	mov	r2, r3
 803d3ae:	683b      	ldr	r3, [r7, #0]
 803d3b0:	605a      	str	r2, [r3, #4]
        }

        // Write
        if (mode == ATW) {
 803d3b2:	79fb      	ldrb	r3, [r7, #7]
 803d3b4:	2b00      	cmp	r3, #0
 803d3b6:	d12a      	bne.n	803d40e <AT_RadioAccessTechnology+0xfa>
            if (memcmp(&tmp, param, sizeof(at_cnmp_t)) != 0) {
 803d3b8:	f107 0308 	add.w	r3, r7, #8
 803d3bc:	2208      	movs	r2, #8
 803d3be:	6839      	ldr	r1, [r7, #0]
 803d3c0:	4618      	mov	r0, r3
 803d3c2:	f002 fb5b 	bl	803fa7c <memcmp>
 803d3c6:	4603      	mov	r3, r0
 803d3c8:	2b00      	cmp	r3, #0
 803d3ca:	d028      	beq.n	803d41e <AT_RadioAccessTechnology+0x10a>
                if (tmp.mode == CNMP_ACT_AUTO) {
 803d3cc:	68bb      	ldr	r3, [r7, #8]
 803d3ce:	2b02      	cmp	r3, #2
 803d3d0:	d109      	bne.n	803d3e6 <AT_RadioAccessTechnology+0xd2>
                    sprintf(cmd, "AT+CNMP=%d%d\r", param->mode, param->preferred);
 803d3d2:	683b      	ldr	r3, [r7, #0]
 803d3d4:	681a      	ldr	r2, [r3, #0]
 803d3d6:	683b      	ldr	r3, [r7, #0]
 803d3d8:	685b      	ldr	r3, [r3, #4]
 803d3da:	f107 0010 	add.w	r0, r7, #16
 803d3de:	4916      	ldr	r1, [pc, #88]	; (803d438 <AT_RadioAccessTechnology+0x124>)
 803d3e0:	f002 fb6e 	bl	803fac0 <siprintf>
 803d3e4:	e007      	b.n	803d3f6 <AT_RadioAccessTechnology+0xe2>
                } else {
                    sprintf(cmd, "AT+CNMP=%d\r", param->mode);
 803d3e6:	683b      	ldr	r3, [r7, #0]
 803d3e8:	681a      	ldr	r2, [r3, #0]
 803d3ea:	f107 0310 	add.w	r3, r7, #16
 803d3ee:	4913      	ldr	r1, [pc, #76]	; (803d43c <AT_RadioAccessTechnology+0x128>)
 803d3f0:	4618      	mov	r0, r3
 803d3f2:	f002 fb65 	bl	803fac0 <siprintf>
                }

                p = AT_CmdWrite(cmd, 10000, NULL);
 803d3f6:	f107 0310 	add.w	r3, r7, #16
 803d3fa:	2200      	movs	r2, #0
 803d3fc:	f242 7110 	movw	r1, #10000	; 0x2710
 803d400:	4618      	mov	r0, r3
 803d402:	f000 fcc3 	bl	803dd8c <AT_CmdWrite>
 803d406:	4603      	mov	r3, r0
 803d408:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 803d40c:	e007      	b.n	803d41e <AT_RadioAccessTechnology+0x10a>
            }
        } else {
            *param = tmp;
 803d40e:	683b      	ldr	r3, [r7, #0]
 803d410:	461a      	mov	r2, r3
 803d412:	f107 0308 	add.w	r3, r7, #8
 803d416:	e893 0003 	ldmia.w	r3, {r0, r1}
 803d41a:	e882 0003 	stmia.w	r2, {r0, r1}
        }
    }
    Simcom_Unlock();
 803d41e:	f001 fab3 	bl	803e988 <Simcom_Unlock>

    return p;
 803d422:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 803d426:	4618      	mov	r0, r3
 803d428:	3728      	adds	r7, #40	; 0x28
 803d42a:	46bd      	mov	sp, r7
 803d42c:	bd80      	pop	{r7, pc}
 803d42e:	bf00      	nop
 803d430:	08043d0c 	.word	0x08043d0c
 803d434:	08043d14 	.word	0x08043d14
 803d438:	08043d20 	.word	0x08043d20
 803d43c:	08043d30 	.word	0x08043d30

0803d440 <AT_NetworkAttachedStatus>:

SIMCOM_RESULT AT_NetworkAttachedStatus(AT_MODE mode, at_csact_t *param) {
 803d440:	b590      	push	{r4, r7, lr}
 803d442:	b08d      	sub	sp, #52	; 0x34
 803d444:	af00      	add	r7, sp, #0
 803d446:	4603      	mov	r3, r0
 803d448:	6039      	str	r1, [r7, #0]
 803d44a:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d44c:	2300      	movs	r3, #0
 803d44e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    uint8_t cnt, len = 0;
 803d452:	2300      	movs	r3, #0
 803d454:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    char *str = NULL, cmd[14];
 803d458:	2300      	movs	r3, #0
 803d45a:	62bb      	str	r3, [r7, #40]	; 0x28

    // Copy by value
    at_csact_t tmp = *param;
 803d45c:	683a      	ldr	r2, [r7, #0]
 803d45e:	f107 030c 	add.w	r3, r7, #12
 803d462:	ca07      	ldmia	r2, {r0, r1, r2}
 803d464:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    Simcom_Lock();
 803d468:	f001 fa80 	bl	803e96c <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSACT?\r", 500, "+CSACT: ", &str);
 803d46c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803d470:	4a46      	ldr	r2, [pc, #280]	; (803d58c <AT_NetworkAttachedStatus+0x14c>)
 803d472:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d476:	4846      	ldr	r0, [pc, #280]	; (803d590 <AT_NetworkAttachedStatus+0x150>)
 803d478:	f000 fca6 	bl	803ddc8 <AT_CmdRead>
 803d47c:	4603      	mov	r3, r0
 803d47e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (p > 0) {
 803d482:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 803d486:	2b00      	cmp	r3, #0
 803d488:	dd77      	ble.n	803d57a <AT_NetworkAttachedStatus+0x13a>
        tmp.act = AT_ParseNumber(&str[len], &cnt);
 803d48a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803d48c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d490:	4413      	add	r3, r2
 803d492:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803d496:	4611      	mov	r1, r2
 803d498:	4618      	mov	r0, r3
 803d49a:	f000 fd17 	bl	803decc <AT_ParseNumber>
 803d49e:	4603      	mov	r3, r0
 803d4a0:	60fb      	str	r3, [r7, #12]
        len += cnt + 1;
 803d4a2:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803d4a6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d4aa:	4413      	add	r3, r2
 803d4ac:	b2db      	uxtb	r3, r3
 803d4ae:	3301      	adds	r3, #1
 803d4b0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        AT_ParseText(&str[len], &cnt, tmp.rac, sizeof(tmp.rac));
 803d4b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803d4b6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d4ba:	18d0      	adds	r0, r2, r3
 803d4bc:	f107 030c 	add.w	r3, r7, #12
 803d4c0:	1d1a      	adds	r2, r3, #4
 803d4c2:	f107 012d 	add.w	r1, r7, #45	; 0x2d
 803d4c6:	2303      	movs	r3, #3
 803d4c8:	f000 fcb6 	bl	803de38 <AT_ParseText>
        len += cnt + 1;
 803d4cc:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803d4d0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d4d4:	4413      	add	r3, r2
 803d4d6:	b2db      	uxtb	r3, r3
 803d4d8:	3301      	adds	r3, #1
 803d4da:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        tmp.creg = AT_ParseNumber(&str[len], &cnt);
 803d4de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803d4e0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d4e4:	4413      	add	r3, r2
 803d4e6:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803d4ea:	4611      	mov	r1, r2
 803d4ec:	4618      	mov	r0, r3
 803d4ee:	f000 fced 	bl	803decc <AT_ParseNumber>
 803d4f2:	4603      	mov	r3, r0
 803d4f4:	b2db      	uxtb	r3, r3
 803d4f6:	74fb      	strb	r3, [r7, #19]
        len += cnt + 1;
 803d4f8:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803d4fc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d500:	4413      	add	r3, r2
 803d502:	b2db      	uxtb	r3, r3
 803d504:	3301      	adds	r3, #1
 803d506:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        tmp.cgreg = AT_ParseNumber(&str[len], &cnt);
 803d50a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803d50c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d510:	4413      	add	r3, r2
 803d512:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803d516:	4611      	mov	r1, r2
 803d518:	4618      	mov	r0, r3
 803d51a:	f000 fcd7 	bl	803decc <AT_ParseNumber>
 803d51e:	4603      	mov	r3, r0
 803d520:	b2db      	uxtb	r3, r3
 803d522:	753b      	strb	r3, [r7, #20]

        // Write
        if (mode == ATW) {
 803d524:	79fb      	ldrb	r3, [r7, #7]
 803d526:	2b00      	cmp	r3, #0
 803d528:	d11f      	bne.n	803d56a <AT_NetworkAttachedStatus+0x12a>
            if (tmp.cgreg != param->creg || tmp.cgreg != param->cgreg) {
 803d52a:	7d3a      	ldrb	r2, [r7, #20]
 803d52c:	683b      	ldr	r3, [r7, #0]
 803d52e:	79db      	ldrb	r3, [r3, #7]
 803d530:	429a      	cmp	r2, r3
 803d532:	d104      	bne.n	803d53e <AT_NetworkAttachedStatus+0xfe>
 803d534:	7d3a      	ldrb	r2, [r7, #20]
 803d536:	683b      	ldr	r3, [r7, #0]
 803d538:	7a1b      	ldrb	r3, [r3, #8]
 803d53a:	429a      	cmp	r2, r3
 803d53c:	d01d      	beq.n	803d57a <AT_NetworkAttachedStatus+0x13a>
                sprintf(cmd, "AT+CSACT=%d,%d\r", param->creg, param->cgreg);
 803d53e:	683b      	ldr	r3, [r7, #0]
 803d540:	79db      	ldrb	r3, [r3, #7]
 803d542:	461a      	mov	r2, r3
 803d544:	683b      	ldr	r3, [r7, #0]
 803d546:	7a1b      	ldrb	r3, [r3, #8]
 803d548:	f107 0018 	add.w	r0, r7, #24
 803d54c:	4911      	ldr	r1, [pc, #68]	; (803d594 <AT_NetworkAttachedStatus+0x154>)
 803d54e:	f002 fab7 	bl	803fac0 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 803d552:	f107 0318 	add.w	r3, r7, #24
 803d556:	2200      	movs	r2, #0
 803d558:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d55c:	4618      	mov	r0, r3
 803d55e:	f000 fc15 	bl	803dd8c <AT_CmdWrite>
 803d562:	4603      	mov	r3, r0
 803d564:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 803d568:	e007      	b.n	803d57a <AT_NetworkAttachedStatus+0x13a>
            }
        } else {
            *param = tmp;
 803d56a:	683b      	ldr	r3, [r7, #0]
 803d56c:	461c      	mov	r4, r3
 803d56e:	f107 030c 	add.w	r3, r7, #12
 803d572:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 803d576:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        }
    }
    Simcom_Unlock();
 803d57a:	f001 fa05 	bl	803e988 <Simcom_Unlock>

    return p;
 803d57e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 803d582:	4618      	mov	r0, r3
 803d584:	3734      	adds	r7, #52	; 0x34
 803d586:	46bd      	mov	sp, r7
 803d588:	bd90      	pop	{r4, r7, pc}
 803d58a:	bf00      	nop
 803d58c:	08043d3c 	.word	0x08043d3c
 803d590:	08043d48 	.word	0x08043d48
 803d594:	08043d54 	.word	0x08043d54

0803d598 <AT_NetworkRegistration>:

SIMCOM_RESULT AT_NetworkRegistration(char command[20], AT_MODE mode, at_c_greg_t *param) {
 803d598:	b580      	push	{r7, lr}
 803d59a:	b090      	sub	sp, #64	; 0x40
 803d59c:	af00      	add	r7, sp, #0
 803d59e:	60f8      	str	r0, [r7, #12]
 803d5a0:	460b      	mov	r3, r1
 803d5a2:	607a      	str	r2, [r7, #4]
 803d5a4:	72fb      	strb	r3, [r7, #11]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d5a6:	2300      	movs	r3, #0
 803d5a8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t cnt, len = 0;
 803d5ac:	2300      	movs	r3, #0
 803d5ae:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    char *str = NULL, cmd[14], res[15];
 803d5b2:	2300      	movs	r3, #0
 803d5b4:	63bb      	str	r3, [r7, #56]	; 0x38

    // Copy by value
    at_c_greg_t tmp = *param;
 803d5b6:	687a      	ldr	r2, [r7, #4]
 803d5b8:	f107 0310 	add.w	r3, r7, #16
 803d5bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 803d5c0:	e883 0003 	stmia.w	r3, {r0, r1}

    Simcom_Lock();
 803d5c4:	f001 f9d2 	bl	803e96c <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+%s?\r", command);
 803d5c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803d5cc:	68fa      	ldr	r2, [r7, #12]
 803d5ce:	4937      	ldr	r1, [pc, #220]	; (803d6ac <AT_NetworkRegistration+0x114>)
 803d5d0:	4618      	mov	r0, r3
 803d5d2:	f002 fa75 	bl	803fac0 <siprintf>
    sprintf(res, "+%s: ", command);
 803d5d6:	f107 0318 	add.w	r3, r7, #24
 803d5da:	68fa      	ldr	r2, [r7, #12]
 803d5dc:	4934      	ldr	r1, [pc, #208]	; (803d6b0 <AT_NetworkRegistration+0x118>)
 803d5de:	4618      	mov	r0, r3
 803d5e0:	f002 fa6e 	bl	803fac0 <siprintf>
    p = AT_CmdRead(cmd, 500, res, &str);
 803d5e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 803d5e8:	f107 0218 	add.w	r2, r7, #24
 803d5ec:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803d5f0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d5f4:	f000 fbe8 	bl	803ddc8 <AT_CmdRead>
 803d5f8:	4603      	mov	r3, r0
 803d5fa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (p > 0) {
 803d5fe:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 803d602:	2b00      	cmp	r3, #0
 803d604:	dd49      	ble.n	803d69a <AT_NetworkRegistration+0x102>
        tmp.mode = AT_ParseNumber(&str[len], &cnt);
 803d606:	6bba      	ldr	r2, [r7, #56]	; 0x38
 803d608:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 803d60c:	4413      	add	r3, r2
 803d60e:	f107 023d 	add.w	r2, r7, #61	; 0x3d
 803d612:	4611      	mov	r1, r2
 803d614:	4618      	mov	r0, r3
 803d616:	f000 fc59 	bl	803decc <AT_ParseNumber>
 803d61a:	4603      	mov	r3, r0
 803d61c:	613b      	str	r3, [r7, #16]
        len += cnt + 1;
 803d61e:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 803d622:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 803d626:	4413      	add	r3, r2
 803d628:	b2db      	uxtb	r3, r3
 803d62a:	3301      	adds	r3, #1
 803d62c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
        tmp.stat = AT_ParseNumber(&str[len], &cnt);
 803d630:	6bba      	ldr	r2, [r7, #56]	; 0x38
 803d632:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 803d636:	4413      	add	r3, r2
 803d638:	f107 023d 	add.w	r2, r7, #61	; 0x3d
 803d63c:	4611      	mov	r1, r2
 803d63e:	4618      	mov	r0, r3
 803d640:	f000 fc44 	bl	803decc <AT_ParseNumber>
 803d644:	4603      	mov	r3, r0
 803d646:	617b      	str	r3, [r7, #20]

        // Write
        if (mode == ATW) {
 803d648:	7afb      	ldrb	r3, [r7, #11]
 803d64a:	2b00      	cmp	r3, #0
 803d64c:	d11d      	bne.n	803d68a <AT_NetworkRegistration+0xf2>
            if (memcmp(&tmp, param, sizeof(tmp)) != 0) {
 803d64e:	f107 0310 	add.w	r3, r7, #16
 803d652:	2208      	movs	r2, #8
 803d654:	6879      	ldr	r1, [r7, #4]
 803d656:	4618      	mov	r0, r3
 803d658:	f002 fa10 	bl	803fa7c <memcmp>
 803d65c:	4603      	mov	r3, r0
 803d65e:	2b00      	cmp	r3, #0
 803d660:	d01b      	beq.n	803d69a <AT_NetworkRegistration+0x102>
                sprintf(cmd, "AT+%s=%d\r", command, param->mode);
 803d662:	687b      	ldr	r3, [r7, #4]
 803d664:	681b      	ldr	r3, [r3, #0]
 803d666:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803d66a:	68fa      	ldr	r2, [r7, #12]
 803d66c:	4911      	ldr	r1, [pc, #68]	; (803d6b4 <AT_NetworkRegistration+0x11c>)
 803d66e:	f002 fa27 	bl	803fac0 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 803d672:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803d676:	2200      	movs	r2, #0
 803d678:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d67c:	4618      	mov	r0, r3
 803d67e:	f000 fb85 	bl	803dd8c <AT_CmdWrite>
 803d682:	4603      	mov	r3, r0
 803d684:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 803d688:	e007      	b.n	803d69a <AT_NetworkRegistration+0x102>
            }
        } else {
            *param = tmp;
 803d68a:	687b      	ldr	r3, [r7, #4]
 803d68c:	461a      	mov	r2, r3
 803d68e:	f107 0310 	add.w	r3, r7, #16
 803d692:	e893 0003 	ldmia.w	r3, {r0, r1}
 803d696:	e882 0003 	stmia.w	r2, {r0, r1}
        }
    }
    Simcom_Unlock();
 803d69a:	f001 f975 	bl	803e988 <Simcom_Unlock>

    return p;
 803d69e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 803d6a2:	4618      	mov	r0, r3
 803d6a4:	3740      	adds	r7, #64	; 0x40
 803d6a6:	46bd      	mov	sp, r7
 803d6a8:	bd80      	pop	{r7, pc}
 803d6aa:	bf00      	nop
 803d6ac:	08043d64 	.word	0x08043d64
 803d6b0:	08043d6c 	.word	0x08043d6c
 803d6b4:	08043d74 	.word	0x08043d74

0803d6b8 <AT_ConfigureSlowClock>:

SIMCOM_RESULT AT_ConfigureSlowClock(AT_MODE mode, AT_CSCLK *state) {
 803d6b8:	b580      	push	{r7, lr}
 803d6ba:	b082      	sub	sp, #8
 803d6bc:	af00      	add	r7, sp, #0
 803d6be:	4603      	mov	r3, r0
 803d6c0:	6039      	str	r1, [r7, #0]
 803d6c2:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CSCLK", mode, (int32_t*) state, 0);
 803d6c4:	79f9      	ldrb	r1, [r7, #7]
 803d6c6:	2300      	movs	r3, #0
 803d6c8:	683a      	ldr	r2, [r7, #0]
 803d6ca:	4804      	ldr	r0, [pc, #16]	; (803d6dc <AT_ConfigureSlowClock+0x24>)
 803d6cc:	f000 faee 	bl	803dcac <AT_SingleInteger>
 803d6d0:	4603      	mov	r3, r0
}
 803d6d2:	4618      	mov	r0, r3
 803d6d4:	3708      	adds	r7, #8
 803d6d6:	46bd      	mov	sp, r7
 803d6d8:	bd80      	pop	{r7, pc}
 803d6da:	bf00      	nop
 803d6dc:	08043d80 	.word	0x08043d80

0803d6e0 <AT_ReportMobileEquipmentError>:

SIMCOM_RESULT AT_ReportMobileEquipmentError(AT_MODE mode, AT_CMEE *state) {
 803d6e0:	b580      	push	{r7, lr}
 803d6e2:	b082      	sub	sp, #8
 803d6e4:	af00      	add	r7, sp, #0
 803d6e6:	4603      	mov	r3, r0
 803d6e8:	6039      	str	r1, [r7, #0]
 803d6ea:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CMEE", mode, (int32_t*) state, 0);
 803d6ec:	79f9      	ldrb	r1, [r7, #7]
 803d6ee:	2300      	movs	r3, #0
 803d6f0:	683a      	ldr	r2, [r7, #0]
 803d6f2:	4804      	ldr	r0, [pc, #16]	; (803d704 <AT_ReportMobileEquipmentError+0x24>)
 803d6f4:	f000 fada 	bl	803dcac <AT_SingleInteger>
 803d6f8:	4603      	mov	r3, r0
}
 803d6fa:	4618      	mov	r0, r3
 803d6fc:	3708      	adds	r7, #8
 803d6fe:	46bd      	mov	sp, r7
 803d700:	bd80      	pop	{r7, pc}
 803d702:	bf00      	nop
 803d704:	08043d88 	.word	0x08043d88

0803d708 <AT_FixedLocalRate>:

SIMCOM_RESULT AT_FixedLocalRate(AT_MODE mode, uint32_t *rate) {
 803d708:	b580      	push	{r7, lr}
 803d70a:	b082      	sub	sp, #8
 803d70c:	af00      	add	r7, sp, #0
 803d70e:	4603      	mov	r3, r0
 803d710:	6039      	str	r1, [r7, #0]
 803d712:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("IPR", mode, (int32_t*) rate, 0);
 803d714:	79f9      	ldrb	r1, [r7, #7]
 803d716:	2300      	movs	r3, #0
 803d718:	683a      	ldr	r2, [r7, #0]
 803d71a:	4804      	ldr	r0, [pc, #16]	; (803d72c <AT_FixedLocalRate+0x24>)
 803d71c:	f000 fac6 	bl	803dcac <AT_SingleInteger>
 803d720:	4603      	mov	r3, r0
}
 803d722:	4618      	mov	r0, r3
 803d724:	3708      	adds	r7, #8
 803d726:	46bd      	mov	sp, r7
 803d728:	bd80      	pop	{r7, pc}
 803d72a:	bf00      	nop
 803d72c:	08043d90 	.word	0x08043d90

0803d730 <AT_ConfigureAPN>:

#if (!BOOTLOADER)
SIMCOM_RESULT AT_ConfigureAPN(AT_MODE mode, at_cstt_t *param) {
 803d730:	b5f0      	push	{r4, r5, r6, r7, lr}
 803d732:	b0ab      	sub	sp, #172	; 0xac
 803d734:	af02      	add	r7, sp, #8
 803d736:	4603      	mov	r3, r0
 803d738:	6039      	str	r1, [r7, #0]
 803d73a:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d73c:	2300      	movs	r3, #0
 803d73e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
    uint8_t cnt, len = 0;
 803d742:	2300      	movs	r3, #0
 803d744:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
    char *str = NULL, cmd[80];
 803d748:	2300      	movs	r3, #0
 803d74a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    // Copy by value
    at_cstt_t tmp = *param;
 803d74e:	683b      	ldr	r3, [r7, #0]
 803d750:	461c      	mov	r4, r3
 803d752:	f107 060c 	add.w	r6, r7, #12
 803d756:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 803d75a:	4635      	mov	r5, r6
 803d75c:	4623      	mov	r3, r4
 803d75e:	6818      	ldr	r0, [r3, #0]
 803d760:	6859      	ldr	r1, [r3, #4]
 803d762:	689a      	ldr	r2, [r3, #8]
 803d764:	68db      	ldr	r3, [r3, #12]
 803d766:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 803d768:	3410      	adds	r4, #16
 803d76a:	3610      	adds	r6, #16
 803d76c:	4564      	cmp	r4, ip
 803d76e:	d1f4      	bne.n	803d75a <AT_ConfigureAPN+0x2a>
 803d770:	4633      	mov	r3, r6
 803d772:	4622      	mov	r2, r4
 803d774:	6810      	ldr	r0, [r2, #0]
 803d776:	6851      	ldr	r1, [r2, #4]
 803d778:	6892      	ldr	r2, [r2, #8]
 803d77a:	c307      	stmia	r3!, {r0, r1, r2}

    Simcom_Lock();
 803d77c:	f001 f8f6 	bl	803e96c <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSTT?\r", 500, "+CSTT: ", &str);
 803d780:	f107 0398 	add.w	r3, r7, #152	; 0x98
 803d784:	4a46      	ldr	r2, [pc, #280]	; (803d8a0 <AT_ConfigureAPN+0x170>)
 803d786:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d78a:	4846      	ldr	r0, [pc, #280]	; (803d8a4 <AT_ConfigureAPN+0x174>)
 803d78c:	f000 fb1c 	bl	803ddc8 <AT_CmdRead>
 803d790:	4603      	mov	r3, r0
 803d792:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
    if (p > 0) {
 803d796:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 803d79a:	2b00      	cmp	r3, #0
 803d79c:	dd77      	ble.n	803d88e <AT_ConfigureAPN+0x15e>
        AT_ParseText(&str[len], &cnt, tmp.apn, sizeof(tmp.apn));
 803d79e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 803d7a2:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d7a6:	18d0      	adds	r0, r2, r3
 803d7a8:	f107 020c 	add.w	r2, r7, #12
 803d7ac:	f107 019d 	add.w	r1, r7, #157	; 0x9d
 803d7b0:	2314      	movs	r3, #20
 803d7b2:	f000 fb41 	bl	803de38 <AT_ParseText>
        len += cnt + 1;
 803d7b6:	f897 209d 	ldrb.w	r2, [r7, #157]	; 0x9d
 803d7ba:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d7be:	4413      	add	r3, r2
 803d7c0:	b2db      	uxtb	r3, r3
 803d7c2:	3301      	adds	r3, #1
 803d7c4:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
        AT_ParseText(&str[len], &cnt, tmp.username, sizeof(tmp.username));
 803d7c8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 803d7cc:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d7d0:	18d0      	adds	r0, r2, r3
 803d7d2:	f107 030c 	add.w	r3, r7, #12
 803d7d6:	f103 0214 	add.w	r2, r3, #20
 803d7da:	f107 019d 	add.w	r1, r7, #157	; 0x9d
 803d7de:	2314      	movs	r3, #20
 803d7e0:	f000 fb2a 	bl	803de38 <AT_ParseText>
        len += cnt + 1;
 803d7e4:	f897 209d 	ldrb.w	r2, [r7, #157]	; 0x9d
 803d7e8:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d7ec:	4413      	add	r3, r2
 803d7ee:	b2db      	uxtb	r3, r3
 803d7f0:	3301      	adds	r3, #1
 803d7f2:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
        AT_ParseText(&str[len], &cnt, tmp.password, sizeof(tmp.password));
 803d7f6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 803d7fa:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d7fe:	18d0      	adds	r0, r2, r3
 803d800:	f107 030c 	add.w	r3, r7, #12
 803d804:	f103 0228 	add.w	r2, r3, #40	; 0x28
 803d808:	f107 019d 	add.w	r1, r7, #157	; 0x9d
 803d80c:	2314      	movs	r3, #20
 803d80e:	f000 fb13 	bl	803de38 <AT_ParseText>

        // Write
        if (mode == ATW) {
 803d812:	79fb      	ldrb	r3, [r7, #7]
 803d814:	2b00      	cmp	r3, #0
 803d816:	d122      	bne.n	803d85e <AT_ConfigureAPN+0x12e>
            if (memcmp(&tmp, param, sizeof(at_cstt_t)) != 0) {
 803d818:	f107 030c 	add.w	r3, r7, #12
 803d81c:	223c      	movs	r2, #60	; 0x3c
 803d81e:	6839      	ldr	r1, [r7, #0]
 803d820:	4618      	mov	r0, r3
 803d822:	f002 f92b 	bl	803fa7c <memcmp>
 803d826:	4603      	mov	r3, r0
 803d828:	2b00      	cmp	r3, #0
 803d82a:	d030      	beq.n	803d88e <AT_ConfigureAPN+0x15e>
                sprintf(cmd, "AT+CSTT=\"%s\",\"%s\",\"%s\"\r",
                        param->apn, param->username, param->password);
 803d82c:	683a      	ldr	r2, [r7, #0]
 803d82e:	683b      	ldr	r3, [r7, #0]
 803d830:	f103 0114 	add.w	r1, r3, #20
 803d834:	683b      	ldr	r3, [r7, #0]
 803d836:	3328      	adds	r3, #40	; 0x28
                sprintf(cmd, "AT+CSTT=\"%s\",\"%s\",\"%s\"\r",
 803d838:	f107 0048 	add.w	r0, r7, #72	; 0x48
 803d83c:	9300      	str	r3, [sp, #0]
 803d83e:	460b      	mov	r3, r1
 803d840:	4919      	ldr	r1, [pc, #100]	; (803d8a8 <AT_ConfigureAPN+0x178>)
 803d842:	f002 f93d 	bl	803fac0 <siprintf>
                p = AT_CmdWrite(cmd, 1000, NULL);
 803d846:	f107 0348 	add.w	r3, r7, #72	; 0x48
 803d84a:	2200      	movs	r2, #0
 803d84c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 803d850:	4618      	mov	r0, r3
 803d852:	f000 fa9b 	bl	803dd8c <AT_CmdWrite>
 803d856:	4603      	mov	r3, r0
 803d858:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 803d85c:	e017      	b.n	803d88e <AT_ConfigureAPN+0x15e>
            }
        } else {
            *param = tmp;
 803d85e:	683b      	ldr	r3, [r7, #0]
 803d860:	f107 040c 	add.w	r4, r7, #12
 803d864:	469c      	mov	ip, r3
 803d866:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 803d86a:	4665      	mov	r5, ip
 803d86c:	4626      	mov	r6, r4
 803d86e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 803d870:	6028      	str	r0, [r5, #0]
 803d872:	6069      	str	r1, [r5, #4]
 803d874:	60aa      	str	r2, [r5, #8]
 803d876:	60eb      	str	r3, [r5, #12]
 803d878:	3410      	adds	r4, #16
 803d87a:	f10c 0c10 	add.w	ip, ip, #16
 803d87e:	4574      	cmp	r4, lr
 803d880:	d1f3      	bne.n	803d86a <AT_ConfigureAPN+0x13a>
 803d882:	4665      	mov	r5, ip
 803d884:	4623      	mov	r3, r4
 803d886:	cb07      	ldmia	r3!, {r0, r1, r2}
 803d888:	6028      	str	r0, [r5, #0]
 803d88a:	6069      	str	r1, [r5, #4]
 803d88c:	60aa      	str	r2, [r5, #8]
        }
    }
    Simcom_Unlock();
 803d88e:	f001 f87b 	bl	803e988 <Simcom_Unlock>

    return p;
 803d892:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 803d896:	4618      	mov	r0, r3
 803d898:	37a4      	adds	r7, #164	; 0xa4
 803d89a:	46bd      	mov	sp, r7
 803d89c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 803d89e:	bf00      	nop
 803d8a0:	08043d94 	.word	0x08043d94
 803d8a4:	08043d9c 	.word	0x08043d9c
 803d8a8:	08043da8 	.word	0x08043da8

0803d8ac <AT_GetLocalIpAddress>:

SIMCOM_RESULT AT_GetLocalIpAddress(at_cifsr_t *param) {
 803d8ac:	b580      	push	{r7, lr}
 803d8ae:	b084      	sub	sp, #16
 803d8b0:	af00      	add	r7, sp, #0
 803d8b2:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d8b4:	2300      	movs	r3, #0
 803d8b6:	73fb      	strb	r3, [r7, #15]
    char *str = NULL;
 803d8b8:	2300      	movs	r3, #0
 803d8ba:	60bb      	str	r3, [r7, #8]

    Simcom_Lock();
 803d8bc:	f001 f856 	bl	803e96c <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CIFSR\r", 500, SIMCOM_RSP_NONE, &str);
 803d8c0:	f107 0308 	add.w	r3, r7, #8
 803d8c4:	4a0c      	ldr	r2, [pc, #48]	; (803d8f8 <AT_GetLocalIpAddress+0x4c>)
 803d8c6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d8ca:	480c      	ldr	r0, [pc, #48]	; (803d8fc <AT_GetLocalIpAddress+0x50>)
 803d8cc:	f000 fa7c 	bl	803ddc8 <AT_CmdRead>
 803d8d0:	4603      	mov	r3, r0
 803d8d2:	73fb      	strb	r3, [r7, #15]
    if (p > 0) {
 803d8d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 803d8d8:	2b00      	cmp	r3, #0
 803d8da:	dd05      	ble.n	803d8e8 <AT_GetLocalIpAddress+0x3c>
        AT_ParseText(&str[0], NULL, param->address, sizeof(param->address));
 803d8dc:	68b8      	ldr	r0, [r7, #8]
 803d8de:	687a      	ldr	r2, [r7, #4]
 803d8e0:	2314      	movs	r3, #20
 803d8e2:	2100      	movs	r1, #0
 803d8e4:	f000 faa8 	bl	803de38 <AT_ParseText>
    }
    Simcom_Unlock();
 803d8e8:	f001 f84e 	bl	803e988 <Simcom_Unlock>

    return p;
 803d8ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 803d8f0:	4618      	mov	r0, r3
 803d8f2:	3710      	adds	r7, #16
 803d8f4:	46bd      	mov	sp, r7
 803d8f6:	bd80      	pop	{r7, pc}
 803d8f8:	08043dc0 	.word	0x08043dc0
 803d8fc:	08043dc4 	.word	0x08043dc4

0803d900 <AT_StartConnectionSingle>:

SIMCOM_RESULT AT_StartConnectionSingle(at_cipstart_t *param) {
 803d900:	b580      	push	{r7, lr}
 803d902:	b09a      	sub	sp, #104	; 0x68
 803d904:	af02      	add	r7, sp, #8
 803d906:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d908:	2300      	movs	r3, #0
 803d90a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    char cmd[80];

    Simcom_Lock();
 803d90e:	f001 f82d 	bl	803e96c <Simcom_Lock>
    // Write
    sprintf(cmd, "AT+CIPSTART=\"%s\",\"%s\",\"%d\"\r",
            param->mode, param->ip, param->port);
 803d912:	687a      	ldr	r2, [r7, #4]
 803d914:	687b      	ldr	r3, [r7, #4]
 803d916:	1d19      	adds	r1, r3, #4
 803d918:	687b      	ldr	r3, [r7, #4]
 803d91a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
    sprintf(cmd, "AT+CIPSTART=\"%s\",\"%s\",\"%d\"\r",
 803d91c:	f107 000c 	add.w	r0, r7, #12
 803d920:	9300      	str	r3, [sp, #0]
 803d922:	460b      	mov	r3, r1
 803d924:	4919      	ldr	r1, [pc, #100]	; (803d98c <AT_StartConnectionSingle+0x8c>)
 803d926:	f002 f8cb 	bl	803fac0 <siprintf>
    p = AT_CmdWrite(cmd, 30000, "CONNECT");
 803d92a:	f107 030c 	add.w	r3, r7, #12
 803d92e:	4a18      	ldr	r2, [pc, #96]	; (803d990 <AT_StartConnectionSingle+0x90>)
 803d930:	f247 5130 	movw	r1, #30000	; 0x7530
 803d934:	4618      	mov	r0, r3
 803d936:	f000 fa29 	bl	803dd8c <AT_CmdWrite>
 803d93a:	4603      	mov	r3, r0
 803d93c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    // check either connection ok / error
    if (p > 0) {
 803d940:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 803d944:	2b00      	cmp	r3, #0
 803d946:	dd18      	ble.n	803d97a <AT_StartConnectionSingle+0x7a>
        if (Simcom_Response("CONNECT OK")
 803d948:	4812      	ldr	r0, [pc, #72]	; (803d994 <AT_StartConnectionSingle+0x94>)
 803d94a:	f001 f829 	bl	803e9a0 <Simcom_Response>
 803d94e:	4603      	mov	r3, r0
 803d950:	2b00      	cmp	r3, #0
 803d952:	d10b      	bne.n	803d96c <AT_StartConnectionSingle+0x6c>
                || Simcom_Response("ALREADY CONNECT")
 803d954:	4810      	ldr	r0, [pc, #64]	; (803d998 <AT_StartConnectionSingle+0x98>)
 803d956:	f001 f823 	bl	803e9a0 <Simcom_Response>
 803d95a:	4603      	mov	r3, r0
 803d95c:	2b00      	cmp	r3, #0
 803d95e:	d105      	bne.n	803d96c <AT_StartConnectionSingle+0x6c>
                || Simcom_Response("TCP CLOSED")) {
 803d960:	480e      	ldr	r0, [pc, #56]	; (803d99c <AT_StartConnectionSingle+0x9c>)
 803d962:	f001 f81d 	bl	803e9a0 <Simcom_Response>
 803d966:	4603      	mov	r3, r0
 803d968:	2b00      	cmp	r3, #0
 803d96a:	d003      	beq.n	803d974 <AT_StartConnectionSingle+0x74>
            p = SIM_RESULT_OK;
 803d96c:	2301      	movs	r3, #1
 803d96e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 803d972:	e002      	b.n	803d97a <AT_StartConnectionSingle+0x7a>
        } else {
            p = SIM_RESULT_ERROR;
 803d974:	2300      	movs	r3, #0
 803d976:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
        }
    }
    Simcom_Unlock();
 803d97a:	f001 f805 	bl	803e988 <Simcom_Unlock>

    return p;
 803d97e:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 803d982:	4618      	mov	r0, r3
 803d984:	3760      	adds	r7, #96	; 0x60
 803d986:	46bd      	mov	sp, r7
 803d988:	bd80      	pop	{r7, pc}
 803d98a:	bf00      	nop
 803d98c:	08043dd0 	.word	0x08043dd0
 803d990:	08043dec 	.word	0x08043dec
 803d994:	08043cc4 	.word	0x08043cc4
 803d998:	08043df4 	.word	0x08043df4
 803d99c:	08043ce8 	.word	0x08043ce8

0803d9a0 <AT_Clock>:

SIMCOM_RESULT AT_Clock(AT_MODE mode, timestamp_t *tm) {
 803d9a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 803d9a2:	b093      	sub	sp, #76	; 0x4c
 803d9a4:	af06      	add	r7, sp, #24
 803d9a6:	4603      	mov	r3, r0
 803d9a8:	6039      	str	r1, [r7, #0]
 803d9aa:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d9ac:	2300      	movs	r3, #0
 803d9ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    uint8_t cnt, len = 0;
 803d9b2:	2300      	movs	r3, #0
 803d9b4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    char *str = NULL, cmd[32];
 803d9b8:	2300      	movs	r3, #0
 803d9ba:	62bb      	str	r3, [r7, #40]	; 0x28

    Simcom_Lock();
 803d9bc:	f000 ffd6 	bl	803e96c <Simcom_Lock>
    if (mode == ATW) {
 803d9c0:	79fb      	ldrb	r3, [r7, #7]
 803d9c2:	2b00      	cmp	r3, #0
 803d9c4:	d12c      	bne.n	803da20 <AT_Clock+0x80>
        // Write
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
                tm->date.Year,
 803d9c6:	683b      	ldr	r3, [r7, #0]
 803d9c8:	7ddb      	ldrb	r3, [r3, #23]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803d9ca:	461e      	mov	r6, r3
                tm->date.Month,
 803d9cc:	683b      	ldr	r3, [r7, #0]
 803d9ce:	7d5b      	ldrb	r3, [r3, #21]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803d9d0:	469c      	mov	ip, r3
                tm->date.Date,
 803d9d2:	683b      	ldr	r3, [r7, #0]
 803d9d4:	7d9b      	ldrb	r3, [r3, #22]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803d9d6:	461a      	mov	r2, r3
                tm->time.Hours,
 803d9d8:	683b      	ldr	r3, [r7, #0]
 803d9da:	781b      	ldrb	r3, [r3, #0]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803d9dc:	4619      	mov	r1, r3
                tm->time.Minutes,
 803d9de:	683b      	ldr	r3, [r7, #0]
 803d9e0:	785b      	ldrb	r3, [r3, #1]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803d9e2:	461c      	mov	r4, r3
                tm->time.Seconds,
 803d9e4:	683b      	ldr	r3, [r7, #0]
 803d9e6:	789b      	ldrb	r3, [r3, #2]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803d9e8:	461d      	mov	r5, r3
                tm->tzQuarterHour);
 803d9ea:	683b      	ldr	r3, [r7, #0]
 803d9ec:	f993 3018 	ldrsb.w	r3, [r3, #24]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803d9f0:	f107 0008 	add.w	r0, r7, #8
 803d9f4:	9304      	str	r3, [sp, #16]
 803d9f6:	9503      	str	r5, [sp, #12]
 803d9f8:	9402      	str	r4, [sp, #8]
 803d9fa:	9101      	str	r1, [sp, #4]
 803d9fc:	9200      	str	r2, [sp, #0]
 803d9fe:	4663      	mov	r3, ip
 803da00:	4632      	mov	r2, r6
 803da02:	4961      	ldr	r1, [pc, #388]	; (803db88 <AT_Clock+0x1e8>)
 803da04:	f002 f85c 	bl	803fac0 <siprintf>
        p = AT_CmdWrite(cmd, 500, NULL);
 803da08:	f107 0308 	add.w	r3, r7, #8
 803da0c:	2200      	movs	r2, #0
 803da0e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803da12:	4618      	mov	r0, r3
 803da14:	f000 f9ba 	bl	803dd8c <AT_CmdWrite>
 803da18:	4603      	mov	r3, r0
 803da1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 803da1e:	e0ab      	b.n	803db78 <AT_Clock+0x1d8>

    } else {
        // Read
        p = AT_CmdRead("AT+CCLK?\r", 500, "+CCLK: ", &str);
 803da20:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803da24:	4a59      	ldr	r2, [pc, #356]	; (803db8c <AT_Clock+0x1ec>)
 803da26:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803da2a:	4859      	ldr	r0, [pc, #356]	; (803db90 <AT_Clock+0x1f0>)
 803da2c:	f000 f9cc 	bl	803ddc8 <AT_CmdRead>
 803da30:	4603      	mov	r3, r0
 803da32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        if (p > 0) {
 803da36:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 803da3a:	2b00      	cmp	r3, #0
 803da3c:	f340 809c 	ble.w	803db78 <AT_Clock+0x1d8>
            len = 1;
 803da40:	2301      	movs	r3, #1
 803da42:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->date.Year = AT_ParseNumber(&str[len], &cnt);
 803da46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803da48:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803da4c:	4413      	add	r3, r2
 803da4e:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803da52:	4611      	mov	r1, r2
 803da54:	4618      	mov	r0, r3
 803da56:	f000 fa39 	bl	803decc <AT_ParseNumber>
 803da5a:	4603      	mov	r3, r0
 803da5c:	b2da      	uxtb	r2, r3
 803da5e:	683b      	ldr	r3, [r7, #0]
 803da60:	75da      	strb	r2, [r3, #23]
            len += cnt + 1;
 803da62:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803da66:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803da6a:	4413      	add	r3, r2
 803da6c:	b2db      	uxtb	r3, r3
 803da6e:	3301      	adds	r3, #1
 803da70:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->date.Month = AT_ParseNumber(&str[len], &cnt);
 803da74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803da76:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803da7a:	4413      	add	r3, r2
 803da7c:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803da80:	4611      	mov	r1, r2
 803da82:	4618      	mov	r0, r3
 803da84:	f000 fa22 	bl	803decc <AT_ParseNumber>
 803da88:	4603      	mov	r3, r0
 803da8a:	b2da      	uxtb	r2, r3
 803da8c:	683b      	ldr	r3, [r7, #0]
 803da8e:	755a      	strb	r2, [r3, #21]
            len += cnt + 1;
 803da90:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803da94:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803da98:	4413      	add	r3, r2
 803da9a:	b2db      	uxtb	r3, r3
 803da9c:	3301      	adds	r3, #1
 803da9e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->date.Date = AT_ParseNumber(&str[len], &cnt);
 803daa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803daa4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803daa8:	4413      	add	r3, r2
 803daaa:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803daae:	4611      	mov	r1, r2
 803dab0:	4618      	mov	r0, r3
 803dab2:	f000 fa0b 	bl	803decc <AT_ParseNumber>
 803dab6:	4603      	mov	r3, r0
 803dab8:	b2da      	uxtb	r2, r3
 803daba:	683b      	ldr	r3, [r7, #0]
 803dabc:	759a      	strb	r2, [r3, #22]
            len += cnt + 1;
 803dabe:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803dac2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dac6:	4413      	add	r3, r2
 803dac8:	b2db      	uxtb	r3, r3
 803daca:	3301      	adds	r3, #1
 803dacc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->time.Hours = AT_ParseNumber(&str[len], &cnt);
 803dad0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803dad2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dad6:	4413      	add	r3, r2
 803dad8:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803dadc:	4611      	mov	r1, r2
 803dade:	4618      	mov	r0, r3
 803dae0:	f000 f9f4 	bl	803decc <AT_ParseNumber>
 803dae4:	4603      	mov	r3, r0
 803dae6:	b2da      	uxtb	r2, r3
 803dae8:	683b      	ldr	r3, [r7, #0]
 803daea:	701a      	strb	r2, [r3, #0]
            len += cnt + 1;
 803daec:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803daf0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803daf4:	4413      	add	r3, r2
 803daf6:	b2db      	uxtb	r3, r3
 803daf8:	3301      	adds	r3, #1
 803dafa:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->time.Minutes = AT_ParseNumber(&str[len], &cnt);
 803dafe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803db00:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db04:	4413      	add	r3, r2
 803db06:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803db0a:	4611      	mov	r1, r2
 803db0c:	4618      	mov	r0, r3
 803db0e:	f000 f9dd 	bl	803decc <AT_ParseNumber>
 803db12:	4603      	mov	r3, r0
 803db14:	b2da      	uxtb	r2, r3
 803db16:	683b      	ldr	r3, [r7, #0]
 803db18:	705a      	strb	r2, [r3, #1]
            len += cnt + 1;
 803db1a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803db1e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db22:	4413      	add	r3, r2
 803db24:	b2db      	uxtb	r3, r3
 803db26:	3301      	adds	r3, #1
 803db28:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->time.Seconds = AT_ParseNumber(&str[len], &cnt);
 803db2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803db2e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db32:	4413      	add	r3, r2
 803db34:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803db38:	4611      	mov	r1, r2
 803db3a:	4618      	mov	r0, r3
 803db3c:	f000 f9c6 	bl	803decc <AT_ParseNumber>
 803db40:	4603      	mov	r3, r0
 803db42:	b2da      	uxtb	r2, r3
 803db44:	683b      	ldr	r3, [r7, #0]
 803db46:	709a      	strb	r2, [r3, #2]
            len += cnt + 1;
 803db48:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803db4c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db50:	4413      	add	r3, r2
 803db52:	b2db      	uxtb	r3, r3
 803db54:	3301      	adds	r3, #1
 803db56:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->tzQuarterHour = AT_ParseNumber(&str[len], NULL);
 803db5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803db5c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db60:	4413      	add	r3, r2
 803db62:	2100      	movs	r1, #0
 803db64:	4618      	mov	r0, r3
 803db66:	f000 f9b1 	bl	803decc <AT_ParseNumber>
 803db6a:	4603      	mov	r3, r0
 803db6c:	b25a      	sxtb	r2, r3
 803db6e:	683b      	ldr	r3, [r7, #0]
 803db70:	761a      	strb	r2, [r3, #24]

            // Formatting
            tm->date.WeekDay = RTC_WEEKDAY_MONDAY;
 803db72:	683b      	ldr	r3, [r7, #0]
 803db74:	2201      	movs	r2, #1
 803db76:	751a      	strb	r2, [r3, #20]
        }
    }
    Simcom_Unlock();
 803db78:	f000 ff06 	bl	803e988 <Simcom_Unlock>

    return p;
 803db7c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 803db80:	4618      	mov	r0, r3
 803db82:	3734      	adds	r7, #52	; 0x34
 803db84:	46bd      	mov	sp, r7
 803db86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 803db88:	08043e04 	.word	0x08043e04
 803db8c:	08043e24 	.word	0x08043e24
 803db90:	08043e2c 	.word	0x08043e2c

0803db94 <AT_GprsAttachment>:

SIMCOM_RESULT AT_GprsAttachment(AT_MODE mode, AT_CGATT *state) {
 803db94:	b580      	push	{r7, lr}
 803db96:	b082      	sub	sp, #8
 803db98:	af00      	add	r7, sp, #0
 803db9a:	4603      	mov	r3, r0
 803db9c:	6039      	str	r1, [r7, #0]
 803db9e:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CGATT", mode, (int32_t*) state, 0);
 803dba0:	79f9      	ldrb	r1, [r7, #7]
 803dba2:	2300      	movs	r3, #0
 803dba4:	683a      	ldr	r2, [r7, #0]
 803dba6:	4804      	ldr	r0, [pc, #16]	; (803dbb8 <AT_GprsAttachment+0x24>)
 803dba8:	f000 f880 	bl	803dcac <AT_SingleInteger>
 803dbac:	4603      	mov	r3, r0
}
 803dbae:	4618      	mov	r0, r3
 803dbb0:	3708      	adds	r7, #8
 803dbb2:	46bd      	mov	sp, r7
 803dbb4:	bd80      	pop	{r7, pc}
 803dbb6:	bf00      	nop
 803dbb8:	08043e38 	.word	0x08043e38

0803dbbc <AT_ManuallyReceiveData>:

SIMCOM_RESULT AT_ManuallyReceiveData(AT_MODE mode, AT_CIPRXGET *state) {
 803dbbc:	b580      	push	{r7, lr}
 803dbbe:	b082      	sub	sp, #8
 803dbc0:	af00      	add	r7, sp, #0
 803dbc2:	4603      	mov	r3, r0
 803dbc4:	6039      	str	r1, [r7, #0]
 803dbc6:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPRXGET", mode, (int32_t*) state, 0);
 803dbc8:	79f9      	ldrb	r1, [r7, #7]
 803dbca:	2300      	movs	r3, #0
 803dbcc:	683a      	ldr	r2, [r7, #0]
 803dbce:	4804      	ldr	r0, [pc, #16]	; (803dbe0 <AT_ManuallyReceiveData+0x24>)
 803dbd0:	f000 f86c 	bl	803dcac <AT_SingleInteger>
 803dbd4:	4603      	mov	r3, r0
}
 803dbd6:	4618      	mov	r0, r3
 803dbd8:	3708      	adds	r7, #8
 803dbda:	46bd      	mov	sp, r7
 803dbdc:	bd80      	pop	{r7, pc}
 803dbde:	bf00      	nop
 803dbe0:	08043e40 	.word	0x08043e40

0803dbe4 <AT_MultiIpConnection>:

SIMCOM_RESULT AT_MultiIpConnection(AT_MODE mode, AT_CIPMUX *state) {
 803dbe4:	b580      	push	{r7, lr}
 803dbe6:	b082      	sub	sp, #8
 803dbe8:	af00      	add	r7, sp, #0
 803dbea:	4603      	mov	r3, r0
 803dbec:	6039      	str	r1, [r7, #0]
 803dbee:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPMUX", mode, (int32_t*) state, 0);
 803dbf0:	79f9      	ldrb	r1, [r7, #7]
 803dbf2:	2300      	movs	r3, #0
 803dbf4:	683a      	ldr	r2, [r7, #0]
 803dbf6:	4804      	ldr	r0, [pc, #16]	; (803dc08 <AT_MultiIpConnection+0x24>)
 803dbf8:	f000 f858 	bl	803dcac <AT_SingleInteger>
 803dbfc:	4603      	mov	r3, r0
}
 803dbfe:	4618      	mov	r0, r3
 803dc00:	3708      	adds	r7, #8
 803dc02:	46bd      	mov	sp, r7
 803dc04:	bd80      	pop	{r7, pc}
 803dc06:	bf00      	nop
 803dc08:	08043e4c 	.word	0x08043e4c

0803dc0c <AT_TcpApllicationMode>:

SIMCOM_RESULT AT_TcpApllicationMode(AT_MODE mode, AT_CIPMODE *state) {
 803dc0c:	b580      	push	{r7, lr}
 803dc0e:	b082      	sub	sp, #8
 803dc10:	af00      	add	r7, sp, #0
 803dc12:	4603      	mov	r3, r0
 803dc14:	6039      	str	r1, [r7, #0]
 803dc16:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPMODE", mode, (int32_t*) state, 0);
 803dc18:	79f9      	ldrb	r1, [r7, #7]
 803dc1a:	2300      	movs	r3, #0
 803dc1c:	683a      	ldr	r2, [r7, #0]
 803dc1e:	4804      	ldr	r0, [pc, #16]	; (803dc30 <AT_TcpApllicationMode+0x24>)
 803dc20:	f000 f844 	bl	803dcac <AT_SingleInteger>
 803dc24:	4603      	mov	r3, r0
}
 803dc26:	4618      	mov	r0, r3
 803dc28:	3708      	adds	r7, #8
 803dc2a:	46bd      	mov	sp, r7
 803dc2c:	bd80      	pop	{r7, pc}
 803dc2e:	bf00      	nop
 803dc30:	08043e54 	.word	0x08043e54

0803dc34 <AT_ShowRemoteIp>:

SIMCOM_RESULT AT_ShowRemoteIp(AT_MODE mode, AT_BOOL *state) {
 803dc34:	b580      	push	{r7, lr}
 803dc36:	b082      	sub	sp, #8
 803dc38:	af00      	add	r7, sp, #0
 803dc3a:	4603      	mov	r3, r0
 803dc3c:	6039      	str	r1, [r7, #0]
 803dc3e:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPSRIP", mode, (int32_t*) state, 0);
 803dc40:	79f9      	ldrb	r1, [r7, #7]
 803dc42:	2300      	movs	r3, #0
 803dc44:	683a      	ldr	r2, [r7, #0]
 803dc46:	4804      	ldr	r0, [pc, #16]	; (803dc58 <AT_ShowRemoteIp+0x24>)
 803dc48:	f000 f830 	bl	803dcac <AT_SingleInteger>
 803dc4c:	4603      	mov	r3, r0
}
 803dc4e:	4618      	mov	r0, r3
 803dc50:	3708      	adds	r7, #8
 803dc52:	46bd      	mov	sp, r7
 803dc54:	bd80      	pop	{r7, pc}
 803dc56:	bf00      	nop
 803dc58:	08043e5c 	.word	0x08043e5c

0803dc5c <AT_IpPackageHeader>:

SIMCOM_RESULT AT_IpPackageHeader(AT_MODE mode, AT_BOOL *state) {
 803dc5c:	b580      	push	{r7, lr}
 803dc5e:	b082      	sub	sp, #8
 803dc60:	af00      	add	r7, sp, #0
 803dc62:	4603      	mov	r3, r0
 803dc64:	6039      	str	r1, [r7, #0]
 803dc66:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPHEAD", mode, (int32_t*) state, 0);
 803dc68:	79f9      	ldrb	r1, [r7, #7]
 803dc6a:	2300      	movs	r3, #0
 803dc6c:	683a      	ldr	r2, [r7, #0]
 803dc6e:	4804      	ldr	r0, [pc, #16]	; (803dc80 <AT_IpPackageHeader+0x24>)
 803dc70:	f000 f81c 	bl	803dcac <AT_SingleInteger>
 803dc74:	4603      	mov	r3, r0
}
 803dc76:	4618      	mov	r0, r3
 803dc78:	3708      	adds	r7, #8
 803dc7a:	46bd      	mov	sp, r7
 803dc7c:	bd80      	pop	{r7, pc}
 803dc7e:	bf00      	nop
 803dc80:	08043e64 	.word	0x08043e64

0803dc84 <AT_EnableLocalTimestamp>:

SIMCOM_RESULT AT_EnableLocalTimestamp(AT_MODE mode, AT_BOOL *state) {
 803dc84:	b580      	push	{r7, lr}
 803dc86:	b082      	sub	sp, #8
 803dc88:	af00      	add	r7, sp, #0
 803dc8a:	4603      	mov	r3, r0
 803dc8c:	6039      	str	r1, [r7, #0]
 803dc8e:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CLTS", mode, (int32_t*) state, 0);
 803dc90:	79f9      	ldrb	r1, [r7, #7]
 803dc92:	2300      	movs	r3, #0
 803dc94:	683a      	ldr	r2, [r7, #0]
 803dc96:	4804      	ldr	r0, [pc, #16]	; (803dca8 <AT_EnableLocalTimestamp+0x24>)
 803dc98:	f000 f808 	bl	803dcac <AT_SingleInteger>
 803dc9c:	4603      	mov	r3, r0
}
 803dc9e:	4618      	mov	r0, r3
 803dca0:	3708      	adds	r7, #8
 803dca2:	46bd      	mov	sp, r7
 803dca4:	bd80      	pop	{r7, pc}
 803dca6:	bf00      	nop
 803dca8:	08043e6c 	.word	0x08043e6c

0803dcac <AT_SingleInteger>:

    return *str != NULL;
}
#endif

static SIMCOM_RESULT AT_SingleInteger(char command[20], AT_MODE mode, int32_t *value, uint8_t executor) {
 803dcac:	b580      	push	{r7, lr}
 803dcae:	b092      	sub	sp, #72	; 0x48
 803dcb0:	af00      	add	r7, sp, #0
 803dcb2:	60f8      	str	r0, [r7, #12]
 803dcb4:	607a      	str	r2, [r7, #4]
 803dcb6:	461a      	mov	r2, r3
 803dcb8:	460b      	mov	r3, r1
 803dcba:	72fb      	strb	r3, [r7, #11]
 803dcbc:	4613      	mov	r3, r2
 803dcbe:	72bb      	strb	r3, [r7, #10]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803dcc0:	2300      	movs	r3, #0
 803dcc2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    char *str = NULL, cmd[20], res[20];
 803dcc6:	2300      	movs	r3, #0
 803dcc8:	63fb      	str	r3, [r7, #60]	; 0x3c

    // Copy by vale
    int32_t tmp = *value;
 803dcca:	687b      	ldr	r3, [r7, #4]
 803dccc:	681b      	ldr	r3, [r3, #0]
 803dcce:	643b      	str	r3, [r7, #64]	; 0x40

    Simcom_Lock();
 803dcd0:	f000 fe4c 	bl	803e96c <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+%s%s", command, executor ? "\r" : "?\r");
 803dcd4:	7abb      	ldrb	r3, [r7, #10]
 803dcd6:	2b00      	cmp	r3, #0
 803dcd8:	d001      	beq.n	803dcde <AT_SingleInteger+0x32>
 803dcda:	4b27      	ldr	r3, [pc, #156]	; (803dd78 <AT_SingleInteger+0xcc>)
 803dcdc:	e000      	b.n	803dce0 <AT_SingleInteger+0x34>
 803dcde:	4b27      	ldr	r3, [pc, #156]	; (803dd7c <AT_SingleInteger+0xd0>)
 803dce0:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803dce4:	68fa      	ldr	r2, [r7, #12]
 803dce6:	4926      	ldr	r1, [pc, #152]	; (803dd80 <AT_SingleInteger+0xd4>)
 803dce8:	f001 feea 	bl	803fac0 <siprintf>
    sprintf(res, "+%s: ", command);
 803dcec:	f107 0314 	add.w	r3, r7, #20
 803dcf0:	68fa      	ldr	r2, [r7, #12]
 803dcf2:	4924      	ldr	r1, [pc, #144]	; (803dd84 <AT_SingleInteger+0xd8>)
 803dcf4:	4618      	mov	r0, r3
 803dcf6:	f001 fee3 	bl	803fac0 <siprintf>
    p = AT_CmdRead(cmd, 1000, res, &str);
 803dcfa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 803dcfe:	f107 0214 	add.w	r2, r7, #20
 803dd02:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803dd06:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 803dd0a:	f000 f85d 	bl	803ddc8 <AT_CmdRead>
 803dd0e:	4603      	mov	r3, r0
 803dd10:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (p > 0) {
 803dd14:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 803dd18:	2b00      	cmp	r3, #0
 803dd1a:	dd24      	ble.n	803dd66 <AT_SingleInteger+0xba>
        tmp = AT_ParseNumber(&str[0], NULL);
 803dd1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 803dd1e:	2100      	movs	r1, #0
 803dd20:	4618      	mov	r0, r3
 803dd22:	f000 f8d3 	bl	803decc <AT_ParseNumber>
 803dd26:	6438      	str	r0, [r7, #64]	; 0x40

        // Write
        if (mode == ATW) {
 803dd28:	7afb      	ldrb	r3, [r7, #11]
 803dd2a:	2b00      	cmp	r3, #0
 803dd2c:	d118      	bne.n	803dd60 <AT_SingleInteger+0xb4>
            if (tmp != *value) {
 803dd2e:	687b      	ldr	r3, [r7, #4]
 803dd30:	681b      	ldr	r3, [r3, #0]
 803dd32:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 803dd34:	429a      	cmp	r2, r3
 803dd36:	d016      	beq.n	803dd66 <AT_SingleInteger+0xba>
                sprintf(cmd, "AT+%s=%d\r", command, (int) *value);
 803dd38:	687b      	ldr	r3, [r7, #4]
 803dd3a:	681b      	ldr	r3, [r3, #0]
 803dd3c:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803dd40:	68fa      	ldr	r2, [r7, #12]
 803dd42:	4911      	ldr	r1, [pc, #68]	; (803dd88 <AT_SingleInteger+0xdc>)
 803dd44:	f001 febc 	bl	803fac0 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 803dd48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803dd4c:	2200      	movs	r2, #0
 803dd4e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803dd52:	4618      	mov	r0, r3
 803dd54:	f000 f81a 	bl	803dd8c <AT_CmdWrite>
 803dd58:	4603      	mov	r3, r0
 803dd5a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 803dd5e:	e002      	b.n	803dd66 <AT_SingleInteger+0xba>
            }
        } else {
            *value = tmp;
 803dd60:	687b      	ldr	r3, [r7, #4]
 803dd62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 803dd64:	601a      	str	r2, [r3, #0]
        }
    }
    Simcom_Unlock();
 803dd66:	f000 fe0f 	bl	803e988 <Simcom_Unlock>

    return p;
 803dd6a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 803dd6e:	4618      	mov	r0, r3
 803dd70:	3748      	adds	r7, #72	; 0x48
 803dd72:	46bd      	mov	sp, r7
 803dd74:	bd80      	pop	{r7, pc}
 803dd76:	bf00      	nop
 803dd78:	08043e74 	.word	0x08043e74
 803dd7c:	08043e78 	.word	0x08043e78
 803dd80:	08043e7c 	.word	0x08043e7c
 803dd84:	08043d6c 	.word	0x08043d6c
 803dd88:	08043d74 	.word	0x08043d74

0803dd8c <AT_CmdWrite>:

static SIMCOM_RESULT AT_CmdWrite(char *cmd, uint32_t ms, char *res) {
 803dd8c:	b580      	push	{r7, lr}
 803dd8e:	b086      	sub	sp, #24
 803dd90:	af00      	add	r7, sp, #0
 803dd92:	60f8      	str	r0, [r7, #12]
 803dd94:	60b9      	str	r1, [r7, #8]
 803dd96:	607a      	str	r2, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803dd98:	2300      	movs	r3, #0
 803dd9a:	75fb      	strb	r3, [r7, #23]

    if (SIM.state >= SIM_STATE_READY) {
 803dd9c:	4b09      	ldr	r3, [pc, #36]	; (803ddc4 <AT_CmdWrite+0x38>)
 803dd9e:	f993 3000 	ldrsb.w	r3, [r3]
 803dda2:	2b00      	cmp	r3, #0
 803dda4:	db07      	blt.n	803ddb6 <AT_CmdWrite+0x2a>
        p = Simcom_Command(cmd, res, ms, 0);
 803dda6:	2300      	movs	r3, #0
 803dda8:	68ba      	ldr	r2, [r7, #8]
 803ddaa:	6879      	ldr	r1, [r7, #4]
 803ddac:	68f8      	ldr	r0, [r7, #12]
 803ddae:	f001 fac9 	bl	803f344 <Simcom_Command>
 803ddb2:	4603      	mov	r3, r0
 803ddb4:	75fb      	strb	r3, [r7, #23]
    }

    return p;
 803ddb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803ddba:	4618      	mov	r0, r3
 803ddbc:	3718      	adds	r7, #24
 803ddbe:	46bd      	mov	sp, r7
 803ddc0:	bd80      	pop	{r7, pc}
 803ddc2:	bf00      	nop
 803ddc4:	200002a8 	.word	0x200002a8

0803ddc8 <AT_CmdRead>:

static SIMCOM_RESULT AT_CmdRead(char *cmd, uint32_t ms, char *prefix, char **str) {
 803ddc8:	b590      	push	{r4, r7, lr}
 803ddca:	b087      	sub	sp, #28
 803ddcc:	af00      	add	r7, sp, #0
 803ddce:	60f8      	str	r0, [r7, #12]
 803ddd0:	60b9      	str	r1, [r7, #8]
 803ddd2:	607a      	str	r2, [r7, #4]
 803ddd4:	603b      	str	r3, [r7, #0]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803ddd6:	2300      	movs	r3, #0
 803ddd8:	75fb      	strb	r3, [r7, #23]

    if (SIM.state >= SIM_STATE_READY) {
 803ddda:	4b16      	ldr	r3, [pc, #88]	; (803de34 <AT_CmdRead+0x6c>)
 803dddc:	f993 3000 	ldrsb.w	r3, [r3]
 803dde0:	2b00      	cmp	r3, #0
 803dde2:	db20      	blt.n	803de26 <AT_CmdRead+0x5e>
        p = Simcom_Command(cmd, prefix, ms, 0);
 803dde4:	2300      	movs	r3, #0
 803dde6:	68ba      	ldr	r2, [r7, #8]
 803dde8:	6879      	ldr	r1, [r7, #4]
 803ddea:	68f8      	ldr	r0, [r7, #12]
 803ddec:	f001 faaa 	bl	803f344 <Simcom_Command>
 803ddf0:	4603      	mov	r3, r0
 803ddf2:	75fb      	strb	r3, [r7, #23]

        if (p > 0) {
 803ddf4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 803ddf8:	2b00      	cmp	r3, #0
 803ddfa:	dd14      	ble.n	803de26 <AT_CmdRead+0x5e>
            *str = Simcom_Response(prefix);
 803ddfc:	6878      	ldr	r0, [r7, #4]
 803ddfe:	f000 fdcf 	bl	803e9a0 <Simcom_Response>
 803de02:	4602      	mov	r2, r0
 803de04:	683b      	ldr	r3, [r7, #0]
 803de06:	601a      	str	r2, [r3, #0]

            if (*str != NULL) {
 803de08:	683b      	ldr	r3, [r7, #0]
 803de0a:	681b      	ldr	r3, [r3, #0]
 803de0c:	2b00      	cmp	r3, #0
 803de0e:	d00a      	beq.n	803de26 <AT_CmdRead+0x5e>
                *str += strlen(prefix);
 803de10:	683b      	ldr	r3, [r7, #0]
 803de12:	681c      	ldr	r4, [r3, #0]
 803de14:	6878      	ldr	r0, [r7, #4]
 803de16:	f7e2 fa0d 	bl	8020234 <strlen>
 803de1a:	4603      	mov	r3, r0
 803de1c:	18e2      	adds	r2, r4, r3
 803de1e:	683b      	ldr	r3, [r7, #0]
 803de20:	601a      	str	r2, [r3, #0]

                p = SIM_RESULT_OK;
 803de22:	2301      	movs	r3, #1
 803de24:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    return p;
 803de26:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803de2a:	4618      	mov	r0, r3
 803de2c:	371c      	adds	r7, #28
 803de2e:	46bd      	mov	sp, r7
 803de30:	bd90      	pop	{r4, r7, pc}
 803de32:	bf00      	nop
 803de34:	200002a8 	.word	0x200002a8

0803de38 <AT_ParseText>:

static void AT_ParseText(const char *ptr, uint8_t *cnt, char *text, uint8_t size) {
 803de38:	b480      	push	{r7}
 803de3a:	b087      	sub	sp, #28
 803de3c:	af00      	add	r7, sp, #0
 803de3e:	60f8      	str	r0, [r7, #12]
 803de40:	60b9      	str	r1, [r7, #8]
 803de42:	607a      	str	r2, [r7, #4]
 803de44:	70fb      	strb	r3, [r7, #3]
    uint8_t i = 0;
 803de46:	2300      	movs	r3, #0
 803de48:	75fb      	strb	r3, [r7, #23]

    // check for double quote start
    if (*ptr == '"') {
 803de4a:	68fb      	ldr	r3, [r7, #12]
 803de4c:	781b      	ldrb	r3, [r3, #0]
 803de4e:	2b22      	cmp	r3, #34	; 0x22
 803de50:	d119      	bne.n	803de86 <AT_ParseText+0x4e>
        ptr++;
 803de52:	68fb      	ldr	r3, [r7, #12]
 803de54:	3301      	adds	r3, #1
 803de56:	60fb      	str	r3, [r7, #12]
        i++;
 803de58:	7dfb      	ldrb	r3, [r7, #23]
 803de5a:	3301      	adds	r3, #1
 803de5c:	75fb      	strb	r3, [r7, #23]
    }
    // Parse text
    while (*ptr != '"' && *ptr != '\r' && *ptr != '\n') {
 803de5e:	e012      	b.n	803de86 <AT_ParseText+0x4e>
        *text = *ptr;
 803de60:	68fb      	ldr	r3, [r7, #12]
 803de62:	781a      	ldrb	r2, [r3, #0]
 803de64:	687b      	ldr	r3, [r7, #4]
 803de66:	701a      	strb	r2, [r3, #0]

        // increment
        text++;
 803de68:	687b      	ldr	r3, [r7, #4]
 803de6a:	3301      	adds	r3, #1
 803de6c:	607b      	str	r3, [r7, #4]
        ptr++;
 803de6e:	68fb      	ldr	r3, [r7, #12]
 803de70:	3301      	adds	r3, #1
 803de72:	60fb      	str	r3, [r7, #12]
        i++;
 803de74:	7dfb      	ldrb	r3, [r7, #23]
 803de76:	3301      	adds	r3, #1
 803de78:	75fb      	strb	r3, [r7, #23]
        size--;
 803de7a:	78fb      	ldrb	r3, [r7, #3]
 803de7c:	3b01      	subs	r3, #1
 803de7e:	70fb      	strb	r3, [r7, #3]

        // handle overflow
        if (size <= 1) {
 803de80:	78fb      	ldrb	r3, [r7, #3]
 803de82:	2b01      	cmp	r3, #1
 803de84:	d90c      	bls.n	803dea0 <AT_ParseText+0x68>
    while (*ptr != '"' && *ptr != '\r' && *ptr != '\n') {
 803de86:	68fb      	ldr	r3, [r7, #12]
 803de88:	781b      	ldrb	r3, [r3, #0]
 803de8a:	2b22      	cmp	r3, #34	; 0x22
 803de8c:	d009      	beq.n	803dea2 <AT_ParseText+0x6a>
 803de8e:	68fb      	ldr	r3, [r7, #12]
 803de90:	781b      	ldrb	r3, [r3, #0]
 803de92:	2b0d      	cmp	r3, #13
 803de94:	d005      	beq.n	803dea2 <AT_ParseText+0x6a>
 803de96:	68fb      	ldr	r3, [r7, #12]
 803de98:	781b      	ldrb	r3, [r3, #0]
 803de9a:	2b0a      	cmp	r3, #10
 803de9c:	d1e0      	bne.n	803de60 <AT_ParseText+0x28>
 803de9e:	e000      	b.n	803dea2 <AT_ParseText+0x6a>
            break;
 803dea0:	bf00      	nop
        }
    }
    // end of parsing for : double-quote, tab, new-line
    *text = '\0';
 803dea2:	687b      	ldr	r3, [r7, #4]
 803dea4:	2200      	movs	r2, #0
 803dea6:	701a      	strb	r2, [r3, #0]
    ptr++;
 803dea8:	68fb      	ldr	r3, [r7, #12]
 803deaa:	3301      	adds	r3, #1
 803deac:	60fb      	str	r3, [r7, #12]
    i++;
 803deae:	7dfb      	ldrb	r3, [r7, #23]
 803deb0:	3301      	adds	r3, #1
 803deb2:	75fb      	strb	r3, [r7, #23]
    // Save number of characters used for number
    if (cnt != NULL) {
 803deb4:	68bb      	ldr	r3, [r7, #8]
 803deb6:	2b00      	cmp	r3, #0
 803deb8:	d002      	beq.n	803dec0 <AT_ParseText+0x88>
        *cnt = i;
 803deba:	68bb      	ldr	r3, [r7, #8]
 803debc:	7dfa      	ldrb	r2, [r7, #23]
 803debe:	701a      	strb	r2, [r3, #0]
    }
}
 803dec0:	bf00      	nop
 803dec2:	371c      	adds	r7, #28
 803dec4:	46bd      	mov	sp, r7
 803dec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 803deca:	4770      	bx	lr

0803decc <AT_ParseNumber>:

static int32_t AT_ParseNumber(const char *ptr, uint8_t *cnt) {
 803decc:	b480      	push	{r7}
 803dece:	b085      	sub	sp, #20
 803ded0:	af00      	add	r7, sp, #0
 803ded2:	6078      	str	r0, [r7, #4]
 803ded4:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 803ded6:	2300      	movs	r3, #0
 803ded8:	73fb      	strb	r3, [r7, #15]
 803deda:	2300      	movs	r3, #0
 803dedc:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 803dede:	2300      	movs	r3, #0
 803dee0:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') { /* Check for minus character */
 803dee2:	687b      	ldr	r3, [r7, #4]
 803dee4:	781b      	ldrb	r3, [r3, #0]
 803dee6:	2b2d      	cmp	r3, #45	; 0x2d
 803dee8:	d119      	bne.n	803df1e <AT_ParseNumber+0x52>
        minus = 1;
 803deea:	2301      	movs	r3, #1
 803deec:	73fb      	strb	r3, [r7, #15]
        ptr++;
 803deee:	687b      	ldr	r3, [r7, #4]
 803def0:	3301      	adds	r3, #1
 803def2:	607b      	str	r3, [r7, #4]
        i++;
 803def4:	7bbb      	ldrb	r3, [r7, #14]
 803def6:	3301      	adds	r3, #1
 803def8:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) { /* Parse number */
 803defa:	e010      	b.n	803df1e <AT_ParseNumber+0x52>
        sum = 10 * sum + CHARTONUM(*ptr);
 803defc:	68ba      	ldr	r2, [r7, #8]
 803defe:	4613      	mov	r3, r2
 803df00:	009b      	lsls	r3, r3, #2
 803df02:	4413      	add	r3, r2
 803df04:	005b      	lsls	r3, r3, #1
 803df06:	461a      	mov	r2, r3
 803df08:	687b      	ldr	r3, [r7, #4]
 803df0a:	781b      	ldrb	r3, [r3, #0]
 803df0c:	3b30      	subs	r3, #48	; 0x30
 803df0e:	4413      	add	r3, r2
 803df10:	60bb      	str	r3, [r7, #8]
        ptr++;
 803df12:	687b      	ldr	r3, [r7, #4]
 803df14:	3301      	adds	r3, #1
 803df16:	607b      	str	r3, [r7, #4]
        i++;
 803df18:	7bbb      	ldrb	r3, [r7, #14]
 803df1a:	3301      	adds	r3, #1
 803df1c:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) { /* Parse number */
 803df1e:	687b      	ldr	r3, [r7, #4]
 803df20:	781b      	ldrb	r3, [r3, #0]
 803df22:	2b2f      	cmp	r3, #47	; 0x2f
 803df24:	d903      	bls.n	803df2e <AT_ParseNumber+0x62>
 803df26:	687b      	ldr	r3, [r7, #4]
 803df28:	781b      	ldrb	r3, [r3, #0]
 803df2a:	2b39      	cmp	r3, #57	; 0x39
 803df2c:	d9e6      	bls.n	803defc <AT_ParseNumber+0x30>
    }
    if (cnt != NULL) { /* Save number of characters used for number */
 803df2e:	683b      	ldr	r3, [r7, #0]
 803df30:	2b00      	cmp	r3, #0
 803df32:	d002      	beq.n	803df3a <AT_ParseNumber+0x6e>
        *cnt = i;
 803df34:	683b      	ldr	r3, [r7, #0]
 803df36:	7bba      	ldrb	r2, [r7, #14]
 803df38:	701a      	strb	r2, [r3, #0]
    }
    if (minus) { /* Minus detected */
 803df3a:	7bfb      	ldrb	r3, [r7, #15]
 803df3c:	2b00      	cmp	r3, #0
 803df3e:	d002      	beq.n	803df46 <AT_ParseNumber+0x7a>
        return 0 - sum;
 803df40:	68bb      	ldr	r3, [r7, #8]
 803df42:	425b      	negs	r3, r3
 803df44:	e000      	b.n	803df48 <AT_ParseNumber+0x7c>
    }
    return sum; /* Return number */
 803df46:	68bb      	ldr	r3, [r7, #8]
}
 803df48:	4618      	mov	r0, r3
 803df4a:	3714      	adds	r7, #20
 803df4c:	46bd      	mov	sp, r7
 803df4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 803df52:	4770      	bx	lr

0803df54 <CANBUS_Init>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void CANBUS_Init(void) {
 803df54:	b580      	push	{r7, lr}
 803df56:	af00      	add	r7, sp, #0
    /* Configure the CAN Filter */
    if (!CANBUS_Filter()) {
 803df58:	f000 f836 	bl	803dfc8 <CANBUS_Filter>
 803df5c:	4603      	mov	r3, r0
 803df5e:	2b00      	cmp	r3, #0
 803df60:	d101      	bne.n	803df66 <CANBUS_Init+0x12>
        /* Start Error */
        Error_Handler();
 803df62:	f7ed fa27 	bl	802b3b4 <Error_Handler>
    }

    /* Start the CAN peripheral */
    if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 803df66:	4809      	ldr	r0, [pc, #36]	; (803df8c <CANBUS_Init+0x38>)
 803df68:	f7ee ff8e 	bl	802ce88 <HAL_CAN_Start>
 803df6c:	4603      	mov	r3, r0
 803df6e:	2b00      	cmp	r3, #0
 803df70:	d001      	beq.n	803df76 <CANBUS_Init+0x22>
        /* Start Error */
        Error_Handler();
 803df72:	f7ed fa1f 	bl	802b3b4 <Error_Handler>
    }

#if (!BOOTLOADER)
    /* Activate CAN RX notification */
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 803df76:	2102      	movs	r1, #2
 803df78:	4804      	ldr	r0, [pc, #16]	; (803df8c <CANBUS_Init+0x38>)
 803df7a:	f7ef f9eb 	bl	802d354 <HAL_CAN_ActivateNotification>
 803df7e:	4603      	mov	r3, r0
 803df80:	2b00      	cmp	r3, #0
 803df82:	d001      	beq.n	803df88 <CANBUS_Init+0x34>
        /* Notification Error */
        Error_Handler();
 803df84:	f7ed fa16 	bl	802b3b4 <Error_Handler>
    }
#endif
}
 803df88:	bf00      	nop
 803df8a:	bd80      	pop	{r7, pc}
 803df8c:	20008934 	.word	0x20008934

0803df90 <CANBUS_Header>:

void CANBUS_Header(CAN_TxHeaderTypeDef *TxHeader, uint32_t StdId, uint32_t DLC) {
 803df90:	b480      	push	{r7}
 803df92:	b085      	sub	sp, #20
 803df94:	af00      	add	r7, sp, #0
 803df96:	60f8      	str	r0, [r7, #12]
 803df98:	60b9      	str	r1, [r7, #8]
 803df9a:	607a      	str	r2, [r7, #4]
    /* Configure Global Transmission process */
    TxHeader->RTR = CAN_RTR_DATA;
 803df9c:	68fb      	ldr	r3, [r7, #12]
 803df9e:	2200      	movs	r2, #0
 803dfa0:	60da      	str	r2, [r3, #12]
    TxHeader->IDE = CAN_ID_STD;
 803dfa2:	68fb      	ldr	r3, [r7, #12]
 803dfa4:	2200      	movs	r2, #0
 803dfa6:	609a      	str	r2, [r3, #8]
    TxHeader->TransmitGlobalTime = DISABLE;
 803dfa8:	68fb      	ldr	r3, [r7, #12]
 803dfaa:	2200      	movs	r2, #0
 803dfac:	751a      	strb	r2, [r3, #20]
    TxHeader->StdId = StdId;
 803dfae:	68fb      	ldr	r3, [r7, #12]
 803dfb0:	68ba      	ldr	r2, [r7, #8]
 803dfb2:	601a      	str	r2, [r3, #0]
    TxHeader->DLC = DLC;
 803dfb4:	68fb      	ldr	r3, [r7, #12]
 803dfb6:	687a      	ldr	r2, [r7, #4]
 803dfb8:	611a      	str	r2, [r3, #16]
}
 803dfba:	bf00      	nop
 803dfbc:	3714      	adds	r7, #20
 803dfbe:	46bd      	mov	sp, r7
 803dfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 803dfc4:	4770      	bx	lr
	...

0803dfc8 <CANBUS_Filter>:

uint8_t CANBUS_Filter(void) {
 803dfc8:	b580      	push	{r7, lr}
 803dfca:	b08a      	sub	sp, #40	; 0x28
 803dfcc:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef sFilterConfig;

    /* Configure the CAN Filter */
    sFilterConfig.FilterBank = 0;
 803dfce:	2300      	movs	r3, #0
 803dfd0:	617b      	str	r3, [r7, #20]
    // set filter to mask mode (not id_list mode)
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 803dfd2:	2300      	movs	r3, #0
 803dfd4:	61bb      	str	r3, [r7, #24]
    // set 32-bit scale configuration
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 803dfd6:	2301      	movs	r3, #1
 803dfd8:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
 803dfda:	2300      	movs	r3, #0
 803dfdc:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 803dfde:	2300      	movs	r3, #0
 803dfe0:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 803dfe2:	2300      	movs	r3, #0
 803dfe4:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 803dfe6:	2300      	movs	r3, #0
 803dfe8:	60fb      	str	r3, [r7, #12]
    // assign filter to FIFO 0
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 803dfea:	2300      	movs	r3, #0
 803dfec:	613b      	str	r3, [r7, #16]
    // activate filter
    sFilterConfig.FilterActivation = ENABLE;
 803dfee:	2301      	movs	r3, #1
 803dff0:	623b      	str	r3, [r7, #32]

    return (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) == HAL_OK);
 803dff2:	463b      	mov	r3, r7
 803dff4:	4619      	mov	r1, r3
 803dff6:	4806      	ldr	r0, [pc, #24]	; (803e010 <CANBUS_Filter+0x48>)
 803dff8:	f7ee fe5a 	bl	802ccb0 <HAL_CAN_ConfigFilter>
 803dffc:	4603      	mov	r3, r0
 803dffe:	2b00      	cmp	r3, #0
 803e000:	bf0c      	ite	eq
 803e002:	2301      	moveq	r3, #1
 803e004:	2300      	movne	r3, #0
 803e006:	b2db      	uxtb	r3, r3
}
 803e008:	4618      	mov	r0, r3
 803e00a:	3728      	adds	r7, #40	; 0x28
 803e00c:	46bd      	mov	sp, r7
 803e00e:	bd80      	pop	{r7, pc}
 803e010:	20008934 	.word	0x20008934

0803e014 <CANBUS_Write>:

/*----------------------------------------------------------------------------
 wite a message to CAN peripheral and transmit it
 *----------------------------------------------------------------------------*/
uint8_t CANBUS_Write(canbus_tx_t *tx) {
 803e014:	b580      	push	{r7, lr}
 803e016:	b084      	sub	sp, #16
 803e018:	af00      	add	r7, sp, #0
 803e01a:	6078      	str	r0, [r7, #4]
    uint32_t TxMailbox;
    HAL_StatusTypeDef status;

    lock();
 803e01c:	f000 f874 	bl	803e108 <lock>
    // check tx mailbox is ready
    while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1)) {
 803e020:	e002      	b.n	803e028 <CANBUS_Write+0x14>
        _DelayMS(1);
 803e022:	2001      	movs	r0, #1
 803e024:	f001 fc1a 	bl	803f85c <_DelayMS>
    while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1)) {
 803e028:	480e      	ldr	r0, [pc, #56]	; (803e064 <CANBUS_Write+0x50>)
 803e02a:	f7ef f84c 	bl	802d0c6 <HAL_CAN_GetTxMailboxesFreeLevel>
 803e02e:	4603      	mov	r3, r0
 803e030:	2b00      	cmp	r3, #0
 803e032:	d0f6      	beq.n	803e022 <CANBUS_Write+0xe>
    };

    /* Start the Transmission process */
    status = HAL_CAN_AddTxMessage(&hcan1, &(tx->header), tx->data.u8, &TxMailbox);
 803e034:	6879      	ldr	r1, [r7, #4]
 803e036:	687b      	ldr	r3, [r7, #4]
 803e038:	f103 0218 	add.w	r2, r3, #24
 803e03c:	f107 0308 	add.w	r3, r7, #8
 803e040:	4808      	ldr	r0, [pc, #32]	; (803e064 <CANBUS_Write+0x50>)
 803e042:	f7ee ff65 	bl	802cf10 <HAL_CAN_AddTxMessage>
 803e046:	4603      	mov	r3, r0
 803e048:	73fb      	strb	r3, [r7, #15]

//    if (status == HAL_OK) {
//        CANBUS_TxDebugger();
//    }
    unlock();
 803e04a:	f000 f86b 	bl	803e124 <unlock>

    return (status == HAL_OK);
 803e04e:	7bfb      	ldrb	r3, [r7, #15]
 803e050:	2b00      	cmp	r3, #0
 803e052:	bf0c      	ite	eq
 803e054:	2301      	moveq	r3, #1
 803e056:	2300      	movne	r3, #0
 803e058:	b2db      	uxtb	r3, r3
}
 803e05a:	4618      	mov	r0, r3
 803e05c:	3710      	adds	r7, #16
 803e05e:	46bd      	mov	sp, r7
 803e060:	bd80      	pop	{r7, pc}
 803e062:	bf00      	nop
 803e064:	20008934 	.word	0x20008934

0803e068 <CANBUS_Read>:

/*----------------------------------------------------------------------------
 read a message from CAN peripheral and release it
 *----------------------------------------------------------------------------*/
uint8_t CANBUS_Read(canbus_rx_t *rx) {
 803e068:	b580      	push	{r7, lr}
 803e06a:	b084      	sub	sp, #16
 803e06c:	af00      	add	r7, sp, #0
 803e06e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    lock();
 803e070:	f000 f84a 	bl	803e108 <lock>
    /* Get RX message */
    status = HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &(rx->header), rx->data.u8);
 803e074:	687a      	ldr	r2, [r7, #4]
 803e076:	687b      	ldr	r3, [r7, #4]
 803e078:	3320      	adds	r3, #32
 803e07a:	2100      	movs	r1, #0
 803e07c:	4808      	ldr	r0, [pc, #32]	; (803e0a0 <CANBUS_Read+0x38>)
 803e07e:	f7ef f857 	bl	802d130 <HAL_CAN_GetRxMessage>
 803e082:	4603      	mov	r3, r0
 803e084:	73fb      	strb	r3, [r7, #15]

    //    if (status == HAL_OK) {
    //        CANBUS_RxDebugger();
    //    }
    unlock();
 803e086:	f000 f84d 	bl	803e124 <unlock>

    return (status == HAL_OK);
 803e08a:	7bfb      	ldrb	r3, [r7, #15]
 803e08c:	2b00      	cmp	r3, #0
 803e08e:	bf0c      	ite	eq
 803e090:	2301      	moveq	r3, #1
 803e092:	2300      	movne	r3, #0
 803e094:	b2db      	uxtb	r3, r3
}
 803e096:	4618      	mov	r0, r3
 803e098:	3710      	adds	r7, #16
 803e09a:	46bd      	mov	sp, r7
 803e09c:	bd80      	pop	{r7, pc}
 803e09e:	bf00      	nop
 803e0a0:	20008934 	.word	0x20008934

0803e0a4 <CANBUS_ReadID>:

uint32_t CANBUS_ReadID(void) {
 803e0a4:	b480      	push	{r7}
 803e0a6:	af00      	add	r7, sp, #0
    if (CB.rx.header.IDE == CAN_ID_STD) {
 803e0a8:	4b07      	ldr	r3, [pc, #28]	; (803e0c8 <CANBUS_ReadID+0x24>)
 803e0aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 803e0ac:	2b00      	cmp	r3, #0
 803e0ae:	d102      	bne.n	803e0b6 <CANBUS_ReadID+0x12>
        return CB.rx.header.StdId;
 803e0b0:	4b05      	ldr	r3, [pc, #20]	; (803e0c8 <CANBUS_ReadID+0x24>)
 803e0b2:	6a1b      	ldr	r3, [r3, #32]
 803e0b4:	e002      	b.n	803e0bc <CANBUS_ReadID+0x18>
    }
    return _R(CB.rx.header.ExtId, 20);
 803e0b6:	4b04      	ldr	r3, [pc, #16]	; (803e0c8 <CANBUS_ReadID+0x24>)
 803e0b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803e0ba:	0d1b      	lsrs	r3, r3, #20
}
 803e0bc:	4618      	mov	r0, r3
 803e0be:	46bd      	mov	sp, r7
 803e0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 803e0c4:	4770      	bx	lr
 803e0c6:	bf00      	nop
 803e0c8:	200090a0 	.word	0x200090a0

0803e0cc <HAL_CAN_RxFifo0MsgPendingCallback>:
    }
    LOG_Enter();
}

#if (!BOOTLOADER)
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 803e0cc:	b580      	push	{r7, lr}
 803e0ce:	b082      	sub	sp, #8
 803e0d0:	af00      	add	r7, sp, #0
 803e0d2:	6078      	str	r0, [r7, #4]
    // Read rx fifo
    if (CANBUS_Read(&(CB.rx))) {
 803e0d4:	480a      	ldr	r0, [pc, #40]	; (803e100 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 803e0d6:	f7ff ffc7 	bl	803e068 <CANBUS_Read>
 803e0da:	4603      	mov	r3, r0
 803e0dc:	2b00      	cmp	r3, #0
 803e0de:	d00a      	beq.n	803e0f6 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
        // Signal only when RTOS started
        if (osKernelGetState() == osKernelRunning) {
 803e0e0:	f7f9 f9c6 	bl	8037470 <osKernelGetState>
 803e0e4:	4603      	mov	r3, r0
 803e0e6:	2b02      	cmp	r3, #2
 803e0e8:	d105      	bne.n	803e0f6 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
            osThreadFlagsSet(CanRxTaskHandle, EVT_CAN_RX_IT);
 803e0ea:	4b06      	ldr	r3, [pc, #24]	; (803e104 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 803e0ec:	681b      	ldr	r3, [r3, #0]
 803e0ee:	2101      	movs	r1, #1
 803e0f0:	4618      	mov	r0, r3
 803e0f2:	f7f9 fae3 	bl	80376bc <osThreadFlagsSet>
        }
    }
}
 803e0f6:	bf00      	nop
 803e0f8:	3708      	adds	r7, #8
 803e0fa:	46bd      	mov	sp, r7
 803e0fc:	bd80      	pop	{r7, pc}
 803e0fe:	bf00      	nop
 803e100:	200090c0 	.word	0x200090c0
 803e104:	20008808 	.word	0x20008808

0803e108 <lock>:
#endif

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 803e108:	b580      	push	{r7, lr}
 803e10a:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(CanTxMutexHandle, osWaitForever);
 803e10c:	4b04      	ldr	r3, [pc, #16]	; (803e120 <lock+0x18>)
 803e10e:	681b      	ldr	r3, [r3, #0]
 803e110:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e114:	4618      	mov	r0, r3
 803e116:	f7f9 fe3f 	bl	8037d98 <osMutexAcquire>
#endif
}
 803e11a:	bf00      	nop
 803e11c:	bd80      	pop	{r7, pc}
 803e11e:	bf00      	nop
 803e120:	20008588 	.word	0x20008588

0803e124 <unlock>:

static void unlock(void) {
 803e124:	b580      	push	{r7, lr}
 803e126:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(CanTxMutexHandle);
 803e128:	4b03      	ldr	r3, [pc, #12]	; (803e138 <unlock+0x14>)
 803e12a:	681b      	ldr	r3, [r3, #0]
 803e12c:	4618      	mov	r0, r3
 803e12e:	f7f9 fe91 	bl	8037e54 <osMutexRelease>
#endif
}
 803e132:	bf00      	nop
 803e134:	bd80      	pop	{r7, pc}
 803e136:	bf00      	nop
 803e138:	20008588 	.word	0x20008588

0803e13c <CRC_Calculate8>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
uint32_t CRC_Calculate8(uint8_t *arr, uint32_t count, uint8_t swapped) {
 803e13c:	b580      	push	{r7, lr}
 803e13e:	b08a      	sub	sp, #40	; 0x28
 803e140:	af00      	add	r7, sp, #0
 803e142:	60f8      	str	r0, [r7, #12]
 803e144:	60b9      	str	r1, [r7, #8]
 803e146:	4613      	mov	r3, r2
 803e148:	71fb      	strb	r3, [r7, #7]
    uint32_t cnt, result, value = 0;
 803e14a:	2300      	movs	r3, #0
 803e14c:	61fb      	str	r3, [r7, #28]
    uint8_t index = 0, remaining[4] = { 0 };
 803e14e:	2300      	movs	r3, #0
 803e150:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 803e154:	2300      	movs	r3, #0
 803e156:	617b      	str	r3, [r7, #20]

    lock();
 803e158:	f000 f85c 	bl	803e214 <lock>

    /* Reset generator */
    __HAL_CRC_DR_RESET(&hcrc);
 803e15c:	4b2c      	ldr	r3, [pc, #176]	; (803e210 <CRC_Calculate8+0xd4>)
 803e15e:	681b      	ldr	r3, [r3, #0]
 803e160:	689a      	ldr	r2, [r3, #8]
 803e162:	4b2b      	ldr	r3, [pc, #172]	; (803e210 <CRC_Calculate8+0xd4>)
 803e164:	681b      	ldr	r3, [r3, #0]
 803e166:	f042 0201 	orr.w	r2, r2, #1
 803e16a:	609a      	str	r2, [r3, #8]

    /* Calculate number of 32-bit blocks */
    cnt = count >> 2;
 803e16c:	68bb      	ldr	r3, [r7, #8]
 803e16e:	089b      	lsrs	r3, r3, #2
 803e170:	627b      	str	r3, [r7, #36]	; 0x24

    /* Calculate */
    while (cnt--) {
 803e172:	e011      	b.n	803e198 <CRC_Calculate8+0x5c>
        value = *(uint32_t*) arr;
 803e174:	68fb      	ldr	r3, [r7, #12]
 803e176:	681b      	ldr	r3, [r3, #0]
 803e178:	61fb      	str	r3, [r7, #28]
        /* Set new value */
        hcrc.Instance->DR = swapped ? _ByteSwap32(value) : value;
 803e17a:	79fb      	ldrb	r3, [r7, #7]
 803e17c:	2b00      	cmp	r3, #0
 803e17e:	d004      	beq.n	803e18a <CRC_Calculate8+0x4e>
 803e180:	69f8      	ldr	r0, [r7, #28]
 803e182:	f001 fbad 	bl	803f8e0 <_ByteSwap32>
 803e186:	4603      	mov	r3, r0
 803e188:	e000      	b.n	803e18c <CRC_Calculate8+0x50>
 803e18a:	69fb      	ldr	r3, [r7, #28]
 803e18c:	4a20      	ldr	r2, [pc, #128]	; (803e210 <CRC_Calculate8+0xd4>)
 803e18e:	6812      	ldr	r2, [r2, #0]
 803e190:	6013      	str	r3, [r2, #0]

        /* Increase by 4 */
        arr += 4;
 803e192:	68fb      	ldr	r3, [r7, #12]
 803e194:	3304      	adds	r3, #4
 803e196:	60fb      	str	r3, [r7, #12]
    while (cnt--) {
 803e198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803e19a:	1e5a      	subs	r2, r3, #1
 803e19c:	627a      	str	r2, [r7, #36]	; 0x24
 803e19e:	2b00      	cmp	r3, #0
 803e1a0:	d1e8      	bne.n	803e174 <CRC_Calculate8+0x38>
    }

    /* Calculate remaining data as 8-bit */
    cnt = count % 4;
 803e1a2:	68bb      	ldr	r3, [r7, #8]
 803e1a4:	f003 0303 	and.w	r3, r3, #3
 803e1a8:	627b      	str	r3, [r7, #36]	; 0x24

    if (cnt) {
 803e1aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803e1ac:	2b00      	cmp	r3, #0
 803e1ae:	d024      	beq.n	803e1fa <CRC_Calculate8+0xbe>
        /* Calculate */
        while (cnt--) {
 803e1b0:	e00e      	b.n	803e1d0 <CRC_Calculate8+0x94>
            remaining[index++] = *arr++;
 803e1b2:	68fb      	ldr	r3, [r7, #12]
 803e1b4:	1c5a      	adds	r2, r3, #1
 803e1b6:	60fa      	str	r2, [r7, #12]
 803e1b8:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 803e1bc:	1c51      	adds	r1, r2, #1
 803e1be:	f887 1023 	strb.w	r1, [r7, #35]	; 0x23
 803e1c2:	4611      	mov	r1, r2
 803e1c4:	781a      	ldrb	r2, [r3, #0]
 803e1c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803e1ca:	440b      	add	r3, r1
 803e1cc:	f803 2c14 	strb.w	r2, [r3, #-20]
        while (cnt--) {
 803e1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803e1d2:	1e5a      	subs	r2, r3, #1
 803e1d4:	627a      	str	r2, [r7, #36]	; 0x24
 803e1d6:	2b00      	cmp	r3, #0
 803e1d8:	d1eb      	bne.n	803e1b2 <CRC_Calculate8+0x76>
        }
        /* Set new value */
        value = *(uint32_t*) remaining;
 803e1da:	f107 0314 	add.w	r3, r7, #20
 803e1de:	681b      	ldr	r3, [r3, #0]
 803e1e0:	61fb      	str	r3, [r7, #28]
        hcrc.Instance->DR = swapped ? _ByteSwap32(value) : value;
 803e1e2:	79fb      	ldrb	r3, [r7, #7]
 803e1e4:	2b00      	cmp	r3, #0
 803e1e6:	d004      	beq.n	803e1f2 <CRC_Calculate8+0xb6>
 803e1e8:	69f8      	ldr	r0, [r7, #28]
 803e1ea:	f001 fb79 	bl	803f8e0 <_ByteSwap32>
 803e1ee:	4603      	mov	r3, r0
 803e1f0:	e000      	b.n	803e1f4 <CRC_Calculate8+0xb8>
 803e1f2:	69fb      	ldr	r3, [r7, #28]
 803e1f4:	4a06      	ldr	r2, [pc, #24]	; (803e210 <CRC_Calculate8+0xd4>)
 803e1f6:	6812      	ldr	r2, [r2, #0]
 803e1f8:	6013      	str	r3, [r2, #0]
    }
    result = hcrc.Instance->DR;
 803e1fa:	4b05      	ldr	r3, [pc, #20]	; (803e210 <CRC_Calculate8+0xd4>)
 803e1fc:	681b      	ldr	r3, [r3, #0]
 803e1fe:	681b      	ldr	r3, [r3, #0]
 803e200:	61bb      	str	r3, [r7, #24]

    unlock();
 803e202:	f000 f815 	bl	803e230 <unlock>
    /* Return data */
    return result;
 803e206:	69bb      	ldr	r3, [r7, #24]
}
 803e208:	4618      	mov	r0, r3
 803e20a:	3728      	adds	r7, #40	; 0x28
 803e20c:	46bd      	mov	sp, r7
 803e20e:	bd80      	pop	{r7, pc}
 803e210:	200085dc 	.word	0x200085dc

0803e214 <lock>:

    return result;
}

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 803e214:	b580      	push	{r7, lr}
 803e216:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(CrcMutexHandle, osWaitForever);
 803e218:	4b04      	ldr	r3, [pc, #16]	; (803e22c <lock+0x18>)
 803e21a:	681b      	ldr	r3, [r3, #0]
 803e21c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e220:	4618      	mov	r0, r3
 803e222:	f7f9 fdb9 	bl	8037d98 <osMutexAcquire>
#endif
}
 803e226:	bf00      	nop
 803e228:	bd80      	pop	{r7, pc}
 803e22a:	bf00      	nop
 803e22c:	20008648 	.word	0x20008648

0803e230 <unlock>:

static void unlock(void) {
 803e230:	b580      	push	{r7, lr}
 803e232:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(CrcMutexHandle);
 803e234:	4b03      	ldr	r3, [pc, #12]	; (803e244 <unlock+0x14>)
 803e236:	681b      	ldr	r3, [r3, #0]
 803e238:	4618      	mov	r0, r3
 803e23a:	f7f9 fe0b 	bl	8037e54 <osMutexRelease>
#endif
}
 803e23e:	bf00      	nop
 803e240:	bd80      	pop	{r7, pc}
 803e242:	bf00      	nop
 803e244:	20008648 	.word	0x20008648

0803e248 <EEPROM24XX_SetDevice>:

/* Private variables ----------------------------------------------------------*/
static uint16_t DevAddress = EEPROM24_MAIN;

/* Public functions implementation ---------------------------------------------*/
void EEPROM24XX_SetDevice(EEPROM24_DEVICE Device) {
 803e248:	b480      	push	{r7}
 803e24a:	b083      	sub	sp, #12
 803e24c:	af00      	add	r7, sp, #0
 803e24e:	4603      	mov	r3, r0
 803e250:	71fb      	strb	r3, [r7, #7]
    DevAddress = Device;
 803e252:	79fb      	ldrb	r3, [r7, #7]
 803e254:	b29a      	uxth	r2, r3
 803e256:	4b04      	ldr	r3, [pc, #16]	; (803e268 <EEPROM24XX_SetDevice+0x20>)
 803e258:	801a      	strh	r2, [r3, #0]
}
 803e25a:	bf00      	nop
 803e25c:	370c      	adds	r7, #12
 803e25e:	46bd      	mov	sp, r7
 803e260:	f85d 7b04 	ldr.w	r7, [sp], #4
 803e264:	4770      	bx	lr
 803e266:	bf00      	nop
 803e268:	200002a4 	.word	0x200002a4

0803e26c <EEPROM24XX_IsConnected>:

uint8_t EEPROM24XX_IsConnected(void) {
 803e26c:	b580      	push	{r7, lr}
 803e26e:	af00      	add	r7, sp, #0
    return (HAL_I2C_IsDeviceReady(&hi2c2, DevAddress, 2, 1000) == HAL_OK);
 803e270:	4b07      	ldr	r3, [pc, #28]	; (803e290 <EEPROM24XX_IsConnected+0x24>)
 803e272:	8819      	ldrh	r1, [r3, #0]
 803e274:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 803e278:	2202      	movs	r2, #2
 803e27a:	4806      	ldr	r0, [pc, #24]	; (803e294 <EEPROM24XX_IsConnected+0x28>)
 803e27c:	f7f2 fcb0 	bl	8030be0 <HAL_I2C_IsDeviceReady>
 803e280:	4603      	mov	r3, r0
 803e282:	2b00      	cmp	r3, #0
 803e284:	bf0c      	ite	eq
 803e286:	2301      	moveq	r3, #1
 803e288:	2300      	movne	r3, #0
 803e28a:	b2db      	uxtb	r3, r3
}
 803e28c:	4618      	mov	r0, r3
 803e28e:	bd80      	pop	{r7, pc}
 803e290:	200002a4 	.word	0x200002a4
 803e294:	200085e4 	.word	0x200085e4

0803e298 <EEPROM24XX_Save>:

uint8_t EEPROM24XX_Save(uint16_t Address, void *data, size_t size_of_data) {
 803e298:	b580      	push	{r7, lr}
 803e29a:	b088      	sub	sp, #32
 803e29c:	af04      	add	r7, sp, #16
 803e29e:	4603      	mov	r3, r0
 803e2a0:	60b9      	str	r1, [r7, #8]
 803e2a2:	607a      	str	r2, [r7, #4]
 803e2a4:	81fb      	strh	r3, [r7, #14]
    if (size_of_data > 32) {
 803e2a6:	687b      	ldr	r3, [r7, #4]
 803e2a8:	2b20      	cmp	r3, #32
 803e2aa:	d901      	bls.n	803e2b0 <EEPROM24XX_Save+0x18>
        return 0;
 803e2ac:	2300      	movs	r3, #0
 803e2ae:	e017      	b.n	803e2e0 <EEPROM24XX_Save+0x48>
    }

    if (HAL_I2C_Mem_Write(&hi2c2, DevAddress, Address, I2C_MEMADD_SIZE_16BIT, (uint8_t*) data, size_of_data, 100) == HAL_OK) {
 803e2b0:	4b0d      	ldr	r3, [pc, #52]	; (803e2e8 <EEPROM24XX_Save+0x50>)
 803e2b2:	8819      	ldrh	r1, [r3, #0]
 803e2b4:	687b      	ldr	r3, [r7, #4]
 803e2b6:	b29b      	uxth	r3, r3
 803e2b8:	89f8      	ldrh	r0, [r7, #14]
 803e2ba:	2264      	movs	r2, #100	; 0x64
 803e2bc:	9202      	str	r2, [sp, #8]
 803e2be:	9301      	str	r3, [sp, #4]
 803e2c0:	68bb      	ldr	r3, [r7, #8]
 803e2c2:	9300      	str	r3, [sp, #0]
 803e2c4:	2310      	movs	r3, #16
 803e2c6:	4602      	mov	r2, r0
 803e2c8:	4808      	ldr	r0, [pc, #32]	; (803e2ec <EEPROM24XX_Save+0x54>)
 803e2ca:	f7f2 f969 	bl	80305a0 <HAL_I2C_Mem_Write>
 803e2ce:	4603      	mov	r3, r0
 803e2d0:	2b00      	cmp	r3, #0
 803e2d2:	d104      	bne.n	803e2de <EEPROM24XX_Save+0x46>
        _DelayMS(15);
 803e2d4:	200f      	movs	r0, #15
 803e2d6:	f001 fac1 	bl	803f85c <_DelayMS>
        return 1;
 803e2da:	2301      	movs	r3, #1
 803e2dc:	e000      	b.n	803e2e0 <EEPROM24XX_Save+0x48>
    }
    return 0;
 803e2de:	2300      	movs	r3, #0

}
 803e2e0:	4618      	mov	r0, r3
 803e2e2:	3710      	adds	r7, #16
 803e2e4:	46bd      	mov	sp, r7
 803e2e6:	bd80      	pop	{r7, pc}
 803e2e8:	200002a4 	.word	0x200002a4
 803e2ec:	200085e4 	.word	0x200085e4

0803e2f0 <EEPROM24XX_Load>:

uint8_t EEPROM24XX_Load(uint16_t Address, void *data, size_t size_of_data) {
 803e2f0:	b580      	push	{r7, lr}
 803e2f2:	b088      	sub	sp, #32
 803e2f4:	af04      	add	r7, sp, #16
 803e2f6:	4603      	mov	r3, r0
 803e2f8:	60b9      	str	r1, [r7, #8]
 803e2fa:	607a      	str	r2, [r7, #4]
 803e2fc:	81fb      	strh	r3, [r7, #14]
    return (HAL_I2C_Mem_Read(&hi2c2, DevAddress, Address, I2C_MEMADD_SIZE_16BIT, (uint8_t*) data, size_of_data, 100) == HAL_OK);
 803e2fe:	4b0c      	ldr	r3, [pc, #48]	; (803e330 <EEPROM24XX_Load+0x40>)
 803e300:	8819      	ldrh	r1, [r3, #0]
 803e302:	687b      	ldr	r3, [r7, #4]
 803e304:	b29b      	uxth	r3, r3
 803e306:	89f8      	ldrh	r0, [r7, #14]
 803e308:	2264      	movs	r2, #100	; 0x64
 803e30a:	9202      	str	r2, [sp, #8]
 803e30c:	9301      	str	r3, [sp, #4]
 803e30e:	68bb      	ldr	r3, [r7, #8]
 803e310:	9300      	str	r3, [sp, #0]
 803e312:	2310      	movs	r3, #16
 803e314:	4602      	mov	r2, r0
 803e316:	4807      	ldr	r0, [pc, #28]	; (803e334 <EEPROM24XX_Load+0x44>)
 803e318:	f7f2 fa3c 	bl	8030794 <HAL_I2C_Mem_Read>
 803e31c:	4603      	mov	r3, r0
 803e31e:	2b00      	cmp	r3, #0
 803e320:	bf0c      	ite	eq
 803e322:	2301      	moveq	r3, #1
 803e324:	2300      	movne	r3, #0
 803e326:	b2db      	uxtb	r3, r3
}
 803e328:	4618      	mov	r0, r3
 803e32a:	3710      	adds	r7, #16
 803e32c:	46bd      	mov	sp, r7
 803e32e:	bd80      	pop	{r7, pc}
 803e330:	200002a4 	.word	0x200002a4
 803e334:	200085e4 	.word	0x200085e4

0803e338 <LOG_Char>:
/* Private functions declarations ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void LOG_Char(char ch) {
 803e338:	b580      	push	{r7, lr}
 803e33a:	b084      	sub	sp, #16
 803e33c:	af00      	add	r7, sp, #0
 803e33e:	4603      	mov	r3, r0
 803e340:	71fb      	strb	r3, [r7, #7]
    uint32_t tick;

    tick = _GetTickMS();
 803e342:	f001 fa96 	bl	803f872 <_GetTickMS>
 803e346:	60f8      	str	r0, [r7, #12]
    // wait if busy
    while (1) {
        if (ITM->PORT[0].u32 != 0 || _GetTickMS() - tick >= 10) {
 803e348:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 803e34c:	681b      	ldr	r3, [r3, #0]
 803e34e:	2b00      	cmp	r3, #0
 803e350:	d10a      	bne.n	803e368 <LOG_Char+0x30>
 803e352:	f001 fa8e 	bl	803f872 <_GetTickMS>
 803e356:	4602      	mov	r2, r0
 803e358:	68fb      	ldr	r3, [r7, #12]
 803e35a:	1ad3      	subs	r3, r2, r3
 803e35c:	2b09      	cmp	r3, #9
 803e35e:	d803      	bhi.n	803e368 <LOG_Char+0x30>
            break;
        }
        _DelayMS(1);
 803e360:	2001      	movs	r0, #1
 803e362:	f001 fa7b 	bl	803f85c <_DelayMS>
        if (ITM->PORT[0].u32 != 0 || _GetTickMS() - tick >= 10) {
 803e366:	e7ef      	b.n	803e348 <LOG_Char+0x10>
    }
    // send to ITM0
    ITM->PORT[0].u8 = (uint8_t) ch;
 803e368:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 803e36c:	79fb      	ldrb	r3, [r7, #7]
 803e36e:	7013      	strb	r3, [r2, #0]
}
 803e370:	bf00      	nop
 803e372:	3710      	adds	r7, #16
 803e374:	46bd      	mov	sp, r7
 803e376:	bd80      	pop	{r7, pc}

0803e378 <LOG_Enter>:

void LOG_Enter(void) {
 803e378:	b580      	push	{r7, lr}
 803e37a:	af00      	add	r7, sp, #0
    lock();
 803e37c:	f000 f8f8 	bl	803e570 <lock>
    LOG_Char('\n');
 803e380:	200a      	movs	r0, #10
 803e382:	f7ff ffd9 	bl	803e338 <LOG_Char>
    unlock();
 803e386:	f000 f901 	bl	803e58c <unlock>
}
 803e38a:	bf00      	nop
 803e38c:	bd80      	pop	{r7, pc}
	...

0803e390 <LOG_Int>:

void LOG_Int(int32_t num) {
 803e390:	b580      	push	{r7, lr}
 803e392:	b086      	sub	sp, #24
 803e394:	af00      	add	r7, sp, #0
 803e396:	6078      	str	r0, [r7, #4]
    lock();
 803e398:	f000 f8ea 	bl	803e570 <lock>

    char str[10]; // 10 chars max for INT32_MAX
    int i = 0;
 803e39c:	2300      	movs	r3, #0
 803e39e:	617b      	str	r3, [r7, #20]
    if (num < 0) {
 803e3a0:	687b      	ldr	r3, [r7, #4]
 803e3a2:	2b00      	cmp	r3, #0
 803e3a4:	da05      	bge.n	803e3b2 <LOG_Int+0x22>
        LOG_Char('-');
 803e3a6:	202d      	movs	r0, #45	; 0x2d
 803e3a8:	f7ff ffc6 	bl	803e338 <LOG_Char>
        num *= -1;
 803e3ac:	687b      	ldr	r3, [r7, #4]
 803e3ae:	425b      	negs	r3, r3
 803e3b0:	607b      	str	r3, [r7, #4]
    }
    do
        str[i++] = num % 10 + '0';
 803e3b2:	687a      	ldr	r2, [r7, #4]
 803e3b4:	4b1c      	ldr	r3, [pc, #112]	; (803e428 <LOG_Int+0x98>)
 803e3b6:	fb83 1302 	smull	r1, r3, r3, r2
 803e3ba:	1099      	asrs	r1, r3, #2
 803e3bc:	17d3      	asrs	r3, r2, #31
 803e3be:	1ac9      	subs	r1, r1, r3
 803e3c0:	460b      	mov	r3, r1
 803e3c2:	009b      	lsls	r3, r3, #2
 803e3c4:	440b      	add	r3, r1
 803e3c6:	005b      	lsls	r3, r3, #1
 803e3c8:	1ad1      	subs	r1, r2, r3
 803e3ca:	b2ca      	uxtb	r2, r1
 803e3cc:	697b      	ldr	r3, [r7, #20]
 803e3ce:	1c59      	adds	r1, r3, #1
 803e3d0:	6179      	str	r1, [r7, #20]
 803e3d2:	3230      	adds	r2, #48	; 0x30
 803e3d4:	b2d2      	uxtb	r2, r2
 803e3d6:	f107 0118 	add.w	r1, r7, #24
 803e3da:	440b      	add	r3, r1
 803e3dc:	f803 2c10 	strb.w	r2, [r3, #-16]
    while ((num /= 10) > 0);
 803e3e0:	687b      	ldr	r3, [r7, #4]
 803e3e2:	4a11      	ldr	r2, [pc, #68]	; (803e428 <LOG_Int+0x98>)
 803e3e4:	fb82 1203 	smull	r1, r2, r2, r3
 803e3e8:	1092      	asrs	r2, r2, #2
 803e3ea:	17db      	asrs	r3, r3, #31
 803e3ec:	1ad3      	subs	r3, r2, r3
 803e3ee:	607b      	str	r3, [r7, #4]
 803e3f0:	687b      	ldr	r3, [r7, #4]
 803e3f2:	2b00      	cmp	r3, #0
 803e3f4:	dcdd      	bgt.n	803e3b2 <LOG_Int+0x22>
    for (i--; i >= 0; i--)
 803e3f6:	697b      	ldr	r3, [r7, #20]
 803e3f8:	3b01      	subs	r3, #1
 803e3fa:	617b      	str	r3, [r7, #20]
 803e3fc:	e00a      	b.n	803e414 <LOG_Int+0x84>
        LOG_Char(str[i]);
 803e3fe:	f107 0208 	add.w	r2, r7, #8
 803e402:	697b      	ldr	r3, [r7, #20]
 803e404:	4413      	add	r3, r2
 803e406:	781b      	ldrb	r3, [r3, #0]
 803e408:	4618      	mov	r0, r3
 803e40a:	f7ff ff95 	bl	803e338 <LOG_Char>
    for (i--; i >= 0; i--)
 803e40e:	697b      	ldr	r3, [r7, #20]
 803e410:	3b01      	subs	r3, #1
 803e412:	617b      	str	r3, [r7, #20]
 803e414:	697b      	ldr	r3, [r7, #20]
 803e416:	2b00      	cmp	r3, #0
 803e418:	daf1      	bge.n	803e3fe <LOG_Int+0x6e>

    unlock();
 803e41a:	f000 f8b7 	bl	803e58c <unlock>
}
 803e41e:	bf00      	nop
 803e420:	3718      	adds	r7, #24
 803e422:	46bd      	mov	sp, r7
 803e424:	bd80      	pop	{r7, pc}
 803e426:	bf00      	nop
 803e428:	66666667 	.word	0x66666667

0803e42c <LOG_Hex8>:
        LOG_Char(str[i]);

    unlock();
}

void LOG_Hex8(uint8_t num) {
 803e42c:	b580      	push	{r7, lr}
 803e42e:	b082      	sub	sp, #8
 803e430:	af00      	add	r7, sp, #0
 803e432:	4603      	mov	r3, r0
 803e434:	71fb      	strb	r3, [r7, #7]
    lock();
 803e436:	f000 f89b 	bl	803e570 <lock>

    LOG_Char(HEX_CHARS[(num >> 4) % 0x10]);
 803e43a:	79fb      	ldrb	r3, [r7, #7]
 803e43c:	091b      	lsrs	r3, r3, #4
 803e43e:	b2db      	uxtb	r3, r3
 803e440:	461a      	mov	r2, r3
 803e442:	4b09      	ldr	r3, [pc, #36]	; (803e468 <LOG_Hex8+0x3c>)
 803e444:	5c9b      	ldrb	r3, [r3, r2]
 803e446:	4618      	mov	r0, r3
 803e448:	f7ff ff76 	bl	803e338 <LOG_Char>
    LOG_Char(HEX_CHARS[(num & 0x0f) % 0x10]);
 803e44c:	79fb      	ldrb	r3, [r7, #7]
 803e44e:	f003 030f 	and.w	r3, r3, #15
 803e452:	4a05      	ldr	r2, [pc, #20]	; (803e468 <LOG_Hex8+0x3c>)
 803e454:	5cd3      	ldrb	r3, [r2, r3]
 803e456:	4618      	mov	r0, r3
 803e458:	f7ff ff6e 	bl	803e338 <LOG_Char>

    unlock();
 803e45c:	f000 f896 	bl	803e58c <unlock>
}
 803e460:	bf00      	nop
 803e462:	3708      	adds	r7, #8
 803e464:	46bd      	mov	sp, r7
 803e466:	bd80      	pop	{r7, pc}
 803e468:	08043e84 	.word	0x08043e84

0803e46c <LOG_Str>:
    LOG_Char(HEX_CHARS[(num & 0x0f) % 0x10]);

    unlock();
}

void LOG_Str(char *str) {
 803e46c:	b580      	push	{r7, lr}
 803e46e:	b082      	sub	sp, #8
 803e470:	af00      	add	r7, sp, #0
 803e472:	6078      	str	r0, [r7, #4]
    lock();
 803e474:	f000 f87c 	bl	803e570 <lock>

    while (*str != '\0')
 803e478:	e006      	b.n	803e488 <LOG_Str+0x1c>
        LOG_Char(*str++);
 803e47a:	687b      	ldr	r3, [r7, #4]
 803e47c:	1c5a      	adds	r2, r3, #1
 803e47e:	607a      	str	r2, [r7, #4]
 803e480:	781b      	ldrb	r3, [r3, #0]
 803e482:	4618      	mov	r0, r3
 803e484:	f7ff ff58 	bl	803e338 <LOG_Char>
    while (*str != '\0')
 803e488:	687b      	ldr	r3, [r7, #4]
 803e48a:	781b      	ldrb	r3, [r3, #0]
 803e48c:	2b00      	cmp	r3, #0
 803e48e:	d1f4      	bne.n	803e47a <LOG_Str+0xe>

    unlock();
 803e490:	f000 f87c 	bl	803e58c <unlock>
}
 803e494:	bf00      	nop
 803e496:	3708      	adds	r7, #8
 803e498:	46bd      	mov	sp, r7
 803e49a:	bd80      	pop	{r7, pc}

0803e49c <LOG_StrLn>:

void LOG_StrLn(char *str) {
 803e49c:	b580      	push	{r7, lr}
 803e49e:	b082      	sub	sp, #8
 803e4a0:	af00      	add	r7, sp, #0
 803e4a2:	6078      	str	r0, [r7, #4]
    lock();
 803e4a4:	f000 f864 	bl	803e570 <lock>

    while (*str != '\0') {
 803e4a8:	e006      	b.n	803e4b8 <LOG_StrLn+0x1c>
        LOG_Char(*str++);
 803e4aa:	687b      	ldr	r3, [r7, #4]
 803e4ac:	1c5a      	adds	r2, r3, #1
 803e4ae:	607a      	str	r2, [r7, #4]
 803e4b0:	781b      	ldrb	r3, [r3, #0]
 803e4b2:	4618      	mov	r0, r3
 803e4b4:	f7ff ff40 	bl	803e338 <LOG_Char>
    while (*str != '\0') {
 803e4b8:	687b      	ldr	r3, [r7, #4]
 803e4ba:	781b      	ldrb	r3, [r3, #0]
 803e4bc:	2b00      	cmp	r3, #0
 803e4be:	d1f4      	bne.n	803e4aa <LOG_StrLn+0xe>
    }
    LOG_Char('\n');
 803e4c0:	200a      	movs	r0, #10
 803e4c2:	f7ff ff39 	bl	803e338 <LOG_Char>

    unlock();
 803e4c6:	f000 f861 	bl	803e58c <unlock>
}
 803e4ca:	bf00      	nop
 803e4cc:	3708      	adds	r7, #8
 803e4ce:	46bd      	mov	sp, r7
 803e4d0:	bd80      	pop	{r7, pc}

0803e4d2 <LOG_Buf>:

void LOG_Buf(char *buf, uint16_t bufsize) {
 803e4d2:	b580      	push	{r7, lr}
 803e4d4:	b084      	sub	sp, #16
 803e4d6:	af00      	add	r7, sp, #0
 803e4d8:	6078      	str	r0, [r7, #4]
 803e4da:	460b      	mov	r3, r1
 803e4dc:	807b      	strh	r3, [r7, #2]
    lock();
 803e4de:	f000 f847 	bl	803e570 <lock>

    uint16_t i;
    for (i = 0; i < bufsize; i++)
 803e4e2:	2300      	movs	r3, #0
 803e4e4:	81fb      	strh	r3, [r7, #14]
 803e4e6:	e009      	b.n	803e4fc <LOG_Buf+0x2a>
        LOG_Char(*buf++);
 803e4e8:	687b      	ldr	r3, [r7, #4]
 803e4ea:	1c5a      	adds	r2, r3, #1
 803e4ec:	607a      	str	r2, [r7, #4]
 803e4ee:	781b      	ldrb	r3, [r3, #0]
 803e4f0:	4618      	mov	r0, r3
 803e4f2:	f7ff ff21 	bl	803e338 <LOG_Char>
    for (i = 0; i < bufsize; i++)
 803e4f6:	89fb      	ldrh	r3, [r7, #14]
 803e4f8:	3301      	adds	r3, #1
 803e4fa:	81fb      	strh	r3, [r7, #14]
 803e4fc:	89fa      	ldrh	r2, [r7, #14]
 803e4fe:	887b      	ldrh	r3, [r7, #2]
 803e500:	429a      	cmp	r2, r3
 803e502:	d3f1      	bcc.n	803e4e8 <LOG_Buf+0x16>

    unlock();
 803e504:	f000 f842 	bl	803e58c <unlock>
}
 803e508:	bf00      	nop
 803e50a:	3710      	adds	r7, #16
 803e50c:	46bd      	mov	sp, r7
 803e50e:	bd80      	pop	{r7, pc}

0803e510 <LOG_BufHex>:
    }

    unlock();
}

void LOG_BufHex(char *buf, uint16_t bufsize) {
 803e510:	b580      	push	{r7, lr}
 803e512:	b084      	sub	sp, #16
 803e514:	af00      	add	r7, sp, #0
 803e516:	6078      	str	r0, [r7, #4]
 803e518:	460b      	mov	r3, r1
 803e51a:	807b      	strh	r3, [r7, #2]
    lock();
 803e51c:	f000 f828 	bl	803e570 <lock>

    uint16_t i;
    char ch;
    for (i = 0; i < bufsize; i++) {
 803e520:	2300      	movs	r3, #0
 803e522:	81fb      	strh	r3, [r7, #14]
 803e524:	e018      	b.n	803e558 <LOG_BufHex+0x48>
        ch = *buf++;
 803e526:	687b      	ldr	r3, [r7, #4]
 803e528:	1c5a      	adds	r2, r3, #1
 803e52a:	607a      	str	r2, [r7, #4]
 803e52c:	781b      	ldrb	r3, [r3, #0]
 803e52e:	737b      	strb	r3, [r7, #13]
        LOG_Char(HEX_CHARS[(ch >> 4) % 0x10]);
 803e530:	7b7b      	ldrb	r3, [r7, #13]
 803e532:	091b      	lsrs	r3, r3, #4
 803e534:	b2db      	uxtb	r3, r3
 803e536:	461a      	mov	r2, r3
 803e538:	4b0c      	ldr	r3, [pc, #48]	; (803e56c <LOG_BufHex+0x5c>)
 803e53a:	5c9b      	ldrb	r3, [r3, r2]
 803e53c:	4618      	mov	r0, r3
 803e53e:	f7ff fefb 	bl	803e338 <LOG_Char>
        LOG_Char(HEX_CHARS[(ch & 0x0f) % 0x10]);
 803e542:	7b7b      	ldrb	r3, [r7, #13]
 803e544:	f003 030f 	and.w	r3, r3, #15
 803e548:	4a08      	ldr	r2, [pc, #32]	; (803e56c <LOG_BufHex+0x5c>)
 803e54a:	5cd3      	ldrb	r3, [r2, r3]
 803e54c:	4618      	mov	r0, r3
 803e54e:	f7ff fef3 	bl	803e338 <LOG_Char>
    for (i = 0; i < bufsize; i++) {
 803e552:	89fb      	ldrh	r3, [r7, #14]
 803e554:	3301      	adds	r3, #1
 803e556:	81fb      	strh	r3, [r7, #14]
 803e558:	89fa      	ldrh	r2, [r7, #14]
 803e55a:	887b      	ldrh	r3, [r7, #2]
 803e55c:	429a      	cmp	r2, r3
 803e55e:	d3e2      	bcc.n	803e526 <LOG_BufHex+0x16>
    }

    unlock();
 803e560:	f000 f814 	bl	803e58c <unlock>
}
 803e564:	bf00      	nop
 803e566:	3710      	adds	r7, #16
 803e568:	46bd      	mov	sp, r7
 803e56a:	bd80      	pop	{r7, pc}
 803e56c:	08043e84 	.word	0x08043e84

0803e570 <lock>:

    unlock();
}

/* Private functions implementations ----------------------------------------------*/
static void lock(void) {
 803e570:	b580      	push	{r7, lr}
 803e572:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(LogMutexHandle, osWaitForever);
 803e574:	4b04      	ldr	r3, [pc, #16]	; (803e588 <lock+0x18>)
 803e576:	681b      	ldr	r3, [r3, #0]
 803e578:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e57c:	4618      	mov	r0, r3
 803e57e:	f7f9 fc0b 	bl	8037d98 <osMutexAcquire>
#endif
}
 803e582:	bf00      	nop
 803e584:	bd80      	pop	{r7, pc}
 803e586:	bf00      	nop
 803e588:	2000863c 	.word	0x2000863c

0803e58c <unlock>:

static void unlock(void) {
 803e58c:	b580      	push	{r7, lr}
 803e58e:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(LogMutexHandle);
 803e590:	4b03      	ldr	r3, [pc, #12]	; (803e5a0 <unlock+0x14>)
 803e592:	681b      	ldr	r3, [r3, #0]
 803e594:	4618      	mov	r0, r3
 803e596:	f7f9 fc5d 	bl	8037e54 <osMutexRelease>
#endif
}
 803e59a:	bf00      	nop
 803e59c:	bd80      	pop	{r7, pc}
 803e59e:	bf00      	nop
 803e5a0:	2000863c 	.word	0x2000863c

0803e5a4 <EEPROM_Init>:
static uint8_t EE_Command(uint16_t vaddr, EEPROM_COMMAND cmd, void *value, void *ptr, uint16_t size);
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
uint8_t EEPROM_Init(void) {
 803e5a4:	b580      	push	{r7, lr}
 803e5a6:	b082      	sub	sp, #8
 803e5a8:	af00      	add	r7, sp, #0
    uint8_t retry, ret = 0;
 803e5aa:	2300      	movs	r3, #0
 803e5ac:	71bb      	strb	r3, [r7, #6]
    const uint8_t MAX_RETRY = 5;
 803e5ae:	2305      	movs	r3, #5
 803e5b0:	713b      	strb	r3, [r7, #4]
    const EEPROM24_DEVICE EEPROMS[2] = {
 803e5b2:	4b26      	ldr	r3, [pc, #152]	; (803e64c <EEPROM_Init+0xa8>)
 803e5b4:	881b      	ldrh	r3, [r3, #0]
 803e5b6:	803b      	strh	r3, [r7, #0]
            EEPROM24_MAIN,
            EEPROM24_BACKUP
    };

    lock();
 803e5b8:	f000 f9be 	bl	803e938 <lock>
    LOG_StrLn("EEPROM:Init");
 803e5bc:	4824      	ldr	r0, [pc, #144]	; (803e650 <EEPROM_Init+0xac>)
 803e5be:	f7ff ff6d 	bl	803e49c <LOG_StrLn>
    // check each eeprom
    for (uint8_t i = 0; i < 1; i++) {
 803e5c2:	2300      	movs	r3, #0
 803e5c4:	717b      	strb	r3, [r7, #5]
 803e5c6:	e02a      	b.n	803e61e <EEPROM_Init+0x7a>
        if (!ret) {
 803e5c8:	79bb      	ldrb	r3, [r7, #6]
 803e5ca:	2b00      	cmp	r3, #0
 803e5cc:	d124      	bne.n	803e618 <EEPROM_Init+0x74>
            retry = MAX_RETRY;
 803e5ce:	793b      	ldrb	r3, [r7, #4]
 803e5d0:	71fb      	strb	r3, [r7, #7]
            EEPROM24XX_SetDevice(EEPROMS[i]);
 803e5d2:	797b      	ldrb	r3, [r7, #5]
 803e5d4:	f107 0208 	add.w	r2, r7, #8
 803e5d8:	4413      	add	r3, r2
 803e5da:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 803e5de:	4618      	mov	r0, r3
 803e5e0:	f7ff fe32 	bl	803e248 <EEPROM24XX_SetDevice>
            do {
                if (EEPROM24XX_IsConnected()) {
 803e5e4:	f7ff fe42 	bl	803e26c <EEPROM24XX_IsConnected>
 803e5e8:	4603      	mov	r3, r0
 803e5ea:	2b00      	cmp	r3, #0
 803e5ec:	d00c      	beq.n	803e608 <EEPROM_Init+0x64>
                    LOG_Str("EEPROM:Device = ");
 803e5ee:	4819      	ldr	r0, [pc, #100]	; (803e654 <EEPROM_Init+0xb0>)
 803e5f0:	f7ff ff3c 	bl	803e46c <LOG_Str>
                    LOG_Int(i + 1);
 803e5f4:	797b      	ldrb	r3, [r7, #5]
 803e5f6:	3301      	adds	r3, #1
 803e5f8:	4618      	mov	r0, r3
 803e5fa:	f7ff fec9 	bl	803e390 <LOG_Int>
                    LOG_Enter();
 803e5fe:	f7ff febb 	bl	803e378 <LOG_Enter>

                    ret = 1;
 803e602:	2301      	movs	r3, #1
 803e604:	71bb      	strb	r3, [r7, #6]
                    break;
 803e606:	e007      	b.n	803e618 <EEPROM_Init+0x74>
                }
                _DelayMS(50);
 803e608:	2032      	movs	r0, #50	; 0x32
 803e60a:	f001 f927 	bl	803f85c <_DelayMS>
            } while (retry--);
 803e60e:	79fb      	ldrb	r3, [r7, #7]
 803e610:	1e5a      	subs	r2, r3, #1
 803e612:	71fa      	strb	r2, [r7, #7]
 803e614:	2b00      	cmp	r3, #0
 803e616:	d1e5      	bne.n	803e5e4 <EEPROM_Init+0x40>
    for (uint8_t i = 0; i < 1; i++) {
 803e618:	797b      	ldrb	r3, [r7, #5]
 803e61a:	3301      	adds	r3, #1
 803e61c:	717b      	strb	r3, [r7, #5]
 803e61e:	797b      	ldrb	r3, [r7, #5]
 803e620:	2b00      	cmp	r3, #0
 803e622:	d0d1      	beq.n	803e5c8 <EEPROM_Init+0x24>
        }
    }

    // all failed
    if (!ret) {
 803e624:	79bb      	ldrb	r3, [r7, #6]
 803e626:	2b00      	cmp	r3, #0
 803e628:	d102      	bne.n	803e630 <EEPROM_Init+0x8c>
        LOG_StrLn("EEPROM:Error");
 803e62a:	480b      	ldr	r0, [pc, #44]	; (803e658 <EEPROM_Init+0xb4>)
 803e62c:	f7ff ff36 	bl	803e49c <LOG_StrLn>
    }
    unlock();
 803e630:	f000 f990 	bl	803e954 <unlock>

#if (!BOOTLOADER)
    // Load or Reset
    EEPROM_ResetOrLoad();
 803e634:	f000 f814 	bl	803e660 <EEPROM_ResetOrLoad>
    EEPROM_FirmwareVersion(EE_CMD_R, EE_NULL, IAP_TYPE_VCU);
 803e638:	4a08      	ldr	r2, [pc, #32]	; (803e65c <EEPROM_Init+0xb8>)
 803e63a:	2100      	movs	r1, #0
 803e63c:	2000      	movs	r0, #0
 803e63e:	f000 f91b 	bl	803e878 <EEPROM_FirmwareVersion>
#endif
    return ret;
 803e642:	79bb      	ldrb	r3, [r7, #6]
}
 803e644:	4618      	mov	r0, r3
 803e646:	3708      	adds	r7, #8
 803e648:	46bd      	mov	sp, r7
 803e64a:	bd80      	pop	{r7, pc}
 803e64c:	08043ec8 	.word	0x08043ec8
 803e650:	08043e98 	.word	0x08043e98
 803e654:	08043ea4 	.word	0x08043ea4
 803e658:	08043eb8 	.word	0x08043eb8
 803e65c:	a1b2c3d4 	.word	0xa1b2c3d4

0803e660 <EEPROM_ResetOrLoad>:

#if (!BOOTLOADER)
void EEPROM_ResetOrLoad(void) {
 803e660:	b580      	push	{r7, lr}
 803e662:	b086      	sub	sp, #24
 803e664:	af00      	add	r7, sp, #0
    uint32_t AesKeyNew[4];

    if (!EEPROM_Reset(EE_CMD_R, EEPROM_RESET)) {
 803e666:	2135      	movs	r1, #53	; 0x35
 803e668:	2000      	movs	r0, #0
 803e66a:	f000 f849 	bl	803e700 <EEPROM_Reset>
 803e66e:	4603      	mov	r3, r0
 803e670:	2b00      	cmp	r3, #0
 803e672:	d11b      	bne.n	803e6ac <EEPROM_ResetOrLoad+0x4c>
        // load from EEPROM
        EEPROM_UnitID(EE_CMD_R, EE_NULL);
 803e674:	2100      	movs	r1, #0
 803e676:	2000      	movs	r0, #0
 803e678:	f000 f88a 	bl	803e790 <EEPROM_UnitID>
        EEPROM_Odometer(EE_CMD_R, EE_NULL);
 803e67c:	2100      	movs	r1, #0
 803e67e:	2000      	movs	r0, #0
 803e680:	f000 f868 	bl	803e754 <EEPROM_Odometer>
        for (uint8_t type = 0; type <= PAYLOAD_MAX; type++) {
 803e684:	2300      	movs	r3, #0
 803e686:	75fb      	strb	r3, [r7, #23]
 803e688:	e008      	b.n	803e69c <EEPROM_ResetOrLoad+0x3c>
            EEPROM_SequentialID(EE_CMD_R, EE_NULL, type);
 803e68a:	7dfb      	ldrb	r3, [r7, #23]
 803e68c:	461a      	mov	r2, r3
 803e68e:	2100      	movs	r1, #0
 803e690:	2000      	movs	r0, #0
 803e692:	f000 f89f 	bl	803e7d4 <EEPROM_SequentialID>
        for (uint8_t type = 0; type <= PAYLOAD_MAX; type++) {
 803e696:	7dfb      	ldrb	r3, [r7, #23]
 803e698:	3301      	adds	r3, #1
 803e69a:	75fb      	strb	r3, [r7, #23]
 803e69c:	7dfb      	ldrb	r3, [r7, #23]
 803e69e:	2b01      	cmp	r3, #1
 803e6a0:	d9f3      	bls.n	803e68a <EEPROM_ResetOrLoad+0x2a>
        }
        // load aes key
        EEPROM_AesKey(EE_CMD_R, EE_NULL);
 803e6a2:	2100      	movs	r1, #0
 803e6a4:	2000      	movs	r0, #0
 803e6a6:	f000 f8bd 	bl	803e824 <EEPROM_AesKey>
        EEPROM_AesKey(EE_CMD_W, AesKeyNew);

        // re-write eeprom
        EEPROM_Reset(EE_CMD_W, EEPROM_RESET);
    }
}
 803e6aa:	e023      	b.n	803e6f4 <EEPROM_ResetOrLoad+0x94>
        EEPROM_UnitID(EE_CMD_W, VCU_UNITID);
 803e6ac:	4913      	ldr	r1, [pc, #76]	; (803e6fc <EEPROM_ResetOrLoad+0x9c>)
 803e6ae:	2001      	movs	r0, #1
 803e6b0:	f000 f86e 	bl	803e790 <EEPROM_UnitID>
        EEPROM_Odometer(EE_CMD_W, 0);
 803e6b4:	2100      	movs	r1, #0
 803e6b6:	2001      	movs	r0, #1
 803e6b8:	f000 f84c 	bl	803e754 <EEPROM_Odometer>
        for (uint8_t type = 0; type <= PAYLOAD_MAX; type++) {
 803e6bc:	2300      	movs	r3, #0
 803e6be:	75bb      	strb	r3, [r7, #22]
 803e6c0:	e008      	b.n	803e6d4 <EEPROM_ResetOrLoad+0x74>
            EEPROM_SequentialID(EE_CMD_W, 0, type);
 803e6c2:	7dbb      	ldrb	r3, [r7, #22]
 803e6c4:	461a      	mov	r2, r3
 803e6c6:	2100      	movs	r1, #0
 803e6c8:	2001      	movs	r0, #1
 803e6ca:	f000 f883 	bl	803e7d4 <EEPROM_SequentialID>
        for (uint8_t type = 0; type <= PAYLOAD_MAX; type++) {
 803e6ce:	7dbb      	ldrb	r3, [r7, #22]
 803e6d0:	3301      	adds	r3, #1
 803e6d2:	75bb      	strb	r3, [r7, #22]
 803e6d4:	7dbb      	ldrb	r3, [r7, #22]
 803e6d6:	2b01      	cmp	r3, #1
 803e6d8:	d9f3      	bls.n	803e6c2 <EEPROM_ResetOrLoad+0x62>
        KLESS_GenerateAesKey(AesKeyNew);
 803e6da:	1d3b      	adds	r3, r7, #4
 803e6dc:	4618      	mov	r0, r3
 803e6de:	f7e9 fc0b 	bl	8027ef8 <KLESS_GenerateAesKey>
        EEPROM_AesKey(EE_CMD_W, AesKeyNew);
 803e6e2:	1d3b      	adds	r3, r7, #4
 803e6e4:	4619      	mov	r1, r3
 803e6e6:	2001      	movs	r0, #1
 803e6e8:	f000 f89c 	bl	803e824 <EEPROM_AesKey>
        EEPROM_Reset(EE_CMD_W, EEPROM_RESET);
 803e6ec:	2135      	movs	r1, #53	; 0x35
 803e6ee:	2001      	movs	r0, #1
 803e6f0:	f000 f806 	bl	803e700 <EEPROM_Reset>
}
 803e6f4:	bf00      	nop
 803e6f6:	3718      	adds	r7, #24
 803e6f8:	46bd      	mov	sp, r7
 803e6fa:	bd80      	pop	{r7, pc}
 803e6fc:	00056809 	.word	0x00056809

0803e700 <EEPROM_Reset>:

uint8_t EEPROM_Reset(EEPROM_COMMAND cmd, uint16_t value) {
 803e700:	b580      	push	{r7, lr}
 803e702:	b086      	sub	sp, #24
 803e704:	af02      	add	r7, sp, #8
 803e706:	4603      	mov	r3, r0
 803e708:	460a      	mov	r2, r1
 803e70a:	71fb      	strb	r3, [r7, #7]
 803e70c:	4613      	mov	r3, r2
 803e70e:	80bb      	strh	r3, [r7, #4]
    uint8_t ret;
    uint16_t tmp = value, temp;
 803e710:	88bb      	ldrh	r3, [r7, #4]
 803e712:	81fb      	strh	r3, [r7, #14]

    ret = EE_Command(VADDR_RESET, cmd, &value, &temp, sizeof(value));
 803e714:	f107 000a 	add.w	r0, r7, #10
 803e718:	1d3a      	adds	r2, r7, #4
 803e71a:	79f9      	ldrb	r1, [r7, #7]
 803e71c:	2302      	movs	r3, #2
 803e71e:	9300      	str	r3, [sp, #0]
 803e720:	4603      	mov	r3, r0
 803e722:	2000      	movs	r0, #0
 803e724:	f000 f8d0 	bl	803e8c8 <EE_Command>
 803e728:	4603      	mov	r3, r0
 803e72a:	737b      	strb	r3, [r7, #13]

    if (ret) {
 803e72c:	7b7b      	ldrb	r3, [r7, #13]
 803e72e:	2b00      	cmp	r3, #0
 803e730:	d00a      	beq.n	803e748 <EEPROM_Reset+0x48>
        if (cmd == EE_CMD_R) {
 803e732:	79fb      	ldrb	r3, [r7, #7]
 803e734:	2b00      	cmp	r3, #0
 803e736:	d107      	bne.n	803e748 <EEPROM_Reset+0x48>
            return tmp != temp;
 803e738:	897b      	ldrh	r3, [r7, #10]
 803e73a:	89fa      	ldrh	r2, [r7, #14]
 803e73c:	429a      	cmp	r2, r3
 803e73e:	bf14      	ite	ne
 803e740:	2301      	movne	r3, #1
 803e742:	2300      	moveq	r3, #0
 803e744:	b2db      	uxtb	r3, r3
 803e746:	e000      	b.n	803e74a <EEPROM_Reset+0x4a>
        }
    }

    return ret;
 803e748:	7b7b      	ldrb	r3, [r7, #13]
}
 803e74a:	4618      	mov	r0, r3
 803e74c:	3710      	adds	r7, #16
 803e74e:	46bd      	mov	sp, r7
 803e750:	bd80      	pop	{r7, pc}
	...

0803e754 <EEPROM_Odometer>:

uint8_t EEPROM_Odometer(EEPROM_COMMAND cmd, uint32_t value) {
 803e754:	b580      	push	{r7, lr}
 803e756:	b084      	sub	sp, #16
 803e758:	af02      	add	r7, sp, #8
 803e75a:	4603      	mov	r3, r0
 803e75c:	6039      	str	r1, [r7, #0]
 803e75e:	71fb      	strb	r3, [r7, #7]
    // reset on overflow
    if (value > VCU_ODOMETER_MAX) {
 803e760:	683b      	ldr	r3, [r7, #0]
 803e762:	4a09      	ldr	r2, [pc, #36]	; (803e788 <EEPROM_Odometer+0x34>)
 803e764:	4293      	cmp	r3, r2
 803e766:	d901      	bls.n	803e76c <EEPROM_Odometer+0x18>
        value = 0;
 803e768:	2300      	movs	r3, #0
 803e76a:	603b      	str	r3, [r7, #0]
    }

    return EE_Command(VADDR_ODOMETER, cmd, &value, &(VCU.d.odometer), sizeof(value));
 803e76c:	463a      	mov	r2, r7
 803e76e:	79f9      	ldrb	r1, [r7, #7]
 803e770:	2304      	movs	r3, #4
 803e772:	9300      	str	r3, [sp, #0]
 803e774:	4b05      	ldr	r3, [pc, #20]	; (803e78c <EEPROM_Odometer+0x38>)
 803e776:	2002      	movs	r0, #2
 803e778:	f000 f8a6 	bl	803e8c8 <EE_Command>
 803e77c:	4603      	mov	r3, r0
}
 803e77e:	4618      	mov	r0, r3
 803e780:	3708      	adds	r7, #8
 803e782:	46bd      	mov	sp, r7
 803e784:	bd80      	pop	{r7, pc}
 803e786:	bf00      	nop
 803e788:	0001869f 	.word	0x0001869f
 803e78c:	20000234 	.word	0x20000234

0803e790 <EEPROM_UnitID>:

uint8_t EEPROM_UnitID(EEPROM_COMMAND cmd, uint32_t value) {
 803e790:	b580      	push	{r7, lr}
 803e792:	b086      	sub	sp, #24
 803e794:	af02      	add	r7, sp, #8
 803e796:	4603      	mov	r3, r0
 803e798:	6039      	str	r1, [r7, #0]
 803e79a:	71fb      	strb	r3, [r7, #7]
    uint8_t ret;

    ret = EE_Command(VADDR_UNITID, cmd, &value, &(VCU.d.unit_id), sizeof(value));
 803e79c:	463a      	mov	r2, r7
 803e79e:	79f9      	ldrb	r1, [r7, #7]
 803e7a0:	2304      	movs	r3, #4
 803e7a2:	9300      	str	r3, [sp, #0]
 803e7a4:	4b09      	ldr	r3, [pc, #36]	; (803e7cc <EEPROM_UnitID+0x3c>)
 803e7a6:	2006      	movs	r0, #6
 803e7a8:	f000 f88e 	bl	803e8c8 <EE_Command>
 803e7ac:	4603      	mov	r3, r0
 803e7ae:	73fb      	strb	r3, [r7, #15]

    // update the NRF Address
    if (cmd == EE_CMD_W) {
 803e7b0:	79fb      	ldrb	r3, [r7, #7]
 803e7b2:	2b01      	cmp	r3, #1
 803e7b4:	d105      	bne.n	803e7c2 <EEPROM_UnitID+0x32>
        osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_RESET);
 803e7b6:	4b06      	ldr	r3, [pc, #24]	; (803e7d0 <EEPROM_UnitID+0x40>)
 803e7b8:	681b      	ldr	r3, [r3, #0]
 803e7ba:	2104      	movs	r1, #4
 803e7bc:	4618      	mov	r0, r3
 803e7be:	f7f8 ff7d 	bl	80376bc <osThreadFlagsSet>
    }

    return ret;
 803e7c2:	7bfb      	ldrb	r3, [r7, #15]
}
 803e7c4:	4618      	mov	r0, r3
 803e7c6:	3710      	adds	r7, #16
 803e7c8:	46bd      	mov	sp, r7
 803e7ca:	bd80      	pop	{r7, pc}
 803e7cc:	20000228 	.word	0x20000228
 803e7d0:	20008638 	.word	0x20008638

0803e7d4 <EEPROM_SequentialID>:

uint8_t EEPROM_SequentialID(EEPROM_COMMAND cmd, uint16_t value, PAYLOAD_TYPE type) {
 803e7d4:	b580      	push	{r7, lr}
 803e7d6:	b086      	sub	sp, #24
 803e7d8:	af02      	add	r7, sp, #8
 803e7da:	4603      	mov	r3, r0
 803e7dc:	71fb      	strb	r3, [r7, #7]
 803e7de:	460b      	mov	r3, r1
 803e7e0:	80bb      	strh	r3, [r7, #4]
 803e7e2:	4613      	mov	r3, r2
 803e7e4:	71bb      	strb	r3, [r7, #6]
    uint16_t *pSeqId;
    uint32_t vaddr;

    // decide payload type
    if (type == PAYLOAD_REPORT) {
 803e7e6:	79bb      	ldrb	r3, [r7, #6]
 803e7e8:	2b01      	cmp	r3, #1
 803e7ea:	d104      	bne.n	803e7f6 <EEPROM_SequentialID+0x22>
        pSeqId = &(VCU.d.seq_id.report);
 803e7ec:	4b0b      	ldr	r3, [pc, #44]	; (803e81c <EEPROM_SequentialID+0x48>)
 803e7ee:	60fb      	str	r3, [r7, #12]
        vaddr = VADDR_REPORT_SEQ_ID;
 803e7f0:	230a      	movs	r3, #10
 803e7f2:	60bb      	str	r3, [r7, #8]
 803e7f4:	e003      	b.n	803e7fe <EEPROM_SequentialID+0x2a>
    } else {
        pSeqId = &(VCU.d.seq_id.response);
 803e7f6:	4b0a      	ldr	r3, [pc, #40]	; (803e820 <EEPROM_SequentialID+0x4c>)
 803e7f8:	60fb      	str	r3, [r7, #12]
        vaddr = VADDR_RESPONSE_SEQ_ID;
 803e7fa:	230c      	movs	r3, #12
 803e7fc:	60bb      	str	r3, [r7, #8]
    }

    return EE_Command(vaddr, cmd, &value, pSeqId, sizeof(value));
 803e7fe:	68bb      	ldr	r3, [r7, #8]
 803e800:	b298      	uxth	r0, r3
 803e802:	1d3a      	adds	r2, r7, #4
 803e804:	79f9      	ldrb	r1, [r7, #7]
 803e806:	2302      	movs	r3, #2
 803e808:	9300      	str	r3, [sp, #0]
 803e80a:	68fb      	ldr	r3, [r7, #12]
 803e80c:	f000 f85c 	bl	803e8c8 <EE_Command>
 803e810:	4603      	mov	r3, r0
}
 803e812:	4618      	mov	r0, r3
 803e814:	3710      	adds	r7, #16
 803e816:	46bd      	mov	sp, r7
 803e818:	bd80      	pop	{r7, pc}
 803e81a:	bf00      	nop
 803e81c:	20000268 	.word	0x20000268
 803e820:	2000026a 	.word	0x2000026a

0803e824 <EEPROM_AesKey>:

uint8_t EEPROM_AesKey(EEPROM_COMMAND cmd, uint32_t *value) {
 803e824:	b580      	push	{r7, lr}
 803e826:	b08a      	sub	sp, #40	; 0x28
 803e828:	af02      	add	r7, sp, #8
 803e82a:	4603      	mov	r3, r0
 803e82c:	6039      	str	r1, [r7, #0]
 803e82e:	71fb      	strb	r3, [r7, #7]
    uint8_t ret;
    uint32_t *ptr, tmp[4];

    // eeprom
    ptr = (cmd == EE_CMD_W ? value : tmp);
 803e830:	79fb      	ldrb	r3, [r7, #7]
 803e832:	2b01      	cmp	r3, #1
 803e834:	d002      	beq.n	803e83c <EEPROM_AesKey+0x18>
 803e836:	f107 0308 	add.w	r3, r7, #8
 803e83a:	e000      	b.n	803e83e <EEPROM_AesKey+0x1a>
 803e83c:	683b      	ldr	r3, [r7, #0]
 803e83e:	61fb      	str	r3, [r7, #28]
    ret = EE_Command(VADDR_AES_KEY, cmd, ptr, AesKey, 16);
 803e840:	79f9      	ldrb	r1, [r7, #7]
 803e842:	2310      	movs	r3, #16
 803e844:	9300      	str	r3, [sp, #0]
 803e846:	4b0a      	ldr	r3, [pc, #40]	; (803e870 <EEPROM_AesKey+0x4c>)
 803e848:	69fa      	ldr	r2, [r7, #28]
 803e84a:	200e      	movs	r0, #14
 803e84c:	f000 f83c 	bl	803e8c8 <EE_Command>
 803e850:	4603      	mov	r3, r0
 803e852:	76fb      	strb	r3, [r7, #27]

    // apply the AES key
    if (cmd == EE_CMD_W) {
 803e854:	79fb      	ldrb	r3, [r7, #7]
 803e856:	2b01      	cmp	r3, #1
 803e858:	d105      	bne.n	803e866 <EEPROM_AesKey+0x42>
        osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_RESET);
 803e85a:	4b06      	ldr	r3, [pc, #24]	; (803e874 <EEPROM_AesKey+0x50>)
 803e85c:	681b      	ldr	r3, [r3, #0]
 803e85e:	2104      	movs	r1, #4
 803e860:	4618      	mov	r0, r3
 803e862:	f7f8 ff2b 	bl	80376bc <osThreadFlagsSet>
    }

    return ret;
 803e866:	7efb      	ldrb	r3, [r7, #27]
}
 803e868:	4618      	mov	r0, r3
 803e86a:	3720      	adds	r7, #32
 803e86c:	46bd      	mov	sp, r7
 803e86e:	bd80      	pop	{r7, pc}
 803e870:	20008368 	.word	0x20008368
 803e874:	20008638 	.word	0x20008638

0803e878 <EEPROM_FirmwareVersion>:
uint8_t EEPROM_FlagDFU(EEPROM_COMMAND cmd, uint32_t value) {
    return EE_Command(VADDR_DFU_FLAG, cmd, &value, &DFU_FLAG, sizeof(value));
}
#endif

uint8_t EEPROM_FirmwareVersion(EEPROM_COMMAND cmd, uint16_t value, IAP_TYPE type) {
 803e878:	b580      	push	{r7, lr}
 803e87a:	b086      	sub	sp, #24
 803e87c:	af02      	add	r7, sp, #8
 803e87e:	4603      	mov	r3, r0
 803e880:	603a      	str	r2, [r7, #0]
 803e882:	71fb      	strb	r3, [r7, #7]
 803e884:	460b      	mov	r3, r1
 803e886:	80bb      	strh	r3, [r7, #4]
    uint32_t vaddr = VADDR_VCU_FW_VERSION;
 803e888:	2324      	movs	r3, #36	; 0x24
 803e88a:	60fb      	str	r3, [r7, #12]
    uint16_t *ptr = &VCU_FW_VERSION;
 803e88c:	4b0b      	ldr	r3, [pc, #44]	; (803e8bc <EEPROM_FirmwareVersion+0x44>)
 803e88e:	60bb      	str	r3, [r7, #8]

    if (type == IAP_TYPE_HMI) {
 803e890:	683b      	ldr	r3, [r7, #0]
 803e892:	4a0b      	ldr	r2, [pc, #44]	; (803e8c0 <EEPROM_FirmwareVersion+0x48>)
 803e894:	4293      	cmp	r3, r2
 803e896:	d103      	bne.n	803e8a0 <EEPROM_FirmwareVersion+0x28>
        vaddr = VADDR_HMI_FW_VERSION;
 803e898:	2326      	movs	r3, #38	; 0x26
 803e89a:	60fb      	str	r3, [r7, #12]
        ptr = &HMI_FW_VERSION;
 803e89c:	4b09      	ldr	r3, [pc, #36]	; (803e8c4 <EEPROM_FirmwareVersion+0x4c>)
 803e89e:	60bb      	str	r3, [r7, #8]
    }

    return EE_Command(vaddr, cmd, &value, ptr, sizeof(value));
 803e8a0:	68fb      	ldr	r3, [r7, #12]
 803e8a2:	b298      	uxth	r0, r3
 803e8a4:	1d3a      	adds	r2, r7, #4
 803e8a6:	79f9      	ldrb	r1, [r7, #7]
 803e8a8:	2302      	movs	r3, #2
 803e8aa:	9300      	str	r3, [sp, #0]
 803e8ac:	68bb      	ldr	r3, [r7, #8]
 803e8ae:	f000 f80b 	bl	803e8c8 <EE_Command>
 803e8b2:	4603      	mov	r3, r0
}
 803e8b4:	4618      	mov	r0, r3
 803e8b6:	3710      	adds	r7, #16
 803e8b8:	46bd      	mov	sp, r7
 803e8ba:	bd80      	pop	{r7, pc}
 803e8bc:	2000805c 	.word	0x2000805c
 803e8c0:	1a2b3c4d 	.word	0x1a2b3c4d
 803e8c4:	2000805e 	.word	0x2000805e

0803e8c8 <EE_Command>:

/* Private functions implementation --------------------------------------------*/
static uint8_t EE_Command(uint16_t vaddr, EEPROM_COMMAND cmd, void *value, void *ptr, uint16_t size) {
 803e8c8:	b580      	push	{r7, lr}
 803e8ca:	b086      	sub	sp, #24
 803e8cc:	af00      	add	r7, sp, #0
 803e8ce:	60ba      	str	r2, [r7, #8]
 803e8d0:	607b      	str	r3, [r7, #4]
 803e8d2:	4603      	mov	r3, r0
 803e8d4:	81fb      	strh	r3, [r7, #14]
 803e8d6:	460b      	mov	r3, r1
 803e8d8:	737b      	strb	r3, [r7, #13]
    uint8_t ret = 0;
 803e8da:	2300      	movs	r3, #0
 803e8dc:	75fb      	strb	r3, [r7, #23]

    lock();
 803e8de:	f000 f82b 	bl	803e938 <lock>

    // check if new value is same with old value
    if (cmd == EE_CMD_W) {
 803e8e2:	7b7b      	ldrb	r3, [r7, #13]
 803e8e4:	2b01      	cmp	r3, #1
 803e8e6:	d10e      	bne.n	803e906 <EE_Command+0x3e>
        // apply the value
        memcpy(ptr, value, size);
 803e8e8:	8c3b      	ldrh	r3, [r7, #32]
 803e8ea:	461a      	mov	r2, r3
 803e8ec:	68b9      	ldr	r1, [r7, #8]
 803e8ee:	6878      	ldr	r0, [r7, #4]
 803e8f0:	f001 f8d3 	bl	803fa9a <memcpy>
        // save the value
        ret = EEPROM24XX_Save(vaddr, value, size);
 803e8f4:	8c3a      	ldrh	r2, [r7, #32]
 803e8f6:	89fb      	ldrh	r3, [r7, #14]
 803e8f8:	68b9      	ldr	r1, [r7, #8]
 803e8fa:	4618      	mov	r0, r3
 803e8fc:	f7ff fccc 	bl	803e298 <EEPROM24XX_Save>
 803e900:	4603      	mov	r3, r0
 803e902:	75fb      	strb	r3, [r7, #23]
 803e904:	e010      	b.n	803e928 <EE_Command+0x60>
    } else {
        // load the value
        ret = EEPROM24XX_Load(vaddr, value, size);
 803e906:	8c3a      	ldrh	r2, [r7, #32]
 803e908:	89fb      	ldrh	r3, [r7, #14]
 803e90a:	68b9      	ldr	r1, [r7, #8]
 803e90c:	4618      	mov	r0, r3
 803e90e:	f7ff fcef 	bl	803e2f0 <EEPROM24XX_Load>
 803e912:	4603      	mov	r3, r0
 803e914:	75fb      	strb	r3, [r7, #23]
        // apply the value
        if (ret) {
 803e916:	7dfb      	ldrb	r3, [r7, #23]
 803e918:	2b00      	cmp	r3, #0
 803e91a:	d005      	beq.n	803e928 <EE_Command+0x60>
            memcpy(ptr, value, size);
 803e91c:	8c3b      	ldrh	r3, [r7, #32]
 803e91e:	461a      	mov	r2, r3
 803e920:	68b9      	ldr	r1, [r7, #8]
 803e922:	6878      	ldr	r0, [r7, #4]
 803e924:	f001 f8b9 	bl	803fa9a <memcpy>
        }
    }

    unlock();
 803e928:	f000 f814 	bl	803e954 <unlock>
    return ret;
 803e92c:	7dfb      	ldrb	r3, [r7, #23]
}
 803e92e:	4618      	mov	r0, r3
 803e930:	3718      	adds	r7, #24
 803e932:	46bd      	mov	sp, r7
 803e934:	bd80      	pop	{r7, pc}
	...

0803e938 <lock>:

static void lock(void) {
 803e938:	b580      	push	{r7, lr}
 803e93a:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(EepromMutexHandle, osWaitForever);
 803e93c:	4b04      	ldr	r3, [pc, #16]	; (803e950 <lock+0x18>)
 803e93e:	681b      	ldr	r3, [r3, #0]
 803e940:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e944:	4618      	mov	r0, r3
 803e946:	f7f9 fa27 	bl	8037d98 <osMutexAcquire>
#endif
}
 803e94a:	bf00      	nop
 803e94c:	bd80      	pop	{r7, pc}
 803e94e:	bf00      	nop
 803e950:	20008930 	.word	0x20008930

0803e954 <unlock>:

static void unlock(void) {
 803e954:	b580      	push	{r7, lr}
 803e956:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(EepromMutexHandle);
 803e958:	4b03      	ldr	r3, [pc, #12]	; (803e968 <unlock+0x14>)
 803e95a:	681b      	ldr	r3, [r3, #0]
 803e95c:	4618      	mov	r0, r3
 803e95e:	f7f9 fa79 	bl	8037e54 <osMutexRelease>
#endif
}
 803e962:	bf00      	nop
 803e964:	bd80      	pop	{r7, pc}
 803e966:	bf00      	nop
 803e968:	20008930 	.word	0x20008930

0803e96c <Simcom_Lock>:
static SIMCOM_RESULT Simcom_ProcessACK(header_t *header);
static uint8_t Simcom_CommandoIRQ(void);
#endif

/* Public functions implementation --------------------------------------------*/
void Simcom_Lock(void) {
 803e96c:	b580      	push	{r7, lr}
 803e96e:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(SimcomRecMutexHandle, osWaitForever);
 803e970:	4b04      	ldr	r3, [pc, #16]	; (803e984 <Simcom_Lock+0x18>)
 803e972:	681b      	ldr	r3, [r3, #0]
 803e974:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e978:	4618      	mov	r0, r3
 803e97a:	f7f9 fa0d 	bl	8037d98 <osMutexAcquire>
#endif
}
 803e97e:	bf00      	nop
 803e980:	bd80      	pop	{r7, pc}
 803e982:	bf00      	nop
 803e984:	20008a10 	.word	0x20008a10

0803e988 <Simcom_Unlock>:

void Simcom_Unlock(void) {
 803e988:	b580      	push	{r7, lr}
 803e98a:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(SimcomRecMutexHandle);
 803e98c:	4b03      	ldr	r3, [pc, #12]	; (803e99c <Simcom_Unlock+0x14>)
 803e98e:	681b      	ldr	r3, [r3, #0]
 803e990:	4618      	mov	r0, r3
 803e992:	f7f9 fa5f 	bl	8037e54 <osMutexRelease>
#endif
}
 803e996:	bf00      	nop
 803e998:	bd80      	pop	{r7, pc}
 803e99a:	bf00      	nop
 803e99c:	20008a10 	.word	0x20008a10

0803e9a0 <Simcom_Response>:

char* Simcom_Response(char *str) {
 803e9a0:	b580      	push	{r7, lr}
 803e9a2:	b082      	sub	sp, #8
 803e9a4:	af00      	add	r7, sp, #0
 803e9a6:	6078      	str	r0, [r7, #4]
    return strstr(SIMCOM_UART_RX, str);
 803e9a8:	6879      	ldr	r1, [r7, #4]
 803e9aa:	4804      	ldr	r0, [pc, #16]	; (803e9bc <Simcom_Response+0x1c>)
 803e9ac:	f001 f8ba 	bl	803fb24 <strstr>
 803e9b0:	4603      	mov	r3, r0
}
 803e9b2:	4618      	mov	r0, r3
 803e9b4:	3708      	adds	r7, #8
 803e9b6:	46bd      	mov	sp, r7
 803e9b8:	bd80      	pop	{r7, pc}
 803e9ba:	bf00      	nop
 803e9bc:	20008a9c 	.word	0x20008a9c

0803e9c0 <Simcom_SetState>:

uint8_t Simcom_SetState(SIMCOM_STATE state, uint32_t timeout) {
 803e9c0:	b5b0      	push	{r4, r5, r7, lr}
 803e9c2:	b0b0      	sub	sp, #192	; 0xc0
 803e9c4:	af00      	add	r7, sp, #0
 803e9c6:	4603      	mov	r3, r0
 803e9c8:	6039      	str	r1, [r7, #0]
 803e9ca:	71fb      	strb	r3, [r7, #7]
    SIMCOM_STATE lastState = SIM_STATE_DOWN;
 803e9cc:	23ff      	movs	r3, #255	; 0xff
 803e9ce:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
    uint32_t tick = _GetTickMS();
 803e9d2:	f000 ff4e 	bl	803f872 <_GetTickMS>
 803e9d6:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
    static uint8_t init = 1;
    uint8_t depth = 3;
 803e9da:	2303      	movs	r3, #3
 803e9dc:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
    SIMCOM_RESULT p;

    Simcom_Lock();
 803e9e0:	f7ff ffc4 	bl	803e96c <Simcom_Lock>
    // Handle SIMCOM state properly
    do {
        // Handle timeout
        if (timeout) {
 803e9e4:	683b      	ldr	r3, [r7, #0]
 803e9e6:	2b00      	cmp	r3, #0
 803e9e8:	d014      	beq.n	803ea14 <Simcom_SetState+0x54>
            // Update tick
            if (p == SIM_RESULT_OK) {
 803e9ea:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803e9ee:	2b01      	cmp	r3, #1
 803e9f0:	d103      	bne.n	803e9fa <Simcom_SetState+0x3a>
                tick = _GetTickMS();
 803e9f2:	f000 ff3e 	bl	803f872 <_GetTickMS>
 803e9f6:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
            }
            // Timeout expired
            if ((_GetTickMS() - tick) > timeout) {
 803e9fa:	f000 ff3a 	bl	803f872 <_GetTickMS>
 803e9fe:	4602      	mov	r2, r0
 803ea00:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803ea04:	1ad3      	subs	r3, r2, r3
 803ea06:	683a      	ldr	r2, [r7, #0]
 803ea08:	429a      	cmp	r2, r3
 803ea0a:	d203      	bcs.n	803ea14 <Simcom_SetState+0x54>
                LOG_StrLn("Simcom:StateTimeout");
 803ea0c:	48c4      	ldr	r0, [pc, #784]	; (803ed20 <Simcom_SetState+0x360>)
 803ea0e:	f7ff fd45 	bl	803e49c <LOG_StrLn>
                break;
 803ea12:	e3d5      	b.n	803f1c0 <Simcom_SetState+0x800>
            }
        }
        // Handle locked-loop
        if (SIM.state < lastState) {
 803ea14:	4bc3      	ldr	r3, [pc, #780]	; (803ed24 <Simcom_SetState+0x364>)
 803ea16:	f993 3000 	ldrsb.w	r3, [r3]
 803ea1a:	f997 20bf 	ldrsb.w	r2, [r7, #191]	; 0xbf
 803ea1e:	429a      	cmp	r2, r3
 803ea20:	dd16      	ble.n	803ea50 <Simcom_SetState+0x90>
            if (!--depth) {
 803ea22:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 803ea26:	3b01      	subs	r3, #1
 803ea28:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 803ea2c:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 803ea30:	2b00      	cmp	r3, #0
 803ea32:	d103      	bne.n	803ea3c <Simcom_SetState+0x7c>
                SIM.state = SIM_STATE_DOWN;
 803ea34:	4bbb      	ldr	r3, [pc, #748]	; (803ed24 <Simcom_SetState+0x364>)
 803ea36:	22ff      	movs	r2, #255	; 0xff
 803ea38:	701a      	strb	r2, [r3, #0]
                break;
 803ea3a:	e3c1      	b.n	803f1c0 <Simcom_SetState+0x800>
            }
            LOG_Str("Simcom:LockedLoop = ");
 803ea3c:	48ba      	ldr	r0, [pc, #744]	; (803ed28 <Simcom_SetState+0x368>)
 803ea3e:	f7ff fd15 	bl	803e46c <LOG_Str>
            LOG_Int(depth);
 803ea42:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 803ea46:	4618      	mov	r0, r3
 803ea48:	f7ff fca2 	bl	803e390 <LOG_Int>
            LOG_Enter();
 803ea4c:	f7ff fc94 	bl	803e378 <LOG_Enter>
        }
        // Handle signal strength
        if (SIM.state == SIM_STATE_DOWN) {
 803ea50:	4bb4      	ldr	r3, [pc, #720]	; (803ed24 <Simcom_SetState+0x364>)
 803ea52:	f993 3000 	ldrsb.w	r3, [r3]
 803ea56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803ea5a:	d103      	bne.n	803ea64 <Simcom_SetState+0xa4>
            SIM.signal = 0;
 803ea5c:	4bb1      	ldr	r3, [pc, #708]	; (803ed24 <Simcom_SetState+0x364>)
 803ea5e:	2200      	movs	r2, #0
 803ea60:	741a      	strb	r2, [r3, #16]
 803ea62:	e00f      	b.n	803ea84 <Simcom_SetState+0xc4>
        } else {
            Simcom_IdleJob(NULL);
 803ea64:	2000      	movs	r0, #0
 803ea66:	f000 fcd9 	bl	803f41c <Simcom_IdleJob>
            if (SIM.state >= SIM_STATE_GPRS_ON) {
 803ea6a:	4bae      	ldr	r3, [pc, #696]	; (803ed24 <Simcom_SetState+0x364>)
 803ea6c:	f993 3000 	ldrsb.w	r3, [r3]
 803ea70:	2b02      	cmp	r3, #2
 803ea72:	dd07      	ble.n	803ea84 <Simcom_SetState+0xc4>
                // Force to exit loop
                if (SIM.signal < 15) {
 803ea74:	4bab      	ldr	r3, [pc, #684]	; (803ed24 <Simcom_SetState+0x364>)
 803ea76:	7c1b      	ldrb	r3, [r3, #16]
 803ea78:	2b0e      	cmp	r3, #14
 803ea7a:	d803      	bhi.n	803ea84 <Simcom_SetState+0xc4>
                    LOG_StrLn("Simcom:PoorSignal");
 803ea7c:	48ab      	ldr	r0, [pc, #684]	; (803ed2c <Simcom_SetState+0x36c>)
 803ea7e:	f7ff fd0d 	bl	803e49c <LOG_StrLn>
                    break;
 803ea82:	e39d      	b.n	803f1c0 <Simcom_SetState+0x800>
                }
            }
        }

        // Set value
        p = SIM_RESULT_OK;
 803ea84:	2301      	movs	r3, #1
 803ea86:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
        lastState = SIM.state;
 803ea8a:	4ba6      	ldr	r3, [pc, #664]	; (803ed24 <Simcom_SetState+0x364>)
 803ea8c:	781b      	ldrb	r3, [r3, #0]
 803ea8e:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
        // Handle states
        switch (SIM.state) {
 803ea92:	4ba4      	ldr	r3, [pc, #656]	; (803ed24 <Simcom_SetState+0x364>)
 803ea94:	f993 3000 	ldrsb.w	r3, [r3]
 803ea98:	3301      	adds	r3, #1
 803ea9a:	2b07      	cmp	r3, #7
 803ea9c:	f200 8385 	bhi.w	803f1aa <Simcom_SetState+0x7ea>
 803eaa0:	a201      	add	r2, pc, #4	; (adr r2, 803eaa8 <Simcom_SetState+0xe8>)
 803eaa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803eaa6:	bf00      	nop
 803eaa8:	0803eac9 	.word	0x0803eac9
 803eaac:	0803eb21 	.word	0x0803eb21
 803eab0:	0803ec5b 	.word	0x0803ec5b
 803eab4:	0803ed55 	.word	0x0803ed55
 803eab8:	0803ee0f 	.word	0x0803ee0f
 803eabc:	0803eefb 	.word	0x0803eefb
 803eac0:	0803f049 	.word	0x0803f049
 803eac4:	0803f179 	.word	0x0803f179
            case SIM_STATE_DOWN:
                // only executed at power up
                if (init) {
 803eac8:	4b99      	ldr	r3, [pc, #612]	; (803ed30 <Simcom_SetState+0x370>)
 803eaca:	781b      	ldrb	r3, [r3, #0]
 803eacc:	2b00      	cmp	r3, #0
 803eace:	d006      	beq.n	803eade <Simcom_SetState+0x11e>
                    init = 0;
 803ead0:	4b97      	ldr	r3, [pc, #604]	; (803ed30 <Simcom_SetState+0x370>)
 803ead2:	2200      	movs	r2, #0
 803ead4:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:Init");
 803ead6:	4897      	ldr	r0, [pc, #604]	; (803ed34 <Simcom_SetState+0x374>)
 803ead8:	f7ff fce0 	bl	803e49c <LOG_StrLn>
 803eadc:	e002      	b.n	803eae4 <Simcom_SetState+0x124>
                } else {
                    LOG_StrLn("Simcom:Restarting...");
 803eade:	4896      	ldr	r0, [pc, #600]	; (803ed38 <Simcom_SetState+0x378>)
 803eae0:	f7ff fcdc 	bl	803e49c <LOG_StrLn>
                }

                // power up the module
                p = Simcom_Power();
 803eae4:	f000 fdb0 	bl	803f648 <Simcom_Power>
 803eae8:	4603      	mov	r3, r0
 803eaea:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

                // upgrade simcom state
                if (p > 0) {
 803eaee:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eaf2:	2b00      	cmp	r3, #0
 803eaf4:	dd0c      	ble.n	803eb10 <Simcom_SetState+0x150>
                    SIM.state++;
 803eaf6:	4b8b      	ldr	r3, [pc, #556]	; (803ed24 <Simcom_SetState+0x364>)
 803eaf8:	f993 3000 	ldrsb.w	r3, [r3]
 803eafc:	b2db      	uxtb	r3, r3
 803eafe:	3301      	adds	r3, #1
 803eb00:	b2db      	uxtb	r3, r3
 803eb02:	b25a      	sxtb	r2, r3
 803eb04:	4b87      	ldr	r3, [pc, #540]	; (803ed24 <Simcom_SetState+0x364>)
 803eb06:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:ON");
 803eb08:	488c      	ldr	r0, [pc, #560]	; (803ed3c <Simcom_SetState+0x37c>)
 803eb0a:	f7ff fcc7 	bl	803e49c <LOG_StrLn>
 803eb0e:	e002      	b.n	803eb16 <Simcom_SetState+0x156>
                } else {
                    LOG_StrLn("Simcom:Error");
 803eb10:	488b      	ldr	r0, [pc, #556]	; (803ed40 <Simcom_SetState+0x380>)
 803eb12:	f7ff fcc3 	bl	803e49c <LOG_StrLn>
                }

                _DelayMS(500);
 803eb16:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803eb1a:	f000 fe9f 	bl	803f85c <_DelayMS>
                break;
 803eb1e:	e347      	b.n	803f1b0 <Simcom_SetState+0x7f0>
            case SIM_STATE_READY:
                // =========== BASIC CONFIGURATION
                // disable command echo
                if (p > 0) {
 803eb20:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eb24:	2b00      	cmp	r3, #0
 803eb26:	dd05      	ble.n	803eb34 <Simcom_SetState+0x174>
                    p = AT_CommandEchoMode(0);
 803eb28:	2000      	movs	r0, #0
 803eb2a:	f7fe f9f9 	bl	803cf20 <AT_CommandEchoMode>
 803eb2e:	4603      	mov	r3, r0
 803eb30:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Set serial baud-rate
                if (p > 0) {
 803eb34:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eb38:	2b00      	cmp	r3, #0
 803eb3a:	dd0b      	ble.n	803eb54 <Simcom_SetState+0x194>
                    uint32_t rate = 0;
 803eb3c:	2300      	movs	r3, #0
 803eb3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
                    p = AT_FixedLocalRate(ATW, &rate);
 803eb42:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 803eb46:	4619      	mov	r1, r3
 803eb48:	2000      	movs	r0, #0
 803eb4a:	f7fe fddd 	bl	803d708 <AT_FixedLocalRate>
 803eb4e:	4603      	mov	r3, r0
 803eb50:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Error report format: 0, 1(Numeric), 2(verbose)
                if (p > 0) {
 803eb54:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eb58:	2b00      	cmp	r3, #0
 803eb5a:	dd0b      	ble.n	803eb74 <Simcom_SetState+0x1b4>
                    AT_CMEE state = CMEE_VERBOSE;
 803eb5c:	2302      	movs	r3, #2
 803eb5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    p = AT_ReportMobileEquipmentError(ATW, &state);
 803eb62:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 803eb66:	4619      	mov	r1, r3
 803eb68:	2000      	movs	r0, #0
 803eb6a:	f7fe fdb9 	bl	803d6e0 <AT_ReportMobileEquipmentError>
 803eb6e:	4603      	mov	r3, r0
 803eb70:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Use pin DTR as sleep control
                if (p > 0) {
 803eb74:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eb78:	2b00      	cmp	r3, #0
 803eb7a:	dd0b      	ble.n	803eb94 <Simcom_SetState+0x1d4>
                    AT_CSCLK state = CSCLK_EN_DTR;
 803eb7c:	2301      	movs	r3, #1
 803eb7e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    p = AT_ConfigureSlowClock(ATW, &state);
 803eb82:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 803eb86:	4619      	mov	r1, r3
 803eb88:	2000      	movs	r0, #0
 803eb8a:	f7fe fd95 	bl	803d6b8 <AT_ConfigureSlowClock>
 803eb8e:	4603      	mov	r3, r0
 803eb90:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
#if (!BOOTLOADER)
                // Enable time reporting
                if (p > 0) {
 803eb94:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eb98:	2b00      	cmp	r3, #0
 803eb9a:	dd0b      	ble.n	803ebb4 <Simcom_SetState+0x1f4>
                    AT_BOOL state = AT_ENABLE;
 803eb9c:	2301      	movs	r3, #1
 803eb9e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                    p = AT_EnableLocalTimestamp(ATW, &state);
 803eba2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 803eba6:	4619      	mov	r1, r3
 803eba8:	2000      	movs	r0, #0
 803ebaa:	f7ff f86b 	bl	803dc84 <AT_EnableLocalTimestamp>
 803ebae:	4603      	mov	r3, r0
 803ebb0:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Enable “+IPD” header
                if (p > 0) {
 803ebb4:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ebb8:	2b00      	cmp	r3, #0
 803ebba:	dd0b      	ble.n	803ebd4 <Simcom_SetState+0x214>
                    AT_BOOL state = AT_ENABLE;
 803ebbc:	2301      	movs	r3, #1
 803ebbe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
                    p = AT_IpPackageHeader(ATW, &state);
 803ebc2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 803ebc6:	4619      	mov	r1, r3
 803ebc8:	2000      	movs	r0, #0
 803ebca:	f7ff f847 	bl	803dc5c <AT_IpPackageHeader>
 803ebce:	4603      	mov	r3, r0
 803ebd0:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Disable “RECV FROM” header
                if (p > 0) {
 803ebd4:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ebd8:	2b00      	cmp	r3, #0
 803ebda:	dd0b      	ble.n	803ebf4 <Simcom_SetState+0x234>
                    AT_BOOL state = AT_DISABLE;
 803ebdc:	2300      	movs	r3, #0
 803ebde:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                    p = AT_ShowRemoteIp(ATW, &state);
 803ebe2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 803ebe6:	4619      	mov	r1, r3
 803ebe8:	2000      	movs	r0, #0
 803ebea:	f7ff f823 	bl	803dc34 <AT_ShowRemoteIp>
 803ebee:	4603      	mov	r3, r0
 803ebf0:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
#endif
                // =========== NETWORK CONFIGURATION
                // Check SIM Card
                if (p > 0) {
 803ebf4:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ebf8:	2b00      	cmp	r3, #0
 803ebfa:	dd09      	ble.n	803ec10 <Simcom_SetState+0x250>
                    p = Simcom_Command("AT+CPIN?\r", "READY", 500, 0);
 803ebfc:	2300      	movs	r3, #0
 803ebfe:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 803ec02:	4950      	ldr	r1, [pc, #320]	; (803ed44 <Simcom_SetState+0x384>)
 803ec04:	4850      	ldr	r0, [pc, #320]	; (803ed48 <Simcom_SetState+0x388>)
 803ec06:	f000 fb9d 	bl	803f344 <Simcom_Command>
 803ec0a:	4603      	mov	r3, r0
 803ec0c:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Disable presentation of <AcT>&<rac> at CREG and CGREG
                if (p > 0) {
 803ec10:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ec14:	2b00      	cmp	r3, #0
 803ec16:	dd0e      	ble.n	803ec36 <Simcom_SetState+0x276>
                    at_csact_t param = {
 803ec18:	f107 0390 	add.w	r3, r7, #144	; 0x90
 803ec1c:	2200      	movs	r2, #0
 803ec1e:	601a      	str	r2, [r3, #0]
 803ec20:	605a      	str	r2, [r3, #4]
 803ec22:	609a      	str	r2, [r3, #8]
                            .creg = 0,
                            .cgreg = 0,
                    };
                    p = AT_NetworkAttachedStatus(ATW, &param);
 803ec24:	f107 0390 	add.w	r3, r7, #144	; 0x90
 803ec28:	4619      	mov	r1, r3
 803ec2a:	2000      	movs	r0, #0
 803ec2c:	f7fe fc08 	bl	803d440 <AT_NetworkAttachedStatus>
 803ec30:	4603      	mov	r3, r0
 803ec32:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }

                // upgrade simcom state
                if (p > 0) {
 803ec36:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ec3a:	2b00      	cmp	r3, #0
 803ec3c:	dd08      	ble.n	803ec50 <Simcom_SetState+0x290>
                    SIM.state++;
 803ec3e:	4b39      	ldr	r3, [pc, #228]	; (803ed24 <Simcom_SetState+0x364>)
 803ec40:	f993 3000 	ldrsb.w	r3, [r3]
 803ec44:	b2db      	uxtb	r3, r3
 803ec46:	3301      	adds	r3, #1
 803ec48:	b2db      	uxtb	r3, r3
 803ec4a:	b25a      	sxtb	r2, r3
 803ec4c:	4b35      	ldr	r3, [pc, #212]	; (803ed24 <Simcom_SetState+0x364>)
 803ec4e:	701a      	strb	r2, [r3, #0]
                }

                _DelayMS(500);
 803ec50:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803ec54:	f000 fe02 	bl	803f85c <_DelayMS>
                break;
 803ec58:	e2aa      	b.n	803f1b0 <Simcom_SetState+0x7f0>
            case SIM_STATE_CONFIGURED:
                // =========== NETWORK ATTACH
                // Set signal Generation 2G(13)/3G(14)/AUTO(2)
                if (p > 0) {
 803ec5a:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ec5e:	2b00      	cmp	r3, #0
 803ec60:	dd0f      	ble.n	803ec82 <Simcom_SetState+0x2c2>
                    at_cnmp_t param = {
 803ec62:	4a3a      	ldr	r2, [pc, #232]	; (803ed4c <Simcom_SetState+0x38c>)
 803ec64:	f107 0388 	add.w	r3, r7, #136	; 0x88
 803ec68:	e892 0003 	ldmia.w	r2, {r0, r1}
 803ec6c:	e883 0003 	stmia.w	r3, {r0, r1}
                            .mode = CNMP_ACT_AUTO,
                            .preferred = CNMP_ACT_P_UMTS
                    };
                    p = AT_RadioAccessTechnology(ATW, &param);
 803ec70:	f107 0388 	add.w	r3, r7, #136	; 0x88
 803ec74:	4619      	mov	r1, r3
 803ec76:	2000      	movs	r0, #0
 803ec78:	f7fe fb4c 	bl	803d314 <AT_RadioAccessTechnology>
 803ec7c:	4603      	mov	r3, r0
 803ec7e:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Network Registration Status
                if (p > 0) {
 803ec82:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ec86:	2b00      	cmp	r3, #0
 803ec88:	dd38      	ble.n	803ecfc <Simcom_SetState+0x33c>
                    at_c_greg_t read, param = {
 803ec8a:	2300      	movs	r3, #0
 803ec8c:	67bb      	str	r3, [r7, #120]	; 0x78
 803ec8e:	2301      	movs	r3, #1
 803ec90:	67fb      	str	r3, [r7, #124]	; 0x7c
                            .mode = CREG_MODE_DISABLE,
                            .stat = CREG_STAT_REG_HOME
                    };
                    // wait until attached
                    do {
                        p = AT_NetworkRegistration("CREG", ATW, &param);
 803ec92:	f107 0378 	add.w	r3, r7, #120	; 0x78
 803ec96:	461a      	mov	r2, r3
 803ec98:	2100      	movs	r1, #0
 803ec9a:	482d      	ldr	r0, [pc, #180]	; (803ed50 <Simcom_SetState+0x390>)
 803ec9c:	f7fe fc7c 	bl	803d598 <AT_NetworkRegistration>
 803eca0:	4603      	mov	r3, r0
 803eca2:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                        if (p > 0) {
 803eca6:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ecaa:	2b00      	cmp	r3, #0
 803ecac:	dd09      	ble.n	803ecc2 <Simcom_SetState+0x302>
                            p = AT_NetworkRegistration("CREG", ATR, &read);
 803ecae:	f107 0380 	add.w	r3, r7, #128	; 0x80
 803ecb2:	461a      	mov	r2, r3
 803ecb4:	2101      	movs	r1, #1
 803ecb6:	4826      	ldr	r0, [pc, #152]	; (803ed50 <Simcom_SetState+0x390>)
 803ecb8:	f7fe fc6e 	bl	803d598 <AT_NetworkRegistration>
 803ecbc:	4603      	mov	r3, r0
 803ecbe:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                        }

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 803ecc2:	683b      	ldr	r3, [r7, #0]
 803ecc4:	2b00      	cmp	r3, #0
 803ecc6:	d00c      	beq.n	803ece2 <Simcom_SetState+0x322>
 803ecc8:	f000 fdd3 	bl	803f872 <_GetTickMS>
 803eccc:	4602      	mov	r2, r0
 803ecce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803ecd2:	1ad3      	subs	r3, r2, r3
 803ecd4:	683a      	ldr	r2, [r7, #0]
 803ecd6:	429a      	cmp	r2, r3
 803ecd8:	d203      	bcs.n	803ece2 <Simcom_SetState+0x322>
                            LOG_StrLn("Simcom:StateTimeout");
 803ecda:	4811      	ldr	r0, [pc, #68]	; (803ed20 <Simcom_SetState+0x360>)
 803ecdc:	f7ff fbde 	bl	803e49c <LOG_StrLn>
                            break;
 803ece0:	e00c      	b.n	803ecfc <Simcom_SetState+0x33c>
                        }
                        _DelayMS(1000);
 803ece2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803ece6:	f000 fdb9 	bl	803f85c <_DelayMS>
                    } while (p && read.stat != param.stat);
 803ecea:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ecee:	2b00      	cmp	r3, #0
 803ecf0:	d004      	beq.n	803ecfc <Simcom_SetState+0x33c>
 803ecf2:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 803ecf6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 803ecf8:	429a      	cmp	r2, r3
 803ecfa:	d1ca      	bne.n	803ec92 <Simcom_SetState+0x2d2>
                }

                // upgrade simcom state
                if (p > 0) {
 803ecfc:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ed00:	2b00      	cmp	r3, #0
 803ed02:	dd08      	ble.n	803ed16 <Simcom_SetState+0x356>
                    SIM.state++;
 803ed04:	4b07      	ldr	r3, [pc, #28]	; (803ed24 <Simcom_SetState+0x364>)
 803ed06:	f993 3000 	ldrsb.w	r3, [r3]
 803ed0a:	b2db      	uxtb	r3, r3
 803ed0c:	3301      	adds	r3, #1
 803ed0e:	b2db      	uxtb	r3, r3
 803ed10:	b25a      	sxtb	r2, r3
 803ed12:	4b04      	ldr	r3, [pc, #16]	; (803ed24 <Simcom_SetState+0x364>)
 803ed14:	701a      	strb	r2, [r3, #0]
                }

                _DelayMS(500);
 803ed16:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803ed1a:	f000 fd9f 	bl	803f85c <_DelayMS>
                break;
 803ed1e:	e247      	b.n	803f1b0 <Simcom_SetState+0x7f0>
 803ed20:	08043ecc 	.word	0x08043ecc
 803ed24:	200002a8 	.word	0x200002a8
 803ed28:	08043ee0 	.word	0x08043ee0
 803ed2c:	08043ef8 	.word	0x08043ef8
 803ed30:	200002c0 	.word	0x200002c0
 803ed34:	08043f0c 	.word	0x08043f0c
 803ed38:	08043f18 	.word	0x08043f18
 803ed3c:	08043f30 	.word	0x08043f30
 803ed40:	08043f3c 	.word	0x08043f3c
 803ed44:	08043f4c 	.word	0x08043f4c
 803ed48:	08043f54 	.word	0x08043f54
 803ed4c:	08043f98 	.word	0x08043f98
 803ed50:	08043f60 	.word	0x08043f60
            case SIM_STATE_NETWORK_ON:
                // =========== GPRS ATTACH
                // GPRS Registration Status
                if (p > 0) {
 803ed54:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ed58:	2b00      	cmp	r3, #0
 803ed5a:	dd37      	ble.n	803edcc <Simcom_SetState+0x40c>
                    at_c_greg_t read, param = {
 803ed5c:	2300      	movs	r3, #0
 803ed5e:	66bb      	str	r3, [r7, #104]	; 0x68
 803ed60:	2301      	movs	r3, #1
 803ed62:	66fb      	str	r3, [r7, #108]	; 0x6c
                            .mode = CREG_MODE_DISABLE,
                            .stat = CREG_STAT_REG_HOME
                    };
                    // wait until attached
                    do {
                        p = AT_NetworkRegistration("CGREG", ATW, &param);
 803ed64:	f107 0368 	add.w	r3, r7, #104	; 0x68
 803ed68:	461a      	mov	r2, r3
 803ed6a:	2100      	movs	r1, #0
 803ed6c:	48af      	ldr	r0, [pc, #700]	; (803f02c <Simcom_SetState+0x66c>)
 803ed6e:	f7fe fc13 	bl	803d598 <AT_NetworkRegistration>
 803ed72:	4603      	mov	r3, r0
 803ed74:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                        if (p > 0) {
 803ed78:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ed7c:	2b00      	cmp	r3, #0
 803ed7e:	dd09      	ble.n	803ed94 <Simcom_SetState+0x3d4>
                            p = AT_NetworkRegistration("CGREG", ATR, &read);
 803ed80:	f107 0370 	add.w	r3, r7, #112	; 0x70
 803ed84:	461a      	mov	r2, r3
 803ed86:	2101      	movs	r1, #1
 803ed88:	48a8      	ldr	r0, [pc, #672]	; (803f02c <Simcom_SetState+0x66c>)
 803ed8a:	f7fe fc05 	bl	803d598 <AT_NetworkRegistration>
 803ed8e:	4603      	mov	r3, r0
 803ed90:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                        }

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 803ed94:	683b      	ldr	r3, [r7, #0]
 803ed96:	2b00      	cmp	r3, #0
 803ed98:	d00c      	beq.n	803edb4 <Simcom_SetState+0x3f4>
 803ed9a:	f000 fd6a 	bl	803f872 <_GetTickMS>
 803ed9e:	4602      	mov	r2, r0
 803eda0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803eda4:	1ad3      	subs	r3, r2, r3
 803eda6:	683a      	ldr	r2, [r7, #0]
 803eda8:	429a      	cmp	r2, r3
 803edaa:	d203      	bcs.n	803edb4 <Simcom_SetState+0x3f4>
                            LOG_StrLn("Simcom:StateTimeout");
 803edac:	48a0      	ldr	r0, [pc, #640]	; (803f030 <Simcom_SetState+0x670>)
 803edae:	f7ff fb75 	bl	803e49c <LOG_StrLn>
                            break;
 803edb2:	e00b      	b.n	803edcc <Simcom_SetState+0x40c>
                        }
                        _DelayMS(1000);
 803edb4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803edb8:	f000 fd50 	bl	803f85c <_DelayMS>
                    } while (p && read.stat != param.stat);
 803edbc:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803edc0:	2b00      	cmp	r3, #0
 803edc2:	d003      	beq.n	803edcc <Simcom_SetState+0x40c>
 803edc4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 803edc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 803edc8:	429a      	cmp	r2, r3
 803edca:	d1cb      	bne.n	803ed64 <Simcom_SetState+0x3a4>
                }

                // upgrade simcom state
                if (p > 0) {
 803edcc:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803edd0:	2b00      	cmp	r3, #0
 803edd2:	dd09      	ble.n	803ede8 <Simcom_SetState+0x428>
                    SIM.state++;
 803edd4:	4b97      	ldr	r3, [pc, #604]	; (803f034 <Simcom_SetState+0x674>)
 803edd6:	f993 3000 	ldrsb.w	r3, [r3]
 803edda:	b2db      	uxtb	r3, r3
 803eddc:	3301      	adds	r3, #1
 803edde:	b2db      	uxtb	r3, r3
 803ede0:	b25a      	sxtb	r2, r3
 803ede2:	4b94      	ldr	r3, [pc, #592]	; (803f034 <Simcom_SetState+0x674>)
 803ede4:	701a      	strb	r2, [r3, #0]
 803ede6:	e00d      	b.n	803ee04 <Simcom_SetState+0x444>
                } else {
                    if (SIM.state == SIM_STATE_NETWORK_ON) {
 803ede8:	4b92      	ldr	r3, [pc, #584]	; (803f034 <Simcom_SetState+0x674>)
 803edea:	f993 3000 	ldrsb.w	r3, [r3]
 803edee:	2b02      	cmp	r3, #2
 803edf0:	d108      	bne.n	803ee04 <Simcom_SetState+0x444>
                        SIM.state--;
 803edf2:	4b90      	ldr	r3, [pc, #576]	; (803f034 <Simcom_SetState+0x674>)
 803edf4:	f993 3000 	ldrsb.w	r3, [r3]
 803edf8:	b2db      	uxtb	r3, r3
 803edfa:	3b01      	subs	r3, #1
 803edfc:	b2db      	uxtb	r3, r3
 803edfe:	b25a      	sxtb	r2, r3
 803ee00:	4b8c      	ldr	r3, [pc, #560]	; (803f034 <Simcom_SetState+0x674>)
 803ee02:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 803ee04:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803ee08:	f000 fd28 	bl	803f85c <_DelayMS>
                break;
 803ee0c:	e1d0      	b.n	803f1b0 <Simcom_SetState+0x7f0>
#if (!BOOTLOADER)
            case SIM_STATE_GPRS_ON:
                // =========== PDP CONFIGURATION
                // Attach to GPRS service
                if (p > 0) {
 803ee0e:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ee12:	2b00      	cmp	r3, #0
 803ee14:	dd23      	ble.n	803ee5e <Simcom_SetState+0x49e>
                    AT_CGATT state;
                    // wait until attached
                    do {
                        p = AT_GprsAttachment(ATR, &state);
 803ee16:	f107 0364 	add.w	r3, r7, #100	; 0x64
 803ee1a:	4619      	mov	r1, r3
 803ee1c:	2001      	movs	r0, #1
 803ee1e:	f7fe feb9 	bl	803db94 <AT_GprsAttachment>
 803ee22:	4603      	mov	r3, r0
 803ee24:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 803ee28:	683b      	ldr	r3, [r7, #0]
 803ee2a:	2b00      	cmp	r3, #0
 803ee2c:	d00c      	beq.n	803ee48 <Simcom_SetState+0x488>
 803ee2e:	f000 fd20 	bl	803f872 <_GetTickMS>
 803ee32:	4602      	mov	r2, r0
 803ee34:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803ee38:	1ad3      	subs	r3, r2, r3
 803ee3a:	683a      	ldr	r2, [r7, #0]
 803ee3c:	429a      	cmp	r2, r3
 803ee3e:	d203      	bcs.n	803ee48 <Simcom_SetState+0x488>
                            LOG_StrLn("Simcom:StateTimeout");
 803ee40:	487b      	ldr	r0, [pc, #492]	; (803f030 <Simcom_SetState+0x670>)
 803ee42:	f7ff fb2b 	bl	803e49c <LOG_StrLn>
                            break;
 803ee46:	e00a      	b.n	803ee5e <Simcom_SetState+0x49e>
                        }
                        _DelayMS(1000);
 803ee48:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803ee4c:	f000 fd06 	bl	803f85c <_DelayMS>
                    } while (p && !state);
 803ee50:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ee54:	2b00      	cmp	r3, #0
 803ee56:	d002      	beq.n	803ee5e <Simcom_SetState+0x49e>
 803ee58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 803ee5a:	2b00      	cmp	r3, #0
 803ee5c:	d0db      	beq.n	803ee16 <Simcom_SetState+0x456>
                }

                // Select TCPIP application mode:
                // (0: Non Transparent (command mode), 1: Transparent (data mode))
                if (p > 0) {
 803ee5e:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ee62:	2b00      	cmp	r3, #0
 803ee64:	dd0a      	ble.n	803ee7c <Simcom_SetState+0x4bc>
                    AT_CIPMODE state = CIPMODE_NORMAL;
 803ee66:	2300      	movs	r3, #0
 803ee68:	663b      	str	r3, [r7, #96]	; 0x60
                    p = AT_TcpApllicationMode(ATW, &state);
 803ee6a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 803ee6e:	4619      	mov	r1, r3
 803ee70:	2000      	movs	r0, #0
 803ee72:	f7fe fecb 	bl	803dc0c <AT_TcpApllicationMode>
 803ee76:	4603      	mov	r3, r0
 803ee78:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Set to Single IP Connection (Backend)
                if (p > 0) {
 803ee7c:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ee80:	2b00      	cmp	r3, #0
 803ee82:	dd0a      	ble.n	803ee9a <Simcom_SetState+0x4da>
                    AT_CIPMUX state = CIPMUX_SINGLE_IP;
 803ee84:	2300      	movs	r3, #0
 803ee86:	65fb      	str	r3, [r7, #92]	; 0x5c
                    p = AT_MultiIpConnection(ATW, &state);
 803ee88:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 803ee8c:	4619      	mov	r1, r3
 803ee8e:	2000      	movs	r0, #0
 803ee90:	f7fe fea8 	bl	803dbe4 <AT_MultiIpConnection>
 803ee94:	4603      	mov	r3, r0
 803ee96:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Get data from network automatically
                if (p > 0) {
 803ee9a:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ee9e:	2b00      	cmp	r3, #0
 803eea0:	dd0a      	ble.n	803eeb8 <Simcom_SetState+0x4f8>
                    AT_CIPRXGET state = CIPRXGET_DISABLE;
 803eea2:	2300      	movs	r3, #0
 803eea4:	65bb      	str	r3, [r7, #88]	; 0x58
                    p = AT_ManuallyReceiveData(ATW, &state);
 803eea6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 803eeaa:	4619      	mov	r1, r3
 803eeac:	2000      	movs	r0, #0
 803eeae:	f7fe fe85 	bl	803dbbc <AT_ManuallyReceiveData>
 803eeb2:	4603      	mov	r3, r0
 803eeb4:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }

                // upgrade simcom state
                if (p > 0) {
 803eeb8:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eebc:	2b00      	cmp	r3, #0
 803eebe:	dd09      	ble.n	803eed4 <Simcom_SetState+0x514>
                    SIM.state++;
 803eec0:	4b5c      	ldr	r3, [pc, #368]	; (803f034 <Simcom_SetState+0x674>)
 803eec2:	f993 3000 	ldrsb.w	r3, [r3]
 803eec6:	b2db      	uxtb	r3, r3
 803eec8:	3301      	adds	r3, #1
 803eeca:	b2db      	uxtb	r3, r3
 803eecc:	b25a      	sxtb	r2, r3
 803eece:	4b59      	ldr	r3, [pc, #356]	; (803f034 <Simcom_SetState+0x674>)
 803eed0:	701a      	strb	r2, [r3, #0]
 803eed2:	e00d      	b.n	803eef0 <Simcom_SetState+0x530>
                } else {
                    if (SIM.state == SIM_STATE_GPRS_ON) {
 803eed4:	4b57      	ldr	r3, [pc, #348]	; (803f034 <Simcom_SetState+0x674>)
 803eed6:	f993 3000 	ldrsb.w	r3, [r3]
 803eeda:	2b03      	cmp	r3, #3
 803eedc:	d108      	bne.n	803eef0 <Simcom_SetState+0x530>
                        SIM.state--;
 803eede:	4b55      	ldr	r3, [pc, #340]	; (803f034 <Simcom_SetState+0x674>)
 803eee0:	f993 3000 	ldrsb.w	r3, [r3]
 803eee4:	b2db      	uxtb	r3, r3
 803eee6:	3b01      	subs	r3, #1
 803eee8:	b2db      	uxtb	r3, r3
 803eeea:	b25a      	sxtb	r2, r3
 803eeec:	4b51      	ldr	r3, [pc, #324]	; (803f034 <Simcom_SetState+0x674>)
 803eeee:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 803eef0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803eef4:	f000 fcb2 	bl	803f85c <_DelayMS>
                break;
 803eef8:	e15a      	b.n	803f1b0 <Simcom_SetState+0x7f0>
            case SIM_STATE_PDP_ON:
                // =========== PDP ATTACH
                // Set type of authentication for PDP connections of socket
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803eefa:	484f      	ldr	r0, [pc, #316]	; (803f038 <Simcom_SetState+0x678>)
 803eefc:	f7fe f8e2 	bl	803d0c4 <AT_ConnectionStatusSingle>
                if (p > 0 && (SIM.ip_status == CIPSTAT_IP_INITIAL || SIM.ip_status == CIPSTAT_PDP_DEACT)) {
 803ef00:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ef04:	2b00      	cmp	r3, #0
 803ef06:	dd22      	ble.n	803ef4e <Simcom_SetState+0x58e>
 803ef08:	4b4a      	ldr	r3, [pc, #296]	; (803f034 <Simcom_SetState+0x674>)
 803ef0a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803ef0e:	4323      	orrs	r3, r4
 803ef10:	d006      	beq.n	803ef20 <Simcom_SetState+0x560>
 803ef12:	4b48      	ldr	r3, [pc, #288]	; (803f034 <Simcom_SetState+0x674>)
 803ef14:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803ef18:	2c00      	cmp	r4, #0
 803ef1a:	bf08      	it	eq
 803ef1c:	2b09      	cmpeq	r3, #9
 803ef1e:	d116      	bne.n	803ef4e <Simcom_SetState+0x58e>
                    at_cstt_t param = {
 803ef20:	4b46      	ldr	r3, [pc, #280]	; (803f03c <Simcom_SetState+0x67c>)
 803ef22:	f107 0408 	add.w	r4, r7, #8
 803ef26:	461d      	mov	r5, r3
 803ef28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803ef2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803ef2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803ef2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803ef30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803ef32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803ef34:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 803ef38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                            .apn = NET_CON_APN,
                            .username = NET_CON_USERNAME,
                            .password = NET_CON_PASSWORD,
                    };
                    p = AT_ConfigureAPN(ATW, &param);
 803ef3c:	f107 0308 	add.w	r3, r7, #8
 803ef40:	4619      	mov	r1, r3
 803ef42:	2000      	movs	r0, #0
 803ef44:	f7fe fbf4 	bl	803d730 <AT_ConfigureAPN>
 803ef48:	4603      	mov	r3, r0
 803ef4a:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // =========== IP ATTACH
                // Bring Up IP Connection
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803ef4e:	483a      	ldr	r0, [pc, #232]	; (803f038 <Simcom_SetState+0x678>)
 803ef50:	f7fe f8b8 	bl	803d0c4 <AT_ConnectionStatusSingle>
                if (p > 0 && SIM.ip_status == CIPSTAT_IP_START) {
 803ef54:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ef58:	2b00      	cmp	r3, #0
 803ef5a:	dd10      	ble.n	803ef7e <Simcom_SetState+0x5be>
 803ef5c:	4b35      	ldr	r3, [pc, #212]	; (803f034 <Simcom_SetState+0x674>)
 803ef5e:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803ef62:	2c00      	cmp	r4, #0
 803ef64:	bf08      	it	eq
 803ef66:	2b01      	cmpeq	r3, #1
 803ef68:	d109      	bne.n	803ef7e <Simcom_SetState+0x5be>
                    p = Simcom_Command("AT+CIICR\r", NULL, 30000, 0);
 803ef6a:	2300      	movs	r3, #0
 803ef6c:	f247 5230 	movw	r2, #30000	; 0x7530
 803ef70:	2100      	movs	r1, #0
 803ef72:	4833      	ldr	r0, [pc, #204]	; (803f040 <Simcom_SetState+0x680>)
 803ef74:	f000 f9e6 	bl	803f344 <Simcom_Command>
 803ef78:	4603      	mov	r3, r0
 803ef7a:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Check IP Address
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803ef7e:	482e      	ldr	r0, [pc, #184]	; (803f038 <Simcom_SetState+0x678>)
 803ef80:	f7fe f8a0 	bl	803d0c4 <AT_ConnectionStatusSingle>
                if (p > 0 && (SIM.ip_status == CIPSTAT_IP_CONFIG || SIM.ip_status == CIPSTAT_IP_GPRSACT)) {
 803ef84:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ef88:	2b00      	cmp	r3, #0
 803ef8a:	dd15      	ble.n	803efb8 <Simcom_SetState+0x5f8>
 803ef8c:	4b29      	ldr	r3, [pc, #164]	; (803f034 <Simcom_SetState+0x674>)
 803ef8e:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803ef92:	2c00      	cmp	r4, #0
 803ef94:	bf08      	it	eq
 803ef96:	2b02      	cmpeq	r3, #2
 803ef98:	d006      	beq.n	803efa8 <Simcom_SetState+0x5e8>
 803ef9a:	4b26      	ldr	r3, [pc, #152]	; (803f034 <Simcom_SetState+0x674>)
 803ef9c:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803efa0:	2c00      	cmp	r4, #0
 803efa2:	bf08      	it	eq
 803efa4:	2b03      	cmpeq	r3, #3
 803efa6:	d107      	bne.n	803efb8 <Simcom_SetState+0x5f8>
                    at_cifsr_t param;
                    p = AT_GetLocalIpAddress(&param);
 803efa8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 803efac:	4618      	mov	r0, r3
 803efae:	f7fe fc7d 	bl	803d8ac <AT_GetLocalIpAddress>
 803efb2:	4603      	mov	r3, r0
 803efb4:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }

                // upgrade simcom state
                if (p > 0) {
 803efb8:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803efbc:	2b00      	cmp	r3, #0
 803efbe:	dd09      	ble.n	803efd4 <Simcom_SetState+0x614>
                    SIM.state++;
 803efc0:	4b1c      	ldr	r3, [pc, #112]	; (803f034 <Simcom_SetState+0x674>)
 803efc2:	f993 3000 	ldrsb.w	r3, [r3]
 803efc6:	b2db      	uxtb	r3, r3
 803efc8:	3301      	adds	r3, #1
 803efca:	b2db      	uxtb	r3, r3
 803efcc:	b25a      	sxtb	r2, r3
 803efce:	4b19      	ldr	r3, [pc, #100]	; (803f034 <Simcom_SetState+0x674>)
 803efd0:	701a      	strb	r2, [r3, #0]
 803efd2:	e026      	b.n	803f022 <Simcom_SetState+0x662>
                } else {
                    // Check IP Status
                    AT_ConnectionStatusSingle(&(SIM.ip_status));
 803efd4:	4818      	ldr	r0, [pc, #96]	; (803f038 <Simcom_SetState+0x678>)
 803efd6:	f7fe f875 	bl	803d0c4 <AT_ConnectionStatusSingle>

                    // Close PDP
                    if (SIM.ip_status != CIPSTAT_IP_INITIAL &&
 803efda:	4b16      	ldr	r3, [pc, #88]	; (803f034 <Simcom_SetState+0x674>)
 803efdc:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803efe0:	4323      	orrs	r3, r4
 803efe2:	d010      	beq.n	803f006 <Simcom_SetState+0x646>
                            SIM.ip_status != CIPSTAT_PDP_DEACT) {
 803efe4:	4b13      	ldr	r3, [pc, #76]	; (803f034 <Simcom_SetState+0x674>)
 803efe6:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
                    if (SIM.ip_status != CIPSTAT_IP_INITIAL &&
 803efea:	2c00      	cmp	r4, #0
 803efec:	bf08      	it	eq
 803efee:	2b09      	cmpeq	r3, #9
 803eff0:	d009      	beq.n	803f006 <Simcom_SetState+0x646>
                        p = Simcom_Command("AT+CIPSHUT\r", NULL, 1000, 0);
 803eff2:	2300      	movs	r3, #0
 803eff4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 803eff8:	2100      	movs	r1, #0
 803effa:	4812      	ldr	r0, [pc, #72]	; (803f044 <Simcom_SetState+0x684>)
 803effc:	f000 f9a2 	bl	803f344 <Simcom_Command>
 803f000:	4603      	mov	r3, r0
 803f002:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                    }

                    if (SIM.state == SIM_STATE_PDP_ON) {
 803f006:	4b0b      	ldr	r3, [pc, #44]	; (803f034 <Simcom_SetState+0x674>)
 803f008:	f993 3000 	ldrsb.w	r3, [r3]
 803f00c:	2b04      	cmp	r3, #4
 803f00e:	d108      	bne.n	803f022 <Simcom_SetState+0x662>
                        SIM.state--;
 803f010:	4b08      	ldr	r3, [pc, #32]	; (803f034 <Simcom_SetState+0x674>)
 803f012:	f993 3000 	ldrsb.w	r3, [r3]
 803f016:	b2db      	uxtb	r3, r3
 803f018:	3b01      	subs	r3, #1
 803f01a:	b2db      	uxtb	r3, r3
 803f01c:	b25a      	sxtb	r2, r3
 803f01e:	4b05      	ldr	r3, [pc, #20]	; (803f034 <Simcom_SetState+0x674>)
 803f020:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 803f022:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803f026:	f000 fc19 	bl	803f85c <_DelayMS>
                break;
 803f02a:	e0c1      	b.n	803f1b0 <Simcom_SetState+0x7f0>
 803f02c:	08043f68 	.word	0x08043f68
 803f030:	08043ecc 	.word	0x08043ecc
 803f034:	200002a8 	.word	0x200002a8
 803f038:	200002b0 	.word	0x200002b0
 803f03c:	08043fa0 	.word	0x08043fa0
 803f040:	08043f70 	.word	0x08043f70
 803f044:	08043f7c 	.word	0x08043f7c
            case SIM_STATE_INTERNET_ON:
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f048:	4865      	ldr	r0, [pc, #404]	; (803f1e0 <Simcom_SetState+0x820>)
 803f04a:	f7fe f83b 	bl	803d0c4 <AT_ConnectionStatusSingle>
                // ============ SOCKET CONFIGURATION
                // Establish connection with server
                if (p > 0 && (SIM.ip_status != CIPSTAT_CONNECT_OK || SIM.ip_status != CIPSTAT_CONNECTING)) {
 803f04e:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803f052:	2b00      	cmp	r3, #0
 803f054:	dd3d      	ble.n	803f0d2 <Simcom_SetState+0x712>
 803f056:	4b63      	ldr	r3, [pc, #396]	; (803f1e4 <Simcom_SetState+0x824>)
 803f058:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f05c:	2c00      	cmp	r4, #0
 803f05e:	bf08      	it	eq
 803f060:	2b06      	cmpeq	r3, #6
 803f062:	d106      	bne.n	803f072 <Simcom_SetState+0x6b2>
 803f064:	4b5f      	ldr	r3, [pc, #380]	; (803f1e4 <Simcom_SetState+0x824>)
 803f066:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f06a:	2c00      	cmp	r4, #0
 803f06c:	bf08      	it	eq
 803f06e:	2b05      	cmpeq	r3, #5
 803f070:	d02f      	beq.n	803f0d2 <Simcom_SetState+0x712>
                    at_cipstart_t param = {
 803f072:	4b5d      	ldr	r3, [pc, #372]	; (803f1e8 <Simcom_SetState+0x828>)
 803f074:	f107 0408 	add.w	r4, r7, #8
 803f078:	461d      	mov	r5, r3
 803f07a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803f07c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803f07e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803f080:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803f082:	682b      	ldr	r3, [r5, #0]
 803f084:	6023      	str	r3, [r4, #0]
                            .mode = "TCP",
                            .ip = NET_TCP_SERVER,
                            .port = NET_TCP_PORT
                    };
                    p = AT_StartConnectionSingle(&param);
 803f086:	f107 0308 	add.w	r3, r7, #8
 803f08a:	4618      	mov	r0, r3
 803f08c:	f7fe fc38 	bl	803d900 <AT_StartConnectionSingle>
 803f090:	4603      	mov	r3, r0
 803f092:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

                    // wait until attached
                    do {
                        AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f096:	4852      	ldr	r0, [pc, #328]	; (803f1e0 <Simcom_SetState+0x820>)
 803f098:	f7fe f814 	bl	803d0c4 <AT_ConnectionStatusSingle>

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 803f09c:	683b      	ldr	r3, [r7, #0]
 803f09e:	2b00      	cmp	r3, #0
 803f0a0:	d00c      	beq.n	803f0bc <Simcom_SetState+0x6fc>
 803f0a2:	f000 fbe6 	bl	803f872 <_GetTickMS>
 803f0a6:	4602      	mov	r2, r0
 803f0a8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803f0ac:	1ad3      	subs	r3, r2, r3
 803f0ae:	683a      	ldr	r2, [r7, #0]
 803f0b0:	429a      	cmp	r2, r3
 803f0b2:	d203      	bcs.n	803f0bc <Simcom_SetState+0x6fc>
                            LOG_StrLn("Simcom:StateTimeout");
 803f0b4:	484d      	ldr	r0, [pc, #308]	; (803f1ec <Simcom_SetState+0x82c>)
 803f0b6:	f7ff f9f1 	bl	803e49c <LOG_StrLn>
                            break;
 803f0ba:	e00a      	b.n	803f0d2 <Simcom_SetState+0x712>
                        }
                        _DelayMS(1000);
 803f0bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803f0c0:	f000 fbcc 	bl	803f85c <_DelayMS>
                    } while (SIM.ip_status == CIPSTAT_CONNECTING);
 803f0c4:	4b47      	ldr	r3, [pc, #284]	; (803f1e4 <Simcom_SetState+0x824>)
 803f0c6:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f0ca:	2c00      	cmp	r4, #0
 803f0cc:	bf08      	it	eq
 803f0ce:	2b05      	cmpeq	r3, #5
 803f0d0:	d0e1      	beq.n	803f096 <Simcom_SetState+0x6d6>
                }

                // upgrade simcom state
                if (p > 0) {
 803f0d2:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803f0d6:	2b00      	cmp	r3, #0
 803f0d8:	dd09      	ble.n	803f0ee <Simcom_SetState+0x72e>
                    SIM.state++;
 803f0da:	4b42      	ldr	r3, [pc, #264]	; (803f1e4 <Simcom_SetState+0x824>)
 803f0dc:	f993 3000 	ldrsb.w	r3, [r3]
 803f0e0:	b2db      	uxtb	r3, r3
 803f0e2:	3301      	adds	r3, #1
 803f0e4:	b2db      	uxtb	r3, r3
 803f0e6:	b25a      	sxtb	r2, r3
 803f0e8:	4b3e      	ldr	r3, [pc, #248]	; (803f1e4 <Simcom_SetState+0x824>)
 803f0ea:	701a      	strb	r2, [r3, #0]
 803f0ec:	e03f      	b.n	803f16e <Simcom_SetState+0x7ae>
                } else {
                    // Check IP Status
                    AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f0ee:	483c      	ldr	r0, [pc, #240]	; (803f1e0 <Simcom_SetState+0x820>)
 803f0f0:	f7fd ffe8 	bl	803d0c4 <AT_ConnectionStatusSingle>

                    // Close IP
                    if (SIM.ip_status == CIPSTAT_CONNECT_OK) {
 803f0f4:	4b3b      	ldr	r3, [pc, #236]	; (803f1e4 <Simcom_SetState+0x824>)
 803f0f6:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f0fa:	2c00      	cmp	r4, #0
 803f0fc:	bf08      	it	eq
 803f0fe:	2b06      	cmpeq	r3, #6
 803f100:	d127      	bne.n	803f152 <Simcom_SetState+0x792>
                        p = Simcom_Command("AT+CIPCLOSE\r", NULL, 1000, 0);
 803f102:	2300      	movs	r3, #0
 803f104:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 803f108:	2100      	movs	r1, #0
 803f10a:	4839      	ldr	r0, [pc, #228]	; (803f1f0 <Simcom_SetState+0x830>)
 803f10c:	f000 f91a 	bl	803f344 <Simcom_Command>
 803f110:	4603      	mov	r3, r0
 803f112:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

                        // wait until closed
                        do {
                            AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f116:	4832      	ldr	r0, [pc, #200]	; (803f1e0 <Simcom_SetState+0x820>)
 803f118:	f7fd ffd4 	bl	803d0c4 <AT_ConnectionStatusSingle>

                            // Handle timeout
                            if (timeout && (_GetTickMS() - tick) > timeout) {
 803f11c:	683b      	ldr	r3, [r7, #0]
 803f11e:	2b00      	cmp	r3, #0
 803f120:	d00c      	beq.n	803f13c <Simcom_SetState+0x77c>
 803f122:	f000 fba6 	bl	803f872 <_GetTickMS>
 803f126:	4602      	mov	r2, r0
 803f128:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803f12c:	1ad3      	subs	r3, r2, r3
 803f12e:	683a      	ldr	r2, [r7, #0]
 803f130:	429a      	cmp	r2, r3
 803f132:	d203      	bcs.n	803f13c <Simcom_SetState+0x77c>
                                LOG_StrLn("Simcom:StateTimeout");
 803f134:	482d      	ldr	r0, [pc, #180]	; (803f1ec <Simcom_SetState+0x82c>)
 803f136:	f7ff f9b1 	bl	803e49c <LOG_StrLn>
                                break;
 803f13a:	e00a      	b.n	803f152 <Simcom_SetState+0x792>
                            }
                            _DelayMS(1000);
 803f13c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803f140:	f000 fb8c 	bl	803f85c <_DelayMS>
                        } while (SIM.ip_status == CIPSTAT_CLOSING);
 803f144:	4b27      	ldr	r3, [pc, #156]	; (803f1e4 <Simcom_SetState+0x824>)
 803f146:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f14a:	2c00      	cmp	r4, #0
 803f14c:	bf08      	it	eq
 803f14e:	2b07      	cmpeq	r3, #7
 803f150:	d0e1      	beq.n	803f116 <Simcom_SetState+0x756>
                    }

                    if (SIM.state == SIM_STATE_INTERNET_ON) {
 803f152:	4b24      	ldr	r3, [pc, #144]	; (803f1e4 <Simcom_SetState+0x824>)
 803f154:	f993 3000 	ldrsb.w	r3, [r3]
 803f158:	2b05      	cmp	r3, #5
 803f15a:	d108      	bne.n	803f16e <Simcom_SetState+0x7ae>
                        SIM.state--;
 803f15c:	4b21      	ldr	r3, [pc, #132]	; (803f1e4 <Simcom_SetState+0x824>)
 803f15e:	f993 3000 	ldrsb.w	r3, [r3]
 803f162:	b2db      	uxtb	r3, r3
 803f164:	3b01      	subs	r3, #1
 803f166:	b2db      	uxtb	r3, r3
 803f168:	b25a      	sxtb	r2, r3
 803f16a:	4b1e      	ldr	r3, [pc, #120]	; (803f1e4 <Simcom_SetState+0x824>)
 803f16c:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 803f16e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803f172:	f000 fb73 	bl	803f85c <_DelayMS>
                break;
 803f176:	e01b      	b.n	803f1b0 <Simcom_SetState+0x7f0>
            case SIM_STATE_SERVER_ON:
                // Check IP Status
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f178:	4819      	ldr	r0, [pc, #100]	; (803f1e0 <Simcom_SetState+0x820>)
 803f17a:	f7fd ffa3 	bl	803d0c4 <AT_ConnectionStatusSingle>

                if (SIM.ip_status != CIPSTAT_CONNECT_OK) {
 803f17e:	4b19      	ldr	r3, [pc, #100]	; (803f1e4 <Simcom_SetState+0x824>)
 803f180:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f184:	2c00      	cmp	r4, #0
 803f186:	bf08      	it	eq
 803f188:	2b06      	cmpeq	r3, #6
 803f18a:	d010      	beq.n	803f1ae <Simcom_SetState+0x7ee>
                    if (SIM.state == SIM_STATE_SERVER_ON) {
 803f18c:	4b15      	ldr	r3, [pc, #84]	; (803f1e4 <Simcom_SetState+0x824>)
 803f18e:	f993 3000 	ldrsb.w	r3, [r3]
 803f192:	2b06      	cmp	r3, #6
 803f194:	d10b      	bne.n	803f1ae <Simcom_SetState+0x7ee>
                        SIM.state--;
 803f196:	4b13      	ldr	r3, [pc, #76]	; (803f1e4 <Simcom_SetState+0x824>)
 803f198:	f993 3000 	ldrsb.w	r3, [r3]
 803f19c:	b2db      	uxtb	r3, r3
 803f19e:	3b01      	subs	r3, #1
 803f1a0:	b2db      	uxtb	r3, r3
 803f1a2:	b25a      	sxtb	r2, r3
 803f1a4:	4b0f      	ldr	r3, [pc, #60]	; (803f1e4 <Simcom_SetState+0x824>)
 803f1a6:	701a      	strb	r2, [r3, #0]
                    }
                }

                break;
 803f1a8:	e001      	b.n	803f1ae <Simcom_SetState+0x7ee>
#endif
            default:
                break;
 803f1aa:	bf00      	nop
 803f1ac:	e000      	b.n	803f1b0 <Simcom_SetState+0x7f0>
                break;
 803f1ae:	bf00      	nop
        }
    } while (SIM.state < state);
 803f1b0:	4b0c      	ldr	r3, [pc, #48]	; (803f1e4 <Simcom_SetState+0x824>)
 803f1b2:	f993 3000 	ldrsb.w	r3, [r3]
 803f1b6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 803f1ba:	429a      	cmp	r2, r3
 803f1bc:	f73f ac12 	bgt.w	803e9e4 <Simcom_SetState+0x24>
    Simcom_Unlock();
 803f1c0:	f7ff fbe2 	bl	803e988 <Simcom_Unlock>

    return (SIM.state >= state);
 803f1c4:	4b07      	ldr	r3, [pc, #28]	; (803f1e4 <Simcom_SetState+0x824>)
 803f1c6:	f993 3000 	ldrsb.w	r3, [r3]
 803f1ca:	f997 2007 	ldrsb.w	r2, [r7, #7]
 803f1ce:	429a      	cmp	r2, r3
 803f1d0:	bfd4      	ite	le
 803f1d2:	2301      	movle	r3, #1
 803f1d4:	2300      	movgt	r3, #0
 803f1d6:	b2db      	uxtb	r3, r3
}
 803f1d8:	4618      	mov	r0, r3
 803f1da:	37c0      	adds	r7, #192	; 0xc0
 803f1dc:	46bd      	mov	sp, r7
 803f1de:	bdb0      	pop	{r4, r5, r7, pc}
 803f1e0:	200002b0 	.word	0x200002b0
 803f1e4:	200002a8 	.word	0x200002a8
 803f1e8:	08043fdc 	.word	0x08043fdc
 803f1ec:	08043ecc 	.word	0x08043ecc
 803f1f0:	08043f88 	.word	0x08043f88

0803f1f4 <Simcom_Upload>:

#if (!BOOTLOADER)
SIMCOM_RESULT Simcom_Upload(void *payload, uint16_t size) {
 803f1f4:	b590      	push	{r4, r7, lr}
 803f1f6:	b08b      	sub	sp, #44	; 0x2c
 803f1f8:	af00      	add	r7, sp, #0
 803f1fa:	6078      	str	r0, [r7, #4]
 803f1fc:	460b      	mov	r3, r1
 803f1fe:	807b      	strh	r3, [r7, #2]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f200:	2300      	movs	r3, #0
 803f202:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    header_t *hHeader = NULL;
 803f206:	2300      	movs	r3, #0
 803f208:	623b      	str	r3, [r7, #32]
    uint32_t tick;
    char str[20];

    // Check IP Status
    AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f20a:	4846      	ldr	r0, [pc, #280]	; (803f324 <Simcom_Upload+0x130>)
 803f20c:	f7fd ff5a 	bl	803d0c4 <AT_ConnectionStatusSingle>
    // combine the size
    sprintf(str, "AT+CIPSEND=%d\r", size);
 803f210:	887a      	ldrh	r2, [r7, #2]
 803f212:	f107 0308 	add.w	r3, r7, #8
 803f216:	4944      	ldr	r1, [pc, #272]	; (803f328 <Simcom_Upload+0x134>)
 803f218:	4618      	mov	r0, r3
 803f21a:	f000 fc51 	bl	803fac0 <siprintf>

    Simcom_Lock();
 803f21e:	f7ff fba5 	bl	803e96c <Simcom_Lock>

    if (SIM.state >= SIM_STATE_SERVER_ON && SIM.ip_status == CIPSTAT_CONNECT_OK) {
 803f222:	4b42      	ldr	r3, [pc, #264]	; (803f32c <Simcom_Upload+0x138>)
 803f224:	f993 3000 	ldrsb.w	r3, [r3]
 803f228:	2b05      	cmp	r3, #5
 803f22a:	dd72      	ble.n	803f312 <Simcom_Upload+0x11e>
 803f22c:	4b3f      	ldr	r3, [pc, #252]	; (803f32c <Simcom_Upload+0x138>)
 803f22e:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f232:	2c00      	cmp	r4, #0
 803f234:	bf08      	it	eq
 803f236:	2b06      	cmpeq	r3, #6
 803f238:	d16b      	bne.n	803f312 <Simcom_Upload+0x11e>
        // send command
        p = Simcom_Command(str, SIMCOM_RSP_SEND, 500, 0);
 803f23a:	f107 0008 	add.w	r0, r7, #8
 803f23e:	2300      	movs	r3, #0
 803f240:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 803f244:	493a      	ldr	r1, [pc, #232]	; (803f330 <Simcom_Upload+0x13c>)
 803f246:	f000 f87d 	bl	803f344 <Simcom_Command>
 803f24a:	4603      	mov	r3, r0
 803f24c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (p > 0) {
 803f250:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 803f254:	2b00      	cmp	r3, #0
 803f256:	dd5c      	ble.n	803f312 <Simcom_Upload+0x11e>
            // send the payload
            p = Simcom_Command((char*) payload, SIMCOM_RSP_SENT, 60000, size);
 803f258:	887b      	ldrh	r3, [r7, #2]
 803f25a:	f64e 2260 	movw	r2, #60000	; 0xea60
 803f25e:	4935      	ldr	r1, [pc, #212]	; (803f334 <Simcom_Upload+0x140>)
 803f260:	6878      	ldr	r0, [r7, #4]
 803f262:	f000 f86f 	bl	803f344 <Simcom_Command>
 803f266:	4603      	mov	r3, r0
 803f268:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            // wait for ACK/NACK
            if (p > 0) {
 803f26c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 803f270:	2b00      	cmp	r3, #0
 803f272:	dd4e      	ble.n	803f312 <Simcom_Upload+0x11e>
                // set timeout guard
                tick = _GetTickMS();
 803f274:	f000 fafd 	bl	803f872 <_GetTickMS>
 803f278:	61f8      	str	r0, [r7, #28]
                // wait ACK for payload
                while (SIM.state >= SIM_STATE_SERVER_ON) {
 803f27a:	e01d      	b.n	803f2b8 <Simcom_Upload+0xc4>
                    if (Simcom_Response(PREFIX_ACK)
 803f27c:	482e      	ldr	r0, [pc, #184]	; (803f338 <Simcom_Upload+0x144>)
 803f27e:	f7ff fb8f 	bl	803e9a0 <Simcom_Response>
 803f282:	4603      	mov	r3, r0
 803f284:	2b00      	cmp	r3, #0
 803f286:	d11c      	bne.n	803f2c2 <Simcom_Upload+0xce>
                            || Simcom_Response(PREFIX_NACK)
 803f288:	482c      	ldr	r0, [pc, #176]	; (803f33c <Simcom_Upload+0x148>)
 803f28a:	f7ff fb89 	bl	803e9a0 <Simcom_Response>
 803f28e:	4603      	mov	r3, r0
 803f290:	2b00      	cmp	r3, #0
 803f292:	d116      	bne.n	803f2c2 <Simcom_Upload+0xce>
                            || Simcom_Response(PREFIX_COMMAND)
 803f294:	482a      	ldr	r0, [pc, #168]	; (803f340 <Simcom_Upload+0x14c>)
 803f296:	f7ff fb83 	bl	803e9a0 <Simcom_Response>
 803f29a:	4603      	mov	r3, r0
 803f29c:	2b00      	cmp	r3, #0
 803f29e:	d110      	bne.n	803f2c2 <Simcom_Upload+0xce>
                            || (_GetTickMS() - tick) >= 20000) {
 803f2a0:	f000 fae7 	bl	803f872 <_GetTickMS>
 803f2a4:	4602      	mov	r2, r0
 803f2a6:	69fb      	ldr	r3, [r7, #28]
 803f2a8:	1ad3      	subs	r3, r2, r3
 803f2aa:	f644 621f 	movw	r2, #19999	; 0x4e1f
 803f2ae:	4293      	cmp	r3, r2
 803f2b0:	d807      	bhi.n	803f2c2 <Simcom_Upload+0xce>
                        break;
                    }
                    _DelayMS(10);
 803f2b2:	200a      	movs	r0, #10
 803f2b4:	f000 fad2 	bl	803f85c <_DelayMS>
                while (SIM.state >= SIM_STATE_SERVER_ON) {
 803f2b8:	4b1c      	ldr	r3, [pc, #112]	; (803f32c <Simcom_Upload+0x138>)
 803f2ba:	f993 3000 	ldrsb.w	r3, [r3]
 803f2be:	2b05      	cmp	r3, #5
 803f2c0:	dcdc      	bgt.n	803f27c <Simcom_Upload+0x88>
                }

                // handle SIMCOM result
                if (Simcom_Response(PREFIX_ACK)) {
 803f2c2:	481d      	ldr	r0, [pc, #116]	; (803f338 <Simcom_Upload+0x144>)
 803f2c4:	f7ff fb6c 	bl	803e9a0 <Simcom_Response>
 803f2c8:	4603      	mov	r3, r0
 803f2ca:	2b00      	cmp	r3, #0
 803f2cc:	d00e      	beq.n	803f2ec <Simcom_Upload+0xf8>
                    p = SIM_RESULT_NACK;
 803f2ce:	23fc      	movs	r3, #252	; 0xfc
 803f2d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

                    // validate ACK
                    hHeader = (header_t*) payload;
 803f2d4:	687b      	ldr	r3, [r7, #4]
 803f2d6:	623b      	str	r3, [r7, #32]
                    if (Simcom_ProcessACK(hHeader)) {
 803f2d8:	6a38      	ldr	r0, [r7, #32]
 803f2da:	f000 f929 	bl	803f530 <Simcom_ProcessACK>
 803f2de:	4603      	mov	r3, r0
 803f2e0:	2b00      	cmp	r3, #0
 803f2e2:	d016      	beq.n	803f312 <Simcom_Upload+0x11e>
                        p = SIM_RESULT_OK;
 803f2e4:	2301      	movs	r3, #1
 803f2e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 803f2ea:	e012      	b.n	803f312 <Simcom_Upload+0x11e>
                    }
                } else if (Simcom_Response(PREFIX_NACK) || Simcom_Response(PREFIX_COMMAND)) {
 803f2ec:	4813      	ldr	r0, [pc, #76]	; (803f33c <Simcom_Upload+0x148>)
 803f2ee:	f7ff fb57 	bl	803e9a0 <Simcom_Response>
 803f2f2:	4603      	mov	r3, r0
 803f2f4:	2b00      	cmp	r3, #0
 803f2f6:	d105      	bne.n	803f304 <Simcom_Upload+0x110>
 803f2f8:	4811      	ldr	r0, [pc, #68]	; (803f340 <Simcom_Upload+0x14c>)
 803f2fa:	f7ff fb51 	bl	803e9a0 <Simcom_Response>
 803f2fe:	4603      	mov	r3, r0
 803f300:	2b00      	cmp	r3, #0
 803f302:	d003      	beq.n	803f30c <Simcom_Upload+0x118>
                    p = SIM_RESULT_NACK;
 803f304:	23fc      	movs	r3, #252	; 0xfc
 803f306:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 803f30a:	e002      	b.n	803f312 <Simcom_Upload+0x11e>
                } else {
                    p = SIM_RESULT_TIMEOUT;
 803f30c:	23ff      	movs	r3, #255	; 0xff
 803f30e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                }
            }
        }
    }

    Simcom_Unlock();
 803f312:	f7ff fb39 	bl	803e988 <Simcom_Unlock>
    return p;
 803f316:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 803f31a:	4618      	mov	r0, r3
 803f31c:	372c      	adds	r7, #44	; 0x2c
 803f31e:	46bd      	mov	sp, r7
 803f320:	bd90      	pop	{r4, r7, pc}
 803f322:	bf00      	nop
 803f324:	200002b0 	.word	0x200002b0
 803f328:	08044000 	.word	0x08044000
 803f32c:	200002a8 	.word	0x200002a8
 803f330:	08044010 	.word	0x08044010
 803f334:	08044014 	.word	0x08044014
 803f338:	08044020 	.word	0x08044020
 803f33c:	08044024 	.word	0x08044024
 803f340:	08044028 	.word	0x08044028

0803f344 <Simcom_Command>:

    return (p == SIM_RESULT_OK);
}
#endif

SIMCOM_RESULT Simcom_Command(char *data, char *res, uint32_t ms, uint16_t size) {
 803f344:	b580      	push	{r7, lr}
 803f346:	b086      	sub	sp, #24
 803f348:	af00      	add	r7, sp, #0
 803f34a:	60f8      	str	r0, [r7, #12]
 803f34c:	60b9      	str	r1, [r7, #8]
 803f34e:	607a      	str	r2, [r7, #4]
 803f350:	807b      	strh	r3, [r7, #2]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f352:	2300      	movs	r3, #0
 803f354:	75fb      	strb	r3, [r7, #23]
    uint8_t upload = 1;
 803f356:	2301      	movs	r3, #1
 803f358:	75bb      	strb	r3, [r7, #22]

    // Handle default value
    if (res == NULL) {
 803f35a:	68bb      	ldr	r3, [r7, #8]
 803f35c:	2b00      	cmp	r3, #0
 803f35e:	d101      	bne.n	803f364 <Simcom_Command+0x20>
        res = SIMCOM_RSP_OK;
 803f360:	4b28      	ldr	r3, [pc, #160]	; (803f404 <Simcom_Command+0xc0>)
 803f362:	60bb      	str	r3, [r7, #8]
    }
    if (!size) {
 803f364:	887b      	ldrh	r3, [r7, #2]
 803f366:	2b00      	cmp	r3, #0
 803f368:	d106      	bne.n	803f378 <Simcom_Command+0x34>
        upload = 0;
 803f36a:	2300      	movs	r3, #0
 803f36c:	75bb      	strb	r3, [r7, #22]
        size = strlen(data);
 803f36e:	68f8      	ldr	r0, [r7, #12]
 803f370:	f7e0 ff60 	bl	8020234 <strlen>
 803f374:	4603      	mov	r3, r0
 803f376:	807b      	strh	r3, [r7, #2]
    }

    // only handle command if SIM_STATE_READY or BOOT_CMD
    if (SIM.state >= SIM_STATE_READY || (strcmp(data, SIMCOM_CMD_BOOT) == 0)) {
 803f378:	4b23      	ldr	r3, [pc, #140]	; (803f408 <Simcom_Command+0xc4>)
 803f37a:	f993 3000 	ldrsb.w	r3, [r3]
 803f37e:	2b00      	cmp	r3, #0
 803f380:	da06      	bge.n	803f390 <Simcom_Command+0x4c>
 803f382:	4922      	ldr	r1, [pc, #136]	; (803f40c <Simcom_Command+0xc8>)
 803f384:	68f8      	ldr	r0, [r7, #12]
 803f386:	f7e0 ff4b 	bl	8020220 <strcmp>
 803f38a:	4603      	mov	r3, r0
 803f38c:	2b00      	cmp	r3, #0
 803f38e:	d133      	bne.n	803f3f8 <Simcom_Command+0xb4>
        Simcom_Lock();
 803f390:	f7ff faec 	bl	803e96c <Simcom_Lock>

        // Debug: print command
        if (SIMCOM_DEBUG) {
            if (!upload) {
 803f394:	7dbb      	ldrb	r3, [r7, #22]
 803f396:	2b00      	cmp	r3, #0
 803f398:	d108      	bne.n	803f3ac <Simcom_Command+0x68>
                LOG_Str("\n=> ");
 803f39a:	481d      	ldr	r0, [pc, #116]	; (803f410 <Simcom_Command+0xcc>)
 803f39c:	f7ff f866 	bl	803e46c <LOG_Str>
                LOG_Buf(data, size);
 803f3a0:	887b      	ldrh	r3, [r7, #2]
 803f3a2:	4619      	mov	r1, r3
 803f3a4:	68f8      	ldr	r0, [r7, #12]
 803f3a6:	f7ff f894 	bl	803e4d2 <LOG_Buf>
 803f3aa:	e004      	b.n	803f3b6 <Simcom_Command+0x72>
            } else {
                LOG_BufHex(data, size);
 803f3ac:	887b      	ldrh	r3, [r7, #2]
 803f3ae:	4619      	mov	r1, r3
 803f3b0:	68f8      	ldr	r0, [r7, #12]
 803f3b2:	f7ff f8ad 	bl	803e510 <LOG_BufHex>
            }
            LOG_Enter();
 803f3b6:	f7fe ffdf 	bl	803e378 <LOG_Enter>
        }

        // send command
        p = Simcom_Execute(data, size, ms, res);
 803f3ba:	8879      	ldrh	r1, [r7, #2]
 803f3bc:	68bb      	ldr	r3, [r7, #8]
 803f3be:	687a      	ldr	r2, [r7, #4]
 803f3c0:	68f8      	ldr	r0, [r7, #12]
 803f3c2:	f000 f989 	bl	803f6d8 <Simcom_Execute>
 803f3c6:	4603      	mov	r3, r0
 803f3c8:	75fb      	strb	r3, [r7, #23]

        // Debug: print response
        if (SIMCOM_DEBUG) {
            char *FTPGET = "AT+FTPGET=2";
 803f3ca:	4b12      	ldr	r3, [pc, #72]	; (803f414 <Simcom_Command+0xd0>)
 803f3cc:	613b      	str	r3, [r7, #16]
            if (strncmp(data, FTPGET, strlen(FTPGET)) != 0) {
 803f3ce:	6938      	ldr	r0, [r7, #16]
 803f3d0:	f7e0 ff30 	bl	8020234 <strlen>
 803f3d4:	4603      	mov	r3, r0
 803f3d6:	461a      	mov	r2, r3
 803f3d8:	6939      	ldr	r1, [r7, #16]
 803f3da:	68f8      	ldr	r0, [r7, #12]
 803f3dc:	f000 fb90 	bl	803fb00 <strncmp>
 803f3e0:	4603      	mov	r3, r0
 803f3e2:	2b00      	cmp	r3, #0
 803f3e4:	d006      	beq.n	803f3f4 <Simcom_Command+0xb0>
                LOG_Buf(SIMCOM_UART_RX, sizeof(SIMCOM_UART_RX));
 803f3e6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 803f3ea:	480b      	ldr	r0, [pc, #44]	; (803f418 <Simcom_Command+0xd4>)
 803f3ec:	f7ff f871 	bl	803e4d2 <LOG_Buf>
                LOG_Enter();
 803f3f0:	f7fe ffc2 	bl	803e378 <LOG_Enter>
            }
        }

        Simcom_Unlock();
 803f3f4:	f7ff fac8 	bl	803e988 <Simcom_Unlock>
    }

    return p;
 803f3f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803f3fc:	4618      	mov	r0, r3
 803f3fe:	3718      	adds	r7, #24
 803f400:	46bd      	mov	sp, r7
 803f402:	bd80      	pop	{r7, pc}
 803f404:	0804402c 	.word	0x0804402c
 803f408:	200002a8 	.word	0x200002a8
 803f40c:	08044030 	.word	0x08044030
 803f410:	08044034 	.word	0x08044034
 803f414:	0804403c 	.word	0x0804403c
 803f418:	20008a9c 	.word	0x20008a9c

0803f41c <Simcom_IdleJob>:

SIMCOM_RESULT Simcom_IdleJob(uint8_t *iteration) {
 803f41c:	b580      	push	{r7, lr}
 803f41e:	b084      	sub	sp, #16
 803f420:	af00      	add	r7, sp, #0
 803f422:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f424:	2300      	movs	r3, #0
 803f426:	73fb      	strb	r3, [r7, #15]
    at_csq_t signal;

    // debug
    if (iteration != NULL) {
 803f428:	687b      	ldr	r3, [r7, #4]
 803f42a:	2b00      	cmp	r3, #0
 803f42c:	d00d      	beq.n	803f44a <Simcom_IdleJob+0x2e>
        LOG_Str("Simcom:Iteration = ");
 803f42e:	4813      	ldr	r0, [pc, #76]	; (803f47c <Simcom_IdleJob+0x60>)
 803f430:	f7ff f81c 	bl	803e46c <LOG_Str>
        LOG_Int((*iteration)++);
 803f434:	687b      	ldr	r3, [r7, #4]
 803f436:	781b      	ldrb	r3, [r3, #0]
 803f438:	1c5a      	adds	r2, r3, #1
 803f43a:	b2d1      	uxtb	r1, r2
 803f43c:	687a      	ldr	r2, [r7, #4]
 803f43e:	7011      	strb	r1, [r2, #0]
 803f440:	4618      	mov	r0, r3
 803f442:	f7fe ffa5 	bl	803e390 <LOG_Int>
        LOG_Enter();
 803f446:	f7fe ff97 	bl	803e378 <LOG_Enter>
    }

    // other routines
    p = AT_SignalQualityReport(&signal);
 803f44a:	f107 030c 	add.w	r3, r7, #12
 803f44e:	4618      	mov	r0, r3
 803f450:	f7fd fd8a 	bl	803cf68 <AT_SignalQualityReport>
 803f454:	4603      	mov	r3, r0
 803f456:	73fb      	strb	r3, [r7, #15]
    if (p > 0) {
 803f458:	f997 300f 	ldrsb.w	r3, [r7, #15]
 803f45c:	2b00      	cmp	r3, #0
 803f45e:	dd02      	ble.n	803f466 <Simcom_IdleJob+0x4a>
        SIM.signal = signal.percent;
 803f460:	7bba      	ldrb	r2, [r7, #14]
 803f462:	4b07      	ldr	r3, [pc, #28]	; (803f480 <Simcom_IdleJob+0x64>)
 803f464:	741a      	strb	r2, [r3, #16]
    }
#if (!BOOTLOADER)
    p = AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f466:	4807      	ldr	r0, [pc, #28]	; (803f484 <Simcom_IdleJob+0x68>)
 803f468:	f7fd fe2c 	bl	803d0c4 <AT_ConnectionStatusSingle>
 803f46c:	4603      	mov	r3, r0
 803f46e:	73fb      	strb	r3, [r7, #15]
#endif
    return p;
 803f470:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 803f474:	4618      	mov	r0, r3
 803f476:	3710      	adds	r7, #16
 803f478:	46bd      	mov	sp, r7
 803f47a:	bd80      	pop	{r7, pc}
 803f47c:	08044048 	.word	0x08044048
 803f480:	200002a8 	.word	0x200002a8
 803f484:	200002b0 	.word	0x200002b0

0803f488 <Simcom_ProcessCommando>:

/* Private functions implementation --------------------------------------------*/
#if (!BOOTLOADER)
static SIMCOM_RESULT Simcom_ProcessCommando(command_t *command) {
 803f488:	b5b0      	push	{r4, r5, r7, lr}
 803f48a:	b086      	sub	sp, #24
 803f48c:	af00      	add	r7, sp, #0
 803f48e:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f490:	2300      	movs	r3, #0
 803f492:	75fb      	strb	r3, [r7, #23]
    uint32_t crcValue;
    char *str = NULL;
 803f494:	2300      	movs	r3, #0
 803f496:	613b      	str	r3, [r7, #16]

    Simcom_Lock();
 803f498:	f7ff fa68 	bl	803e96c <Simcom_Lock>
    if (Simcom_Response(SIMCOM_RSP_IPD)) {
 803f49c:	4821      	ldr	r0, [pc, #132]	; (803f524 <Simcom_ProcessCommando+0x9c>)
 803f49e:	f7ff fa7f 	bl	803e9a0 <Simcom_Response>
 803f4a2:	4603      	mov	r3, r0
 803f4a4:	2b00      	cmp	r3, #0
 803f4a6:	d035      	beq.n	803f514 <Simcom_ProcessCommando+0x8c>
        // get pointer reference
        str = Simcom_Response(PREFIX_ACK);
 803f4a8:	481f      	ldr	r0, [pc, #124]	; (803f528 <Simcom_ProcessCommando+0xa0>)
 803f4aa:	f7ff fa79 	bl	803e9a0 <Simcom_Response>
 803f4ae:	6138      	str	r0, [r7, #16]
        if (str) {
 803f4b0:	693b      	ldr	r3, [r7, #16]
 803f4b2:	2b00      	cmp	r3, #0
 803f4b4:	d007      	beq.n	803f4c6 <Simcom_ProcessCommando+0x3e>
            str = strstr(str + sizeof(ack_t), PREFIX_COMMAND);
 803f4b6:	693b      	ldr	r3, [r7, #16]
 803f4b8:	3305      	adds	r3, #5
 803f4ba:	491c      	ldr	r1, [pc, #112]	; (803f52c <Simcom_ProcessCommando+0xa4>)
 803f4bc:	4618      	mov	r0, r3
 803f4be:	f000 fb31 	bl	803fb24 <strstr>
 803f4c2:	6138      	str	r0, [r7, #16]
 803f4c4:	e003      	b.n	803f4ce <Simcom_ProcessCommando+0x46>
        } else {
            str = Simcom_Response(PREFIX_COMMAND);
 803f4c6:	4819      	ldr	r0, [pc, #100]	; (803f52c <Simcom_ProcessCommando+0xa4>)
 803f4c8:	f7ff fa6a 	bl	803e9a0 <Simcom_Response>
 803f4cc:	6138      	str	r0, [r7, #16]
        }

        if (str != NULL) {
 803f4ce:	693b      	ldr	r3, [r7, #16]
 803f4d0:	2b00      	cmp	r3, #0
 803f4d2:	d01f      	beq.n	803f514 <Simcom_ProcessCommando+0x8c>
            // copy the whole value (any time the buffer can change)
            *command = *(command_t*) str;
 803f4d4:	687b      	ldr	r3, [r7, #4]
 803f4d6:	693a      	ldr	r2, [r7, #16]
 803f4d8:	6815      	ldr	r5, [r2, #0]
 803f4da:	6854      	ldr	r4, [r2, #4]
 803f4dc:	6890      	ldr	r0, [r2, #8]
 803f4de:	68d1      	ldr	r1, [r2, #12]
 803f4e0:	601d      	str	r5, [r3, #0]
 803f4e2:	605c      	str	r4, [r3, #4]
 803f4e4:	6098      	str	r0, [r3, #8]
 803f4e6:	60d9      	str	r1, [r3, #12]
 803f4e8:	7c12      	ldrb	r2, [r2, #16]
 803f4ea:	741a      	strb	r2, [r3, #16]

            // check the Size
            if (command->header.size == sizeof(command->data)) {
 803f4ec:	687b      	ldr	r3, [r7, #4]
 803f4ee:	799b      	ldrb	r3, [r3, #6]
 803f4f0:	2b0a      	cmp	r3, #10
 803f4f2:	d10f      	bne.n	803f514 <Simcom_ProcessCommando+0x8c>
                // calculate the CRC
                crcValue = CRC_Calculate8(
 803f4f4:	687b      	ldr	r3, [r7, #4]
 803f4f6:	3306      	adds	r3, #6
 803f4f8:	2200      	movs	r2, #0
 803f4fa:	210b      	movs	r1, #11
 803f4fc:	4618      	mov	r0, r3
 803f4fe:	f7fe fe1d 	bl	803e13c <CRC_Calculate8>
 803f502:	60f8      	str	r0, [r7, #12]
                        (uint8_t*) &(command->header.size),
                        sizeof(command->header.size) + sizeof(command->data),
                        0);

                // check the CRC
                if (command->header.crc == crcValue) {
 803f504:	687b      	ldr	r3, [r7, #4]
 803f506:	f8d3 3002 	ldr.w	r3, [r3, #2]
 803f50a:	68fa      	ldr	r2, [r7, #12]
 803f50c:	429a      	cmp	r2, r3
 803f50e:	d101      	bne.n	803f514 <Simcom_ProcessCommando+0x8c>
                    p = SIM_RESULT_OK;
 803f510:	2301      	movs	r3, #1
 803f512:	75fb      	strb	r3, [r7, #23]
                }
            }
        }
    }
    Simcom_Unlock();
 803f514:	f7ff fa38 	bl	803e988 <Simcom_Unlock>

    return p;
 803f518:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803f51c:	4618      	mov	r0, r3
 803f51e:	3718      	adds	r7, #24
 803f520:	46bd      	mov	sp, r7
 803f522:	bdb0      	pop	{r4, r5, r7, pc}
 803f524:	0804405c 	.word	0x0804405c
 803f528:	08044020 	.word	0x08044020
 803f52c:	08044028 	.word	0x08044028

0803f530 <Simcom_ProcessACK>:

static SIMCOM_RESULT Simcom_ProcessACK(header_t *header) {
 803f530:	b580      	push	{r7, lr}
 803f532:	b086      	sub	sp, #24
 803f534:	af00      	add	r7, sp, #0
 803f536:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f538:	2300      	movs	r3, #0
 803f53a:	75fb      	strb	r3, [r7, #23]
    ack_t ack;
    char *str = NULL;
 803f53c:	2300      	movs	r3, #0
 803f53e:	613b      	str	r3, [r7, #16]

    Simcom_Lock();
 803f540:	f7ff fa14 	bl	803e96c <Simcom_Lock>
    if (Simcom_Response(SIMCOM_RSP_IPD)) {
 803f544:	4815      	ldr	r0, [pc, #84]	; (803f59c <Simcom_ProcessACK+0x6c>)
 803f546:	f7ff fa2b 	bl	803e9a0 <Simcom_Response>
 803f54a:	4603      	mov	r3, r0
 803f54c:	2b00      	cmp	r3, #0
 803f54e:	d01c      	beq.n	803f58a <Simcom_ProcessACK+0x5a>
        // parse ACK
        str = Simcom_Response(PREFIX_ACK);
 803f550:	4813      	ldr	r0, [pc, #76]	; (803f5a0 <Simcom_ProcessACK+0x70>)
 803f552:	f7ff fa25 	bl	803e9a0 <Simcom_Response>
 803f556:	6138      	str	r0, [r7, #16]
        if (str != NULL) {
 803f558:	693b      	ldr	r3, [r7, #16]
 803f55a:	2b00      	cmp	r3, #0
 803f55c:	d015      	beq.n	803f58a <Simcom_ProcessACK+0x5a>
            ack = *(ack_t*) str;
 803f55e:	693a      	ldr	r2, [r7, #16]
 803f560:	f107 0308 	add.w	r3, r7, #8
 803f564:	6810      	ldr	r0, [r2, #0]
 803f566:	6018      	str	r0, [r3, #0]
 803f568:	7912      	ldrb	r2, [r2, #4]
 803f56a:	711a      	strb	r2, [r3, #4]

            // validate the value
            if (header->frame_id == ack.frame_id &&
 803f56c:	687b      	ldr	r3, [r7, #4]
 803f56e:	79da      	ldrb	r2, [r3, #7]
 803f570:	7abb      	ldrb	r3, [r7, #10]
 803f572:	429a      	cmp	r2, r3
 803f574:	d109      	bne.n	803f58a <Simcom_ProcessACK+0x5a>
                    header->seq_id == ack.seq_id) {
 803f576:	687b      	ldr	r3, [r7, #4]
 803f578:	899b      	ldrh	r3, [r3, #12]
 803f57a:	b29a      	uxth	r2, r3
 803f57c:	f8b7 300b 	ldrh.w	r3, [r7, #11]
 803f580:	b29b      	uxth	r3, r3
            if (header->frame_id == ack.frame_id &&
 803f582:	429a      	cmp	r2, r3
 803f584:	d101      	bne.n	803f58a <Simcom_ProcessACK+0x5a>
                p = SIM_RESULT_OK;
 803f586:	2301      	movs	r3, #1
 803f588:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    Simcom_Unlock();
 803f58a:	f7ff f9fd 	bl	803e988 <Simcom_Unlock>
    return p;
 803f58e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803f592:	4618      	mov	r0, r3
 803f594:	3718      	adds	r7, #24
 803f596:	46bd      	mov	sp, r7
 803f598:	bd80      	pop	{r7, pc}
 803f59a:	bf00      	nop
 803f59c:	0804405c 	.word	0x0804405c
 803f5a0:	08044020 	.word	0x08044020

0803f5a4 <Simcom_CommandoIRQ>:

static uint8_t Simcom_CommandoIRQ(void) {
 803f5a4:	b580      	push	{r7, lr}
 803f5a6:	af00      	add	r7, sp, #0
    return Simcom_Response(PREFIX_COMMAND) != NULL;
 803f5a8:	4805      	ldr	r0, [pc, #20]	; (803f5c0 <Simcom_CommandoIRQ+0x1c>)
 803f5aa:	f7ff f9f9 	bl	803e9a0 <Simcom_Response>
 803f5ae:	4603      	mov	r3, r0
 803f5b0:	2b00      	cmp	r3, #0
 803f5b2:	bf14      	ite	ne
 803f5b4:	2301      	movne	r3, #1
 803f5b6:	2300      	moveq	r3, #0
 803f5b8:	b2db      	uxtb	r3, r3
}
 803f5ba:	4618      	mov	r0, r3
 803f5bc:	bd80      	pop	{r7, pc}
 803f5be:	bf00      	nop
 803f5c0:	08044028 	.word	0x08044028

0803f5c4 <Simcom_Ready>:
#endif

static SIMCOM_RESULT Simcom_Ready(void) {
 803f5c4:	b580      	push	{r7, lr}
 803f5c6:	b082      	sub	sp, #8
 803f5c8:	af00      	add	r7, sp, #0
    uint32_t tick;

#if (!BOOTLOADER)
    // save event
    VCU.SetEvent(EV_VCU_NETWORK_RESTART, 1);
 803f5ca:	4b1a      	ldr	r3, [pc, #104]	; (803f634 <Simcom_Ready+0x70>)
 803f5cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 803f5ce:	2201      	movs	r2, #1
 803f5d0:	f04f 0001 	mov.w	r0, #1
 803f5d4:	f04f 0100 	mov.w	r1, #0
 803f5d8:	4798      	blx	r3
#endif

    // wait until 1s response
    tick = _GetTickMS();
 803f5da:	f000 f94a 	bl	803f872 <_GetTickMS>
 803f5de:	6078      	str	r0, [r7, #4]
    while (SIM.state == SIM_STATE_DOWN) {
 803f5e0:	e016      	b.n	803f610 <Simcom_Ready+0x4c>
        if (Simcom_Response(SIMCOM_RSP_READY)
 803f5e2:	4815      	ldr	r0, [pc, #84]	; (803f638 <Simcom_Ready+0x74>)
 803f5e4:	f7ff f9dc 	bl	803e9a0 <Simcom_Response>
 803f5e8:	4603      	mov	r3, r0
 803f5ea:	2b00      	cmp	r3, #0
 803f5ec:	d116      	bne.n	803f61c <Simcom_Ready+0x58>
                || Simcom_Response(SIMCOM_RSP_OK)
 803f5ee:	4813      	ldr	r0, [pc, #76]	; (803f63c <Simcom_Ready+0x78>)
 803f5f0:	f7ff f9d6 	bl	803e9a0 <Simcom_Response>
 803f5f4:	4603      	mov	r3, r0
 803f5f6:	2b00      	cmp	r3, #0
 803f5f8:	d110      	bne.n	803f61c <Simcom_Ready+0x58>
                || (_GetTickMS() - tick) >= NET_BOOT_TIMEOUT) {
 803f5fa:	f000 f93a 	bl	803f872 <_GetTickMS>
 803f5fe:	4602      	mov	r2, r0
 803f600:	687b      	ldr	r3, [r7, #4]
 803f602:	1ad3      	subs	r3, r2, r3
 803f604:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 803f608:	d208      	bcs.n	803f61c <Simcom_Ready+0x58>
            break;
        }
        _DelayMS(1);
 803f60a:	2001      	movs	r0, #1
 803f60c:	f000 f926 	bl	803f85c <_DelayMS>
    while (SIM.state == SIM_STATE_DOWN) {
 803f610:	4b0b      	ldr	r3, [pc, #44]	; (803f640 <Simcom_Ready+0x7c>)
 803f612:	f993 3000 	ldrsb.w	r3, [r3]
 803f616:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803f61a:	d0e2      	beq.n	803f5e2 <Simcom_Ready+0x1e>
    }

    // check
    return Simcom_Command(SIMCOM_CMD_BOOT, SIMCOM_RSP_READY, 1000, 0);
 803f61c:	2300      	movs	r3, #0
 803f61e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 803f622:	4905      	ldr	r1, [pc, #20]	; (803f638 <Simcom_Ready+0x74>)
 803f624:	4807      	ldr	r0, [pc, #28]	; (803f644 <Simcom_Ready+0x80>)
 803f626:	f7ff fe8d 	bl	803f344 <Simcom_Command>
 803f62a:	4603      	mov	r3, r0
}
 803f62c:	4618      	mov	r0, r3
 803f62e:	3708      	adds	r7, #8
 803f630:	46bd      	mov	sp, r7
 803f632:	bd80      	pop	{r7, pc}
 803f634:	20000228 	.word	0x20000228
 803f638:	08044064 	.word	0x08044064
 803f63c:	0804402c 	.word	0x0804402c
 803f640:	200002a8 	.word	0x200002a8
 803f644:	08044030 	.word	0x08044030

0803f648 <Simcom_Power>:

static SIMCOM_RESULT Simcom_Power(void) {
 803f648:	b580      	push	{r7, lr}
 803f64a:	af00      	add	r7, sp, #0
    LOG_StrLn("Simcom:Powered");
 803f64c:	4814      	ldr	r0, [pc, #80]	; (803f6a0 <Simcom_Power+0x58>)
 803f64e:	f7fe ff25 	bl	803e49c <LOG_StrLn>
    // reset buffer
    SIMCOM_Reset_Buffer();
 803f652:	f7fd fc37 	bl	803cec4 <SIMCOM_Reset_Buffer>

    // power control
    HAL_GPIO_WritePin(INT_NET_PWR_GPIO_Port, INT_NET_PWR_Pin, 0);
 803f656:	2200      	movs	r2, #0
 803f658:	2101      	movs	r1, #1
 803f65a:	4812      	ldr	r0, [pc, #72]	; (803f6a4 <Simcom_Power+0x5c>)
 803f65c:	f7f0 fd1e 	bl	803009c <HAL_GPIO_WritePin>
    _DelayMS(100);
 803f660:	2064      	movs	r0, #100	; 0x64
 803f662:	f000 f8fb 	bl	803f85c <_DelayMS>
    HAL_GPIO_WritePin(INT_NET_PWR_GPIO_Port, INT_NET_PWR_Pin, 1);
 803f666:	2201      	movs	r2, #1
 803f668:	2101      	movs	r1, #1
 803f66a:	480e      	ldr	r0, [pc, #56]	; (803f6a4 <Simcom_Power+0x5c>)
 803f66c:	f7f0 fd16 	bl	803009c <HAL_GPIO_WritePin>
    _DelayMS(1000);
 803f670:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803f674:	f000 f8f2 	bl	803f85c <_DelayMS>

    // simcom reset pin
    HAL_GPIO_WritePin(INT_NET_RST_GPIO_Port, INT_NET_RST_Pin, 1);
 803f678:	2201      	movs	r2, #1
 803f67a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 803f67e:	480a      	ldr	r0, [pc, #40]	; (803f6a8 <Simcom_Power+0x60>)
 803f680:	f7f0 fd0c 	bl	803009c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 803f684:	2001      	movs	r0, #1
 803f686:	f7ec fe23 	bl	802c2d0 <HAL_Delay>
    HAL_GPIO_WritePin(INT_NET_RST_GPIO_Port, INT_NET_RST_Pin, 0);
 803f68a:	2200      	movs	r2, #0
 803f68c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 803f690:	4805      	ldr	r0, [pc, #20]	; (803f6a8 <Simcom_Power+0x60>)
 803f692:	f7f0 fd03 	bl	803009c <HAL_GPIO_WritePin>

    // wait response
    return Simcom_Ready();
 803f696:	f7ff ff95 	bl	803f5c4 <Simcom_Ready>
 803f69a:	4603      	mov	r3, r0
}
 803f69c:	4618      	mov	r0, r3
 803f69e:	bd80      	pop	{r7, pc}
 803f6a0:	08044068 	.word	0x08044068
 803f6a4:	40020800 	.word	0x40020800
 803f6a8:	40020400 	.word	0x40020400

0803f6ac <Simcom_Sleep>:

static void Simcom_Sleep(uint8_t state) {
 803f6ac:	b580      	push	{r7, lr}
 803f6ae:	b082      	sub	sp, #8
 803f6b0:	af00      	add	r7, sp, #0
 803f6b2:	4603      	mov	r3, r0
 803f6b4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(INT_NET_DTR_GPIO_Port, INT_NET_DTR_Pin, state);
 803f6b6:	79fb      	ldrb	r3, [r7, #7]
 803f6b8:	461a      	mov	r2, r3
 803f6ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 803f6be:	4805      	ldr	r0, [pc, #20]	; (803f6d4 <Simcom_Sleep+0x28>)
 803f6c0:	f7f0 fcec 	bl	803009c <HAL_GPIO_WritePin>
    _DelayMS(50);
 803f6c4:	2032      	movs	r0, #50	; 0x32
 803f6c6:	f000 f8c9 	bl	803f85c <_DelayMS>
}
 803f6ca:	bf00      	nop
 803f6cc:	3708      	adds	r7, #8
 803f6ce:	46bd      	mov	sp, r7
 803f6d0:	bd80      	pop	{r7, pc}
 803f6d2:	bf00      	nop
 803f6d4:	40020400 	.word	0x40020400

0803f6d8 <Simcom_Execute>:

static SIMCOM_RESULT Simcom_Execute(char *data, uint16_t size, uint32_t ms, char *res) {
 803f6d8:	b580      	push	{r7, lr}
 803f6da:	b088      	sub	sp, #32
 803f6dc:	af00      	add	r7, sp, #0
 803f6de:	60f8      	str	r0, [r7, #12]
 803f6e0:	607a      	str	r2, [r7, #4]
 803f6e2:	603b      	str	r3, [r7, #0]
 803f6e4:	460b      	mov	r3, r1
 803f6e6:	817b      	strh	r3, [r7, #10]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f6e8:	2300      	movs	r3, #0
 803f6ea:	77fb      	strb	r3, [r7, #31]
    uint32_t tick, timeout = 0;
 803f6ec:	2300      	movs	r3, #0
 803f6ee:	61bb      	str	r3, [r7, #24]

    Simcom_Lock();
 803f6f0:	f7ff f93c 	bl	803e96c <Simcom_Lock>
    // wake-up the SIMCOM
    Simcom_Sleep(0);
 803f6f4:	2000      	movs	r0, #0
 803f6f6:	f7ff ffd9 	bl	803f6ac <Simcom_Sleep>

    // transmit to serial (low-level)
    Simcom_BeforeTransmitHook();
 803f6fa:	f000 f897 	bl	803f82c <Simcom_BeforeTransmitHook>
    SIMCOM_Transmit(data, size);
 803f6fe:	897b      	ldrh	r3, [r7, #10]
 803f700:	4619      	mov	r1, r3
 803f702:	68f8      	ldr	r0, [r7, #12]
 803f704:	f7fd fbf0 	bl	803cee8 <SIMCOM_Transmit>

    // convert time to tick
    timeout = (ms + NET_EXTRA_TIME );
 803f708:	687b      	ldr	r3, [r7, #4]
 803f70a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 803f70e:	61bb      	str	r3, [r7, #24]
    // set timeout guard
    tick = _GetTickMS();
 803f710:	f000 f8af 	bl	803f872 <_GetTickMS>
 803f714:	6178      	str	r0, [r7, #20]

    // wait response from SIMCOM
    while (1) {
        if (Simcom_Response(res)
 803f716:	6838      	ldr	r0, [r7, #0]
 803f718:	f7ff f942 	bl	803e9a0 <Simcom_Response>
 803f71c:	4603      	mov	r3, r0
 803f71e:	2b00      	cmp	r3, #0
 803f720:	d118      	bne.n	803f754 <Simcom_Execute+0x7c>
                || Simcom_Response(SIMCOM_RSP_ERROR)
 803f722:	483a      	ldr	r0, [pc, #232]	; (803f80c <Simcom_Execute+0x134>)
 803f724:	f7ff f93c 	bl	803e9a0 <Simcom_Response>
 803f728:	4603      	mov	r3, r0
 803f72a:	2b00      	cmp	r3, #0
 803f72c:	d112      	bne.n	803f754 <Simcom_Execute+0x7c>
                || Simcom_Response(SIMCOM_RSP_READY)
 803f72e:	4838      	ldr	r0, [pc, #224]	; (803f810 <Simcom_Execute+0x138>)
 803f730:	f7ff f936 	bl	803e9a0 <Simcom_Response>
 803f734:	4603      	mov	r3, r0
 803f736:	2b00      	cmp	r3, #0
 803f738:	d10c      	bne.n	803f754 <Simcom_Execute+0x7c>
                #if (!BOOTLOADER)
                || Simcom_CommandoIRQ()
 803f73a:	f7ff ff33 	bl	803f5a4 <Simcom_CommandoIRQ>
 803f73e:	4603      	mov	r3, r0
 803f740:	2b00      	cmp	r3, #0
 803f742:	d107      	bne.n	803f754 <Simcom_Execute+0x7c>
#endif
                || (_GetTickMS() - tick) >= timeout) {
 803f744:	f000 f895 	bl	803f872 <_GetTickMS>
 803f748:	4602      	mov	r2, r0
 803f74a:	697b      	ldr	r3, [r7, #20]
 803f74c:	1ad3      	subs	r3, r2, r3
 803f74e:	69ba      	ldr	r2, [r7, #24]
 803f750:	429a      	cmp	r2, r3
 803f752:	d84a      	bhi.n	803f7ea <Simcom_Execute+0x112>

            // check response
            if (Simcom_Response(res)) {
 803f754:	6838      	ldr	r0, [r7, #0]
 803f756:	f7ff f923 	bl	803e9a0 <Simcom_Response>
 803f75a:	4603      	mov	r3, r0
 803f75c:	2b00      	cmp	r3, #0
 803f75e:	d001      	beq.n	803f764 <Simcom_Execute+0x8c>
                p = SIM_RESULT_OK;
 803f760:	2301      	movs	r3, #1
 803f762:	77fb      	strb	r3, [r7, #31]
            }

            // Handle failure
            if (p != SIM_RESULT_OK) {
 803f764:	f997 301f 	ldrsb.w	r3, [r7, #31]
 803f768:	2b01      	cmp	r3, #1
 803f76a:	d042      	beq.n	803f7f2 <Simcom_Execute+0x11a>
                // exception for no response
                if (strlen(SIMCOM_UART_RX) == 0) {
 803f76c:	4b29      	ldr	r3, [pc, #164]	; (803f814 <Simcom_Execute+0x13c>)
 803f76e:	781b      	ldrb	r3, [r3, #0]
 803f770:	2b00      	cmp	r3, #0
 803f772:	d108      	bne.n	803f786 <Simcom_Execute+0xae>
                    p = SIM_RESULT_NO_RESPONSE;
 803f774:	23fe      	movs	r3, #254	; 0xfe
 803f776:	77fb      	strb	r3, [r7, #31]
                    SIM.state = SIM_STATE_DOWN;
 803f778:	4b27      	ldr	r3, [pc, #156]	; (803f818 <Simcom_Execute+0x140>)
 803f77a:	22ff      	movs	r2, #255	; 0xff
 803f77c:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:NoResponse");
 803f77e:	4827      	ldr	r0, [pc, #156]	; (803f81c <Simcom_Execute+0x144>)
 803f780:	f7fe fe8c 	bl	803e49c <LOG_StrLn>
                    }
                }
            }

            // exit loop
            break;
 803f784:	e035      	b.n	803f7f2 <Simcom_Execute+0x11a>
                else if (Simcom_CommandoIRQ()) {
 803f786:	f7ff ff0d 	bl	803f5a4 <Simcom_CommandoIRQ>
 803f78a:	4603      	mov	r3, r0
 803f78c:	2b00      	cmp	r3, #0
 803f78e:	d002      	beq.n	803f796 <Simcom_Execute+0xbe>
                    p = SIM_RESULT_TIMEOUT;
 803f790:	23ff      	movs	r3, #255	; 0xff
 803f792:	77fb      	strb	r3, [r7, #31]
            break;
 803f794:	e02d      	b.n	803f7f2 <Simcom_Execute+0x11a>
                    if (Simcom_Response(SIMCOM_RSP_READY) && (SIM.state >= SIM_STATE_READY)) {
 803f796:	481e      	ldr	r0, [pc, #120]	; (803f810 <Simcom_Execute+0x138>)
 803f798:	f7ff f902 	bl	803e9a0 <Simcom_Response>
 803f79c:	4603      	mov	r3, r0
 803f79e:	2b00      	cmp	r3, #0
 803f7a0:	d015      	beq.n	803f7ce <Simcom_Execute+0xf6>
 803f7a2:	4b1d      	ldr	r3, [pc, #116]	; (803f818 <Simcom_Execute+0x140>)
 803f7a4:	f993 3000 	ldrsb.w	r3, [r3]
 803f7a8:	2b00      	cmp	r3, #0
 803f7aa:	db10      	blt.n	803f7ce <Simcom_Execute+0xf6>
                        LOG_StrLn("Simcom:Restarted");
 803f7ac:	481c      	ldr	r0, [pc, #112]	; (803f820 <Simcom_Execute+0x148>)
 803f7ae:	f7fe fe75 	bl	803e49c <LOG_StrLn>
                        p = SIM_RESULT_RESTARTED;
 803f7b2:	23fd      	movs	r3, #253	; 0xfd
 803f7b4:	77fb      	strb	r3, [r7, #31]
                        SIM.state = SIM_STATE_READY;
 803f7b6:	4b18      	ldr	r3, [pc, #96]	; (803f818 <Simcom_Execute+0x140>)
 803f7b8:	2200      	movs	r2, #0
 803f7ba:	701a      	strb	r2, [r3, #0]
                        VCU.SetEvent(EV_VCU_NETWORK_RESTART, 1);
 803f7bc:	4b19      	ldr	r3, [pc, #100]	; (803f824 <Simcom_Execute+0x14c>)
 803f7be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 803f7c0:	2201      	movs	r2, #1
 803f7c2:	f04f 0001 	mov.w	r0, #1
 803f7c6:	f04f 0100 	mov.w	r1, #0
 803f7ca:	4798      	blx	r3
            break;
 803f7cc:	e011      	b.n	803f7f2 <Simcom_Execute+0x11a>
                    else if ((_GetTickMS() - tick) >= timeout) {
 803f7ce:	f000 f850 	bl	803f872 <_GetTickMS>
 803f7d2:	4602      	mov	r2, r0
 803f7d4:	697b      	ldr	r3, [r7, #20]
 803f7d6:	1ad3      	subs	r3, r2, r3
 803f7d8:	69ba      	ldr	r2, [r7, #24]
 803f7da:	429a      	cmp	r2, r3
 803f7dc:	d809      	bhi.n	803f7f2 <Simcom_Execute+0x11a>
                        LOG_StrLn("Simcom:Timeout");
 803f7de:	4812      	ldr	r0, [pc, #72]	; (803f828 <Simcom_Execute+0x150>)
 803f7e0:	f7fe fe5c 	bl	803e49c <LOG_StrLn>
                        p = SIM_RESULT_TIMEOUT;
 803f7e4:	23ff      	movs	r3, #255	; 0xff
 803f7e6:	77fb      	strb	r3, [r7, #31]
            break;
 803f7e8:	e003      	b.n	803f7f2 <Simcom_Execute+0x11a>
        }
        _DelayMS(10);
 803f7ea:	200a      	movs	r0, #10
 803f7ec:	f000 f836 	bl	803f85c <_DelayMS>
        if (Simcom_Response(res)
 803f7f0:	e791      	b.n	803f716 <Simcom_Execute+0x3e>
            break;
 803f7f2:	bf00      	nop
    }

    // sleep the SIMCOM
    Simcom_Sleep(1);
 803f7f4:	2001      	movs	r0, #1
 803f7f6:	f7ff ff59 	bl	803f6ac <Simcom_Sleep>
    Simcom_Unlock();
 803f7fa:	f7ff f8c5 	bl	803e988 <Simcom_Unlock>
    return p;
 803f7fe:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 803f802:	4618      	mov	r0, r3
 803f804:	3720      	adds	r7, #32
 803f806:	46bd      	mov	sp, r7
 803f808:	bd80      	pop	{r7, pc}
 803f80a:	bf00      	nop
 803f80c:	08044078 	.word	0x08044078
 803f810:	08044064 	.word	0x08044064
 803f814:	20008a9c 	.word	0x20008a9c
 803f818:	200002a8 	.word	0x200002a8
 803f81c:	08044080 	.word	0x08044080
 803f820:	08044094 	.word	0x08044094
 803f824:	20000228 	.word	0x20000228
 803f828:	080440a8 	.word	0x080440a8

0803f82c <Simcom_BeforeTransmitHook>:

static void Simcom_BeforeTransmitHook(void) {
 803f82c:	b580      	push	{r7, lr}
 803f82e:	b086      	sub	sp, #24
 803f830:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    command_t hCommand;
    // handle Commando (if any)
    if (Simcom_ProcessCommando(&hCommand)) {
 803f832:	1d3b      	adds	r3, r7, #4
 803f834:	4618      	mov	r0, r3
 803f836:	f7ff fe27 	bl	803f488 <Simcom_ProcessCommando>
 803f83a:	4603      	mov	r3, r0
 803f83c:	2b00      	cmp	r3, #0
 803f83e:	d006      	beq.n	803f84e <Simcom_BeforeTransmitHook+0x22>
        osMessageQueuePut(CommandQueueHandle, &hCommand, 0U, 0U);
 803f840:	4b05      	ldr	r3, [pc, #20]	; (803f858 <Simcom_BeforeTransmitHook+0x2c>)
 803f842:	6818      	ldr	r0, [r3, #0]
 803f844:	1d39      	adds	r1, r7, #4
 803f846:	2300      	movs	r3, #0
 803f848:	2200      	movs	r2, #0
 803f84a:	f7f8 fbd9 	bl	8038000 <osMessageQueuePut>
    //  LOG_StrLn("============ SIMCOM DEBUG ============");
    //  LOG_Buf(SIMCOM_UART_RX, strlen(SIMCOM_UART_RX));
    //  LOG_Enter();
    //  LOG_StrLn("======================================");

}
 803f84e:	bf00      	nop
 803f850:	3718      	adds	r7, #24
 803f852:	46bd      	mov	sp, r7
 803f854:	bd80      	pop	{r7, pc}
 803f856:	bf00      	nop
 803f858:	2000895c 	.word	0x2000895c

0803f85c <_DelayMS>:
extern vcu_t VCU;
extern sw_t SW;
#endif

/* Public functions implementation --------------------------------------------*/
void _DelayMS(uint32_t ms) {
 803f85c:	b580      	push	{r7, lr}
 803f85e:	b082      	sub	sp, #8
 803f860:	af00      	add	r7, sp, #0
 803f862:	6078      	str	r0, [r7, #4]
#if RTOS_ENABLE
    osDelay(ms);
 803f864:	6878      	ldr	r0, [r7, #4]
 803f866:	f7f8 f86f 	bl	8037948 <osDelay>
#else
    HAL_Delay(ms);
#endif
}
 803f86a:	bf00      	nop
 803f86c:	3708      	adds	r7, #8
 803f86e:	46bd      	mov	sp, r7
 803f870:	bd80      	pop	{r7, pc}

0803f872 <_GetTickMS>:

uint32_t _GetTickMS(void) {
 803f872:	b580      	push	{r7, lr}
 803f874:	af00      	add	r7, sp, #0
#if RTOS_ENABLE
    return osKernelGetTickCount();
 803f876:	f7f7 fe53 	bl	8037520 <osKernelGetTickCount>
 803f87a:	4603      	mov	r3, r0
#else
    return HAL_GetTick();
#endif
}
 803f87c:	4618      	mov	r0, r3
 803f87e:	bd80      	pop	{r7, pc}

0803f880 <_LedWrite>:

uint8_t _LedRead(void) {
    return HAL_GPIO_ReadPin(SYS_LED_GPIO_Port, SYS_LED_Pin);
}

void _LedWrite(uint8_t state) {
 803f880:	b580      	push	{r7, lr}
 803f882:	b082      	sub	sp, #8
 803f884:	af00      	add	r7, sp, #0
 803f886:	4603      	mov	r3, r0
 803f888:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SYS_LED_GPIO_Port, SYS_LED_Pin, state);
 803f88a:	79fb      	ldrb	r3, [r7, #7]
 803f88c:	461a      	mov	r2, r3
 803f88e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 803f892:	4803      	ldr	r0, [pc, #12]	; (803f8a0 <_LedWrite+0x20>)
 803f894:	f7f0 fc02 	bl	803009c <HAL_GPIO_WritePin>
}
 803f898:	bf00      	nop
 803f89a:	3708      	adds	r7, #8
 803f89c:	46bd      	mov	sp, r7
 803f89e:	bd80      	pop	{r7, pc}
 803f8a0:	40020c00 	.word	0x40020c00

0803f8a4 <_LedToggle>:

void _LedToggle(void) {
 803f8a4:	b580      	push	{r7, lr}
 803f8a6:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(SYS_LED_GPIO_Port, SYS_LED_Pin);
 803f8a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 803f8ac:	4802      	ldr	r0, [pc, #8]	; (803f8b8 <_LedToggle+0x14>)
 803f8ae:	f7f0 fc0e 	bl	80300ce <HAL_GPIO_TogglePin>
}
 803f8b2:	bf00      	nop
 803f8b4:	bd80      	pop	{r7, pc}
 803f8b6:	bf00      	nop
 803f8b8:	40020c00 	.word	0x40020c00

0803f8bc <_Error>:

void _Error(char msg[50]) {
 803f8bc:	b580      	push	{r7, lr}
 803f8be:	b082      	sub	sp, #8
 803f8c0:	af00      	add	r7, sp, #0
 803f8c2:	6078      	str	r0, [r7, #4]
#if RTOS_ENABLE
    if (osKernelGetState() == osKernelRunning) {
 803f8c4:	f7f7 fdd4 	bl	8037470 <osKernelGetState>
 803f8c8:	4603      	mov	r3, r0
 803f8ca:	2b02      	cmp	r3, #2
 803f8cc:	d102      	bne.n	803f8d4 <_Error+0x18>
        LOG_StrLn(msg);
 803f8ce:	6878      	ldr	r0, [r7, #4]
 803f8d0:	f7fe fde4 	bl	803e49c <LOG_StrLn>
    LOG_StrLn(msg);
#endif

    // indicator error
    while (1) {
        _LedToggle();
 803f8d4:	f7ff ffe6 	bl	803f8a4 <_LedToggle>
        HAL_Delay(50);
 803f8d8:	2032      	movs	r0, #50	; 0x32
 803f8da:	f7ec fcf9 	bl	802c2d0 <HAL_Delay>
        _LedToggle();
 803f8de:	e7f9      	b.n	803f8d4 <_Error+0x18>

0803f8e0 <_ByteSwap32>:
    }
}

uint32_t _ByteSwap32(uint32_t x) {
 803f8e0:	b480      	push	{r7}
 803f8e2:	b085      	sub	sp, #20
 803f8e4:	af00      	add	r7, sp, #0
 803f8e6:	6078      	str	r0, [r7, #4]
    uint32_t y = (x >> 24) & 0xff;
 803f8e8:	687b      	ldr	r3, [r7, #4]
 803f8ea:	0e1b      	lsrs	r3, r3, #24
 803f8ec:	60fb      	str	r3, [r7, #12]
    y |= ((x >> 16) & 0xff) << 8;
 803f8ee:	687b      	ldr	r3, [r7, #4]
 803f8f0:	0c1b      	lsrs	r3, r3, #16
 803f8f2:	021b      	lsls	r3, r3, #8
 803f8f4:	b29b      	uxth	r3, r3
 803f8f6:	68fa      	ldr	r2, [r7, #12]
 803f8f8:	4313      	orrs	r3, r2
 803f8fa:	60fb      	str	r3, [r7, #12]
    y |= ((x >> 8) & 0xff) << 16;
 803f8fc:	687b      	ldr	r3, [r7, #4]
 803f8fe:	0a1b      	lsrs	r3, r3, #8
 803f900:	041b      	lsls	r3, r3, #16
 803f902:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 803f906:	68fa      	ldr	r2, [r7, #12]
 803f908:	4313      	orrs	r3, r2
 803f90a:	60fb      	str	r3, [r7, #12]
    y |= (x & 0xff) << 24;
 803f90c:	687b      	ldr	r3, [r7, #4]
 803f90e:	061b      	lsls	r3, r3, #24
 803f910:	68fa      	ldr	r2, [r7, #12]
 803f912:	4313      	orrs	r3, r2
 803f914:	60fb      	str	r3, [r7, #12]

    return y;
 803f916:	68fb      	ldr	r3, [r7, #12]
}
 803f918:	4618      	mov	r0, r3
 803f91a:	3714      	adds	r7, #20
 803f91c:	46bd      	mov	sp, r7
 803f91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 803f922:	4770      	bx	lr

0803f924 <_RTOS_ValidThreadFlag>:
        }
        LOG_StrLn("===========================================");
    }
}

uint8_t _RTOS_ValidThreadFlag(uint32_t flag) {
 803f924:	b480      	push	{r7}
 803f926:	b085      	sub	sp, #20
 803f928:	af00      	add	r7, sp, #0
 803f92a:	6078      	str	r0, [r7, #4]
    uint8_t ret = 1;
 803f92c:	2301      	movs	r3, #1
 803f92e:	73fb      	strb	r3, [r7, #15]

    // check is empty
    if (!flag) {
 803f930:	687b      	ldr	r3, [r7, #4]
 803f932:	2b00      	cmp	r3, #0
 803f934:	d102      	bne.n	803f93c <_RTOS_ValidThreadFlag+0x18>
        ret = 0;
 803f936:	2300      	movs	r3, #0
 803f938:	73fb      	strb	r3, [r7, #15]
 803f93a:	e004      	b.n	803f946 <_RTOS_ValidThreadFlag+0x22>
    } else if (flag & (~EVT_MASK )) {
 803f93c:	687b      	ldr	r3, [r7, #4]
 803f93e:	2b00      	cmp	r3, #0
 803f940:	da01      	bge.n	803f946 <_RTOS_ValidThreadFlag+0x22>
        // error
        ret = 0;
 803f942:	2300      	movs	r3, #0
 803f944:	73fb      	strb	r3, [r7, #15]
    }

    return ret;
 803f946:	7bfb      	ldrb	r3, [r7, #15]
}
 803f948:	4618      	mov	r0, r3
 803f94a:	3714      	adds	r7, #20
 803f94c:	46bd      	mov	sp, r7
 803f94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 803f952:	4770      	bx	lr

0803f954 <_DummyGenerator>:
    }

    return ret;
}

void _DummyGenerator(void) {
 803f954:	b480      	push	{r7}
 803f956:	b083      	sub	sp, #12
 803f958:	af00      	add	r7, sp, #0
    uint8_t *pRange = &(SW.runner.mode.sub.report[SW_M_REPORT_RANGE]);
 803f95a:	4b13      	ldr	r3, [pc, #76]	; (803f9a8 <_DummyGenerator+0x54>)
 803f95c:	607b      	str	r3, [r7, #4]
    uint8_t *pEfficiency = &(SW.runner.mode.sub.report[SW_M_REPORT_EFFICIENCY]);
 803f95e:	4b13      	ldr	r3, [pc, #76]	; (803f9ac <_DummyGenerator+0x58>)
 803f960:	603b      	str	r3, [r7, #0]

    // Dummy Report Range
    if (!(*pRange)) {
 803f962:	687b      	ldr	r3, [r7, #4]
 803f964:	781b      	ldrb	r3, [r3, #0]
 803f966:	2b00      	cmp	r3, #0
 803f968:	d103      	bne.n	803f972 <_DummyGenerator+0x1e>
        *pRange = 255;
 803f96a:	687b      	ldr	r3, [r7, #4]
 803f96c:	22ff      	movs	r2, #255	; 0xff
 803f96e:	701a      	strb	r2, [r3, #0]
 803f970:	e005      	b.n	803f97e <_DummyGenerator+0x2a>
    } else {
        (*pRange)--;
 803f972:	687b      	ldr	r3, [r7, #4]
 803f974:	781b      	ldrb	r3, [r3, #0]
 803f976:	3b01      	subs	r3, #1
 803f978:	b2da      	uxtb	r2, r3
 803f97a:	687b      	ldr	r3, [r7, #4]
 803f97c:	701a      	strb	r2, [r3, #0]
    }

    // Dummy Report Efficiency
    if (*pEfficiency >= 255) {
 803f97e:	683b      	ldr	r3, [r7, #0]
 803f980:	781b      	ldrb	r3, [r3, #0]
 803f982:	2bff      	cmp	r3, #255	; 0xff
 803f984:	d103      	bne.n	803f98e <_DummyGenerator+0x3a>
        *pEfficiency = 0;
 803f986:	683b      	ldr	r3, [r7, #0]
 803f988:	2200      	movs	r2, #0
 803f98a:	701a      	strb	r2, [r3, #0]
    } else {
        (*pEfficiency)++;
    }
}
 803f98c:	e005      	b.n	803f99a <_DummyGenerator+0x46>
        (*pEfficiency)++;
 803f98e:	683b      	ldr	r3, [r7, #0]
 803f990:	781b      	ldrb	r3, [r3, #0]
 803f992:	3301      	adds	r3, #1
 803f994:	b2da      	uxtb	r2, r3
 803f996:	683b      	ldr	r3, [r7, #0]
 803f998:	701a      	strb	r2, [r3, #0]
}
 803f99a:	bf00      	nop
 803f99c:	370c      	adds	r7, #12
 803f99e:	46bd      	mov	sp, r7
 803f9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 803f9a4:	4770      	bx	lr
 803f9a6:	bf00      	nop
 803f9a8:	20000102 	.word	0x20000102
 803f9ac:	20000103 	.word	0x20000103

0803f9b0 <_BitPosition>:

int8_t _BitPosition(uint64_t event_id) {
 803f9b0:	b4f0      	push	{r4, r5, r6, r7}
 803f9b2:	b084      	sub	sp, #16
 803f9b4:	af00      	add	r7, sp, #0
 803f9b6:	e9c7 0100 	strd	r0, r1, [r7]
    uint8_t pos = -1;
 803f9ba:	22ff      	movs	r2, #255	; 0xff
 803f9bc:	73fa      	strb	r2, [r7, #15]

    for (int8_t i = 0; i < 64; i++) {
 803f9be:	2200      	movs	r2, #0
 803f9c0:	73ba      	strb	r2, [r7, #14]
 803f9c2:	e025      	b.n	803fa10 <_BitPosition+0x60>
        if (event_id & BIT(i)) {
 803f9c4:	f997 000e 	ldrsb.w	r0, [r7, #14]
 803f9c8:	e9d7 1200 	ldrd	r1, r2, [r7]
 803f9cc:	f1c0 0620 	rsb	r6, r0, #32
 803f9d0:	f1a0 0520 	sub.w	r5, r0, #32
 803f9d4:	fa21 f300 	lsr.w	r3, r1, r0
 803f9d8:	fa02 f606 	lsl.w	r6, r2, r6
 803f9dc:	4333      	orrs	r3, r6
 803f9de:	fa22 f505 	lsr.w	r5, r2, r5
 803f9e2:	432b      	orrs	r3, r5
 803f9e4:	fa22 f400 	lsr.w	r4, r2, r0
 803f9e8:	f04f 0101 	mov.w	r1, #1
 803f9ec:	f04f 0200 	mov.w	r2, #0
 803f9f0:	ea01 0503 	and.w	r5, r1, r3
 803f9f4:	ea02 0604 	and.w	r6, r2, r4
 803f9f8:	ea55 0206 	orrs.w	r2, r5, r6
 803f9fc:	d002      	beq.n	803fa04 <_BitPosition+0x54>
            pos = i;
 803f9fe:	7bbb      	ldrb	r3, [r7, #14]
 803fa00:	73fb      	strb	r3, [r7, #15]
            break;
 803fa02:	e009      	b.n	803fa18 <_BitPosition+0x68>
    for (int8_t i = 0; i < 64; i++) {
 803fa04:	f997 200e 	ldrsb.w	r2, [r7, #14]
 803fa08:	b2d2      	uxtb	r2, r2
 803fa0a:	3201      	adds	r2, #1
 803fa0c:	b2d2      	uxtb	r2, r2
 803fa0e:	73ba      	strb	r2, [r7, #14]
 803fa10:	f997 200e 	ldrsb.w	r2, [r7, #14]
 803fa14:	2a3f      	cmp	r2, #63	; 0x3f
 803fa16:	ddd5      	ble.n	803f9c4 <_BitPosition+0x14>
        }
    }

    return pos;
 803fa18:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 803fa1c:	4618      	mov	r0, r3
 803fa1e:	3710      	adds	r7, #16
 803fa20:	46bd      	mov	sp, r7
 803fa22:	bcf0      	pop	{r4, r5, r6, r7}
 803fa24:	4770      	bx	lr
	...

0803fa28 <__errno>:
 803fa28:	4b01      	ldr	r3, [pc, #4]	; (803fa30 <__errno+0x8>)
 803fa2a:	6818      	ldr	r0, [r3, #0]
 803fa2c:	4770      	bx	lr
 803fa2e:	bf00      	nop
 803fa30:	200002c4 	.word	0x200002c4

0803fa34 <__libc_init_array>:
 803fa34:	b570      	push	{r4, r5, r6, lr}
 803fa36:	4e0d      	ldr	r6, [pc, #52]	; (803fa6c <__libc_init_array+0x38>)
 803fa38:	4c0d      	ldr	r4, [pc, #52]	; (803fa70 <__libc_init_array+0x3c>)
 803fa3a:	1ba4      	subs	r4, r4, r6
 803fa3c:	10a4      	asrs	r4, r4, #2
 803fa3e:	2500      	movs	r5, #0
 803fa40:	42a5      	cmp	r5, r4
 803fa42:	d109      	bne.n	803fa58 <__libc_init_array+0x24>
 803fa44:	4e0b      	ldr	r6, [pc, #44]	; (803fa74 <__libc_init_array+0x40>)
 803fa46:	4c0c      	ldr	r4, [pc, #48]	; (803fa78 <__libc_init_array+0x44>)
 803fa48:	f003 fd9c 	bl	8043584 <_init>
 803fa4c:	1ba4      	subs	r4, r4, r6
 803fa4e:	10a4      	asrs	r4, r4, #2
 803fa50:	2500      	movs	r5, #0
 803fa52:	42a5      	cmp	r5, r4
 803fa54:	d105      	bne.n	803fa62 <__libc_init_array+0x2e>
 803fa56:	bd70      	pop	{r4, r5, r6, pc}
 803fa58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 803fa5c:	4798      	blx	r3
 803fa5e:	3501      	adds	r5, #1
 803fa60:	e7ee      	b.n	803fa40 <__libc_init_array+0xc>
 803fa62:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 803fa66:	4798      	blx	r3
 803fa68:	3501      	adds	r5, #1
 803fa6a:	e7f2      	b.n	803fa52 <__libc_init_array+0x1e>
 803fa6c:	080566e0 	.word	0x080566e0
 803fa70:	080566e0 	.word	0x080566e0
 803fa74:	080566e0 	.word	0x080566e0
 803fa78:	080566e4 	.word	0x080566e4

0803fa7c <memcmp>:
 803fa7c:	b530      	push	{r4, r5, lr}
 803fa7e:	2400      	movs	r4, #0
 803fa80:	42a2      	cmp	r2, r4
 803fa82:	d101      	bne.n	803fa88 <memcmp+0xc>
 803fa84:	2000      	movs	r0, #0
 803fa86:	e007      	b.n	803fa98 <memcmp+0x1c>
 803fa88:	5d03      	ldrb	r3, [r0, r4]
 803fa8a:	3401      	adds	r4, #1
 803fa8c:	190d      	adds	r5, r1, r4
 803fa8e:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 803fa92:	42ab      	cmp	r3, r5
 803fa94:	d0f4      	beq.n	803fa80 <memcmp+0x4>
 803fa96:	1b58      	subs	r0, r3, r5
 803fa98:	bd30      	pop	{r4, r5, pc}

0803fa9a <memcpy>:
 803fa9a:	b510      	push	{r4, lr}
 803fa9c:	1e43      	subs	r3, r0, #1
 803fa9e:	440a      	add	r2, r1
 803faa0:	4291      	cmp	r1, r2
 803faa2:	d100      	bne.n	803faa6 <memcpy+0xc>
 803faa4:	bd10      	pop	{r4, pc}
 803faa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 803faaa:	f803 4f01 	strb.w	r4, [r3, #1]!
 803faae:	e7f7      	b.n	803faa0 <memcpy+0x6>

0803fab0 <memset>:
 803fab0:	4402      	add	r2, r0
 803fab2:	4603      	mov	r3, r0
 803fab4:	4293      	cmp	r3, r2
 803fab6:	d100      	bne.n	803faba <memset+0xa>
 803fab8:	4770      	bx	lr
 803faba:	f803 1b01 	strb.w	r1, [r3], #1
 803fabe:	e7f9      	b.n	803fab4 <memset+0x4>

0803fac0 <siprintf>:
 803fac0:	b40e      	push	{r1, r2, r3}
 803fac2:	b500      	push	{lr}
 803fac4:	b09c      	sub	sp, #112	; 0x70
 803fac6:	ab1d      	add	r3, sp, #116	; 0x74
 803fac8:	9002      	str	r0, [sp, #8]
 803faca:	9006      	str	r0, [sp, #24]
 803facc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 803fad0:	4809      	ldr	r0, [pc, #36]	; (803faf8 <siprintf+0x38>)
 803fad2:	9107      	str	r1, [sp, #28]
 803fad4:	9104      	str	r1, [sp, #16]
 803fad6:	4909      	ldr	r1, [pc, #36]	; (803fafc <siprintf+0x3c>)
 803fad8:	f853 2b04 	ldr.w	r2, [r3], #4
 803fadc:	9105      	str	r1, [sp, #20]
 803fade:	6800      	ldr	r0, [r0, #0]
 803fae0:	9301      	str	r3, [sp, #4]
 803fae2:	a902      	add	r1, sp, #8
 803fae4:	f001 fe98 	bl	8041818 <_svfiprintf_r>
 803fae8:	9b02      	ldr	r3, [sp, #8]
 803faea:	2200      	movs	r2, #0
 803faec:	701a      	strb	r2, [r3, #0]
 803faee:	b01c      	add	sp, #112	; 0x70
 803faf0:	f85d eb04 	ldr.w	lr, [sp], #4
 803faf4:	b003      	add	sp, #12
 803faf6:	4770      	bx	lr
 803faf8:	200002c4 	.word	0x200002c4
 803fafc:	ffff0208 	.word	0xffff0208

0803fb00 <strncmp>:
 803fb00:	b510      	push	{r4, lr}
 803fb02:	b16a      	cbz	r2, 803fb20 <strncmp+0x20>
 803fb04:	3901      	subs	r1, #1
 803fb06:	1884      	adds	r4, r0, r2
 803fb08:	f810 3b01 	ldrb.w	r3, [r0], #1
 803fb0c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 803fb10:	4293      	cmp	r3, r2
 803fb12:	d103      	bne.n	803fb1c <strncmp+0x1c>
 803fb14:	42a0      	cmp	r0, r4
 803fb16:	d001      	beq.n	803fb1c <strncmp+0x1c>
 803fb18:	2b00      	cmp	r3, #0
 803fb1a:	d1f5      	bne.n	803fb08 <strncmp+0x8>
 803fb1c:	1a98      	subs	r0, r3, r2
 803fb1e:	bd10      	pop	{r4, pc}
 803fb20:	4610      	mov	r0, r2
 803fb22:	e7fc      	b.n	803fb1e <strncmp+0x1e>

0803fb24 <strstr>:
 803fb24:	b5f0      	push	{r4, r5, r6, r7, lr}
 803fb26:	7803      	ldrb	r3, [r0, #0]
 803fb28:	b17b      	cbz	r3, 803fb4a <strstr+0x26>
 803fb2a:	4604      	mov	r4, r0
 803fb2c:	7823      	ldrb	r3, [r4, #0]
 803fb2e:	4620      	mov	r0, r4
 803fb30:	1c66      	adds	r6, r4, #1
 803fb32:	b17b      	cbz	r3, 803fb54 <strstr+0x30>
 803fb34:	1e4a      	subs	r2, r1, #1
 803fb36:	1e63      	subs	r3, r4, #1
 803fb38:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 803fb3c:	b14d      	cbz	r5, 803fb52 <strstr+0x2e>
 803fb3e:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 803fb42:	42af      	cmp	r7, r5
 803fb44:	4634      	mov	r4, r6
 803fb46:	d0f7      	beq.n	803fb38 <strstr+0x14>
 803fb48:	e7f0      	b.n	803fb2c <strstr+0x8>
 803fb4a:	780b      	ldrb	r3, [r1, #0]
 803fb4c:	2b00      	cmp	r3, #0
 803fb4e:	bf18      	it	ne
 803fb50:	2000      	movne	r0, #0
 803fb52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 803fb54:	4618      	mov	r0, r3
 803fb56:	e7fc      	b.n	803fb52 <strstr+0x2e>

0803fb58 <sulp>:
 803fb58:	b570      	push	{r4, r5, r6, lr}
 803fb5a:	4604      	mov	r4, r0
 803fb5c:	460d      	mov	r5, r1
 803fb5e:	ec45 4b10 	vmov	d0, r4, r5
 803fb62:	4616      	mov	r6, r2
 803fb64:	f001 fc62 	bl	804142c <__ulp>
 803fb68:	ec51 0b10 	vmov	r0, r1, d0
 803fb6c:	b17e      	cbz	r6, 803fb8e <sulp+0x36>
 803fb6e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 803fb72:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 803fb76:	2b00      	cmp	r3, #0
 803fb78:	dd09      	ble.n	803fb8e <sulp+0x36>
 803fb7a:	051b      	lsls	r3, r3, #20
 803fb7c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 803fb80:	2400      	movs	r4, #0
 803fb82:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 803fb86:	4622      	mov	r2, r4
 803fb88:	462b      	mov	r3, r5
 803fb8a:	f7e0 fd6d 	bl	8020668 <__aeabi_dmul>
 803fb8e:	bd70      	pop	{r4, r5, r6, pc}

0803fb90 <_strtod_l>:
 803fb90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803fb94:	461f      	mov	r7, r3
 803fb96:	b0a1      	sub	sp, #132	; 0x84
 803fb98:	2300      	movs	r3, #0
 803fb9a:	4681      	mov	r9, r0
 803fb9c:	4638      	mov	r0, r7
 803fb9e:	460e      	mov	r6, r1
 803fba0:	9217      	str	r2, [sp, #92]	; 0x5c
 803fba2:	931c      	str	r3, [sp, #112]	; 0x70
 803fba4:	f001 f962 	bl	8040e6c <__localeconv_l>
 803fba8:	4680      	mov	r8, r0
 803fbaa:	6800      	ldr	r0, [r0, #0]
 803fbac:	f7e0 fb42 	bl	8020234 <strlen>
 803fbb0:	f04f 0a00 	mov.w	sl, #0
 803fbb4:	4604      	mov	r4, r0
 803fbb6:	f04f 0b00 	mov.w	fp, #0
 803fbba:	961b      	str	r6, [sp, #108]	; 0x6c
 803fbbc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fbbe:	781a      	ldrb	r2, [r3, #0]
 803fbc0:	2a0d      	cmp	r2, #13
 803fbc2:	d832      	bhi.n	803fc2a <_strtod_l+0x9a>
 803fbc4:	2a09      	cmp	r2, #9
 803fbc6:	d236      	bcs.n	803fc36 <_strtod_l+0xa6>
 803fbc8:	2a00      	cmp	r2, #0
 803fbca:	d03e      	beq.n	803fc4a <_strtod_l+0xba>
 803fbcc:	2300      	movs	r3, #0
 803fbce:	930d      	str	r3, [sp, #52]	; 0x34
 803fbd0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 803fbd2:	782b      	ldrb	r3, [r5, #0]
 803fbd4:	2b30      	cmp	r3, #48	; 0x30
 803fbd6:	f040 80ac 	bne.w	803fd32 <_strtod_l+0x1a2>
 803fbda:	786b      	ldrb	r3, [r5, #1]
 803fbdc:	2b58      	cmp	r3, #88	; 0x58
 803fbde:	d001      	beq.n	803fbe4 <_strtod_l+0x54>
 803fbe0:	2b78      	cmp	r3, #120	; 0x78
 803fbe2:	d167      	bne.n	803fcb4 <_strtod_l+0x124>
 803fbe4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 803fbe6:	9301      	str	r3, [sp, #4]
 803fbe8:	ab1c      	add	r3, sp, #112	; 0x70
 803fbea:	9300      	str	r3, [sp, #0]
 803fbec:	9702      	str	r7, [sp, #8]
 803fbee:	ab1d      	add	r3, sp, #116	; 0x74
 803fbf0:	4a88      	ldr	r2, [pc, #544]	; (803fe14 <_strtod_l+0x284>)
 803fbf2:	a91b      	add	r1, sp, #108	; 0x6c
 803fbf4:	4648      	mov	r0, r9
 803fbf6:	f000 fe62 	bl	80408be <__gethex>
 803fbfa:	f010 0407 	ands.w	r4, r0, #7
 803fbfe:	4606      	mov	r6, r0
 803fc00:	d005      	beq.n	803fc0e <_strtod_l+0x7e>
 803fc02:	2c06      	cmp	r4, #6
 803fc04:	d12b      	bne.n	803fc5e <_strtod_l+0xce>
 803fc06:	3501      	adds	r5, #1
 803fc08:	2300      	movs	r3, #0
 803fc0a:	951b      	str	r5, [sp, #108]	; 0x6c
 803fc0c:	930d      	str	r3, [sp, #52]	; 0x34
 803fc0e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 803fc10:	2b00      	cmp	r3, #0
 803fc12:	f040 859a 	bne.w	804074a <_strtod_l+0xbba>
 803fc16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 803fc18:	b1e3      	cbz	r3, 803fc54 <_strtod_l+0xc4>
 803fc1a:	4652      	mov	r2, sl
 803fc1c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 803fc20:	ec43 2b10 	vmov	d0, r2, r3
 803fc24:	b021      	add	sp, #132	; 0x84
 803fc26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803fc2a:	2a2b      	cmp	r2, #43	; 0x2b
 803fc2c:	d015      	beq.n	803fc5a <_strtod_l+0xca>
 803fc2e:	2a2d      	cmp	r2, #45	; 0x2d
 803fc30:	d004      	beq.n	803fc3c <_strtod_l+0xac>
 803fc32:	2a20      	cmp	r2, #32
 803fc34:	d1ca      	bne.n	803fbcc <_strtod_l+0x3c>
 803fc36:	3301      	adds	r3, #1
 803fc38:	931b      	str	r3, [sp, #108]	; 0x6c
 803fc3a:	e7bf      	b.n	803fbbc <_strtod_l+0x2c>
 803fc3c:	2201      	movs	r2, #1
 803fc3e:	920d      	str	r2, [sp, #52]	; 0x34
 803fc40:	1c5a      	adds	r2, r3, #1
 803fc42:	921b      	str	r2, [sp, #108]	; 0x6c
 803fc44:	785b      	ldrb	r3, [r3, #1]
 803fc46:	2b00      	cmp	r3, #0
 803fc48:	d1c2      	bne.n	803fbd0 <_strtod_l+0x40>
 803fc4a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 803fc4c:	961b      	str	r6, [sp, #108]	; 0x6c
 803fc4e:	2b00      	cmp	r3, #0
 803fc50:	f040 8579 	bne.w	8040746 <_strtod_l+0xbb6>
 803fc54:	4652      	mov	r2, sl
 803fc56:	465b      	mov	r3, fp
 803fc58:	e7e2      	b.n	803fc20 <_strtod_l+0x90>
 803fc5a:	2200      	movs	r2, #0
 803fc5c:	e7ef      	b.n	803fc3e <_strtod_l+0xae>
 803fc5e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 803fc60:	b13a      	cbz	r2, 803fc72 <_strtod_l+0xe2>
 803fc62:	2135      	movs	r1, #53	; 0x35
 803fc64:	a81e      	add	r0, sp, #120	; 0x78
 803fc66:	f001 fcd9 	bl	804161c <__copybits>
 803fc6a:	991c      	ldr	r1, [sp, #112]	; 0x70
 803fc6c:	4648      	mov	r0, r9
 803fc6e:	f001 f945 	bl	8040efc <_Bfree>
 803fc72:	3c01      	subs	r4, #1
 803fc74:	2c04      	cmp	r4, #4
 803fc76:	d806      	bhi.n	803fc86 <_strtod_l+0xf6>
 803fc78:	e8df f004 	tbb	[pc, r4]
 803fc7c:	1714030a 	.word	0x1714030a
 803fc80:	0a          	.byte	0x0a
 803fc81:	00          	.byte	0x00
 803fc82:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 803fc86:	0730      	lsls	r0, r6, #28
 803fc88:	d5c1      	bpl.n	803fc0e <_strtod_l+0x7e>
 803fc8a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 803fc8e:	e7be      	b.n	803fc0e <_strtod_l+0x7e>
 803fc90:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 803fc94:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 803fc96:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 803fc9a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 803fc9e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 803fca2:	e7f0      	b.n	803fc86 <_strtod_l+0xf6>
 803fca4:	f8df b170 	ldr.w	fp, [pc, #368]	; 803fe18 <_strtod_l+0x288>
 803fca8:	e7ed      	b.n	803fc86 <_strtod_l+0xf6>
 803fcaa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 803fcae:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 803fcb2:	e7e8      	b.n	803fc86 <_strtod_l+0xf6>
 803fcb4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fcb6:	1c5a      	adds	r2, r3, #1
 803fcb8:	921b      	str	r2, [sp, #108]	; 0x6c
 803fcba:	785b      	ldrb	r3, [r3, #1]
 803fcbc:	2b30      	cmp	r3, #48	; 0x30
 803fcbe:	d0f9      	beq.n	803fcb4 <_strtod_l+0x124>
 803fcc0:	2b00      	cmp	r3, #0
 803fcc2:	d0a4      	beq.n	803fc0e <_strtod_l+0x7e>
 803fcc4:	2301      	movs	r3, #1
 803fcc6:	2500      	movs	r5, #0
 803fcc8:	9306      	str	r3, [sp, #24]
 803fcca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fccc:	9308      	str	r3, [sp, #32]
 803fcce:	9507      	str	r5, [sp, #28]
 803fcd0:	9505      	str	r5, [sp, #20]
 803fcd2:	220a      	movs	r2, #10
 803fcd4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 803fcd6:	7807      	ldrb	r7, [r0, #0]
 803fcd8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 803fcdc:	b2d9      	uxtb	r1, r3
 803fcde:	2909      	cmp	r1, #9
 803fce0:	d929      	bls.n	803fd36 <_strtod_l+0x1a6>
 803fce2:	4622      	mov	r2, r4
 803fce4:	f8d8 1000 	ldr.w	r1, [r8]
 803fce8:	f7ff ff0a 	bl	803fb00 <strncmp>
 803fcec:	2800      	cmp	r0, #0
 803fcee:	d031      	beq.n	803fd54 <_strtod_l+0x1c4>
 803fcf0:	2000      	movs	r0, #0
 803fcf2:	9c05      	ldr	r4, [sp, #20]
 803fcf4:	9004      	str	r0, [sp, #16]
 803fcf6:	463b      	mov	r3, r7
 803fcf8:	4602      	mov	r2, r0
 803fcfa:	2b65      	cmp	r3, #101	; 0x65
 803fcfc:	d001      	beq.n	803fd02 <_strtod_l+0x172>
 803fcfe:	2b45      	cmp	r3, #69	; 0x45
 803fd00:	d114      	bne.n	803fd2c <_strtod_l+0x19c>
 803fd02:	b924      	cbnz	r4, 803fd0e <_strtod_l+0x17e>
 803fd04:	b910      	cbnz	r0, 803fd0c <_strtod_l+0x17c>
 803fd06:	9b06      	ldr	r3, [sp, #24]
 803fd08:	2b00      	cmp	r3, #0
 803fd0a:	d09e      	beq.n	803fc4a <_strtod_l+0xba>
 803fd0c:	2400      	movs	r4, #0
 803fd0e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 803fd10:	1c73      	adds	r3, r6, #1
 803fd12:	931b      	str	r3, [sp, #108]	; 0x6c
 803fd14:	7873      	ldrb	r3, [r6, #1]
 803fd16:	2b2b      	cmp	r3, #43	; 0x2b
 803fd18:	d078      	beq.n	803fe0c <_strtod_l+0x27c>
 803fd1a:	2b2d      	cmp	r3, #45	; 0x2d
 803fd1c:	d070      	beq.n	803fe00 <_strtod_l+0x270>
 803fd1e:	f04f 0c00 	mov.w	ip, #0
 803fd22:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 803fd26:	2f09      	cmp	r7, #9
 803fd28:	d97c      	bls.n	803fe24 <_strtod_l+0x294>
 803fd2a:	961b      	str	r6, [sp, #108]	; 0x6c
 803fd2c:	f04f 0e00 	mov.w	lr, #0
 803fd30:	e09a      	b.n	803fe68 <_strtod_l+0x2d8>
 803fd32:	2300      	movs	r3, #0
 803fd34:	e7c7      	b.n	803fcc6 <_strtod_l+0x136>
 803fd36:	9905      	ldr	r1, [sp, #20]
 803fd38:	2908      	cmp	r1, #8
 803fd3a:	bfdd      	ittte	le
 803fd3c:	9907      	ldrle	r1, [sp, #28]
 803fd3e:	fb02 3301 	mlale	r3, r2, r1, r3
 803fd42:	9307      	strle	r3, [sp, #28]
 803fd44:	fb02 3505 	mlagt	r5, r2, r5, r3
 803fd48:	9b05      	ldr	r3, [sp, #20]
 803fd4a:	3001      	adds	r0, #1
 803fd4c:	3301      	adds	r3, #1
 803fd4e:	9305      	str	r3, [sp, #20]
 803fd50:	901b      	str	r0, [sp, #108]	; 0x6c
 803fd52:	e7bf      	b.n	803fcd4 <_strtod_l+0x144>
 803fd54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fd56:	191a      	adds	r2, r3, r4
 803fd58:	921b      	str	r2, [sp, #108]	; 0x6c
 803fd5a:	9a05      	ldr	r2, [sp, #20]
 803fd5c:	5d1b      	ldrb	r3, [r3, r4]
 803fd5e:	2a00      	cmp	r2, #0
 803fd60:	d037      	beq.n	803fdd2 <_strtod_l+0x242>
 803fd62:	9c05      	ldr	r4, [sp, #20]
 803fd64:	4602      	mov	r2, r0
 803fd66:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 803fd6a:	2909      	cmp	r1, #9
 803fd6c:	d913      	bls.n	803fd96 <_strtod_l+0x206>
 803fd6e:	2101      	movs	r1, #1
 803fd70:	9104      	str	r1, [sp, #16]
 803fd72:	e7c2      	b.n	803fcfa <_strtod_l+0x16a>
 803fd74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fd76:	1c5a      	adds	r2, r3, #1
 803fd78:	921b      	str	r2, [sp, #108]	; 0x6c
 803fd7a:	785b      	ldrb	r3, [r3, #1]
 803fd7c:	3001      	adds	r0, #1
 803fd7e:	2b30      	cmp	r3, #48	; 0x30
 803fd80:	d0f8      	beq.n	803fd74 <_strtod_l+0x1e4>
 803fd82:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 803fd86:	2a08      	cmp	r2, #8
 803fd88:	f200 84e4 	bhi.w	8040754 <_strtod_l+0xbc4>
 803fd8c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 803fd8e:	9208      	str	r2, [sp, #32]
 803fd90:	4602      	mov	r2, r0
 803fd92:	2000      	movs	r0, #0
 803fd94:	4604      	mov	r4, r0
 803fd96:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 803fd9a:	f100 0101 	add.w	r1, r0, #1
 803fd9e:	d012      	beq.n	803fdc6 <_strtod_l+0x236>
 803fda0:	440a      	add	r2, r1
 803fda2:	eb00 0c04 	add.w	ip, r0, r4
 803fda6:	4621      	mov	r1, r4
 803fda8:	270a      	movs	r7, #10
 803fdaa:	458c      	cmp	ip, r1
 803fdac:	d113      	bne.n	803fdd6 <_strtod_l+0x246>
 803fdae:	1821      	adds	r1, r4, r0
 803fdb0:	2908      	cmp	r1, #8
 803fdb2:	f104 0401 	add.w	r4, r4, #1
 803fdb6:	4404      	add	r4, r0
 803fdb8:	dc19      	bgt.n	803fdee <_strtod_l+0x25e>
 803fdba:	9b07      	ldr	r3, [sp, #28]
 803fdbc:	210a      	movs	r1, #10
 803fdbe:	fb01 e303 	mla	r3, r1, r3, lr
 803fdc2:	9307      	str	r3, [sp, #28]
 803fdc4:	2100      	movs	r1, #0
 803fdc6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fdc8:	1c58      	adds	r0, r3, #1
 803fdca:	901b      	str	r0, [sp, #108]	; 0x6c
 803fdcc:	785b      	ldrb	r3, [r3, #1]
 803fdce:	4608      	mov	r0, r1
 803fdd0:	e7c9      	b.n	803fd66 <_strtod_l+0x1d6>
 803fdd2:	9805      	ldr	r0, [sp, #20]
 803fdd4:	e7d3      	b.n	803fd7e <_strtod_l+0x1ee>
 803fdd6:	2908      	cmp	r1, #8
 803fdd8:	f101 0101 	add.w	r1, r1, #1
 803fddc:	dc03      	bgt.n	803fde6 <_strtod_l+0x256>
 803fdde:	9b07      	ldr	r3, [sp, #28]
 803fde0:	437b      	muls	r3, r7
 803fde2:	9307      	str	r3, [sp, #28]
 803fde4:	e7e1      	b.n	803fdaa <_strtod_l+0x21a>
 803fde6:	2910      	cmp	r1, #16
 803fde8:	bfd8      	it	le
 803fdea:	437d      	mulle	r5, r7
 803fdec:	e7dd      	b.n	803fdaa <_strtod_l+0x21a>
 803fdee:	2c10      	cmp	r4, #16
 803fdf0:	bfdc      	itt	le
 803fdf2:	210a      	movle	r1, #10
 803fdf4:	fb01 e505 	mlale	r5, r1, r5, lr
 803fdf8:	e7e4      	b.n	803fdc4 <_strtod_l+0x234>
 803fdfa:	2301      	movs	r3, #1
 803fdfc:	9304      	str	r3, [sp, #16]
 803fdfe:	e781      	b.n	803fd04 <_strtod_l+0x174>
 803fe00:	f04f 0c01 	mov.w	ip, #1
 803fe04:	1cb3      	adds	r3, r6, #2
 803fe06:	931b      	str	r3, [sp, #108]	; 0x6c
 803fe08:	78b3      	ldrb	r3, [r6, #2]
 803fe0a:	e78a      	b.n	803fd22 <_strtod_l+0x192>
 803fe0c:	f04f 0c00 	mov.w	ip, #0
 803fe10:	e7f8      	b.n	803fe04 <_strtod_l+0x274>
 803fe12:	bf00      	nop
 803fe14:	080563f4 	.word	0x080563f4
 803fe18:	7ff00000 	.word	0x7ff00000
 803fe1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fe1e:	1c5f      	adds	r7, r3, #1
 803fe20:	971b      	str	r7, [sp, #108]	; 0x6c
 803fe22:	785b      	ldrb	r3, [r3, #1]
 803fe24:	2b30      	cmp	r3, #48	; 0x30
 803fe26:	d0f9      	beq.n	803fe1c <_strtod_l+0x28c>
 803fe28:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 803fe2c:	2f08      	cmp	r7, #8
 803fe2e:	f63f af7d 	bhi.w	803fd2c <_strtod_l+0x19c>
 803fe32:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 803fe36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fe38:	930a      	str	r3, [sp, #40]	; 0x28
 803fe3a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fe3c:	1c5f      	adds	r7, r3, #1
 803fe3e:	971b      	str	r7, [sp, #108]	; 0x6c
 803fe40:	785b      	ldrb	r3, [r3, #1]
 803fe42:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 803fe46:	f1b8 0f09 	cmp.w	r8, #9
 803fe4a:	d937      	bls.n	803febc <_strtod_l+0x32c>
 803fe4c:	990a      	ldr	r1, [sp, #40]	; 0x28
 803fe4e:	1a7f      	subs	r7, r7, r1
 803fe50:	2f08      	cmp	r7, #8
 803fe52:	f644 671f 	movw	r7, #19999	; 0x4e1f
 803fe56:	dc37      	bgt.n	803fec8 <_strtod_l+0x338>
 803fe58:	45be      	cmp	lr, r7
 803fe5a:	bfa8      	it	ge
 803fe5c:	46be      	movge	lr, r7
 803fe5e:	f1bc 0f00 	cmp.w	ip, #0
 803fe62:	d001      	beq.n	803fe68 <_strtod_l+0x2d8>
 803fe64:	f1ce 0e00 	rsb	lr, lr, #0
 803fe68:	2c00      	cmp	r4, #0
 803fe6a:	d151      	bne.n	803ff10 <_strtod_l+0x380>
 803fe6c:	2800      	cmp	r0, #0
 803fe6e:	f47f aece 	bne.w	803fc0e <_strtod_l+0x7e>
 803fe72:	9a06      	ldr	r2, [sp, #24]
 803fe74:	2a00      	cmp	r2, #0
 803fe76:	f47f aeca 	bne.w	803fc0e <_strtod_l+0x7e>
 803fe7a:	9a04      	ldr	r2, [sp, #16]
 803fe7c:	2a00      	cmp	r2, #0
 803fe7e:	f47f aee4 	bne.w	803fc4a <_strtod_l+0xba>
 803fe82:	2b4e      	cmp	r3, #78	; 0x4e
 803fe84:	d027      	beq.n	803fed6 <_strtod_l+0x346>
 803fe86:	dc21      	bgt.n	803fecc <_strtod_l+0x33c>
 803fe88:	2b49      	cmp	r3, #73	; 0x49
 803fe8a:	f47f aede 	bne.w	803fc4a <_strtod_l+0xba>
 803fe8e:	49a0      	ldr	r1, [pc, #640]	; (8040110 <_strtod_l+0x580>)
 803fe90:	a81b      	add	r0, sp, #108	; 0x6c
 803fe92:	f000 ff47 	bl	8040d24 <__match>
 803fe96:	2800      	cmp	r0, #0
 803fe98:	f43f aed7 	beq.w	803fc4a <_strtod_l+0xba>
 803fe9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fe9e:	499d      	ldr	r1, [pc, #628]	; (8040114 <_strtod_l+0x584>)
 803fea0:	3b01      	subs	r3, #1
 803fea2:	a81b      	add	r0, sp, #108	; 0x6c
 803fea4:	931b      	str	r3, [sp, #108]	; 0x6c
 803fea6:	f000 ff3d 	bl	8040d24 <__match>
 803feaa:	b910      	cbnz	r0, 803feb2 <_strtod_l+0x322>
 803feac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803feae:	3301      	adds	r3, #1
 803feb0:	931b      	str	r3, [sp, #108]	; 0x6c
 803feb2:	f8df b274 	ldr.w	fp, [pc, #628]	; 8040128 <_strtod_l+0x598>
 803feb6:	f04f 0a00 	mov.w	sl, #0
 803feba:	e6a8      	b.n	803fc0e <_strtod_l+0x7e>
 803febc:	210a      	movs	r1, #10
 803febe:	fb01 3e0e 	mla	lr, r1, lr, r3
 803fec2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 803fec6:	e7b8      	b.n	803fe3a <_strtod_l+0x2aa>
 803fec8:	46be      	mov	lr, r7
 803feca:	e7c8      	b.n	803fe5e <_strtod_l+0x2ce>
 803fecc:	2b69      	cmp	r3, #105	; 0x69
 803fece:	d0de      	beq.n	803fe8e <_strtod_l+0x2fe>
 803fed0:	2b6e      	cmp	r3, #110	; 0x6e
 803fed2:	f47f aeba 	bne.w	803fc4a <_strtod_l+0xba>
 803fed6:	4990      	ldr	r1, [pc, #576]	; (8040118 <_strtod_l+0x588>)
 803fed8:	a81b      	add	r0, sp, #108	; 0x6c
 803feda:	f000 ff23 	bl	8040d24 <__match>
 803fede:	2800      	cmp	r0, #0
 803fee0:	f43f aeb3 	beq.w	803fc4a <_strtod_l+0xba>
 803fee4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fee6:	781b      	ldrb	r3, [r3, #0]
 803fee8:	2b28      	cmp	r3, #40	; 0x28
 803feea:	d10e      	bne.n	803ff0a <_strtod_l+0x37a>
 803feec:	aa1e      	add	r2, sp, #120	; 0x78
 803feee:	498b      	ldr	r1, [pc, #556]	; (804011c <_strtod_l+0x58c>)
 803fef0:	a81b      	add	r0, sp, #108	; 0x6c
 803fef2:	f000 ff2b 	bl	8040d4c <__hexnan>
 803fef6:	2805      	cmp	r0, #5
 803fef8:	d107      	bne.n	803ff0a <_strtod_l+0x37a>
 803fefa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 803fefc:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 803ff00:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 803ff04:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 803ff08:	e681      	b.n	803fc0e <_strtod_l+0x7e>
 803ff0a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8040130 <_strtod_l+0x5a0>
 803ff0e:	e7d2      	b.n	803feb6 <_strtod_l+0x326>
 803ff10:	ebae 0302 	sub.w	r3, lr, r2
 803ff14:	9306      	str	r3, [sp, #24]
 803ff16:	9b05      	ldr	r3, [sp, #20]
 803ff18:	9807      	ldr	r0, [sp, #28]
 803ff1a:	2b00      	cmp	r3, #0
 803ff1c:	bf08      	it	eq
 803ff1e:	4623      	moveq	r3, r4
 803ff20:	2c10      	cmp	r4, #16
 803ff22:	9305      	str	r3, [sp, #20]
 803ff24:	46a0      	mov	r8, r4
 803ff26:	bfa8      	it	ge
 803ff28:	f04f 0810 	movge.w	r8, #16
 803ff2c:	f7e0 fb22 	bl	8020574 <__aeabi_ui2d>
 803ff30:	2c09      	cmp	r4, #9
 803ff32:	4682      	mov	sl, r0
 803ff34:	468b      	mov	fp, r1
 803ff36:	dc13      	bgt.n	803ff60 <_strtod_l+0x3d0>
 803ff38:	9b06      	ldr	r3, [sp, #24]
 803ff3a:	2b00      	cmp	r3, #0
 803ff3c:	f43f ae67 	beq.w	803fc0e <_strtod_l+0x7e>
 803ff40:	9b06      	ldr	r3, [sp, #24]
 803ff42:	dd7a      	ble.n	804003a <_strtod_l+0x4aa>
 803ff44:	2b16      	cmp	r3, #22
 803ff46:	dc61      	bgt.n	804000c <_strtod_l+0x47c>
 803ff48:	4a75      	ldr	r2, [pc, #468]	; (8040120 <_strtod_l+0x590>)
 803ff4a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 803ff4e:	e9de 0100 	ldrd	r0, r1, [lr]
 803ff52:	4652      	mov	r2, sl
 803ff54:	465b      	mov	r3, fp
 803ff56:	f7e0 fb87 	bl	8020668 <__aeabi_dmul>
 803ff5a:	4682      	mov	sl, r0
 803ff5c:	468b      	mov	fp, r1
 803ff5e:	e656      	b.n	803fc0e <_strtod_l+0x7e>
 803ff60:	4b6f      	ldr	r3, [pc, #444]	; (8040120 <_strtod_l+0x590>)
 803ff62:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 803ff66:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 803ff6a:	f7e0 fb7d 	bl	8020668 <__aeabi_dmul>
 803ff6e:	4606      	mov	r6, r0
 803ff70:	4628      	mov	r0, r5
 803ff72:	460f      	mov	r7, r1
 803ff74:	f7e0 fafe 	bl	8020574 <__aeabi_ui2d>
 803ff78:	4602      	mov	r2, r0
 803ff7a:	460b      	mov	r3, r1
 803ff7c:	4630      	mov	r0, r6
 803ff7e:	4639      	mov	r1, r7
 803ff80:	f7e0 f9bc 	bl	80202fc <__adddf3>
 803ff84:	2c0f      	cmp	r4, #15
 803ff86:	4682      	mov	sl, r0
 803ff88:	468b      	mov	fp, r1
 803ff8a:	ddd5      	ble.n	803ff38 <_strtod_l+0x3a8>
 803ff8c:	9b06      	ldr	r3, [sp, #24]
 803ff8e:	eba4 0808 	sub.w	r8, r4, r8
 803ff92:	4498      	add	r8, r3
 803ff94:	f1b8 0f00 	cmp.w	r8, #0
 803ff98:	f340 8096 	ble.w	80400c8 <_strtod_l+0x538>
 803ff9c:	f018 030f 	ands.w	r3, r8, #15
 803ffa0:	d00a      	beq.n	803ffb8 <_strtod_l+0x428>
 803ffa2:	495f      	ldr	r1, [pc, #380]	; (8040120 <_strtod_l+0x590>)
 803ffa4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 803ffa8:	4652      	mov	r2, sl
 803ffaa:	465b      	mov	r3, fp
 803ffac:	e9d1 0100 	ldrd	r0, r1, [r1]
 803ffb0:	f7e0 fb5a 	bl	8020668 <__aeabi_dmul>
 803ffb4:	4682      	mov	sl, r0
 803ffb6:	468b      	mov	fp, r1
 803ffb8:	f038 080f 	bics.w	r8, r8, #15
 803ffbc:	d073      	beq.n	80400a6 <_strtod_l+0x516>
 803ffbe:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 803ffc2:	dd47      	ble.n	8040054 <_strtod_l+0x4c4>
 803ffc4:	2400      	movs	r4, #0
 803ffc6:	46a0      	mov	r8, r4
 803ffc8:	9407      	str	r4, [sp, #28]
 803ffca:	9405      	str	r4, [sp, #20]
 803ffcc:	2322      	movs	r3, #34	; 0x22
 803ffce:	f8df b158 	ldr.w	fp, [pc, #344]	; 8040128 <_strtod_l+0x598>
 803ffd2:	f8c9 3000 	str.w	r3, [r9]
 803ffd6:	f04f 0a00 	mov.w	sl, #0
 803ffda:	9b07      	ldr	r3, [sp, #28]
 803ffdc:	2b00      	cmp	r3, #0
 803ffde:	f43f ae16 	beq.w	803fc0e <_strtod_l+0x7e>
 803ffe2:	991c      	ldr	r1, [sp, #112]	; 0x70
 803ffe4:	4648      	mov	r0, r9
 803ffe6:	f000 ff89 	bl	8040efc <_Bfree>
 803ffea:	9905      	ldr	r1, [sp, #20]
 803ffec:	4648      	mov	r0, r9
 803ffee:	f000 ff85 	bl	8040efc <_Bfree>
 803fff2:	4641      	mov	r1, r8
 803fff4:	4648      	mov	r0, r9
 803fff6:	f000 ff81 	bl	8040efc <_Bfree>
 803fffa:	9907      	ldr	r1, [sp, #28]
 803fffc:	4648      	mov	r0, r9
 803fffe:	f000 ff7d 	bl	8040efc <_Bfree>
 8040002:	4621      	mov	r1, r4
 8040004:	4648      	mov	r0, r9
 8040006:	f000 ff79 	bl	8040efc <_Bfree>
 804000a:	e600      	b.n	803fc0e <_strtod_l+0x7e>
 804000c:	9a06      	ldr	r2, [sp, #24]
 804000e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8040012:	4293      	cmp	r3, r2
 8040014:	dbba      	blt.n	803ff8c <_strtod_l+0x3fc>
 8040016:	4d42      	ldr	r5, [pc, #264]	; (8040120 <_strtod_l+0x590>)
 8040018:	f1c4 040f 	rsb	r4, r4, #15
 804001c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8040020:	4652      	mov	r2, sl
 8040022:	465b      	mov	r3, fp
 8040024:	e9d1 0100 	ldrd	r0, r1, [r1]
 8040028:	f7e0 fb1e 	bl	8020668 <__aeabi_dmul>
 804002c:	9b06      	ldr	r3, [sp, #24]
 804002e:	1b1c      	subs	r4, r3, r4
 8040030:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8040034:	e9d5 2300 	ldrd	r2, r3, [r5]
 8040038:	e78d      	b.n	803ff56 <_strtod_l+0x3c6>
 804003a:	f113 0f16 	cmn.w	r3, #22
 804003e:	dba5      	blt.n	803ff8c <_strtod_l+0x3fc>
 8040040:	4a37      	ldr	r2, [pc, #220]	; (8040120 <_strtod_l+0x590>)
 8040042:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8040046:	e9d2 2300 	ldrd	r2, r3, [r2]
 804004a:	4650      	mov	r0, sl
 804004c:	4659      	mov	r1, fp
 804004e:	f7e0 fc35 	bl	80208bc <__aeabi_ddiv>
 8040052:	e782      	b.n	803ff5a <_strtod_l+0x3ca>
 8040054:	2300      	movs	r3, #0
 8040056:	4e33      	ldr	r6, [pc, #204]	; (8040124 <_strtod_l+0x594>)
 8040058:	ea4f 1828 	mov.w	r8, r8, asr #4
 804005c:	4650      	mov	r0, sl
 804005e:	4659      	mov	r1, fp
 8040060:	461d      	mov	r5, r3
 8040062:	f1b8 0f01 	cmp.w	r8, #1
 8040066:	dc21      	bgt.n	80400ac <_strtod_l+0x51c>
 8040068:	b10b      	cbz	r3, 804006e <_strtod_l+0x4de>
 804006a:	4682      	mov	sl, r0
 804006c:	468b      	mov	fp, r1
 804006e:	4b2d      	ldr	r3, [pc, #180]	; (8040124 <_strtod_l+0x594>)
 8040070:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8040074:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8040078:	4652      	mov	r2, sl
 804007a:	465b      	mov	r3, fp
 804007c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8040080:	f7e0 faf2 	bl	8020668 <__aeabi_dmul>
 8040084:	4b28      	ldr	r3, [pc, #160]	; (8040128 <_strtod_l+0x598>)
 8040086:	460a      	mov	r2, r1
 8040088:	400b      	ands	r3, r1
 804008a:	4928      	ldr	r1, [pc, #160]	; (804012c <_strtod_l+0x59c>)
 804008c:	428b      	cmp	r3, r1
 804008e:	4682      	mov	sl, r0
 8040090:	d898      	bhi.n	803ffc4 <_strtod_l+0x434>
 8040092:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8040096:	428b      	cmp	r3, r1
 8040098:	bf86      	itte	hi
 804009a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8040134 <_strtod_l+0x5a4>
 804009e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 80400a2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80400a6:	2300      	movs	r3, #0
 80400a8:	9304      	str	r3, [sp, #16]
 80400aa:	e077      	b.n	804019c <_strtod_l+0x60c>
 80400ac:	f018 0f01 	tst.w	r8, #1
 80400b0:	d006      	beq.n	80400c0 <_strtod_l+0x530>
 80400b2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80400b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80400ba:	f7e0 fad5 	bl	8020668 <__aeabi_dmul>
 80400be:	2301      	movs	r3, #1
 80400c0:	3501      	adds	r5, #1
 80400c2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80400c6:	e7cc      	b.n	8040062 <_strtod_l+0x4d2>
 80400c8:	d0ed      	beq.n	80400a6 <_strtod_l+0x516>
 80400ca:	f1c8 0800 	rsb	r8, r8, #0
 80400ce:	f018 020f 	ands.w	r2, r8, #15
 80400d2:	d00a      	beq.n	80400ea <_strtod_l+0x55a>
 80400d4:	4b12      	ldr	r3, [pc, #72]	; (8040120 <_strtod_l+0x590>)
 80400d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80400da:	4650      	mov	r0, sl
 80400dc:	4659      	mov	r1, fp
 80400de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80400e2:	f7e0 fbeb 	bl	80208bc <__aeabi_ddiv>
 80400e6:	4682      	mov	sl, r0
 80400e8:	468b      	mov	fp, r1
 80400ea:	ea5f 1828 	movs.w	r8, r8, asr #4
 80400ee:	d0da      	beq.n	80400a6 <_strtod_l+0x516>
 80400f0:	f1b8 0f1f 	cmp.w	r8, #31
 80400f4:	dd20      	ble.n	8040138 <_strtod_l+0x5a8>
 80400f6:	2400      	movs	r4, #0
 80400f8:	46a0      	mov	r8, r4
 80400fa:	9407      	str	r4, [sp, #28]
 80400fc:	9405      	str	r4, [sp, #20]
 80400fe:	2322      	movs	r3, #34	; 0x22
 8040100:	f04f 0a00 	mov.w	sl, #0
 8040104:	f04f 0b00 	mov.w	fp, #0
 8040108:	f8c9 3000 	str.w	r3, [r9]
 804010c:	e765      	b.n	803ffda <_strtod_l+0x44a>
 804010e:	bf00      	nop
 8040110:	080563e8 	.word	0x080563e8
 8040114:	080563eb 	.word	0x080563eb
 8040118:	080563f1 	.word	0x080563f1
 804011c:	08056408 	.word	0x08056408
 8040120:	08056480 	.word	0x08056480
 8040124:	08056458 	.word	0x08056458
 8040128:	7ff00000 	.word	0x7ff00000
 804012c:	7ca00000 	.word	0x7ca00000
 8040130:	fff80000 	.word	0xfff80000
 8040134:	7fefffff 	.word	0x7fefffff
 8040138:	f018 0310 	ands.w	r3, r8, #16
 804013c:	bf18      	it	ne
 804013e:	236a      	movne	r3, #106	; 0x6a
 8040140:	4da0      	ldr	r5, [pc, #640]	; (80403c4 <_strtod_l+0x834>)
 8040142:	9304      	str	r3, [sp, #16]
 8040144:	4650      	mov	r0, sl
 8040146:	4659      	mov	r1, fp
 8040148:	2300      	movs	r3, #0
 804014a:	f1b8 0f00 	cmp.w	r8, #0
 804014e:	f300 810a 	bgt.w	8040366 <_strtod_l+0x7d6>
 8040152:	b10b      	cbz	r3, 8040158 <_strtod_l+0x5c8>
 8040154:	4682      	mov	sl, r0
 8040156:	468b      	mov	fp, r1
 8040158:	9b04      	ldr	r3, [sp, #16]
 804015a:	b1bb      	cbz	r3, 804018c <_strtod_l+0x5fc>
 804015c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8040160:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8040164:	2b00      	cmp	r3, #0
 8040166:	4659      	mov	r1, fp
 8040168:	dd10      	ble.n	804018c <_strtod_l+0x5fc>
 804016a:	2b1f      	cmp	r3, #31
 804016c:	f340 8107 	ble.w	804037e <_strtod_l+0x7ee>
 8040170:	2b34      	cmp	r3, #52	; 0x34
 8040172:	bfde      	ittt	le
 8040174:	3b20      	suble	r3, #32
 8040176:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 804017a:	fa02 f303 	lslle.w	r3, r2, r3
 804017e:	f04f 0a00 	mov.w	sl, #0
 8040182:	bfcc      	ite	gt
 8040184:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8040188:	ea03 0b01 	andle.w	fp, r3, r1
 804018c:	2200      	movs	r2, #0
 804018e:	2300      	movs	r3, #0
 8040190:	4650      	mov	r0, sl
 8040192:	4659      	mov	r1, fp
 8040194:	f7e0 fcd0 	bl	8020b38 <__aeabi_dcmpeq>
 8040198:	2800      	cmp	r0, #0
 804019a:	d1ac      	bne.n	80400f6 <_strtod_l+0x566>
 804019c:	9b07      	ldr	r3, [sp, #28]
 804019e:	9300      	str	r3, [sp, #0]
 80401a0:	9a05      	ldr	r2, [sp, #20]
 80401a2:	9908      	ldr	r1, [sp, #32]
 80401a4:	4623      	mov	r3, r4
 80401a6:	4648      	mov	r0, r9
 80401a8:	f000 fefa 	bl	8040fa0 <__s2b>
 80401ac:	9007      	str	r0, [sp, #28]
 80401ae:	2800      	cmp	r0, #0
 80401b0:	f43f af08 	beq.w	803ffc4 <_strtod_l+0x434>
 80401b4:	9a06      	ldr	r2, [sp, #24]
 80401b6:	9b06      	ldr	r3, [sp, #24]
 80401b8:	2a00      	cmp	r2, #0
 80401ba:	f1c3 0300 	rsb	r3, r3, #0
 80401be:	bfa8      	it	ge
 80401c0:	2300      	movge	r3, #0
 80401c2:	930e      	str	r3, [sp, #56]	; 0x38
 80401c4:	2400      	movs	r4, #0
 80401c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80401ca:	9316      	str	r3, [sp, #88]	; 0x58
 80401cc:	46a0      	mov	r8, r4
 80401ce:	9b07      	ldr	r3, [sp, #28]
 80401d0:	4648      	mov	r0, r9
 80401d2:	6859      	ldr	r1, [r3, #4]
 80401d4:	f000 fe5e 	bl	8040e94 <_Balloc>
 80401d8:	9005      	str	r0, [sp, #20]
 80401da:	2800      	cmp	r0, #0
 80401dc:	f43f aef6 	beq.w	803ffcc <_strtod_l+0x43c>
 80401e0:	9b07      	ldr	r3, [sp, #28]
 80401e2:	691a      	ldr	r2, [r3, #16]
 80401e4:	3202      	adds	r2, #2
 80401e6:	f103 010c 	add.w	r1, r3, #12
 80401ea:	0092      	lsls	r2, r2, #2
 80401ec:	300c      	adds	r0, #12
 80401ee:	f7ff fc54 	bl	803fa9a <memcpy>
 80401f2:	aa1e      	add	r2, sp, #120	; 0x78
 80401f4:	a91d      	add	r1, sp, #116	; 0x74
 80401f6:	ec4b ab10 	vmov	d0, sl, fp
 80401fa:	4648      	mov	r0, r9
 80401fc:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8040200:	f001 f98a 	bl	8041518 <__d2b>
 8040204:	901c      	str	r0, [sp, #112]	; 0x70
 8040206:	2800      	cmp	r0, #0
 8040208:	f43f aee0 	beq.w	803ffcc <_strtod_l+0x43c>
 804020c:	2101      	movs	r1, #1
 804020e:	4648      	mov	r0, r9
 8040210:	f000 ff52 	bl	80410b8 <__i2b>
 8040214:	4680      	mov	r8, r0
 8040216:	2800      	cmp	r0, #0
 8040218:	f43f aed8 	beq.w	803ffcc <_strtod_l+0x43c>
 804021c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 804021e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8040220:	2e00      	cmp	r6, #0
 8040222:	bfab      	itete	ge
 8040224:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8040226:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8040228:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 804022a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 804022c:	bfac      	ite	ge
 804022e:	18f7      	addge	r7, r6, r3
 8040230:	1b9d      	sublt	r5, r3, r6
 8040232:	9b04      	ldr	r3, [sp, #16]
 8040234:	1af6      	subs	r6, r6, r3
 8040236:	4416      	add	r6, r2
 8040238:	4b63      	ldr	r3, [pc, #396]	; (80403c8 <_strtod_l+0x838>)
 804023a:	3e01      	subs	r6, #1
 804023c:	429e      	cmp	r6, r3
 804023e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8040242:	f280 80af 	bge.w	80403a4 <_strtod_l+0x814>
 8040246:	1b9b      	subs	r3, r3, r6
 8040248:	2b1f      	cmp	r3, #31
 804024a:	eba2 0203 	sub.w	r2, r2, r3
 804024e:	f04f 0101 	mov.w	r1, #1
 8040252:	f300 809b 	bgt.w	804038c <_strtod_l+0x7fc>
 8040256:	fa01 f303 	lsl.w	r3, r1, r3
 804025a:	930f      	str	r3, [sp, #60]	; 0x3c
 804025c:	2300      	movs	r3, #0
 804025e:	930a      	str	r3, [sp, #40]	; 0x28
 8040260:	18be      	adds	r6, r7, r2
 8040262:	9b04      	ldr	r3, [sp, #16]
 8040264:	42b7      	cmp	r7, r6
 8040266:	4415      	add	r5, r2
 8040268:	441d      	add	r5, r3
 804026a:	463b      	mov	r3, r7
 804026c:	bfa8      	it	ge
 804026e:	4633      	movge	r3, r6
 8040270:	42ab      	cmp	r3, r5
 8040272:	bfa8      	it	ge
 8040274:	462b      	movge	r3, r5
 8040276:	2b00      	cmp	r3, #0
 8040278:	bfc2      	ittt	gt
 804027a:	1af6      	subgt	r6, r6, r3
 804027c:	1aed      	subgt	r5, r5, r3
 804027e:	1aff      	subgt	r7, r7, r3
 8040280:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8040282:	b1bb      	cbz	r3, 80402b4 <_strtod_l+0x724>
 8040284:	4641      	mov	r1, r8
 8040286:	461a      	mov	r2, r3
 8040288:	4648      	mov	r0, r9
 804028a:	f000 ffb5 	bl	80411f8 <__pow5mult>
 804028e:	4680      	mov	r8, r0
 8040290:	2800      	cmp	r0, #0
 8040292:	f43f ae9b 	beq.w	803ffcc <_strtod_l+0x43c>
 8040296:	4601      	mov	r1, r0
 8040298:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 804029a:	4648      	mov	r0, r9
 804029c:	f000 ff15 	bl	80410ca <__multiply>
 80402a0:	900c      	str	r0, [sp, #48]	; 0x30
 80402a2:	2800      	cmp	r0, #0
 80402a4:	f43f ae92 	beq.w	803ffcc <_strtod_l+0x43c>
 80402a8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80402aa:	4648      	mov	r0, r9
 80402ac:	f000 fe26 	bl	8040efc <_Bfree>
 80402b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80402b2:	931c      	str	r3, [sp, #112]	; 0x70
 80402b4:	2e00      	cmp	r6, #0
 80402b6:	dc7a      	bgt.n	80403ae <_strtod_l+0x81e>
 80402b8:	9b06      	ldr	r3, [sp, #24]
 80402ba:	2b00      	cmp	r3, #0
 80402bc:	dd08      	ble.n	80402d0 <_strtod_l+0x740>
 80402be:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80402c0:	9905      	ldr	r1, [sp, #20]
 80402c2:	4648      	mov	r0, r9
 80402c4:	f000 ff98 	bl	80411f8 <__pow5mult>
 80402c8:	9005      	str	r0, [sp, #20]
 80402ca:	2800      	cmp	r0, #0
 80402cc:	f43f ae7e 	beq.w	803ffcc <_strtod_l+0x43c>
 80402d0:	2d00      	cmp	r5, #0
 80402d2:	dd08      	ble.n	80402e6 <_strtod_l+0x756>
 80402d4:	462a      	mov	r2, r5
 80402d6:	9905      	ldr	r1, [sp, #20]
 80402d8:	4648      	mov	r0, r9
 80402da:	f000 ffdb 	bl	8041294 <__lshift>
 80402de:	9005      	str	r0, [sp, #20]
 80402e0:	2800      	cmp	r0, #0
 80402e2:	f43f ae73 	beq.w	803ffcc <_strtod_l+0x43c>
 80402e6:	2f00      	cmp	r7, #0
 80402e8:	dd08      	ble.n	80402fc <_strtod_l+0x76c>
 80402ea:	4641      	mov	r1, r8
 80402ec:	463a      	mov	r2, r7
 80402ee:	4648      	mov	r0, r9
 80402f0:	f000 ffd0 	bl	8041294 <__lshift>
 80402f4:	4680      	mov	r8, r0
 80402f6:	2800      	cmp	r0, #0
 80402f8:	f43f ae68 	beq.w	803ffcc <_strtod_l+0x43c>
 80402fc:	9a05      	ldr	r2, [sp, #20]
 80402fe:	991c      	ldr	r1, [sp, #112]	; 0x70
 8040300:	4648      	mov	r0, r9
 8040302:	f001 f835 	bl	8041370 <__mdiff>
 8040306:	4604      	mov	r4, r0
 8040308:	2800      	cmp	r0, #0
 804030a:	f43f ae5f 	beq.w	803ffcc <_strtod_l+0x43c>
 804030e:	68c3      	ldr	r3, [r0, #12]
 8040310:	930c      	str	r3, [sp, #48]	; 0x30
 8040312:	2300      	movs	r3, #0
 8040314:	60c3      	str	r3, [r0, #12]
 8040316:	4641      	mov	r1, r8
 8040318:	f001 f810 	bl	804133c <__mcmp>
 804031c:	2800      	cmp	r0, #0
 804031e:	da55      	bge.n	80403cc <_strtod_l+0x83c>
 8040320:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8040322:	b9e3      	cbnz	r3, 804035e <_strtod_l+0x7ce>
 8040324:	f1ba 0f00 	cmp.w	sl, #0
 8040328:	d119      	bne.n	804035e <_strtod_l+0x7ce>
 804032a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 804032e:	b9b3      	cbnz	r3, 804035e <_strtod_l+0x7ce>
 8040330:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8040334:	0d1b      	lsrs	r3, r3, #20
 8040336:	051b      	lsls	r3, r3, #20
 8040338:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 804033c:	d90f      	bls.n	804035e <_strtod_l+0x7ce>
 804033e:	6963      	ldr	r3, [r4, #20]
 8040340:	b913      	cbnz	r3, 8040348 <_strtod_l+0x7b8>
 8040342:	6923      	ldr	r3, [r4, #16]
 8040344:	2b01      	cmp	r3, #1
 8040346:	dd0a      	ble.n	804035e <_strtod_l+0x7ce>
 8040348:	4621      	mov	r1, r4
 804034a:	2201      	movs	r2, #1
 804034c:	4648      	mov	r0, r9
 804034e:	f000 ffa1 	bl	8041294 <__lshift>
 8040352:	4641      	mov	r1, r8
 8040354:	4604      	mov	r4, r0
 8040356:	f000 fff1 	bl	804133c <__mcmp>
 804035a:	2800      	cmp	r0, #0
 804035c:	dc67      	bgt.n	804042e <_strtod_l+0x89e>
 804035e:	9b04      	ldr	r3, [sp, #16]
 8040360:	2b00      	cmp	r3, #0
 8040362:	d171      	bne.n	8040448 <_strtod_l+0x8b8>
 8040364:	e63d      	b.n	803ffe2 <_strtod_l+0x452>
 8040366:	f018 0f01 	tst.w	r8, #1
 804036a:	d004      	beq.n	8040376 <_strtod_l+0x7e6>
 804036c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8040370:	f7e0 f97a 	bl	8020668 <__aeabi_dmul>
 8040374:	2301      	movs	r3, #1
 8040376:	ea4f 0868 	mov.w	r8, r8, asr #1
 804037a:	3508      	adds	r5, #8
 804037c:	e6e5      	b.n	804014a <_strtod_l+0x5ba>
 804037e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8040382:	fa02 f303 	lsl.w	r3, r2, r3
 8040386:	ea03 0a0a 	and.w	sl, r3, sl
 804038a:	e6ff      	b.n	804018c <_strtod_l+0x5fc>
 804038c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8040390:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8040394:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8040398:	36e2      	adds	r6, #226	; 0xe2
 804039a:	fa01 f306 	lsl.w	r3, r1, r6
 804039e:	930a      	str	r3, [sp, #40]	; 0x28
 80403a0:	910f      	str	r1, [sp, #60]	; 0x3c
 80403a2:	e75d      	b.n	8040260 <_strtod_l+0x6d0>
 80403a4:	2300      	movs	r3, #0
 80403a6:	930a      	str	r3, [sp, #40]	; 0x28
 80403a8:	2301      	movs	r3, #1
 80403aa:	930f      	str	r3, [sp, #60]	; 0x3c
 80403ac:	e758      	b.n	8040260 <_strtod_l+0x6d0>
 80403ae:	4632      	mov	r2, r6
 80403b0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80403b2:	4648      	mov	r0, r9
 80403b4:	f000 ff6e 	bl	8041294 <__lshift>
 80403b8:	901c      	str	r0, [sp, #112]	; 0x70
 80403ba:	2800      	cmp	r0, #0
 80403bc:	f47f af7c 	bne.w	80402b8 <_strtod_l+0x728>
 80403c0:	e604      	b.n	803ffcc <_strtod_l+0x43c>
 80403c2:	bf00      	nop
 80403c4:	08056420 	.word	0x08056420
 80403c8:	fffffc02 	.word	0xfffffc02
 80403cc:	465d      	mov	r5, fp
 80403ce:	f040 8086 	bne.w	80404de <_strtod_l+0x94e>
 80403d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80403d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80403d8:	b32a      	cbz	r2, 8040426 <_strtod_l+0x896>
 80403da:	4aaf      	ldr	r2, [pc, #700]	; (8040698 <_strtod_l+0xb08>)
 80403dc:	4293      	cmp	r3, r2
 80403de:	d153      	bne.n	8040488 <_strtod_l+0x8f8>
 80403e0:	9b04      	ldr	r3, [sp, #16]
 80403e2:	4650      	mov	r0, sl
 80403e4:	b1d3      	cbz	r3, 804041c <_strtod_l+0x88c>
 80403e6:	4aad      	ldr	r2, [pc, #692]	; (804069c <_strtod_l+0xb0c>)
 80403e8:	402a      	ands	r2, r5
 80403ea:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80403ee:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80403f2:	d816      	bhi.n	8040422 <_strtod_l+0x892>
 80403f4:	0d12      	lsrs	r2, r2, #20
 80403f6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80403fa:	fa01 f303 	lsl.w	r3, r1, r3
 80403fe:	4298      	cmp	r0, r3
 8040400:	d142      	bne.n	8040488 <_strtod_l+0x8f8>
 8040402:	4ba7      	ldr	r3, [pc, #668]	; (80406a0 <_strtod_l+0xb10>)
 8040404:	429d      	cmp	r5, r3
 8040406:	d102      	bne.n	804040e <_strtod_l+0x87e>
 8040408:	3001      	adds	r0, #1
 804040a:	f43f addf 	beq.w	803ffcc <_strtod_l+0x43c>
 804040e:	4ba3      	ldr	r3, [pc, #652]	; (804069c <_strtod_l+0xb0c>)
 8040410:	402b      	ands	r3, r5
 8040412:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8040416:	f04f 0a00 	mov.w	sl, #0
 804041a:	e7a0      	b.n	804035e <_strtod_l+0x7ce>
 804041c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8040420:	e7ed      	b.n	80403fe <_strtod_l+0x86e>
 8040422:	460b      	mov	r3, r1
 8040424:	e7eb      	b.n	80403fe <_strtod_l+0x86e>
 8040426:	bb7b      	cbnz	r3, 8040488 <_strtod_l+0x8f8>
 8040428:	f1ba 0f00 	cmp.w	sl, #0
 804042c:	d12c      	bne.n	8040488 <_strtod_l+0x8f8>
 804042e:	9904      	ldr	r1, [sp, #16]
 8040430:	4a9a      	ldr	r2, [pc, #616]	; (804069c <_strtod_l+0xb0c>)
 8040432:	465b      	mov	r3, fp
 8040434:	b1f1      	cbz	r1, 8040474 <_strtod_l+0x8e4>
 8040436:	ea02 010b 	and.w	r1, r2, fp
 804043a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 804043e:	dc19      	bgt.n	8040474 <_strtod_l+0x8e4>
 8040440:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8040444:	f77f ae5b 	ble.w	80400fe <_strtod_l+0x56e>
 8040448:	4a96      	ldr	r2, [pc, #600]	; (80406a4 <_strtod_l+0xb14>)
 804044a:	2300      	movs	r3, #0
 804044c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8040450:	4650      	mov	r0, sl
 8040452:	4659      	mov	r1, fp
 8040454:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8040458:	f7e0 f906 	bl	8020668 <__aeabi_dmul>
 804045c:	4682      	mov	sl, r0
 804045e:	468b      	mov	fp, r1
 8040460:	2900      	cmp	r1, #0
 8040462:	f47f adbe 	bne.w	803ffe2 <_strtod_l+0x452>
 8040466:	2800      	cmp	r0, #0
 8040468:	f47f adbb 	bne.w	803ffe2 <_strtod_l+0x452>
 804046c:	2322      	movs	r3, #34	; 0x22
 804046e:	f8c9 3000 	str.w	r3, [r9]
 8040472:	e5b6      	b.n	803ffe2 <_strtod_l+0x452>
 8040474:	4013      	ands	r3, r2
 8040476:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 804047a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 804047e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8040482:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8040486:	e76a      	b.n	804035e <_strtod_l+0x7ce>
 8040488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 804048a:	b193      	cbz	r3, 80404b2 <_strtod_l+0x922>
 804048c:	422b      	tst	r3, r5
 804048e:	f43f af66 	beq.w	804035e <_strtod_l+0x7ce>
 8040492:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8040494:	9a04      	ldr	r2, [sp, #16]
 8040496:	4650      	mov	r0, sl
 8040498:	4659      	mov	r1, fp
 804049a:	b173      	cbz	r3, 80404ba <_strtod_l+0x92a>
 804049c:	f7ff fb5c 	bl	803fb58 <sulp>
 80404a0:	4602      	mov	r2, r0
 80404a2:	460b      	mov	r3, r1
 80404a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80404a8:	f7df ff28 	bl	80202fc <__adddf3>
 80404ac:	4682      	mov	sl, r0
 80404ae:	468b      	mov	fp, r1
 80404b0:	e755      	b.n	804035e <_strtod_l+0x7ce>
 80404b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80404b4:	ea13 0f0a 	tst.w	r3, sl
 80404b8:	e7e9      	b.n	804048e <_strtod_l+0x8fe>
 80404ba:	f7ff fb4d 	bl	803fb58 <sulp>
 80404be:	4602      	mov	r2, r0
 80404c0:	460b      	mov	r3, r1
 80404c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80404c6:	f7df ff17 	bl	80202f8 <__aeabi_dsub>
 80404ca:	2200      	movs	r2, #0
 80404cc:	2300      	movs	r3, #0
 80404ce:	4682      	mov	sl, r0
 80404d0:	468b      	mov	fp, r1
 80404d2:	f7e0 fb31 	bl	8020b38 <__aeabi_dcmpeq>
 80404d6:	2800      	cmp	r0, #0
 80404d8:	f47f ae11 	bne.w	80400fe <_strtod_l+0x56e>
 80404dc:	e73f      	b.n	804035e <_strtod_l+0x7ce>
 80404de:	4641      	mov	r1, r8
 80404e0:	4620      	mov	r0, r4
 80404e2:	f001 f868 	bl	80415b6 <__ratio>
 80404e6:	ec57 6b10 	vmov	r6, r7, d0
 80404ea:	2200      	movs	r2, #0
 80404ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80404f0:	ee10 0a10 	vmov	r0, s0
 80404f4:	4639      	mov	r1, r7
 80404f6:	f7e0 fb33 	bl	8020b60 <__aeabi_dcmple>
 80404fa:	2800      	cmp	r0, #0
 80404fc:	d077      	beq.n	80405ee <_strtod_l+0xa5e>
 80404fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8040500:	2b00      	cmp	r3, #0
 8040502:	d04a      	beq.n	804059a <_strtod_l+0xa0a>
 8040504:	4b68      	ldr	r3, [pc, #416]	; (80406a8 <_strtod_l+0xb18>)
 8040506:	2200      	movs	r2, #0
 8040508:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 804050c:	4f66      	ldr	r7, [pc, #408]	; (80406a8 <_strtod_l+0xb18>)
 804050e:	2600      	movs	r6, #0
 8040510:	4b62      	ldr	r3, [pc, #392]	; (804069c <_strtod_l+0xb0c>)
 8040512:	402b      	ands	r3, r5
 8040514:	930f      	str	r3, [sp, #60]	; 0x3c
 8040516:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8040518:	4b64      	ldr	r3, [pc, #400]	; (80406ac <_strtod_l+0xb1c>)
 804051a:	429a      	cmp	r2, r3
 804051c:	f040 80ce 	bne.w	80406bc <_strtod_l+0xb2c>
 8040520:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8040524:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8040528:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 804052c:	ec4b ab10 	vmov	d0, sl, fp
 8040530:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8040534:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8040538:	f000 ff78 	bl	804142c <__ulp>
 804053c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8040540:	ec53 2b10 	vmov	r2, r3, d0
 8040544:	f7e0 f890 	bl	8020668 <__aeabi_dmul>
 8040548:	4652      	mov	r2, sl
 804054a:	465b      	mov	r3, fp
 804054c:	f7df fed6 	bl	80202fc <__adddf3>
 8040550:	460b      	mov	r3, r1
 8040552:	4952      	ldr	r1, [pc, #328]	; (804069c <_strtod_l+0xb0c>)
 8040554:	4a56      	ldr	r2, [pc, #344]	; (80406b0 <_strtod_l+0xb20>)
 8040556:	4019      	ands	r1, r3
 8040558:	4291      	cmp	r1, r2
 804055a:	4682      	mov	sl, r0
 804055c:	d95b      	bls.n	8040616 <_strtod_l+0xa86>
 804055e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8040560:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8040564:	4293      	cmp	r3, r2
 8040566:	d103      	bne.n	8040570 <_strtod_l+0x9e0>
 8040568:	9b08      	ldr	r3, [sp, #32]
 804056a:	3301      	adds	r3, #1
 804056c:	f43f ad2e 	beq.w	803ffcc <_strtod_l+0x43c>
 8040570:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80406a0 <_strtod_l+0xb10>
 8040574:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8040578:	991c      	ldr	r1, [sp, #112]	; 0x70
 804057a:	4648      	mov	r0, r9
 804057c:	f000 fcbe 	bl	8040efc <_Bfree>
 8040580:	9905      	ldr	r1, [sp, #20]
 8040582:	4648      	mov	r0, r9
 8040584:	f000 fcba 	bl	8040efc <_Bfree>
 8040588:	4641      	mov	r1, r8
 804058a:	4648      	mov	r0, r9
 804058c:	f000 fcb6 	bl	8040efc <_Bfree>
 8040590:	4621      	mov	r1, r4
 8040592:	4648      	mov	r0, r9
 8040594:	f000 fcb2 	bl	8040efc <_Bfree>
 8040598:	e619      	b.n	80401ce <_strtod_l+0x63e>
 804059a:	f1ba 0f00 	cmp.w	sl, #0
 804059e:	d11a      	bne.n	80405d6 <_strtod_l+0xa46>
 80405a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80405a4:	b9eb      	cbnz	r3, 80405e2 <_strtod_l+0xa52>
 80405a6:	2200      	movs	r2, #0
 80405a8:	4b3f      	ldr	r3, [pc, #252]	; (80406a8 <_strtod_l+0xb18>)
 80405aa:	4630      	mov	r0, r6
 80405ac:	4639      	mov	r1, r7
 80405ae:	f7e0 facd 	bl	8020b4c <__aeabi_dcmplt>
 80405b2:	b9c8      	cbnz	r0, 80405e8 <_strtod_l+0xa58>
 80405b4:	4630      	mov	r0, r6
 80405b6:	4639      	mov	r1, r7
 80405b8:	2200      	movs	r2, #0
 80405ba:	4b3e      	ldr	r3, [pc, #248]	; (80406b4 <_strtod_l+0xb24>)
 80405bc:	f7e0 f854 	bl	8020668 <__aeabi_dmul>
 80405c0:	4606      	mov	r6, r0
 80405c2:	460f      	mov	r7, r1
 80405c4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80405c8:	9618      	str	r6, [sp, #96]	; 0x60
 80405ca:	9319      	str	r3, [sp, #100]	; 0x64
 80405cc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80405d0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80405d4:	e79c      	b.n	8040510 <_strtod_l+0x980>
 80405d6:	f1ba 0f01 	cmp.w	sl, #1
 80405da:	d102      	bne.n	80405e2 <_strtod_l+0xa52>
 80405dc:	2d00      	cmp	r5, #0
 80405de:	f43f ad8e 	beq.w	80400fe <_strtod_l+0x56e>
 80405e2:	2200      	movs	r2, #0
 80405e4:	4b34      	ldr	r3, [pc, #208]	; (80406b8 <_strtod_l+0xb28>)
 80405e6:	e78f      	b.n	8040508 <_strtod_l+0x978>
 80405e8:	2600      	movs	r6, #0
 80405ea:	4f32      	ldr	r7, [pc, #200]	; (80406b4 <_strtod_l+0xb24>)
 80405ec:	e7ea      	b.n	80405c4 <_strtod_l+0xa34>
 80405ee:	4b31      	ldr	r3, [pc, #196]	; (80406b4 <_strtod_l+0xb24>)
 80405f0:	4630      	mov	r0, r6
 80405f2:	4639      	mov	r1, r7
 80405f4:	2200      	movs	r2, #0
 80405f6:	f7e0 f837 	bl	8020668 <__aeabi_dmul>
 80405fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80405fc:	4606      	mov	r6, r0
 80405fe:	460f      	mov	r7, r1
 8040600:	b933      	cbnz	r3, 8040610 <_strtod_l+0xa80>
 8040602:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8040606:	9010      	str	r0, [sp, #64]	; 0x40
 8040608:	9311      	str	r3, [sp, #68]	; 0x44
 804060a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 804060e:	e7df      	b.n	80405d0 <_strtod_l+0xa40>
 8040610:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8040614:	e7f9      	b.n	804060a <_strtod_l+0xa7a>
 8040616:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 804061a:	9b04      	ldr	r3, [sp, #16]
 804061c:	2b00      	cmp	r3, #0
 804061e:	d1ab      	bne.n	8040578 <_strtod_l+0x9e8>
 8040620:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8040624:	0d1b      	lsrs	r3, r3, #20
 8040626:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8040628:	051b      	lsls	r3, r3, #20
 804062a:	429a      	cmp	r2, r3
 804062c:	465d      	mov	r5, fp
 804062e:	d1a3      	bne.n	8040578 <_strtod_l+0x9e8>
 8040630:	4639      	mov	r1, r7
 8040632:	4630      	mov	r0, r6
 8040634:	f7e0 fac8 	bl	8020bc8 <__aeabi_d2iz>
 8040638:	f7df ffac 	bl	8020594 <__aeabi_i2d>
 804063c:	460b      	mov	r3, r1
 804063e:	4602      	mov	r2, r0
 8040640:	4639      	mov	r1, r7
 8040642:	4630      	mov	r0, r6
 8040644:	f7df fe58 	bl	80202f8 <__aeabi_dsub>
 8040648:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 804064a:	4606      	mov	r6, r0
 804064c:	460f      	mov	r7, r1
 804064e:	b933      	cbnz	r3, 804065e <_strtod_l+0xace>
 8040650:	f1ba 0f00 	cmp.w	sl, #0
 8040654:	d103      	bne.n	804065e <_strtod_l+0xace>
 8040656:	f3cb 0513 	ubfx	r5, fp, #0, #20
 804065a:	2d00      	cmp	r5, #0
 804065c:	d06d      	beq.n	804073a <_strtod_l+0xbaa>
 804065e:	a30a      	add	r3, pc, #40	; (adr r3, 8040688 <_strtod_l+0xaf8>)
 8040660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8040664:	4630      	mov	r0, r6
 8040666:	4639      	mov	r1, r7
 8040668:	f7e0 fa70 	bl	8020b4c <__aeabi_dcmplt>
 804066c:	2800      	cmp	r0, #0
 804066e:	f47f acb8 	bne.w	803ffe2 <_strtod_l+0x452>
 8040672:	a307      	add	r3, pc, #28	; (adr r3, 8040690 <_strtod_l+0xb00>)
 8040674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8040678:	4630      	mov	r0, r6
 804067a:	4639      	mov	r1, r7
 804067c:	f7e0 fa84 	bl	8020b88 <__aeabi_dcmpgt>
 8040680:	2800      	cmp	r0, #0
 8040682:	f43f af79 	beq.w	8040578 <_strtod_l+0x9e8>
 8040686:	e4ac      	b.n	803ffe2 <_strtod_l+0x452>
 8040688:	94a03595 	.word	0x94a03595
 804068c:	3fdfffff 	.word	0x3fdfffff
 8040690:	35afe535 	.word	0x35afe535
 8040694:	3fe00000 	.word	0x3fe00000
 8040698:	000fffff 	.word	0x000fffff
 804069c:	7ff00000 	.word	0x7ff00000
 80406a0:	7fefffff 	.word	0x7fefffff
 80406a4:	39500000 	.word	0x39500000
 80406a8:	3ff00000 	.word	0x3ff00000
 80406ac:	7fe00000 	.word	0x7fe00000
 80406b0:	7c9fffff 	.word	0x7c9fffff
 80406b4:	3fe00000 	.word	0x3fe00000
 80406b8:	bff00000 	.word	0xbff00000
 80406bc:	9b04      	ldr	r3, [sp, #16]
 80406be:	b333      	cbz	r3, 804070e <_strtod_l+0xb7e>
 80406c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80406c2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80406c6:	d822      	bhi.n	804070e <_strtod_l+0xb7e>
 80406c8:	a327      	add	r3, pc, #156	; (adr r3, 8040768 <_strtod_l+0xbd8>)
 80406ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80406ce:	4630      	mov	r0, r6
 80406d0:	4639      	mov	r1, r7
 80406d2:	f7e0 fa45 	bl	8020b60 <__aeabi_dcmple>
 80406d6:	b1a0      	cbz	r0, 8040702 <_strtod_l+0xb72>
 80406d8:	4639      	mov	r1, r7
 80406da:	4630      	mov	r0, r6
 80406dc:	f7e0 fa9c 	bl	8020c18 <__aeabi_d2uiz>
 80406e0:	2800      	cmp	r0, #0
 80406e2:	bf08      	it	eq
 80406e4:	2001      	moveq	r0, #1
 80406e6:	f7df ff45 	bl	8020574 <__aeabi_ui2d>
 80406ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80406ec:	4606      	mov	r6, r0
 80406ee:	460f      	mov	r7, r1
 80406f0:	bb03      	cbnz	r3, 8040734 <_strtod_l+0xba4>
 80406f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80406f6:	9012      	str	r0, [sp, #72]	; 0x48
 80406f8:	9313      	str	r3, [sp, #76]	; 0x4c
 80406fa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80406fe:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8040702:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8040704:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8040706:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 804070a:	1a9b      	subs	r3, r3, r2
 804070c:	930b      	str	r3, [sp, #44]	; 0x2c
 804070e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8040712:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8040716:	f000 fe89 	bl	804142c <__ulp>
 804071a:	4650      	mov	r0, sl
 804071c:	ec53 2b10 	vmov	r2, r3, d0
 8040720:	4659      	mov	r1, fp
 8040722:	f7df ffa1 	bl	8020668 <__aeabi_dmul>
 8040726:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 804072a:	f7df fde7 	bl	80202fc <__adddf3>
 804072e:	4682      	mov	sl, r0
 8040730:	468b      	mov	fp, r1
 8040732:	e772      	b.n	804061a <_strtod_l+0xa8a>
 8040734:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8040738:	e7df      	b.n	80406fa <_strtod_l+0xb6a>
 804073a:	a30d      	add	r3, pc, #52	; (adr r3, 8040770 <_strtod_l+0xbe0>)
 804073c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8040740:	f7e0 fa04 	bl	8020b4c <__aeabi_dcmplt>
 8040744:	e79c      	b.n	8040680 <_strtod_l+0xaf0>
 8040746:	2300      	movs	r3, #0
 8040748:	930d      	str	r3, [sp, #52]	; 0x34
 804074a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 804074c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 804074e:	6013      	str	r3, [r2, #0]
 8040750:	f7ff ba61 	b.w	803fc16 <_strtod_l+0x86>
 8040754:	2b65      	cmp	r3, #101	; 0x65
 8040756:	f04f 0200 	mov.w	r2, #0
 804075a:	f43f ab4e 	beq.w	803fdfa <_strtod_l+0x26a>
 804075e:	2101      	movs	r1, #1
 8040760:	4614      	mov	r4, r2
 8040762:	9104      	str	r1, [sp, #16]
 8040764:	f7ff bacb 	b.w	803fcfe <_strtod_l+0x16e>
 8040768:	ffc00000 	.word	0xffc00000
 804076c:	41dfffff 	.word	0x41dfffff
 8040770:	94a03595 	.word	0x94a03595
 8040774:	3fcfffff 	.word	0x3fcfffff

08040778 <strtof>:
 8040778:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 804077c:	4e24      	ldr	r6, [pc, #144]	; (8040810 <strtof+0x98>)
 804077e:	4a25      	ldr	r2, [pc, #148]	; (8040814 <strtof+0x9c>)
 8040780:	6834      	ldr	r4, [r6, #0]
 8040782:	6a23      	ldr	r3, [r4, #32]
 8040784:	ed2d 8b02 	vpush	{d8}
 8040788:	2b00      	cmp	r3, #0
 804078a:	bf08      	it	eq
 804078c:	4613      	moveq	r3, r2
 804078e:	460a      	mov	r2, r1
 8040790:	4601      	mov	r1, r0
 8040792:	4620      	mov	r0, r4
 8040794:	f7ff f9fc 	bl	803fb90 <_strtod_l>
 8040798:	ec55 4b10 	vmov	r4, r5, d0
 804079c:	ee10 2a10 	vmov	r2, s0
 80407a0:	462b      	mov	r3, r5
 80407a2:	ee10 0a10 	vmov	r0, s0
 80407a6:	4629      	mov	r1, r5
 80407a8:	f7e0 f9f8 	bl	8020b9c <__aeabi_dcmpun>
 80407ac:	b130      	cbz	r0, 80407bc <strtof+0x44>
 80407ae:	ecbd 8b02 	vpop	{d8}
 80407b2:	2000      	movs	r0, #0
 80407b4:	e8bd 4370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, lr}
 80407b8:	f001 babe 	b.w	8041d38 <nanf>
 80407bc:	4620      	mov	r0, r4
 80407be:	4629      	mov	r1, r5
 80407c0:	f7e0 fa4a 	bl	8020c58 <__aeabi_d2f>
 80407c4:	ee08 0a10 	vmov	s16, r0
 80407c8:	eddf 7a13 	vldr	s15, [pc, #76]	; 8040818 <strtof+0xa0>
 80407cc:	eeb0 7ac8 	vabs.f32	s14, s16
 80407d0:	eeb4 7a67 	vcmp.f32	s14, s15
 80407d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80407d8:	dd14      	ble.n	8040804 <strtof+0x8c>
 80407da:	f025 4900 	bic.w	r9, r5, #2147483648	; 0x80000000
 80407de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80407e2:	4b0e      	ldr	r3, [pc, #56]	; (804081c <strtof+0xa4>)
 80407e4:	4620      	mov	r0, r4
 80407e6:	4649      	mov	r1, r9
 80407e8:	f7e0 f9d8 	bl	8020b9c <__aeabi_dcmpun>
 80407ec:	b938      	cbnz	r0, 80407fe <strtof+0x86>
 80407ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80407f2:	4b0a      	ldr	r3, [pc, #40]	; (804081c <strtof+0xa4>)
 80407f4:	4620      	mov	r0, r4
 80407f6:	4649      	mov	r1, r9
 80407f8:	f7e0 f9b2 	bl	8020b60 <__aeabi_dcmple>
 80407fc:	b110      	cbz	r0, 8040804 <strtof+0x8c>
 80407fe:	6833      	ldr	r3, [r6, #0]
 8040800:	2222      	movs	r2, #34	; 0x22
 8040802:	601a      	str	r2, [r3, #0]
 8040804:	eeb0 0a48 	vmov.f32	s0, s16
 8040808:	ecbd 8b02 	vpop	{d8}
 804080c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8040810:	200002c4 	.word	0x200002c4
 8040814:	20000328 	.word	0x20000328
 8040818:	7f7fffff 	.word	0x7f7fffff
 804081c:	7fefffff 	.word	0x7fefffff

08040820 <rshift>:
 8040820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8040822:	6906      	ldr	r6, [r0, #16]
 8040824:	114b      	asrs	r3, r1, #5
 8040826:	429e      	cmp	r6, r3
 8040828:	f100 0414 	add.w	r4, r0, #20
 804082c:	dd30      	ble.n	8040890 <rshift+0x70>
 804082e:	f011 011f 	ands.w	r1, r1, #31
 8040832:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8040836:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 804083a:	d108      	bne.n	804084e <rshift+0x2e>
 804083c:	4621      	mov	r1, r4
 804083e:	42b2      	cmp	r2, r6
 8040840:	460b      	mov	r3, r1
 8040842:	d211      	bcs.n	8040868 <rshift+0x48>
 8040844:	f852 3b04 	ldr.w	r3, [r2], #4
 8040848:	f841 3b04 	str.w	r3, [r1], #4
 804084c:	e7f7      	b.n	804083e <rshift+0x1e>
 804084e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8040852:	f1c1 0c20 	rsb	ip, r1, #32
 8040856:	40cd      	lsrs	r5, r1
 8040858:	3204      	adds	r2, #4
 804085a:	4623      	mov	r3, r4
 804085c:	42b2      	cmp	r2, r6
 804085e:	4617      	mov	r7, r2
 8040860:	d30c      	bcc.n	804087c <rshift+0x5c>
 8040862:	601d      	str	r5, [r3, #0]
 8040864:	b105      	cbz	r5, 8040868 <rshift+0x48>
 8040866:	3304      	adds	r3, #4
 8040868:	1b1a      	subs	r2, r3, r4
 804086a:	42a3      	cmp	r3, r4
 804086c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8040870:	bf08      	it	eq
 8040872:	2300      	moveq	r3, #0
 8040874:	6102      	str	r2, [r0, #16]
 8040876:	bf08      	it	eq
 8040878:	6143      	streq	r3, [r0, #20]
 804087a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804087c:	683f      	ldr	r7, [r7, #0]
 804087e:	fa07 f70c 	lsl.w	r7, r7, ip
 8040882:	433d      	orrs	r5, r7
 8040884:	f843 5b04 	str.w	r5, [r3], #4
 8040888:	f852 5b04 	ldr.w	r5, [r2], #4
 804088c:	40cd      	lsrs	r5, r1
 804088e:	e7e5      	b.n	804085c <rshift+0x3c>
 8040890:	4623      	mov	r3, r4
 8040892:	e7e9      	b.n	8040868 <rshift+0x48>

08040894 <__hexdig_fun>:
 8040894:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8040898:	2b09      	cmp	r3, #9
 804089a:	d802      	bhi.n	80408a2 <__hexdig_fun+0xe>
 804089c:	3820      	subs	r0, #32
 804089e:	b2c0      	uxtb	r0, r0
 80408a0:	4770      	bx	lr
 80408a2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80408a6:	2b05      	cmp	r3, #5
 80408a8:	d801      	bhi.n	80408ae <__hexdig_fun+0x1a>
 80408aa:	3847      	subs	r0, #71	; 0x47
 80408ac:	e7f7      	b.n	804089e <__hexdig_fun+0xa>
 80408ae:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80408b2:	2b05      	cmp	r3, #5
 80408b4:	d801      	bhi.n	80408ba <__hexdig_fun+0x26>
 80408b6:	3827      	subs	r0, #39	; 0x27
 80408b8:	e7f1      	b.n	804089e <__hexdig_fun+0xa>
 80408ba:	2000      	movs	r0, #0
 80408bc:	4770      	bx	lr

080408be <__gethex>:
 80408be:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80408c2:	b08b      	sub	sp, #44	; 0x2c
 80408c4:	468a      	mov	sl, r1
 80408c6:	9002      	str	r0, [sp, #8]
 80408c8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80408ca:	9306      	str	r3, [sp, #24]
 80408cc:	4690      	mov	r8, r2
 80408ce:	f000 facd 	bl	8040e6c <__localeconv_l>
 80408d2:	6803      	ldr	r3, [r0, #0]
 80408d4:	9303      	str	r3, [sp, #12]
 80408d6:	4618      	mov	r0, r3
 80408d8:	f7df fcac 	bl	8020234 <strlen>
 80408dc:	9b03      	ldr	r3, [sp, #12]
 80408de:	9001      	str	r0, [sp, #4]
 80408e0:	4403      	add	r3, r0
 80408e2:	f04f 0b00 	mov.w	fp, #0
 80408e6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80408ea:	9307      	str	r3, [sp, #28]
 80408ec:	f8da 3000 	ldr.w	r3, [sl]
 80408f0:	3302      	adds	r3, #2
 80408f2:	461f      	mov	r7, r3
 80408f4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80408f8:	2830      	cmp	r0, #48	; 0x30
 80408fa:	d06c      	beq.n	80409d6 <__gethex+0x118>
 80408fc:	f7ff ffca 	bl	8040894 <__hexdig_fun>
 8040900:	4604      	mov	r4, r0
 8040902:	2800      	cmp	r0, #0
 8040904:	d16a      	bne.n	80409dc <__gethex+0x11e>
 8040906:	9a01      	ldr	r2, [sp, #4]
 8040908:	9903      	ldr	r1, [sp, #12]
 804090a:	4638      	mov	r0, r7
 804090c:	f7ff f8f8 	bl	803fb00 <strncmp>
 8040910:	2800      	cmp	r0, #0
 8040912:	d166      	bne.n	80409e2 <__gethex+0x124>
 8040914:	9b01      	ldr	r3, [sp, #4]
 8040916:	5cf8      	ldrb	r0, [r7, r3]
 8040918:	18fe      	adds	r6, r7, r3
 804091a:	f7ff ffbb 	bl	8040894 <__hexdig_fun>
 804091e:	2800      	cmp	r0, #0
 8040920:	d062      	beq.n	80409e8 <__gethex+0x12a>
 8040922:	4633      	mov	r3, r6
 8040924:	7818      	ldrb	r0, [r3, #0]
 8040926:	2830      	cmp	r0, #48	; 0x30
 8040928:	461f      	mov	r7, r3
 804092a:	f103 0301 	add.w	r3, r3, #1
 804092e:	d0f9      	beq.n	8040924 <__gethex+0x66>
 8040930:	f7ff ffb0 	bl	8040894 <__hexdig_fun>
 8040934:	fab0 f580 	clz	r5, r0
 8040938:	096d      	lsrs	r5, r5, #5
 804093a:	4634      	mov	r4, r6
 804093c:	f04f 0b01 	mov.w	fp, #1
 8040940:	463a      	mov	r2, r7
 8040942:	4616      	mov	r6, r2
 8040944:	3201      	adds	r2, #1
 8040946:	7830      	ldrb	r0, [r6, #0]
 8040948:	f7ff ffa4 	bl	8040894 <__hexdig_fun>
 804094c:	2800      	cmp	r0, #0
 804094e:	d1f8      	bne.n	8040942 <__gethex+0x84>
 8040950:	9a01      	ldr	r2, [sp, #4]
 8040952:	9903      	ldr	r1, [sp, #12]
 8040954:	4630      	mov	r0, r6
 8040956:	f7ff f8d3 	bl	803fb00 <strncmp>
 804095a:	b950      	cbnz	r0, 8040972 <__gethex+0xb4>
 804095c:	b954      	cbnz	r4, 8040974 <__gethex+0xb6>
 804095e:	9b01      	ldr	r3, [sp, #4]
 8040960:	18f4      	adds	r4, r6, r3
 8040962:	4622      	mov	r2, r4
 8040964:	4616      	mov	r6, r2
 8040966:	3201      	adds	r2, #1
 8040968:	7830      	ldrb	r0, [r6, #0]
 804096a:	f7ff ff93 	bl	8040894 <__hexdig_fun>
 804096e:	2800      	cmp	r0, #0
 8040970:	d1f8      	bne.n	8040964 <__gethex+0xa6>
 8040972:	b10c      	cbz	r4, 8040978 <__gethex+0xba>
 8040974:	1ba4      	subs	r4, r4, r6
 8040976:	00a4      	lsls	r4, r4, #2
 8040978:	7833      	ldrb	r3, [r6, #0]
 804097a:	2b50      	cmp	r3, #80	; 0x50
 804097c:	d001      	beq.n	8040982 <__gethex+0xc4>
 804097e:	2b70      	cmp	r3, #112	; 0x70
 8040980:	d140      	bne.n	8040a04 <__gethex+0x146>
 8040982:	7873      	ldrb	r3, [r6, #1]
 8040984:	2b2b      	cmp	r3, #43	; 0x2b
 8040986:	d031      	beq.n	80409ec <__gethex+0x12e>
 8040988:	2b2d      	cmp	r3, #45	; 0x2d
 804098a:	d033      	beq.n	80409f4 <__gethex+0x136>
 804098c:	1c71      	adds	r1, r6, #1
 804098e:	f04f 0900 	mov.w	r9, #0
 8040992:	7808      	ldrb	r0, [r1, #0]
 8040994:	f7ff ff7e 	bl	8040894 <__hexdig_fun>
 8040998:	1e43      	subs	r3, r0, #1
 804099a:	b2db      	uxtb	r3, r3
 804099c:	2b18      	cmp	r3, #24
 804099e:	d831      	bhi.n	8040a04 <__gethex+0x146>
 80409a0:	f1a0 0210 	sub.w	r2, r0, #16
 80409a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80409a8:	f7ff ff74 	bl	8040894 <__hexdig_fun>
 80409ac:	1e43      	subs	r3, r0, #1
 80409ae:	b2db      	uxtb	r3, r3
 80409b0:	2b18      	cmp	r3, #24
 80409b2:	d922      	bls.n	80409fa <__gethex+0x13c>
 80409b4:	f1b9 0f00 	cmp.w	r9, #0
 80409b8:	d000      	beq.n	80409bc <__gethex+0xfe>
 80409ba:	4252      	negs	r2, r2
 80409bc:	4414      	add	r4, r2
 80409be:	f8ca 1000 	str.w	r1, [sl]
 80409c2:	b30d      	cbz	r5, 8040a08 <__gethex+0x14a>
 80409c4:	f1bb 0f00 	cmp.w	fp, #0
 80409c8:	bf0c      	ite	eq
 80409ca:	2706      	moveq	r7, #6
 80409cc:	2700      	movne	r7, #0
 80409ce:	4638      	mov	r0, r7
 80409d0:	b00b      	add	sp, #44	; 0x2c
 80409d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80409d6:	f10b 0b01 	add.w	fp, fp, #1
 80409da:	e78a      	b.n	80408f2 <__gethex+0x34>
 80409dc:	2500      	movs	r5, #0
 80409de:	462c      	mov	r4, r5
 80409e0:	e7ae      	b.n	8040940 <__gethex+0x82>
 80409e2:	463e      	mov	r6, r7
 80409e4:	2501      	movs	r5, #1
 80409e6:	e7c7      	b.n	8040978 <__gethex+0xba>
 80409e8:	4604      	mov	r4, r0
 80409ea:	e7fb      	b.n	80409e4 <__gethex+0x126>
 80409ec:	f04f 0900 	mov.w	r9, #0
 80409f0:	1cb1      	adds	r1, r6, #2
 80409f2:	e7ce      	b.n	8040992 <__gethex+0xd4>
 80409f4:	f04f 0901 	mov.w	r9, #1
 80409f8:	e7fa      	b.n	80409f0 <__gethex+0x132>
 80409fa:	230a      	movs	r3, #10
 80409fc:	fb03 0202 	mla	r2, r3, r2, r0
 8040a00:	3a10      	subs	r2, #16
 8040a02:	e7cf      	b.n	80409a4 <__gethex+0xe6>
 8040a04:	4631      	mov	r1, r6
 8040a06:	e7da      	b.n	80409be <__gethex+0x100>
 8040a08:	1bf3      	subs	r3, r6, r7
 8040a0a:	3b01      	subs	r3, #1
 8040a0c:	4629      	mov	r1, r5
 8040a0e:	2b07      	cmp	r3, #7
 8040a10:	dc49      	bgt.n	8040aa6 <__gethex+0x1e8>
 8040a12:	9802      	ldr	r0, [sp, #8]
 8040a14:	f000 fa3e 	bl	8040e94 <_Balloc>
 8040a18:	9b01      	ldr	r3, [sp, #4]
 8040a1a:	f100 0914 	add.w	r9, r0, #20
 8040a1e:	f04f 0b00 	mov.w	fp, #0
 8040a22:	f1c3 0301 	rsb	r3, r3, #1
 8040a26:	4605      	mov	r5, r0
 8040a28:	f8cd 9010 	str.w	r9, [sp, #16]
 8040a2c:	46da      	mov	sl, fp
 8040a2e:	9308      	str	r3, [sp, #32]
 8040a30:	42b7      	cmp	r7, r6
 8040a32:	d33b      	bcc.n	8040aac <__gethex+0x1ee>
 8040a34:	9804      	ldr	r0, [sp, #16]
 8040a36:	f840 ab04 	str.w	sl, [r0], #4
 8040a3a:	eba0 0009 	sub.w	r0, r0, r9
 8040a3e:	1080      	asrs	r0, r0, #2
 8040a40:	6128      	str	r0, [r5, #16]
 8040a42:	0147      	lsls	r7, r0, #5
 8040a44:	4650      	mov	r0, sl
 8040a46:	f000 fae9 	bl	804101c <__hi0bits>
 8040a4a:	f8d8 6000 	ldr.w	r6, [r8]
 8040a4e:	1a3f      	subs	r7, r7, r0
 8040a50:	42b7      	cmp	r7, r6
 8040a52:	dd64      	ble.n	8040b1e <__gethex+0x260>
 8040a54:	1bbf      	subs	r7, r7, r6
 8040a56:	4639      	mov	r1, r7
 8040a58:	4628      	mov	r0, r5
 8040a5a:	f000 fdf9 	bl	8041650 <__any_on>
 8040a5e:	4682      	mov	sl, r0
 8040a60:	b178      	cbz	r0, 8040a82 <__gethex+0x1c4>
 8040a62:	1e7b      	subs	r3, r7, #1
 8040a64:	1159      	asrs	r1, r3, #5
 8040a66:	f003 021f 	and.w	r2, r3, #31
 8040a6a:	f04f 0a01 	mov.w	sl, #1
 8040a6e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8040a72:	fa0a f202 	lsl.w	r2, sl, r2
 8040a76:	420a      	tst	r2, r1
 8040a78:	d003      	beq.n	8040a82 <__gethex+0x1c4>
 8040a7a:	4553      	cmp	r3, sl
 8040a7c:	dc46      	bgt.n	8040b0c <__gethex+0x24e>
 8040a7e:	f04f 0a02 	mov.w	sl, #2
 8040a82:	4639      	mov	r1, r7
 8040a84:	4628      	mov	r0, r5
 8040a86:	f7ff fecb 	bl	8040820 <rshift>
 8040a8a:	443c      	add	r4, r7
 8040a8c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8040a90:	42a3      	cmp	r3, r4
 8040a92:	da52      	bge.n	8040b3a <__gethex+0x27c>
 8040a94:	4629      	mov	r1, r5
 8040a96:	9802      	ldr	r0, [sp, #8]
 8040a98:	f000 fa30 	bl	8040efc <_Bfree>
 8040a9c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8040a9e:	2300      	movs	r3, #0
 8040aa0:	6013      	str	r3, [r2, #0]
 8040aa2:	27a3      	movs	r7, #163	; 0xa3
 8040aa4:	e793      	b.n	80409ce <__gethex+0x110>
 8040aa6:	3101      	adds	r1, #1
 8040aa8:	105b      	asrs	r3, r3, #1
 8040aaa:	e7b0      	b.n	8040a0e <__gethex+0x150>
 8040aac:	1e73      	subs	r3, r6, #1
 8040aae:	9305      	str	r3, [sp, #20]
 8040ab0:	9a07      	ldr	r2, [sp, #28]
 8040ab2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8040ab6:	4293      	cmp	r3, r2
 8040ab8:	d018      	beq.n	8040aec <__gethex+0x22e>
 8040aba:	f1bb 0f20 	cmp.w	fp, #32
 8040abe:	d107      	bne.n	8040ad0 <__gethex+0x212>
 8040ac0:	9b04      	ldr	r3, [sp, #16]
 8040ac2:	f8c3 a000 	str.w	sl, [r3]
 8040ac6:	3304      	adds	r3, #4
 8040ac8:	f04f 0a00 	mov.w	sl, #0
 8040acc:	9304      	str	r3, [sp, #16]
 8040ace:	46d3      	mov	fp, sl
 8040ad0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8040ad4:	f7ff fede 	bl	8040894 <__hexdig_fun>
 8040ad8:	f000 000f 	and.w	r0, r0, #15
 8040adc:	fa00 f00b 	lsl.w	r0, r0, fp
 8040ae0:	ea4a 0a00 	orr.w	sl, sl, r0
 8040ae4:	f10b 0b04 	add.w	fp, fp, #4
 8040ae8:	9b05      	ldr	r3, [sp, #20]
 8040aea:	e00d      	b.n	8040b08 <__gethex+0x24a>
 8040aec:	9b05      	ldr	r3, [sp, #20]
 8040aee:	9a08      	ldr	r2, [sp, #32]
 8040af0:	4413      	add	r3, r2
 8040af2:	42bb      	cmp	r3, r7
 8040af4:	d3e1      	bcc.n	8040aba <__gethex+0x1fc>
 8040af6:	4618      	mov	r0, r3
 8040af8:	9a01      	ldr	r2, [sp, #4]
 8040afa:	9903      	ldr	r1, [sp, #12]
 8040afc:	9309      	str	r3, [sp, #36]	; 0x24
 8040afe:	f7fe ffff 	bl	803fb00 <strncmp>
 8040b02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8040b04:	2800      	cmp	r0, #0
 8040b06:	d1d8      	bne.n	8040aba <__gethex+0x1fc>
 8040b08:	461e      	mov	r6, r3
 8040b0a:	e791      	b.n	8040a30 <__gethex+0x172>
 8040b0c:	1eb9      	subs	r1, r7, #2
 8040b0e:	4628      	mov	r0, r5
 8040b10:	f000 fd9e 	bl	8041650 <__any_on>
 8040b14:	2800      	cmp	r0, #0
 8040b16:	d0b2      	beq.n	8040a7e <__gethex+0x1c0>
 8040b18:	f04f 0a03 	mov.w	sl, #3
 8040b1c:	e7b1      	b.n	8040a82 <__gethex+0x1c4>
 8040b1e:	da09      	bge.n	8040b34 <__gethex+0x276>
 8040b20:	1bf7      	subs	r7, r6, r7
 8040b22:	4629      	mov	r1, r5
 8040b24:	463a      	mov	r2, r7
 8040b26:	9802      	ldr	r0, [sp, #8]
 8040b28:	f000 fbb4 	bl	8041294 <__lshift>
 8040b2c:	1be4      	subs	r4, r4, r7
 8040b2e:	4605      	mov	r5, r0
 8040b30:	f100 0914 	add.w	r9, r0, #20
 8040b34:	f04f 0a00 	mov.w	sl, #0
 8040b38:	e7a8      	b.n	8040a8c <__gethex+0x1ce>
 8040b3a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8040b3e:	42a0      	cmp	r0, r4
 8040b40:	dd6a      	ble.n	8040c18 <__gethex+0x35a>
 8040b42:	1b04      	subs	r4, r0, r4
 8040b44:	42a6      	cmp	r6, r4
 8040b46:	dc2e      	bgt.n	8040ba6 <__gethex+0x2e8>
 8040b48:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8040b4c:	2b02      	cmp	r3, #2
 8040b4e:	d022      	beq.n	8040b96 <__gethex+0x2d8>
 8040b50:	2b03      	cmp	r3, #3
 8040b52:	d024      	beq.n	8040b9e <__gethex+0x2e0>
 8040b54:	2b01      	cmp	r3, #1
 8040b56:	d115      	bne.n	8040b84 <__gethex+0x2c6>
 8040b58:	42a6      	cmp	r6, r4
 8040b5a:	d113      	bne.n	8040b84 <__gethex+0x2c6>
 8040b5c:	2e01      	cmp	r6, #1
 8040b5e:	dc0b      	bgt.n	8040b78 <__gethex+0x2ba>
 8040b60:	9a06      	ldr	r2, [sp, #24]
 8040b62:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8040b66:	6013      	str	r3, [r2, #0]
 8040b68:	2301      	movs	r3, #1
 8040b6a:	612b      	str	r3, [r5, #16]
 8040b6c:	f8c9 3000 	str.w	r3, [r9]
 8040b70:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8040b72:	2762      	movs	r7, #98	; 0x62
 8040b74:	601d      	str	r5, [r3, #0]
 8040b76:	e72a      	b.n	80409ce <__gethex+0x110>
 8040b78:	1e71      	subs	r1, r6, #1
 8040b7a:	4628      	mov	r0, r5
 8040b7c:	f000 fd68 	bl	8041650 <__any_on>
 8040b80:	2800      	cmp	r0, #0
 8040b82:	d1ed      	bne.n	8040b60 <__gethex+0x2a2>
 8040b84:	4629      	mov	r1, r5
 8040b86:	9802      	ldr	r0, [sp, #8]
 8040b88:	f000 f9b8 	bl	8040efc <_Bfree>
 8040b8c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8040b8e:	2300      	movs	r3, #0
 8040b90:	6013      	str	r3, [r2, #0]
 8040b92:	2750      	movs	r7, #80	; 0x50
 8040b94:	e71b      	b.n	80409ce <__gethex+0x110>
 8040b96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8040b98:	2b00      	cmp	r3, #0
 8040b9a:	d0e1      	beq.n	8040b60 <__gethex+0x2a2>
 8040b9c:	e7f2      	b.n	8040b84 <__gethex+0x2c6>
 8040b9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8040ba0:	2b00      	cmp	r3, #0
 8040ba2:	d1dd      	bne.n	8040b60 <__gethex+0x2a2>
 8040ba4:	e7ee      	b.n	8040b84 <__gethex+0x2c6>
 8040ba6:	1e67      	subs	r7, r4, #1
 8040ba8:	f1ba 0f00 	cmp.w	sl, #0
 8040bac:	d131      	bne.n	8040c12 <__gethex+0x354>
 8040bae:	b127      	cbz	r7, 8040bba <__gethex+0x2fc>
 8040bb0:	4639      	mov	r1, r7
 8040bb2:	4628      	mov	r0, r5
 8040bb4:	f000 fd4c 	bl	8041650 <__any_on>
 8040bb8:	4682      	mov	sl, r0
 8040bba:	117a      	asrs	r2, r7, #5
 8040bbc:	2301      	movs	r3, #1
 8040bbe:	f007 071f 	and.w	r7, r7, #31
 8040bc2:	fa03 f707 	lsl.w	r7, r3, r7
 8040bc6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8040bca:	4621      	mov	r1, r4
 8040bcc:	421f      	tst	r7, r3
 8040bce:	4628      	mov	r0, r5
 8040bd0:	bf18      	it	ne
 8040bd2:	f04a 0a02 	orrne.w	sl, sl, #2
 8040bd6:	1b36      	subs	r6, r6, r4
 8040bd8:	f7ff fe22 	bl	8040820 <rshift>
 8040bdc:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8040be0:	2702      	movs	r7, #2
 8040be2:	f1ba 0f00 	cmp.w	sl, #0
 8040be6:	d048      	beq.n	8040c7a <__gethex+0x3bc>
 8040be8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8040bec:	2b02      	cmp	r3, #2
 8040bee:	d015      	beq.n	8040c1c <__gethex+0x35e>
 8040bf0:	2b03      	cmp	r3, #3
 8040bf2:	d017      	beq.n	8040c24 <__gethex+0x366>
 8040bf4:	2b01      	cmp	r3, #1
 8040bf6:	d109      	bne.n	8040c0c <__gethex+0x34e>
 8040bf8:	f01a 0f02 	tst.w	sl, #2
 8040bfc:	d006      	beq.n	8040c0c <__gethex+0x34e>
 8040bfe:	f8d9 3000 	ldr.w	r3, [r9]
 8040c02:	ea4a 0a03 	orr.w	sl, sl, r3
 8040c06:	f01a 0f01 	tst.w	sl, #1
 8040c0a:	d10e      	bne.n	8040c2a <__gethex+0x36c>
 8040c0c:	f047 0710 	orr.w	r7, r7, #16
 8040c10:	e033      	b.n	8040c7a <__gethex+0x3bc>
 8040c12:	f04f 0a01 	mov.w	sl, #1
 8040c16:	e7d0      	b.n	8040bba <__gethex+0x2fc>
 8040c18:	2701      	movs	r7, #1
 8040c1a:	e7e2      	b.n	8040be2 <__gethex+0x324>
 8040c1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8040c1e:	f1c3 0301 	rsb	r3, r3, #1
 8040c22:	9315      	str	r3, [sp, #84]	; 0x54
 8040c24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8040c26:	2b00      	cmp	r3, #0
 8040c28:	d0f0      	beq.n	8040c0c <__gethex+0x34e>
 8040c2a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8040c2e:	f105 0314 	add.w	r3, r5, #20
 8040c32:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8040c36:	eb03 010a 	add.w	r1, r3, sl
 8040c3a:	f04f 0c00 	mov.w	ip, #0
 8040c3e:	4618      	mov	r0, r3
 8040c40:	f853 2b04 	ldr.w	r2, [r3], #4
 8040c44:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8040c48:	d01c      	beq.n	8040c84 <__gethex+0x3c6>
 8040c4a:	3201      	adds	r2, #1
 8040c4c:	6002      	str	r2, [r0, #0]
 8040c4e:	2f02      	cmp	r7, #2
 8040c50:	f105 0314 	add.w	r3, r5, #20
 8040c54:	d138      	bne.n	8040cc8 <__gethex+0x40a>
 8040c56:	f8d8 2000 	ldr.w	r2, [r8]
 8040c5a:	3a01      	subs	r2, #1
 8040c5c:	42b2      	cmp	r2, r6
 8040c5e:	d10a      	bne.n	8040c76 <__gethex+0x3b8>
 8040c60:	1171      	asrs	r1, r6, #5
 8040c62:	2201      	movs	r2, #1
 8040c64:	f006 061f 	and.w	r6, r6, #31
 8040c68:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8040c6c:	fa02 f606 	lsl.w	r6, r2, r6
 8040c70:	421e      	tst	r6, r3
 8040c72:	bf18      	it	ne
 8040c74:	4617      	movne	r7, r2
 8040c76:	f047 0720 	orr.w	r7, r7, #32
 8040c7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8040c7c:	601d      	str	r5, [r3, #0]
 8040c7e:	9b06      	ldr	r3, [sp, #24]
 8040c80:	601c      	str	r4, [r3, #0]
 8040c82:	e6a4      	b.n	80409ce <__gethex+0x110>
 8040c84:	4299      	cmp	r1, r3
 8040c86:	f843 cc04 	str.w	ip, [r3, #-4]
 8040c8a:	d8d8      	bhi.n	8040c3e <__gethex+0x380>
 8040c8c:	68ab      	ldr	r3, [r5, #8]
 8040c8e:	4599      	cmp	r9, r3
 8040c90:	db12      	blt.n	8040cb8 <__gethex+0x3fa>
 8040c92:	6869      	ldr	r1, [r5, #4]
 8040c94:	9802      	ldr	r0, [sp, #8]
 8040c96:	3101      	adds	r1, #1
 8040c98:	f000 f8fc 	bl	8040e94 <_Balloc>
 8040c9c:	692a      	ldr	r2, [r5, #16]
 8040c9e:	3202      	adds	r2, #2
 8040ca0:	f105 010c 	add.w	r1, r5, #12
 8040ca4:	4683      	mov	fp, r0
 8040ca6:	0092      	lsls	r2, r2, #2
 8040ca8:	300c      	adds	r0, #12
 8040caa:	f7fe fef6 	bl	803fa9a <memcpy>
 8040cae:	4629      	mov	r1, r5
 8040cb0:	9802      	ldr	r0, [sp, #8]
 8040cb2:	f000 f923 	bl	8040efc <_Bfree>
 8040cb6:	465d      	mov	r5, fp
 8040cb8:	692b      	ldr	r3, [r5, #16]
 8040cba:	1c5a      	adds	r2, r3, #1
 8040cbc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8040cc0:	612a      	str	r2, [r5, #16]
 8040cc2:	2201      	movs	r2, #1
 8040cc4:	615a      	str	r2, [r3, #20]
 8040cc6:	e7c2      	b.n	8040c4e <__gethex+0x390>
 8040cc8:	692a      	ldr	r2, [r5, #16]
 8040cca:	454a      	cmp	r2, r9
 8040ccc:	dd0b      	ble.n	8040ce6 <__gethex+0x428>
 8040cce:	2101      	movs	r1, #1
 8040cd0:	4628      	mov	r0, r5
 8040cd2:	f7ff fda5 	bl	8040820 <rshift>
 8040cd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8040cda:	3401      	adds	r4, #1
 8040cdc:	42a3      	cmp	r3, r4
 8040cde:	f6ff aed9 	blt.w	8040a94 <__gethex+0x1d6>
 8040ce2:	2701      	movs	r7, #1
 8040ce4:	e7c7      	b.n	8040c76 <__gethex+0x3b8>
 8040ce6:	f016 061f 	ands.w	r6, r6, #31
 8040cea:	d0fa      	beq.n	8040ce2 <__gethex+0x424>
 8040cec:	449a      	add	sl, r3
 8040cee:	f1c6 0620 	rsb	r6, r6, #32
 8040cf2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8040cf6:	f000 f991 	bl	804101c <__hi0bits>
 8040cfa:	42b0      	cmp	r0, r6
 8040cfc:	dbe7      	blt.n	8040cce <__gethex+0x410>
 8040cfe:	e7f0      	b.n	8040ce2 <__gethex+0x424>

08040d00 <L_shift>:
 8040d00:	f1c2 0208 	rsb	r2, r2, #8
 8040d04:	0092      	lsls	r2, r2, #2
 8040d06:	b570      	push	{r4, r5, r6, lr}
 8040d08:	f1c2 0620 	rsb	r6, r2, #32
 8040d0c:	6843      	ldr	r3, [r0, #4]
 8040d0e:	6804      	ldr	r4, [r0, #0]
 8040d10:	fa03 f506 	lsl.w	r5, r3, r6
 8040d14:	432c      	orrs	r4, r5
 8040d16:	40d3      	lsrs	r3, r2
 8040d18:	6004      	str	r4, [r0, #0]
 8040d1a:	f840 3f04 	str.w	r3, [r0, #4]!
 8040d1e:	4288      	cmp	r0, r1
 8040d20:	d3f4      	bcc.n	8040d0c <L_shift+0xc>
 8040d22:	bd70      	pop	{r4, r5, r6, pc}

08040d24 <__match>:
 8040d24:	b530      	push	{r4, r5, lr}
 8040d26:	6803      	ldr	r3, [r0, #0]
 8040d28:	3301      	adds	r3, #1
 8040d2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8040d2e:	b914      	cbnz	r4, 8040d36 <__match+0x12>
 8040d30:	6003      	str	r3, [r0, #0]
 8040d32:	2001      	movs	r0, #1
 8040d34:	bd30      	pop	{r4, r5, pc}
 8040d36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8040d3a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8040d3e:	2d19      	cmp	r5, #25
 8040d40:	bf98      	it	ls
 8040d42:	3220      	addls	r2, #32
 8040d44:	42a2      	cmp	r2, r4
 8040d46:	d0f0      	beq.n	8040d2a <__match+0x6>
 8040d48:	2000      	movs	r0, #0
 8040d4a:	e7f3      	b.n	8040d34 <__match+0x10>

08040d4c <__hexnan>:
 8040d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8040d50:	680b      	ldr	r3, [r1, #0]
 8040d52:	6801      	ldr	r1, [r0, #0]
 8040d54:	115f      	asrs	r7, r3, #5
 8040d56:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8040d5a:	f013 031f 	ands.w	r3, r3, #31
 8040d5e:	b087      	sub	sp, #28
 8040d60:	bf18      	it	ne
 8040d62:	3704      	addne	r7, #4
 8040d64:	2500      	movs	r5, #0
 8040d66:	1f3e      	subs	r6, r7, #4
 8040d68:	4682      	mov	sl, r0
 8040d6a:	4690      	mov	r8, r2
 8040d6c:	9301      	str	r3, [sp, #4]
 8040d6e:	f847 5c04 	str.w	r5, [r7, #-4]
 8040d72:	46b1      	mov	r9, r6
 8040d74:	4634      	mov	r4, r6
 8040d76:	9502      	str	r5, [sp, #8]
 8040d78:	46ab      	mov	fp, r5
 8040d7a:	784a      	ldrb	r2, [r1, #1]
 8040d7c:	1c4b      	adds	r3, r1, #1
 8040d7e:	9303      	str	r3, [sp, #12]
 8040d80:	b342      	cbz	r2, 8040dd4 <__hexnan+0x88>
 8040d82:	4610      	mov	r0, r2
 8040d84:	9105      	str	r1, [sp, #20]
 8040d86:	9204      	str	r2, [sp, #16]
 8040d88:	f7ff fd84 	bl	8040894 <__hexdig_fun>
 8040d8c:	2800      	cmp	r0, #0
 8040d8e:	d143      	bne.n	8040e18 <__hexnan+0xcc>
 8040d90:	9a04      	ldr	r2, [sp, #16]
 8040d92:	9905      	ldr	r1, [sp, #20]
 8040d94:	2a20      	cmp	r2, #32
 8040d96:	d818      	bhi.n	8040dca <__hexnan+0x7e>
 8040d98:	9b02      	ldr	r3, [sp, #8]
 8040d9a:	459b      	cmp	fp, r3
 8040d9c:	dd13      	ble.n	8040dc6 <__hexnan+0x7a>
 8040d9e:	454c      	cmp	r4, r9
 8040da0:	d206      	bcs.n	8040db0 <__hexnan+0x64>
 8040da2:	2d07      	cmp	r5, #7
 8040da4:	dc04      	bgt.n	8040db0 <__hexnan+0x64>
 8040da6:	462a      	mov	r2, r5
 8040da8:	4649      	mov	r1, r9
 8040daa:	4620      	mov	r0, r4
 8040dac:	f7ff ffa8 	bl	8040d00 <L_shift>
 8040db0:	4544      	cmp	r4, r8
 8040db2:	d944      	bls.n	8040e3e <__hexnan+0xf2>
 8040db4:	2300      	movs	r3, #0
 8040db6:	f1a4 0904 	sub.w	r9, r4, #4
 8040dba:	f844 3c04 	str.w	r3, [r4, #-4]
 8040dbe:	f8cd b008 	str.w	fp, [sp, #8]
 8040dc2:	464c      	mov	r4, r9
 8040dc4:	461d      	mov	r5, r3
 8040dc6:	9903      	ldr	r1, [sp, #12]
 8040dc8:	e7d7      	b.n	8040d7a <__hexnan+0x2e>
 8040dca:	2a29      	cmp	r2, #41	; 0x29
 8040dcc:	d14a      	bne.n	8040e64 <__hexnan+0x118>
 8040dce:	3102      	adds	r1, #2
 8040dd0:	f8ca 1000 	str.w	r1, [sl]
 8040dd4:	f1bb 0f00 	cmp.w	fp, #0
 8040dd8:	d044      	beq.n	8040e64 <__hexnan+0x118>
 8040dda:	454c      	cmp	r4, r9
 8040ddc:	d206      	bcs.n	8040dec <__hexnan+0xa0>
 8040dde:	2d07      	cmp	r5, #7
 8040de0:	dc04      	bgt.n	8040dec <__hexnan+0xa0>
 8040de2:	462a      	mov	r2, r5
 8040de4:	4649      	mov	r1, r9
 8040de6:	4620      	mov	r0, r4
 8040de8:	f7ff ff8a 	bl	8040d00 <L_shift>
 8040dec:	4544      	cmp	r4, r8
 8040dee:	d928      	bls.n	8040e42 <__hexnan+0xf6>
 8040df0:	4643      	mov	r3, r8
 8040df2:	f854 2b04 	ldr.w	r2, [r4], #4
 8040df6:	f843 2b04 	str.w	r2, [r3], #4
 8040dfa:	42a6      	cmp	r6, r4
 8040dfc:	d2f9      	bcs.n	8040df2 <__hexnan+0xa6>
 8040dfe:	2200      	movs	r2, #0
 8040e00:	f843 2b04 	str.w	r2, [r3], #4
 8040e04:	429e      	cmp	r6, r3
 8040e06:	d2fb      	bcs.n	8040e00 <__hexnan+0xb4>
 8040e08:	6833      	ldr	r3, [r6, #0]
 8040e0a:	b91b      	cbnz	r3, 8040e14 <__hexnan+0xc8>
 8040e0c:	4546      	cmp	r6, r8
 8040e0e:	d127      	bne.n	8040e60 <__hexnan+0x114>
 8040e10:	2301      	movs	r3, #1
 8040e12:	6033      	str	r3, [r6, #0]
 8040e14:	2005      	movs	r0, #5
 8040e16:	e026      	b.n	8040e66 <__hexnan+0x11a>
 8040e18:	3501      	adds	r5, #1
 8040e1a:	2d08      	cmp	r5, #8
 8040e1c:	f10b 0b01 	add.w	fp, fp, #1
 8040e20:	dd06      	ble.n	8040e30 <__hexnan+0xe4>
 8040e22:	4544      	cmp	r4, r8
 8040e24:	d9cf      	bls.n	8040dc6 <__hexnan+0x7a>
 8040e26:	2300      	movs	r3, #0
 8040e28:	f844 3c04 	str.w	r3, [r4, #-4]
 8040e2c:	2501      	movs	r5, #1
 8040e2e:	3c04      	subs	r4, #4
 8040e30:	6822      	ldr	r2, [r4, #0]
 8040e32:	f000 000f 	and.w	r0, r0, #15
 8040e36:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8040e3a:	6020      	str	r0, [r4, #0]
 8040e3c:	e7c3      	b.n	8040dc6 <__hexnan+0x7a>
 8040e3e:	2508      	movs	r5, #8
 8040e40:	e7c1      	b.n	8040dc6 <__hexnan+0x7a>
 8040e42:	9b01      	ldr	r3, [sp, #4]
 8040e44:	2b00      	cmp	r3, #0
 8040e46:	d0df      	beq.n	8040e08 <__hexnan+0xbc>
 8040e48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8040e4c:	f1c3 0320 	rsb	r3, r3, #32
 8040e50:	fa22 f303 	lsr.w	r3, r2, r3
 8040e54:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8040e58:	401a      	ands	r2, r3
 8040e5a:	f847 2c04 	str.w	r2, [r7, #-4]
 8040e5e:	e7d3      	b.n	8040e08 <__hexnan+0xbc>
 8040e60:	3e04      	subs	r6, #4
 8040e62:	e7d1      	b.n	8040e08 <__hexnan+0xbc>
 8040e64:	2004      	movs	r0, #4
 8040e66:	b007      	add	sp, #28
 8040e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08040e6c <__localeconv_l>:
 8040e6c:	30f0      	adds	r0, #240	; 0xf0
 8040e6e:	4770      	bx	lr

08040e70 <__ascii_mbtowc>:
 8040e70:	b082      	sub	sp, #8
 8040e72:	b901      	cbnz	r1, 8040e76 <__ascii_mbtowc+0x6>
 8040e74:	a901      	add	r1, sp, #4
 8040e76:	b142      	cbz	r2, 8040e8a <__ascii_mbtowc+0x1a>
 8040e78:	b14b      	cbz	r3, 8040e8e <__ascii_mbtowc+0x1e>
 8040e7a:	7813      	ldrb	r3, [r2, #0]
 8040e7c:	600b      	str	r3, [r1, #0]
 8040e7e:	7812      	ldrb	r2, [r2, #0]
 8040e80:	1c10      	adds	r0, r2, #0
 8040e82:	bf18      	it	ne
 8040e84:	2001      	movne	r0, #1
 8040e86:	b002      	add	sp, #8
 8040e88:	4770      	bx	lr
 8040e8a:	4610      	mov	r0, r2
 8040e8c:	e7fb      	b.n	8040e86 <__ascii_mbtowc+0x16>
 8040e8e:	f06f 0001 	mvn.w	r0, #1
 8040e92:	e7f8      	b.n	8040e86 <__ascii_mbtowc+0x16>

08040e94 <_Balloc>:
 8040e94:	b570      	push	{r4, r5, r6, lr}
 8040e96:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8040e98:	4604      	mov	r4, r0
 8040e9a:	460e      	mov	r6, r1
 8040e9c:	b93d      	cbnz	r5, 8040eae <_Balloc+0x1a>
 8040e9e:	2010      	movs	r0, #16
 8040ea0:	f000 ff5e 	bl	8041d60 <malloc>
 8040ea4:	6260      	str	r0, [r4, #36]	; 0x24
 8040ea6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8040eaa:	6005      	str	r5, [r0, #0]
 8040eac:	60c5      	str	r5, [r0, #12]
 8040eae:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8040eb0:	68eb      	ldr	r3, [r5, #12]
 8040eb2:	b183      	cbz	r3, 8040ed6 <_Balloc+0x42>
 8040eb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8040eb6:	68db      	ldr	r3, [r3, #12]
 8040eb8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8040ebc:	b9b8      	cbnz	r0, 8040eee <_Balloc+0x5a>
 8040ebe:	2101      	movs	r1, #1
 8040ec0:	fa01 f506 	lsl.w	r5, r1, r6
 8040ec4:	1d6a      	adds	r2, r5, #5
 8040ec6:	0092      	lsls	r2, r2, #2
 8040ec8:	4620      	mov	r0, r4
 8040eca:	f000 fbe2 	bl	8041692 <_calloc_r>
 8040ece:	b160      	cbz	r0, 8040eea <_Balloc+0x56>
 8040ed0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8040ed4:	e00e      	b.n	8040ef4 <_Balloc+0x60>
 8040ed6:	2221      	movs	r2, #33	; 0x21
 8040ed8:	2104      	movs	r1, #4
 8040eda:	4620      	mov	r0, r4
 8040edc:	f000 fbd9 	bl	8041692 <_calloc_r>
 8040ee0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8040ee2:	60e8      	str	r0, [r5, #12]
 8040ee4:	68db      	ldr	r3, [r3, #12]
 8040ee6:	2b00      	cmp	r3, #0
 8040ee8:	d1e4      	bne.n	8040eb4 <_Balloc+0x20>
 8040eea:	2000      	movs	r0, #0
 8040eec:	bd70      	pop	{r4, r5, r6, pc}
 8040eee:	6802      	ldr	r2, [r0, #0]
 8040ef0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8040ef4:	2300      	movs	r3, #0
 8040ef6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8040efa:	e7f7      	b.n	8040eec <_Balloc+0x58>

08040efc <_Bfree>:
 8040efc:	b570      	push	{r4, r5, r6, lr}
 8040efe:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8040f00:	4606      	mov	r6, r0
 8040f02:	460d      	mov	r5, r1
 8040f04:	b93c      	cbnz	r4, 8040f16 <_Bfree+0x1a>
 8040f06:	2010      	movs	r0, #16
 8040f08:	f000 ff2a 	bl	8041d60 <malloc>
 8040f0c:	6270      	str	r0, [r6, #36]	; 0x24
 8040f0e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8040f12:	6004      	str	r4, [r0, #0]
 8040f14:	60c4      	str	r4, [r0, #12]
 8040f16:	b13d      	cbz	r5, 8040f28 <_Bfree+0x2c>
 8040f18:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8040f1a:	686a      	ldr	r2, [r5, #4]
 8040f1c:	68db      	ldr	r3, [r3, #12]
 8040f1e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8040f22:	6029      	str	r1, [r5, #0]
 8040f24:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8040f28:	bd70      	pop	{r4, r5, r6, pc}

08040f2a <__multadd>:
 8040f2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8040f2e:	690d      	ldr	r5, [r1, #16]
 8040f30:	461f      	mov	r7, r3
 8040f32:	4606      	mov	r6, r0
 8040f34:	460c      	mov	r4, r1
 8040f36:	f101 0c14 	add.w	ip, r1, #20
 8040f3a:	2300      	movs	r3, #0
 8040f3c:	f8dc 0000 	ldr.w	r0, [ip]
 8040f40:	b281      	uxth	r1, r0
 8040f42:	fb02 7101 	mla	r1, r2, r1, r7
 8040f46:	0c0f      	lsrs	r7, r1, #16
 8040f48:	0c00      	lsrs	r0, r0, #16
 8040f4a:	fb02 7000 	mla	r0, r2, r0, r7
 8040f4e:	b289      	uxth	r1, r1
 8040f50:	3301      	adds	r3, #1
 8040f52:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8040f56:	429d      	cmp	r5, r3
 8040f58:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8040f5c:	f84c 1b04 	str.w	r1, [ip], #4
 8040f60:	dcec      	bgt.n	8040f3c <__multadd+0x12>
 8040f62:	b1d7      	cbz	r7, 8040f9a <__multadd+0x70>
 8040f64:	68a3      	ldr	r3, [r4, #8]
 8040f66:	42ab      	cmp	r3, r5
 8040f68:	dc12      	bgt.n	8040f90 <__multadd+0x66>
 8040f6a:	6861      	ldr	r1, [r4, #4]
 8040f6c:	4630      	mov	r0, r6
 8040f6e:	3101      	adds	r1, #1
 8040f70:	f7ff ff90 	bl	8040e94 <_Balloc>
 8040f74:	6922      	ldr	r2, [r4, #16]
 8040f76:	3202      	adds	r2, #2
 8040f78:	f104 010c 	add.w	r1, r4, #12
 8040f7c:	4680      	mov	r8, r0
 8040f7e:	0092      	lsls	r2, r2, #2
 8040f80:	300c      	adds	r0, #12
 8040f82:	f7fe fd8a 	bl	803fa9a <memcpy>
 8040f86:	4621      	mov	r1, r4
 8040f88:	4630      	mov	r0, r6
 8040f8a:	f7ff ffb7 	bl	8040efc <_Bfree>
 8040f8e:	4644      	mov	r4, r8
 8040f90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8040f94:	3501      	adds	r5, #1
 8040f96:	615f      	str	r7, [r3, #20]
 8040f98:	6125      	str	r5, [r4, #16]
 8040f9a:	4620      	mov	r0, r4
 8040f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08040fa0 <__s2b>:
 8040fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8040fa4:	460c      	mov	r4, r1
 8040fa6:	4615      	mov	r5, r2
 8040fa8:	461f      	mov	r7, r3
 8040faa:	2209      	movs	r2, #9
 8040fac:	3308      	adds	r3, #8
 8040fae:	4606      	mov	r6, r0
 8040fb0:	fb93 f3f2 	sdiv	r3, r3, r2
 8040fb4:	2100      	movs	r1, #0
 8040fb6:	2201      	movs	r2, #1
 8040fb8:	429a      	cmp	r2, r3
 8040fba:	db20      	blt.n	8040ffe <__s2b+0x5e>
 8040fbc:	4630      	mov	r0, r6
 8040fbe:	f7ff ff69 	bl	8040e94 <_Balloc>
 8040fc2:	9b08      	ldr	r3, [sp, #32]
 8040fc4:	6143      	str	r3, [r0, #20]
 8040fc6:	2d09      	cmp	r5, #9
 8040fc8:	f04f 0301 	mov.w	r3, #1
 8040fcc:	6103      	str	r3, [r0, #16]
 8040fce:	dd19      	ble.n	8041004 <__s2b+0x64>
 8040fd0:	f104 0809 	add.w	r8, r4, #9
 8040fd4:	46c1      	mov	r9, r8
 8040fd6:	442c      	add	r4, r5
 8040fd8:	f819 3b01 	ldrb.w	r3, [r9], #1
 8040fdc:	4601      	mov	r1, r0
 8040fde:	3b30      	subs	r3, #48	; 0x30
 8040fe0:	220a      	movs	r2, #10
 8040fe2:	4630      	mov	r0, r6
 8040fe4:	f7ff ffa1 	bl	8040f2a <__multadd>
 8040fe8:	45a1      	cmp	r9, r4
 8040fea:	d1f5      	bne.n	8040fd8 <__s2b+0x38>
 8040fec:	eb08 0405 	add.w	r4, r8, r5
 8040ff0:	3c08      	subs	r4, #8
 8040ff2:	1b2d      	subs	r5, r5, r4
 8040ff4:	1963      	adds	r3, r4, r5
 8040ff6:	42bb      	cmp	r3, r7
 8040ff8:	db07      	blt.n	804100a <__s2b+0x6a>
 8040ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8040ffe:	0052      	lsls	r2, r2, #1
 8041000:	3101      	adds	r1, #1
 8041002:	e7d9      	b.n	8040fb8 <__s2b+0x18>
 8041004:	340a      	adds	r4, #10
 8041006:	2509      	movs	r5, #9
 8041008:	e7f3      	b.n	8040ff2 <__s2b+0x52>
 804100a:	f814 3b01 	ldrb.w	r3, [r4], #1
 804100e:	4601      	mov	r1, r0
 8041010:	3b30      	subs	r3, #48	; 0x30
 8041012:	220a      	movs	r2, #10
 8041014:	4630      	mov	r0, r6
 8041016:	f7ff ff88 	bl	8040f2a <__multadd>
 804101a:	e7eb      	b.n	8040ff4 <__s2b+0x54>

0804101c <__hi0bits>:
 804101c:	0c02      	lsrs	r2, r0, #16
 804101e:	0412      	lsls	r2, r2, #16
 8041020:	4603      	mov	r3, r0
 8041022:	b9b2      	cbnz	r2, 8041052 <__hi0bits+0x36>
 8041024:	0403      	lsls	r3, r0, #16
 8041026:	2010      	movs	r0, #16
 8041028:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 804102c:	bf04      	itt	eq
 804102e:	021b      	lsleq	r3, r3, #8
 8041030:	3008      	addeq	r0, #8
 8041032:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8041036:	bf04      	itt	eq
 8041038:	011b      	lsleq	r3, r3, #4
 804103a:	3004      	addeq	r0, #4
 804103c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8041040:	bf04      	itt	eq
 8041042:	009b      	lsleq	r3, r3, #2
 8041044:	3002      	addeq	r0, #2
 8041046:	2b00      	cmp	r3, #0
 8041048:	db06      	blt.n	8041058 <__hi0bits+0x3c>
 804104a:	005b      	lsls	r3, r3, #1
 804104c:	d503      	bpl.n	8041056 <__hi0bits+0x3a>
 804104e:	3001      	adds	r0, #1
 8041050:	4770      	bx	lr
 8041052:	2000      	movs	r0, #0
 8041054:	e7e8      	b.n	8041028 <__hi0bits+0xc>
 8041056:	2020      	movs	r0, #32
 8041058:	4770      	bx	lr

0804105a <__lo0bits>:
 804105a:	6803      	ldr	r3, [r0, #0]
 804105c:	f013 0207 	ands.w	r2, r3, #7
 8041060:	4601      	mov	r1, r0
 8041062:	d00b      	beq.n	804107c <__lo0bits+0x22>
 8041064:	07da      	lsls	r2, r3, #31
 8041066:	d423      	bmi.n	80410b0 <__lo0bits+0x56>
 8041068:	0798      	lsls	r0, r3, #30
 804106a:	bf49      	itett	mi
 804106c:	085b      	lsrmi	r3, r3, #1
 804106e:	089b      	lsrpl	r3, r3, #2
 8041070:	2001      	movmi	r0, #1
 8041072:	600b      	strmi	r3, [r1, #0]
 8041074:	bf5c      	itt	pl
 8041076:	600b      	strpl	r3, [r1, #0]
 8041078:	2002      	movpl	r0, #2
 804107a:	4770      	bx	lr
 804107c:	b298      	uxth	r0, r3
 804107e:	b9a8      	cbnz	r0, 80410ac <__lo0bits+0x52>
 8041080:	0c1b      	lsrs	r3, r3, #16
 8041082:	2010      	movs	r0, #16
 8041084:	f013 0fff 	tst.w	r3, #255	; 0xff
 8041088:	bf04      	itt	eq
 804108a:	0a1b      	lsreq	r3, r3, #8
 804108c:	3008      	addeq	r0, #8
 804108e:	071a      	lsls	r2, r3, #28
 8041090:	bf04      	itt	eq
 8041092:	091b      	lsreq	r3, r3, #4
 8041094:	3004      	addeq	r0, #4
 8041096:	079a      	lsls	r2, r3, #30
 8041098:	bf04      	itt	eq
 804109a:	089b      	lsreq	r3, r3, #2
 804109c:	3002      	addeq	r0, #2
 804109e:	07da      	lsls	r2, r3, #31
 80410a0:	d402      	bmi.n	80410a8 <__lo0bits+0x4e>
 80410a2:	085b      	lsrs	r3, r3, #1
 80410a4:	d006      	beq.n	80410b4 <__lo0bits+0x5a>
 80410a6:	3001      	adds	r0, #1
 80410a8:	600b      	str	r3, [r1, #0]
 80410aa:	4770      	bx	lr
 80410ac:	4610      	mov	r0, r2
 80410ae:	e7e9      	b.n	8041084 <__lo0bits+0x2a>
 80410b0:	2000      	movs	r0, #0
 80410b2:	4770      	bx	lr
 80410b4:	2020      	movs	r0, #32
 80410b6:	4770      	bx	lr

080410b8 <__i2b>:
 80410b8:	b510      	push	{r4, lr}
 80410ba:	460c      	mov	r4, r1
 80410bc:	2101      	movs	r1, #1
 80410be:	f7ff fee9 	bl	8040e94 <_Balloc>
 80410c2:	2201      	movs	r2, #1
 80410c4:	6144      	str	r4, [r0, #20]
 80410c6:	6102      	str	r2, [r0, #16]
 80410c8:	bd10      	pop	{r4, pc}

080410ca <__multiply>:
 80410ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80410ce:	4614      	mov	r4, r2
 80410d0:	690a      	ldr	r2, [r1, #16]
 80410d2:	6923      	ldr	r3, [r4, #16]
 80410d4:	429a      	cmp	r2, r3
 80410d6:	bfb8      	it	lt
 80410d8:	460b      	movlt	r3, r1
 80410da:	4688      	mov	r8, r1
 80410dc:	bfbc      	itt	lt
 80410de:	46a0      	movlt	r8, r4
 80410e0:	461c      	movlt	r4, r3
 80410e2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80410e6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80410ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80410ee:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80410f2:	eb07 0609 	add.w	r6, r7, r9
 80410f6:	42b3      	cmp	r3, r6
 80410f8:	bfb8      	it	lt
 80410fa:	3101      	addlt	r1, #1
 80410fc:	f7ff feca 	bl	8040e94 <_Balloc>
 8041100:	f100 0514 	add.w	r5, r0, #20
 8041104:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8041108:	462b      	mov	r3, r5
 804110a:	2200      	movs	r2, #0
 804110c:	4573      	cmp	r3, lr
 804110e:	d316      	bcc.n	804113e <__multiply+0x74>
 8041110:	f104 0214 	add.w	r2, r4, #20
 8041114:	f108 0114 	add.w	r1, r8, #20
 8041118:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 804111c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8041120:	9300      	str	r3, [sp, #0]
 8041122:	9b00      	ldr	r3, [sp, #0]
 8041124:	9201      	str	r2, [sp, #4]
 8041126:	4293      	cmp	r3, r2
 8041128:	d80c      	bhi.n	8041144 <__multiply+0x7a>
 804112a:	2e00      	cmp	r6, #0
 804112c:	dd03      	ble.n	8041136 <__multiply+0x6c>
 804112e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8041132:	2b00      	cmp	r3, #0
 8041134:	d05d      	beq.n	80411f2 <__multiply+0x128>
 8041136:	6106      	str	r6, [r0, #16]
 8041138:	b003      	add	sp, #12
 804113a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804113e:	f843 2b04 	str.w	r2, [r3], #4
 8041142:	e7e3      	b.n	804110c <__multiply+0x42>
 8041144:	f8b2 b000 	ldrh.w	fp, [r2]
 8041148:	f1bb 0f00 	cmp.w	fp, #0
 804114c:	d023      	beq.n	8041196 <__multiply+0xcc>
 804114e:	4689      	mov	r9, r1
 8041150:	46ac      	mov	ip, r5
 8041152:	f04f 0800 	mov.w	r8, #0
 8041156:	f859 4b04 	ldr.w	r4, [r9], #4
 804115a:	f8dc a000 	ldr.w	sl, [ip]
 804115e:	b2a3      	uxth	r3, r4
 8041160:	fa1f fa8a 	uxth.w	sl, sl
 8041164:	fb0b a303 	mla	r3, fp, r3, sl
 8041168:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 804116c:	f8dc 4000 	ldr.w	r4, [ip]
 8041170:	4443      	add	r3, r8
 8041172:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8041176:	fb0b 840a 	mla	r4, fp, sl, r8
 804117a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 804117e:	46e2      	mov	sl, ip
 8041180:	b29b      	uxth	r3, r3
 8041182:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8041186:	454f      	cmp	r7, r9
 8041188:	ea4f 4814 	mov.w	r8, r4, lsr #16
 804118c:	f84a 3b04 	str.w	r3, [sl], #4
 8041190:	d82b      	bhi.n	80411ea <__multiply+0x120>
 8041192:	f8cc 8004 	str.w	r8, [ip, #4]
 8041196:	9b01      	ldr	r3, [sp, #4]
 8041198:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 804119c:	3204      	adds	r2, #4
 804119e:	f1ba 0f00 	cmp.w	sl, #0
 80411a2:	d020      	beq.n	80411e6 <__multiply+0x11c>
 80411a4:	682b      	ldr	r3, [r5, #0]
 80411a6:	4689      	mov	r9, r1
 80411a8:	46a8      	mov	r8, r5
 80411aa:	f04f 0b00 	mov.w	fp, #0
 80411ae:	f8b9 c000 	ldrh.w	ip, [r9]
 80411b2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80411b6:	fb0a 440c 	mla	r4, sl, ip, r4
 80411ba:	445c      	add	r4, fp
 80411bc:	46c4      	mov	ip, r8
 80411be:	b29b      	uxth	r3, r3
 80411c0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80411c4:	f84c 3b04 	str.w	r3, [ip], #4
 80411c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80411cc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80411d0:	0c1b      	lsrs	r3, r3, #16
 80411d2:	fb0a b303 	mla	r3, sl, r3, fp
 80411d6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80411da:	454f      	cmp	r7, r9
 80411dc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80411e0:	d805      	bhi.n	80411ee <__multiply+0x124>
 80411e2:	f8c8 3004 	str.w	r3, [r8, #4]
 80411e6:	3504      	adds	r5, #4
 80411e8:	e79b      	b.n	8041122 <__multiply+0x58>
 80411ea:	46d4      	mov	ip, sl
 80411ec:	e7b3      	b.n	8041156 <__multiply+0x8c>
 80411ee:	46e0      	mov	r8, ip
 80411f0:	e7dd      	b.n	80411ae <__multiply+0xe4>
 80411f2:	3e01      	subs	r6, #1
 80411f4:	e799      	b.n	804112a <__multiply+0x60>
	...

080411f8 <__pow5mult>:
 80411f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80411fc:	4615      	mov	r5, r2
 80411fe:	f012 0203 	ands.w	r2, r2, #3
 8041202:	4606      	mov	r6, r0
 8041204:	460f      	mov	r7, r1
 8041206:	d007      	beq.n	8041218 <__pow5mult+0x20>
 8041208:	3a01      	subs	r2, #1
 804120a:	4c21      	ldr	r4, [pc, #132]	; (8041290 <__pow5mult+0x98>)
 804120c:	2300      	movs	r3, #0
 804120e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8041212:	f7ff fe8a 	bl	8040f2a <__multadd>
 8041216:	4607      	mov	r7, r0
 8041218:	10ad      	asrs	r5, r5, #2
 804121a:	d035      	beq.n	8041288 <__pow5mult+0x90>
 804121c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 804121e:	b93c      	cbnz	r4, 8041230 <__pow5mult+0x38>
 8041220:	2010      	movs	r0, #16
 8041222:	f000 fd9d 	bl	8041d60 <malloc>
 8041226:	6270      	str	r0, [r6, #36]	; 0x24
 8041228:	e9c0 4401 	strd	r4, r4, [r0, #4]
 804122c:	6004      	str	r4, [r0, #0]
 804122e:	60c4      	str	r4, [r0, #12]
 8041230:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8041234:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8041238:	b94c      	cbnz	r4, 804124e <__pow5mult+0x56>
 804123a:	f240 2171 	movw	r1, #625	; 0x271
 804123e:	4630      	mov	r0, r6
 8041240:	f7ff ff3a 	bl	80410b8 <__i2b>
 8041244:	2300      	movs	r3, #0
 8041246:	f8c8 0008 	str.w	r0, [r8, #8]
 804124a:	4604      	mov	r4, r0
 804124c:	6003      	str	r3, [r0, #0]
 804124e:	f04f 0800 	mov.w	r8, #0
 8041252:	07eb      	lsls	r3, r5, #31
 8041254:	d50a      	bpl.n	804126c <__pow5mult+0x74>
 8041256:	4639      	mov	r1, r7
 8041258:	4622      	mov	r2, r4
 804125a:	4630      	mov	r0, r6
 804125c:	f7ff ff35 	bl	80410ca <__multiply>
 8041260:	4639      	mov	r1, r7
 8041262:	4681      	mov	r9, r0
 8041264:	4630      	mov	r0, r6
 8041266:	f7ff fe49 	bl	8040efc <_Bfree>
 804126a:	464f      	mov	r7, r9
 804126c:	106d      	asrs	r5, r5, #1
 804126e:	d00b      	beq.n	8041288 <__pow5mult+0x90>
 8041270:	6820      	ldr	r0, [r4, #0]
 8041272:	b938      	cbnz	r0, 8041284 <__pow5mult+0x8c>
 8041274:	4622      	mov	r2, r4
 8041276:	4621      	mov	r1, r4
 8041278:	4630      	mov	r0, r6
 804127a:	f7ff ff26 	bl	80410ca <__multiply>
 804127e:	6020      	str	r0, [r4, #0]
 8041280:	f8c0 8000 	str.w	r8, [r0]
 8041284:	4604      	mov	r4, r0
 8041286:	e7e4      	b.n	8041252 <__pow5mult+0x5a>
 8041288:	4638      	mov	r0, r7
 804128a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 804128e:	bf00      	nop
 8041290:	08056548 	.word	0x08056548

08041294 <__lshift>:
 8041294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8041298:	460c      	mov	r4, r1
 804129a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 804129e:	6923      	ldr	r3, [r4, #16]
 80412a0:	6849      	ldr	r1, [r1, #4]
 80412a2:	eb0a 0903 	add.w	r9, sl, r3
 80412a6:	68a3      	ldr	r3, [r4, #8]
 80412a8:	4607      	mov	r7, r0
 80412aa:	4616      	mov	r6, r2
 80412ac:	f109 0501 	add.w	r5, r9, #1
 80412b0:	42ab      	cmp	r3, r5
 80412b2:	db32      	blt.n	804131a <__lshift+0x86>
 80412b4:	4638      	mov	r0, r7
 80412b6:	f7ff fded 	bl	8040e94 <_Balloc>
 80412ba:	2300      	movs	r3, #0
 80412bc:	4680      	mov	r8, r0
 80412be:	f100 0114 	add.w	r1, r0, #20
 80412c2:	461a      	mov	r2, r3
 80412c4:	4553      	cmp	r3, sl
 80412c6:	db2b      	blt.n	8041320 <__lshift+0x8c>
 80412c8:	6920      	ldr	r0, [r4, #16]
 80412ca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80412ce:	f104 0314 	add.w	r3, r4, #20
 80412d2:	f016 021f 	ands.w	r2, r6, #31
 80412d6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80412da:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80412de:	d025      	beq.n	804132c <__lshift+0x98>
 80412e0:	f1c2 0e20 	rsb	lr, r2, #32
 80412e4:	2000      	movs	r0, #0
 80412e6:	681e      	ldr	r6, [r3, #0]
 80412e8:	468a      	mov	sl, r1
 80412ea:	4096      	lsls	r6, r2
 80412ec:	4330      	orrs	r0, r6
 80412ee:	f84a 0b04 	str.w	r0, [sl], #4
 80412f2:	f853 0b04 	ldr.w	r0, [r3], #4
 80412f6:	459c      	cmp	ip, r3
 80412f8:	fa20 f00e 	lsr.w	r0, r0, lr
 80412fc:	d814      	bhi.n	8041328 <__lshift+0x94>
 80412fe:	6048      	str	r0, [r1, #4]
 8041300:	b108      	cbz	r0, 8041306 <__lshift+0x72>
 8041302:	f109 0502 	add.w	r5, r9, #2
 8041306:	3d01      	subs	r5, #1
 8041308:	4638      	mov	r0, r7
 804130a:	f8c8 5010 	str.w	r5, [r8, #16]
 804130e:	4621      	mov	r1, r4
 8041310:	f7ff fdf4 	bl	8040efc <_Bfree>
 8041314:	4640      	mov	r0, r8
 8041316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804131a:	3101      	adds	r1, #1
 804131c:	005b      	lsls	r3, r3, #1
 804131e:	e7c7      	b.n	80412b0 <__lshift+0x1c>
 8041320:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8041324:	3301      	adds	r3, #1
 8041326:	e7cd      	b.n	80412c4 <__lshift+0x30>
 8041328:	4651      	mov	r1, sl
 804132a:	e7dc      	b.n	80412e6 <__lshift+0x52>
 804132c:	3904      	subs	r1, #4
 804132e:	f853 2b04 	ldr.w	r2, [r3], #4
 8041332:	f841 2f04 	str.w	r2, [r1, #4]!
 8041336:	459c      	cmp	ip, r3
 8041338:	d8f9      	bhi.n	804132e <__lshift+0x9a>
 804133a:	e7e4      	b.n	8041306 <__lshift+0x72>

0804133c <__mcmp>:
 804133c:	6903      	ldr	r3, [r0, #16]
 804133e:	690a      	ldr	r2, [r1, #16]
 8041340:	1a9b      	subs	r3, r3, r2
 8041342:	b530      	push	{r4, r5, lr}
 8041344:	d10c      	bne.n	8041360 <__mcmp+0x24>
 8041346:	0092      	lsls	r2, r2, #2
 8041348:	3014      	adds	r0, #20
 804134a:	3114      	adds	r1, #20
 804134c:	1884      	adds	r4, r0, r2
 804134e:	4411      	add	r1, r2
 8041350:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8041354:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8041358:	4295      	cmp	r5, r2
 804135a:	d003      	beq.n	8041364 <__mcmp+0x28>
 804135c:	d305      	bcc.n	804136a <__mcmp+0x2e>
 804135e:	2301      	movs	r3, #1
 8041360:	4618      	mov	r0, r3
 8041362:	bd30      	pop	{r4, r5, pc}
 8041364:	42a0      	cmp	r0, r4
 8041366:	d3f3      	bcc.n	8041350 <__mcmp+0x14>
 8041368:	e7fa      	b.n	8041360 <__mcmp+0x24>
 804136a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 804136e:	e7f7      	b.n	8041360 <__mcmp+0x24>

08041370 <__mdiff>:
 8041370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8041374:	460d      	mov	r5, r1
 8041376:	4607      	mov	r7, r0
 8041378:	4611      	mov	r1, r2
 804137a:	4628      	mov	r0, r5
 804137c:	4614      	mov	r4, r2
 804137e:	f7ff ffdd 	bl	804133c <__mcmp>
 8041382:	1e06      	subs	r6, r0, #0
 8041384:	d108      	bne.n	8041398 <__mdiff+0x28>
 8041386:	4631      	mov	r1, r6
 8041388:	4638      	mov	r0, r7
 804138a:	f7ff fd83 	bl	8040e94 <_Balloc>
 804138e:	2301      	movs	r3, #1
 8041390:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8041394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8041398:	bfa4      	itt	ge
 804139a:	4623      	movge	r3, r4
 804139c:	462c      	movge	r4, r5
 804139e:	4638      	mov	r0, r7
 80413a0:	6861      	ldr	r1, [r4, #4]
 80413a2:	bfa6      	itte	ge
 80413a4:	461d      	movge	r5, r3
 80413a6:	2600      	movge	r6, #0
 80413a8:	2601      	movlt	r6, #1
 80413aa:	f7ff fd73 	bl	8040e94 <_Balloc>
 80413ae:	692b      	ldr	r3, [r5, #16]
 80413b0:	60c6      	str	r6, [r0, #12]
 80413b2:	6926      	ldr	r6, [r4, #16]
 80413b4:	f105 0914 	add.w	r9, r5, #20
 80413b8:	f104 0214 	add.w	r2, r4, #20
 80413bc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80413c0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80413c4:	f100 0514 	add.w	r5, r0, #20
 80413c8:	f04f 0e00 	mov.w	lr, #0
 80413cc:	f852 ab04 	ldr.w	sl, [r2], #4
 80413d0:	f859 4b04 	ldr.w	r4, [r9], #4
 80413d4:	fa1e f18a 	uxtah	r1, lr, sl
 80413d8:	b2a3      	uxth	r3, r4
 80413da:	1ac9      	subs	r1, r1, r3
 80413dc:	0c23      	lsrs	r3, r4, #16
 80413de:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80413e2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80413e6:	b289      	uxth	r1, r1
 80413e8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80413ec:	45c8      	cmp	r8, r9
 80413ee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80413f2:	4694      	mov	ip, r2
 80413f4:	f845 3b04 	str.w	r3, [r5], #4
 80413f8:	d8e8      	bhi.n	80413cc <__mdiff+0x5c>
 80413fa:	45bc      	cmp	ip, r7
 80413fc:	d304      	bcc.n	8041408 <__mdiff+0x98>
 80413fe:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8041402:	b183      	cbz	r3, 8041426 <__mdiff+0xb6>
 8041404:	6106      	str	r6, [r0, #16]
 8041406:	e7c5      	b.n	8041394 <__mdiff+0x24>
 8041408:	f85c 1b04 	ldr.w	r1, [ip], #4
 804140c:	fa1e f381 	uxtah	r3, lr, r1
 8041410:	141a      	asrs	r2, r3, #16
 8041412:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8041416:	b29b      	uxth	r3, r3
 8041418:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 804141c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8041420:	f845 3b04 	str.w	r3, [r5], #4
 8041424:	e7e9      	b.n	80413fa <__mdiff+0x8a>
 8041426:	3e01      	subs	r6, #1
 8041428:	e7e9      	b.n	80413fe <__mdiff+0x8e>
	...

0804142c <__ulp>:
 804142c:	4b12      	ldr	r3, [pc, #72]	; (8041478 <__ulp+0x4c>)
 804142e:	ee10 2a90 	vmov	r2, s1
 8041432:	401a      	ands	r2, r3
 8041434:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8041438:	2b00      	cmp	r3, #0
 804143a:	dd04      	ble.n	8041446 <__ulp+0x1a>
 804143c:	2000      	movs	r0, #0
 804143e:	4619      	mov	r1, r3
 8041440:	ec41 0b10 	vmov	d0, r0, r1
 8041444:	4770      	bx	lr
 8041446:	425b      	negs	r3, r3
 8041448:	151b      	asrs	r3, r3, #20
 804144a:	2b13      	cmp	r3, #19
 804144c:	f04f 0000 	mov.w	r0, #0
 8041450:	f04f 0100 	mov.w	r1, #0
 8041454:	dc04      	bgt.n	8041460 <__ulp+0x34>
 8041456:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 804145a:	fa42 f103 	asr.w	r1, r2, r3
 804145e:	e7ef      	b.n	8041440 <__ulp+0x14>
 8041460:	3b14      	subs	r3, #20
 8041462:	2b1e      	cmp	r3, #30
 8041464:	f04f 0201 	mov.w	r2, #1
 8041468:	bfda      	itte	le
 804146a:	f1c3 031f 	rsble	r3, r3, #31
 804146e:	fa02 f303 	lslle.w	r3, r2, r3
 8041472:	4613      	movgt	r3, r2
 8041474:	4618      	mov	r0, r3
 8041476:	e7e3      	b.n	8041440 <__ulp+0x14>
 8041478:	7ff00000 	.word	0x7ff00000

0804147c <__b2d>:
 804147c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804147e:	6905      	ldr	r5, [r0, #16]
 8041480:	f100 0714 	add.w	r7, r0, #20
 8041484:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8041488:	1f2e      	subs	r6, r5, #4
 804148a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 804148e:	4620      	mov	r0, r4
 8041490:	f7ff fdc4 	bl	804101c <__hi0bits>
 8041494:	f1c0 0320 	rsb	r3, r0, #32
 8041498:	280a      	cmp	r0, #10
 804149a:	600b      	str	r3, [r1, #0]
 804149c:	f8df c074 	ldr.w	ip, [pc, #116]	; 8041514 <__b2d+0x98>
 80414a0:	dc14      	bgt.n	80414cc <__b2d+0x50>
 80414a2:	f1c0 0e0b 	rsb	lr, r0, #11
 80414a6:	fa24 f10e 	lsr.w	r1, r4, lr
 80414aa:	42b7      	cmp	r7, r6
 80414ac:	ea41 030c 	orr.w	r3, r1, ip
 80414b0:	bf34      	ite	cc
 80414b2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80414b6:	2100      	movcs	r1, #0
 80414b8:	3015      	adds	r0, #21
 80414ba:	fa04 f000 	lsl.w	r0, r4, r0
 80414be:	fa21 f10e 	lsr.w	r1, r1, lr
 80414c2:	ea40 0201 	orr.w	r2, r0, r1
 80414c6:	ec43 2b10 	vmov	d0, r2, r3
 80414ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80414cc:	42b7      	cmp	r7, r6
 80414ce:	bf3a      	itte	cc
 80414d0:	f1a5 0608 	subcc.w	r6, r5, #8
 80414d4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80414d8:	2100      	movcs	r1, #0
 80414da:	380b      	subs	r0, #11
 80414dc:	d015      	beq.n	804150a <__b2d+0x8e>
 80414de:	4084      	lsls	r4, r0
 80414e0:	f1c0 0520 	rsb	r5, r0, #32
 80414e4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80414e8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80414ec:	42be      	cmp	r6, r7
 80414ee:	fa21 fc05 	lsr.w	ip, r1, r5
 80414f2:	ea44 030c 	orr.w	r3, r4, ip
 80414f6:	bf8c      	ite	hi
 80414f8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80414fc:	2400      	movls	r4, #0
 80414fe:	fa01 f000 	lsl.w	r0, r1, r0
 8041502:	40ec      	lsrs	r4, r5
 8041504:	ea40 0204 	orr.w	r2, r0, r4
 8041508:	e7dd      	b.n	80414c6 <__b2d+0x4a>
 804150a:	ea44 030c 	orr.w	r3, r4, ip
 804150e:	460a      	mov	r2, r1
 8041510:	e7d9      	b.n	80414c6 <__b2d+0x4a>
 8041512:	bf00      	nop
 8041514:	3ff00000 	.word	0x3ff00000

08041518 <__d2b>:
 8041518:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 804151c:	460e      	mov	r6, r1
 804151e:	2101      	movs	r1, #1
 8041520:	ec59 8b10 	vmov	r8, r9, d0
 8041524:	4615      	mov	r5, r2
 8041526:	f7ff fcb5 	bl	8040e94 <_Balloc>
 804152a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 804152e:	4607      	mov	r7, r0
 8041530:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8041534:	bb34      	cbnz	r4, 8041584 <__d2b+0x6c>
 8041536:	9301      	str	r3, [sp, #4]
 8041538:	f1b8 0300 	subs.w	r3, r8, #0
 804153c:	d027      	beq.n	804158e <__d2b+0x76>
 804153e:	a802      	add	r0, sp, #8
 8041540:	f840 3d08 	str.w	r3, [r0, #-8]!
 8041544:	f7ff fd89 	bl	804105a <__lo0bits>
 8041548:	9900      	ldr	r1, [sp, #0]
 804154a:	b1f0      	cbz	r0, 804158a <__d2b+0x72>
 804154c:	9a01      	ldr	r2, [sp, #4]
 804154e:	f1c0 0320 	rsb	r3, r0, #32
 8041552:	fa02 f303 	lsl.w	r3, r2, r3
 8041556:	430b      	orrs	r3, r1
 8041558:	40c2      	lsrs	r2, r0
 804155a:	617b      	str	r3, [r7, #20]
 804155c:	9201      	str	r2, [sp, #4]
 804155e:	9b01      	ldr	r3, [sp, #4]
 8041560:	61bb      	str	r3, [r7, #24]
 8041562:	2b00      	cmp	r3, #0
 8041564:	bf14      	ite	ne
 8041566:	2102      	movne	r1, #2
 8041568:	2101      	moveq	r1, #1
 804156a:	6139      	str	r1, [r7, #16]
 804156c:	b1c4      	cbz	r4, 80415a0 <__d2b+0x88>
 804156e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8041572:	4404      	add	r4, r0
 8041574:	6034      	str	r4, [r6, #0]
 8041576:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 804157a:	6028      	str	r0, [r5, #0]
 804157c:	4638      	mov	r0, r7
 804157e:	b003      	add	sp, #12
 8041580:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8041584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8041588:	e7d5      	b.n	8041536 <__d2b+0x1e>
 804158a:	6179      	str	r1, [r7, #20]
 804158c:	e7e7      	b.n	804155e <__d2b+0x46>
 804158e:	a801      	add	r0, sp, #4
 8041590:	f7ff fd63 	bl	804105a <__lo0bits>
 8041594:	9b01      	ldr	r3, [sp, #4]
 8041596:	617b      	str	r3, [r7, #20]
 8041598:	2101      	movs	r1, #1
 804159a:	6139      	str	r1, [r7, #16]
 804159c:	3020      	adds	r0, #32
 804159e:	e7e5      	b.n	804156c <__d2b+0x54>
 80415a0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80415a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80415a8:	6030      	str	r0, [r6, #0]
 80415aa:	6918      	ldr	r0, [r3, #16]
 80415ac:	f7ff fd36 	bl	804101c <__hi0bits>
 80415b0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80415b4:	e7e1      	b.n	804157a <__d2b+0x62>

080415b6 <__ratio>:
 80415b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80415ba:	4688      	mov	r8, r1
 80415bc:	4669      	mov	r1, sp
 80415be:	4681      	mov	r9, r0
 80415c0:	f7ff ff5c 	bl	804147c <__b2d>
 80415c4:	a901      	add	r1, sp, #4
 80415c6:	4640      	mov	r0, r8
 80415c8:	ec57 6b10 	vmov	r6, r7, d0
 80415cc:	f7ff ff56 	bl	804147c <__b2d>
 80415d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80415d4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80415d8:	eba3 0c02 	sub.w	ip, r3, r2
 80415dc:	e9dd 3200 	ldrd	r3, r2, [sp]
 80415e0:	1a9b      	subs	r3, r3, r2
 80415e2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80415e6:	ec5b ab10 	vmov	sl, fp, d0
 80415ea:	2b00      	cmp	r3, #0
 80415ec:	bfce      	itee	gt
 80415ee:	463a      	movgt	r2, r7
 80415f0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80415f4:	465a      	movle	r2, fp
 80415f6:	4659      	mov	r1, fp
 80415f8:	463d      	mov	r5, r7
 80415fa:	bfd4      	ite	le
 80415fc:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8041600:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8041604:	4630      	mov	r0, r6
 8041606:	ee10 2a10 	vmov	r2, s0
 804160a:	460b      	mov	r3, r1
 804160c:	4629      	mov	r1, r5
 804160e:	f7df f955 	bl	80208bc <__aeabi_ddiv>
 8041612:	ec41 0b10 	vmov	d0, r0, r1
 8041616:	b003      	add	sp, #12
 8041618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0804161c <__copybits>:
 804161c:	3901      	subs	r1, #1
 804161e:	b510      	push	{r4, lr}
 8041620:	1149      	asrs	r1, r1, #5
 8041622:	6914      	ldr	r4, [r2, #16]
 8041624:	3101      	adds	r1, #1
 8041626:	f102 0314 	add.w	r3, r2, #20
 804162a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 804162e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8041632:	42a3      	cmp	r3, r4
 8041634:	4602      	mov	r2, r0
 8041636:	d303      	bcc.n	8041640 <__copybits+0x24>
 8041638:	2300      	movs	r3, #0
 804163a:	428a      	cmp	r2, r1
 804163c:	d305      	bcc.n	804164a <__copybits+0x2e>
 804163e:	bd10      	pop	{r4, pc}
 8041640:	f853 2b04 	ldr.w	r2, [r3], #4
 8041644:	f840 2b04 	str.w	r2, [r0], #4
 8041648:	e7f3      	b.n	8041632 <__copybits+0x16>
 804164a:	f842 3b04 	str.w	r3, [r2], #4
 804164e:	e7f4      	b.n	804163a <__copybits+0x1e>

08041650 <__any_on>:
 8041650:	f100 0214 	add.w	r2, r0, #20
 8041654:	6900      	ldr	r0, [r0, #16]
 8041656:	114b      	asrs	r3, r1, #5
 8041658:	4298      	cmp	r0, r3
 804165a:	b510      	push	{r4, lr}
 804165c:	db11      	blt.n	8041682 <__any_on+0x32>
 804165e:	dd0a      	ble.n	8041676 <__any_on+0x26>
 8041660:	f011 011f 	ands.w	r1, r1, #31
 8041664:	d007      	beq.n	8041676 <__any_on+0x26>
 8041666:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 804166a:	fa24 f001 	lsr.w	r0, r4, r1
 804166e:	fa00 f101 	lsl.w	r1, r0, r1
 8041672:	428c      	cmp	r4, r1
 8041674:	d10b      	bne.n	804168e <__any_on+0x3e>
 8041676:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 804167a:	4293      	cmp	r3, r2
 804167c:	d803      	bhi.n	8041686 <__any_on+0x36>
 804167e:	2000      	movs	r0, #0
 8041680:	bd10      	pop	{r4, pc}
 8041682:	4603      	mov	r3, r0
 8041684:	e7f7      	b.n	8041676 <__any_on+0x26>
 8041686:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 804168a:	2900      	cmp	r1, #0
 804168c:	d0f5      	beq.n	804167a <__any_on+0x2a>
 804168e:	2001      	movs	r0, #1
 8041690:	e7f6      	b.n	8041680 <__any_on+0x30>

08041692 <_calloc_r>:
 8041692:	b538      	push	{r3, r4, r5, lr}
 8041694:	fb02 f401 	mul.w	r4, r2, r1
 8041698:	4621      	mov	r1, r4
 804169a:	f000 f809 	bl	80416b0 <_malloc_r>
 804169e:	4605      	mov	r5, r0
 80416a0:	b118      	cbz	r0, 80416aa <_calloc_r+0x18>
 80416a2:	4622      	mov	r2, r4
 80416a4:	2100      	movs	r1, #0
 80416a6:	f7fe fa03 	bl	803fab0 <memset>
 80416aa:	4628      	mov	r0, r5
 80416ac:	bd38      	pop	{r3, r4, r5, pc}
	...

080416b0 <_malloc_r>:
 80416b0:	b570      	push	{r4, r5, r6, lr}
 80416b2:	1ccd      	adds	r5, r1, #3
 80416b4:	f025 0503 	bic.w	r5, r5, #3
 80416b8:	3508      	adds	r5, #8
 80416ba:	2d0c      	cmp	r5, #12
 80416bc:	bf38      	it	cc
 80416be:	250c      	movcc	r5, #12
 80416c0:	2d00      	cmp	r5, #0
 80416c2:	4606      	mov	r6, r0
 80416c4:	db01      	blt.n	80416ca <_malloc_r+0x1a>
 80416c6:	42a9      	cmp	r1, r5
 80416c8:	d903      	bls.n	80416d2 <_malloc_r+0x22>
 80416ca:	230c      	movs	r3, #12
 80416cc:	6033      	str	r3, [r6, #0]
 80416ce:	2000      	movs	r0, #0
 80416d0:	bd70      	pop	{r4, r5, r6, pc}
 80416d2:	f000 fb66 	bl	8041da2 <__malloc_lock>
 80416d6:	4a21      	ldr	r2, [pc, #132]	; (804175c <_malloc_r+0xac>)
 80416d8:	6814      	ldr	r4, [r2, #0]
 80416da:	4621      	mov	r1, r4
 80416dc:	b991      	cbnz	r1, 8041704 <_malloc_r+0x54>
 80416de:	4c20      	ldr	r4, [pc, #128]	; (8041760 <_malloc_r+0xb0>)
 80416e0:	6823      	ldr	r3, [r4, #0]
 80416e2:	b91b      	cbnz	r3, 80416ec <_malloc_r+0x3c>
 80416e4:	4630      	mov	r0, r6
 80416e6:	f000 fb17 	bl	8041d18 <_sbrk_r>
 80416ea:	6020      	str	r0, [r4, #0]
 80416ec:	4629      	mov	r1, r5
 80416ee:	4630      	mov	r0, r6
 80416f0:	f000 fb12 	bl	8041d18 <_sbrk_r>
 80416f4:	1c43      	adds	r3, r0, #1
 80416f6:	d124      	bne.n	8041742 <_malloc_r+0x92>
 80416f8:	230c      	movs	r3, #12
 80416fa:	6033      	str	r3, [r6, #0]
 80416fc:	4630      	mov	r0, r6
 80416fe:	f000 fb51 	bl	8041da4 <__malloc_unlock>
 8041702:	e7e4      	b.n	80416ce <_malloc_r+0x1e>
 8041704:	680b      	ldr	r3, [r1, #0]
 8041706:	1b5b      	subs	r3, r3, r5
 8041708:	d418      	bmi.n	804173c <_malloc_r+0x8c>
 804170a:	2b0b      	cmp	r3, #11
 804170c:	d90f      	bls.n	804172e <_malloc_r+0x7e>
 804170e:	600b      	str	r3, [r1, #0]
 8041710:	50cd      	str	r5, [r1, r3]
 8041712:	18cc      	adds	r4, r1, r3
 8041714:	4630      	mov	r0, r6
 8041716:	f000 fb45 	bl	8041da4 <__malloc_unlock>
 804171a:	f104 000b 	add.w	r0, r4, #11
 804171e:	1d23      	adds	r3, r4, #4
 8041720:	f020 0007 	bic.w	r0, r0, #7
 8041724:	1ac3      	subs	r3, r0, r3
 8041726:	d0d3      	beq.n	80416d0 <_malloc_r+0x20>
 8041728:	425a      	negs	r2, r3
 804172a:	50e2      	str	r2, [r4, r3]
 804172c:	e7d0      	b.n	80416d0 <_malloc_r+0x20>
 804172e:	428c      	cmp	r4, r1
 8041730:	684b      	ldr	r3, [r1, #4]
 8041732:	bf16      	itet	ne
 8041734:	6063      	strne	r3, [r4, #4]
 8041736:	6013      	streq	r3, [r2, #0]
 8041738:	460c      	movne	r4, r1
 804173a:	e7eb      	b.n	8041714 <_malloc_r+0x64>
 804173c:	460c      	mov	r4, r1
 804173e:	6849      	ldr	r1, [r1, #4]
 8041740:	e7cc      	b.n	80416dc <_malloc_r+0x2c>
 8041742:	1cc4      	adds	r4, r0, #3
 8041744:	f024 0403 	bic.w	r4, r4, #3
 8041748:	42a0      	cmp	r0, r4
 804174a:	d005      	beq.n	8041758 <_malloc_r+0xa8>
 804174c:	1a21      	subs	r1, r4, r0
 804174e:	4630      	mov	r0, r6
 8041750:	f000 fae2 	bl	8041d18 <_sbrk_r>
 8041754:	3001      	adds	r0, #1
 8041756:	d0cf      	beq.n	80416f8 <_malloc_r+0x48>
 8041758:	6025      	str	r5, [r4, #0]
 804175a:	e7db      	b.n	8041714 <_malloc_r+0x64>
 804175c:	20008060 	.word	0x20008060
 8041760:	20008064 	.word	0x20008064

08041764 <__ssputs_r>:
 8041764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8041768:	688e      	ldr	r6, [r1, #8]
 804176a:	429e      	cmp	r6, r3
 804176c:	4682      	mov	sl, r0
 804176e:	460c      	mov	r4, r1
 8041770:	4690      	mov	r8, r2
 8041772:	4699      	mov	r9, r3
 8041774:	d837      	bhi.n	80417e6 <__ssputs_r+0x82>
 8041776:	898a      	ldrh	r2, [r1, #12]
 8041778:	f412 6f90 	tst.w	r2, #1152	; 0x480
 804177c:	d031      	beq.n	80417e2 <__ssputs_r+0x7e>
 804177e:	6825      	ldr	r5, [r4, #0]
 8041780:	6909      	ldr	r1, [r1, #16]
 8041782:	1a6f      	subs	r7, r5, r1
 8041784:	6965      	ldr	r5, [r4, #20]
 8041786:	2302      	movs	r3, #2
 8041788:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 804178c:	fb95 f5f3 	sdiv	r5, r5, r3
 8041790:	f109 0301 	add.w	r3, r9, #1
 8041794:	443b      	add	r3, r7
 8041796:	429d      	cmp	r5, r3
 8041798:	bf38      	it	cc
 804179a:	461d      	movcc	r5, r3
 804179c:	0553      	lsls	r3, r2, #21
 804179e:	d530      	bpl.n	8041802 <__ssputs_r+0x9e>
 80417a0:	4629      	mov	r1, r5
 80417a2:	f7ff ff85 	bl	80416b0 <_malloc_r>
 80417a6:	4606      	mov	r6, r0
 80417a8:	b950      	cbnz	r0, 80417c0 <__ssputs_r+0x5c>
 80417aa:	230c      	movs	r3, #12
 80417ac:	f8ca 3000 	str.w	r3, [sl]
 80417b0:	89a3      	ldrh	r3, [r4, #12]
 80417b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80417b6:	81a3      	strh	r3, [r4, #12]
 80417b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80417bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80417c0:	463a      	mov	r2, r7
 80417c2:	6921      	ldr	r1, [r4, #16]
 80417c4:	f7fe f969 	bl	803fa9a <memcpy>
 80417c8:	89a3      	ldrh	r3, [r4, #12]
 80417ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80417ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80417d2:	81a3      	strh	r3, [r4, #12]
 80417d4:	6126      	str	r6, [r4, #16]
 80417d6:	6165      	str	r5, [r4, #20]
 80417d8:	443e      	add	r6, r7
 80417da:	1bed      	subs	r5, r5, r7
 80417dc:	6026      	str	r6, [r4, #0]
 80417de:	60a5      	str	r5, [r4, #8]
 80417e0:	464e      	mov	r6, r9
 80417e2:	454e      	cmp	r6, r9
 80417e4:	d900      	bls.n	80417e8 <__ssputs_r+0x84>
 80417e6:	464e      	mov	r6, r9
 80417e8:	4632      	mov	r2, r6
 80417ea:	4641      	mov	r1, r8
 80417ec:	6820      	ldr	r0, [r4, #0]
 80417ee:	f000 fabf 	bl	8041d70 <memmove>
 80417f2:	68a3      	ldr	r3, [r4, #8]
 80417f4:	1b9b      	subs	r3, r3, r6
 80417f6:	60a3      	str	r3, [r4, #8]
 80417f8:	6823      	ldr	r3, [r4, #0]
 80417fa:	441e      	add	r6, r3
 80417fc:	6026      	str	r6, [r4, #0]
 80417fe:	2000      	movs	r0, #0
 8041800:	e7dc      	b.n	80417bc <__ssputs_r+0x58>
 8041802:	462a      	mov	r2, r5
 8041804:	f000 fb1e 	bl	8041e44 <_realloc_r>
 8041808:	4606      	mov	r6, r0
 804180a:	2800      	cmp	r0, #0
 804180c:	d1e2      	bne.n	80417d4 <__ssputs_r+0x70>
 804180e:	6921      	ldr	r1, [r4, #16]
 8041810:	4650      	mov	r0, sl
 8041812:	f000 fac9 	bl	8041da8 <_free_r>
 8041816:	e7c8      	b.n	80417aa <__ssputs_r+0x46>

08041818 <_svfiprintf_r>:
 8041818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804181c:	461d      	mov	r5, r3
 804181e:	898b      	ldrh	r3, [r1, #12]
 8041820:	061f      	lsls	r7, r3, #24
 8041822:	b09d      	sub	sp, #116	; 0x74
 8041824:	4680      	mov	r8, r0
 8041826:	460c      	mov	r4, r1
 8041828:	4616      	mov	r6, r2
 804182a:	d50f      	bpl.n	804184c <_svfiprintf_r+0x34>
 804182c:	690b      	ldr	r3, [r1, #16]
 804182e:	b96b      	cbnz	r3, 804184c <_svfiprintf_r+0x34>
 8041830:	2140      	movs	r1, #64	; 0x40
 8041832:	f7ff ff3d 	bl	80416b0 <_malloc_r>
 8041836:	6020      	str	r0, [r4, #0]
 8041838:	6120      	str	r0, [r4, #16]
 804183a:	b928      	cbnz	r0, 8041848 <_svfiprintf_r+0x30>
 804183c:	230c      	movs	r3, #12
 804183e:	f8c8 3000 	str.w	r3, [r8]
 8041842:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8041846:	e0c8      	b.n	80419da <_svfiprintf_r+0x1c2>
 8041848:	2340      	movs	r3, #64	; 0x40
 804184a:	6163      	str	r3, [r4, #20]
 804184c:	2300      	movs	r3, #0
 804184e:	9309      	str	r3, [sp, #36]	; 0x24
 8041850:	2320      	movs	r3, #32
 8041852:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8041856:	2330      	movs	r3, #48	; 0x30
 8041858:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 804185c:	9503      	str	r5, [sp, #12]
 804185e:	f04f 0b01 	mov.w	fp, #1
 8041862:	4637      	mov	r7, r6
 8041864:	463d      	mov	r5, r7
 8041866:	f815 3b01 	ldrb.w	r3, [r5], #1
 804186a:	b10b      	cbz	r3, 8041870 <_svfiprintf_r+0x58>
 804186c:	2b25      	cmp	r3, #37	; 0x25
 804186e:	d13e      	bne.n	80418ee <_svfiprintf_r+0xd6>
 8041870:	ebb7 0a06 	subs.w	sl, r7, r6
 8041874:	d00b      	beq.n	804188e <_svfiprintf_r+0x76>
 8041876:	4653      	mov	r3, sl
 8041878:	4632      	mov	r2, r6
 804187a:	4621      	mov	r1, r4
 804187c:	4640      	mov	r0, r8
 804187e:	f7ff ff71 	bl	8041764 <__ssputs_r>
 8041882:	3001      	adds	r0, #1
 8041884:	f000 80a4 	beq.w	80419d0 <_svfiprintf_r+0x1b8>
 8041888:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804188a:	4453      	add	r3, sl
 804188c:	9309      	str	r3, [sp, #36]	; 0x24
 804188e:	783b      	ldrb	r3, [r7, #0]
 8041890:	2b00      	cmp	r3, #0
 8041892:	f000 809d 	beq.w	80419d0 <_svfiprintf_r+0x1b8>
 8041896:	2300      	movs	r3, #0
 8041898:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 804189c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80418a0:	9304      	str	r3, [sp, #16]
 80418a2:	9307      	str	r3, [sp, #28]
 80418a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80418a8:	931a      	str	r3, [sp, #104]	; 0x68
 80418aa:	462f      	mov	r7, r5
 80418ac:	2205      	movs	r2, #5
 80418ae:	f817 1b01 	ldrb.w	r1, [r7], #1
 80418b2:	4850      	ldr	r0, [pc, #320]	; (80419f4 <_svfiprintf_r+0x1dc>)
 80418b4:	f7de fccc 	bl	8020250 <memchr>
 80418b8:	9b04      	ldr	r3, [sp, #16]
 80418ba:	b9d0      	cbnz	r0, 80418f2 <_svfiprintf_r+0xda>
 80418bc:	06d9      	lsls	r1, r3, #27
 80418be:	bf44      	itt	mi
 80418c0:	2220      	movmi	r2, #32
 80418c2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80418c6:	071a      	lsls	r2, r3, #28
 80418c8:	bf44      	itt	mi
 80418ca:	222b      	movmi	r2, #43	; 0x2b
 80418cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80418d0:	782a      	ldrb	r2, [r5, #0]
 80418d2:	2a2a      	cmp	r2, #42	; 0x2a
 80418d4:	d015      	beq.n	8041902 <_svfiprintf_r+0xea>
 80418d6:	9a07      	ldr	r2, [sp, #28]
 80418d8:	462f      	mov	r7, r5
 80418da:	2000      	movs	r0, #0
 80418dc:	250a      	movs	r5, #10
 80418de:	4639      	mov	r1, r7
 80418e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80418e4:	3b30      	subs	r3, #48	; 0x30
 80418e6:	2b09      	cmp	r3, #9
 80418e8:	d94d      	bls.n	8041986 <_svfiprintf_r+0x16e>
 80418ea:	b1b8      	cbz	r0, 804191c <_svfiprintf_r+0x104>
 80418ec:	e00f      	b.n	804190e <_svfiprintf_r+0xf6>
 80418ee:	462f      	mov	r7, r5
 80418f0:	e7b8      	b.n	8041864 <_svfiprintf_r+0x4c>
 80418f2:	4a40      	ldr	r2, [pc, #256]	; (80419f4 <_svfiprintf_r+0x1dc>)
 80418f4:	1a80      	subs	r0, r0, r2
 80418f6:	fa0b f000 	lsl.w	r0, fp, r0
 80418fa:	4318      	orrs	r0, r3
 80418fc:	9004      	str	r0, [sp, #16]
 80418fe:	463d      	mov	r5, r7
 8041900:	e7d3      	b.n	80418aa <_svfiprintf_r+0x92>
 8041902:	9a03      	ldr	r2, [sp, #12]
 8041904:	1d11      	adds	r1, r2, #4
 8041906:	6812      	ldr	r2, [r2, #0]
 8041908:	9103      	str	r1, [sp, #12]
 804190a:	2a00      	cmp	r2, #0
 804190c:	db01      	blt.n	8041912 <_svfiprintf_r+0xfa>
 804190e:	9207      	str	r2, [sp, #28]
 8041910:	e004      	b.n	804191c <_svfiprintf_r+0x104>
 8041912:	4252      	negs	r2, r2
 8041914:	f043 0302 	orr.w	r3, r3, #2
 8041918:	9207      	str	r2, [sp, #28]
 804191a:	9304      	str	r3, [sp, #16]
 804191c:	783b      	ldrb	r3, [r7, #0]
 804191e:	2b2e      	cmp	r3, #46	; 0x2e
 8041920:	d10c      	bne.n	804193c <_svfiprintf_r+0x124>
 8041922:	787b      	ldrb	r3, [r7, #1]
 8041924:	2b2a      	cmp	r3, #42	; 0x2a
 8041926:	d133      	bne.n	8041990 <_svfiprintf_r+0x178>
 8041928:	9b03      	ldr	r3, [sp, #12]
 804192a:	1d1a      	adds	r2, r3, #4
 804192c:	681b      	ldr	r3, [r3, #0]
 804192e:	9203      	str	r2, [sp, #12]
 8041930:	2b00      	cmp	r3, #0
 8041932:	bfb8      	it	lt
 8041934:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8041938:	3702      	adds	r7, #2
 804193a:	9305      	str	r3, [sp, #20]
 804193c:	4d2e      	ldr	r5, [pc, #184]	; (80419f8 <_svfiprintf_r+0x1e0>)
 804193e:	7839      	ldrb	r1, [r7, #0]
 8041940:	2203      	movs	r2, #3
 8041942:	4628      	mov	r0, r5
 8041944:	f7de fc84 	bl	8020250 <memchr>
 8041948:	b138      	cbz	r0, 804195a <_svfiprintf_r+0x142>
 804194a:	2340      	movs	r3, #64	; 0x40
 804194c:	1b40      	subs	r0, r0, r5
 804194e:	fa03 f000 	lsl.w	r0, r3, r0
 8041952:	9b04      	ldr	r3, [sp, #16]
 8041954:	4303      	orrs	r3, r0
 8041956:	3701      	adds	r7, #1
 8041958:	9304      	str	r3, [sp, #16]
 804195a:	7839      	ldrb	r1, [r7, #0]
 804195c:	4827      	ldr	r0, [pc, #156]	; (80419fc <_svfiprintf_r+0x1e4>)
 804195e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8041962:	2206      	movs	r2, #6
 8041964:	1c7e      	adds	r6, r7, #1
 8041966:	f7de fc73 	bl	8020250 <memchr>
 804196a:	2800      	cmp	r0, #0
 804196c:	d038      	beq.n	80419e0 <_svfiprintf_r+0x1c8>
 804196e:	4b24      	ldr	r3, [pc, #144]	; (8041a00 <_svfiprintf_r+0x1e8>)
 8041970:	bb13      	cbnz	r3, 80419b8 <_svfiprintf_r+0x1a0>
 8041972:	9b03      	ldr	r3, [sp, #12]
 8041974:	3307      	adds	r3, #7
 8041976:	f023 0307 	bic.w	r3, r3, #7
 804197a:	3308      	adds	r3, #8
 804197c:	9303      	str	r3, [sp, #12]
 804197e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8041980:	444b      	add	r3, r9
 8041982:	9309      	str	r3, [sp, #36]	; 0x24
 8041984:	e76d      	b.n	8041862 <_svfiprintf_r+0x4a>
 8041986:	fb05 3202 	mla	r2, r5, r2, r3
 804198a:	2001      	movs	r0, #1
 804198c:	460f      	mov	r7, r1
 804198e:	e7a6      	b.n	80418de <_svfiprintf_r+0xc6>
 8041990:	2300      	movs	r3, #0
 8041992:	3701      	adds	r7, #1
 8041994:	9305      	str	r3, [sp, #20]
 8041996:	4619      	mov	r1, r3
 8041998:	250a      	movs	r5, #10
 804199a:	4638      	mov	r0, r7
 804199c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80419a0:	3a30      	subs	r2, #48	; 0x30
 80419a2:	2a09      	cmp	r2, #9
 80419a4:	d903      	bls.n	80419ae <_svfiprintf_r+0x196>
 80419a6:	2b00      	cmp	r3, #0
 80419a8:	d0c8      	beq.n	804193c <_svfiprintf_r+0x124>
 80419aa:	9105      	str	r1, [sp, #20]
 80419ac:	e7c6      	b.n	804193c <_svfiprintf_r+0x124>
 80419ae:	fb05 2101 	mla	r1, r5, r1, r2
 80419b2:	2301      	movs	r3, #1
 80419b4:	4607      	mov	r7, r0
 80419b6:	e7f0      	b.n	804199a <_svfiprintf_r+0x182>
 80419b8:	ab03      	add	r3, sp, #12
 80419ba:	9300      	str	r3, [sp, #0]
 80419bc:	4622      	mov	r2, r4
 80419be:	4b11      	ldr	r3, [pc, #68]	; (8041a04 <_svfiprintf_r+0x1ec>)
 80419c0:	a904      	add	r1, sp, #16
 80419c2:	4640      	mov	r0, r8
 80419c4:	f3af 8000 	nop.w
 80419c8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80419cc:	4681      	mov	r9, r0
 80419ce:	d1d6      	bne.n	804197e <_svfiprintf_r+0x166>
 80419d0:	89a3      	ldrh	r3, [r4, #12]
 80419d2:	065b      	lsls	r3, r3, #25
 80419d4:	f53f af35 	bmi.w	8041842 <_svfiprintf_r+0x2a>
 80419d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80419da:	b01d      	add	sp, #116	; 0x74
 80419dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80419e0:	ab03      	add	r3, sp, #12
 80419e2:	9300      	str	r3, [sp, #0]
 80419e4:	4622      	mov	r2, r4
 80419e6:	4b07      	ldr	r3, [pc, #28]	; (8041a04 <_svfiprintf_r+0x1ec>)
 80419e8:	a904      	add	r1, sp, #16
 80419ea:	4640      	mov	r0, r8
 80419ec:	f000 f882 	bl	8041af4 <_printf_i>
 80419f0:	e7ea      	b.n	80419c8 <_svfiprintf_r+0x1b0>
 80419f2:	bf00      	nop
 80419f4:	08056554 	.word	0x08056554
 80419f8:	0805655a 	.word	0x0805655a
 80419fc:	0805655e 	.word	0x0805655e
 8041a00:	00000000 	.word	0x00000000
 8041a04:	08041765 	.word	0x08041765

08041a08 <_printf_common>:
 8041a08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8041a0c:	4691      	mov	r9, r2
 8041a0e:	461f      	mov	r7, r3
 8041a10:	688a      	ldr	r2, [r1, #8]
 8041a12:	690b      	ldr	r3, [r1, #16]
 8041a14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8041a18:	4293      	cmp	r3, r2
 8041a1a:	bfb8      	it	lt
 8041a1c:	4613      	movlt	r3, r2
 8041a1e:	f8c9 3000 	str.w	r3, [r9]
 8041a22:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8041a26:	4606      	mov	r6, r0
 8041a28:	460c      	mov	r4, r1
 8041a2a:	b112      	cbz	r2, 8041a32 <_printf_common+0x2a>
 8041a2c:	3301      	adds	r3, #1
 8041a2e:	f8c9 3000 	str.w	r3, [r9]
 8041a32:	6823      	ldr	r3, [r4, #0]
 8041a34:	0699      	lsls	r1, r3, #26
 8041a36:	bf42      	ittt	mi
 8041a38:	f8d9 3000 	ldrmi.w	r3, [r9]
 8041a3c:	3302      	addmi	r3, #2
 8041a3e:	f8c9 3000 	strmi.w	r3, [r9]
 8041a42:	6825      	ldr	r5, [r4, #0]
 8041a44:	f015 0506 	ands.w	r5, r5, #6
 8041a48:	d107      	bne.n	8041a5a <_printf_common+0x52>
 8041a4a:	f104 0a19 	add.w	sl, r4, #25
 8041a4e:	68e3      	ldr	r3, [r4, #12]
 8041a50:	f8d9 2000 	ldr.w	r2, [r9]
 8041a54:	1a9b      	subs	r3, r3, r2
 8041a56:	42ab      	cmp	r3, r5
 8041a58:	dc28      	bgt.n	8041aac <_printf_common+0xa4>
 8041a5a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8041a5e:	6822      	ldr	r2, [r4, #0]
 8041a60:	3300      	adds	r3, #0
 8041a62:	bf18      	it	ne
 8041a64:	2301      	movne	r3, #1
 8041a66:	0692      	lsls	r2, r2, #26
 8041a68:	d42d      	bmi.n	8041ac6 <_printf_common+0xbe>
 8041a6a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8041a6e:	4639      	mov	r1, r7
 8041a70:	4630      	mov	r0, r6
 8041a72:	47c0      	blx	r8
 8041a74:	3001      	adds	r0, #1
 8041a76:	d020      	beq.n	8041aba <_printf_common+0xb2>
 8041a78:	6823      	ldr	r3, [r4, #0]
 8041a7a:	68e5      	ldr	r5, [r4, #12]
 8041a7c:	f8d9 2000 	ldr.w	r2, [r9]
 8041a80:	f003 0306 	and.w	r3, r3, #6
 8041a84:	2b04      	cmp	r3, #4
 8041a86:	bf08      	it	eq
 8041a88:	1aad      	subeq	r5, r5, r2
 8041a8a:	68a3      	ldr	r3, [r4, #8]
 8041a8c:	6922      	ldr	r2, [r4, #16]
 8041a8e:	bf0c      	ite	eq
 8041a90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8041a94:	2500      	movne	r5, #0
 8041a96:	4293      	cmp	r3, r2
 8041a98:	bfc4      	itt	gt
 8041a9a:	1a9b      	subgt	r3, r3, r2
 8041a9c:	18ed      	addgt	r5, r5, r3
 8041a9e:	f04f 0900 	mov.w	r9, #0
 8041aa2:	341a      	adds	r4, #26
 8041aa4:	454d      	cmp	r5, r9
 8041aa6:	d11a      	bne.n	8041ade <_printf_common+0xd6>
 8041aa8:	2000      	movs	r0, #0
 8041aaa:	e008      	b.n	8041abe <_printf_common+0xb6>
 8041aac:	2301      	movs	r3, #1
 8041aae:	4652      	mov	r2, sl
 8041ab0:	4639      	mov	r1, r7
 8041ab2:	4630      	mov	r0, r6
 8041ab4:	47c0      	blx	r8
 8041ab6:	3001      	adds	r0, #1
 8041ab8:	d103      	bne.n	8041ac2 <_printf_common+0xba>
 8041aba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8041abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8041ac2:	3501      	adds	r5, #1
 8041ac4:	e7c3      	b.n	8041a4e <_printf_common+0x46>
 8041ac6:	18e1      	adds	r1, r4, r3
 8041ac8:	1c5a      	adds	r2, r3, #1
 8041aca:	2030      	movs	r0, #48	; 0x30
 8041acc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8041ad0:	4422      	add	r2, r4
 8041ad2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8041ad6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8041ada:	3302      	adds	r3, #2
 8041adc:	e7c5      	b.n	8041a6a <_printf_common+0x62>
 8041ade:	2301      	movs	r3, #1
 8041ae0:	4622      	mov	r2, r4
 8041ae2:	4639      	mov	r1, r7
 8041ae4:	4630      	mov	r0, r6
 8041ae6:	47c0      	blx	r8
 8041ae8:	3001      	adds	r0, #1
 8041aea:	d0e6      	beq.n	8041aba <_printf_common+0xb2>
 8041aec:	f109 0901 	add.w	r9, r9, #1
 8041af0:	e7d8      	b.n	8041aa4 <_printf_common+0x9c>
	...

08041af4 <_printf_i>:
 8041af4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8041af8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8041afc:	460c      	mov	r4, r1
 8041afe:	7e09      	ldrb	r1, [r1, #24]
 8041b00:	b085      	sub	sp, #20
 8041b02:	296e      	cmp	r1, #110	; 0x6e
 8041b04:	4617      	mov	r7, r2
 8041b06:	4606      	mov	r6, r0
 8041b08:	4698      	mov	r8, r3
 8041b0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8041b0c:	f000 80b3 	beq.w	8041c76 <_printf_i+0x182>
 8041b10:	d822      	bhi.n	8041b58 <_printf_i+0x64>
 8041b12:	2963      	cmp	r1, #99	; 0x63
 8041b14:	d036      	beq.n	8041b84 <_printf_i+0x90>
 8041b16:	d80a      	bhi.n	8041b2e <_printf_i+0x3a>
 8041b18:	2900      	cmp	r1, #0
 8041b1a:	f000 80b9 	beq.w	8041c90 <_printf_i+0x19c>
 8041b1e:	2958      	cmp	r1, #88	; 0x58
 8041b20:	f000 8083 	beq.w	8041c2a <_printf_i+0x136>
 8041b24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8041b28:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8041b2c:	e032      	b.n	8041b94 <_printf_i+0xa0>
 8041b2e:	2964      	cmp	r1, #100	; 0x64
 8041b30:	d001      	beq.n	8041b36 <_printf_i+0x42>
 8041b32:	2969      	cmp	r1, #105	; 0x69
 8041b34:	d1f6      	bne.n	8041b24 <_printf_i+0x30>
 8041b36:	6820      	ldr	r0, [r4, #0]
 8041b38:	6813      	ldr	r3, [r2, #0]
 8041b3a:	0605      	lsls	r5, r0, #24
 8041b3c:	f103 0104 	add.w	r1, r3, #4
 8041b40:	d52a      	bpl.n	8041b98 <_printf_i+0xa4>
 8041b42:	681b      	ldr	r3, [r3, #0]
 8041b44:	6011      	str	r1, [r2, #0]
 8041b46:	2b00      	cmp	r3, #0
 8041b48:	da03      	bge.n	8041b52 <_printf_i+0x5e>
 8041b4a:	222d      	movs	r2, #45	; 0x2d
 8041b4c:	425b      	negs	r3, r3
 8041b4e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8041b52:	486f      	ldr	r0, [pc, #444]	; (8041d10 <_printf_i+0x21c>)
 8041b54:	220a      	movs	r2, #10
 8041b56:	e039      	b.n	8041bcc <_printf_i+0xd8>
 8041b58:	2973      	cmp	r1, #115	; 0x73
 8041b5a:	f000 809d 	beq.w	8041c98 <_printf_i+0x1a4>
 8041b5e:	d808      	bhi.n	8041b72 <_printf_i+0x7e>
 8041b60:	296f      	cmp	r1, #111	; 0x6f
 8041b62:	d020      	beq.n	8041ba6 <_printf_i+0xb2>
 8041b64:	2970      	cmp	r1, #112	; 0x70
 8041b66:	d1dd      	bne.n	8041b24 <_printf_i+0x30>
 8041b68:	6823      	ldr	r3, [r4, #0]
 8041b6a:	f043 0320 	orr.w	r3, r3, #32
 8041b6e:	6023      	str	r3, [r4, #0]
 8041b70:	e003      	b.n	8041b7a <_printf_i+0x86>
 8041b72:	2975      	cmp	r1, #117	; 0x75
 8041b74:	d017      	beq.n	8041ba6 <_printf_i+0xb2>
 8041b76:	2978      	cmp	r1, #120	; 0x78
 8041b78:	d1d4      	bne.n	8041b24 <_printf_i+0x30>
 8041b7a:	2378      	movs	r3, #120	; 0x78
 8041b7c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8041b80:	4864      	ldr	r0, [pc, #400]	; (8041d14 <_printf_i+0x220>)
 8041b82:	e055      	b.n	8041c30 <_printf_i+0x13c>
 8041b84:	6813      	ldr	r3, [r2, #0]
 8041b86:	1d19      	adds	r1, r3, #4
 8041b88:	681b      	ldr	r3, [r3, #0]
 8041b8a:	6011      	str	r1, [r2, #0]
 8041b8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8041b90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8041b94:	2301      	movs	r3, #1
 8041b96:	e08c      	b.n	8041cb2 <_printf_i+0x1be>
 8041b98:	681b      	ldr	r3, [r3, #0]
 8041b9a:	6011      	str	r1, [r2, #0]
 8041b9c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8041ba0:	bf18      	it	ne
 8041ba2:	b21b      	sxthne	r3, r3
 8041ba4:	e7cf      	b.n	8041b46 <_printf_i+0x52>
 8041ba6:	6813      	ldr	r3, [r2, #0]
 8041ba8:	6825      	ldr	r5, [r4, #0]
 8041baa:	1d18      	adds	r0, r3, #4
 8041bac:	6010      	str	r0, [r2, #0]
 8041bae:	0628      	lsls	r0, r5, #24
 8041bb0:	d501      	bpl.n	8041bb6 <_printf_i+0xc2>
 8041bb2:	681b      	ldr	r3, [r3, #0]
 8041bb4:	e002      	b.n	8041bbc <_printf_i+0xc8>
 8041bb6:	0668      	lsls	r0, r5, #25
 8041bb8:	d5fb      	bpl.n	8041bb2 <_printf_i+0xbe>
 8041bba:	881b      	ldrh	r3, [r3, #0]
 8041bbc:	4854      	ldr	r0, [pc, #336]	; (8041d10 <_printf_i+0x21c>)
 8041bbe:	296f      	cmp	r1, #111	; 0x6f
 8041bc0:	bf14      	ite	ne
 8041bc2:	220a      	movne	r2, #10
 8041bc4:	2208      	moveq	r2, #8
 8041bc6:	2100      	movs	r1, #0
 8041bc8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8041bcc:	6865      	ldr	r5, [r4, #4]
 8041bce:	60a5      	str	r5, [r4, #8]
 8041bd0:	2d00      	cmp	r5, #0
 8041bd2:	f2c0 8095 	blt.w	8041d00 <_printf_i+0x20c>
 8041bd6:	6821      	ldr	r1, [r4, #0]
 8041bd8:	f021 0104 	bic.w	r1, r1, #4
 8041bdc:	6021      	str	r1, [r4, #0]
 8041bde:	2b00      	cmp	r3, #0
 8041be0:	d13d      	bne.n	8041c5e <_printf_i+0x16a>
 8041be2:	2d00      	cmp	r5, #0
 8041be4:	f040 808e 	bne.w	8041d04 <_printf_i+0x210>
 8041be8:	4665      	mov	r5, ip
 8041bea:	2a08      	cmp	r2, #8
 8041bec:	d10b      	bne.n	8041c06 <_printf_i+0x112>
 8041bee:	6823      	ldr	r3, [r4, #0]
 8041bf0:	07db      	lsls	r3, r3, #31
 8041bf2:	d508      	bpl.n	8041c06 <_printf_i+0x112>
 8041bf4:	6923      	ldr	r3, [r4, #16]
 8041bf6:	6862      	ldr	r2, [r4, #4]
 8041bf8:	429a      	cmp	r2, r3
 8041bfa:	bfde      	ittt	le
 8041bfc:	2330      	movle	r3, #48	; 0x30
 8041bfe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8041c02:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8041c06:	ebac 0305 	sub.w	r3, ip, r5
 8041c0a:	6123      	str	r3, [r4, #16]
 8041c0c:	f8cd 8000 	str.w	r8, [sp]
 8041c10:	463b      	mov	r3, r7
 8041c12:	aa03      	add	r2, sp, #12
 8041c14:	4621      	mov	r1, r4
 8041c16:	4630      	mov	r0, r6
 8041c18:	f7ff fef6 	bl	8041a08 <_printf_common>
 8041c1c:	3001      	adds	r0, #1
 8041c1e:	d14d      	bne.n	8041cbc <_printf_i+0x1c8>
 8041c20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8041c24:	b005      	add	sp, #20
 8041c26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8041c2a:	4839      	ldr	r0, [pc, #228]	; (8041d10 <_printf_i+0x21c>)
 8041c2c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8041c30:	6813      	ldr	r3, [r2, #0]
 8041c32:	6821      	ldr	r1, [r4, #0]
 8041c34:	1d1d      	adds	r5, r3, #4
 8041c36:	681b      	ldr	r3, [r3, #0]
 8041c38:	6015      	str	r5, [r2, #0]
 8041c3a:	060a      	lsls	r2, r1, #24
 8041c3c:	d50b      	bpl.n	8041c56 <_printf_i+0x162>
 8041c3e:	07ca      	lsls	r2, r1, #31
 8041c40:	bf44      	itt	mi
 8041c42:	f041 0120 	orrmi.w	r1, r1, #32
 8041c46:	6021      	strmi	r1, [r4, #0]
 8041c48:	b91b      	cbnz	r3, 8041c52 <_printf_i+0x15e>
 8041c4a:	6822      	ldr	r2, [r4, #0]
 8041c4c:	f022 0220 	bic.w	r2, r2, #32
 8041c50:	6022      	str	r2, [r4, #0]
 8041c52:	2210      	movs	r2, #16
 8041c54:	e7b7      	b.n	8041bc6 <_printf_i+0xd2>
 8041c56:	064d      	lsls	r5, r1, #25
 8041c58:	bf48      	it	mi
 8041c5a:	b29b      	uxthmi	r3, r3
 8041c5c:	e7ef      	b.n	8041c3e <_printf_i+0x14a>
 8041c5e:	4665      	mov	r5, ip
 8041c60:	fbb3 f1f2 	udiv	r1, r3, r2
 8041c64:	fb02 3311 	mls	r3, r2, r1, r3
 8041c68:	5cc3      	ldrb	r3, [r0, r3]
 8041c6a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8041c6e:	460b      	mov	r3, r1
 8041c70:	2900      	cmp	r1, #0
 8041c72:	d1f5      	bne.n	8041c60 <_printf_i+0x16c>
 8041c74:	e7b9      	b.n	8041bea <_printf_i+0xf6>
 8041c76:	6813      	ldr	r3, [r2, #0]
 8041c78:	6825      	ldr	r5, [r4, #0]
 8041c7a:	6961      	ldr	r1, [r4, #20]
 8041c7c:	1d18      	adds	r0, r3, #4
 8041c7e:	6010      	str	r0, [r2, #0]
 8041c80:	0628      	lsls	r0, r5, #24
 8041c82:	681b      	ldr	r3, [r3, #0]
 8041c84:	d501      	bpl.n	8041c8a <_printf_i+0x196>
 8041c86:	6019      	str	r1, [r3, #0]
 8041c88:	e002      	b.n	8041c90 <_printf_i+0x19c>
 8041c8a:	066a      	lsls	r2, r5, #25
 8041c8c:	d5fb      	bpl.n	8041c86 <_printf_i+0x192>
 8041c8e:	8019      	strh	r1, [r3, #0]
 8041c90:	2300      	movs	r3, #0
 8041c92:	6123      	str	r3, [r4, #16]
 8041c94:	4665      	mov	r5, ip
 8041c96:	e7b9      	b.n	8041c0c <_printf_i+0x118>
 8041c98:	6813      	ldr	r3, [r2, #0]
 8041c9a:	1d19      	adds	r1, r3, #4
 8041c9c:	6011      	str	r1, [r2, #0]
 8041c9e:	681d      	ldr	r5, [r3, #0]
 8041ca0:	6862      	ldr	r2, [r4, #4]
 8041ca2:	2100      	movs	r1, #0
 8041ca4:	4628      	mov	r0, r5
 8041ca6:	f7de fad3 	bl	8020250 <memchr>
 8041caa:	b108      	cbz	r0, 8041cb0 <_printf_i+0x1bc>
 8041cac:	1b40      	subs	r0, r0, r5
 8041cae:	6060      	str	r0, [r4, #4]
 8041cb0:	6863      	ldr	r3, [r4, #4]
 8041cb2:	6123      	str	r3, [r4, #16]
 8041cb4:	2300      	movs	r3, #0
 8041cb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8041cba:	e7a7      	b.n	8041c0c <_printf_i+0x118>
 8041cbc:	6923      	ldr	r3, [r4, #16]
 8041cbe:	462a      	mov	r2, r5
 8041cc0:	4639      	mov	r1, r7
 8041cc2:	4630      	mov	r0, r6
 8041cc4:	47c0      	blx	r8
 8041cc6:	3001      	adds	r0, #1
 8041cc8:	d0aa      	beq.n	8041c20 <_printf_i+0x12c>
 8041cca:	6823      	ldr	r3, [r4, #0]
 8041ccc:	079b      	lsls	r3, r3, #30
 8041cce:	d413      	bmi.n	8041cf8 <_printf_i+0x204>
 8041cd0:	68e0      	ldr	r0, [r4, #12]
 8041cd2:	9b03      	ldr	r3, [sp, #12]
 8041cd4:	4298      	cmp	r0, r3
 8041cd6:	bfb8      	it	lt
 8041cd8:	4618      	movlt	r0, r3
 8041cda:	e7a3      	b.n	8041c24 <_printf_i+0x130>
 8041cdc:	2301      	movs	r3, #1
 8041cde:	464a      	mov	r2, r9
 8041ce0:	4639      	mov	r1, r7
 8041ce2:	4630      	mov	r0, r6
 8041ce4:	47c0      	blx	r8
 8041ce6:	3001      	adds	r0, #1
 8041ce8:	d09a      	beq.n	8041c20 <_printf_i+0x12c>
 8041cea:	3501      	adds	r5, #1
 8041cec:	68e3      	ldr	r3, [r4, #12]
 8041cee:	9a03      	ldr	r2, [sp, #12]
 8041cf0:	1a9b      	subs	r3, r3, r2
 8041cf2:	42ab      	cmp	r3, r5
 8041cf4:	dcf2      	bgt.n	8041cdc <_printf_i+0x1e8>
 8041cf6:	e7eb      	b.n	8041cd0 <_printf_i+0x1dc>
 8041cf8:	2500      	movs	r5, #0
 8041cfa:	f104 0919 	add.w	r9, r4, #25
 8041cfe:	e7f5      	b.n	8041cec <_printf_i+0x1f8>
 8041d00:	2b00      	cmp	r3, #0
 8041d02:	d1ac      	bne.n	8041c5e <_printf_i+0x16a>
 8041d04:	7803      	ldrb	r3, [r0, #0]
 8041d06:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8041d0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8041d0e:	e76c      	b.n	8041bea <_printf_i+0xf6>
 8041d10:	08056565 	.word	0x08056565
 8041d14:	08056576 	.word	0x08056576

08041d18 <_sbrk_r>:
 8041d18:	b538      	push	{r3, r4, r5, lr}
 8041d1a:	4c06      	ldr	r4, [pc, #24]	; (8041d34 <_sbrk_r+0x1c>)
 8041d1c:	2300      	movs	r3, #0
 8041d1e:	4605      	mov	r5, r0
 8041d20:	4608      	mov	r0, r1
 8041d22:	6023      	str	r3, [r4, #0]
 8041d24:	f7ea fa26 	bl	802c174 <_sbrk>
 8041d28:	1c43      	adds	r3, r0, #1
 8041d2a:	d102      	bne.n	8041d32 <_sbrk_r+0x1a>
 8041d2c:	6823      	ldr	r3, [r4, #0]
 8041d2e:	b103      	cbz	r3, 8041d32 <_sbrk_r+0x1a>
 8041d30:	602b      	str	r3, [r5, #0]
 8041d32:	bd38      	pop	{r3, r4, r5, pc}
 8041d34:	200090e8 	.word	0x200090e8

08041d38 <nanf>:
 8041d38:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8041d40 <nanf+0x8>
 8041d3c:	4770      	bx	lr
 8041d3e:	bf00      	nop
 8041d40:	7fc00000 	.word	0x7fc00000

08041d44 <__ascii_wctomb>:
 8041d44:	b149      	cbz	r1, 8041d5a <__ascii_wctomb+0x16>
 8041d46:	2aff      	cmp	r2, #255	; 0xff
 8041d48:	bf85      	ittet	hi
 8041d4a:	238a      	movhi	r3, #138	; 0x8a
 8041d4c:	6003      	strhi	r3, [r0, #0]
 8041d4e:	700a      	strbls	r2, [r1, #0]
 8041d50:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8041d54:	bf98      	it	ls
 8041d56:	2001      	movls	r0, #1
 8041d58:	4770      	bx	lr
 8041d5a:	4608      	mov	r0, r1
 8041d5c:	4770      	bx	lr
	...

08041d60 <malloc>:
 8041d60:	4b02      	ldr	r3, [pc, #8]	; (8041d6c <malloc+0xc>)
 8041d62:	4601      	mov	r1, r0
 8041d64:	6818      	ldr	r0, [r3, #0]
 8041d66:	f7ff bca3 	b.w	80416b0 <_malloc_r>
 8041d6a:	bf00      	nop
 8041d6c:	200002c4 	.word	0x200002c4

08041d70 <memmove>:
 8041d70:	4288      	cmp	r0, r1
 8041d72:	b510      	push	{r4, lr}
 8041d74:	eb01 0302 	add.w	r3, r1, r2
 8041d78:	d807      	bhi.n	8041d8a <memmove+0x1a>
 8041d7a:	1e42      	subs	r2, r0, #1
 8041d7c:	4299      	cmp	r1, r3
 8041d7e:	d00a      	beq.n	8041d96 <memmove+0x26>
 8041d80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8041d84:	f802 4f01 	strb.w	r4, [r2, #1]!
 8041d88:	e7f8      	b.n	8041d7c <memmove+0xc>
 8041d8a:	4283      	cmp	r3, r0
 8041d8c:	d9f5      	bls.n	8041d7a <memmove+0xa>
 8041d8e:	1881      	adds	r1, r0, r2
 8041d90:	1ad2      	subs	r2, r2, r3
 8041d92:	42d3      	cmn	r3, r2
 8041d94:	d100      	bne.n	8041d98 <memmove+0x28>
 8041d96:	bd10      	pop	{r4, pc}
 8041d98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8041d9c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8041da0:	e7f7      	b.n	8041d92 <memmove+0x22>

08041da2 <__malloc_lock>:
 8041da2:	4770      	bx	lr

08041da4 <__malloc_unlock>:
 8041da4:	4770      	bx	lr
	...

08041da8 <_free_r>:
 8041da8:	b538      	push	{r3, r4, r5, lr}
 8041daa:	4605      	mov	r5, r0
 8041dac:	2900      	cmp	r1, #0
 8041dae:	d045      	beq.n	8041e3c <_free_r+0x94>
 8041db0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8041db4:	1f0c      	subs	r4, r1, #4
 8041db6:	2b00      	cmp	r3, #0
 8041db8:	bfb8      	it	lt
 8041dba:	18e4      	addlt	r4, r4, r3
 8041dbc:	f7ff fff1 	bl	8041da2 <__malloc_lock>
 8041dc0:	4a1f      	ldr	r2, [pc, #124]	; (8041e40 <_free_r+0x98>)
 8041dc2:	6813      	ldr	r3, [r2, #0]
 8041dc4:	4610      	mov	r0, r2
 8041dc6:	b933      	cbnz	r3, 8041dd6 <_free_r+0x2e>
 8041dc8:	6063      	str	r3, [r4, #4]
 8041dca:	6014      	str	r4, [r2, #0]
 8041dcc:	4628      	mov	r0, r5
 8041dce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8041dd2:	f7ff bfe7 	b.w	8041da4 <__malloc_unlock>
 8041dd6:	42a3      	cmp	r3, r4
 8041dd8:	d90c      	bls.n	8041df4 <_free_r+0x4c>
 8041dda:	6821      	ldr	r1, [r4, #0]
 8041ddc:	1862      	adds	r2, r4, r1
 8041dde:	4293      	cmp	r3, r2
 8041de0:	bf04      	itt	eq
 8041de2:	681a      	ldreq	r2, [r3, #0]
 8041de4:	685b      	ldreq	r3, [r3, #4]
 8041de6:	6063      	str	r3, [r4, #4]
 8041de8:	bf04      	itt	eq
 8041dea:	1852      	addeq	r2, r2, r1
 8041dec:	6022      	streq	r2, [r4, #0]
 8041dee:	6004      	str	r4, [r0, #0]
 8041df0:	e7ec      	b.n	8041dcc <_free_r+0x24>
 8041df2:	4613      	mov	r3, r2
 8041df4:	685a      	ldr	r2, [r3, #4]
 8041df6:	b10a      	cbz	r2, 8041dfc <_free_r+0x54>
 8041df8:	42a2      	cmp	r2, r4
 8041dfa:	d9fa      	bls.n	8041df2 <_free_r+0x4a>
 8041dfc:	6819      	ldr	r1, [r3, #0]
 8041dfe:	1858      	adds	r0, r3, r1
 8041e00:	42a0      	cmp	r0, r4
 8041e02:	d10b      	bne.n	8041e1c <_free_r+0x74>
 8041e04:	6820      	ldr	r0, [r4, #0]
 8041e06:	4401      	add	r1, r0
 8041e08:	1858      	adds	r0, r3, r1
 8041e0a:	4282      	cmp	r2, r0
 8041e0c:	6019      	str	r1, [r3, #0]
 8041e0e:	d1dd      	bne.n	8041dcc <_free_r+0x24>
 8041e10:	6810      	ldr	r0, [r2, #0]
 8041e12:	6852      	ldr	r2, [r2, #4]
 8041e14:	605a      	str	r2, [r3, #4]
 8041e16:	4401      	add	r1, r0
 8041e18:	6019      	str	r1, [r3, #0]
 8041e1a:	e7d7      	b.n	8041dcc <_free_r+0x24>
 8041e1c:	d902      	bls.n	8041e24 <_free_r+0x7c>
 8041e1e:	230c      	movs	r3, #12
 8041e20:	602b      	str	r3, [r5, #0]
 8041e22:	e7d3      	b.n	8041dcc <_free_r+0x24>
 8041e24:	6820      	ldr	r0, [r4, #0]
 8041e26:	1821      	adds	r1, r4, r0
 8041e28:	428a      	cmp	r2, r1
 8041e2a:	bf04      	itt	eq
 8041e2c:	6811      	ldreq	r1, [r2, #0]
 8041e2e:	6852      	ldreq	r2, [r2, #4]
 8041e30:	6062      	str	r2, [r4, #4]
 8041e32:	bf04      	itt	eq
 8041e34:	1809      	addeq	r1, r1, r0
 8041e36:	6021      	streq	r1, [r4, #0]
 8041e38:	605c      	str	r4, [r3, #4]
 8041e3a:	e7c7      	b.n	8041dcc <_free_r+0x24>
 8041e3c:	bd38      	pop	{r3, r4, r5, pc}
 8041e3e:	bf00      	nop
 8041e40:	20008060 	.word	0x20008060

08041e44 <_realloc_r>:
 8041e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8041e46:	4607      	mov	r7, r0
 8041e48:	4614      	mov	r4, r2
 8041e4a:	460e      	mov	r6, r1
 8041e4c:	b921      	cbnz	r1, 8041e58 <_realloc_r+0x14>
 8041e4e:	4611      	mov	r1, r2
 8041e50:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8041e54:	f7ff bc2c 	b.w	80416b0 <_malloc_r>
 8041e58:	b922      	cbnz	r2, 8041e64 <_realloc_r+0x20>
 8041e5a:	f7ff ffa5 	bl	8041da8 <_free_r>
 8041e5e:	4625      	mov	r5, r4
 8041e60:	4628      	mov	r0, r5
 8041e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8041e64:	f000 f814 	bl	8041e90 <_malloc_usable_size_r>
 8041e68:	42a0      	cmp	r0, r4
 8041e6a:	d20f      	bcs.n	8041e8c <_realloc_r+0x48>
 8041e6c:	4621      	mov	r1, r4
 8041e6e:	4638      	mov	r0, r7
 8041e70:	f7ff fc1e 	bl	80416b0 <_malloc_r>
 8041e74:	4605      	mov	r5, r0
 8041e76:	2800      	cmp	r0, #0
 8041e78:	d0f2      	beq.n	8041e60 <_realloc_r+0x1c>
 8041e7a:	4631      	mov	r1, r6
 8041e7c:	4622      	mov	r2, r4
 8041e7e:	f7fd fe0c 	bl	803fa9a <memcpy>
 8041e82:	4631      	mov	r1, r6
 8041e84:	4638      	mov	r0, r7
 8041e86:	f7ff ff8f 	bl	8041da8 <_free_r>
 8041e8a:	e7e9      	b.n	8041e60 <_realloc_r+0x1c>
 8041e8c:	4635      	mov	r5, r6
 8041e8e:	e7e7      	b.n	8041e60 <_realloc_r+0x1c>

08041e90 <_malloc_usable_size_r>:
 8041e90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8041e94:	1f18      	subs	r0, r3, #4
 8041e96:	2b00      	cmp	r3, #0
 8041e98:	bfbc      	itt	lt
 8041e9a:	580b      	ldrlt	r3, [r1, r0]
 8041e9c:	18c0      	addlt	r0, r0, r3
 8041e9e:	4770      	bx	lr

08041ea0 <log10>:
 8041ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8041ea2:	ed2d 8b02 	vpush	{d8}
 8041ea6:	b08b      	sub	sp, #44	; 0x2c
 8041ea8:	ec55 4b10 	vmov	r4, r5, d0
 8041eac:	f000 fa44 	bl	8042338 <__ieee754_log10>
 8041eb0:	4b36      	ldr	r3, [pc, #216]	; (8041f8c <log10+0xec>)
 8041eb2:	eeb0 8a40 	vmov.f32	s16, s0
 8041eb6:	eef0 8a60 	vmov.f32	s17, s1
 8041eba:	f993 6000 	ldrsb.w	r6, [r3]
 8041ebe:	1c73      	adds	r3, r6, #1
 8041ec0:	d05c      	beq.n	8041f7c <log10+0xdc>
 8041ec2:	4622      	mov	r2, r4
 8041ec4:	462b      	mov	r3, r5
 8041ec6:	4620      	mov	r0, r4
 8041ec8:	4629      	mov	r1, r5
 8041eca:	f7de fe67 	bl	8020b9c <__aeabi_dcmpun>
 8041ece:	4607      	mov	r7, r0
 8041ed0:	2800      	cmp	r0, #0
 8041ed2:	d153      	bne.n	8041f7c <log10+0xdc>
 8041ed4:	2200      	movs	r2, #0
 8041ed6:	2300      	movs	r3, #0
 8041ed8:	4620      	mov	r0, r4
 8041eda:	4629      	mov	r1, r5
 8041edc:	f7de fe40 	bl	8020b60 <__aeabi_dcmple>
 8041ee0:	2800      	cmp	r0, #0
 8041ee2:	d04b      	beq.n	8041f7c <log10+0xdc>
 8041ee4:	4b2a      	ldr	r3, [pc, #168]	; (8041f90 <log10+0xf0>)
 8041ee6:	9301      	str	r3, [sp, #4]
 8041ee8:	9708      	str	r7, [sp, #32]
 8041eea:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8041eee:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8041ef2:	b9a6      	cbnz	r6, 8041f1e <log10+0x7e>
 8041ef4:	4b27      	ldr	r3, [pc, #156]	; (8041f94 <log10+0xf4>)
 8041ef6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8041efa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8041efe:	4620      	mov	r0, r4
 8041f00:	2200      	movs	r2, #0
 8041f02:	2300      	movs	r3, #0
 8041f04:	4629      	mov	r1, r5
 8041f06:	f7de fe17 	bl	8020b38 <__aeabi_dcmpeq>
 8041f0a:	bb40      	cbnz	r0, 8041f5e <log10+0xbe>
 8041f0c:	2301      	movs	r3, #1
 8041f0e:	2e02      	cmp	r6, #2
 8041f10:	9300      	str	r3, [sp, #0]
 8041f12:	d119      	bne.n	8041f48 <log10+0xa8>
 8041f14:	f7fd fd88 	bl	803fa28 <__errno>
 8041f18:	2321      	movs	r3, #33	; 0x21
 8041f1a:	6003      	str	r3, [r0, #0]
 8041f1c:	e019      	b.n	8041f52 <log10+0xb2>
 8041f1e:	4b1e      	ldr	r3, [pc, #120]	; (8041f98 <log10+0xf8>)
 8041f20:	2200      	movs	r2, #0
 8041f22:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8041f26:	4620      	mov	r0, r4
 8041f28:	2200      	movs	r2, #0
 8041f2a:	2300      	movs	r3, #0
 8041f2c:	4629      	mov	r1, r5
 8041f2e:	f7de fe03 	bl	8020b38 <__aeabi_dcmpeq>
 8041f32:	2800      	cmp	r0, #0
 8041f34:	d0ea      	beq.n	8041f0c <log10+0x6c>
 8041f36:	2302      	movs	r3, #2
 8041f38:	429e      	cmp	r6, r3
 8041f3a:	9300      	str	r3, [sp, #0]
 8041f3c:	d111      	bne.n	8041f62 <log10+0xc2>
 8041f3e:	f7fd fd73 	bl	803fa28 <__errno>
 8041f42:	2322      	movs	r3, #34	; 0x22
 8041f44:	6003      	str	r3, [r0, #0]
 8041f46:	e011      	b.n	8041f6c <log10+0xcc>
 8041f48:	4668      	mov	r0, sp
 8041f4a:	f001 f850 	bl	8042fee <matherr>
 8041f4e:	2800      	cmp	r0, #0
 8041f50:	d0e0      	beq.n	8041f14 <log10+0x74>
 8041f52:	4812      	ldr	r0, [pc, #72]	; (8041f9c <log10+0xfc>)
 8041f54:	f001 f850 	bl	8042ff8 <nan>
 8041f58:	ed8d 0b06 	vstr	d0, [sp, #24]
 8041f5c:	e006      	b.n	8041f6c <log10+0xcc>
 8041f5e:	2302      	movs	r3, #2
 8041f60:	9300      	str	r3, [sp, #0]
 8041f62:	4668      	mov	r0, sp
 8041f64:	f001 f843 	bl	8042fee <matherr>
 8041f68:	2800      	cmp	r0, #0
 8041f6a:	d0e8      	beq.n	8041f3e <log10+0x9e>
 8041f6c:	9b08      	ldr	r3, [sp, #32]
 8041f6e:	b11b      	cbz	r3, 8041f78 <log10+0xd8>
 8041f70:	f7fd fd5a 	bl	803fa28 <__errno>
 8041f74:	9b08      	ldr	r3, [sp, #32]
 8041f76:	6003      	str	r3, [r0, #0]
 8041f78:	ed9d 8b06 	vldr	d8, [sp, #24]
 8041f7c:	eeb0 0a48 	vmov.f32	s0, s16
 8041f80:	eef0 0a68 	vmov.f32	s1, s17
 8041f84:	b00b      	add	sp, #44	; 0x2c
 8041f86:	ecbd 8b02 	vpop	{d8}
 8041f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8041f8c:	20000494 	.word	0x20000494
 8041f90:	08056688 	.word	0x08056688
 8041f94:	c7efffff 	.word	0xc7efffff
 8041f98:	fff00000 	.word	0xfff00000
 8041f9c:	08056559 	.word	0x08056559

08041fa0 <pow>:
 8041fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8041fa4:	ed2d 8b04 	vpush	{d8-d9}
 8041fa8:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 804227c <pow+0x2dc>
 8041fac:	b08d      	sub	sp, #52	; 0x34
 8041fae:	ec57 6b10 	vmov	r6, r7, d0
 8041fb2:	ec55 4b11 	vmov	r4, r5, d1
 8041fb6:	f000 fa4b 	bl	8042450 <__ieee754_pow>
 8041fba:	f999 3000 	ldrsb.w	r3, [r9]
 8041fbe:	9300      	str	r3, [sp, #0]
 8041fc0:	3301      	adds	r3, #1
 8041fc2:	eeb0 8a40 	vmov.f32	s16, s0
 8041fc6:	eef0 8a60 	vmov.f32	s17, s1
 8041fca:	46c8      	mov	r8, r9
 8041fcc:	d05f      	beq.n	804208e <pow+0xee>
 8041fce:	4622      	mov	r2, r4
 8041fd0:	462b      	mov	r3, r5
 8041fd2:	4620      	mov	r0, r4
 8041fd4:	4629      	mov	r1, r5
 8041fd6:	f7de fde1 	bl	8020b9c <__aeabi_dcmpun>
 8041fda:	4683      	mov	fp, r0
 8041fdc:	2800      	cmp	r0, #0
 8041fde:	d156      	bne.n	804208e <pow+0xee>
 8041fe0:	4632      	mov	r2, r6
 8041fe2:	463b      	mov	r3, r7
 8041fe4:	4630      	mov	r0, r6
 8041fe6:	4639      	mov	r1, r7
 8041fe8:	f7de fdd8 	bl	8020b9c <__aeabi_dcmpun>
 8041fec:	9001      	str	r0, [sp, #4]
 8041fee:	b1e8      	cbz	r0, 804202c <pow+0x8c>
 8041ff0:	2200      	movs	r2, #0
 8041ff2:	2300      	movs	r3, #0
 8041ff4:	4620      	mov	r0, r4
 8041ff6:	4629      	mov	r1, r5
 8041ff8:	f7de fd9e 	bl	8020b38 <__aeabi_dcmpeq>
 8041ffc:	2800      	cmp	r0, #0
 8041ffe:	d046      	beq.n	804208e <pow+0xee>
 8042000:	2301      	movs	r3, #1
 8042002:	9302      	str	r3, [sp, #8]
 8042004:	4b96      	ldr	r3, [pc, #600]	; (8042260 <pow+0x2c0>)
 8042006:	9303      	str	r3, [sp, #12]
 8042008:	4b96      	ldr	r3, [pc, #600]	; (8042264 <pow+0x2c4>)
 804200a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 804200e:	2200      	movs	r2, #0
 8042010:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8042014:	9b00      	ldr	r3, [sp, #0]
 8042016:	2b02      	cmp	r3, #2
 8042018:	e9cd 6704 	strd	r6, r7, [sp, #16]
 804201c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8042020:	d033      	beq.n	804208a <pow+0xea>
 8042022:	a802      	add	r0, sp, #8
 8042024:	f000 ffe3 	bl	8042fee <matherr>
 8042028:	bb48      	cbnz	r0, 804207e <pow+0xde>
 804202a:	e05d      	b.n	80420e8 <pow+0x148>
 804202c:	f04f 0a00 	mov.w	sl, #0
 8042030:	f04f 0b00 	mov.w	fp, #0
 8042034:	4652      	mov	r2, sl
 8042036:	465b      	mov	r3, fp
 8042038:	4630      	mov	r0, r6
 804203a:	4639      	mov	r1, r7
 804203c:	f7de fd7c 	bl	8020b38 <__aeabi_dcmpeq>
 8042040:	ec4b ab19 	vmov	d9, sl, fp
 8042044:	2800      	cmp	r0, #0
 8042046:	d054      	beq.n	80420f2 <pow+0x152>
 8042048:	4652      	mov	r2, sl
 804204a:	465b      	mov	r3, fp
 804204c:	4620      	mov	r0, r4
 804204e:	4629      	mov	r1, r5
 8042050:	f7de fd72 	bl	8020b38 <__aeabi_dcmpeq>
 8042054:	4680      	mov	r8, r0
 8042056:	b318      	cbz	r0, 80420a0 <pow+0x100>
 8042058:	2301      	movs	r3, #1
 804205a:	9302      	str	r3, [sp, #8]
 804205c:	4b80      	ldr	r3, [pc, #512]	; (8042260 <pow+0x2c0>)
 804205e:	9303      	str	r3, [sp, #12]
 8042060:	9b01      	ldr	r3, [sp, #4]
 8042062:	930a      	str	r3, [sp, #40]	; 0x28
 8042064:	9b00      	ldr	r3, [sp, #0]
 8042066:	e9cd 6704 	strd	r6, r7, [sp, #16]
 804206a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 804206e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8042072:	2b00      	cmp	r3, #0
 8042074:	d0d5      	beq.n	8042022 <pow+0x82>
 8042076:	4b7b      	ldr	r3, [pc, #492]	; (8042264 <pow+0x2c4>)
 8042078:	2200      	movs	r2, #0
 804207a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 804207e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8042080:	b11b      	cbz	r3, 804208a <pow+0xea>
 8042082:	f7fd fcd1 	bl	803fa28 <__errno>
 8042086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8042088:	6003      	str	r3, [r0, #0]
 804208a:	ed9d 8b08 	vldr	d8, [sp, #32]
 804208e:	eeb0 0a48 	vmov.f32	s0, s16
 8042092:	eef0 0a68 	vmov.f32	s1, s17
 8042096:	b00d      	add	sp, #52	; 0x34
 8042098:	ecbd 8b04 	vpop	{d8-d9}
 804209c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80420a0:	ec45 4b10 	vmov	d0, r4, r5
 80420a4:	f000 ff9b 	bl	8042fde <finite>
 80420a8:	2800      	cmp	r0, #0
 80420aa:	d0f0      	beq.n	804208e <pow+0xee>
 80420ac:	4652      	mov	r2, sl
 80420ae:	465b      	mov	r3, fp
 80420b0:	4620      	mov	r0, r4
 80420b2:	4629      	mov	r1, r5
 80420b4:	f7de fd4a 	bl	8020b4c <__aeabi_dcmplt>
 80420b8:	2800      	cmp	r0, #0
 80420ba:	d0e8      	beq.n	804208e <pow+0xee>
 80420bc:	2301      	movs	r3, #1
 80420be:	9302      	str	r3, [sp, #8]
 80420c0:	4b67      	ldr	r3, [pc, #412]	; (8042260 <pow+0x2c0>)
 80420c2:	9303      	str	r3, [sp, #12]
 80420c4:	f999 3000 	ldrsb.w	r3, [r9]
 80420c8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80420cc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80420d0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80420d4:	b913      	cbnz	r3, 80420dc <pow+0x13c>
 80420d6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80420da:	e7a2      	b.n	8042022 <pow+0x82>
 80420dc:	4962      	ldr	r1, [pc, #392]	; (8042268 <pow+0x2c8>)
 80420de:	2000      	movs	r0, #0
 80420e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80420e4:	2b02      	cmp	r3, #2
 80420e6:	d19c      	bne.n	8042022 <pow+0x82>
 80420e8:	f7fd fc9e 	bl	803fa28 <__errno>
 80420ec:	2321      	movs	r3, #33	; 0x21
 80420ee:	6003      	str	r3, [r0, #0]
 80420f0:	e7c5      	b.n	804207e <pow+0xde>
 80420f2:	eeb0 0a48 	vmov.f32	s0, s16
 80420f6:	eef0 0a68 	vmov.f32	s1, s17
 80420fa:	f000 ff70 	bl	8042fde <finite>
 80420fe:	9000      	str	r0, [sp, #0]
 8042100:	2800      	cmp	r0, #0
 8042102:	f040 8081 	bne.w	8042208 <pow+0x268>
 8042106:	ec47 6b10 	vmov	d0, r6, r7
 804210a:	f000 ff68 	bl	8042fde <finite>
 804210e:	2800      	cmp	r0, #0
 8042110:	d07a      	beq.n	8042208 <pow+0x268>
 8042112:	ec45 4b10 	vmov	d0, r4, r5
 8042116:	f000 ff62 	bl	8042fde <finite>
 804211a:	2800      	cmp	r0, #0
 804211c:	d074      	beq.n	8042208 <pow+0x268>
 804211e:	ec53 2b18 	vmov	r2, r3, d8
 8042122:	ee18 0a10 	vmov	r0, s16
 8042126:	4619      	mov	r1, r3
 8042128:	f7de fd38 	bl	8020b9c <__aeabi_dcmpun>
 804212c:	f999 9000 	ldrsb.w	r9, [r9]
 8042130:	4b4b      	ldr	r3, [pc, #300]	; (8042260 <pow+0x2c0>)
 8042132:	b1b0      	cbz	r0, 8042162 <pow+0x1c2>
 8042134:	2201      	movs	r2, #1
 8042136:	e9cd 2302 	strd	r2, r3, [sp, #8]
 804213a:	9b00      	ldr	r3, [sp, #0]
 804213c:	930a      	str	r3, [sp, #40]	; 0x28
 804213e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8042142:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8042146:	f1b9 0f00 	cmp.w	r9, #0
 804214a:	d0c4      	beq.n	80420d6 <pow+0x136>
 804214c:	4652      	mov	r2, sl
 804214e:	465b      	mov	r3, fp
 8042150:	4650      	mov	r0, sl
 8042152:	4659      	mov	r1, fp
 8042154:	f7de fbb2 	bl	80208bc <__aeabi_ddiv>
 8042158:	f1b9 0f02 	cmp.w	r9, #2
 804215c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8042160:	e7c1      	b.n	80420e6 <pow+0x146>
 8042162:	2203      	movs	r2, #3
 8042164:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8042168:	900a      	str	r0, [sp, #40]	; 0x28
 804216a:	4629      	mov	r1, r5
 804216c:	4620      	mov	r0, r4
 804216e:	2200      	movs	r2, #0
 8042170:	4b3e      	ldr	r3, [pc, #248]	; (804226c <pow+0x2cc>)
 8042172:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8042176:	e9cd 6704 	strd	r6, r7, [sp, #16]
 804217a:	f7de fa75 	bl	8020668 <__aeabi_dmul>
 804217e:	4604      	mov	r4, r0
 8042180:	460d      	mov	r5, r1
 8042182:	f1b9 0f00 	cmp.w	r9, #0
 8042186:	d124      	bne.n	80421d2 <pow+0x232>
 8042188:	4b39      	ldr	r3, [pc, #228]	; (8042270 <pow+0x2d0>)
 804218a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 804218e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8042192:	4630      	mov	r0, r6
 8042194:	4652      	mov	r2, sl
 8042196:	465b      	mov	r3, fp
 8042198:	4639      	mov	r1, r7
 804219a:	f7de fcd7 	bl	8020b4c <__aeabi_dcmplt>
 804219e:	2800      	cmp	r0, #0
 80421a0:	d056      	beq.n	8042250 <pow+0x2b0>
 80421a2:	ec45 4b10 	vmov	d0, r4, r5
 80421a6:	f000 ff2f 	bl	8043008 <rint>
 80421aa:	4622      	mov	r2, r4
 80421ac:	462b      	mov	r3, r5
 80421ae:	ec51 0b10 	vmov	r0, r1, d0
 80421b2:	f7de fcc1 	bl	8020b38 <__aeabi_dcmpeq>
 80421b6:	b920      	cbnz	r0, 80421c2 <pow+0x222>
 80421b8:	4b2e      	ldr	r3, [pc, #184]	; (8042274 <pow+0x2d4>)
 80421ba:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80421be:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80421c2:	f998 3000 	ldrsb.w	r3, [r8]
 80421c6:	2b02      	cmp	r3, #2
 80421c8:	d142      	bne.n	8042250 <pow+0x2b0>
 80421ca:	f7fd fc2d 	bl	803fa28 <__errno>
 80421ce:	2322      	movs	r3, #34	; 0x22
 80421d0:	e78d      	b.n	80420ee <pow+0x14e>
 80421d2:	4b29      	ldr	r3, [pc, #164]	; (8042278 <pow+0x2d8>)
 80421d4:	2200      	movs	r2, #0
 80421d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80421da:	4630      	mov	r0, r6
 80421dc:	4652      	mov	r2, sl
 80421de:	465b      	mov	r3, fp
 80421e0:	4639      	mov	r1, r7
 80421e2:	f7de fcb3 	bl	8020b4c <__aeabi_dcmplt>
 80421e6:	2800      	cmp	r0, #0
 80421e8:	d0eb      	beq.n	80421c2 <pow+0x222>
 80421ea:	ec45 4b10 	vmov	d0, r4, r5
 80421ee:	f000 ff0b 	bl	8043008 <rint>
 80421f2:	4622      	mov	r2, r4
 80421f4:	462b      	mov	r3, r5
 80421f6:	ec51 0b10 	vmov	r0, r1, d0
 80421fa:	f7de fc9d 	bl	8020b38 <__aeabi_dcmpeq>
 80421fe:	2800      	cmp	r0, #0
 8042200:	d1df      	bne.n	80421c2 <pow+0x222>
 8042202:	2200      	movs	r2, #0
 8042204:	4b18      	ldr	r3, [pc, #96]	; (8042268 <pow+0x2c8>)
 8042206:	e7da      	b.n	80421be <pow+0x21e>
 8042208:	2200      	movs	r2, #0
 804220a:	2300      	movs	r3, #0
 804220c:	ec51 0b18 	vmov	r0, r1, d8
 8042210:	f7de fc92 	bl	8020b38 <__aeabi_dcmpeq>
 8042214:	2800      	cmp	r0, #0
 8042216:	f43f af3a 	beq.w	804208e <pow+0xee>
 804221a:	ec47 6b10 	vmov	d0, r6, r7
 804221e:	f000 fede 	bl	8042fde <finite>
 8042222:	2800      	cmp	r0, #0
 8042224:	f43f af33 	beq.w	804208e <pow+0xee>
 8042228:	ec45 4b10 	vmov	d0, r4, r5
 804222c:	f000 fed7 	bl	8042fde <finite>
 8042230:	2800      	cmp	r0, #0
 8042232:	f43f af2c 	beq.w	804208e <pow+0xee>
 8042236:	2304      	movs	r3, #4
 8042238:	9302      	str	r3, [sp, #8]
 804223a:	4b09      	ldr	r3, [pc, #36]	; (8042260 <pow+0x2c0>)
 804223c:	9303      	str	r3, [sp, #12]
 804223e:	2300      	movs	r3, #0
 8042240:	930a      	str	r3, [sp, #40]	; 0x28
 8042242:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8042246:	e9cd 4506 	strd	r4, r5, [sp, #24]
 804224a:	ed8d 9b08 	vstr	d9, [sp, #32]
 804224e:	e7b8      	b.n	80421c2 <pow+0x222>
 8042250:	a802      	add	r0, sp, #8
 8042252:	f000 fecc 	bl	8042fee <matherr>
 8042256:	2800      	cmp	r0, #0
 8042258:	f47f af11 	bne.w	804207e <pow+0xde>
 804225c:	e7b5      	b.n	80421ca <pow+0x22a>
 804225e:	bf00      	nop
 8042260:	0805668e 	.word	0x0805668e
 8042264:	3ff00000 	.word	0x3ff00000
 8042268:	fff00000 	.word	0xfff00000
 804226c:	3fe00000 	.word	0x3fe00000
 8042270:	47efffff 	.word	0x47efffff
 8042274:	c7efffff 	.word	0xc7efffff
 8042278:	7ff00000 	.word	0x7ff00000
 804227c:	20000494 	.word	0x20000494

08042280 <sqrt>:
 8042280:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8042284:	ed2d 8b02 	vpush	{d8}
 8042288:	b08b      	sub	sp, #44	; 0x2c
 804228a:	ec55 4b10 	vmov	r4, r5, d0
 804228e:	f000 fded 	bl	8042e6c <__ieee754_sqrt>
 8042292:	4b26      	ldr	r3, [pc, #152]	; (804232c <sqrt+0xac>)
 8042294:	eeb0 8a40 	vmov.f32	s16, s0
 8042298:	eef0 8a60 	vmov.f32	s17, s1
 804229c:	f993 6000 	ldrsb.w	r6, [r3]
 80422a0:	1c73      	adds	r3, r6, #1
 80422a2:	d02a      	beq.n	80422fa <sqrt+0x7a>
 80422a4:	4622      	mov	r2, r4
 80422a6:	462b      	mov	r3, r5
 80422a8:	4620      	mov	r0, r4
 80422aa:	4629      	mov	r1, r5
 80422ac:	f7de fc76 	bl	8020b9c <__aeabi_dcmpun>
 80422b0:	4607      	mov	r7, r0
 80422b2:	bb10      	cbnz	r0, 80422fa <sqrt+0x7a>
 80422b4:	f04f 0800 	mov.w	r8, #0
 80422b8:	f04f 0900 	mov.w	r9, #0
 80422bc:	4642      	mov	r2, r8
 80422be:	464b      	mov	r3, r9
 80422c0:	4620      	mov	r0, r4
 80422c2:	4629      	mov	r1, r5
 80422c4:	f7de fc42 	bl	8020b4c <__aeabi_dcmplt>
 80422c8:	b1b8      	cbz	r0, 80422fa <sqrt+0x7a>
 80422ca:	2301      	movs	r3, #1
 80422cc:	9300      	str	r3, [sp, #0]
 80422ce:	4b18      	ldr	r3, [pc, #96]	; (8042330 <sqrt+0xb0>)
 80422d0:	9301      	str	r3, [sp, #4]
 80422d2:	9708      	str	r7, [sp, #32]
 80422d4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80422d8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80422dc:	b9b6      	cbnz	r6, 804230c <sqrt+0x8c>
 80422de:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80422e2:	4668      	mov	r0, sp
 80422e4:	f000 fe83 	bl	8042fee <matherr>
 80422e8:	b1d0      	cbz	r0, 8042320 <sqrt+0xa0>
 80422ea:	9b08      	ldr	r3, [sp, #32]
 80422ec:	b11b      	cbz	r3, 80422f6 <sqrt+0x76>
 80422ee:	f7fd fb9b 	bl	803fa28 <__errno>
 80422f2:	9b08      	ldr	r3, [sp, #32]
 80422f4:	6003      	str	r3, [r0, #0]
 80422f6:	ed9d 8b06 	vldr	d8, [sp, #24]
 80422fa:	eeb0 0a48 	vmov.f32	s0, s16
 80422fe:	eef0 0a68 	vmov.f32	s1, s17
 8042302:	b00b      	add	sp, #44	; 0x2c
 8042304:	ecbd 8b02 	vpop	{d8}
 8042308:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 804230c:	4642      	mov	r2, r8
 804230e:	464b      	mov	r3, r9
 8042310:	4640      	mov	r0, r8
 8042312:	4649      	mov	r1, r9
 8042314:	f7de fad2 	bl	80208bc <__aeabi_ddiv>
 8042318:	2e02      	cmp	r6, #2
 804231a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 804231e:	d1e0      	bne.n	80422e2 <sqrt+0x62>
 8042320:	f7fd fb82 	bl	803fa28 <__errno>
 8042324:	2321      	movs	r3, #33	; 0x21
 8042326:	6003      	str	r3, [r0, #0]
 8042328:	e7df      	b.n	80422ea <sqrt+0x6a>
 804232a:	bf00      	nop
 804232c:	20000494 	.word	0x20000494
 8042330:	08056692 	.word	0x08056692
 8042334:	00000000 	.word	0x00000000

08042338 <__ieee754_log10>:
 8042338:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 804233c:	ec55 4b10 	vmov	r4, r5, d0
 8042340:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8042344:	462b      	mov	r3, r5
 8042346:	da2f      	bge.n	80423a8 <__ieee754_log10+0x70>
 8042348:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 804234c:	4322      	orrs	r2, r4
 804234e:	d10a      	bne.n	8042366 <__ieee754_log10+0x2e>
 8042350:	493b      	ldr	r1, [pc, #236]	; (8042440 <__ieee754_log10+0x108>)
 8042352:	2200      	movs	r2, #0
 8042354:	2300      	movs	r3, #0
 8042356:	2000      	movs	r0, #0
 8042358:	f7de fab0 	bl	80208bc <__aeabi_ddiv>
 804235c:	ec41 0b10 	vmov	d0, r0, r1
 8042360:	b003      	add	sp, #12
 8042362:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8042366:	2d00      	cmp	r5, #0
 8042368:	da08      	bge.n	804237c <__ieee754_log10+0x44>
 804236a:	ee10 2a10 	vmov	r2, s0
 804236e:	4620      	mov	r0, r4
 8042370:	4629      	mov	r1, r5
 8042372:	f7dd ffc1 	bl	80202f8 <__aeabi_dsub>
 8042376:	2200      	movs	r2, #0
 8042378:	2300      	movs	r3, #0
 804237a:	e7ed      	b.n	8042358 <__ieee754_log10+0x20>
 804237c:	2200      	movs	r2, #0
 804237e:	4b31      	ldr	r3, [pc, #196]	; (8042444 <__ieee754_log10+0x10c>)
 8042380:	4629      	mov	r1, r5
 8042382:	ee10 0a10 	vmov	r0, s0
 8042386:	f7de f96f 	bl	8020668 <__aeabi_dmul>
 804238a:	f06f 0235 	mvn.w	r2, #53	; 0x35
 804238e:	4604      	mov	r4, r0
 8042390:	460d      	mov	r5, r1
 8042392:	460b      	mov	r3, r1
 8042394:	492c      	ldr	r1, [pc, #176]	; (8042448 <__ieee754_log10+0x110>)
 8042396:	428b      	cmp	r3, r1
 8042398:	dd08      	ble.n	80423ac <__ieee754_log10+0x74>
 804239a:	4622      	mov	r2, r4
 804239c:	462b      	mov	r3, r5
 804239e:	4620      	mov	r0, r4
 80423a0:	4629      	mov	r1, r5
 80423a2:	f7dd ffab 	bl	80202fc <__adddf3>
 80423a6:	e7d9      	b.n	804235c <__ieee754_log10+0x24>
 80423a8:	2200      	movs	r2, #0
 80423aa:	e7f3      	b.n	8042394 <__ieee754_log10+0x5c>
 80423ac:	1518      	asrs	r0, r3, #20
 80423ae:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 80423b2:	4410      	add	r0, r2
 80423b4:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 80423b8:	4448      	add	r0, r9
 80423ba:	f3c3 0813 	ubfx	r8, r3, #0, #20
 80423be:	f7de f8e9 	bl	8020594 <__aeabi_i2d>
 80423c2:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 80423c6:	3303      	adds	r3, #3
 80423c8:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 80423cc:	ec45 4b10 	vmov	d0, r4, r5
 80423d0:	4606      	mov	r6, r0
 80423d2:	460f      	mov	r7, r1
 80423d4:	f000 ff14 	bl	8043200 <__ieee754_log>
 80423d8:	a313      	add	r3, pc, #76	; (adr r3, 8042428 <__ieee754_log10+0xf0>)
 80423da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80423de:	4630      	mov	r0, r6
 80423e0:	4639      	mov	r1, r7
 80423e2:	ed8d 0b00 	vstr	d0, [sp]
 80423e6:	f7de f93f 	bl	8020668 <__aeabi_dmul>
 80423ea:	ed9d 0b00 	vldr	d0, [sp]
 80423ee:	4604      	mov	r4, r0
 80423f0:	460d      	mov	r5, r1
 80423f2:	a30f      	add	r3, pc, #60	; (adr r3, 8042430 <__ieee754_log10+0xf8>)
 80423f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80423f8:	ec51 0b10 	vmov	r0, r1, d0
 80423fc:	f7de f934 	bl	8020668 <__aeabi_dmul>
 8042400:	4602      	mov	r2, r0
 8042402:	460b      	mov	r3, r1
 8042404:	4620      	mov	r0, r4
 8042406:	4629      	mov	r1, r5
 8042408:	f7dd ff78 	bl	80202fc <__adddf3>
 804240c:	a30a      	add	r3, pc, #40	; (adr r3, 8042438 <__ieee754_log10+0x100>)
 804240e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042412:	4604      	mov	r4, r0
 8042414:	460d      	mov	r5, r1
 8042416:	4630      	mov	r0, r6
 8042418:	4639      	mov	r1, r7
 804241a:	f7de f925 	bl	8020668 <__aeabi_dmul>
 804241e:	4602      	mov	r2, r0
 8042420:	460b      	mov	r3, r1
 8042422:	4620      	mov	r0, r4
 8042424:	4629      	mov	r1, r5
 8042426:	e7bc      	b.n	80423a2 <__ieee754_log10+0x6a>
 8042428:	11f12b36 	.word	0x11f12b36
 804242c:	3d59fef3 	.word	0x3d59fef3
 8042430:	1526e50e 	.word	0x1526e50e
 8042434:	3fdbcb7b 	.word	0x3fdbcb7b
 8042438:	509f6000 	.word	0x509f6000
 804243c:	3fd34413 	.word	0x3fd34413
 8042440:	c3500000 	.word	0xc3500000
 8042444:	43500000 	.word	0x43500000
 8042448:	7fefffff 	.word	0x7fefffff
 804244c:	00000000 	.word	0x00000000

08042450 <__ieee754_pow>:
 8042450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8042454:	b091      	sub	sp, #68	; 0x44
 8042456:	ed8d 1b00 	vstr	d1, [sp]
 804245a:	e9dd 2900 	ldrd	r2, r9, [sp]
 804245e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8042462:	ea58 0302 	orrs.w	r3, r8, r2
 8042466:	ec57 6b10 	vmov	r6, r7, d0
 804246a:	f000 84be 	beq.w	8042dea <__ieee754_pow+0x99a>
 804246e:	4b7a      	ldr	r3, [pc, #488]	; (8042658 <__ieee754_pow+0x208>)
 8042470:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8042474:	429c      	cmp	r4, r3
 8042476:	463d      	mov	r5, r7
 8042478:	ee10 aa10 	vmov	sl, s0
 804247c:	dc09      	bgt.n	8042492 <__ieee754_pow+0x42>
 804247e:	d103      	bne.n	8042488 <__ieee754_pow+0x38>
 8042480:	b93e      	cbnz	r6, 8042492 <__ieee754_pow+0x42>
 8042482:	45a0      	cmp	r8, r4
 8042484:	dc0d      	bgt.n	80424a2 <__ieee754_pow+0x52>
 8042486:	e001      	b.n	804248c <__ieee754_pow+0x3c>
 8042488:	4598      	cmp	r8, r3
 804248a:	dc02      	bgt.n	8042492 <__ieee754_pow+0x42>
 804248c:	4598      	cmp	r8, r3
 804248e:	d10e      	bne.n	80424ae <__ieee754_pow+0x5e>
 8042490:	b16a      	cbz	r2, 80424ae <__ieee754_pow+0x5e>
 8042492:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8042496:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 804249a:	ea54 030a 	orrs.w	r3, r4, sl
 804249e:	f000 84a4 	beq.w	8042dea <__ieee754_pow+0x99a>
 80424a2:	486e      	ldr	r0, [pc, #440]	; (804265c <__ieee754_pow+0x20c>)
 80424a4:	b011      	add	sp, #68	; 0x44
 80424a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80424aa:	f000 bda5 	b.w	8042ff8 <nan>
 80424ae:	2d00      	cmp	r5, #0
 80424b0:	da53      	bge.n	804255a <__ieee754_pow+0x10a>
 80424b2:	4b6b      	ldr	r3, [pc, #428]	; (8042660 <__ieee754_pow+0x210>)
 80424b4:	4598      	cmp	r8, r3
 80424b6:	dc4d      	bgt.n	8042554 <__ieee754_pow+0x104>
 80424b8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80424bc:	4598      	cmp	r8, r3
 80424be:	dd4c      	ble.n	804255a <__ieee754_pow+0x10a>
 80424c0:	ea4f 5328 	mov.w	r3, r8, asr #20
 80424c4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80424c8:	2b14      	cmp	r3, #20
 80424ca:	dd26      	ble.n	804251a <__ieee754_pow+0xca>
 80424cc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80424d0:	fa22 f103 	lsr.w	r1, r2, r3
 80424d4:	fa01 f303 	lsl.w	r3, r1, r3
 80424d8:	4293      	cmp	r3, r2
 80424da:	d13e      	bne.n	804255a <__ieee754_pow+0x10a>
 80424dc:	f001 0101 	and.w	r1, r1, #1
 80424e0:	f1c1 0b02 	rsb	fp, r1, #2
 80424e4:	2a00      	cmp	r2, #0
 80424e6:	d15b      	bne.n	80425a0 <__ieee754_pow+0x150>
 80424e8:	4b5b      	ldr	r3, [pc, #364]	; (8042658 <__ieee754_pow+0x208>)
 80424ea:	4598      	cmp	r8, r3
 80424ec:	d124      	bne.n	8042538 <__ieee754_pow+0xe8>
 80424ee:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80424f2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80424f6:	ea53 030a 	orrs.w	r3, r3, sl
 80424fa:	f000 8476 	beq.w	8042dea <__ieee754_pow+0x99a>
 80424fe:	4b59      	ldr	r3, [pc, #356]	; (8042664 <__ieee754_pow+0x214>)
 8042500:	429c      	cmp	r4, r3
 8042502:	dd2d      	ble.n	8042560 <__ieee754_pow+0x110>
 8042504:	f1b9 0f00 	cmp.w	r9, #0
 8042508:	f280 8473 	bge.w	8042df2 <__ieee754_pow+0x9a2>
 804250c:	2000      	movs	r0, #0
 804250e:	2100      	movs	r1, #0
 8042510:	ec41 0b10 	vmov	d0, r0, r1
 8042514:	b011      	add	sp, #68	; 0x44
 8042516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804251a:	2a00      	cmp	r2, #0
 804251c:	d13e      	bne.n	804259c <__ieee754_pow+0x14c>
 804251e:	f1c3 0314 	rsb	r3, r3, #20
 8042522:	fa48 f103 	asr.w	r1, r8, r3
 8042526:	fa01 f303 	lsl.w	r3, r1, r3
 804252a:	4543      	cmp	r3, r8
 804252c:	f040 8469 	bne.w	8042e02 <__ieee754_pow+0x9b2>
 8042530:	f001 0101 	and.w	r1, r1, #1
 8042534:	f1c1 0b02 	rsb	fp, r1, #2
 8042538:	4b4b      	ldr	r3, [pc, #300]	; (8042668 <__ieee754_pow+0x218>)
 804253a:	4598      	cmp	r8, r3
 804253c:	d118      	bne.n	8042570 <__ieee754_pow+0x120>
 804253e:	f1b9 0f00 	cmp.w	r9, #0
 8042542:	f280 845a 	bge.w	8042dfa <__ieee754_pow+0x9aa>
 8042546:	4948      	ldr	r1, [pc, #288]	; (8042668 <__ieee754_pow+0x218>)
 8042548:	4632      	mov	r2, r6
 804254a:	463b      	mov	r3, r7
 804254c:	2000      	movs	r0, #0
 804254e:	f7de f9b5 	bl	80208bc <__aeabi_ddiv>
 8042552:	e7dd      	b.n	8042510 <__ieee754_pow+0xc0>
 8042554:	f04f 0b02 	mov.w	fp, #2
 8042558:	e7c4      	b.n	80424e4 <__ieee754_pow+0x94>
 804255a:	f04f 0b00 	mov.w	fp, #0
 804255e:	e7c1      	b.n	80424e4 <__ieee754_pow+0x94>
 8042560:	f1b9 0f00 	cmp.w	r9, #0
 8042564:	dad2      	bge.n	804250c <__ieee754_pow+0xbc>
 8042566:	e9dd 0300 	ldrd	r0, r3, [sp]
 804256a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 804256e:	e7cf      	b.n	8042510 <__ieee754_pow+0xc0>
 8042570:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8042574:	d106      	bne.n	8042584 <__ieee754_pow+0x134>
 8042576:	4632      	mov	r2, r6
 8042578:	463b      	mov	r3, r7
 804257a:	4610      	mov	r0, r2
 804257c:	4619      	mov	r1, r3
 804257e:	f7de f873 	bl	8020668 <__aeabi_dmul>
 8042582:	e7c5      	b.n	8042510 <__ieee754_pow+0xc0>
 8042584:	4b39      	ldr	r3, [pc, #228]	; (804266c <__ieee754_pow+0x21c>)
 8042586:	4599      	cmp	r9, r3
 8042588:	d10a      	bne.n	80425a0 <__ieee754_pow+0x150>
 804258a:	2d00      	cmp	r5, #0
 804258c:	db08      	blt.n	80425a0 <__ieee754_pow+0x150>
 804258e:	ec47 6b10 	vmov	d0, r6, r7
 8042592:	b011      	add	sp, #68	; 0x44
 8042594:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8042598:	f000 bc68 	b.w	8042e6c <__ieee754_sqrt>
 804259c:	f04f 0b00 	mov.w	fp, #0
 80425a0:	ec47 6b10 	vmov	d0, r6, r7
 80425a4:	f000 fd12 	bl	8042fcc <fabs>
 80425a8:	ec51 0b10 	vmov	r0, r1, d0
 80425ac:	f1ba 0f00 	cmp.w	sl, #0
 80425b0:	d127      	bne.n	8042602 <__ieee754_pow+0x1b2>
 80425b2:	b124      	cbz	r4, 80425be <__ieee754_pow+0x16e>
 80425b4:	4b2c      	ldr	r3, [pc, #176]	; (8042668 <__ieee754_pow+0x218>)
 80425b6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80425ba:	429a      	cmp	r2, r3
 80425bc:	d121      	bne.n	8042602 <__ieee754_pow+0x1b2>
 80425be:	f1b9 0f00 	cmp.w	r9, #0
 80425c2:	da05      	bge.n	80425d0 <__ieee754_pow+0x180>
 80425c4:	4602      	mov	r2, r0
 80425c6:	460b      	mov	r3, r1
 80425c8:	2000      	movs	r0, #0
 80425ca:	4927      	ldr	r1, [pc, #156]	; (8042668 <__ieee754_pow+0x218>)
 80425cc:	f7de f976 	bl	80208bc <__aeabi_ddiv>
 80425d0:	2d00      	cmp	r5, #0
 80425d2:	da9d      	bge.n	8042510 <__ieee754_pow+0xc0>
 80425d4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80425d8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80425dc:	ea54 030b 	orrs.w	r3, r4, fp
 80425e0:	d108      	bne.n	80425f4 <__ieee754_pow+0x1a4>
 80425e2:	4602      	mov	r2, r0
 80425e4:	460b      	mov	r3, r1
 80425e6:	4610      	mov	r0, r2
 80425e8:	4619      	mov	r1, r3
 80425ea:	f7dd fe85 	bl	80202f8 <__aeabi_dsub>
 80425ee:	4602      	mov	r2, r0
 80425f0:	460b      	mov	r3, r1
 80425f2:	e7ac      	b.n	804254e <__ieee754_pow+0xfe>
 80425f4:	f1bb 0f01 	cmp.w	fp, #1
 80425f8:	d18a      	bne.n	8042510 <__ieee754_pow+0xc0>
 80425fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80425fe:	4619      	mov	r1, r3
 8042600:	e786      	b.n	8042510 <__ieee754_pow+0xc0>
 8042602:	0fed      	lsrs	r5, r5, #31
 8042604:	1e6b      	subs	r3, r5, #1
 8042606:	930d      	str	r3, [sp, #52]	; 0x34
 8042608:	ea5b 0303 	orrs.w	r3, fp, r3
 804260c:	d102      	bne.n	8042614 <__ieee754_pow+0x1c4>
 804260e:	4632      	mov	r2, r6
 8042610:	463b      	mov	r3, r7
 8042612:	e7e8      	b.n	80425e6 <__ieee754_pow+0x196>
 8042614:	4b16      	ldr	r3, [pc, #88]	; (8042670 <__ieee754_pow+0x220>)
 8042616:	4598      	cmp	r8, r3
 8042618:	f340 80fe 	ble.w	8042818 <__ieee754_pow+0x3c8>
 804261c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8042620:	4598      	cmp	r8, r3
 8042622:	dd0a      	ble.n	804263a <__ieee754_pow+0x1ea>
 8042624:	4b0f      	ldr	r3, [pc, #60]	; (8042664 <__ieee754_pow+0x214>)
 8042626:	429c      	cmp	r4, r3
 8042628:	dc0d      	bgt.n	8042646 <__ieee754_pow+0x1f6>
 804262a:	f1b9 0f00 	cmp.w	r9, #0
 804262e:	f6bf af6d 	bge.w	804250c <__ieee754_pow+0xbc>
 8042632:	a307      	add	r3, pc, #28	; (adr r3, 8042650 <__ieee754_pow+0x200>)
 8042634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042638:	e79f      	b.n	804257a <__ieee754_pow+0x12a>
 804263a:	4b0e      	ldr	r3, [pc, #56]	; (8042674 <__ieee754_pow+0x224>)
 804263c:	429c      	cmp	r4, r3
 804263e:	ddf4      	ble.n	804262a <__ieee754_pow+0x1da>
 8042640:	4b09      	ldr	r3, [pc, #36]	; (8042668 <__ieee754_pow+0x218>)
 8042642:	429c      	cmp	r4, r3
 8042644:	dd18      	ble.n	8042678 <__ieee754_pow+0x228>
 8042646:	f1b9 0f00 	cmp.w	r9, #0
 804264a:	dcf2      	bgt.n	8042632 <__ieee754_pow+0x1e2>
 804264c:	e75e      	b.n	804250c <__ieee754_pow+0xbc>
 804264e:	bf00      	nop
 8042650:	8800759c 	.word	0x8800759c
 8042654:	7e37e43c 	.word	0x7e37e43c
 8042658:	7ff00000 	.word	0x7ff00000
 804265c:	08056559 	.word	0x08056559
 8042660:	433fffff 	.word	0x433fffff
 8042664:	3fefffff 	.word	0x3fefffff
 8042668:	3ff00000 	.word	0x3ff00000
 804266c:	3fe00000 	.word	0x3fe00000
 8042670:	41e00000 	.word	0x41e00000
 8042674:	3feffffe 	.word	0x3feffffe
 8042678:	2200      	movs	r2, #0
 804267a:	4b63      	ldr	r3, [pc, #396]	; (8042808 <__ieee754_pow+0x3b8>)
 804267c:	f7dd fe3c 	bl	80202f8 <__aeabi_dsub>
 8042680:	a355      	add	r3, pc, #340	; (adr r3, 80427d8 <__ieee754_pow+0x388>)
 8042682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042686:	4604      	mov	r4, r0
 8042688:	460d      	mov	r5, r1
 804268a:	f7dd ffed 	bl	8020668 <__aeabi_dmul>
 804268e:	a354      	add	r3, pc, #336	; (adr r3, 80427e0 <__ieee754_pow+0x390>)
 8042690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042694:	4606      	mov	r6, r0
 8042696:	460f      	mov	r7, r1
 8042698:	4620      	mov	r0, r4
 804269a:	4629      	mov	r1, r5
 804269c:	f7dd ffe4 	bl	8020668 <__aeabi_dmul>
 80426a0:	2200      	movs	r2, #0
 80426a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80426a6:	4b59      	ldr	r3, [pc, #356]	; (804280c <__ieee754_pow+0x3bc>)
 80426a8:	4620      	mov	r0, r4
 80426aa:	4629      	mov	r1, r5
 80426ac:	f7dd ffdc 	bl	8020668 <__aeabi_dmul>
 80426b0:	4602      	mov	r2, r0
 80426b2:	460b      	mov	r3, r1
 80426b4:	a14c      	add	r1, pc, #304	; (adr r1, 80427e8 <__ieee754_pow+0x398>)
 80426b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80426ba:	f7dd fe1d 	bl	80202f8 <__aeabi_dsub>
 80426be:	4622      	mov	r2, r4
 80426c0:	462b      	mov	r3, r5
 80426c2:	f7dd ffd1 	bl	8020668 <__aeabi_dmul>
 80426c6:	4602      	mov	r2, r0
 80426c8:	460b      	mov	r3, r1
 80426ca:	2000      	movs	r0, #0
 80426cc:	4950      	ldr	r1, [pc, #320]	; (8042810 <__ieee754_pow+0x3c0>)
 80426ce:	f7dd fe13 	bl	80202f8 <__aeabi_dsub>
 80426d2:	4622      	mov	r2, r4
 80426d4:	462b      	mov	r3, r5
 80426d6:	4680      	mov	r8, r0
 80426d8:	4689      	mov	r9, r1
 80426da:	4620      	mov	r0, r4
 80426dc:	4629      	mov	r1, r5
 80426de:	f7dd ffc3 	bl	8020668 <__aeabi_dmul>
 80426e2:	4602      	mov	r2, r0
 80426e4:	460b      	mov	r3, r1
 80426e6:	4640      	mov	r0, r8
 80426e8:	4649      	mov	r1, r9
 80426ea:	f7dd ffbd 	bl	8020668 <__aeabi_dmul>
 80426ee:	a340      	add	r3, pc, #256	; (adr r3, 80427f0 <__ieee754_pow+0x3a0>)
 80426f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80426f4:	f7dd ffb8 	bl	8020668 <__aeabi_dmul>
 80426f8:	4602      	mov	r2, r0
 80426fa:	460b      	mov	r3, r1
 80426fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8042700:	f7dd fdfa 	bl	80202f8 <__aeabi_dsub>
 8042704:	4602      	mov	r2, r0
 8042706:	460b      	mov	r3, r1
 8042708:	4604      	mov	r4, r0
 804270a:	460d      	mov	r5, r1
 804270c:	4630      	mov	r0, r6
 804270e:	4639      	mov	r1, r7
 8042710:	f7dd fdf4 	bl	80202fc <__adddf3>
 8042714:	2000      	movs	r0, #0
 8042716:	e9cd 0104 	strd	r0, r1, [sp, #16]
 804271a:	4632      	mov	r2, r6
 804271c:	463b      	mov	r3, r7
 804271e:	f7dd fdeb 	bl	80202f8 <__aeabi_dsub>
 8042722:	4602      	mov	r2, r0
 8042724:	460b      	mov	r3, r1
 8042726:	4620      	mov	r0, r4
 8042728:	4629      	mov	r1, r5
 804272a:	f7dd fde5 	bl	80202f8 <__aeabi_dsub>
 804272e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8042730:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8042734:	4313      	orrs	r3, r2
 8042736:	4606      	mov	r6, r0
 8042738:	460f      	mov	r7, r1
 804273a:	f040 81eb 	bne.w	8042b14 <__ieee754_pow+0x6c4>
 804273e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80427f8 <__ieee754_pow+0x3a8>
 8042742:	e9dd 4500 	ldrd	r4, r5, [sp]
 8042746:	2400      	movs	r4, #0
 8042748:	4622      	mov	r2, r4
 804274a:	462b      	mov	r3, r5
 804274c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8042750:	ed8d 7b02 	vstr	d7, [sp, #8]
 8042754:	f7dd fdd0 	bl	80202f8 <__aeabi_dsub>
 8042758:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 804275c:	f7dd ff84 	bl	8020668 <__aeabi_dmul>
 8042760:	e9dd 2300 	ldrd	r2, r3, [sp]
 8042764:	4680      	mov	r8, r0
 8042766:	4689      	mov	r9, r1
 8042768:	4630      	mov	r0, r6
 804276a:	4639      	mov	r1, r7
 804276c:	f7dd ff7c 	bl	8020668 <__aeabi_dmul>
 8042770:	4602      	mov	r2, r0
 8042772:	460b      	mov	r3, r1
 8042774:	4640      	mov	r0, r8
 8042776:	4649      	mov	r1, r9
 8042778:	f7dd fdc0 	bl	80202fc <__adddf3>
 804277c:	4622      	mov	r2, r4
 804277e:	462b      	mov	r3, r5
 8042780:	4680      	mov	r8, r0
 8042782:	4689      	mov	r9, r1
 8042784:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8042788:	f7dd ff6e 	bl	8020668 <__aeabi_dmul>
 804278c:	460b      	mov	r3, r1
 804278e:	4604      	mov	r4, r0
 8042790:	460d      	mov	r5, r1
 8042792:	4602      	mov	r2, r0
 8042794:	4649      	mov	r1, r9
 8042796:	4640      	mov	r0, r8
 8042798:	e9cd 4500 	strd	r4, r5, [sp]
 804279c:	f7dd fdae 	bl	80202fc <__adddf3>
 80427a0:	4b1c      	ldr	r3, [pc, #112]	; (8042814 <__ieee754_pow+0x3c4>)
 80427a2:	4299      	cmp	r1, r3
 80427a4:	4606      	mov	r6, r0
 80427a6:	460f      	mov	r7, r1
 80427a8:	468b      	mov	fp, r1
 80427aa:	f340 82f7 	ble.w	8042d9c <__ieee754_pow+0x94c>
 80427ae:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80427b2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80427b6:	4303      	orrs	r3, r0
 80427b8:	f000 81ea 	beq.w	8042b90 <__ieee754_pow+0x740>
 80427bc:	a310      	add	r3, pc, #64	; (adr r3, 8042800 <__ieee754_pow+0x3b0>)
 80427be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80427c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80427c6:	f7dd ff4f 	bl	8020668 <__aeabi_dmul>
 80427ca:	a30d      	add	r3, pc, #52	; (adr r3, 8042800 <__ieee754_pow+0x3b0>)
 80427cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80427d0:	e6d5      	b.n	804257e <__ieee754_pow+0x12e>
 80427d2:	bf00      	nop
 80427d4:	f3af 8000 	nop.w
 80427d8:	60000000 	.word	0x60000000
 80427dc:	3ff71547 	.word	0x3ff71547
 80427e0:	f85ddf44 	.word	0xf85ddf44
 80427e4:	3e54ae0b 	.word	0x3e54ae0b
 80427e8:	55555555 	.word	0x55555555
 80427ec:	3fd55555 	.word	0x3fd55555
 80427f0:	652b82fe 	.word	0x652b82fe
 80427f4:	3ff71547 	.word	0x3ff71547
 80427f8:	00000000 	.word	0x00000000
 80427fc:	bff00000 	.word	0xbff00000
 8042800:	8800759c 	.word	0x8800759c
 8042804:	7e37e43c 	.word	0x7e37e43c
 8042808:	3ff00000 	.word	0x3ff00000
 804280c:	3fd00000 	.word	0x3fd00000
 8042810:	3fe00000 	.word	0x3fe00000
 8042814:	408fffff 	.word	0x408fffff
 8042818:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 804281c:	f04f 0200 	mov.w	r2, #0
 8042820:	da05      	bge.n	804282e <__ieee754_pow+0x3de>
 8042822:	4bd3      	ldr	r3, [pc, #844]	; (8042b70 <__ieee754_pow+0x720>)
 8042824:	f7dd ff20 	bl	8020668 <__aeabi_dmul>
 8042828:	f06f 0234 	mvn.w	r2, #52	; 0x34
 804282c:	460c      	mov	r4, r1
 804282e:	1523      	asrs	r3, r4, #20
 8042830:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8042834:	4413      	add	r3, r2
 8042836:	9309      	str	r3, [sp, #36]	; 0x24
 8042838:	4bce      	ldr	r3, [pc, #824]	; (8042b74 <__ieee754_pow+0x724>)
 804283a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 804283e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8042842:	429c      	cmp	r4, r3
 8042844:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8042848:	dd08      	ble.n	804285c <__ieee754_pow+0x40c>
 804284a:	4bcb      	ldr	r3, [pc, #812]	; (8042b78 <__ieee754_pow+0x728>)
 804284c:	429c      	cmp	r4, r3
 804284e:	f340 815e 	ble.w	8042b0e <__ieee754_pow+0x6be>
 8042852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8042854:	3301      	adds	r3, #1
 8042856:	9309      	str	r3, [sp, #36]	; 0x24
 8042858:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 804285c:	f04f 0a00 	mov.w	sl, #0
 8042860:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8042864:	930c      	str	r3, [sp, #48]	; 0x30
 8042866:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8042868:	4bc4      	ldr	r3, [pc, #784]	; (8042b7c <__ieee754_pow+0x72c>)
 804286a:	4413      	add	r3, r2
 804286c:	ed93 7b00 	vldr	d7, [r3]
 8042870:	4629      	mov	r1, r5
 8042872:	ec53 2b17 	vmov	r2, r3, d7
 8042876:	ed8d 7b06 	vstr	d7, [sp, #24]
 804287a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 804287e:	f7dd fd3b 	bl	80202f8 <__aeabi_dsub>
 8042882:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8042886:	4606      	mov	r6, r0
 8042888:	460f      	mov	r7, r1
 804288a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 804288e:	f7dd fd35 	bl	80202fc <__adddf3>
 8042892:	4602      	mov	r2, r0
 8042894:	460b      	mov	r3, r1
 8042896:	2000      	movs	r0, #0
 8042898:	49b9      	ldr	r1, [pc, #740]	; (8042b80 <__ieee754_pow+0x730>)
 804289a:	f7de f80f 	bl	80208bc <__aeabi_ddiv>
 804289e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80428a2:	4602      	mov	r2, r0
 80428a4:	460b      	mov	r3, r1
 80428a6:	4630      	mov	r0, r6
 80428a8:	4639      	mov	r1, r7
 80428aa:	f7dd fedd 	bl	8020668 <__aeabi_dmul>
 80428ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80428b2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80428b6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80428ba:	2300      	movs	r3, #0
 80428bc:	9302      	str	r3, [sp, #8]
 80428be:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80428c2:	106d      	asrs	r5, r5, #1
 80428c4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80428c8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80428cc:	2200      	movs	r2, #0
 80428ce:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80428d2:	4640      	mov	r0, r8
 80428d4:	4649      	mov	r1, r9
 80428d6:	4614      	mov	r4, r2
 80428d8:	461d      	mov	r5, r3
 80428da:	f7dd fec5 	bl	8020668 <__aeabi_dmul>
 80428de:	4602      	mov	r2, r0
 80428e0:	460b      	mov	r3, r1
 80428e2:	4630      	mov	r0, r6
 80428e4:	4639      	mov	r1, r7
 80428e6:	f7dd fd07 	bl	80202f8 <__aeabi_dsub>
 80428ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80428ee:	4606      	mov	r6, r0
 80428f0:	460f      	mov	r7, r1
 80428f2:	4620      	mov	r0, r4
 80428f4:	4629      	mov	r1, r5
 80428f6:	f7dd fcff 	bl	80202f8 <__aeabi_dsub>
 80428fa:	4602      	mov	r2, r0
 80428fc:	460b      	mov	r3, r1
 80428fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8042902:	f7dd fcf9 	bl	80202f8 <__aeabi_dsub>
 8042906:	4642      	mov	r2, r8
 8042908:	464b      	mov	r3, r9
 804290a:	f7dd fead 	bl	8020668 <__aeabi_dmul>
 804290e:	4602      	mov	r2, r0
 8042910:	460b      	mov	r3, r1
 8042912:	4630      	mov	r0, r6
 8042914:	4639      	mov	r1, r7
 8042916:	f7dd fcef 	bl	80202f8 <__aeabi_dsub>
 804291a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 804291e:	f7dd fea3 	bl	8020668 <__aeabi_dmul>
 8042922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8042926:	e9cd 0106 	strd	r0, r1, [sp, #24]
 804292a:	4610      	mov	r0, r2
 804292c:	4619      	mov	r1, r3
 804292e:	f7dd fe9b 	bl	8020668 <__aeabi_dmul>
 8042932:	a37b      	add	r3, pc, #492	; (adr r3, 8042b20 <__ieee754_pow+0x6d0>)
 8042934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042938:	4604      	mov	r4, r0
 804293a:	460d      	mov	r5, r1
 804293c:	f7dd fe94 	bl	8020668 <__aeabi_dmul>
 8042940:	a379      	add	r3, pc, #484	; (adr r3, 8042b28 <__ieee754_pow+0x6d8>)
 8042942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042946:	f7dd fcd9 	bl	80202fc <__adddf3>
 804294a:	4622      	mov	r2, r4
 804294c:	462b      	mov	r3, r5
 804294e:	f7dd fe8b 	bl	8020668 <__aeabi_dmul>
 8042952:	a377      	add	r3, pc, #476	; (adr r3, 8042b30 <__ieee754_pow+0x6e0>)
 8042954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042958:	f7dd fcd0 	bl	80202fc <__adddf3>
 804295c:	4622      	mov	r2, r4
 804295e:	462b      	mov	r3, r5
 8042960:	f7dd fe82 	bl	8020668 <__aeabi_dmul>
 8042964:	a374      	add	r3, pc, #464	; (adr r3, 8042b38 <__ieee754_pow+0x6e8>)
 8042966:	e9d3 2300 	ldrd	r2, r3, [r3]
 804296a:	f7dd fcc7 	bl	80202fc <__adddf3>
 804296e:	4622      	mov	r2, r4
 8042970:	462b      	mov	r3, r5
 8042972:	f7dd fe79 	bl	8020668 <__aeabi_dmul>
 8042976:	a372      	add	r3, pc, #456	; (adr r3, 8042b40 <__ieee754_pow+0x6f0>)
 8042978:	e9d3 2300 	ldrd	r2, r3, [r3]
 804297c:	f7dd fcbe 	bl	80202fc <__adddf3>
 8042980:	4622      	mov	r2, r4
 8042982:	462b      	mov	r3, r5
 8042984:	f7dd fe70 	bl	8020668 <__aeabi_dmul>
 8042988:	a36f      	add	r3, pc, #444	; (adr r3, 8042b48 <__ieee754_pow+0x6f8>)
 804298a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804298e:	f7dd fcb5 	bl	80202fc <__adddf3>
 8042992:	4622      	mov	r2, r4
 8042994:	4606      	mov	r6, r0
 8042996:	460f      	mov	r7, r1
 8042998:	462b      	mov	r3, r5
 804299a:	4620      	mov	r0, r4
 804299c:	4629      	mov	r1, r5
 804299e:	f7dd fe63 	bl	8020668 <__aeabi_dmul>
 80429a2:	4602      	mov	r2, r0
 80429a4:	460b      	mov	r3, r1
 80429a6:	4630      	mov	r0, r6
 80429a8:	4639      	mov	r1, r7
 80429aa:	f7dd fe5d 	bl	8020668 <__aeabi_dmul>
 80429ae:	4642      	mov	r2, r8
 80429b0:	4604      	mov	r4, r0
 80429b2:	460d      	mov	r5, r1
 80429b4:	464b      	mov	r3, r9
 80429b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80429ba:	f7dd fc9f 	bl	80202fc <__adddf3>
 80429be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80429c2:	f7dd fe51 	bl	8020668 <__aeabi_dmul>
 80429c6:	4622      	mov	r2, r4
 80429c8:	462b      	mov	r3, r5
 80429ca:	f7dd fc97 	bl	80202fc <__adddf3>
 80429ce:	4642      	mov	r2, r8
 80429d0:	4606      	mov	r6, r0
 80429d2:	460f      	mov	r7, r1
 80429d4:	464b      	mov	r3, r9
 80429d6:	4640      	mov	r0, r8
 80429d8:	4649      	mov	r1, r9
 80429da:	f7dd fe45 	bl	8020668 <__aeabi_dmul>
 80429de:	2200      	movs	r2, #0
 80429e0:	4b68      	ldr	r3, [pc, #416]	; (8042b84 <__ieee754_pow+0x734>)
 80429e2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80429e6:	f7dd fc89 	bl	80202fc <__adddf3>
 80429ea:	4632      	mov	r2, r6
 80429ec:	463b      	mov	r3, r7
 80429ee:	f7dd fc85 	bl	80202fc <__adddf3>
 80429f2:	9802      	ldr	r0, [sp, #8]
 80429f4:	460d      	mov	r5, r1
 80429f6:	4604      	mov	r4, r0
 80429f8:	4602      	mov	r2, r0
 80429fa:	460b      	mov	r3, r1
 80429fc:	4640      	mov	r0, r8
 80429fe:	4649      	mov	r1, r9
 8042a00:	f7dd fe32 	bl	8020668 <__aeabi_dmul>
 8042a04:	2200      	movs	r2, #0
 8042a06:	4680      	mov	r8, r0
 8042a08:	4689      	mov	r9, r1
 8042a0a:	4b5e      	ldr	r3, [pc, #376]	; (8042b84 <__ieee754_pow+0x734>)
 8042a0c:	4620      	mov	r0, r4
 8042a0e:	4629      	mov	r1, r5
 8042a10:	f7dd fc72 	bl	80202f8 <__aeabi_dsub>
 8042a14:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8042a18:	f7dd fc6e 	bl	80202f8 <__aeabi_dsub>
 8042a1c:	4602      	mov	r2, r0
 8042a1e:	460b      	mov	r3, r1
 8042a20:	4630      	mov	r0, r6
 8042a22:	4639      	mov	r1, r7
 8042a24:	f7dd fc68 	bl	80202f8 <__aeabi_dsub>
 8042a28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8042a2c:	f7dd fe1c 	bl	8020668 <__aeabi_dmul>
 8042a30:	4622      	mov	r2, r4
 8042a32:	4606      	mov	r6, r0
 8042a34:	460f      	mov	r7, r1
 8042a36:	462b      	mov	r3, r5
 8042a38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8042a3c:	f7dd fe14 	bl	8020668 <__aeabi_dmul>
 8042a40:	4602      	mov	r2, r0
 8042a42:	460b      	mov	r3, r1
 8042a44:	4630      	mov	r0, r6
 8042a46:	4639      	mov	r1, r7
 8042a48:	f7dd fc58 	bl	80202fc <__adddf3>
 8042a4c:	4606      	mov	r6, r0
 8042a4e:	460f      	mov	r7, r1
 8042a50:	4602      	mov	r2, r0
 8042a52:	460b      	mov	r3, r1
 8042a54:	4640      	mov	r0, r8
 8042a56:	4649      	mov	r1, r9
 8042a58:	f7dd fc50 	bl	80202fc <__adddf3>
 8042a5c:	9802      	ldr	r0, [sp, #8]
 8042a5e:	a33c      	add	r3, pc, #240	; (adr r3, 8042b50 <__ieee754_pow+0x700>)
 8042a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042a64:	4604      	mov	r4, r0
 8042a66:	460d      	mov	r5, r1
 8042a68:	f7dd fdfe 	bl	8020668 <__aeabi_dmul>
 8042a6c:	4642      	mov	r2, r8
 8042a6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8042a72:	464b      	mov	r3, r9
 8042a74:	4620      	mov	r0, r4
 8042a76:	4629      	mov	r1, r5
 8042a78:	f7dd fc3e 	bl	80202f8 <__aeabi_dsub>
 8042a7c:	4602      	mov	r2, r0
 8042a7e:	460b      	mov	r3, r1
 8042a80:	4630      	mov	r0, r6
 8042a82:	4639      	mov	r1, r7
 8042a84:	f7dd fc38 	bl	80202f8 <__aeabi_dsub>
 8042a88:	a333      	add	r3, pc, #204	; (adr r3, 8042b58 <__ieee754_pow+0x708>)
 8042a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042a8e:	f7dd fdeb 	bl	8020668 <__aeabi_dmul>
 8042a92:	a333      	add	r3, pc, #204	; (adr r3, 8042b60 <__ieee754_pow+0x710>)
 8042a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042a98:	4606      	mov	r6, r0
 8042a9a:	460f      	mov	r7, r1
 8042a9c:	4620      	mov	r0, r4
 8042a9e:	4629      	mov	r1, r5
 8042aa0:	f7dd fde2 	bl	8020668 <__aeabi_dmul>
 8042aa4:	4602      	mov	r2, r0
 8042aa6:	460b      	mov	r3, r1
 8042aa8:	4630      	mov	r0, r6
 8042aaa:	4639      	mov	r1, r7
 8042aac:	f7dd fc26 	bl	80202fc <__adddf3>
 8042ab0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8042ab2:	4b35      	ldr	r3, [pc, #212]	; (8042b88 <__ieee754_pow+0x738>)
 8042ab4:	4413      	add	r3, r2
 8042ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042aba:	f7dd fc1f 	bl	80202fc <__adddf3>
 8042abe:	4604      	mov	r4, r0
 8042ac0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8042ac2:	460d      	mov	r5, r1
 8042ac4:	f7dd fd66 	bl	8020594 <__aeabi_i2d>
 8042ac8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8042aca:	4b30      	ldr	r3, [pc, #192]	; (8042b8c <__ieee754_pow+0x73c>)
 8042acc:	4413      	add	r3, r2
 8042ace:	e9d3 8900 	ldrd	r8, r9, [r3]
 8042ad2:	4606      	mov	r6, r0
 8042ad4:	460f      	mov	r7, r1
 8042ad6:	4622      	mov	r2, r4
 8042ad8:	462b      	mov	r3, r5
 8042ada:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8042ade:	f7dd fc0d 	bl	80202fc <__adddf3>
 8042ae2:	4642      	mov	r2, r8
 8042ae4:	464b      	mov	r3, r9
 8042ae6:	f7dd fc09 	bl	80202fc <__adddf3>
 8042aea:	4632      	mov	r2, r6
 8042aec:	463b      	mov	r3, r7
 8042aee:	f7dd fc05 	bl	80202fc <__adddf3>
 8042af2:	9802      	ldr	r0, [sp, #8]
 8042af4:	4632      	mov	r2, r6
 8042af6:	463b      	mov	r3, r7
 8042af8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8042afc:	f7dd fbfc 	bl	80202f8 <__aeabi_dsub>
 8042b00:	4642      	mov	r2, r8
 8042b02:	464b      	mov	r3, r9
 8042b04:	f7dd fbf8 	bl	80202f8 <__aeabi_dsub>
 8042b08:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8042b0c:	e607      	b.n	804271e <__ieee754_pow+0x2ce>
 8042b0e:	f04f 0a01 	mov.w	sl, #1
 8042b12:	e6a5      	b.n	8042860 <__ieee754_pow+0x410>
 8042b14:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8042b68 <__ieee754_pow+0x718>
 8042b18:	e613      	b.n	8042742 <__ieee754_pow+0x2f2>
 8042b1a:	bf00      	nop
 8042b1c:	f3af 8000 	nop.w
 8042b20:	4a454eef 	.word	0x4a454eef
 8042b24:	3fca7e28 	.word	0x3fca7e28
 8042b28:	93c9db65 	.word	0x93c9db65
 8042b2c:	3fcd864a 	.word	0x3fcd864a
 8042b30:	a91d4101 	.word	0xa91d4101
 8042b34:	3fd17460 	.word	0x3fd17460
 8042b38:	518f264d 	.word	0x518f264d
 8042b3c:	3fd55555 	.word	0x3fd55555
 8042b40:	db6fabff 	.word	0xdb6fabff
 8042b44:	3fdb6db6 	.word	0x3fdb6db6
 8042b48:	33333303 	.word	0x33333303
 8042b4c:	3fe33333 	.word	0x3fe33333
 8042b50:	e0000000 	.word	0xe0000000
 8042b54:	3feec709 	.word	0x3feec709
 8042b58:	dc3a03fd 	.word	0xdc3a03fd
 8042b5c:	3feec709 	.word	0x3feec709
 8042b60:	145b01f5 	.word	0x145b01f5
 8042b64:	be3e2fe0 	.word	0xbe3e2fe0
 8042b68:	00000000 	.word	0x00000000
 8042b6c:	3ff00000 	.word	0x3ff00000
 8042b70:	43400000 	.word	0x43400000
 8042b74:	0003988e 	.word	0x0003988e
 8042b78:	000bb679 	.word	0x000bb679
 8042b7c:	08056698 	.word	0x08056698
 8042b80:	3ff00000 	.word	0x3ff00000
 8042b84:	40080000 	.word	0x40080000
 8042b88:	080566b8 	.word	0x080566b8
 8042b8c:	080566a8 	.word	0x080566a8
 8042b90:	a3b4      	add	r3, pc, #720	; (adr r3, 8042e64 <__ieee754_pow+0xa14>)
 8042b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042b96:	4640      	mov	r0, r8
 8042b98:	4649      	mov	r1, r9
 8042b9a:	f7dd fbaf 	bl	80202fc <__adddf3>
 8042b9e:	4622      	mov	r2, r4
 8042ba0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8042ba4:	462b      	mov	r3, r5
 8042ba6:	4630      	mov	r0, r6
 8042ba8:	4639      	mov	r1, r7
 8042baa:	f7dd fba5 	bl	80202f8 <__aeabi_dsub>
 8042bae:	4602      	mov	r2, r0
 8042bb0:	460b      	mov	r3, r1
 8042bb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8042bb6:	f7dd ffe7 	bl	8020b88 <__aeabi_dcmpgt>
 8042bba:	2800      	cmp	r0, #0
 8042bbc:	f47f adfe 	bne.w	80427bc <__ieee754_pow+0x36c>
 8042bc0:	4aa3      	ldr	r2, [pc, #652]	; (8042e50 <__ieee754_pow+0xa00>)
 8042bc2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8042bc6:	4293      	cmp	r3, r2
 8042bc8:	f340 810a 	ble.w	8042de0 <__ieee754_pow+0x990>
 8042bcc:	151b      	asrs	r3, r3, #20
 8042bce:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8042bd2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8042bd6:	fa4a f303 	asr.w	r3, sl, r3
 8042bda:	445b      	add	r3, fp
 8042bdc:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8042be0:	4e9c      	ldr	r6, [pc, #624]	; (8042e54 <__ieee754_pow+0xa04>)
 8042be2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8042be6:	4116      	asrs	r6, r2
 8042be8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8042bec:	2000      	movs	r0, #0
 8042bee:	ea23 0106 	bic.w	r1, r3, r6
 8042bf2:	f1c2 0214 	rsb	r2, r2, #20
 8042bf6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8042bfa:	fa4a fa02 	asr.w	sl, sl, r2
 8042bfe:	f1bb 0f00 	cmp.w	fp, #0
 8042c02:	4602      	mov	r2, r0
 8042c04:	460b      	mov	r3, r1
 8042c06:	4620      	mov	r0, r4
 8042c08:	4629      	mov	r1, r5
 8042c0a:	bfb8      	it	lt
 8042c0c:	f1ca 0a00 	rsblt	sl, sl, #0
 8042c10:	f7dd fb72 	bl	80202f8 <__aeabi_dsub>
 8042c14:	e9cd 0100 	strd	r0, r1, [sp]
 8042c18:	4642      	mov	r2, r8
 8042c1a:	464b      	mov	r3, r9
 8042c1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8042c20:	f7dd fb6c 	bl	80202fc <__adddf3>
 8042c24:	2000      	movs	r0, #0
 8042c26:	a378      	add	r3, pc, #480	; (adr r3, 8042e08 <__ieee754_pow+0x9b8>)
 8042c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042c2c:	4604      	mov	r4, r0
 8042c2e:	460d      	mov	r5, r1
 8042c30:	f7dd fd1a 	bl	8020668 <__aeabi_dmul>
 8042c34:	e9dd 2300 	ldrd	r2, r3, [sp]
 8042c38:	4606      	mov	r6, r0
 8042c3a:	460f      	mov	r7, r1
 8042c3c:	4620      	mov	r0, r4
 8042c3e:	4629      	mov	r1, r5
 8042c40:	f7dd fb5a 	bl	80202f8 <__aeabi_dsub>
 8042c44:	4602      	mov	r2, r0
 8042c46:	460b      	mov	r3, r1
 8042c48:	4640      	mov	r0, r8
 8042c4a:	4649      	mov	r1, r9
 8042c4c:	f7dd fb54 	bl	80202f8 <__aeabi_dsub>
 8042c50:	a36f      	add	r3, pc, #444	; (adr r3, 8042e10 <__ieee754_pow+0x9c0>)
 8042c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042c56:	f7dd fd07 	bl	8020668 <__aeabi_dmul>
 8042c5a:	a36f      	add	r3, pc, #444	; (adr r3, 8042e18 <__ieee754_pow+0x9c8>)
 8042c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042c60:	4680      	mov	r8, r0
 8042c62:	4689      	mov	r9, r1
 8042c64:	4620      	mov	r0, r4
 8042c66:	4629      	mov	r1, r5
 8042c68:	f7dd fcfe 	bl	8020668 <__aeabi_dmul>
 8042c6c:	4602      	mov	r2, r0
 8042c6e:	460b      	mov	r3, r1
 8042c70:	4640      	mov	r0, r8
 8042c72:	4649      	mov	r1, r9
 8042c74:	f7dd fb42 	bl	80202fc <__adddf3>
 8042c78:	4604      	mov	r4, r0
 8042c7a:	460d      	mov	r5, r1
 8042c7c:	4602      	mov	r2, r0
 8042c7e:	460b      	mov	r3, r1
 8042c80:	4630      	mov	r0, r6
 8042c82:	4639      	mov	r1, r7
 8042c84:	f7dd fb3a 	bl	80202fc <__adddf3>
 8042c88:	4632      	mov	r2, r6
 8042c8a:	463b      	mov	r3, r7
 8042c8c:	4680      	mov	r8, r0
 8042c8e:	4689      	mov	r9, r1
 8042c90:	f7dd fb32 	bl	80202f8 <__aeabi_dsub>
 8042c94:	4602      	mov	r2, r0
 8042c96:	460b      	mov	r3, r1
 8042c98:	4620      	mov	r0, r4
 8042c9a:	4629      	mov	r1, r5
 8042c9c:	f7dd fb2c 	bl	80202f8 <__aeabi_dsub>
 8042ca0:	4642      	mov	r2, r8
 8042ca2:	4606      	mov	r6, r0
 8042ca4:	460f      	mov	r7, r1
 8042ca6:	464b      	mov	r3, r9
 8042ca8:	4640      	mov	r0, r8
 8042caa:	4649      	mov	r1, r9
 8042cac:	f7dd fcdc 	bl	8020668 <__aeabi_dmul>
 8042cb0:	a35b      	add	r3, pc, #364	; (adr r3, 8042e20 <__ieee754_pow+0x9d0>)
 8042cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042cb6:	4604      	mov	r4, r0
 8042cb8:	460d      	mov	r5, r1
 8042cba:	f7dd fcd5 	bl	8020668 <__aeabi_dmul>
 8042cbe:	a35a      	add	r3, pc, #360	; (adr r3, 8042e28 <__ieee754_pow+0x9d8>)
 8042cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042cc4:	f7dd fb18 	bl	80202f8 <__aeabi_dsub>
 8042cc8:	4622      	mov	r2, r4
 8042cca:	462b      	mov	r3, r5
 8042ccc:	f7dd fccc 	bl	8020668 <__aeabi_dmul>
 8042cd0:	a357      	add	r3, pc, #348	; (adr r3, 8042e30 <__ieee754_pow+0x9e0>)
 8042cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042cd6:	f7dd fb11 	bl	80202fc <__adddf3>
 8042cda:	4622      	mov	r2, r4
 8042cdc:	462b      	mov	r3, r5
 8042cde:	f7dd fcc3 	bl	8020668 <__aeabi_dmul>
 8042ce2:	a355      	add	r3, pc, #340	; (adr r3, 8042e38 <__ieee754_pow+0x9e8>)
 8042ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042ce8:	f7dd fb06 	bl	80202f8 <__aeabi_dsub>
 8042cec:	4622      	mov	r2, r4
 8042cee:	462b      	mov	r3, r5
 8042cf0:	f7dd fcba 	bl	8020668 <__aeabi_dmul>
 8042cf4:	a352      	add	r3, pc, #328	; (adr r3, 8042e40 <__ieee754_pow+0x9f0>)
 8042cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042cfa:	f7dd faff 	bl	80202fc <__adddf3>
 8042cfe:	4622      	mov	r2, r4
 8042d00:	462b      	mov	r3, r5
 8042d02:	f7dd fcb1 	bl	8020668 <__aeabi_dmul>
 8042d06:	4602      	mov	r2, r0
 8042d08:	460b      	mov	r3, r1
 8042d0a:	4640      	mov	r0, r8
 8042d0c:	4649      	mov	r1, r9
 8042d0e:	f7dd faf3 	bl	80202f8 <__aeabi_dsub>
 8042d12:	4604      	mov	r4, r0
 8042d14:	460d      	mov	r5, r1
 8042d16:	4602      	mov	r2, r0
 8042d18:	460b      	mov	r3, r1
 8042d1a:	4640      	mov	r0, r8
 8042d1c:	4649      	mov	r1, r9
 8042d1e:	f7dd fca3 	bl	8020668 <__aeabi_dmul>
 8042d22:	2200      	movs	r2, #0
 8042d24:	e9cd 0100 	strd	r0, r1, [sp]
 8042d28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8042d2c:	4620      	mov	r0, r4
 8042d2e:	4629      	mov	r1, r5
 8042d30:	f7dd fae2 	bl	80202f8 <__aeabi_dsub>
 8042d34:	4602      	mov	r2, r0
 8042d36:	460b      	mov	r3, r1
 8042d38:	e9dd 0100 	ldrd	r0, r1, [sp]
 8042d3c:	f7dd fdbe 	bl	80208bc <__aeabi_ddiv>
 8042d40:	4632      	mov	r2, r6
 8042d42:	4604      	mov	r4, r0
 8042d44:	460d      	mov	r5, r1
 8042d46:	463b      	mov	r3, r7
 8042d48:	4640      	mov	r0, r8
 8042d4a:	4649      	mov	r1, r9
 8042d4c:	f7dd fc8c 	bl	8020668 <__aeabi_dmul>
 8042d50:	4632      	mov	r2, r6
 8042d52:	463b      	mov	r3, r7
 8042d54:	f7dd fad2 	bl	80202fc <__adddf3>
 8042d58:	4602      	mov	r2, r0
 8042d5a:	460b      	mov	r3, r1
 8042d5c:	4620      	mov	r0, r4
 8042d5e:	4629      	mov	r1, r5
 8042d60:	f7dd faca 	bl	80202f8 <__aeabi_dsub>
 8042d64:	4642      	mov	r2, r8
 8042d66:	464b      	mov	r3, r9
 8042d68:	f7dd fac6 	bl	80202f8 <__aeabi_dsub>
 8042d6c:	4602      	mov	r2, r0
 8042d6e:	460b      	mov	r3, r1
 8042d70:	2000      	movs	r0, #0
 8042d72:	4939      	ldr	r1, [pc, #228]	; (8042e58 <__ieee754_pow+0xa08>)
 8042d74:	f7dd fac0 	bl	80202f8 <__aeabi_dsub>
 8042d78:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8042d7c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8042d80:	4602      	mov	r2, r0
 8042d82:	460b      	mov	r3, r1
 8042d84:	da2f      	bge.n	8042de6 <__ieee754_pow+0x996>
 8042d86:	4650      	mov	r0, sl
 8042d88:	ec43 2b10 	vmov	d0, r2, r3
 8042d8c:	f000 f9c0 	bl	8043110 <scalbn>
 8042d90:	ec51 0b10 	vmov	r0, r1, d0
 8042d94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8042d98:	f7ff bbf1 	b.w	804257e <__ieee754_pow+0x12e>
 8042d9c:	4b2f      	ldr	r3, [pc, #188]	; (8042e5c <__ieee754_pow+0xa0c>)
 8042d9e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8042da2:	429e      	cmp	r6, r3
 8042da4:	f77f af0c 	ble.w	8042bc0 <__ieee754_pow+0x770>
 8042da8:	4b2d      	ldr	r3, [pc, #180]	; (8042e60 <__ieee754_pow+0xa10>)
 8042daa:	440b      	add	r3, r1
 8042dac:	4303      	orrs	r3, r0
 8042dae:	d00b      	beq.n	8042dc8 <__ieee754_pow+0x978>
 8042db0:	a325      	add	r3, pc, #148	; (adr r3, 8042e48 <__ieee754_pow+0x9f8>)
 8042db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042db6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8042dba:	f7dd fc55 	bl	8020668 <__aeabi_dmul>
 8042dbe:	a322      	add	r3, pc, #136	; (adr r3, 8042e48 <__ieee754_pow+0x9f8>)
 8042dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042dc4:	f7ff bbdb 	b.w	804257e <__ieee754_pow+0x12e>
 8042dc8:	4622      	mov	r2, r4
 8042dca:	462b      	mov	r3, r5
 8042dcc:	f7dd fa94 	bl	80202f8 <__aeabi_dsub>
 8042dd0:	4642      	mov	r2, r8
 8042dd2:	464b      	mov	r3, r9
 8042dd4:	f7dd fece 	bl	8020b74 <__aeabi_dcmpge>
 8042dd8:	2800      	cmp	r0, #0
 8042dda:	f43f aef1 	beq.w	8042bc0 <__ieee754_pow+0x770>
 8042dde:	e7e7      	b.n	8042db0 <__ieee754_pow+0x960>
 8042de0:	f04f 0a00 	mov.w	sl, #0
 8042de4:	e718      	b.n	8042c18 <__ieee754_pow+0x7c8>
 8042de6:	4621      	mov	r1, r4
 8042de8:	e7d4      	b.n	8042d94 <__ieee754_pow+0x944>
 8042dea:	2000      	movs	r0, #0
 8042dec:	491a      	ldr	r1, [pc, #104]	; (8042e58 <__ieee754_pow+0xa08>)
 8042dee:	f7ff bb8f 	b.w	8042510 <__ieee754_pow+0xc0>
 8042df2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8042df6:	f7ff bb8b 	b.w	8042510 <__ieee754_pow+0xc0>
 8042dfa:	4630      	mov	r0, r6
 8042dfc:	4639      	mov	r1, r7
 8042dfe:	f7ff bb87 	b.w	8042510 <__ieee754_pow+0xc0>
 8042e02:	4693      	mov	fp, r2
 8042e04:	f7ff bb98 	b.w	8042538 <__ieee754_pow+0xe8>
 8042e08:	00000000 	.word	0x00000000
 8042e0c:	3fe62e43 	.word	0x3fe62e43
 8042e10:	fefa39ef 	.word	0xfefa39ef
 8042e14:	3fe62e42 	.word	0x3fe62e42
 8042e18:	0ca86c39 	.word	0x0ca86c39
 8042e1c:	be205c61 	.word	0xbe205c61
 8042e20:	72bea4d0 	.word	0x72bea4d0
 8042e24:	3e663769 	.word	0x3e663769
 8042e28:	c5d26bf1 	.word	0xc5d26bf1
 8042e2c:	3ebbbd41 	.word	0x3ebbbd41
 8042e30:	af25de2c 	.word	0xaf25de2c
 8042e34:	3f11566a 	.word	0x3f11566a
 8042e38:	16bebd93 	.word	0x16bebd93
 8042e3c:	3f66c16c 	.word	0x3f66c16c
 8042e40:	5555553e 	.word	0x5555553e
 8042e44:	3fc55555 	.word	0x3fc55555
 8042e48:	c2f8f359 	.word	0xc2f8f359
 8042e4c:	01a56e1f 	.word	0x01a56e1f
 8042e50:	3fe00000 	.word	0x3fe00000
 8042e54:	000fffff 	.word	0x000fffff
 8042e58:	3ff00000 	.word	0x3ff00000
 8042e5c:	4090cbff 	.word	0x4090cbff
 8042e60:	3f6f3400 	.word	0x3f6f3400
 8042e64:	652b82fe 	.word	0x652b82fe
 8042e68:	3c971547 	.word	0x3c971547

08042e6c <__ieee754_sqrt>:
 8042e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8042e70:	4955      	ldr	r1, [pc, #340]	; (8042fc8 <__ieee754_sqrt+0x15c>)
 8042e72:	ec55 4b10 	vmov	r4, r5, d0
 8042e76:	43a9      	bics	r1, r5
 8042e78:	462b      	mov	r3, r5
 8042e7a:	462a      	mov	r2, r5
 8042e7c:	d112      	bne.n	8042ea4 <__ieee754_sqrt+0x38>
 8042e7e:	ee10 2a10 	vmov	r2, s0
 8042e82:	ee10 0a10 	vmov	r0, s0
 8042e86:	4629      	mov	r1, r5
 8042e88:	f7dd fbee 	bl	8020668 <__aeabi_dmul>
 8042e8c:	4602      	mov	r2, r0
 8042e8e:	460b      	mov	r3, r1
 8042e90:	4620      	mov	r0, r4
 8042e92:	4629      	mov	r1, r5
 8042e94:	f7dd fa32 	bl	80202fc <__adddf3>
 8042e98:	4604      	mov	r4, r0
 8042e9a:	460d      	mov	r5, r1
 8042e9c:	ec45 4b10 	vmov	d0, r4, r5
 8042ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8042ea4:	2d00      	cmp	r5, #0
 8042ea6:	ee10 0a10 	vmov	r0, s0
 8042eaa:	4621      	mov	r1, r4
 8042eac:	dc0f      	bgt.n	8042ece <__ieee754_sqrt+0x62>
 8042eae:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8042eb2:	4330      	orrs	r0, r6
 8042eb4:	d0f2      	beq.n	8042e9c <__ieee754_sqrt+0x30>
 8042eb6:	b155      	cbz	r5, 8042ece <__ieee754_sqrt+0x62>
 8042eb8:	ee10 2a10 	vmov	r2, s0
 8042ebc:	4620      	mov	r0, r4
 8042ebe:	4629      	mov	r1, r5
 8042ec0:	f7dd fa1a 	bl	80202f8 <__aeabi_dsub>
 8042ec4:	4602      	mov	r2, r0
 8042ec6:	460b      	mov	r3, r1
 8042ec8:	f7dd fcf8 	bl	80208bc <__aeabi_ddiv>
 8042ecc:	e7e4      	b.n	8042e98 <__ieee754_sqrt+0x2c>
 8042ece:	151b      	asrs	r3, r3, #20
 8042ed0:	d073      	beq.n	8042fba <__ieee754_sqrt+0x14e>
 8042ed2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8042ed6:	07dd      	lsls	r5, r3, #31
 8042ed8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8042edc:	bf48      	it	mi
 8042ede:	0fc8      	lsrmi	r0, r1, #31
 8042ee0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8042ee4:	bf44      	itt	mi
 8042ee6:	0049      	lslmi	r1, r1, #1
 8042ee8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8042eec:	2500      	movs	r5, #0
 8042eee:	1058      	asrs	r0, r3, #1
 8042ef0:	0fcb      	lsrs	r3, r1, #31
 8042ef2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8042ef6:	0049      	lsls	r1, r1, #1
 8042ef8:	2316      	movs	r3, #22
 8042efa:	462c      	mov	r4, r5
 8042efc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8042f00:	19a7      	adds	r7, r4, r6
 8042f02:	4297      	cmp	r7, r2
 8042f04:	bfde      	ittt	le
 8042f06:	19bc      	addle	r4, r7, r6
 8042f08:	1bd2      	suble	r2, r2, r7
 8042f0a:	19ad      	addle	r5, r5, r6
 8042f0c:	0fcf      	lsrs	r7, r1, #31
 8042f0e:	3b01      	subs	r3, #1
 8042f10:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8042f14:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8042f18:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8042f1c:	d1f0      	bne.n	8042f00 <__ieee754_sqrt+0x94>
 8042f1e:	f04f 0c20 	mov.w	ip, #32
 8042f22:	469e      	mov	lr, r3
 8042f24:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8042f28:	42a2      	cmp	r2, r4
 8042f2a:	eb06 070e 	add.w	r7, r6, lr
 8042f2e:	dc02      	bgt.n	8042f36 <__ieee754_sqrt+0xca>
 8042f30:	d112      	bne.n	8042f58 <__ieee754_sqrt+0xec>
 8042f32:	428f      	cmp	r7, r1
 8042f34:	d810      	bhi.n	8042f58 <__ieee754_sqrt+0xec>
 8042f36:	2f00      	cmp	r7, #0
 8042f38:	eb07 0e06 	add.w	lr, r7, r6
 8042f3c:	da42      	bge.n	8042fc4 <__ieee754_sqrt+0x158>
 8042f3e:	f1be 0f00 	cmp.w	lr, #0
 8042f42:	db3f      	blt.n	8042fc4 <__ieee754_sqrt+0x158>
 8042f44:	f104 0801 	add.w	r8, r4, #1
 8042f48:	1b12      	subs	r2, r2, r4
 8042f4a:	428f      	cmp	r7, r1
 8042f4c:	bf88      	it	hi
 8042f4e:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8042f52:	1bc9      	subs	r1, r1, r7
 8042f54:	4433      	add	r3, r6
 8042f56:	4644      	mov	r4, r8
 8042f58:	0052      	lsls	r2, r2, #1
 8042f5a:	f1bc 0c01 	subs.w	ip, ip, #1
 8042f5e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8042f62:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8042f66:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8042f6a:	d1dd      	bne.n	8042f28 <__ieee754_sqrt+0xbc>
 8042f6c:	430a      	orrs	r2, r1
 8042f6e:	d006      	beq.n	8042f7e <__ieee754_sqrt+0x112>
 8042f70:	1c5c      	adds	r4, r3, #1
 8042f72:	bf13      	iteet	ne
 8042f74:	3301      	addne	r3, #1
 8042f76:	3501      	addeq	r5, #1
 8042f78:	4663      	moveq	r3, ip
 8042f7a:	f023 0301 	bicne.w	r3, r3, #1
 8042f7e:	106a      	asrs	r2, r5, #1
 8042f80:	085b      	lsrs	r3, r3, #1
 8042f82:	07e9      	lsls	r1, r5, #31
 8042f84:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8042f88:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8042f8c:	bf48      	it	mi
 8042f8e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8042f92:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8042f96:	461c      	mov	r4, r3
 8042f98:	e780      	b.n	8042e9c <__ieee754_sqrt+0x30>
 8042f9a:	0aca      	lsrs	r2, r1, #11
 8042f9c:	3815      	subs	r0, #21
 8042f9e:	0549      	lsls	r1, r1, #21
 8042fa0:	2a00      	cmp	r2, #0
 8042fa2:	d0fa      	beq.n	8042f9a <__ieee754_sqrt+0x12e>
 8042fa4:	02d6      	lsls	r6, r2, #11
 8042fa6:	d50a      	bpl.n	8042fbe <__ieee754_sqrt+0x152>
 8042fa8:	f1c3 0420 	rsb	r4, r3, #32
 8042fac:	fa21 f404 	lsr.w	r4, r1, r4
 8042fb0:	1e5d      	subs	r5, r3, #1
 8042fb2:	4099      	lsls	r1, r3
 8042fb4:	4322      	orrs	r2, r4
 8042fb6:	1b43      	subs	r3, r0, r5
 8042fb8:	e78b      	b.n	8042ed2 <__ieee754_sqrt+0x66>
 8042fba:	4618      	mov	r0, r3
 8042fbc:	e7f0      	b.n	8042fa0 <__ieee754_sqrt+0x134>
 8042fbe:	0052      	lsls	r2, r2, #1
 8042fc0:	3301      	adds	r3, #1
 8042fc2:	e7ef      	b.n	8042fa4 <__ieee754_sqrt+0x138>
 8042fc4:	46a0      	mov	r8, r4
 8042fc6:	e7bf      	b.n	8042f48 <__ieee754_sqrt+0xdc>
 8042fc8:	7ff00000 	.word	0x7ff00000

08042fcc <fabs>:
 8042fcc:	ec51 0b10 	vmov	r0, r1, d0
 8042fd0:	ee10 2a10 	vmov	r2, s0
 8042fd4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8042fd8:	ec43 2b10 	vmov	d0, r2, r3
 8042fdc:	4770      	bx	lr

08042fde <finite>:
 8042fde:	ee10 3a90 	vmov	r3, s1
 8042fe2:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8042fe6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8042fea:	0fc0      	lsrs	r0, r0, #31
 8042fec:	4770      	bx	lr

08042fee <matherr>:
 8042fee:	2000      	movs	r0, #0
 8042ff0:	4770      	bx	lr
 8042ff2:	0000      	movs	r0, r0
 8042ff4:	0000      	movs	r0, r0
	...

08042ff8 <nan>:
 8042ff8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8043000 <nan+0x8>
 8042ffc:	4770      	bx	lr
 8042ffe:	bf00      	nop
 8043000:	00000000 	.word	0x00000000
 8043004:	7ff80000 	.word	0x7ff80000

08043008 <rint>:
 8043008:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 804300a:	ec51 0b10 	vmov	r0, r1, d0
 804300e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8043012:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8043016:	2e13      	cmp	r6, #19
 8043018:	460b      	mov	r3, r1
 804301a:	ee10 4a10 	vmov	r4, s0
 804301e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8043022:	dc56      	bgt.n	80430d2 <rint+0xca>
 8043024:	2e00      	cmp	r6, #0
 8043026:	da2b      	bge.n	8043080 <rint+0x78>
 8043028:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 804302c:	4302      	orrs	r2, r0
 804302e:	d023      	beq.n	8043078 <rint+0x70>
 8043030:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8043034:	4302      	orrs	r2, r0
 8043036:	4254      	negs	r4, r2
 8043038:	4314      	orrs	r4, r2
 804303a:	0c4b      	lsrs	r3, r1, #17
 804303c:	0b24      	lsrs	r4, r4, #12
 804303e:	045b      	lsls	r3, r3, #17
 8043040:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8043044:	ea44 0103 	orr.w	r1, r4, r3
 8043048:	460b      	mov	r3, r1
 804304a:	492f      	ldr	r1, [pc, #188]	; (8043108 <rint+0x100>)
 804304c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8043050:	e9d1 6700 	ldrd	r6, r7, [r1]
 8043054:	4602      	mov	r2, r0
 8043056:	4639      	mov	r1, r7
 8043058:	4630      	mov	r0, r6
 804305a:	f7dd f94f 	bl	80202fc <__adddf3>
 804305e:	e9cd 0100 	strd	r0, r1, [sp]
 8043062:	463b      	mov	r3, r7
 8043064:	4632      	mov	r2, r6
 8043066:	e9dd 0100 	ldrd	r0, r1, [sp]
 804306a:	f7dd f945 	bl	80202f8 <__aeabi_dsub>
 804306e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8043072:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8043076:	4639      	mov	r1, r7
 8043078:	ec41 0b10 	vmov	d0, r0, r1
 804307c:	b003      	add	sp, #12
 804307e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8043080:	4a22      	ldr	r2, [pc, #136]	; (804310c <rint+0x104>)
 8043082:	4132      	asrs	r2, r6
 8043084:	ea01 0702 	and.w	r7, r1, r2
 8043088:	4307      	orrs	r7, r0
 804308a:	d0f5      	beq.n	8043078 <rint+0x70>
 804308c:	0852      	lsrs	r2, r2, #1
 804308e:	4011      	ands	r1, r2
 8043090:	430c      	orrs	r4, r1
 8043092:	d00b      	beq.n	80430ac <rint+0xa4>
 8043094:	ea23 0202 	bic.w	r2, r3, r2
 8043098:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 804309c:	2e13      	cmp	r6, #19
 804309e:	fa43 f306 	asr.w	r3, r3, r6
 80430a2:	bf0c      	ite	eq
 80430a4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80430a8:	2400      	movne	r4, #0
 80430aa:	4313      	orrs	r3, r2
 80430ac:	4916      	ldr	r1, [pc, #88]	; (8043108 <rint+0x100>)
 80430ae:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80430b2:	4622      	mov	r2, r4
 80430b4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80430b8:	4620      	mov	r0, r4
 80430ba:	4629      	mov	r1, r5
 80430bc:	f7dd f91e 	bl	80202fc <__adddf3>
 80430c0:	e9cd 0100 	strd	r0, r1, [sp]
 80430c4:	4622      	mov	r2, r4
 80430c6:	462b      	mov	r3, r5
 80430c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80430cc:	f7dd f914 	bl	80202f8 <__aeabi_dsub>
 80430d0:	e7d2      	b.n	8043078 <rint+0x70>
 80430d2:	2e33      	cmp	r6, #51	; 0x33
 80430d4:	dd07      	ble.n	80430e6 <rint+0xde>
 80430d6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80430da:	d1cd      	bne.n	8043078 <rint+0x70>
 80430dc:	ee10 2a10 	vmov	r2, s0
 80430e0:	f7dd f90c 	bl	80202fc <__adddf3>
 80430e4:	e7c8      	b.n	8043078 <rint+0x70>
 80430e6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 80430ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80430ee:	40f2      	lsrs	r2, r6
 80430f0:	4210      	tst	r0, r2
 80430f2:	d0c1      	beq.n	8043078 <rint+0x70>
 80430f4:	0852      	lsrs	r2, r2, #1
 80430f6:	4210      	tst	r0, r2
 80430f8:	bf1f      	itttt	ne
 80430fa:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80430fe:	ea20 0202 	bicne.w	r2, r0, r2
 8043102:	4134      	asrne	r4, r6
 8043104:	4314      	orrne	r4, r2
 8043106:	e7d1      	b.n	80430ac <rint+0xa4>
 8043108:	080566c8 	.word	0x080566c8
 804310c:	000fffff 	.word	0x000fffff

08043110 <scalbn>:
 8043110:	b570      	push	{r4, r5, r6, lr}
 8043112:	ec55 4b10 	vmov	r4, r5, d0
 8043116:	f3c5 520a 	ubfx	r2, r5, #20, #11
 804311a:	4606      	mov	r6, r0
 804311c:	462b      	mov	r3, r5
 804311e:	b9aa      	cbnz	r2, 804314c <scalbn+0x3c>
 8043120:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8043124:	4323      	orrs	r3, r4
 8043126:	d03b      	beq.n	80431a0 <scalbn+0x90>
 8043128:	4b31      	ldr	r3, [pc, #196]	; (80431f0 <scalbn+0xe0>)
 804312a:	4629      	mov	r1, r5
 804312c:	2200      	movs	r2, #0
 804312e:	ee10 0a10 	vmov	r0, s0
 8043132:	f7dd fa99 	bl	8020668 <__aeabi_dmul>
 8043136:	4b2f      	ldr	r3, [pc, #188]	; (80431f4 <scalbn+0xe4>)
 8043138:	429e      	cmp	r6, r3
 804313a:	4604      	mov	r4, r0
 804313c:	460d      	mov	r5, r1
 804313e:	da12      	bge.n	8043166 <scalbn+0x56>
 8043140:	a327      	add	r3, pc, #156	; (adr r3, 80431e0 <scalbn+0xd0>)
 8043142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043146:	f7dd fa8f 	bl	8020668 <__aeabi_dmul>
 804314a:	e009      	b.n	8043160 <scalbn+0x50>
 804314c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8043150:	428a      	cmp	r2, r1
 8043152:	d10c      	bne.n	804316e <scalbn+0x5e>
 8043154:	ee10 2a10 	vmov	r2, s0
 8043158:	4620      	mov	r0, r4
 804315a:	4629      	mov	r1, r5
 804315c:	f7dd f8ce 	bl	80202fc <__adddf3>
 8043160:	4604      	mov	r4, r0
 8043162:	460d      	mov	r5, r1
 8043164:	e01c      	b.n	80431a0 <scalbn+0x90>
 8043166:	f3c1 520a 	ubfx	r2, r1, #20, #11
 804316a:	460b      	mov	r3, r1
 804316c:	3a36      	subs	r2, #54	; 0x36
 804316e:	4432      	add	r2, r6
 8043170:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8043174:	428a      	cmp	r2, r1
 8043176:	dd0b      	ble.n	8043190 <scalbn+0x80>
 8043178:	ec45 4b11 	vmov	d1, r4, r5
 804317c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80431e8 <scalbn+0xd8>
 8043180:	f000 f9f0 	bl	8043564 <copysign>
 8043184:	a318      	add	r3, pc, #96	; (adr r3, 80431e8 <scalbn+0xd8>)
 8043186:	e9d3 2300 	ldrd	r2, r3, [r3]
 804318a:	ec51 0b10 	vmov	r0, r1, d0
 804318e:	e7da      	b.n	8043146 <scalbn+0x36>
 8043190:	2a00      	cmp	r2, #0
 8043192:	dd08      	ble.n	80431a6 <scalbn+0x96>
 8043194:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8043198:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 804319c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80431a0:	ec45 4b10 	vmov	d0, r4, r5
 80431a4:	bd70      	pop	{r4, r5, r6, pc}
 80431a6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80431aa:	da0d      	bge.n	80431c8 <scalbn+0xb8>
 80431ac:	f24c 3350 	movw	r3, #50000	; 0xc350
 80431b0:	429e      	cmp	r6, r3
 80431b2:	ec45 4b11 	vmov	d1, r4, r5
 80431b6:	dce1      	bgt.n	804317c <scalbn+0x6c>
 80431b8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80431e0 <scalbn+0xd0>
 80431bc:	f000 f9d2 	bl	8043564 <copysign>
 80431c0:	a307      	add	r3, pc, #28	; (adr r3, 80431e0 <scalbn+0xd0>)
 80431c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80431c6:	e7e0      	b.n	804318a <scalbn+0x7a>
 80431c8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80431cc:	3236      	adds	r2, #54	; 0x36
 80431ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80431d2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80431d6:	4620      	mov	r0, r4
 80431d8:	4629      	mov	r1, r5
 80431da:	2200      	movs	r2, #0
 80431dc:	4b06      	ldr	r3, [pc, #24]	; (80431f8 <scalbn+0xe8>)
 80431de:	e7b2      	b.n	8043146 <scalbn+0x36>
 80431e0:	c2f8f359 	.word	0xc2f8f359
 80431e4:	01a56e1f 	.word	0x01a56e1f
 80431e8:	8800759c 	.word	0x8800759c
 80431ec:	7e37e43c 	.word	0x7e37e43c
 80431f0:	43500000 	.word	0x43500000
 80431f4:	ffff3cb0 	.word	0xffff3cb0
 80431f8:	3c900000 	.word	0x3c900000
 80431fc:	00000000 	.word	0x00000000

08043200 <__ieee754_log>:
 8043200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8043204:	ec51 0b10 	vmov	r0, r1, d0
 8043208:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 804320c:	b087      	sub	sp, #28
 804320e:	460d      	mov	r5, r1
 8043210:	da27      	bge.n	8043262 <__ieee754_log+0x62>
 8043212:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8043216:	4303      	orrs	r3, r0
 8043218:	ee10 2a10 	vmov	r2, s0
 804321c:	d10a      	bne.n	8043234 <__ieee754_log+0x34>
 804321e:	49cc      	ldr	r1, [pc, #816]	; (8043550 <__ieee754_log+0x350>)
 8043220:	2200      	movs	r2, #0
 8043222:	2300      	movs	r3, #0
 8043224:	2000      	movs	r0, #0
 8043226:	f7dd fb49 	bl	80208bc <__aeabi_ddiv>
 804322a:	ec41 0b10 	vmov	d0, r0, r1
 804322e:	b007      	add	sp, #28
 8043230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8043234:	2900      	cmp	r1, #0
 8043236:	da05      	bge.n	8043244 <__ieee754_log+0x44>
 8043238:	460b      	mov	r3, r1
 804323a:	f7dd f85d 	bl	80202f8 <__aeabi_dsub>
 804323e:	2200      	movs	r2, #0
 8043240:	2300      	movs	r3, #0
 8043242:	e7f0      	b.n	8043226 <__ieee754_log+0x26>
 8043244:	4bc3      	ldr	r3, [pc, #780]	; (8043554 <__ieee754_log+0x354>)
 8043246:	2200      	movs	r2, #0
 8043248:	f7dd fa0e 	bl	8020668 <__aeabi_dmul>
 804324c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8043250:	460d      	mov	r5, r1
 8043252:	4ac1      	ldr	r2, [pc, #772]	; (8043558 <__ieee754_log+0x358>)
 8043254:	4295      	cmp	r5, r2
 8043256:	dd06      	ble.n	8043266 <__ieee754_log+0x66>
 8043258:	4602      	mov	r2, r0
 804325a:	460b      	mov	r3, r1
 804325c:	f7dd f84e 	bl	80202fc <__adddf3>
 8043260:	e7e3      	b.n	804322a <__ieee754_log+0x2a>
 8043262:	2300      	movs	r3, #0
 8043264:	e7f5      	b.n	8043252 <__ieee754_log+0x52>
 8043266:	152c      	asrs	r4, r5, #20
 8043268:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 804326c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8043270:	441c      	add	r4, r3
 8043272:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8043276:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 804327a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 804327e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8043282:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8043286:	ea42 0105 	orr.w	r1, r2, r5
 804328a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 804328e:	2200      	movs	r2, #0
 8043290:	4bb2      	ldr	r3, [pc, #712]	; (804355c <__ieee754_log+0x35c>)
 8043292:	f7dd f831 	bl	80202f8 <__aeabi_dsub>
 8043296:	1cab      	adds	r3, r5, #2
 8043298:	f3c3 0313 	ubfx	r3, r3, #0, #20
 804329c:	2b02      	cmp	r3, #2
 804329e:	4682      	mov	sl, r0
 80432a0:	468b      	mov	fp, r1
 80432a2:	f04f 0200 	mov.w	r2, #0
 80432a6:	dc53      	bgt.n	8043350 <__ieee754_log+0x150>
 80432a8:	2300      	movs	r3, #0
 80432aa:	f7dd fc45 	bl	8020b38 <__aeabi_dcmpeq>
 80432ae:	b1d0      	cbz	r0, 80432e6 <__ieee754_log+0xe6>
 80432b0:	2c00      	cmp	r4, #0
 80432b2:	f000 8120 	beq.w	80434f6 <__ieee754_log+0x2f6>
 80432b6:	4620      	mov	r0, r4
 80432b8:	f7dd f96c 	bl	8020594 <__aeabi_i2d>
 80432bc:	a390      	add	r3, pc, #576	; (adr r3, 8043500 <__ieee754_log+0x300>)
 80432be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80432c2:	4606      	mov	r6, r0
 80432c4:	460f      	mov	r7, r1
 80432c6:	f7dd f9cf 	bl	8020668 <__aeabi_dmul>
 80432ca:	a38f      	add	r3, pc, #572	; (adr r3, 8043508 <__ieee754_log+0x308>)
 80432cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80432d0:	4604      	mov	r4, r0
 80432d2:	460d      	mov	r5, r1
 80432d4:	4630      	mov	r0, r6
 80432d6:	4639      	mov	r1, r7
 80432d8:	f7dd f9c6 	bl	8020668 <__aeabi_dmul>
 80432dc:	4602      	mov	r2, r0
 80432de:	460b      	mov	r3, r1
 80432e0:	4620      	mov	r0, r4
 80432e2:	4629      	mov	r1, r5
 80432e4:	e7ba      	b.n	804325c <__ieee754_log+0x5c>
 80432e6:	a38a      	add	r3, pc, #552	; (adr r3, 8043510 <__ieee754_log+0x310>)
 80432e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80432ec:	4650      	mov	r0, sl
 80432ee:	4659      	mov	r1, fp
 80432f0:	f7dd f9ba 	bl	8020668 <__aeabi_dmul>
 80432f4:	4602      	mov	r2, r0
 80432f6:	460b      	mov	r3, r1
 80432f8:	2000      	movs	r0, #0
 80432fa:	4999      	ldr	r1, [pc, #612]	; (8043560 <__ieee754_log+0x360>)
 80432fc:	f7dc fffc 	bl	80202f8 <__aeabi_dsub>
 8043300:	4652      	mov	r2, sl
 8043302:	4606      	mov	r6, r0
 8043304:	460f      	mov	r7, r1
 8043306:	465b      	mov	r3, fp
 8043308:	4650      	mov	r0, sl
 804330a:	4659      	mov	r1, fp
 804330c:	f7dd f9ac 	bl	8020668 <__aeabi_dmul>
 8043310:	4602      	mov	r2, r0
 8043312:	460b      	mov	r3, r1
 8043314:	4630      	mov	r0, r6
 8043316:	4639      	mov	r1, r7
 8043318:	f7dd f9a6 	bl	8020668 <__aeabi_dmul>
 804331c:	4606      	mov	r6, r0
 804331e:	460f      	mov	r7, r1
 8043320:	b914      	cbnz	r4, 8043328 <__ieee754_log+0x128>
 8043322:	4632      	mov	r2, r6
 8043324:	463b      	mov	r3, r7
 8043326:	e0a0      	b.n	804346a <__ieee754_log+0x26a>
 8043328:	4620      	mov	r0, r4
 804332a:	f7dd f933 	bl	8020594 <__aeabi_i2d>
 804332e:	a374      	add	r3, pc, #464	; (adr r3, 8043500 <__ieee754_log+0x300>)
 8043330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043334:	4680      	mov	r8, r0
 8043336:	4689      	mov	r9, r1
 8043338:	f7dd f996 	bl	8020668 <__aeabi_dmul>
 804333c:	a372      	add	r3, pc, #456	; (adr r3, 8043508 <__ieee754_log+0x308>)
 804333e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043342:	4604      	mov	r4, r0
 8043344:	460d      	mov	r5, r1
 8043346:	4640      	mov	r0, r8
 8043348:	4649      	mov	r1, r9
 804334a:	f7dd f98d 	bl	8020668 <__aeabi_dmul>
 804334e:	e0a5      	b.n	804349c <__ieee754_log+0x29c>
 8043350:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8043354:	f7dc ffd2 	bl	80202fc <__adddf3>
 8043358:	4602      	mov	r2, r0
 804335a:	460b      	mov	r3, r1
 804335c:	4650      	mov	r0, sl
 804335e:	4659      	mov	r1, fp
 8043360:	f7dd faac 	bl	80208bc <__aeabi_ddiv>
 8043364:	e9cd 0100 	strd	r0, r1, [sp]
 8043368:	4620      	mov	r0, r4
 804336a:	f7dd f913 	bl	8020594 <__aeabi_i2d>
 804336e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8043372:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8043376:	4610      	mov	r0, r2
 8043378:	4619      	mov	r1, r3
 804337a:	f7dd f975 	bl	8020668 <__aeabi_dmul>
 804337e:	4602      	mov	r2, r0
 8043380:	460b      	mov	r3, r1
 8043382:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8043386:	f7dd f96f 	bl	8020668 <__aeabi_dmul>
 804338a:	a363      	add	r3, pc, #396	; (adr r3, 8043518 <__ieee754_log+0x318>)
 804338c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043390:	4680      	mov	r8, r0
 8043392:	4689      	mov	r9, r1
 8043394:	f7dd f968 	bl	8020668 <__aeabi_dmul>
 8043398:	a361      	add	r3, pc, #388	; (adr r3, 8043520 <__ieee754_log+0x320>)
 804339a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804339e:	f7dc ffad 	bl	80202fc <__adddf3>
 80433a2:	4642      	mov	r2, r8
 80433a4:	464b      	mov	r3, r9
 80433a6:	f7dd f95f 	bl	8020668 <__aeabi_dmul>
 80433aa:	a35f      	add	r3, pc, #380	; (adr r3, 8043528 <__ieee754_log+0x328>)
 80433ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80433b0:	f7dc ffa4 	bl	80202fc <__adddf3>
 80433b4:	4642      	mov	r2, r8
 80433b6:	464b      	mov	r3, r9
 80433b8:	f7dd f956 	bl	8020668 <__aeabi_dmul>
 80433bc:	a35c      	add	r3, pc, #368	; (adr r3, 8043530 <__ieee754_log+0x330>)
 80433be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80433c2:	f7dc ff9b 	bl	80202fc <__adddf3>
 80433c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80433ca:	f7dd f94d 	bl	8020668 <__aeabi_dmul>
 80433ce:	a35a      	add	r3, pc, #360	; (adr r3, 8043538 <__ieee754_log+0x338>)
 80433d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80433d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80433d8:	4640      	mov	r0, r8
 80433da:	4649      	mov	r1, r9
 80433dc:	f7dd f944 	bl	8020668 <__aeabi_dmul>
 80433e0:	a357      	add	r3, pc, #348	; (adr r3, 8043540 <__ieee754_log+0x340>)
 80433e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80433e6:	f7dc ff89 	bl	80202fc <__adddf3>
 80433ea:	4642      	mov	r2, r8
 80433ec:	464b      	mov	r3, r9
 80433ee:	f7dd f93b 	bl	8020668 <__aeabi_dmul>
 80433f2:	a355      	add	r3, pc, #340	; (adr r3, 8043548 <__ieee754_log+0x348>)
 80433f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80433f8:	f7dc ff80 	bl	80202fc <__adddf3>
 80433fc:	4642      	mov	r2, r8
 80433fe:	464b      	mov	r3, r9
 8043400:	f7dd f932 	bl	8020668 <__aeabi_dmul>
 8043404:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 8043408:	4602      	mov	r2, r0
 804340a:	460b      	mov	r3, r1
 804340c:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8043410:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8043414:	f7dc ff72 	bl	80202fc <__adddf3>
 8043418:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 804341c:	3551      	adds	r5, #81	; 0x51
 804341e:	4335      	orrs	r5, r6
 8043420:	2d00      	cmp	r5, #0
 8043422:	4680      	mov	r8, r0
 8043424:	4689      	mov	r9, r1
 8043426:	dd48      	ble.n	80434ba <__ieee754_log+0x2ba>
 8043428:	2200      	movs	r2, #0
 804342a:	4b4d      	ldr	r3, [pc, #308]	; (8043560 <__ieee754_log+0x360>)
 804342c:	4650      	mov	r0, sl
 804342e:	4659      	mov	r1, fp
 8043430:	f7dd f91a 	bl	8020668 <__aeabi_dmul>
 8043434:	4652      	mov	r2, sl
 8043436:	465b      	mov	r3, fp
 8043438:	f7dd f916 	bl	8020668 <__aeabi_dmul>
 804343c:	4602      	mov	r2, r0
 804343e:	460b      	mov	r3, r1
 8043440:	4606      	mov	r6, r0
 8043442:	460f      	mov	r7, r1
 8043444:	4640      	mov	r0, r8
 8043446:	4649      	mov	r1, r9
 8043448:	f7dc ff58 	bl	80202fc <__adddf3>
 804344c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8043450:	f7dd f90a 	bl	8020668 <__aeabi_dmul>
 8043454:	4680      	mov	r8, r0
 8043456:	4689      	mov	r9, r1
 8043458:	b964      	cbnz	r4, 8043474 <__ieee754_log+0x274>
 804345a:	4602      	mov	r2, r0
 804345c:	460b      	mov	r3, r1
 804345e:	4630      	mov	r0, r6
 8043460:	4639      	mov	r1, r7
 8043462:	f7dc ff49 	bl	80202f8 <__aeabi_dsub>
 8043466:	4602      	mov	r2, r0
 8043468:	460b      	mov	r3, r1
 804346a:	4650      	mov	r0, sl
 804346c:	4659      	mov	r1, fp
 804346e:	f7dc ff43 	bl	80202f8 <__aeabi_dsub>
 8043472:	e6da      	b.n	804322a <__ieee754_log+0x2a>
 8043474:	a322      	add	r3, pc, #136	; (adr r3, 8043500 <__ieee754_log+0x300>)
 8043476:	e9d3 2300 	ldrd	r2, r3, [r3]
 804347a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 804347e:	f7dd f8f3 	bl	8020668 <__aeabi_dmul>
 8043482:	a321      	add	r3, pc, #132	; (adr r3, 8043508 <__ieee754_log+0x308>)
 8043484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043488:	4604      	mov	r4, r0
 804348a:	460d      	mov	r5, r1
 804348c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8043490:	f7dd f8ea 	bl	8020668 <__aeabi_dmul>
 8043494:	4642      	mov	r2, r8
 8043496:	464b      	mov	r3, r9
 8043498:	f7dc ff30 	bl	80202fc <__adddf3>
 804349c:	4602      	mov	r2, r0
 804349e:	460b      	mov	r3, r1
 80434a0:	4630      	mov	r0, r6
 80434a2:	4639      	mov	r1, r7
 80434a4:	f7dc ff28 	bl	80202f8 <__aeabi_dsub>
 80434a8:	4652      	mov	r2, sl
 80434aa:	465b      	mov	r3, fp
 80434ac:	f7dc ff24 	bl	80202f8 <__aeabi_dsub>
 80434b0:	4602      	mov	r2, r0
 80434b2:	460b      	mov	r3, r1
 80434b4:	4620      	mov	r0, r4
 80434b6:	4629      	mov	r1, r5
 80434b8:	e7d9      	b.n	804346e <__ieee754_log+0x26e>
 80434ba:	4602      	mov	r2, r0
 80434bc:	460b      	mov	r3, r1
 80434be:	4650      	mov	r0, sl
 80434c0:	4659      	mov	r1, fp
 80434c2:	f7dc ff19 	bl	80202f8 <__aeabi_dsub>
 80434c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80434ca:	f7dd f8cd 	bl	8020668 <__aeabi_dmul>
 80434ce:	4606      	mov	r6, r0
 80434d0:	460f      	mov	r7, r1
 80434d2:	2c00      	cmp	r4, #0
 80434d4:	f43f af25 	beq.w	8043322 <__ieee754_log+0x122>
 80434d8:	a309      	add	r3, pc, #36	; (adr r3, 8043500 <__ieee754_log+0x300>)
 80434da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80434de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80434e2:	f7dd f8c1 	bl	8020668 <__aeabi_dmul>
 80434e6:	a308      	add	r3, pc, #32	; (adr r3, 8043508 <__ieee754_log+0x308>)
 80434e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80434ec:	4604      	mov	r4, r0
 80434ee:	460d      	mov	r5, r1
 80434f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80434f4:	e729      	b.n	804334a <__ieee754_log+0x14a>
 80434f6:	2000      	movs	r0, #0
 80434f8:	2100      	movs	r1, #0
 80434fa:	e696      	b.n	804322a <__ieee754_log+0x2a>
 80434fc:	f3af 8000 	nop.w
 8043500:	fee00000 	.word	0xfee00000
 8043504:	3fe62e42 	.word	0x3fe62e42
 8043508:	35793c76 	.word	0x35793c76
 804350c:	3dea39ef 	.word	0x3dea39ef
 8043510:	55555555 	.word	0x55555555
 8043514:	3fd55555 	.word	0x3fd55555
 8043518:	df3e5244 	.word	0xdf3e5244
 804351c:	3fc2f112 	.word	0x3fc2f112
 8043520:	96cb03de 	.word	0x96cb03de
 8043524:	3fc74664 	.word	0x3fc74664
 8043528:	94229359 	.word	0x94229359
 804352c:	3fd24924 	.word	0x3fd24924
 8043530:	55555593 	.word	0x55555593
 8043534:	3fe55555 	.word	0x3fe55555
 8043538:	d078c69f 	.word	0xd078c69f
 804353c:	3fc39a09 	.word	0x3fc39a09
 8043540:	1d8e78af 	.word	0x1d8e78af
 8043544:	3fcc71c5 	.word	0x3fcc71c5
 8043548:	9997fa04 	.word	0x9997fa04
 804354c:	3fd99999 	.word	0x3fd99999
 8043550:	c3500000 	.word	0xc3500000
 8043554:	43500000 	.word	0x43500000
 8043558:	7fefffff 	.word	0x7fefffff
 804355c:	3ff00000 	.word	0x3ff00000
 8043560:	3fe00000 	.word	0x3fe00000

08043564 <copysign>:
 8043564:	ec51 0b10 	vmov	r0, r1, d0
 8043568:	ee11 0a90 	vmov	r0, s3
 804356c:	ee10 2a10 	vmov	r2, s0
 8043570:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8043574:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8043578:	ea41 0300 	orr.w	r3, r1, r0
 804357c:	ec43 2b10 	vmov	d0, r2, r3
 8043580:	4770      	bx	lr
	...

08043584 <_init>:
 8043584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043586:	bf00      	nop
 8043588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 804358a:	bc08      	pop	{r3}
 804358c:	469e      	mov	lr, r3
 804358e:	4770      	bx	lr

08043590 <_fini>:
 8043590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043592:	bf00      	nop
 8043594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8043596:	bc08      	pop	{r3}
 8043598:	469e      	mov	lr, r3
 804359a:	4770      	bx	lr
