
*** Running vivado
    with args -log DebUART_blk_mem_gen_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DebUART_blk_mem_gen_1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source DebUART_blk_mem_gen_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 294.352 ; gain = 84.230
INFO: [Synth 8-638] synthesizing module 'DebUART_blk_mem_gen_1_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_blk_mem_gen_1_0/synth/DebUART_blk_mem_gen_1_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'DebUART_blk_mem_gen_1_0' (9#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_blk_mem_gen_1_0/synth/DebUART_blk_mem_gen_1_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 493.773 ; gain = 283.652
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:11 . Memory (MB): peak = 493.773 ; gain = 283.652
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 561.156 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:22 . Memory (MB): peak = 561.156 ; gain = 351.035
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:22 . Memory (MB): peak = 561.156 ; gain = 351.035
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:22 . Memory (MB): peak = 561.156 ; gain = 351.035
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:22 . Memory (MB): peak = 561.156 ; gain = 351.035
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:22 . Memory (MB): peak = 561.156 ; gain = 351.035
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:32 . Memory (MB): peak = 582.043 ; gain = 371.922
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:32 . Memory (MB): peak = 582.043 ; gain = 371.922
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:32 . Memory (MB): peak = 591.691 ; gain = 381.570
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 591.691 ; gain = 381.570
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 591.691 ; gain = 381.570
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 591.691 ; gain = 381.570
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 591.691 ; gain = 381.570
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 591.691 ; gain = 381.570
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 591.691 ; gain = 381.570

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 591.691 ; gain = 381.570
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:28 . Memory (MB): peak = 622.465 ; gain = 407.402
