<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <p>SmartTime Version 2021.2.0.11</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Wed Dec 29 23:37:17 2021 </p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>TOP</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>M2S010</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>-40 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.14 - 1.26 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
        </table>
        <p/>
        <p/>
        <h2>Coverage Summary</h2>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>         1718</td>
                <td>           48</td>
                <td>         1766</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>          222</td>
                <td>          380</td>
                <td>          602</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>           23</td>
                <td>           23</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>         1940</td>
                <td>          451</td>
                <td>         2391</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>         1718</td>
                <td>           48</td>
                <td>         1766</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>          222</td>
                <td>          380</td>
                <td>          602</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>           23</td>
                <td>           23</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>         1940</td>
                <td>          451</td>
                <td>         2391</td>
            </tr>
        </table>
        <h3>Clock domain: </h3>
        <p>FlashFreeze_SB_0/CCC_0/GL0</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>         1713</td>
                <td>           45</td>
                <td>         1758</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>          207</td>
                <td>          378</td>
                <td>          585</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>           15</td>
                <td>           15</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>         1920</td>
                <td>          438</td>
                <td>         2358</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>         1713</td>
                <td>           45</td>
                <td>         1758</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>          207</td>
                <td>          378</td>
                <td>          585</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>           15</td>
                <td>           15</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>         1920</td>
                <td>          438</td>
                <td>         2358</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p> - Max input delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>DATA_I[0]</li>
            <li>DATA_I[1]</li>
            <li>DATA_I[2]</li>
            <li>DATA_I[3]</li>
            <li>DATA_I[4]</li>
            <li>DATA_I[5]</li>
            <li>DATA_I[6]</li>
            <li>DATA_I[7]</li>
            <li>FF_Entry_SW</li>
            <li>H_REF_I</li>
            <li>PCLK_I</li>
            <li>RX</li>
            <li>V_SYNC_I</li>
        </ul>
        <p/>
        <p> - Min input delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>DATA_I[0]</li>
            <li>DATA_I[1]</li>
            <li>DATA_I[2]</li>
            <li>DATA_I[3]</li>
            <li>DATA_I[4]</li>
            <li>DATA_I[5]</li>
            <li>DATA_I[6]</li>
            <li>DATA_I[7]</li>
            <li>FF_Entry_SW</li>
            <li>H_REF_I</li>
            <li>PCLK_I</li>
            <li>RX</li>
            <li>V_SYNC_I</li>
        </ul>
        <p/>
        <p/>
        <p> - Max output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>CAM_PWDN_O</li>
            <li>INIT_DONE</li>
            <li>TX</li>
            <li>cs_o</li>
            <li>data_o[0]</li>
            <li>data_o[1]</li>
            <li>data_o[2]</li>
            <li>data_o[3]</li>
            <li>data_o[4]</li>
            <li>data_o[5]</li>
            <li>data_o[6]</li>
            <li>data_o[7]</li>
            <li>rd_o</li>
            <li>rs_o</li>
            <li>wr_o</li>
        </ul>
        <p/>
        <p> - Min output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>CAM_PWDN_O</li>
            <li>INIT_DONE</li>
            <li>TX</li>
            <li>cs_o</li>
            <li>data_o[0]</li>
            <li>data_o[1]</li>
            <li>data_o[2]</li>
            <li>data_o[3]</li>
            <li>data_o[4]</li>
            <li>data_o[5]</li>
            <li>data_o[6]</li>
            <li>data_o[7]</li>
            <li>rd_o</li>
            <li>rs_o</li>
            <li>wr_o</li>
        </ul>
        <p/>
        <p/>
        <p> - Setup unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>CAMERA_PWDN_GEN/cam_pwdn_o:D</li>
            <li>FlashFreeze_SB_0/FlashFreeze_SB_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO1A_F2H_GPIN</li>
            <li>UART_interface_0/COREUART_C0_0/COREUART_C0_0/CUARTO01/CUARTI1Il[2]:D</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[0]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[10]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[11]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[12]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[13]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[14]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[15]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[16]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[17]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[1]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[2]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[3]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[4]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[5]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[6]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[7]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[8]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[9]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/genblk22.UI_ram_wrapper_1/U5_syncnonpipe/COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_SRST_N</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/genblk22.UI_ram_wrapper_1/U5_syncnonpipe/COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR_SRST_N</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/re_set:SLn</li>
            <li>line_write_read_0/LCD_FSM_0/s_v_sync_dly:D</li>
            <li>line_write_read_0/ROW_PTR_0/s_v_sync_dly:D</li>
            <li>line_write_read_0/WPOINTS_0/fifo_re_o:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[0]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[1]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[2]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[3]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[4]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[5]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[6]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[7]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data[0]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[1]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[2]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[3]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[4]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[5]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[6]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[7]:D</li>
            <li>line_write_read_0/double_flop_0/s_href:D</li>
            <li>line_write_read_0/double_flop_0/s_pclk:D</li>
        </ul>
        <p/>
        <p> - Recovery unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/RESET_N_M2F_q1:ALn</li>
            <li>FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/RESET_N_M2F_q2:ALn</li>
            <li>led_blink_0/clkout:ALn</li>
            <li>led_blink_0/counter[0]:ALn</li>
            <li>led_blink_0/counter[10]:ALn</li>
            <li>led_blink_0/counter[11]:ALn</li>
            <li>led_blink_0/counter[12]:ALn</li>
            <li>led_blink_0/counter[13]:ALn</li>
            <li>led_blink_0/counter[14]:ALn</li>
            <li>led_blink_0/counter[15]:ALn</li>
            <li>led_blink_0/counter[16]:ALn</li>
            <li>led_blink_0/counter[17]:ALn</li>
            <li>led_blink_0/counter[18]:ALn</li>
            <li>led_blink_0/counter[19]:ALn</li>
            <li>led_blink_0/counter[1]:ALn</li>
            <li>led_blink_0/counter[20]:ALn</li>
            <li>led_blink_0/counter[21]:ALn</li>
            <li>led_blink_0/counter[22]:ALn</li>
            <li>led_blink_0/counter[23]:ALn</li>
            <li>led_blink_0/counter[24]:ALn</li>
            <li>led_blink_0/counter[25]:ALn</li>
            <li>led_blink_0/counter[26]:ALn</li>
            <li>led_blink_0/counter[2]:ALn</li>
            <li>led_blink_0/counter[3]:ALn</li>
            <li>led_blink_0/counter[4]:ALn</li>
            <li>led_blink_0/counter[5]:ALn</li>
            <li>led_blink_0/counter[6]:ALn</li>
            <li>led_blink_0/counter[7]:ALn</li>
            <li>led_blink_0/counter[8]:ALn</li>
            <li>led_blink_0/counter[9]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_bout[3]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_bout[4]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_bout[5]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_bout[6]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_bout[7]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_dvalid2:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_dvalid:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_gout[2]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_gout[3]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_gout[4]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_gout[5]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_gout[6]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_gout[7]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[0]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[1]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[2]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[3]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[4]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[5]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[6]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[7]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[8]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[9]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[0]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[1]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[2]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[3]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[4]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[5]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[6]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[7]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[8]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[9]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_rout[3]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_rout[4]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_rout[5]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_rout[6]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_rout[7]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[10]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[11]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[12]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[13]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[14]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[15]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[16]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[17]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[18]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[43]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[10]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[11]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[12]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[13]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[14]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[15]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[16]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[17]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[18]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[43]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[9]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[10]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[11]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[12]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[13]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[14]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[15]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[16]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[17]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[18]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[43]:ALn</li>
            <li>line_write_read_0/LCD_FSM_0/cs_o:ALn</li>
        </ul>
        <p/>
        <p> - Hold unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>CAMERA_PWDN_GEN/cam_pwdn_o:D</li>
            <li>FlashFreeze_SB_0/FlashFreeze_SB_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO1A_F2H_GPIN</li>
            <li>UART_interface_0/COREUART_C0_0/COREUART_C0_0/CUARTO01/CUARTI1Il[2]:D</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[0]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[10]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[11]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[12]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[13]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[14]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[15]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[16]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[17]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[1]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[2]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[3]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[4]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[5]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[6]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[7]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[8]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[9]:SLn</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/genblk22.UI_ram_wrapper_1/U5_syncnonpipe/COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_SRST_N</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/genblk22.UI_ram_wrapper_1/U5_syncnonpipe/COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR_SRST_N</li>
            <li>line_write_read_0/COREFIFO_C0_0/COREFIFO_C0_0/re_set:SLn</li>
            <li>line_write_read_0/LCD_FSM_0/s_v_sync_dly:D</li>
            <li>line_write_read_0/ROW_PTR_0/s_v_sync_dly:D</li>
            <li>line_write_read_0/WPOINTS_0/fifo_re_o:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[0]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[1]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[2]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[3]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[4]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[5]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[6]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data2[7]:EN</li>
            <li>line_write_read_0/double_flop_0/s_data[0]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[1]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[2]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[3]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[4]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[5]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[6]:D</li>
            <li>line_write_read_0/double_flop_0/s_data[7]:D</li>
            <li>line_write_read_0/double_flop_0/s_href:D</li>
            <li>line_write_read_0/double_flop_0/s_pclk:D</li>
        </ul>
        <p/>
        <p> - Removal unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/RESET_N_M2F_q1:ALn</li>
            <li>FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/RESET_N_M2F_q2:ALn</li>
            <li>led_blink_0/clkout:ALn</li>
            <li>led_blink_0/counter[0]:ALn</li>
            <li>led_blink_0/counter[10]:ALn</li>
            <li>led_blink_0/counter[11]:ALn</li>
            <li>led_blink_0/counter[12]:ALn</li>
            <li>led_blink_0/counter[13]:ALn</li>
            <li>led_blink_0/counter[14]:ALn</li>
            <li>led_blink_0/counter[15]:ALn</li>
            <li>led_blink_0/counter[16]:ALn</li>
            <li>led_blink_0/counter[17]:ALn</li>
            <li>led_blink_0/counter[18]:ALn</li>
            <li>led_blink_0/counter[19]:ALn</li>
            <li>led_blink_0/counter[1]:ALn</li>
            <li>led_blink_0/counter[20]:ALn</li>
            <li>led_blink_0/counter[21]:ALn</li>
            <li>led_blink_0/counter[22]:ALn</li>
            <li>led_blink_0/counter[23]:ALn</li>
            <li>led_blink_0/counter[24]:ALn</li>
            <li>led_blink_0/counter[25]:ALn</li>
            <li>led_blink_0/counter[26]:ALn</li>
            <li>led_blink_0/counter[2]:ALn</li>
            <li>led_blink_0/counter[3]:ALn</li>
            <li>led_blink_0/counter[4]:ALn</li>
            <li>led_blink_0/counter[5]:ALn</li>
            <li>led_blink_0/counter[6]:ALn</li>
            <li>led_blink_0/counter[7]:ALn</li>
            <li>led_blink_0/counter[8]:ALn</li>
            <li>led_blink_0/counter[9]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_bout[3]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_bout[4]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_bout[5]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_bout[6]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_bout[7]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_dvalid2:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_dvalid:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_gout[2]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_gout[3]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_gout[4]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_gout[5]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_gout[6]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_gout[7]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[0]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[1]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[2]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[3]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[4]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[5]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[6]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[7]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[8]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr[9]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[0]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[1]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[2]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[3]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[4]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[5]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[6]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[7]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[8]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[9]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_rout[3]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_rout[4]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_rout[5]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_rout[6]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_rout[7]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[10]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[11]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[12]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[13]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[14]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[15]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[16]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[17]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[18]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_b[43]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[10]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[11]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[12]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[13]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[14]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[15]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[16]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[17]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[18]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[43]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_g[9]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[10]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[11]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[12]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[13]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[14]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[15]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[16]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[17]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[18]:ALn</li>
            <li>line_write_read_0/Image_Enhancement_0/s_term1_r[43]:ALn</li>
            <li>line_write_read_0/LCD_FSM_0/cs_o:ALn</li>
        </ul>
        <p/>
        <h3>Clock domain: </h3>
        <p>FlashFreeze_SB_0/FlashFreeze_SB_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_SCL_MGPIO31B_H2F_A</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p> - Clock constraint is missing </p>
        <p/>
        <p> - Max output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>SCL</li>
            <li>SDA</li>
        </ul>
        <p/>
        <p> - Min output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>SCL</li>
            <li>SDA</li>
        </ul>
        <p/>
        <p/>
        <h3>Clock domain: </h3>
        <p>FlashFreeze_SB_0/FlashFreeze_SB_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_SCL_MGPIO31B_H2F_A</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p> - Clock constraint is missing </p>
        <p/>
        <p> - Max output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>SCL</li>
            <li>SDA</li>
        </ul>
        <p/>
        <p> - Min output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>SCL</li>
            <li>SDA</li>
        </ul>
        <p/>
        <p/>
        <h3>Clock domain: </h3>
        <p>OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            5</td>
                <td>            0</td>
                <td>            5</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>           15</td>
                <td>            0</td>
                <td>           15</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>           20</td>
                <td>            1</td>
                <td>           21</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            5</td>
                <td>            0</td>
                <td>            5</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>           15</td>
                <td>            0</td>
                <td>           15</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>           20</td>
                <td>            1</td>
                <td>           21</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p/>
        <p> - Max output delay constraint missing on port:</p>
        <p/>
        <ul>
            <li>XCLK</li>
        </ul>
        <p/>
        <p> - Min output delay constraint missing on port:</p>
        <p/>
        <ul>
            <li>XCLK</li>
        </ul>
        <p/>
        <p/>
        <h3>Clock domain: </h3>
        <p>SCL</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p> - Clock constraint is missing </p>
        <p> - Max input delay constraint missing on port:</p>
        <p/>
        <ul>
            <li>SDA</li>
        </ul>
        <p/>
        <p> - Min input delay constraint missing on port:</p>
        <p/>
        <ul>
            <li>SDA</li>
        </ul>
        <p/>
        <p/>
        <p/>
        <p> - Setup unconstrained for the following pin:</p>
        <p/>
        <ul>
            <li>FlashFreeze_SB_0/FlashFreeze_SB_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_SDA_F2H_SCP</li>
        </ul>
        <p/>
        <p> - Hold unconstrained for the following pin:</p>
        <p/>
        <ul>
            <li>FlashFreeze_SB_0/FlashFreeze_SB_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_SDA_F2H_SCP</li>
        </ul>
        <p/>
        <h3>Clock domain: </h3>
        <p>led_blink_0/clkout:Q</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            6</td>
                <td>            6</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            2</td>
                <td>            2</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            6</td>
                <td>            6</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p> - Clock constraint is missing </p>
        <p/>
        <p> - Max output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>led[0]</li>
            <li>led[1]</li>
        </ul>
        <p/>
        <p> - Min output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>led[0]</li>
            <li>led[1]</li>
        </ul>
        <p/>
        <p/>
        <p> - Setup unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>led_blink_0/led[0]:D</li>
            <li>led_blink_0/led[1]:D</li>
        </ul>
        <p/>
        <p> - Recovery unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>led_blink_0/led[0]:ALn</li>
            <li>led_blink_0/led[1]:ALn</li>
        </ul>
        <p/>
        <p> - Hold unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>led_blink_0/led[0]:D</li>
            <li>led_blink_0/led[1]:D</li>
        </ul>
        <p/>
        <p> - Removal unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>led_blink_0/led[0]:ALn</li>
            <li>led_blink_0/led[1]:ALn</li>
        </ul>
        <p/>
        <h3>Clock domain: </h3>
        <p>FlashFreeze_SB_0/CCC_0/GL1</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
        </table>
        <h3>Input to Output</h3>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p> - Max delay constraint missing on input port:</p>
        <p/>
        <ul>
            <li>Wake_On_Change_SW</li>
        </ul>
        <p/>
        <p> - Min delay constraint missing on input port:</p>
        <p/>
        <ul>
            <li>Wake_On_Change_SW</li>
        </ul>
        <p/>
        <p/>
        <p> - Max delay constraint missing on output port:</p>
        <p/>
        <ul>
            <li>SW_output</li>
        </ul>
        <p/>
        <p> - Min delay constraint missing on output port:</p>
        <p/>
        <ul>
            <li>SW_output</li>
        </ul>
        <p/>
        <p/>
    </body>
</html>
