Test miscellaneous instructions

Latency: xlat

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    613994     700222     102018     301032     301018      48643          1 
    613794     699989     102018     301020     301018      48619          1 
    613800     699988     102018     301026     301018      48625          1 
    613806     699988     102018     301033     301018      48591          1 
    613808     699988     102018     301030     301018      48601          1 
    613814     699990     102018     301018     301018      48601          1 
    650828     704960     102019     302251     301678      48732          1 
    594634     699989     102018     301021     301018      48606          1 

Throughput: xlat / xor eax,eax

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88806     101275     202018     401018      50000      50167      50001 
     88629     101071     202018     401018      49998      50165      50001 
     88624     101067     202018     401018      50000      50165      50001 
     88594     101028     202018     401018      50001      50167      50001 
     88591     101030     202018     401018      50001      50167      50001 
     88588     101028     202018     401018      50001      50167      50001 
     88591     101029     202018     401018      50001      50167      50001 
     88586     101027     202018     401018      50001      50167      50001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88895     101371     202018     401018      50001          0      50168 
     88628     101066     202018     401018      50001          0      50169 
     88628     101066     202018     401018      50001          0      50169 
     88594     101026     202018     401018      50001          0      50168 
     88596     101026     202018     401018      50001          0      50168 
     88592     101027     202018     401018      50001          0      50168 
     88594     101029     202018     401018      50001          0      50168 
     88592     101029     202018     401018      50001          0      50168 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     86021     101263     202018     401018      50670          0     401043 
     85852     101068     202018     401018      50671          0     401043 
     85856     101068     202018     401018      50672          0     401043 
     85818     101027     202018     401018      50668          0     401039 
     85817     101028     202018     401018      50668          0     401039 
     85821     101027     202018     401018      50668          0     401039 
     85820     101027     202018     401018      50668          0     401039 
     85820     101027     202018     401018      50668          0     401039 


rdtsc Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2381       2811        100       2000        499        400          0 
      2102       2481        100       2000        499        400          0 
      2104       2480        100       2000        499        400          0 
      2104       2480        100       2000        499        400          0 
      2106       2481        100       2000        499        400          0 
      2105       2480        100       2000        499        400          0 
      2105       2480        100       2000        499        400          0 
      2105       2480        100       2000        499        400          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2309       2605        100       2000          0          1        503 
      2376       2603        100       2000          3          0        485 
      2352       2591        100       2000          1          0        465 
      2293       2709        100       2000          1          0        472 
      2355       2596        100       2000         -1          0        489 
      2328       2524        100       2000          3          0        500 
      2270       2463        100       2000          6          0        448 
      2402       2636        100       2000          0          0        503 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2612       2808        100       2002        747          3       2007 
      2470       2685        100       2004        739          0       2011 
      2478       2713        100       2004        699         -1       2025 
      2480       2668        100       2004        747          0       2003 
      2420       2592        100       2002        684          2       2011 
      2389       2570        100       2002        613          1       2008 
      2670       2911        100       2021        743          2       2035 
      2436       2665        100       2006        736          0       2014 


rdtscp Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3059       3568        100       2200        351        600          0 
      2894       3199        100       2200        351        600          0 
      2897       3199        100       2200        351        600          0 
      2904       3199        100       2200        351        600          0 
      2899       3199        100       2200        351        600          0 
      2902       3201        100       2200        351        600          0 
      2906       3200        100       2200        351        600          0 
      2905       3198        100       2200        351        600          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3067       3563        100       2200          0          0        399 
      2900       3198        100       2200          0          0        399 
      2901       3198        100       2200          0          0        399 
      2896       3199        100       2200          0          0        399 
      2895       3198        100       2200          0          0        399 
      2894       3199        100       2200          0          0        399 
      2899       3201        100       2200          0          0        399 
      2894       3199        100       2200          0          0        399 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2900       3200        100       2200        852          0       2213 
      2902       3200        100       2200        852          0       2213 
      2896       3198        100       2200        852          0       2213 
      2897       3198        100       2200        852          0       2213 
      2896       3198        100       2200        852          0       2213 
      2891       3198        100       2200        852          0       2213 
      2892       3198        100       2200        852          0       2213 
      2893       3199        100       2200        852          0       2213 


rdpmc Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3705       4223        101       3501        996        701          0 
      3511       3997        101       3501        996        701          0 
      3515       4001        101       3501        996        701          0 
      3511       3997        101       3501        996        701          0 
      3509       3997        101       3501        996        701          0 
      3504       3997        101       3501        996        701          0 
      3507       4001        101       3501        996        701          0 
      3503       3997        101       3501        996        701          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4183       4928        101       3501          0          0        702 
      3396       3998        101       3501          0          0        702 
      3397       4000        101       3501          0          0        702 
      3398       3998        101       3501          0          0        702 
      3400       3998        101       3501          0          0        702 
      3399       3998        101       3501          0          0        702 
      3406       4000        101       3501          0          0        702 
      3404       3998        101       3501          0          0        702 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3709       4222        101       3501       1103          0       3508 
      3509       3996        101       3501       1103          0       3508 
      3513       3996        101       3501       1103          0       3508 
      3515       3999        101       3501       1103          0       3508 
      3513       3996        101       3501       1103          0       3508 
      3511       3996        101       3501       1103          0       3508 
      3511       3996        101       3501       1103          0       3508 
      3511       3999        101       3501       1103          0       3508 


inc + sbb Latency of flag

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
       466        911        200        205        200         54          0 
       162        182        200        207        200         58          0 
       158        182        200        207        200         58          0 
       156        182        200        207        200         58          0 
       160        181        200        207        200         58          0 
       158        183        200        207        200         58          0 
       156        182        200        207        200         58          0 
       160        185        200        207        200         58          0 


inc + sub Latency of register

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
       327        373          0          0          0          0          0 
         2          2          0          0          0          0          0 
         0          2          0          0          0          0          0 
         2          3          0          0          0          0          0 
         2          1          0          0          0          0          0 
         0          3          0          0          0          0          0 
         2          2          0          0          0          0          0 
         2          2          0          0          0          0          0 


mov eax, n
cpuid
(= 2 instructions)


cpuid, eax = 0 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     12568      14545        200       5200       4900       1000          0 
     10430      11887        200       5200       4900       1000          0 
     10531      11989        200       5200       4900       1000          0 
     10486      11938        200       5200       4900       1000          0 
     10426      11887        200       5200       4900       1000          0 
     10503      11988        200       5200       4900       1000          0 
     10447      11938        200       5200       4900       1000          0 
     10410      11887        200       5200       4900       1000          0 


cpuid, eax = 1 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     22475      24963        200       8600       7300       1466          0 
     20310      22390        200       8600       7300       1466          0 
     20265      22392        200       8600       7300       1466          0 
     20269      22393        200       8600       7300       1466          0 
     20312      22391        200       8600       7300       1466          0 
     20316      22391        200       8600       7300       1465          0 
     20264      22388        200       8600       7300       1465          0 
     20259      22389        200       8600       7300       1465          0 


cpuid, eax = 2 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25138      28889        200      11931       7500       1422          0 
     23459      26777        200      11932       7500       1423          0 
     23504      26764        200      11932       7500       1423          0 
     23499      26781        200      11947       7500       1437          0 
     23437      26776        200      11932       7500       1423          0 
     23486      26777        200      11931       7500       1421          0 
     23508      26761        200      11932       7500       1422          0 
     23463      26778        200      11947       7500       1438          0 


cpuid, eax = 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26097      29971        200      13343       8300       1722          0 
     23815      27138        200      13300       8300       1753          0 
     23930      27252        200      13342       8300       1721          0 
     23766      27139        200      13299       8300       1753          0 
     23881      27252        200      13343       8300       1722          0 
     23835      27136        200      13298       8300       1753          0 
     23897      27256        200      13344       8300       1723          0 
     23760      27141        200      13299       8300       1754          0 


cpuid, eax = 80000000h 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     24771      29148        200      12147       6100       1138          0 
     21779      24820        200      12132       6100       1122          0 
     21797      24819        200      12131       6100       1121          0 
     34663      27706        201      12217       6392       1248          0 
     21780      24835        200      12147       6100       1138          0 
     21807      24821        200      12132       6100       1123          0 
     21761      24822        200      12130       6100       1121          0 
     21751      24840        200      12147       6100       1138          0 


Throughput: movsx r16,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     89472     102040     202010     201010      47922      48410          0 
     89558     102139     202010     201010      47962      48444          0 
    114598     102855     202011     201211      48025      48495          3 
     89405     101961     202010     201010      47929      48425          0 
     89518     102085     202010     201010      47937      48434          0 
     99390     102942     202011     201211      48009      48498          3 
    121495     103090     202011     201215      48033      48537          4 
     91110     103958     202010     201134      49177      49437          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     86895     102295     202010     201010          0          0      51612 
     86622     101971     202010     201010          0          0      51572 
     86565     101904     202010     201010          0          0      51552 
     86558     101896     202010     201010          0          0      51600 
     86687     102049     202010     201010          0          0      51576 
     86615     101960     202010     201010          0          0      51612 
     86613     101962     202010     201010          0          0      51612 
     86614     101961     202010     201010          0          0      51612 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     89486     102053     202010     201010      53036          0     201040 
     89268     101807     202010     201010      53032          0     201052 
     89421     101984     202010     201010      53027          0     201058 
     89512     102086     202010     201010      53022          0     201023 
     89512     102086     202010     201010      53022          0     201023 
     89508     102086     202010     201010      53022          0     201023 
     89508     102086     202010     201010      53022          0     201023 
     89510     102088     202010     201010      53022          0     201023 


Latency: movsx r16,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    175531     200171     202010     201028     201010      48575          0 
    214758     200782     202011     201327     201211      48639          0 
    175360     199987     202010     201041     201010      48598          0 
    175361     199989     202010     201018     201010      48589          0 
    175364     199990     202010     201018     201010      48589          0 
    175364     199989     202010     201018     201010      48589          0 
    175364     199989     202010     201018     201010      48589          0 
    175366     199989     202010     201018     201010      48589          0 


Throughput: movsx r16,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88998     101491     202010     401010      47773      48073     100004 
     88806     101277     202010     401010      47792      48089     100005 
     88794     101260     202010     401010      47782      48049     100005 
     88912     101392     202010     401010      47799      48087     100009 
     88773     101235     202010     401010      47811      48054     100003 
     88870     101344     202010     401010      47781      48087     100004 
     88814     101282     202010     401010      47775      48100     100002 
     88862     101333     202010     401010      47770      48060     100003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     89141     101660     202010     401010     100003          0      51542 
     88826     101302     202010     401010     100005          0      51566 
     88884     101362     202010     401010     100005          0      51574 
     88872     101349     202010     401010     100002          0      51546 
     88800     101270     202010     401010     100004          0      51581 
     88976     101466     202010     401010     100003          0      51519 
     95156     108511     202010     401122     100060          0      53018 
     97692     111415     202010     401167     100076          1      52226 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     89103     101619     202010     401010      53557          0     201045 
     88814     101286     202010     401010      53595          0     201050 
     88814     101293     202010     401010      53601          0     201067 
     88824     101304     202010     401010      53598          0     201024 
     88847     101326     202010     401010      53597          0     201025 
     88899     101385     202010     401010      53585          0     201022 
     88845     101322     202010     401010      53593          0     201023 
     88885     101368     202010     401010      53607          0     201023 


Latency: movsx r16,[m8] / mov [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    436704     514091     202010     201083     401012      24744          0 
    436468     513816     202010     201029     401010      24787          0 
    436472     513822     202010     201031     401010      24763          0 
    436432     513772     202010     201015     401010      24764          0 
    458429     517511     202011     201616     401330      24789          0 
    457754     516335     202010     201564     401386      24844          0 
    423168     513752     202010     201010     401010      24765          0 
    423257     513860     202010     201010     401010      24776          0 


Throughput: movsx r32,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44406      50592     202010     201010      50213      50225          0 
     44097      50324     202010     201010      50248      50252          0 
     44159      50324     202010     201010      50247      50254          0 
     44103      50324     202010     201010      50248      50253          0 
     44151      50326     202010     201010      50248      50253          0 
     44093      50294     202010     201010      50251      50254          0 
     44107      50296     202010     201010      50251      50254          0 
     44106      50292     202010     201010      50251      50254          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     42946      50591     202010     201010          0          0      50277 
     42782      50329     202010     201010          0          0      50261 
     42722      50323     202010     201010          0          0      50262 
     42746      50290     202010     201010          0          0      50261 
     42697      50291     202010     201010          0          0      50261 
     42744      50290     202010     201010          0          0      50261 
     42698      50290     202010     201010          0          0      50261 
     42744      50290     202010     201010          0          0      50261 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     43293      50916     202010     201011      50313          0     201051 
     42703      50325     202010     201010      50273          0     201055 
     42797      50328     202010     201010      50271          0     201054 
     42674      50292     202010     201010      50262          0     201045 
     42797      50326     202010     201010      50272          0     201056 
     42673      50292     202010     201010      50262          0     201045 
     42798      50327     202010     201010      50272          0     201056 
     42671      50293     202010     201010      50262          0     201045 


Latency: movsx r32,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    175532     200183     202010     201043     201010      49390          0 
    175362     199990     202010     201041     201010      49381          0 
    175366     199988     202010     201016     201010      49365          0 
    175362     199989     202010     201016     201010      49365          0 
    175364     199989     202010     201016     201010      49365          0 
    175360     199988     202010     201016     201010      49365          0 
    175366     199988     202010     201016     201010      49365          0 
    175364     199988     202010     201016     201010      49365          0 


Throughput: movsx r32,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87918     100263     202010     201010          0          1     100000 
     87718     100036     202010     201010          0          1     100000 
     87720     100039     202010     201010          0          1     100000 
     87700     100019     202010     201010          0          1     100000 
     87704     100019     202010     201010          0          1     100000 
     87704     100019     202010     201010          0          1     100000 
     87708     100023     202010     201010          0          1     100000 
     87706     100020     202010     201010          0          1     100000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     96592     113722     202010     201157     100066          0         31 
     93669     110490     202010     201136     100032          1         41 
     99052     116634     202010     201183     100053          1         42 
    106825     126017     202010     201380     100145          2         79 
    596472     590893     733252     752482     174618     107538      59154 
    100550     119797     202010     201055     100002          2         19 
     97890     115325     202010     201112     100013          1         21 
    101954     120080     202010     201240     100085          1         52 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87914     100257     202010     201010       1010          0     201048 
     87722     100040     202010     201010       1010          0     201051 
     87706     100021     202010     201010       1000          0     201022 
     87701     100020     202010     201010       1000          0     201018 
     87704     100019     202010     201010       1000          0     201018 
     87702     100019     202010     201010       1000          0     201018 
     87702     100019     202010     201010       1000          0     201018 
     87702     100019     202010     201010       1000          0     201018 


Latency: movsx r32,[m8] / mov [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    439336     501038     202010     201039     301010          0          0 
    438442     500014     202010     201051     301014          0          0 
    438438     500006     202010     201014     301014          0          0 
    438438     500005     202010     201014     301014          0          0 
    438444     500006     202010     201014     301014          0          0 
    438446     500008     202010     201018     301014          0          0 
    438446     500006     202010     201014     301014          0          0 
    485363     501226     202011     201385     301232         61          0 


Throughput: movsx r32,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     41757      50641     202010     201010      50213      50228          0 
     41390      50291     202010     201010      50251      50254          0 
     41495      50326     202010     201010      50248      50252          0 
     41421      50324     202010     201010      50248      50253          0 
     41489      50326     202010     201010      50248      50253          0 
     41400      50291     202010     201010      50251      50254          0 
     41457      50294     202010     201010      50251      50254          0 
     41412      50297     202010     201010      50251      50254          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44338      50617     202010     201010          0          0      50289 
     44184      50324     202010     201010          0          0      50261 
     44077      50324     202010     201010          0          0      50261 
     44179      50324     202010     201010          0          0      50262 
     44079      50326     202010     201010          0          0      50262 
     44153      50295     202010     201010          0          0      50261 
     44057      50293     202010     201010          0          0      50261 
     44148      50293     202010     201010          0          0      50261 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     45890      50617     202010     201010      50302          0     201047 
     45565      50324     202010     201010      50273          0     201055 
     45643      50325     202010     201010      50272          0     201056 
     45559      50330     202010     201010      50272          0     201056 
     45620      50293     202010     201010      50262          0     201045 
     45523      50294     202010     201010      50262          0     201045 
     45619      50293     202010     201010      50262          0     201045 
     45527      50292     202010     201010      50262          0     201045 


Latency: movsx r32,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    175531     200177     202010     201036     201010      48623          0 
    175366     199988     202010     201039     201010      48621          0 
    175365     199987     202010     201040     201010      48614          0 
    175364     199987     202010     201020     201010      48618          0 
    175361     199987     202010     201020     201010      48618          0 
    175360     199987     202010     201020     201010      48618          0 
    175360     199987     202010     201020     201010      48618          0 
    175360     199987     202010     201020     201010      48618          0 


Throughput: movsx r32,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88950     101447     202010     201010          0          1     100000 
    127798     103027     202011     201325         63         79     100070 
     87744     100062     202010     201010          0          1     100000 
     87708     100020     202010     201010          0          1     100000 
     87709     100022     202010     201010          0          1     100000 
     87705     100019     202010     201010          0          1     100000 
     87705     100020     202010     201010          0          1     100000 
     87705     100019     202010     201010          0          1     100000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87922     100266     202010     201010     100000          0          0 
     87722     100038     202010     201010     100000          0          0 
     87722     100038     202010     201010     100000          0          0 
     87708     100023     202010     201010     100000          0          0 
     87706     100019     202010     201010     100000          0          0 
     87706     100021     202010     201010     100000          0          0 
     87706     100019     202010     201010     100000          0          0 
     87704     100019     202010     201010     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88114     100494     202010     201010       1005          0     201028 
     87714     100038     202010     201010       1010          0     201050 
     87720     100038     202010     201010       1010          0     201052 
     87702     100019     202010     201010       1000          0     201018 
     87702     100019     202010     201010       1000          0     201018 
     87702     100019     202010     201010       1000          0     201018 
     87702     100019     202010     201010       1000          0     201018 
     87702     100019     202010     201010       1000          0     201018 


Latency: movsx r32,[m16] / mov [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    424937     500219     202010     201042     301010          0          0 
    424870     500138     202010     201300     301018          0          0 
    424749     500010     202010     201041     301010          0          0 
    424752     500019     202010     201040     301010          0          0 
    452163     502517     202010     201535     301378         57          0 
    411867     500002     202010     201012     301010          0          0 
    411834     500017     202010     201010     301010          0          0 
    411858     500010     202010     201012     301010          0          0 


Throughput: movsx r64,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     61258      70122     202010     201161      51147      52231          0 
     44139      50287     202010     201010      50255      50254          0 
     44093      50286     202010     201010      50256      50254          0 
     44094      50249     202010     201010      50259      50255          0 
     44072      50249     202010     201010      50259      50255          0 
     44078      50249     202010     201010      50259      50255          0 
     44092      50250     202010     201010      50259      50255          0 
     44064      50249     202010     201010      50259      50255          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     42865      50522     202010     201010          0          0      50259 
     42792      50319     202010     201010          0          0      50257 
     42689      50315     202010     201010          0          0      50258 
     42760      50281     202010     201010          0          0      50257 
     42663      50279     202010     201010          0          0      50257 
     42761      50279     202010     201010          0          0      50257 
     42661      50280     202010     201010          0          0      50257 
     42758      50279     202010     201010          0          0      50257 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     45701      50490     202010     201010      50266          0     201046 
     45636      50314     202010     201010      50267          0     201054 
     45547      50314     202010     201010      50268          0     201056 
     45591      50278     202010     201010      50258          0     201045 
     45533      50279     202010     201010      50258          0     201045 
     45571      50279     202010     201010      50258          0     201045 
     45563      50283     202010     201010      50258          0     201045 
     45545      50280     202010     201010      50258          0     201045 


Latency: movsx r64,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    175531     200181     202010     201032     201010      49389          0 
    175360     199986     202010     201038     201010      49377          0 
    175361     199988     202010     201046     201010      49379          0 
    175364     199989     202010     201014     201010      49369          0 
    175364     199988     202010     201014     201010      49369          0 
    175364     199987     202010     201014     201010      49369          0 
    175364     199989     202010     201014     201010      49369          0 
    175366     199988     202010     201014     201010      49369          0 


Throughput: movsx r64,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87887     100233     202010     201010          0          1     100000 
     87720     100039     202010     201010          0          1     100000 
     87722     100041     202010     201010          0          1     100000 
     87723     100040     202010     201010          0          1     100000 
     87702     100021     202010     201010          0          1     100000 
     87700     100018     202010     201010          0          1     100000 
     87704     100018     202010     201010          0          1     100000 
     87702     100018     202010     201010          0          1     100000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87748     100065     202010     201010     100000          0          0 
     87722     100035     202010     201010     100000          0          0 
     87721     100035     202010     201010     100000          0          0 
     87726     100037     202010     201010     100000          0          0 
     87728     100046     202010     201010     100000          0          0 
     87732     100047     202010     201010     100002          0          0 
     87724     100041     202010     201010     100000          0          0 
     87710     100025     202010     201010     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85190     100279     202010     201010       1005          0     201037 
     84984     100038     202010     201010       1010          0     201053 
     84962     100018     202010     201010       1000          0     201018 
     84966     100019     202010     201010       1000          0     201018 
     84968     100022     202010     201010       1000          0     201018 
     84965     100020     202010     201010       1000          0     201018 
     84966     100020     202010     201010       1000          0     201018 
     84966     100019     202010     201010       1000          0     201018 


Latency: movsx r64,[m8] / mov [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    424961     500283     202010     201025     301010          0          0 
    424745     500018     202010     201045     301010          0          0 
    424737     500001     202010     201010     301010          0          0 
    424749     500006     202010     201010     301010          0          0 
    424757     500002     202010     201010     301010          0          0 
    424762     500007     202010     201010     301010          0          0 
    456294     501225     202011     201351     301232         66          0 
    457442     502500     202010     201563     301377         57          0 


Throughput: movsx r64,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     42948      50519     202010     201010      50248      50254          0 
     42706      50315     202010     201010      50253      50256          0 
     42748      50278     202010     201010      50256      50257          0 
     42673      50279     202010     201010      50256      50257          0 
     42750      50278     202010     201010      50256      50257          0 
     42672      50280     202010     201010      50256      50257          0 
     42756      50278     202010     201010      50256      50257          0 
     42671      50279     202010     201010      50256      50257          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44240      50492     202010     201010          0          0      50259 
     44144      50311     202010     201010          0          0      50257 
     44090      50312     202010     201010          0          0      50257 
     44134      50314     202010     201010          0          0      50258 
     44078      50279     202010     201010          0          0      50257 
     44086      50279     202010     201010          0          0      50257 
     44090      50280     202010     201010          0          0      50257 
     44074      50282     202010     201010          0          0      50257 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44316      50491     202010     201010      50265          0     201045 
     44072      50310     202010     201010      50269          0     201055 
     44151      50313     202010     201010      50268          0     201056 
     44056      50279     202010     201010      50258          0     201045 
     44118      50284     202010     201010      50258          0     201045 
     44062      50280     202010     201010      50258          0     201045 
     44099      50280     202010     201010      50258          0     201045 
     44076      50278     202010     201010      50258          0     201045 


Latency: movsx r64,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    181384     200171     202010     201032     201010      49389          0 
    181205     199986     202010     201038     201010      49377          0 
    181202     199987     202010     201043     201010      49367          0 
    181193     199988     202010     201045     201010      49379          0 
    181198     199988     202010     201014     201010      49369          0 
    181204     199987     202010     201014     201010      49369          0 
    181213     199989     202010     201014     201010      49369          0 
    181220     199989     202010     201014     201010      49369          0 


Throughput: movsx r64,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87936     100280     202010     201010          0          1     100000 
     87726     100041     202010     201010          0          1     100000 
     87728     100039     202010     201010          0          1     100000 
     87730     100041     202010     201010          0          1     100000 
     87710     100019     202010     201010          0          1     100000 
     87708     100018     202010     201010          0          1     100000 
     87706     100018     202010     201010          0          1     100000 
     87708     100018     202010     201010          0          1     100000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85145     100229     202010     201010     100000          0          0 
     84982     100036     202010     201010     100000          0          0 
     84980     100035     202010     201010     100000          0          0 
     84980     100036     202010     201010     100000          0          0 
     84966     100020     202010     201010     100000          0          0 
     84968     100020     202010     201010     100000          0          0 
     84966     100022     202010     201010     100000          0          0 
     84964     100020     202010     201010     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     94032     100310     202010     201010       1006          0     201033 
     93780     100047     202010     201010       1011          0     201053 
     93776     100050     202010     201010       1011          0     201051 
     93751     100027     202010     201010       1001          0     201018 
    126986     102371     202010     201377       1130          2     201501 
     90632     100027     202010     201010       1001          0     201022 
     90634     100027     202010     201010       1001          0     201018 
     90636     100026     202010     201010       1001          0     201018 


Latency: movsx r64,[m16] / mov [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    438611     500199     202010     201026     301010          0          0 
    438453     500013     202010     201038     301010          0          0 
    438462     500018     202010     201045     301010          0          0 
    438452     500005     202010     201010     301010          0          0 
    438456     500008     202010     201010     301010          0          0 
    462303     502555     202010     201577     301386         64          0 
    424736     500000     202010     201010     301010          0          0 
    424735     500007     202010     201010     301010          0          0 


Throughput: movzx r16,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85687     100876     202010     201010      49936      49996          0 
     85502     100654     202010     201010      49946      49992          0 
     85439     100582     202010     201010      49910      50133          0 
     85520     100679     202010     201010      49924      50017          0 
     85445     100588     202010     201010      49919      49991          0 
     85443     100588     202010     201010      49919      49991          0 
     85447     100588     202010     201010      49919      49991          0 
     85445     100593     202010     201010      49919      49991          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    120575     104123     202010     201377          5          8      51244 
     86639     101998     202010     201010          0          0      51583 
     86712     102087     202010     201010          0          0      51609 
     86713     102086     202010     201010          0          0      51609 
     86709     102086     202010     201010          0          0      51609 
     86712     102086     202010     201010          0          0      51609 
     86711     102086     202010     201010          0          0      51609 
     86715     102086     202010     201010          0          0      51609 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     89498     102070     202010     201010      53025          0     201063 
     89365     101914     202010     201010      53026          0     201048 
     89313     101859     202010     201010      53048          0     201057 
     89444     102005     202010     201010      53013          0     201061 
     89466     102036     202010     201010      53015          0     201026 
     89508     102085     202010     201010      53022          0     201023 
     89510     102086     202010     201010      53022          0     201023 
     89506     102087     202010     201010      53022          0     201023 


Latency: movzx r16,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    175503     200147     202010     201027     201010      49384          0 
    175362     199987     202010     201041     201010      49377          0 
    175367     199990     202010     201040     201010      49370          0 
    175362     199988     202010     201019     201010      49369          0 
    175366     199987     202010     201019     201010      49369          0 
    175366     199989     202010     201019     201010      49369          0 
    215661     201831     202011     201471     201275      49457          0 
    175358     199988     202010     201019     201010      49369          0 


Throughput: movzx r16,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     95107     101480     202010     401010      47774      48076     100004 
     95033     101402     202010     401010      47770      48025     100003 
     94938     101291     202010     401010      47761      48083     100009 
     94868     101205     202010     401010      47799      48091     100004 
    137951     103707     202010     401377      47872      48197     100058 
     91796     101326     202010     401010      47792      48068     100004 
     91845     101385     202010     401010      47814      48107     100004 
     91677     101191     202010     401010      47785      48082     100003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88759     101222     202010     401010     100005          0      51691 
     88610     101051     202010     401010     100008          0      51681 
     88620     101063     202010     401010     100005          0      51690 
     88577     101014     202010     401010     100003          0      51627 
     88499     100926     202010     401010     100004          0      51648 
     88586     101021     202010     401010     100004          0      51655 
     88505     100927     202010     401010     100004          0      51648 
     88552     100982     202010     401010     100004          0      51687 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    108197     123666     202010     401060      45997          3     201098 
    107453     122661     202010     401066      48554         -2     201111 
    112517     128462     202010     401090      44248          1     201121 
    113083     129049     202010     401090      43414         -1     201102 
    101246     115504     202010     401098      44939          1     201116 
    147281     116939     202011     401307      44933          3     201383 
    100352     114467     202010     401094      45539          2     201106 
    101393     115694     202010     401064      43914          1     201109 


Latency: movzx r16,[m8] / mov [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    505405     519767     202011     201924     401369      24813          0 
    486731     516662     202010     201530     401377      24823          0 
    450424     513652     202010     201020     401010      24754          0 
    450466     513739     202010     201025     401010      24767          0 
    450571     513878     202010     201033     401010      24760          0 
    450567     513841     202010     201010     401010      24779          0 
    450537     513774     202010     201010     401010      24759          0 
    471965     516278     202010     201560     401386      24813          0 


Throughput: movzx r32,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     43004      50643     202010     201010      35392      36202          0 
     42766      50332     202010     201010      35184      36766          0 
     42745      50328     202010     201010      35200      36769          0 
     42730      50294     202010     201010      35197      36761          0 
     42716      50294     202010     201010      35197      36761          0 
     42724      50290     202010     201010      35197      36761          0 
     42718      50292     202010     201010      35197      36761          0 
     42726      50292     202010     201010      35197      36761          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44403      50614     202010     201010          0          0      38349 
     44070      50291     202010     201010          0          0      37662 
     44161      50324     202010     201010          0          0      37678 
     44088      50323     202010     201010          0          0      37682 
     44167      50322     202010     201010          0          0      37682 
     44052      50291     202010     201010          0          0      37662 
     44144      50290     202010     201010          0          0      37662 
     44052      50294     202010     201010          0          0      37662 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     76048      84008     202010     201015      16376          1     201036 
     71941      79437     202010     201046      15971          0     201102 
     73845      81538     202010     201133      19504          0     201353 
     72734      80241     202010     201014      16581          2     201042 
     75714      83540     202010     201048      16054          3     201096 
     71622      79050     202010     201014      17742          2     201054 
     70710      78047     202010     201010      18114          4     201051 
     74564      82331     202010     201050      17063          2     201104 


Latency: movzx r32,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     78249     100730     202010     201031     201010      24625      99511 
     78056     100485     202010     201060     201010      24629      99514 
     94795     100857     202011     201628     201285      23493     104962 
     78337     100857     202010     201178     201052      24638      99572 
     78053     100489     202010     201028     201010      24629      99511 
     78046     100487     202010     201029     201010      24622      99511 
     78038     100490     202010     201028     201010      24629      99511 
     78032     100486     202010     201029     201010      24622      99511 


Throughput: movzx r32,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87891     100232     202010     201010          0          1     100000 
     99793     102347     202011     201276         64         71     100047 
     87724     100040     202010     201010          0          1     100000 
     87726     100040     202010     201010          0          1     100000 
     87726     100040     202010     201010          0          1     100000 
     87704     100021     202010     201010          0          1     100000 
     87704     100019     202010     201010          0          1     100000 
     87706     100019     202010     201010          0          1     100000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90858     100270     202010     201010     100000          0          0 
     90650     100038     202010     201010     100000          0          0 
     90652     100036     202010     201010     100000          0          0 
     90650     100038     202010     201010     100000          0          0 
     90632     100020     202010     201010     100000          0          0 
     90626     100018     202010     201010     100000          0          0 
     90626     100018     202010     201010     100000          0          0 
     90624     100019     202010     201010     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     93958     100254     202010     201010       1010          0     201044 
     93745     100019     202010     201010       1000          0     201024 
     93767     100037     202010     201010       1010          0     201050 
     93777     100043     202010     201010       1010          0     201053 
     93782     100041     202010     201010       1010          0     201053 
     93782     100031     202010     201010       1000          0     201024 
     93774     100029     202010     201010       1000          0     201018 
     93764     100025     202010     201010       1000          0     201024 


Latency: movzx r32,[m8] / mov [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    389598     444309     202010     201204     301018          0          0 
    388759     443339     202010     201048     301014          0          0 
    388650     443236     202010     201014     301014          0          0 
    388590     443132     202010     201014     301014          0          0 
    388660     443248     202010     201018     301014          0          0 
    388152     442628     202010     201014     301014          0          0 
    389170     443841     202010     201022     301014          0          0 
    388386     442891     202010     201014     301014          0          0 


Throughput: movzx r32,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     43002      50577     202010     201010      50220      50233          0 
     42680      50292     202010     201010      50251      50254          0 
     42791      50330     202010     201010      50248      50252          0 
     42708      50328     202010     201010      50247      50254          0 
     42793      50330     202010     201010      50248      50253          0 
     42706      50328     202010     201010      50248      50253          0 
     42763      50291     202010     201010      50251      50254          0 
     42676      50292     202010     201010      50251      50254          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44836      51175     202010     201010          0          0      50287 
     44161      50325     202010     201010          0          0      50261 
     44071      50291     202010     201010          0          0      50261 
     44120      50292     202010     201010          0          0      50261 
     44114      50326     202010     201010          0          0      50262 
     44108      50294     202010     201010          0          0      50261 
     44102      50293     202010     201010          0          0      50261 
     44122      50329     202010     201010          0          0      50262 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44403      50603     202010     201010      50296          0     201048 
     44108      50327     202010     201010      50271          0     201054 
     44144      50326     202010     201010      50272          0     201056 
     44092      50291     202010     201010      50262          0     201045 
     44100      50290     202010     201010      50262          0     201045 
     44111      50290     202010     201010      50262          0     201045 
     44082      50290     202010     201010      50262          0     201045 
     44122      50291     202010     201010      50262          0     201045 


Latency: movzx r32,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    160032     200198     202010     201044     201010      49378          0 
    159867     199989     202010     201042     201010      49390          0 
    159885     199989     202010     201040     201010      49375          0 
    159904     199989     202010     201016     201010      49376          0 
    159917     199989     202010     201016     201010      49376          0 
    159903     199991     202010     201016     201010      49376          0 
    159887     199992     202010     201016     201010      49376          0 
    159866     199992     202010     201016     201010      49376          0 


Throughput: movzx r32,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     91125     100570     202010     201010          0          1     100000 
     90658     100055     202010     201010          0          1     100001 
     90644     100045     202010     201010          0          1     100002 
     90632     100032     202010     201010          0          1     100001 
     90620     100022     202010     201010          0          1     100000 
     90622     100021     202010     201010          0          1     100000 
     90624     100020     202010     201010          0          1     100000 
     90625     100018     202010     201010          0          1     100000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87918     100264     202010     201010     100000          0          0 
     87718     100040     202010     201010     100000          0          0 
     87720     100040     202010     201010     100000          0          0 
     87722     100040     202010     201010     100000          0          0 
     87707     100021     202010     201010     100000          0          0 
     87708     100023     202010     201010     100000          0          0 
     87702     100022     202010     201010     100000          0          0 
     87701     100020     202010     201010     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87928     100275     202010     201010       1010          0     201048 
     87720     100040     202010     201010       1010          0     201053 
     87721     100039     202010     201010       1010          0     201053 
     87702     100020     202010     201010       1000          0     201018 
     87702     100019     202010     201010       1000          0     201022 
     87702     100019     202010     201010       1000          0     201018 
     87702     100021     202010     201010       1000          0     201024 
     87700     100020     202010     201010       1000          0     201018 


Latency: movzx r32,[m16] / mov [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    388613     443123     202010     201195     301014          0          0 
    388678     443305     202010     201010     301010          0          0 
    389016     443584     202010     201046     301010          0          0 
    388203     442761     202010     201048     301010          0          0 
    388136     442585     202010     201012     301010          0          0 
    389113     443795     202010     201018     301010          0          0 
    415911     445873     202010     201540     301377         57          0 
    376219     442935     202010     201010     301010          0          0 


Throughput: movzx r64,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44284      50721     202010     201010      35204      36748          0 
     44084      50293     202010     201010      35213      36917          0 
     44110      50277     202010     201010      35223      36920          0 
     44060      50279     202010     201010      35223      36920          0 
     44119      50277     202010     201010      35180      36755          0 
     44050      50277     202010     201010      35223      36920          0 
     44126      50277     202010     201010      35223      36920          0 
     44045      50279     202010     201010      35223      36920          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44263      50520     202010     201010          0          0      37660 
     44157      50315     202010     201010          0          0      38377 
     44092      50311     202010     201010          0          0      37689 
     44143      50312     202010     201010          0          0      37689 
     44074      50277     202010     201010          0          0      37669 
     44100      50277     202010     201010          0          0      38379 
     44088      50279     202010     201010          0          0      38379 
     44082      50277     202010     201010          0          0      37669 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     47319      50503     202010     201010      41119          0     201038 
     47161      50311     202010     201010      40257          0     201054 
     47182      50310     202010     201010      41138          0     201051 
     47095      50277     202010     201010      40244          0     201041 
     47179      50282     202010     201010      40244          0     201041 
     47080      50280     202010     201010      40244          0     201041 
     47182      50279     202010     201010      41161          0     201041 
     47085      50278     202010     201010      41161          0     201041 


Latency: movzx r64,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     88279     100677     202010     201022     201010      24628      99505 
     88112     100488     202010     201049     201010      24636      99509 
     88108     100487     202010     201050     201010      24634      99509 
     88109     100487     202010     201053     201010      24627      99510 
     88111     100488     202010     201055     201010      24622      99510 
     88112     100489     202010     201027     201010      24620      99509 
     88110     100489     202010     201027     201010      24620      99509 
     88113     100487     202010     201027     201010      24620      99509 


Throughput: movzx r64,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     98385     103461     202011     201305         67         70     100057 
     84965     100025     202010     201010          1          1     100000 
    121414     102451     202010     201383         59         62     100036 
     87715     100025     202010     201010          1          1     100000 
     87717     100026     202010     201010          1          1     100000 
     87715     100025     202010     201010          1          1     100000 
     87714     100025     202010     201010          1          1     100000 
     87717     100025     202010     201010          1          1     100000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87942     100291     202010     201010     100000          0          0 
     87716     100033     202010     201010     100000          0          0 
     87718     100036     202010     201010     100000          0          0 
     87722     100037     202010     201010     100000          0          0 
     87704     100019     202010     201010     100000          0          0 
     87706     100022     202010     201010     100000          0          0 
     87704     100020     202010     201010     100000          0          0 
     87702     100018     202010     201010     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87917     100257     202010     201010       1005          0     201037 
     87719     100034     202010     201010       1010          0     201050 
     87721     100035     202010     201010       1010          0     201050 
     87723     100038     202010     201010       1010          0     201053 
     87705     100019     202010     201010       1000          0     201018 
     87706     100019     202010     201010       1000          0     201018 
     87707     100019     202010     201010       1000          0     201022 
     87707     100021     202010     201010       1000          0     201018 


Latency: movzx r64,[m8] / mov [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    390222     444970     202010     201272     301016          0          0 
    388666     443288     202010     201038     301010          0          0 
    388503     443014     202010     201041     301010          0          0 
    388751     443383     202010     201041     301010          0          0 
    389835     444534     202010     201010     301010          0          0 
    388547     443143     202010     201014     301010          0          0 
    389015     443603     202010     201010     301010          0          0 
    388546     443142     202010     201014     301010          0          0 


Throughput: movzx r64,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     47807      50985     202010     201010      50247      50253          0 
     47121      50312     202010     201010      50252      50256          0 
     47210      50315     202010     201010      50253      50256          0 
     47115      50318     202010     201010      50253      50256          0 
     47182      50279     202010     201010      50256      50257          0 
     47083      50280     202010     201010      50256      50257          0 
     47159      50278     202010     201010      50256      50257          0 
     47111      50279     202010     201010      50256      50257          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44253      50511     202010     201010          0          0      50258 
     44152      50312     202010     201010          0          0      50258 
     44064      50278     202010     201010          0          0      50257 
     44111      50279     202010     201010          0          0      50257 
     44074      50279     202010     201010          0          0      50257 
     44096      50278     202010     201010          0          0      50257 
     44092      50279     202010     201010          0          0      50257 
     44084      50281     202010     201010          0          0      50257 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44320      50487     202010     201010      50265          0     201043 
     44072      50311     202010     201010      50268          0     201056 
     44129      50278     202010     201010      50258          0     201045 
     44046      50277     202010     201010      50258          0     201045 
     44120      50278     202010     201010      50258          0     201045 
     68381      54807     202011     201282      48951          2     201509 
     44039      50279     202010     201010      50258          0     201045 
     44138      50278     202010     201010      50258          0     201045 


Latency: movzx r64,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    175558     200212     202010     201040     201010      49372          0 
    175364     199989     202010     201040     201010      49370          0 
    175362     199989     202010     201019     201010      49369          0 
    175366     199989     202010     201019     201010      49369          0 
    207730     202337     202010     201552     201377      49436          0 
    169874     199988     202010     201015     201010      49378          0 
    169873     199989     202010     201018     201010      49370          0 
    169869     199987     202010     201015     201010      49378          0 


Throughput: movzx r64,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87920     100267     202010     201010          1          1     100000 
     87718     100041     202010     201010          1          1     100000 
     87720     100041     202010     201010          1          1     100000 
     87724     100045     202010     201010          1          1     100000 
     87727     100045     202010     201010          1          1     100000 
     87708     100028     202010     201010          1          1     100000 
     87710     100025     202010     201010          1          1     100000 
     87706     100024     202010     201010          1          1     100000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85157     100252     202010     201010     100000          0          0 
     84978     100040     202010     201010     100000          0          0 
     84958     100016     202010     201010     100000          0          0 
     84958     100016     202010     201010     100000          0          0 
     84955     100016     202010     201010     100000          0          0 
     84959     100016     202010     201010     100000          0          0 
     84959     100016     202010     201010     100000          0          0 
     84958     100016     202010     201010     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     94159     100446     202010     201010       1000          0     201025 
     93772     100036     202010     201010       1010          0     201050 
     93766     100036     202010     201010       1010          0     201050 
     93760     100039     202010     201010       1010          0     201053 
     93734     100018     202010     201010       1000          0     201018 
     93741     100018     202010     201010       1000          0     201018 
     93748     100018     202010     201010       1000          0     201018 
     93752     100018     202010     201010       1000          0     201018 


Latency: movzx r64,[m16] / mov [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    388022     442513     202010     201111     301012          1          0 
    388675     443241     202010     201038     301010          1          0 
    389144     443798     202010     201041     301010          1          0 
    388702     443262     202010     201010     301010          1          0 
    388936     443567     202010     201014     301010          1          0 
    388738     443303     202010     201010     301010          1          0 
    415418     445809     202010     201540     301377         58          0 
    376663     443462     202010     201010     301010          1          0 


Throughput: movsxd r64,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     45246      51653     202010     201010      50220      50233          0 
     44169      50324     202010     201010      50248      50255          0 
     44088      50325     202010     201010      50248      50253          0 
     44135      50293     202010     201010      50251      50254          0 
     44073      50294     202010     201010      50251      50254          0 
     44127      50295     202010     201010      50251      50254          0 
     44082      50294     202010     201010      50251      50254          0 
     44112      50295     202010     201010      50251      50254          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44404      50590     202010     201010          0          0      50277 
     44097      50329     202010     201010          0          0      50262 
     44165      50329     202010     201010          0          0      50262 
     44074      50293     202010     201010          0          0      50261 
     44119      50291     202010     201010          0          0      50261 
     44082      50292     202010     201010          0          0      50261 
     44108      50291     202010     201010          0          0      50261 
     44100      50293     202010     201010          0          0      50261 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     43009      50600     202010     201010      50292          0     201046 
     42728      50328     202010     201010      50272          0     201058 
     42772      50328     202010     201010      50272          0     201056 
     42704      50292     202010     201010      50262          0     201045 
     42739      50291     202010     201010      50262          0     201045 
     42706      50293     202010     201010      50262          0     201045 
     42738      50292     202010     201010      50262          0     201045 
     42710      50292     202010     201010      50262          0     201045 


Latency: movsxd r64,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    170051     200182     202010     201045     201010      49377          0 
    169884     199989     202010     201037     201010      49381          0 
    169889     199990     202010     201045     201010      49368          0 
    169887     199989     202010     201034     201010      49383          0 
    169888     199988     202010     201040     201010      49378          0 
    169895     199992     202010     201016     201010      49376          0 
    169891     199989     202010     201016     201010      49376          0 
    169894     199989     202010     201016     201010      49376          0 


Throughput: movsxd r64,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     93974     100270     202010     201010          0          1     100000 
     93747     100018     202010     201010          0          1     100000 
     93769     100036     202010     201010          0          1     100000 
     93780     100042     202010     201010          0          1     100000 
     93784     100038     202010     201010          0          1     100000 
     93766     100019     202010     201010          0          1     100000 
     93760     100021     202010     201010          0          1     100000 
     93756     100019     202010     201010          0          1     100000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87926     100271     202010     201010     100000          0          0 
     87722     100038     202010     201010     100000          0          0 
     87722     100036     202010     201010     100000          0          0 
     87710     100023     202010     201010     100000          0          0 
     87714     100023     202010     201010     100000          0          0 
     87708     100022     202010     201010     100000          0          0 
     87706     100021     202010     201010     100000          0          0 
     87729     100043     202010     201010     100002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85180     100274     202010     201010       1010          0     201046 
     84978     100037     202010     201010       1010          0     201052 
     84976     100035     202010     201010       1010          0     201052 
     84962     100019     202010     201010       1000          0     201018 
     84964     100019     202010     201010       1000          0     201022 
     84964     100020     202010     201010       1000          0     201024 
     84964     100021     202010     201010       1000          0     201024 
     84963     100020     202010     201010       1000          0     201020 


Latency: movsxd r64,[m32] / mov [m32],r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    438468     500039     202010     201038     301010          0          0 
    438444     500017     202010     201046     301014          0          0 
    438470     500043     202010     201110     301016          0          0 
    438444     500008     202010     201016     301014          0          0 
    466865     502480     202010     201540     301377         57          0 
    424718     500006     202010     201010     301010          0          0 
    424728     500013     202010     201010     301010          0          0 
    424730     500008     202010     201014     301010          0          0 


lea r16,[r64+0*rsi+(0 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17110      20180      10211      20140      20111       4512          0 
     16968      19985      10211      20140      20111       4521          0 
     17006      19987      10211      20146      20111       4510          0 
     16996      19985      10211      20141      20111       4521          0 
     16962      19984      10211      20146      20111       4527          0 
     16946      19985      10211      20117      20111       4529          0 
     16978      19986      10211      20117      20111       4515          0 
     17007      19985      10211      20117      20111       4529          0 


lea r16,[r64+0*rsi+(1 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17713      20195      10211      20138      20111       4520          0 
     17554      19986      10211      20146      20111       4522          0 
     17529      19989      10211      20143      20111       4522          0 
     17495      19988      10211      20138      20111       4517          0 
     17505      19987      10211      20118      20111       4515          0 
     17547      19990      10211      20118      20111       4515          0 
     17553      19988      10211      20117      20111       4518          0 
     17519      19987      10211      20117      20111       4518          0 


lea r16,[r64+0*rsi+(4 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18877      20167      10211      20138      20111       4523          0 
     18756      19988      10211      20139      20111       4515          0 
     18771      19988      10211      20117      20111       4518          0 
     18727      19990      10211      20117      20111       4515          0 
     18703      19988      10211      20117      20111       4518          0 
     18738      19987      10211      20117      20111       4515          0 
     18773      19988      10211      20117      20111       4515          0 
     18740      19987      10211      20117      20111       4515          0 


lea r16,[r64+1*rsi+(0 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17120      20182      10211      20142      20111       4527          0 
     16961      19987      10211      20143      20111       4520          0 
     16993      19986      10211      20117      20111       4515          0 
     17014      19986      10211      20117      20111       4515          0 
     16981      19987      10211      20117      20111       4515          0 
     16951      19987      10211      20117      20111       4515          0 
     16965      19986      10211      20117      20111       4515          0 
     17001      19986      10211      20117      20111       4515          0 


lea r16,[r64+1*rsi+(1 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35298      40202      10211      20133      20111       3277          0 
     35029      39987      10211      20128      20115       3269          0 
     35070      39987      10211      20131      20115       3278          0 
     35080      39986      10211      20143      20115       3274          0 
     35022      39986      10211      20115      20115       3264          0 
     35112      39986      10211      20115      20115       3264          0 
     35014      39986      10211      20115      20115       3264          0 
     35097      39986      10211      20115      20115       3264          0 


lea r16,[r64+1*rsi+(4 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35264      40178      10211      20124      20111       3258          0 
     35048      39988      10211      20125      20111       3276          0 
     35048      39988      10211      20134      20111       3272          0 
     35097      39986      10211      20111      20111       3264          0 
     35014      39985      10211      20111      20111       3264          0 
     35104      39985      10211      20111      20111       3264          0 
     35026      39985      10211      20111      20111       3264          0 
     35073      39987      10211      20111      20111       3264          0 


lea r16,[r64+4*rsi+(0 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18249      20173      10211      20156      20111       4524          0 
     18114      19987      10211      20138      20111       4519          0 
     18146      19987      10211      20141      20111       4511          0 
     18123      19988      10211      20145      20111       4524          0 
     18084      19986      10211      20118      20111       4515          0 
     18092      19988      10211      20118      20111       4515          0 
     18131      19986      10211      20118      20111       4515          0 
     18140      19987      10211      20117      20111       4518          0 


lea r16,[r64+4*rsi+(1 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36347      40164      10211      20136      20111       3279          0 
     36263      39986      10211      20136      20115       3257          0 
     36220      39986      10211      20137      20115       3254          0 
     36217      39985      10211      20115      20115       3249          0 
     36263      39986      10211      20115      20115       3249          0 
     36186      39986      10211      20115      20115       3249          0 
     36279      39985      10211      20115      20115       3249          0 
     36186      39985      10211      20115      20115       3249          0 


lea r16,[r64+4*rsi+(4 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36348      40171      10211      20122      20111       3268          0 
     36275      39988      10211      20135      20111       3254          0 
     36198      39986      10211      20111      20111       3249          0 
     36241      39986      10211      20111      20111       3249          0 
     36245      39986      10211      20111      20111       3249          0 
     36194      39986      10211      20111      20111       3249          0 
     46982      41095      10212      20395      20312       3330          0 
     36194      39987      10211      20123      20111       3254          0 


lea r32,[r64+0*rsi+(0 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9544      10193      10211      10154      10111          0          0 
      9365       9988      10211      10148      10111          0          0 
      9375       9988      10211      10146      10111          0          0 
      9381       9988      10211      10115      10111          0          0 
      9373       9988      10211      10115      10111          0          0 
      9361       9988      10211      10115      10111          0          0 
      9352       9988      10211      10115      10111         62          0 
      9056      10378      10211      10202      10153          0          0 


lea r32,[r64+0*rsi+(1 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8662      10186      10211      10136      10111          0          0 
      8501       9986      10211      10142      10111          0          0 
      8499       9988      10211      10139      10111          0          0 
      8491       9988      10211      10119      10111          0          0 
      8477       9987      10211      10119      10111          0          0 
      8475       9988      10211      10119      10111          0          0 
      8469       9988      10211      10119      10111          0          0 
      8473       9988      10211      10119      10111          0          0 


lea r32,[r64+0*rsi+(4 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8927      10183      10211      10197      10111          0          0 
      8748       9991      10211      10139      10111          0          0 
      8738       9990      10211      10146      10111          0          0 
      8744       9989      10211      10147      10111          0          0 
      8752       9989      10211      10116      10111          0          0 
      8760       9989      10211      10116      10111          0          0 
      8772       9988      10211      10116      10111          0          0 
      8773       9989      10211      10116      10111          0          0 


lea r32,[r64+1*rsi+(0 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8617      10162      10211      10149      10111          0          0 
      8472       9986      10211      10140      10111          0          0 
      8478       9986      10211      10142      10111          0          0 
      8490       9986      10211      10144      10111          0          0 
      8500       9987      10211      10117      10111          0          0 
      8506       9986      10211      10117      10111          0          0 
      8496       9986      10211      10115      10111          0          0 
      8488       9985      10211      10115      10111          0          0 


lea r32,[r64+1*rsi+(1 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     24896      30190      10211      10127      10111          0          0 
     24721      29985      10211      10117      10111          0          0 
     24662      29985      10211      10125      10111          0          0 
     24700      29984      10211      10126      10111          0          0 
     24746      29987      10211      10111      10111          0          0 
     24676      29984      10211      10116      10111          0          0 
     24676      29986      10211      10111      10111          0          0 
     24745      29985      10211      10115      10111          0          0 


lea r32,[r64+1*rsi+(4 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     27330      30171      10211      10120      10111          0          0 
     27135      29986      10211      10121      10111          0          0 
     27211      29986      10211      10126      10111          0          0 
     27169      29988      10211      10126      10111          0          0 
     27133      29986      10211      10111      10111          0          0 
     27211      29986      10211      10111      10111          0          0 
     27175      29988      10211      10111      10111          0          0 
     27131      29986      10211      10111      10111          0          0 


lea r32,[r64+4*rsi+(0 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8630      10151      10211      10151      10111          0          0 
      8483       9988      10211      10141      10111          0          0 
      8471       9987      10211      10142      10111          0          0 
      8462       9987      10211      10144      10111          0          0 
      8471       9988      10211      10115      10111          0          0 
      8477       9987      10211      10115      10111          0          0 
      8485       9986      10211      10115      10111          0          0 
      8491       9985      10211      10117      10111          0          0 


lea r32,[r64+4*rsi+(1 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26427      30143      10211      10132      10111          0          0 
     26258      29985      10211      10129      10111          0          0 
     26331      29986      10211      10130      10111          0          0 
     26298      29988      10211      10111      10111          0          0 
     26254      29985      10211      10115      10111          0          0 
     26323      29988      10211      10116      10111          0          0 
     26313      29988      10211      10111      10111          0          0 
     26252      29986      10211      10115      10111          0          0 


lea r32,[r64+4*rsi+(4 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25511      30078      10211      10127      10112          0          0 
     25479      29986      10211      10112      10111          0          0 
     25513      29987      10211      10112      10111          0          0 
     25442      29988      10211      10112      10111          0          0 
     25460      29986      10211      10112      10111          0          0 
     25519      29986      10211      10112      10111          0          0 
     25462      29987      10211      10112      10111          0          0 
     25442      29987      10211      10112      10111          0          0 


lea r64,[r64+0*rsi+(0 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8927      10176      10211      10157      10111          0          0 
      8771       9988      10211      10143      10111          0          0 
      8774       9986      10211      10145      10111          0          0 
      8766       9986      10211      10140      10111          0          0 
      8758       9987      10211      10119      10111          0          0 
      8748       9987      10211      10119      10111          0          0 
      8738       9986      10211      10119      10111          0          0 
      8744       9987      10211      10119      10111          0          0 


lea r64,[r64+0*rsi+(1 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8664      10191      10211      10145      10111          0          0 
      8502       9985      10211      10142      10111          0          0 
      8497       9986      10211      10144      10111          0          0 
      8489       9986      10211      10144      10111          0          0 
      8479       9987      10211      10119      10111          0          0 
      8471       9987      10211      10119      10111          0          0 
      8465       9986      10211      10119      10111          0          0 
      8477       9987      10211      10119      10111          0          0 


lea r64,[r64+0*rsi+(4 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9204      10173      10211      10134      10111          0          0 
      9048       9989      10211      10140      10111          0          0 
      9058       9987      10211      10145      10111          0          0 
      9071       9987      10211      10122      10111          0          0 
      9063       9986      10211      10122      10111          0          0 
      9052       9985      10211      10122      10111          0          0 
      9040       9986      10211      10122      10111          0          0 
      9034       9986      10211      10122      10111          0          0 


lea r64,[r64+1*rsi+(0 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9223      10837      10211      10143      10111          0          0 
      8501       9986      10211      10140      10111          0          0 
      8495       9987      10211      10119      10111          0          0 
      8485       9987      10211      10119      10111          0          0 
      8479       9987      10211      10119      10111          0          0 
      8466       9987      10211      10119      10111          0          0 
      8469       9987      10211      10119      10111          0          0 
      8479       9987      10211      10119      10111          0          0 


lea r64,[r64+1*rsi+(1 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25600      30185      10211      10126      10111          0          0 
     25472      29986      10211      10125      10115          0          0 
     25510      29986      10211      10129      10115          0          0 
     25443      29988      10211      10115      10115          0          0 
     25451      29986      10211      10115      10115          0          0 
     25516      29986      10211      10115      10115          0          0 
     25461      29986      10211      10115      10115          0          0 
     25437      29986      10211      10115      10115          0          0 


lea r64,[r64+1*rsi+(4 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25643      30185      10211      10121      10111          0          0 
     25431      29986      10211      10124      10111          0          0 
     25499      29985      10211      10124      10111          0          0 
     25489      29985      10211      10123      10111          0          0 
     25430      29985      10211      10113      10111          0          0 
     25475      29985      10211      10114      10111          0          0 
     25503      29985      10211      10113      10111          0          0 
     25437      29987      10211      10113      10111          0          0 


lea r64,[r64+4*rsi+(0 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8638      10146      10211      10143      10111          0          0 
      8499       9987      10211      10142      10111          0          0 
      8489       9987      10211      10142      10111          0          0 
      8479       9986      10211      10139      10111          0          0 
      8469       9987      10211      10119      10111          0          0 
      8467       9988      10211      10119      10111          0          0 
      8475       9987      10211      10119      10111          0          0 
      8485       9989      10211      10119      10111          0          0 


lea r64,[r64+4*rsi+(1 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     24916      30419      10211      10122      10111          0          0 
     24664      29985      10211      10132      10115          0          0 
     24727      29986      10211      10142      10115          0          0 
     24719      29986      10211      10115      10115          0          0 
     24662      29986      10211      10120      10115          0          0 
     24700      29986      10211      10115      10115          0          0 
     24739      29986      10211      10115      10115          0          0 
     24679      29986      10211      10115      10115          0          0 


lea r64,[r64+4*rsi+(4 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     28254      30166      10211      10121      10111          0          0 
     28157      29988      10211      10123      10111          0          0 
     28081      29986      10211      10123      10111          0          0 
     28092      29986      10211      10113      10111          0          0 
     28153      29988      10211      10113      10111          0          0 
     28079      29986      10211      10113      10111          0          0 
     28094      29986      10211      10113      10111          0          0 
     28151      29987      10211      10113      10111          0          0 


lea r32,[r64+4*rsi+(1 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     24854      30155      10211      10125      10111          0          0 
     24658      29986      10211      10121      10111          0          0 
     24706      29986      10211      10126      10111          0          0 
     24736      29985      10211      10111      10111          0          0 
     24667      29987      10211      10111      10111          0          0 
     24680      29986      10211      10111      10111          0          0 
     24737      29985      10211      10111      10111          0          0 
     24698      29987      10211      10111      10111          0          0 


lea r64,[r64+4*rsi+(1 bytes)] Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25645      30181      10211      10127      10111          0          0 
     25508      29986      10211      10131      10115          0          0 
     25439      29986      10211      10115      10115          0          0 
     25460      29986      10211      10115      10115          0          0 
     25516      29987      10211      10115      10115          0          0 
     25457      29986      10211      10115      10115          0          0 
     25434      29986      10211      10115      10115          0          0 
     25507      29986      10211      10115      10115          0          0 


lea r32,[4*esi+(0 bytes)] Latency, 64 bit mode

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8400      10198      10211      10133      10111          0          0 
      8232       9988      10211      10145      10111          0          0 
      8243       9989      10211      10122      10111          0          0 
      8241       9989      10211      10122      10111          0          0 
      8233       9988      10211      10122      10111          0          0 
      8227       9989      10211      10122      10111          0          0 
      8220       9991      10211      10122      10111          0          0 
      8210       9989      10211      10122      10111          0          0 


lea r32,[4*esi+(1 bytes)] Latency, 64 bit mode

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8394      10188      10211      10135      10111          0          0 
      8220       9989      10211      10145      10111          0          0 
      8208       9987      10211      10145      10111          0          0 
      8211       9991      10211      10122      10111          0          0 
      8218       9990      10211      10122      10111          0          0 
      8225       9989      10211      10122      10111          0          0 
      8235       9990      10211      10122      10111          0          0 
      8241       9989      10211      10122      10111          0          0 


lea r32,[4*esi+(4 bytes)] Latency, 64 bit mode

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8164      10195      10211      10118      10111          0          0 
      7999       9989      10211      10145      10111          0          0 
      7992       9989      10211      10122      10111          0          0 
      7983       9988      10211      10122      10111          0          0 
      7977       9989      10211      10122      10111          0          0 
      7966       9989      10211      10122      10111          0          0 
      7968       9988      10211      10122      10111          0          0 
      7977       9989      10211      10122      10111          0          0 


lea r32,[r64+0*rsi+(0 bytes)] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4544       5194      10211      10111          0       5000          0 
      4377       5005      10211      10111          0       5000          0 
      4380       5005      10211      10111          0       5000          0 
      4381       5002      10211      10111          0       5000          0 
      4387       5005      10211      10111          0       5000          0 
      4382       5005      10211      10111          0       5000          0 
      4389       5004      10211      10111          0       5000          0 
      4391       5004      10211      10111          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4546       5195      10211      10111          0          0       5001 
      4380       5000      10211      10111          0          0       5001 
      4383       5003      10211      10111          0          0       5001 
      4385       4999      10211      10111          0          0       5001 
      4386       4999      10211      10111          0          0       5001 
      4389       5002      10211      10111          0          0       5001 
      4391       5001      10211      10111          0          0       5001 
      4397       5001      10211      10111          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4416       5190      10211      10111        102          0      10130 
      4259       5002      10211      10111        110          0      10150 
      4261       5001      10211      10111        110          0      10153 
      4255       5000      10211      10111        110          0      10149 
      4254       5002      10211      10111        110          0      10152 
      4252       5000      10211      10111        100          0      10126 
      4250       5003      10211      10111        100          0      10126 
      4242       5001      10211      10111        100          0      10126 


lea r32,[r64+0*rsi+(4 bytes)] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4425       5218      10211      10111          0       5000          0 
      4249       5002      10211      10111          0       5000          0 
      4249       5001      10211      10111          0       5000          0 
      4251       5003      10211      10111          0       5000          0 
      4254       5003      10211      10111          0       5000          0 
      4256       5002      10211      10111          0       5000          0 
      4260       5003      10211      10111          0       5000          0 
      4256       5003      10211      10111          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4572       5207      10211      10111          0          0       5001 
      4391       5001      10211      10111          0          0       5001 
      4385       5003      10211      10111          0          0       5001 
      4383       5001      10211      10111          0          0       5001 
      4383       5001      10211      10111          0          0       5001 
      4378       5002      10211      10111          0          0       5001 
      4377       5002      10211      10111          0          0       5001 
      4371       5001      10211      10111          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4415       5214      10211      10111        102          0      10130 
      4247       5005      10211      10111        110          0      10147 
      4245       5003      10211      10111        110          0      10153 
      4247       5003      10211      10111        110          0      10151 
      4251       5004      10211      10111        100          0      10126 
      4252       5003      10211      10111        100          0      10126 
      4256       5006      10211      10111        100          0      10126 
      4260       5004      10211      10111        100          0      10126 


lea r32,[r64+4*rsi+(0 bytes)] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4762       5436      10211      10111          0       5000          0 
      4385       5002      10211      10111          0       5000          0 
      4384       4999      10211      10111          0       5000          0 
      4385       4999      10211      10111          0       5000          0 
      4389       5000      10211      10111          0       5000          0 
      4393       4999      10211      10111          0       5000          0 
      4395       4998      10211      10111          0       5000          0 
      4392       4999      10211      10111          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4609       5415      10211      10111          0          0       5001 
      4253       4998      10211      10111          0          0       5001 
      4249       4999      10211      10111          0          0       5001 
      4250       4997      10211      10111          0          0       5001 
      4250       5002      10211      10111          0          0       5001 
      4248       4998      10211      10111          0          0       5001 
      4241       4999      10211      10111          0          0       5001 
      4239       5000      10211      10111          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4744       5405      10211      10111        103          0      10129 
      4394       5002      10211      10111        110          0      10154 
      4395       5001      10211      10111        110          0      10150 
      4393       5002      10211      10111        100          0      10126 
      4387       5001      10211      10111        100          0      10126 
      4385       5002      10211      10111        100          0      10126 
      4384       5004      10211      10111        100          0      10126 
      4379       5000      10211      10111        100          0      10126 


lea r32,[r64+4*rsi+(4 bytes)] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8931      10177      10211      10111          0      10000          0 
      8758       9989      10211      10111          0      10000          0 
      8745       9986      10211      10111          0      10000          0 
      8740       9989      10211      10111          0      10000          0 
      8742       9987      10211      10111          0      10000          0 
      8748       9987      10211      10111          0      10000          0 
      8760       9986      10211      10111          0      10000          0 
      8770       9991      10211      10111          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8921      10178      10211      10111          0          0          1 
      8740       9987      10211      10111          0          0          1 
      8740       9987      10211      10111          0          0          1 
      8749       9987      10211      10111          0          0          1 
      8756       9988      10211      10111          0          0          1 
      8768       9989      10211      10111          0          0          1 
      8774       9988      10211      10111          0          0          1 
      8771       9989      10211      10111          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8935      10178      10211      10111        101          0      10124 
      8759       9987      10211      10111        110          0      10144 
      8747       9988      10211      10111        110          0      10145 
      8739       9987      10211      10111        110          0      10143 
      8737       9986      10211      10111        100          0      10122 
      8749       9986      10211      10111        100          0      10122 
      8757       9986      10211      10111        100          0      10122 
      8769       9989      10211      10111        100          0      10122 


lea r64,[r64+0*rsi+(0 bytes)] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5047       5770      10211      10111          0       5000          0 
      4381       4998      10211      10111          0       5000          0 
      4381       5000      10211      10111          0       5000          0 
      4382       4999      10211      10111          0       5000          0 
      4387       4998      10211      10111          0       5000          0 
      4389       4999      10211      10111          0       5000          0 
      4391       4998      10211      10111          0       5000          0 
      4393       4999      10211      10111          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4599       5412      10211      10111          0          0       5001 
      4249       4999      10211      10111          0          0       5001 
      4243       4996      10211      10111          0          0       5001 
      4244       5001      10211      10111          0          0       5001 
      4238       4999      10211      10111          0          0       5001 
      4237       4998      10211      10111          0          0       5001 
      4237       4999      10211      10111          0          0       5001 
      4238       4997      10211      10111          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4587       5406      10211      10111        102          0      10130 
      4242       5000      10211      10111        110          0      10153 
      4240       4998      10211      10111        110          0      10150 
      4241       4999      10211      10111        110          0      10153 
      4245       4998      10211      10111        100          0      10126 
      4244       4999      10211      10111        100          0      10126 
      4248       5000      10211      10111        100          0      10126 
      4252       4999      10211      10111        100          0      10126 


lea r64,[r64+0*rsi+(4 bytes)] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4439       5226      10211      10111          0       5000          0 
      4249       5002      10211      10111          0       5000          0 
      4245       5004      10211      10111          0       5000          0 
      4246       5006      10211      10111          0       5000          0 
      4236       5000      10211      10111          0       5000          0 
      4245       5002      10211      10111          0       5000          0 
      4245       5002      10211      10111          0       5000          0 
      4251       5006      10211      10111          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4536       5168      10211      10111          0          0       5001 
      4383       5001      10211      10111          0          0       5001 
      4385       5003      10211      10111          0          0       5001 
      4380       5001      10211      10111          0          0       5001 
      4373       5001      10211      10111          0          0       5001 
      4375       5002      10211      10111          0          0       5001 
      4376       5001      10211      10111          0          0       5001 
      4379       5001      10211      10111          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4554       5203      10211      10111        101          0      10125 
      4373       5000      10211      10111        110          0      10153 
      4381       5002      10211      10111        110          0      10153 
      4380       5000      10211      10111        100          0      10126 
      4385       4999      10211      10111        100          0      10126 
      4387       5000      10211      10111        100          0      10126 
      4388       4999      10211      10111        100          0      10126 
      4389       5000      10211      10111        100          0      10126 


lea r64,[r64+4*rsi+(0 bytes)] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4558       5192      10211      10111          0       5000          0 
      4391       4998      10211      10111          0       5000          0 
      4391       4997      10211      10111          0       5000          0 
      4391       4999      10211      10111          0       5000          0 
      4389       5000      10211      10111          0       5000          0 
      4384       4997      10211      10111          0       5000          0 
      4385       5000      10211      10111          0       5000          0 
      4381       4998      10211      10111          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4409       5196      10211      10111          0          0       5001 
      4250       5004      10211      10111          0          0       5001 
      4252       5001      10211      10111          0          0       5001 
      4253       5001      10211      10111          0          0       5001 
      4261       5003      10211      10111          0          0       5001 
      4259       5002      10211      10111          0          0       5001 
      4253       5001      10211      10111          0          0       5001 
      4249       5002      10211      10111          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4542       5186      10211      10111        110          0      10143 
      4382       5002      10211      10111        110          0      10152 
      4376       5001      10211      10111        110          0      10150 
      4375       5002      10211      10111        100          0      10126 
      4381       5003      10211      10111        100          0      10126 
      4380       5002      10211      10111        100          0      10126 
      4381       5000      10211      10111        100          0      10126 
      4385       5004      10211      10111        100          0      10126 


lea r64,[r64+4*rsi+(4 bytes)] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8625      10160      10211      10111          0      10000          0 
      8491       9989      10211      10111          0      10000          0 
      8499       9989      10211      10111          0      10000          0 
      8503       9991      10211      10111          0      10000          0 
      8499       9991      10211      10111          0      10000          0 
      8487       9989      10211      10111          0      10000          0 
      8482       9992      10211      10111          0      10000          0 
      8469       9991      10211      10111          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8919      10184      10211      10111          0          0          1 
      8742       9989      10211      10111          0          0          1 
      8754       9991      10211      10111          0          0          1 
      8760       9991      10211      10111          0          0          1 
      8772       9989      10211      10111          0          0          1 
      8780       9992      10211      10111          0          0          1 
     20340      11068      10212      10312          3          2         44 
      8754       9990      10211      10111          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8923      10180      10211      10111        106          0      10133 
      8764       9989      10211      10111        110          0      10140 
      8772       9989      10211      10111        110          0      10141 
      8771       9988      10211      10111        110          0      10143 
      8765       9991      10211      10111        100          0      10118 
      8751       9989      10211      10111        100          0      10118 
      8743       9988      10211      10111        100          0      10118 
      8741       9990      10211      10111        100          0      10118 


lea r32,[rip-relative] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8925      10181      10211      10111          0      10000          0 
      8766       9989      10211      10111          0      10000          0 
      8776       9988      10211      10111          0      10000          0 
      8767       9990      10211      10111          0      10000          0 
      8763       9989      10211      10111          0      10000          0 
      8749       9988      10211      10111          0      10000          0 
      8741       9989      10211      10111          0      10000          0 
      8743       9988      10211      10111          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8643      10185      10211      10111          0          0          1 
      8485       9989      10211      10111          0          0          1 
      8497       9990      10211      10111          0          0          1 
      8497       9989      10211      10111          0          0          1 
      8495       9989      10211      10111          0          0          1 
      8485       9989      10211      10111          0          0          1 
      8477       9989      10211      10111          0          0          1 
      8464       9989      10211      10111          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8699      10239      10211      10111        101          0      10120 
      8499       9991      10211      10111        110          0      10144 
      8503       9990      10211      10111        110          0      10140 
      8495       9991      10211      10111        100          0      10116 
      8487       9989      10211      10111        100          0      10116 
      8477       9990      10211      10111        100          0      10116 
      8472       9989      10211      10111        100          0      10116 
      8471       9989      10211      10111        100          0      10116 


lea r64,[rip-relative] Throughput

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8671      10191      10211      10111          0      10000          0 
      8488       9991      10211      10111          0      10000          0 
      8484       9990      10211      10111          0      10000          0 
      8474       9989      10211      10111          0      10000          0 
      8468       9989      10211      10111          0      10000          0 
      8472       9989      10211      10111          0      10000          0 
      8486       9991      10211      10111          0      10000          0 
      8496       9989      10211      10111          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8918      10180      10211      10111          0          0          1 
      8744       9989      10211      10111          0          0          1 
      8738       9988      10211      10111          0          0          1 
      8750       9989      10211      10111          0          0          1 
      8764       9989      10211      10111          0          0          1 
      8770       9988      10211      10111          0          0          1 
      8777       9989      10211      10111          0          0          1 
      8769       9989      10211      10111          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9189      10818      10211      10111        102          0      10124 
      8471       9989      10211      10111        110          0      10140 
      8465       9989      10211      10111        110          0      10142 
      8477       9989      10211      10111        110          0      10143 
      8485       9988      10211      10111        110          0      10145 
      8493       9990      10211      10111        100          0      10118 
      8506       9988      10211      10111        100          0      10118 
      8501       9989      10211      10111        100          0      10118 


lea r16,[r64+0*rsi+(0 bytes)] + mov, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     28242      30173      20211      30145      30111       7107          0 
     28151      29989      20211      30145      30111       7106          0 
     28101      29988      20211      30143      30111       7114          0 
     28074      29989      20211      30144      30111       7110          0 
     28151      29987      20211      30116      30111       7110          0 
     28099      29987      20211      30116      30111       7110          0 
     28078      29989      20211      30116      30111       7110          0 
     28153      29989      20211      30118      30111       7110          0 


lea r16,[r64+0*rsi+(1 bytes)] + mov, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26482      30154      20211      30129      30111       7114          0 
     26283      29987      20211      30144      30111       7105          0 
     26263      29988      20211      30139      30111       7104          0 
     26335      29986      20211      30140      30111       7103          0 
     26297      29989      20211      30116      30111       7102          0 
     26255      29988      20211      30116      30111       7102          0 
     26331      29990      20211      30116      30111       7102          0 
     26309      29987      20211      30116      30111       7102          0 


lea r16,[r64+4*rsi+(0 bytes)] + mov, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25683      30184      20211      30132      30111       7078          0 
     25455      29987      20211      30138      30111       7085          0 
     25441      29985      20211      30146      30111       7081          0 
     25508      29986      20211      30143      30111       7080          0 
     25475      29986      20211      30122      30111       7080          0 
     25431      29986      20211      30122      30111       7080          0 
     25492      29986      20211      30122      30111       7080          0 
     25495      29986      20211      30122      30111       7080          0 


lea r16,[r64+4*rsi+(1 bytes)] + mov, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42554      50151      20211      30123      30111       6545          0 
     42511      49988      20211      30125      30111       6545          0 
     42412      49987      20211      30125      30111       6549          0 
     42509      49987      20211      30136      30111       6543          0 
     42412      49986      20211      30115      30111       6548          0 
     42509      49986      20211      30115      30111       6548          0 
     42414      49988      20211      30115      30111       6548          0 
     42511      49986      20211      30115      30111       6548          0 


lea r32,[r64+0*rsi+(0 bytes)] + mov, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17848      20366      20211      20141      20111       4595          0 
     17550      19986      20211      20144      20111       4586          0 
     17547      19987      20211      20145      20111       4614          0 
     17511      19987      20211      20115      20111       4606          0 
     17498      19987      20211      20115      20111       4606          0 
     17529      19987      20211      20115      20111       4606          0 
     17559      19987      20211      20115      20111       4606          0 
     17535      19989      20211      20115      20111       4606          0 


lea r32,[r64+0*rsi+(1 bytes)] + mov, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17282      20382      20211      20144      20111       4607          0 
     16971      19987      20211      20147      20115       4591          0 
     17006      19988      20211      20120      20115       4597          0 
     17001      19988      20211      20120      20115       4597          0 
     16969      19987      20211      20120      20115       4597          0 
     16949      19987      20211      20120      20115       4597          0 
     16976      19987      20211      20120      20115       4597          0 
     17009      19987      20211      20120      20115       4597          0 


lea r32,[r64+4*rsi+(0 bytes)] + mov, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18481      20382      20211      20144      20111       4607          0 
     18084      19987      20211      20152      20115       4600          0 
     18086      19988      20211      20147      20115       4591          0 
     18124      19988      20211      20120      20115       4597          0 
     18139      19987      20211      20120      20115       4597          0 
     18102      19987      20211      20120      20115       4597          0 
     18072      19987      20211      20120      20115       4597          0 
     18104      19987      20211      20120      20115       4597          0 


lea r32,[r64+4*rsi+(1 bytes)] + mov, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34114      40147      20211      20119      20111       3250          0 
     33926      39987      20211      20134      20111       3254          0 
     34013      39988      20211      20128      20111       3267          0 
     33920      39987      20211      20111      20111       3258          0 
     33989      39987      20211      20111      20111       3258          0 
     33973      39987      20211      20111      20111       3258          0 
     33930      39987      20211      20111      20111       3258          0 
     34012      39987      20211      20111      20111       3258          0 


lea r64,[r64+0*rsi+(0 bytes)] + mov, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17143      20185      20211      20134      20111       4608          0 
     17006      19989      20211      20140      20111       4588          0 
     16991      19988      20211      20147      20111       4587          0 
     16958      19987      20211      20146      20111       4595          0 
     16950      19990      20211      20119      20111       4595          0 
     16982      19991      20211      20119      20111       4595          0 
     17011      19991      20211      20119      20111       4595          0 
     16986      19990      20211      20119      20111       4595          0 


lea r64,[r64+0*rsi+(1 bytes)] + mov, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17724      20177      20211      20137      20111       4517          0 
     17525      19986      20211      20145      20111       4509          0 
     17494      19988      20211      20145      20111       4524          0 
     17519      19987      20211      20140      20111       4524          0 
     17555      19987      20211      20146      20111       4522          0 
     17545      19987      20211      20116      20111       4521          0 
     17513      19987      20211      20116      20111       4521          0 
     17497      19987      20211      20116      20111       4521          0 


lea r64,[r64+4*rsi+(0 bytes)] + mov, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17634      20152      20211      20135      20111       4506          0 
     17523      19987      20211      20148      20111       4511          0 
     17555      19988      20211      20120      20111       4509          0 
     17545      19987      20211      20120      20111       4509          0 
     17510      19987      20211      20120      20111       4509          0 
     17497      19987      20211      20120      20111       4509          0 
     17534      19987      20211      20120      20111       4526          0 
     17559      19989      20211      20120      20111       4509          0 


lea r64,[r64+4*rsi+(1 bytes)] + mov, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35281      40179      20211      20129      20111       3272          0 
     35017      39988      20211      20129      20111       3270          0 
     35097      39984      20211      20134      20111       3274          0 
     35047      39984      20211      20134      20111       3275          0 
     35048      39985      20211      20111      20111       3267          0 
     35102      39985      20211      20111      20111       3267          0 
     35183      40177      20211      20197      20134       3295          0 
     35985      41016      20211      20303      20178       3292          0 


lea r32,[r64+0*rsi+(0 bytes)] + add, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17292      20386      20211      20140      20111       4604          0 
     16988      19986      20211      20144      20111       4641          0 
     17013      19986      20211      20123      20111       4634          0 
     16983      19986      20211      20123      20111       4634          0 
     16949      19986      20211      20123      20111       4634          0 
     16957      19989      20211      20123      20111       4634          0 
     16993      19986      20211      20123      20111       4634          0 
     17008      19986      20211      20123      20111       4634          0 


lea r32,[r64+0*rsi+(4 bytes)] + add, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17174      20188      20211      20128      20111       4604          0 
     16972      19988      20211      20142      20111       4609          0 
     16948      19989      20211      20140      20111       4601          0 
     16974      19989      20211      20144      20111       4632          0 
     17006      19989      20211      20123      20111       4625          0 
     17000      19989      20211      20123      20111       4625          0 
     16966      19989      20211      20123      20111       4625          0 
     16947      19987      20211      20123      20111       4625          0 


lea r32,[r64+4*rsi+(0 bytes)] + add, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17160      20182      20211      20145      20111       4526          0 
     16960      19987      20211      20121      20111       4517          0 
     16952      19987      20211      20121      20111       4517          0 
     16982      19987      20211      20121      20111       4517          0 
     17011      19987      20211      20121      20111       4517          0 
     16986      19987      20211      20121      20111       4517          0 
     16956      19987      20211      20121      20111       4517          0 
     16954      19987      20211      20121      20111       4517          0 


lea r32,[r64+4*rsi+(4 bytes)] + add, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35185      40147      20211      20123      20111       3237          0 
     35102      39987      20211      20126      20111       3271          0 
     35016      39986      20211      20133      20111       3274          0 
     35111      39988      20211      20114      20111       3270          0 
     35030      39988      20211      20114      20111       3270          0 
     67988      42019      20211      20545      20439       3319          0 
     33918      39988      20211      20114      20111       3271          0 
     34010      39987      20211      20112      20111       3260          0 


lea r64,[r64+0*rsi+(0 bytes)] + add, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17121      20185      20211      20139      20111       4634          0 
     16991      19990      20211      20171      20111       4607          0 
     17006      19988      20211      20128      20111       4619          0 
     16978      19989      20211      20143      20111       4615          0 
     16948      19991      20211      20143      20111       4611          0 
     16964      19990      20211      20122      20111       4616          0 
     16994      19989      20211      20122      20111       4616          0 
     17006      19989      20211      20122      20111       4616          0 


lea r64,[r64+0*rsi+(4 bytes)] + add, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17810      20348      20211      20122      20111       4589          0 
     17529      19990      20211      20145      20111       4578          0 
     17558      19989      20211      20123      20111       4588          0 
     17535      19991      20211      20123      20111       4588          0 
     17501      19990      20211      20123      20111       4588          0 
     17506      19988      20211      20123      20111       4588          0 
     17543      19990      20211      20123      20111       4588          0 
     17561      19989      20211      20123      20111       4588          0 


lea r64,[r64+4*rsi+(0 bytes)] + add, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17696      20183      20211      20127      20111       4604          0 
     17556      19988      20211      20143      20111       4619          0 
     17533      19987      20211      20144      20111       4634          0 
     17501      19988      20211      20123      20111       4625          0 
     17507      19990      20211      20123      20111       4625          0 
     17541      19990      20211      20123      20111       4625          0 
     17559      19989      20211      20123      20111       4625          0 
     17525      19989      20211      20123      20111       4625          0 


lea r64,[r64+4*rsi+(4 bytes)] + add, Latency

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34248      40325      20211      20115      20111       3254          0 
     33951      39986      20211      20132      20111       3259          0 
     34010      39986      20211      20112      20111       3259          0 
     33921      39985      20211      20112      20111       3259          0 
     34012      39987      20211      20112      20111       3259          0 
     33952      39986      20211      20112      20111       3259          0 
     33957      39986      20211      20112      20111       3259          0 
     34008      39986      20211      20112      20111       3259          0 


call_without_return, 64 bit, repeat = 1 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
       366        421          3          5          0          0          0 
         2          4          3          5          0          0          0 
         0          5          3          5          0          0          0 
         6          6          3          5          0          0          0 
         2          5          3          5          0          0          0 
         4          6          3          5          0          0          0 
         0          5          3          5          0          0          0 
         6          7          3          5          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
       359        412          3          5          0          1          0 
         0          3          3          5          0          1          0 
         4          7          3          5          0          1          0 
         2          6          3          5          0          1          0 
         2          6          3          5          0          1          0 
         4          6          3          5          0          1          0 
         2          6          3          5          0          1          0 
         2          6          3          5          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
       363        416          3          5          1          1          4 
         2          2          3          5          1          1          4 
         2          6          3          5          1          1          4 
         0          5          3          5          1          1          4 
         2          7          3          5          1          1          4 
         4          6          3          5          1          1          4 
         4          7          3          5          1          1          4 
         2          5          3          5          1          1          4 


call_without_return, 64 bit, repeat = 4 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
       238        377          6         14          0          0          0 
         4          7          6         14          0          0          1 
         6          8          6         14          0          0          1 
         6         10          6         14          0          0          1 
         6          7          6         14          0          0          1 
         6          7          6         14          0          0          1 
         8         11          6         14          0          0          1 
         4          7          6         14          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
       210        288          6         14          1          4          0 
         6          5          6         14          1          4          0 
         6          7          6         14          1          4          0 
         8          9          6         14          1          4          0 
         6          7          6         14          1          4          0 
         5          7          6         14          1          4          0 
         6          9          6         14          1          4          0 
         6          7          6         14          1          4          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
       208        311          6         14          4          3         10 
         8          9          6         14          4          2         10 
         2          7          6         14          4          2         10 
         6          8          6         14          4          2         10 
         4          8          6         14          4          2         10 
         4          8          6         14          4          2         10 
         8          9          6         14          4          2         10 
         5          8          6         14          4          2         10 


call_without_return, 64 bit, repeat = 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
       333        423         18         50          0          0          0 
        42         47         18         50          0          0          4 
        42         46         18         50          0          0          4 
        38         45         18         50          0          0          4 
        43         45         18         50          0          0          4 
        40         47         18         50          0          0          4 
        42         47         18         50          0          0          4 
        38         46         18         50          0          0          4 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
       333        436         18         50          1         16          0 
        42         47         18         50          5         16          0 
        42         45         18         50          5         16          0 
        39         46         18         50          5         16          0 
        41         44         18         50          5         16          0 
        39         47         18         50          5         16          0 
        42         46         18         50          5         16          0 
        38         46         18         50          5         16          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
       303        416         18         50         16         15         34 
        38         45         18         50         16          7         34 
        36         48         18         50         16          7         34 
        38         44         18         50         16          7         34 
        34         44         18         50         16          7         34 
        38         46         18         50         16          7         34 
        34         44         18         50         16          7         34 
        34         45         18         50         16          7         34 


call_without_return, 64 bit, repeat = 100 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      1820       2264        102        314         11         10          2 
       644        805        102        308         15          5         11 
       311        390        102        306         10          5         18 
       289        359        102        306         14         -3         23 
       284        375        102        310         25          7         16 
       296        350        102        308         13          6         15 
       294        364        102        306         17          2         18 
       290        368        102        306         13          9         14 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      1063       1191        102        306          5        100          0 
       274        293        102        306         27        100          3 
       275        299        102        306         30        100          4 
       280        301        102        306         28        100          3 
       275        292        102        306         31        100          3 
       273        293        102        306         31        100          3 
       278        296        102        306         31        100          3 
       277        301        102        306         29        100          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      1261       1557        102        306        104         95        206 
       250        297        102        306        101         48        206 
       258        302        102        306        100         46        206 
       250        296        102        306        100         48        206 
       254        299        102        306        101         44        206 
       250        294        102        306        101         47        206 
       250        295        102        306        101         46        206 
       248        294        102        306        101         47        206 


call + return + 0 NOPs, 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    531497     541017     202015     301488     501415        103          0 
    475710     560072     202013     301454     501381         42          0 
    457028     538015     202013     301023     501017          0          0 
    457069     538015     202013     301025     501017          0          0 
    457442     538515     202013     301025     501017          0          0 
    488186     540335     202013     301452     501383         63          0 
    439064     533020     202013     301023     501017          0          0 
    439057     533015     202013     301023     501017          0          0 


call + return + 2 NOPs, 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    449523     518985     402014     501391     701316         60          0 
    435803     513022     402013     501020     701013          0          0 
    435805     513025     402013     501020     701013          0          0 
    435807     513024     402013     501020     701013          0          0 
    435805     513024     402013     501020     701013          0          0 
    468916     515528     402013     501443     701380         57          0 
    422602     513031     402013     501020     701013          0          0 
    422638     513089     402013     501020     701013          0          0 


call + return + 8 NOPs, 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    377732     431015    1002013    1101032    1301013          0          0 
    377143     430045    1002013    1101033    1301013          0          0 
    377055     430024    1002013    1101033    1301013          0          0 
    377061     430023    1002013    1101033    1301013          0          0 
    377121     430024    1002013    1101030    1301013          0          0 
    377042     430024    1002013    1101031    1301013          0          0 
    377081     430024    1002013    1101033    1301013          0          0 
    377115     430025    1002013    1101033    1301013          0          0 


call + return + longNOP(2), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    774412     797957     302013     401464     601371         65          0 
    770553     793992     302013     401232     601191         26          0 
    762664     785731     302013     401639     601503         88          0 
    760153     783107     302013     401162     601143         32          0 
    763081     786092     302013     401216     601173         21          0 
    765575     788780     302013     401453     601372         70          0 
    760266     783201     302013     401546     601409         55          0 
    787909     811822     302013     401854     601677        117          0 


call + return + longNOP(3), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    375124     427814     302013     401022     601013          0          0 
    378279     431423     302013     402610     601868        106          0 
    386743     440999     302013     405992     603733        326          0 
    389428     444160     302013     407024     604277        390          0 
    385362     439415     302013     405422     603413        288          0 
    388684     444616     302013     406287     603893        341          0 
    381794     435349     302013     403755     602485        174          0 
    523864     563997     302014     403654     602811        258          0 


call + return + longNOP(5), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    355140     431120     302013     401022     601013          0          0 
    354257     430042     302013     401022     601013          0          0 
    354239     430025     302013     401024     601013          0          0 
    354229     430024     302013     401024     601013          0          0 
    354223     430024     302013     401020     601013          0          0 
    354215     430023     302013     401020     601013          0          0 
    354210     430024     302013     401024     601013          0          0 
    354211     430024     302013     401024     601013          0          0 


call + return + longNOP(8), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    360052     423859     302013     401019     601013          0          0 
    359342     423045     302013     401019     601013          0          0 
    383728     425690     302013     401461     601386         58          0 
    428895     520917     302013     401987     601754        102          0 
    484072     587687     302013     403351     602722        204          0 
    444007     539178     302013     401942     601752         83          0 
    403209     489504     302013     402786     602210        159          0 
    348449     423023     302013     401016     601013          0          0 


push + call + return imm + longNOP(0), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1006342    1184695     302013     605592     905584          1          0 
   1005806    1184050     302013     605594     905585          1          0 
   1017444    1186427     302013     606012     905954         60          0 
    905130    1062849     302014     606169     906094       5152          0 
    426224     517664     302013     605916     905842      41226          0 
    408322     495659     302013     605655     905637      42888          0 
    440106     499922     302013     606099     905996      42701          0 
    402183     503029     302013     605615     905596      42309          0 


push + call + return imm + longNOP(2), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    387763     427994     402013     705795    1005725      46945          0 
    387150     427220     402013     705796    1005725      47001          0 
    387346     427542     402013     705940    1005787      46898          0 
    388187     428360     402013     706319    1005950      47003          0 
    393078     433867     402013     708779    1006998      47116          0 
    387453     427547     402013     705928    1005789      46962          0 
    390318     430826     402013     706779    1006142      46999          0 
    418681     430524     402013     706594    1006230      46962          0 


push + call + return imm + longNOP(5), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    371061     437032     402013     705682    1005660      42758          0 
    370420     436084     402013     705708    1005663      42734          0 
    370432     436028     402013     705682    1005662      42808          0 
    370408     436030     402013     705680    1005660      42696          0 
    370351     436021     402013     705660    1005654      42735          0 
    370397     436028     402013     705684    1005657      42807          0 
    400084     438615     402013     706128    1006027      42850          0 
    359150     436029     402013     705678    1005658      42714          0 


call register + return + longNOP(0), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1151863    1355952     202006     301011     501006          0          0 
   1151571    1355673     202006     301014     501006          0          0 
   1151640    1355712     202006     301008     501006          0          0 
   1151629    1355648     202006     301009     501006          0          0 
   1151189    1355190     202006     301011     501006          0          0 
   1151290    1355338     202006     301012     501006          0          0 
   1150515    1354358     202006     301011     501006          0          0 
   1174707    1364142     202007     301401     501303         69          0 


call register + return + longNOP(2), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    517936     590655     302006     401014     601006          1          0 
    516461     588973     302006     401014     601006          1          0 
    516421     588929     302006     401012     601006          1          0 
    516401     588905     302006     401012     601006          1          0 
    561016     639869     302006     401739     601275         32          0 
    517297     589924     302006     401012     601006          0          0 
    517369     590006     302006     401012     601006          0          0 
    517410     590053     302006     401012     601006          0          0 


call register + return + longNOP(5), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    476007     542847     302006     401015     601006          1          0 
    474543     541174     302006     401015     601006          1          0 
    474556     541179     302006     401015     601006          1          0 
    686746     783236     302006     405342     603143        272          0 
    567287     647289     302006     403357     602278        164          0 
    474153     540705     302006     401013     601006          0          0 
    474792     541484     302006     401013     601006          0          0 
    474940     541589     302006     401013     601006          0          0 


call memory + return + longNOP(0), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1494772    1631483     202004     414903     601695        132          0 
   1379074    1623442     202003     414156     601003          0          0 
   1409316    1626964     202003     414536     601371         58          0 
   1337072    1623152     202003     414129     601003          0          0 
   1347872    1636367     202003     418953     601003          0          0 
   1374713    1668902     202003     432007     601003          0          0 
   1375684    1670059     202003     432007     601003          0          0 
   1390267    1665655     202004     430256     601304         69          0 


call memory + return + longNOP(2), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    596973     636880     302003     501022     701003          0          0 
    595280     635087     302003     501043     701003          3          1 
    594814     634587     302003     501012     701003          0          0 
    595374     635164     302003     501012     701003          0          0 
    594816     634553     302003     501012     701003          0          0 
    595306     635064     302003     501012     701003          0          0 
    594889     634629     302003     501012     701003          0          0 
    616696     637325     302003     501423     701371         58          0 


call memory + return + longNOP(5), 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1232471    1380104     302004     612376     701349         71          0 
    496982     566776     302003     501015     701003          0          0 
    496461     566204     302003     501012     701003          0          0 
    497188     566970     302003     501012     701003          0          0 
    496614     566308     302003     501012     701003          0          0 
    497131     566959     302003     501012     701003          0          0 
    496526     566274     302003     501012     701003          0          0 
    497517     567334     302003     501012     701003          0          0 


jmp (1 per 16 bytes), 64 bit

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    150617     177500     102011     101011          0          0          0 
    147879     174034     102011     101011          0          0          0 
    147813     174014     102011     101011          0          0          0 
    147780     174013     102011     101011          0          0          0 
    147844     174016     102011     101011          0          0          0 
    147850     174015     102011     101011          0          0          0 
    147781     174014     102011     101011          0          0          0 
    147812     174016     102011     101011          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    150256     177066     102011     101011          0          0          1 
    148642     175032     102011     101011          0          0          1 
    148676     175014     102011     101011          0          0          1 
    148710     175013     102011     101011          0          0          1 
    148649     175015     102011     101011          0          0          1 
    161156     178334     102012     101300          4          2         64 
    148666     175014     102011     101011          0          0          1 
    148708     175013     102011     101011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    150231     177068     102011     101011     101004          0     101017 
    147868     174034     102011     101011     101004          0     101016 
    147852     174019     102011     101011     101003          0     101014 
    178471     179256     102012     101314     101165          1     101366 
    146958     173032     102011     101011     101003          0     101016 
    146956     173017     102011     101011     101003          0     101014 
    147020     173018     102011     101011     101003          0     101014 
    146974     173018     102011     101011     101003          0     101014 


jmp (2 per 16 bytes), 64 bit

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    200099     243224     102011     101331         39         50          1 
    198763     241646     102011     101408         69         70          7 
    199610     242416     102011     101548         76         81          0 
    203686     247228     102011     101251         30         49          1 
    183427     222921     102011     101085         35         22          5 
    175021     212535     102011     101083         43         20          0 
    186240     226148     102011     101103         38         35          0 
    217347     263887     102011     101043          9         12          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    191938     226102     102011     101011          0          0          1 
    190300     224019     102011     101011          0          0          1 
    190269     224019     102011     101011          0          0          1 
    190282     224022     102011     101011          0          0          1 
    191168     225024     102011     101011          0          0          1 
    197688     224785     102012     101212          3          2         42 
    190280     224019     102011     101011          0          0          1 
    190269     224019     102011     101011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    198025     226048     102011     101011     101003          0     101015 
    197290     225016     102011     101011     101002          0     101013 
    197351     225019     102011     101011     101002          0     101014 
    197316     225019     102011     101011     101002          0     101013 
    197271     225017     102011     101011     101002          0     101013 
    197322     225019     102011     101011     101002          0     101013 
    197344     225018     102011     101011     101002          0     101013 
    197282     225020     102011     101011     101002          0     101013 


jmp (3 per 16 bytes), 64 bit

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    192808     220096     102011     101011          0          0          0 
    192049     219040     102011     101011          0          0          0 
    192090     219041     102011     101011          0          0          0 
    192078     219020     102011     101011          0          0          0 
    192041     219020     102011     101011          0          0          0 
    223276     221325     102011     101378         57         61          1 
    186062     219021     102011     101011          0          0          0 
    186048     219024     102011     101011          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    192809     220610     102011     101011          0          0          1 
    192051     219018     102011     101011          0          0          1 
    192080     219017     102011     101011          0          0          1 
    192065     219019     102011     101011          0          0          1 
    192026     219019     102011     101011          0          0          1 
    192034     219022     102011     101011          0          0          1 
    192068     219019     102011     101011          0          0          1 
    192083     219020     102011     101011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    192803     220095     102011     101011     101003          0     101015 
    192085     219041     102011     101011     101003          0     101015 
    192105     219040     102011     101011     101003          0     101015 
    192053     219019     102011     101011     101002          0     101013 
    192019     219019     102011     101011     101002          0     101013 
    192049     219022     102011     101011     101002          0     101013 
    222538     221345     102011     101378     101145          2     101418 
    186021     219019     102011     101011     101002          0     101013 


jmp (4 per 16 bytes), 64 bit

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    202423     216072     102011     101011          0          0          0 
    201544     215043     102011     101011          0          0          0 
    201536     215022     102011     101011          0          0          0 
    201594     215021     102011     101011          0          0          0 
    201522     215022     102011     101011          0          0          0 
    201538     215019     102011     101011          0          0          0 
    201594     215021     102011     101011          0          0          0 
    201518     215020     102011     101011          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    177866     216126     102011     101011          0          0          1 
    177138     215045     102011     101011          0          0          1 
    177121     215024     102011     101011          0          0          1 
    177122     215023     102011     101011          0          0          1 
    197629     228452     102012     101307          4          2         63 
    204724     248521     102011     101011          0          0          1 
    205206     249166     102011     101011          0          0          1 
    205232     249092     102011     101011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    192166     226255     102011     101011     101003          0     101015 
    191164     225045     102011     101011     101003          0     101015 
    191184     225024     102011     101011     101002          0     101013 
    191173     225021     102011     101011     101002          0     101013 
    191135     225020     102011     101011     101002          0     101013 
    191121     225020     102011     101011     101002          0     101013 
    191160     225023     102011     101011     101002          0     101013 
    191186     225020     102011     101011     101002          0     101013 


jmp (5 per 16 bytes), 64 bit

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    301156     354761     102011     101011          0          0          0 
    300748     353980     102011     101011          0          0          0 
    302099     355688     102011     101011          0          0          0 
    299669     352707     102011     101011          0          0          0 
    299557     352694     102011     101011          0          0          0 
    299796     352860     102011     101011          0          0          0 
    299702     352859     102011     101011          0          0          0 
    300076     353198     102011     101011          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    300863     354320     102011     101011          0          0          1 
    299833     352996     102011     101011          0          0          1 
    300452     353664     102011     101011          0          0          1 
    300034     353211     102011     101011          0          0          1 
    300587     353852     102011     101011          0          0          1 
    300325     353525     102011     101011          0          0          1 
    300004     353185     102011     101011          0          0          1 
    301158     354490     102011     101011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    336795     357288     102011     101378     101137          2     101409 
    299887     353035     102011     101011     101003          0     101015 
    300568     353852     102011     101011     101001          0     101012 
    300327     353528     102011     101011     101001          0     101012 
    299988     353187     102011     101011     101001          0     101012 
    301159     354492     102011     101011     101002          0     101013 
    299756     352933     102011     101011     101002          0     101013 
    300353     353527     102011     101011     101002          0     101013 


jmp (6 per 16 bytes), 64 bit

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    398512     440009     102011     101011          0          0          0 
    397136     438250     102011     101011          0          0          0 
    397025     438225     102011     101011          0          0          0 
    397126     438230     102011     101011          0          0          0 
    397049     438230     102011     101011          0          0          0 
    397082     438230     102011     101011          0          0          0 
    435597     442861     102012     101319         66         72          3 
    398559     439820     102011     101011          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    413610     442319     102011     101378          5          8         88 
    372314     438259     102011     101011          0          0          1 
    372270     438226     102011     101011          0          0          1 
    372217     438231     102011     101011          0          0          1 
    416878     455458     102012     101444          3          3         91 
    377157     444035     102011     101011          0          0          1 
    377649     444525     102011     101011          0          0          1 
    406341     445922     102011     101378          5          8         88 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    385714     440013     102011     101011     101002          0     101014 
    384250     438251     102011     101011     101002          0     101014 
    384319     438227     102011     101011     101001          0     101012 
    384224     438230     102011     101011     101001          0     101012 
    384315     438232     102011     101011     101001          0     101012 
    416500     441067     102011     101378     101125          2     101401 
    372296     438232     102011     101011     101001          0     101012 
    372228     438231     102011     101011     101001          0     101012 


jmp (8 per 16 bytes), 64 bit

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    464476     546926     102011     101011          0          0          0 
    490562     551812     102012     101322         69         72          3 
    466188     548761     102011     101011          0          0          0 
    466117     548777     102011     101011          0          0          0 
    490169     550145     102011     101378         57         61          1 
    451410     548057     102011     101011          0          0          0 
    451449     548073     102011     101011          0          0          0 
    451485     548081     102011     101011          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    464964     547546     102011     101011          0          0          1 
    464479     546731     102011     101011          0          0          1 
    464078     546355     102011     101011          0          0          1 
    464685     547030     102011     101011          0          0          1 
    464161     546366     102011     101011          0          0          1 
    475048     547466     102012     101220          3          2         47 
    464165     546365     102011     101011          0          0          1 
    526704     598383     102012     102357          3          4        293 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    465520     548213     102011     101011     101002          0     101014 
    466966     549666     102011     101011     101002          0     101014 
    490484     551670     102011     101378     101132          2     101401 
    453087     550023     102011     101011     101002          0     101013 
    452271     549030     102011     101011     101002          0     101013 
    451405     548024     102011     101011     101001          0     101012 
    451382     548022     102011     101011     101001          0     101012 
    451418     548028     102011     101011     101001          0     101012 


jmp register + lea, 64 bit

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    184547     203685     202011     201011          0     100003          0 
    182652     201576     202011     201011          1     100003          0 
    182639     201552     202011     201011          0     100002          0 
    182646     201552     202011     201011          0     100002          0 
    182640     201552     202011     201011          0     100002          0 
    182633     201554     202011     201011          0     100002          0 
    182616     201550     202011     201011          0     100002          0 
    182606     201552     202011     201011          0     100003          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    173025     203688     202011     201011          0          0          1 
    171237     201587     202011     201011          0          0          1 
    214038     239796     202012     201314          3          4         74 
    180234     212266     202011     201466         -1          0        110 
    176125     207360     202011     201168          0          0         39 
    171235     201575     202011     201011          0          0          1 
    171219     201558     202011     201011          0          0          1 
    171213     201552     202011     201011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    173044     203707     202011     201011     101002          0     201019 
    171613     202022     202011     201107     101064          0     201184 
    171341     201704     202011     201043     101022          0     201072 
    172373     202918     202011     201299     101191          0     201513 
    171861     202315     202011     201171     101109          0     201295 
    172777     203392     202011     201395     101259          0     201689 
    172904     203542     202011     201427     101279          0     201732 
    171346     201705     202011     201043     101023          0     201071 


jmp memory + lea + mov, 64 bit

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    191664     204493     302011     501011          0     100011      82955 
    188998     201614     302011     501011          0     100007      84005 
    188953     201560     302011     501011          0     100007      83006 
    188930     201563     302011     501011          0     100007      84004 
    188900     201558     302011     501011          0     100007      83006 
    188910     201559     302011     501011          0     100007      84004 
    204635     218303     302011     501135         14     100491      83002 
    195857     209000     302011     501270         36     100173      80739 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   1330458    1335888     302014     502115     177226     140093        249 
    178766     203946     302011     501093      92504     100007         32 
    199104     227108     302011     501148      99169     100686         52 
    176766     201583     302011     501011     100001     100005          1 
    176746     201563     302011     501011     100004     100005          1 
    176746     201565     302011     501011     100001     100005          1 
    176746     201565     302011     501011     100004     100005          1 
    176742     201564     302011     501011     100001     100005          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    179482     204694     302011     501017     122498      16068     301150 
    176758     201583     302011     501011     120213      17003     301039 
    223462     213113     302012     501306     123235      16527     302734 
    176748     201562     302011     501011     120219      17003     301032 
    176744     201560     302011     501011     122322      16059     301032 
    176740     201557     302011     501011     120199      17003     301032 
    176742     201562     302011     501011     122327      16008     301032 
    176742     201566     302011     501011     120225      17003     301032 


conditional jump, taken=yes, 2 per 16 bytes, 64 bit

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    193345     227594     103011     102011          0          0          0 
    191130     225031     103011     102011          0          0          0 
    191119     225011     103011     102011          0          0          0 
    191151     225011     103011     102011          0          0          0 
    191171     225013     103011     102011          0          0          0 
    191139     225013     103011     102011          0          0          0 
    191105     225012     103011     102011          0          0          0 
    191131     225013     103011     102011          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    192364     220343     103011     102075          0          0       1018 
    191624     218567     103011     102107          0          0       1036 
    189825     217340     103011     102235          0          0       1086 
    192377     219359     103011     102299          0          0       1110 
    192877     219934     103011     102203          0          0       1075 
    191189     218054     103011     102171          0          0       1061 
    193198     220360     103011     102715          0          0       1268 
    193466     220613     103011     103698          0          0       1633 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    210257     224360     103011     102011     101527          0     103255 
    208176     222038     103011     102011     101004          0     102015 
    208067     222020     103011     102011     101002          0     102013 
    208132     222020     103011     102011     101002          0     102013 
    208114     222017     103011     102011     101002          0     102013 
    208076     222018     103011     102011     101002          0     102013 
    208160     222021     103011     102011     101002          0     102013 
    208062     222019     103011     102011     101002          0     102013 


conditional jump, taken=no, 2 per 16 bytes, 64 bit

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44947      51307     203011     202011      50494          0          0 
     44425      50620     203011     202011      50480          0          0 
     44355      50623     203011     202011      50473          0          0 
     44417      50622     203011     202011      50477          0          0 
     44369      50622     203011     202011      50473          0          0 
     44369      50582     203011     202011      50480          0          0 
     44349      50580     203011     202011      50480          0          0 
     44347      50580     203011     202011      50480          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     43605      51307     203011     202011          0          0          1 
     42974      50623     203011     202011          0          0          1 
     43037      50629     203011     202011          0          0          1 
     42966      50621     203011     202011          0          0          1 
     42998      50580     203011     202011          0          0          1 
     42929      50580     203011     202011          0          0          1 
     43004      50581     203011     202011          0          0          1 
     42923      50579     203011     202011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     42238      51222     203011     202011      50552          0     202047 
     41650      50619     203011     202011      50536          0     202061 
     41746      50619     203011     202011      50536          0     202061 
     41650      50624     203011     202011      50535          0     202057 
     41715      50581     203011     202011      50530          0     202045 
     41612      50581     203011     202011      50530          0     202045 
     41715      50581     203011     202011      50530          0     202045 
     41614      50580     203011     202011      50530          0     202045 


conditional jump, taken=alternate, 1 per 16 bytes, 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     85938      92298     304011     303205     303054      53419        993 
    198963     212306     104011     105258     103462        888       1002 
     93574     101435     304011     304167     303149      52899        998 
    199750     213587     104011     104423     103511        909       1002 
    113266     121597     304011     304748     303718      54379       1000 
    227899     243391     104011     107310     105785       1141        999 
    164893     176260     304011     309353     306094      54056       1004 
    219400     234472     104011     105757     104941       1086        992 
    115619     123395     304011     305273     304152      52513       1003 
    193369     206513     104011     104975     104073        997        999 


conditional jump, taken=alternate, 2 per 16 bytes, 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     48876      52095     204011     203118     203011      50704       1000 
    211903     226111     104011     106209     103011       1006       1002 
     49164      52407     204011     204407     203011      50815        996 
    209897     223964     104011     103389     103043       1004       1001 
     48338      51529     204011     203300     203011      50797       1001 
    209237     223259     104011     103213     103043       1005       1000 
     48582      51790     204011     203398     203043      50835       1000 
    209098     223113     104011     103163     103011       1001       1000 
     48481      51683     204011     203395     203043      50791       1001 
    209256     223282     104011     103211     103043       1005       1000 


conditional jump, taken=alternate, 3 per 16 bytes, 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     64305      68808     204011     203139     203071      52131       1002 
    197706     211605     104011     106364     103432        528       1004 
     60964      65092     204011     203783     203113      52004       1000 
    204072     217663     104011     103623     103011          5       1000 
     51615      55105     204011     203057     203011      51963       1001 
    203541     217102     104011     103179     103011          4       1000 
     51621      55104     204011     203058     203011      51963       1001 
    203539     217106     104011     103179     103011          4       1000 
     51591      55064     204011     203043     203011      51979       1001 
    203529     217105     104011     103179     103011          4       1000 


conditional jump, taken=alternate, 4 per 16 bytes, 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     95083     101447     204011     203037     203011      29986       1000 
    213296     227502     104011     109221     103043       1396       1003 
    115821     123807     204011     203953     203380      47048        995 
    239112     255323     104011     103922     103509        498       1003 
    106356     113503     204011     203424     203196      45127        998 
    252343     269418     104011     103869     103628        759       1001 
     95138     101517     204011     203151     203043      29991        997 
    222031     236838     104011     103147     103043        239       1000 
     94702     101025     204011     203024     203011      29998       1001 
    264170     234879     104012     103472     103214        890       1001 


conditional jump, taken=alternate, 5 per 16 bytes, 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     95660     102051     204011     203095     203011      29934        993 
    355080     378825     104011     104005     103011          2       1003 
     97190     103713     204011     203578     203011      29900        990 
    340322     363055     104011     103450     103011          2       1001 
     95043     101414     204011     203209     203011      29974        998 
    335893     358320     104011     103029     103011       1001       1001 
     94678     101027     204011     203024     203011      29998       1001 
    335850     358274     104011     103015     103011          1       1001 
     94682     101028     204011     203024     203011      29998       1001 
    467976     357081     104012     103460     103212         62       1001 


conditional jump, taken=alternate, 6 per 16 bytes, 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     95152     101515     170011     169084     169011      50086        996 
    449584     479660     104011     103997     103011          3       1000 
     96851     103332     170011     169398     169011      49995        993 
    578491     617108     104011     103171     103011        501       1001 
     95046     101409     170011     169164     169011      50018        998 
    765653     789993     104012     103397     103268        588       1001 
    105176     112547     170011     169554     169259      56478        994 
    552968     589958     104011     103646     103418        549       1000 
     95041     101374     170011     169136     169011      50010        997 
    765769     713710     104013     103839     103626        668       1001 


conditional jump, taken=alternate, 8 per 16 bytes, 64 bit

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     95386     101771     104011     103166     103011      43560        988 
    568134     606086     104011     103636     103011          2       1000 
     97926     104454     104011     103530     103011      43386        987 
    685581     630313     104015     104668     104318        458        999 
     96238     102660     104011     103320     103011      43516        994 
    854633     911758     104011     103042     103011          2       1000 
     94930     101262     104011     103073     103011      43630        998 
    682482     728160     104011     104102     103990        305        996 
     95283     101639     104011     103157     103011      43587        989 
    783164     835566     104011     103594     103542        261        999 


jecxz, taken=alternate, 2 per 16 bytes, 64 bit mode

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    194816     222214     102007     202111     201007      26566          1 
    194711     222041     102007     201017     201007      26542          1 
     68821      78500     202007     302611     301007      50665          1 
     66170      75435     202007     301042     301007      50481          1 
    194650     222010     102007     202865     201007      28644          1 
    196533     224096     102007     201135     201007      29010          1 
     66476      75844     202007     301870     301007      50571          1 
     66176      75459     202007     301072     301007      50482          1 
    197471     225206     102007     201355     201007      29024          1 
    197497     225182     102007     201282     201007      29021          1 


jrcxz, taken=alternate, 2 per 16 bytes, 64 bit mode

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    199771     227783     102007     202140     201007      27388          1 
    206780     224715     102008     201456     201298      27414          1 
     69682      79434     202007     302479     301007      50606          1 
     66171      75438     202007     301042     301007      50481          1 
    197114     224829     102007     202512     201007      29115          1 
    196448     224050     102007     201084     201007      29006          1 
     66390      75703     202007     301658     301007      50549          1 
     66156      75404     202007     301034     301007      50477          1 
    195660     223176     102007     201319     201007      28025          1 
    196527     224112     102007     201190     201007      29012          1 


loop, taken=alternate, 2 per 16 bytes, 64 bit mode

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    439701     501442     302005     901005     100002     150001          0 
    439376     501063     302005     901005     100002     150000          0 
    442237     504312     202005     801005     100097     150154          0 
    440242     502041     202005     801005     100001     150001          0 
    463405     506220     302005     901372     100142     150198          1 
    425610     501025     302005     901005     100002     150002          0 
    426946     502605     202005     801005     100023     150032          0 
    426599     502202     202005     801005     100006     150014          0 
    425780     501245     302005     901005     100007     150014          0 
    425586     501025     302005     901005     100002     150002          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    460546     504438     302005     901372          6          8     150086 
    425646     501065     302005     901005          0          0     149999 
    452268     508262     202006     801298          3          4     149323 
    426466     502042     202005     801005          0          0     150000 
    427755     503557     302005     901005          0          0     150095 
    425693     501124     302005     901005          0          0     149999 
    427299     503009     202005     801005          0          0     150036 
    426629     502220     202005     801005          0          0     150009 
    426018     501507     302005     901005          0          0     150013 
    425623     501046     302005     901005          0          0     150001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    470058     501424     302005     901005     301012          0     901031 
    469672     501101     302005     901005     301019          0     901041 
    483049     505703     202006     801206     301727          2     803142 
    470550     502041     202005     801005     301008          0     801016 
    471014     502471     302005     901005     301301          0     901780 
    469638     501024     302005     901005     301005          0     901019 
    470945     502445     202005     801005     301089          0     801253 
    470833     502261     202005     801005     301056          0     801171 
    469751     501199     302005     901005     301042          0     901113 
    490588     503410     302005     901372     301162          2     901490 


loop, taken=10, 2 per 16 bytes, 64 bit mode

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3583819    4113642    1202007    7207771    7201374    1000434     100430 
   3483857    4101184    1202007    7201103    7201007    1000007     100004 
   3465397    4110036    1202008    7202850    7202047    1001151     100016 
   3282936    4104116    1202007    7201600    7201374    1000079     100004 
   3185123    4101026    1202007    7201019    7201007    1000001     100001 
   3221309    4121124    1202009    7203516    7202168    1008475     100038 
   3185157    4101066    1202007    7201043    7201007    1000002     100001 
   3275734    4115146    1202007    7202498    7201723    1006391     100033 


loope, alternate, 2 per 16 bytes, 64 bit mode

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    513113     604061     303005    1302061     252175     249999          3 
    544506     641128     303005    1302637     265762     250598          0 
    513674     604682     203005    1202005     251397     250895          0 
    511440     602047     203005    1202005     251002     250503          0 
    512263     603023     303005    1302005     251268     250274          0 
    547473     604697     303006    1302582     251146     250136          4 
    496286     602444     203005    1202005     251057     250558          0 
    496042     602195     203005    1202005     251028     250526          0 
    495230     601262     303005    1302005     251029     250030          0 
    495090     601027     303005    1302005     251004     250002          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    544966     601439     303005    1302005          0          0     199004 
    544589     601067     303005    1302005          0          0     199004 
    547691     604418     203005    1202005          0          0     199188 
    570828     604487     203005    1202372          5          8     199094 
    529954     604384     303005    1302005          0          0     199252 
    564893     604295     303006    1302294          3          3     198808 
    529601     603975     203005    1202005          0          0     199131 
    527956     602108     203005    1202005          0          0     199009 
    554344     604249     303005    1302372          5          8     199129 
    510570     601068     303005    1302005          0          0     199004 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    534575     602254     303006    1302206     402102          2    1302310 
    527058     601071     303005    1302005     402009          0    1302030 
    530412     604903     203005    1202005     401982          0    1204499 
    527909     602048     203005    1202005     401506          0    1202022 
    528198     602365     303005    1302005     402206          0    1302999 
    527032     601028     303005    1302005     402005          0    1302024 
    528338     602514     203005    1202005     401588          0    1202428 
    551286     605571     203005    1202372     401770          2    1203127 
    510824     601353     303005    1302005     402050          0    1302272 
    510539     601028     303005    1302005     402005          0    1302024 


loopne, alternate, 2 per 16 bytes, 64 bit mode

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    527356     601414     302005    1301027    1301005     251004     100003 
    527049     601069     302005    1301031    1301005     251004     100003 
    530320     604800     202005    1203413    1201005     250887     100247 
    547046     604776     202005    1201799    1201372     250614     100042 
    512109     602881     302005    1302423    1301005     251253     100162 
    543198     605711     302006    1301580    1301323     251723     100024 
    512079     602838     202005    1201658    1201005     250613     100073 
    511597     602279     202005    1201240    1201005     250540     100027 
    530407     604248     302005    1301737    1301378     251119     100038 
    495090     601093     302005    1301049    1301005     251007     100005 


cmp + conditional jump, alternate, 2 per 16 bytes

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    186937     226907     202007     101007          0          1          0 
     46191      56122     302007     201007      49808          1          0 
    180099     218643     202007     101007          0          1          0 
     42380      51389     302007     201007      49993          1          0 
    182958     222113     202007     101007          0          1          0 
     42061      51113     302007     201007      49982          1          0 
    182970     222104     202007     101007          0          1          0 
     42087      51078     302007     201007      49981          1          0 
    182934     222101     202007     101007          0          1          0 
     42105      51076     302007     201007      49981          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    191900     225901     202007     101007          0          0          1 
     47548      55931     302007     201007          0          0          1 
    189267     222838     202007     101007          0          0          1 
     43384      51026     302007     201007          0          0          1 
    187865     221150     202007     101007          0          0          1 
     42960      50623     302007     201007          0          0          1 
    187013     220130     202007     101007          0          0          1 
     42990      50600     302007     201007          0          0          1 
    186966     220119     202007     101007          0          0          1 
     43012      50579     302007     201007          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    198156     225934     202007     101007     101372          0     101942 
     47647      54396     302007     201007      51567          0     202847 
    196311     223844     202007     101007     101288          0     102505 
     44697      50994     302007     201007      50672          0     201613 
    197437     225176     202007     101007     101067          0     101338 
     44431      50621     302007     201007      50544          0     201059 
    197390     225152     202007     101007     101047          0     101236 
     44397      50582     302007     201007      50532          0     201041 
    197409     225150     202007     101007     101047          0     101236 
     44342      50579     302007     201007      50532          0     201041 


test + conditional jump, alternate, 2 per 16 bytes

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     45149      51443     302007     201007      50396          1          0 
    198268     226123     202007     101007          0          1          0 
     45032      51375     302007     201007      50455          1          0 
    188730     215205     202007     101007          0          1          0 
     44320      50596     302007     201007      50485          1          0 
    189840     216488     202007     101007          0          1          0 
     44432      50636     302007     201007      50478          1          0 
    189786     216470     202007     101007          0          1          0 
     44401      50598     302007     201007      50483          1          0 
    189818     216468     202007     101007          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     45176      51460     302007     201007          0          0          1 
    196999     224703     202007     101007          0          0          1 
     47819      54497     302007     201007          0          0          1 
    193347     220502     202007     101007          0          0          1 
     44384      50652     302007     201007          0          0          1 
    193932     221121     202007     101007          0          0          1 
     44332      50612     302007     201007          0          0          1 
    193900     221114     202007     101007          0          0          1 
     44422      50638     302007     201007          0          0          1 
    192982     220116     202007     101007          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     49101      52398     302007     201007      50616          0     201041 
    211598     225719     202007     101007     101528          0     103597 
     50914      54345     302007     201007      51561          0     202892 
    210519     224558     202007     101007     101222          0     102138 
     47434      50639     302007     201007      50551          0     201223 
    210134     224145     202007     101007     101043          0     101211 
     47406      50608     302007     201007      50535          0     201141 
    208368     222264     202007     101007     101177          0     101830 
     47387      50579     302007     201007      50532          0     201041 
    208539     222456     202007     101007     101177          0     101830 


add + conditional jump, alternate, 2 per 16 bytes

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88935     101421     302007     201007      49828          1          0 
    197457     225195     202007     101007          0          1          0 
     88537     100973     302007     201007      49793          1          0 
    197556     225329     202007     101007          0          1          0 
     87704     100022     302007     201007      49863          1          0 
    196594     224155     202007     101007          0          1          0 
     87694     100004     302007     201007      49871          1          0 
    197425     225140     202007     101007          0          1          0 
     87690     100004     302007     201007      49871          1          0 
    197393     225154     202007     101007          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85294     100410     302007     201007          0          0          1 
    189211     222702     202007     101007          0          0          1 
     88653     104357     302007     201007          0          0          1 
    183899     216485     202007     101007          0          0          1 
     85008     100074     302007     201007          0          0          1 
    217259     224717     202007     101374          5          8         86 
     82446     100097     302007     201007          0          0          1 
    185445     225122     202007     101007          0          0          1 
     82367     100007     302007     201007          0          0          1 
    185451     225114     202007     101007          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    101349     101000     302008     201208      51569          2     201370 
    186131     225967     202007     101007     101529          0     104392 
     82822     100546     302007     201007      51641          0     201987 
    185490     225209     202007     101007     101058          0     101349 
     92151     100577     302008     201210      51568          2     201499 
    197370     224306     202008     101210     101188          2     101833 
     95487     100636     302008     201210      51580          2     201753 
    185486     225154     202007     101007     101047          0     101281 
     82353      99990     302007     201007      51456          0     201032 
    184662     224164     202007     101007     101043          0     101265 


and + conditional jump, alternate, 2 per 16 bytes

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    192754     226908     202007     101007          0          1          0 
     88987     104748     302007     201007      49674          1          0 
    186538     219572     202007     101215         26         27          0 
     88883     104652     302007     201090      50433         18          1 
    187178     220331     202007     101007          0          1          0 
     84941      99989     302007     201007      49874          1          0 
    209512     225037     202008     101326         67         83          3 
     84980     100035     302007     201007      49922          1          0 
    189531     223111     202007     101007          0          1          0 
     84938      99988     302007     201007      49894          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    191887     225894     202007     101007          0          0          1 
     88757     104484     302007     201007          0          0          1 
    182548     214919     202007     101007          0          0          1 
     85310     100422     302007     201007          0          0          1 
    188709     222165     202007     101007          0          0          1 
     84959     100008     302007     201007          0          0          1 
    186996     220125     202007     101007          0          0          1 
     84937      99989     302007     201007          0          0          1 
    187006     220111     202007     101007          0          0          1 
     84938      99989     302007     201007          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    203010     224064     202007     101007     101305          0     101941 
     94617     104409     302007     201007      52611          0     203473 
    201130     221939     202007     101007     101274          0     102712 
    115139     105602     302008     201352      51163          3     203006 
    199094     219949     202007     101147     101187         -1     101706 
     90907     100316     302007     201007      51267          0     201503 
    203156     224192     202007     101007     101049          0     101285 
     90611     100006     302007     201007      51136          0     201158 
    202093     223077     202007     101007     101018          0     101097 
     90599      99989     302007     201007      51136          0     201036 


Latency: xadd [m8], r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     38085      49087      10211      50139       5285       5430       7038 
     37819      48763      10211      50131       5205       5429       7012 
     38742      49888      10211      50212       5206       5375       7087 
     43452      56043      10211      50583       5327       5607       7416 
     42399      54544      10211      50522       5304       5515       7409 
     38924      50214      10211      50247       5257       5401       7134 
     44304      57024      10211      50654       5362       5594       7497 
     42306      54549      10211      50499       5284       5535       7436 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     45392      50127      10211      50111       9171      10003       5207 
     45192      49852      10211      50111       9160      10005       5235 
     45178      49866      10211      50111       9163      10005       5277 
     45192      49877      10211      50111       9165      10005       5260 
     45198      49858      10211      50111       9188      10005       5269 
     45249      49964      10211      50111       9181      10005       5231 
     45214      49857      10211      50111       9188      10005       5269 
     45218      49951      10211      50111       9164      10005       5236 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     43299      49437      10211      50119       5208       3330      40492 
     43017      49006      10211      50111       5166       3211      40133 
     42960      49053      10211      50111       5227       3220      40138 
     43013      48997      10211      50111       5291       3198      40137 
     42936      49026      10211      50111       5223       3160      40115 
     43000      48983      10211      50111       5301       3153      40123 
     42916      49003      10211      50111       5294       3172      40125 
     43021      49004      10211      50111       5248       3164      40115 


Latency: xadd [m16], r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     42557      50136      10211      50111       4925       4810       7650 
     42381      49844      10211      50111       4810       4816       7655 
     42366      49910      10211      50111       4801       4809       7642 
     42479      49965      10211      50111       4810       4827       7690 
     42330      49864      10211      50111       4808       4801       7685 
     42445      49922      10211      50111       4777       4832       7687 
     42333      49863      10211      50111       4808       4801       7685 
     67084      50922      10212      50331       4939       5095       7581 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     42639      50135      10211      50111       9165      10003       5229 
     42299      49847      10211      50111       9157      10005       5261 
     42386      49839      10211      50111       9151      10005       5210 
     42349      49906      10211      50111       9155      10005       5189 
     42416      49871      10211      50111       9150      10005       5238 
     42267      49809      10211      50111       9177      10005       5209 
     42392      49844      10211      50111       9174      10005       5247 
     42323      49877      10211      50111       9165      10005       5260 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     47016      50137      10211      50111       5244       3231      40137 
     46772      49897      10211      50111       5198       3203      40134 
     46734      49882      10211      50111       5204       3230      40137 
     46869      49965      10211      50111       5245       3133      40120 
     46695      49864      10211      50111       5263       3143      40111 
     46843      49924      10211      50111       5252       3136      40115 
     46669      49845      10211      50111       5237       3123      40120 
     46801      49877      10211      50111       5277       3166      40122 


Latency: xadd [m32], r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     42593      50079      10211      50111       4856       4801       7653 
     42335      49893      10211      50111       4832       4803       7666 
     42437      49894      10211      50111       4806       4824       7634 
     42419      49990      10211      50111       4820       4853       7667 
     42399      49858      10211      50111       4812       4806       7637 
     42393      49965      10211      50111       4810       4827       7690 
     42405      49858      10211      50111       4812       4806       7637 
     42399      49965      10211      50111       4810       4827       7690 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     43330      49473      10211      50117       9259      10024       4982 
     43004      48984      10211      50111       9182      10001       4937 
     42968      49056      10211      50111       9189      10001       4906 
     43005      48983      10211      50111       9213      10001       4839 
     42921      49003      10211      50111       9216      10001       4912 
     43002      48983      10211      50111       9213      10001       4839 
     42910      48989      10211      50111       9191      10001       4912 
     42999      48983      10211      50111       9213      10001       4839 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     41953      49335      10211      50119       5124       3348      40492 
     41614      49045      10211      50111       5160       3230      40138 
     41700      49037      10211      50111       5207       3213      40141 
     41564      48989      10211      50111       5199       3159      40116 
     41673      49001      10211      50111       5212       3168      40115 
     41554      48976      10211      50111       5232       3139      40119 
     41675      49003      10211      50111       5212       3168      40115 
     41558      48983      10211      50111       5232       3139      40119 


Latency: xadd [m64], r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     43188      49288      10211      50113       4876       5083       7554 
     43025      49034      10211      50111       4905       5081       7573 
     76232      51534      10211      50478       4986       5147       7655 
     42318      49881      10211      50111       4847       4835       7620 
     42420      49883      10211      50111       4764       4795       7653 
     42393      49963      10211      50111       4810       4827       7690 
     42387      49844      10211      50111       4838       4789       7704 
     42314      49876      10211      50111       4803       4772       7672 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     43311      49333      10211      50115       9193      10024       5049 
     42950      49037      10211      50111       9165      10001       4948 
     43038      49018      10211      50111       9179      10005       4902 
     42978      49066      10211      50111       9208      10005       4941 
     43006      48984      10211      50111       9230      10003       4939 
     42942      49025      10211      50111       9207      10005       4935 
     43011      48994      10211      50111       9219      10001       4965 
     42923      49005      10211      50111       9212      10001       4966 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44706      49287      10211      50113       5185       3303      40233 
     44328      48971      10211      50111       5159       3211      40125 
     44503      49057      10211      50111       5360       3241      40139 
     44306      48949      10211      50111       5231       3217      40138 
     44441      48986      10211      50111       5272       3156      40120 
     44371      49022      10211      50111       5232       3159      40116 
     44439      48987      10211      50111       5272       3156      40120 
     44336      48979      10211      50111       5302       3162      40115 


Latency: lock xadd [m8], r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    153100     180266      10211      90111       7525       7548      10814 
    152917     179998      10211      90111       7651       7542      10687 
    152935     179992      10211      90111       7602       7556      10766 
    152899     179992      10211      90111       7602       7556      10714 
    152863     179992      10211      90111       7602       7556      10766 
    152891     179992      10211      90111       7602       7556      10714 
    152932     179992      10211      90111       7602       7556      10766 
    152919     179992      10211      90111       7602       7555      10714 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    153079     180226      10211      90111       9336      10007       7076 
    152866     179993      10211      90111       9296      10004       7159 
    152909     179999      10211      90111       9334      10004       7113 
    152940     179996      10211      90111       9296      10004       7107 
    152903     179998      10211      90111       9329      10004       7107 
    152865     179997      10211      90111       9296      10004       7107 
    152889     179996      10211      90111       9329      10004       7107 
    152931     179996      10211      90111       9296      10004       7107 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    148429     180231      10211      90111      28196          0      90122 
    148306     180003      10211      90111      28136          0      90132 
    148282     179995      10211      90111      28193          0      90122 
    148223     179992      10211      90111      28169          0      90121 
    148260     179997      10211      90111      28217          0      90121 
    148309     179996      10211      90111      28227          0      90118 
    148260     179996      10211      90111      28227          0      90118 
    148233     179999      10211      90111      28227          0      90118 


Latency: lock xadd [m16], r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    153057     180207      10211      90111       7324       7592      10672 
    152873     179998      10211      90115       7381       7406      10739 
    152915     179997      10211      90115       7327       7430      10667 
    152938     179996      10211      90115       7366       7411      10706 
    152899     179996      10211      90115       7366       7411      10673 
    152864     179997      10211      90115       7366       7411      10706 
    152895     179995      10211      90115       7366       7411      10673 
    152933     179996      10211      90115       7366       7411      10706 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    158053     180274      10211      90111       9270      10011       7152 
    157813     179999      10211      90115       9262      10004       7140 
    157834     179996      10211      90115       9292      10004       7128 
    157861     179998      10211      90115       9299      10004       7118 
    157853     179997      10211      90115       9329      10004       7107 
    157831     179997      10211      90115       9296      10004       7107 
    157807     179997      10211      90115       9329      10004       7107 
    157809     179998      10211      90115       9296      10004       7107 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    168925     180228      10211      90111      28093          0      90125 
    168705     179994      10211      90115      28195          0      90127 
    168707     179993      10211      90115      28169          0      90125 
    178910     181096      10212      90312      28261          2      90525 
    168709     179996      10211      90115      28226          0      90122 
    168711     179998      10211      90115      28226          0      90122 
    168745     180029      10211      90115      28226          0      90122 
    168881     180173      10211      90115      28227          0      90122 


Latency: lock xadd [m32], r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    158037     180240      10211      90111       7371       7427      10715 
    157849     180001      10211      90111       7369       7409      10718 
    157873     180001      10211      90111       7366       7474      10710 
    157851     179994      10211      90111       7390       7412      10635 
    157829     179995      10211      90111       7345       7428      10745 
    157806     179995      10211      90111       7366       7411      10706 
    157818     179995      10211      90111       7366       7411      10673 
    157845     179996      10211      90111       7366       7411      10706 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    171083     195296      10211      90228      10341      10071       9700 
    169296     193076      10211      90182      10254      10062       9909 
    171409     195470      10211      90277      10332      10077       9756 
    171523     195614      10211      90256      10432      10087       9900 
    169700     193563      10211      90195      10239      10062       9844 
    170805     194802      10211      90252      10377      10072       9832 
    171646     195744      10211      90294      10377      10076       9879 
    203245     197683      10211      90576      10335      10075       9905 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    153466     180696      10211      90111      28198          0      90133 
    152913     180000      10211      90111      28161          0      90131 
    152941     179998      10211      90111      28246          0      90127 
    152903     179997      10211      90111      28227          0      90118 
    152865     179996      10211      90111      28227          0      90118 
    152891     179995      10211      90111      28227          0      90118 
    152932     179995      10211      90111      28227          0      90118 
    152921     179996      10211      90111      28227          0      90118 


Latency: lock xadd [m64], r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    171403     196139      10211      90425       8293       8278      10356 
    158228     180437      10211      90111       7633       7472      10640 
    157827     179949      10211      90115       7579       7531      10642 
    157841     179943      10211      90115       7618       7562      10714 
    157821     179944      10211      90115       7605       7556      10765 
    190902     182369      10211      90478       7677       7616      10742 
    152893     179950      10211      90115       7509       7575      10705 
    152844     179944      10211      90115       7549       7546      10753 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    148870     180773      10211      90111       9250      10010       7084 
    148278     180019      10211      90115       9318      10004       7122 
    179960     187538      10212      90518       9508      10105       8027 
    148306     180001      10211      90111       9160      10004       7542 
    148286     180002      10211      90115       9310      10004       7570 
    148222     179995      10211      90115       9313      10004       7568 
    148266     179998      10211      90115       9265      10004       7568 
    148306     179997      10211      90115       9313      10004       7568 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    181312     207036      10211      90314      25280          0      91051 
    183750     209813      10211      90189      23744          0      90188 
    204454     198479      10211      90495      23358          2      90694 
    169421     199541      10211      90276      23884          0      90450 
    192500     214937      10212      90863      25457          0      92946 
    180769     212880      10211      90626      25027          0      92438 
    174008     204915      10211      90225      23178          2      90527 
    176425     207792      10211      90451      23887          0      91310 


Latency: cmpxchg [m8], r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     47062      55451      10211      60111       9648       5030       5971 
     47036      55314      10211      60111       9627       5041       5938 
     46932      55312      10211      60111       9641       5040       5927 
     47006      55279      10211      60111       9651       5041       5922 
     46881      55237      10211      60111       9644       5043       5969 
     46985      55279      10211      60111       9651       5041       5922 
     46975      55313      10211      60111       9641       5040       5927 
     46991      55332      10211      60111       9629       5045       5917 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     46818      55093      10211      60119       7462      10014       5057 
     46505      54742      10211      60111       7387      10001       5024 
     46574      54849      10211      60111       7410      10001       5021 
     46592      54805      10211      60111       7394      10001       5017 
     46503      54792      10211      60111       7405      10001       5023 
     46595      54790      10211      60111       7408      10001       5024 
     46505      54802      10211      60111       7363      10001       5018 
     46602      54801      10211      60111       7402      10001       5024 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     48665      55552      10211      60119      10454       5757      50457 
     48427      55177      10211      60111      10454       5870      50131 
     48481      55308      10211      60111      10455       5866      50139 
     48499      55312      10211      60111      10484       5887      50134 
     48529      55312      10211      60111      10461       5905      50123 
     48432      55278      10211      60111      10451       5893      50122 
     48487      55235      10211      60111      10461       5839      50123 
     48423      55278      10211      60111      10451       5893      50122 


Latency: cmpxchg [m16], r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     47173      55557      10211      60111       9663       5034       5959 
     46916      55187      10211      60111       9632       5036       5943 
     46835      55183      10211      60111       9660       5035       5973 
     47015      55286      10211      60111       9652       5041       5922 
     46860      55222      10211      60111       9657       5040       5973 
     47055      55339      10211      60111       9630       5045       5917 
     46890      55241      10211      60111       9645       5043       5969 
     47041      55346      10211      60111       9630       5045       5915 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     47123      55513      10211      60111       8176      10002       4977 
     47065      55356      10211      60111       8225      10001       4967 
     46873      55241      10211      60111       8194      10001       4957 
     47063      55345      10211      60111       8170      10001       4955 
     46949      55319      10211      60111       8170      10001       4960 
     47044      55337      10211      60111       8169      10001       4955 
     46905      55243      10211      60111       8194      10001       4957 
     47020      55345      10211      60111       8170      10001       4955 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     47194      55605      10211      60111      10465       5854      50122 
     46984      55251      10211      60111      10433       5784      50134 
     46728      55079      10211      60171      10067       5687      50339 
     45949      54036      10211      60177       9686       5393      50300 
     45993      54231      10211      60200       9488       5332      50379 
     47006      55344      10211      60267       9396       5519      50666 
     45906      54107      10211      60206       9622       5387      50402 
     47115      56076      10211      60277       9086       5565      50621 


Latency: cmpxchg [m32], r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     48220      55032      10211      60115       9920       4957       6730 
     48057      54746      10211      60111       9909       4963       6638 
     47936      54722      10211      60111       9913       4959       6660 
     48024      54711      10211      60111       9918       4972       6666 
     47989      54761      10211      60111       9917       4970       6646 
     48076      54809      10211      60111       9922       4958       6677 
     48009      54733      10211      60111       9910       4963       6642 
     48043      54823      10211      60111       9913       4979       6642 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     48480      55266      10211      60117       7541      10011       5055 
     48018      54801      10211      60111       7437      10001       5031 
     48104      54798      10211      60111       7427      10001       5026 
     47989      54783      10211      60111       7374      10001       5021 
     48132      54831      10211      60111       7365      10001       5030 
     48019      54798      10211      60111       7390      10001       5017 
     48080      54810      10211      60111       7349      10001       5022 
     48090      54830      10211      60111       7403      10001       5017 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     47049      53915      10211      60149       9367       5774      50406 
     49121      55987      10211      60180      10390       5751      50327 
     83399      55916      10212      60312      10561       5884      50441 
     48352      55200      10211      60111      10455       5827      50158 
     48556      55330      10211      60111      10476       5916      50119 
     80058      55838      10212      60333      10373       5884      50493 
     47959      54740      10211      60111      10194       5934      50128 
     48136      54869      10211      60111      10182       5883      50126 


Latency: cmpxchg [m64], r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     47519      55993      10211      60111       9644       5033       5954 
     47016      55306      10211      60111       9649       5038       5979 
     46903      55243      10211      60111       9637       5038       5974 
     47002      55330      10211      60111       9629       5045       5917 
     47003      55313      10211      60111       9641       5040       5927 
     46969      55331      10211      60111       9629       5045       5917 
     46963      55236      10211      60111       9644       5043       5969 
     46975      55358      10211      60111       9645       5038       6000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     48199      55011      10211      60117       7493      10012       5067 
     48063      54769      10211      60111       7442      10001       5019 
     48021      54822      10211      60111       7413      10001       5018 
     48132      54837      10211      60111       7435      10001       5029 
     48007      54803      10211      60111       7392      10001       5017 
     48106      54831      10211      60111       7365      10001       5030 
     48041      54802      10211      60111       7392      10001       5017 
     48062      54829      10211      60111       7365      10001       5030 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     48269      55008      10211      60115      10207       5882      50298 
     48086      54852      10211      60111      10192       5932      50137 
     48104      54868      10211      60111      10188       5871      50127 
     48059      54771      10211      60111      10184       5898      50128 
     48098      54901      10211      60111      10174       5867      50121 
     48107      54804      10211      60111      10193       5917      50123 
     48035      54835      10211      60111      10184       5900      50122 
     48128      54841      10211      60111      10181       5930      50117 


Latency: lock cmpxchg [m8], r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    158077     180278      10211     100111      10708       8756      11020 
    157799     179990      10211     100111      10703       8735      10892 
    157823     179997      10211     100111      10707       8677      11009 
    157838     179991      10211     100111      10697       8577      10934 
    157859     179990      10211     100111      10697       8577      10961 
    157843     179990      10211     100111      10697       8577      10934 
    157820     179990      10211     100111      10697       8577      10961 
    157800     179991      10211     100111      10697       8577      10934 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    153091     180246      10211     100111       9505      10005      11275 
    152917     179992      10211     100111       9484      10001      10955 
    152935     180000      10211     100111       9485      10001      11256 
    152889     179994      10211     100111       9488      10001      11287 
    152863     179991      10211     100111       9471      10001      10909 
    152897     179991      10211     100111       9518      10001      10909 
    152937     179993      10211     100111       9471      10001      10909 
    152905     179992      10211     100111       9518      10001      10909 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    158087     180248      10211     100111      29307          0     100149 
    157861     180003      10211     100111      29296          0     100131 
    157829     179993      10211     100111      29296          0     100130 
    157807     179994      10211     100111      29292          0     100117 
    157813     179994      10211     100111      29292          0     100117 
    157845     179995      10211     100111      29292          0     100117 
    157861     179992      10211     100111      29295          0     100117 
    157847     179991      10211     100111      29295          0     100117 


Latency: lock cmpxchg [m16], r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    192878     185263      10211     100484      10784       8906      10964 
    158016     180194      10211     100115      10699       8708      10991 
    157810     179991      10211     100115      10697       8577      10961 
    157814     179990      10211     100115      10697       8577      10934 
    157836     179990      10211     100115      10698       8762      11048 
    157865     179994      10211     100115      10693       8741      10959 
    157861     179992      10211     100115      10697       8577      10961 
    157830     179991      10211     100115      10697       8577      10934 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    158044     180232      10211     100111       9475      10004      11221 
    157814     180001      10211     100115       9447      10001      11431 
    157810     179992      10211     100115       9490      10001      11211 
    157831     179992      10211     100115       9509      10001      11381 
    157857     179991      10211     100115       9499      10001      11381 
    167766     182453      10212     100377       9164      10013      11468 
    187832     183057      10211     100487       9039      10013      11325 
    152930     179991      10211     100115       9040      10001      11242 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    158055     180221      10211     100111      29407          0     100128 
    157853     179991      10211     100115      29417          0     100130 
    157836     179998      10211     100115      29405          0     100136 
    157807     179990      10211     100115      29407          0     100122 
    157805     179990      10211     100115      29407          0     100122 
    157829     179990      10211     100115      29407          0     100122 
    157849     179990      10211     100115      29407          0     100122 
    178332     192188      10212     100546      28759          2     101488 


Latency: lock cmpxchg [m32], r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    158077     180269      10211     100111      10827       9336      10482 
    157865     180001      10211     100111      10809       8800      10513 
    157859     179997      10211     100111      10803       8904      10536 
    157831     179994      10211     100111      10808       8858      10502 
    157807     179997      10211     100111      10811       8784      10514 
    166548     181314      10212     100312      10856       9335      10531 
    190750     183112      10212     100377      10864       8793      10899 
    157805     179992      10211     100111      10697       8577      10961 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    185496     218431      10211     101172       9883      10679      10518 
    185903     218874      10211     101210       9941      10592      10578 
    189121     222688      10211     101348      10157      10752      10898 
    187562     220930      10211     101283       9977      10601      10916 
    186345     219484      10211     101130       9966      10696      10757 
    185996     219039      10211     101208      10034      10667      10634 
    186642     219745      10211     101209       9864      10663      10792 
    184484     217187      10211     101096       9867      10673      10791 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    158025     180219      10211     100111      29292          0     100130 
    157800     179991      10211     100111      29311          0     100133 
    157818     179997      10211     100111      29292          0     100130 
    157837     179991      10211     100111      29295          0     100117 
    169504     183647      10212     100403      29464          1     100906 
    157933     180073      10211     100111      29406          0     100117 
    186117     182898      10211     100478      29593          2     100806 
    152928     179992      10211     100111      29406          0     100117 


Latency: lock cmpxchg [m64], r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    163269     180198      10211     100111      10815       8939      10489 
    163072     179994      10211     100115      10800       8963      10512 
    163072     179992      10211     100115      10808       9366      10508 
    163088     179993      10211     100115      10808       9266      10498 
    163095     179993      10211     100115      10808       9266      10494 
    163105     179993      10211     100115      10808       9266      10498 
    163117     179993      10211     100115      10808       9266      10494 
    163104     179993      10211     100115      10808       9266      10498 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    157993     180207      10211     100111       9442      10002      11074 
    157818     179994      10211     100115       9455      10001      11046 
    157847     180001      10211     100115       9521      10001      11430 
    157861     179992      10211     100115       9500      10001      11211 
    157847     179992      10211     100115       9499      10001      11381 
    157821     179991      10211     100115       9509      10001      11381 
    157798     179992      10211     100115       9499      10001      11381 
    157816     179992      10211     100115       9509      10001      11381 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    158044     180235      10211     100111      29301          0     100139 
    157860     180001      10211     100115      29301          0     100137 
    157859     179996      10211     100115      29302          0     100125 
    157838     179996      10211     100115      29302          0     100125 
    157806     179993      10211     100115      29292          0     100122 
    157811     179995      10211     100115      29302          0     100125 
    157829     179992      10211     100115      29292          0     100122 
    157860     179995      10211     100115      29302          0     100125 


Latency: add [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     46920      55263      10211      40113      15869      14650       7483 
     46610      54861      10211      40111      15882      14784       7466 
     46727      54996      10211      40111      15854      14934       7449 
     46724      55039      10211      40111      16086      14981       7413 
     46748      54988      10211      40111      15819      14951       7411 
     46704      55036      10211      40111      16086      14981       7413 
     46708      54925      10211      40111      15848      15338       7434 
     46700      55038      10211      40111      16086      14981       7413 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     49177      56120      10211      40111       9653      50227      17562 
     48392      55136      10211      40111       9632      49938      17594 
     48192      55020      10211      40111       9669      49916      17675 
     48308      55036      10211      40111       9672      49993      17678 
     48126      54925      10211      40111       9649      49872      17599 
     48277      55038      10211      40111       9672      49993      17678 
     48221      54988      10211      40111       9676      49886      17701 
     48253      55061      10211      40111       9652      50079      17817 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44640      54256      10211      40111      16031       2943      20123 
     44633      54128      10211      40111      16165       2968      20122 
     44650      54264      10211      40111      16005       2935      20124 
     44492      53962      10211      40111      15985       3011      20111 
     44662      54265      10211      40111      16036       2980      20115 
     44480      53963      10211      40111      15985       3011      20111 
     44454      53998      10211      40111      16054       3003      20111 
     44448      53942      10211      40111      15875       3026      20111 


Latency: lock add [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    153062     180223      10211      80111       8239       8435      11322 
    152881     179989      10211      80111       7953       8558      11266 
    152921     179989      10211      80111       8045       8966      11334 
    152921     179989      10211      80111       8159       8623      11269 
    152881     179989      10211      80111       7747       8448      11348 
    152863     179989      10211      80111       7827       8533      11256 
    152907     179989      10211      80111       8068       8524      11288 
    152931     179989      10211      80111       7983       8543      11307 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    148500     180229      10211      80111       8721      24107      10420 
    148268     179990      10211      80111       8720      23903      10449 
    148223     179992      10211      80111       8731      24067      10106 
    148276     179992      10211      80111       8698      24062      10553 
    148300     179990      10211      80111       8636      24087      10308 
    148238     179990      10211      80111       8689      23951      10515 
    148234     179990      10211      80111       8655      24112      10633 
    148300     179990      10211      80111       8687      23925      10432 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    153172     180358      10211      80111      27120          0      80132 
    152885     179990      10211      80111      26984          0      80118 
    152927     179990      10211      80111      27082          0      80111 
    152919     179990      10211      80111      27106          0      80111 
    152876     179992      10211      80111      27084          0      80119 
    152865     179991      10211      80111      27135          0      80127 
    152907     179990      10211      80111      27227          0      80111 
    152932     179990      10211      80111      27083          0      80111 


Latency: cmpxchg8b [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     96746     110320      10211     160111      32627      23843      15001 
     96617     110163      10211     160111      32597      23830      15000 
     96619     110168      10211     160111      32597      23830      15001 
     96571     110127      10211     160111      32599      23805      15000 
    128313     112981      10211     160478      32670      23908      15007 
     93580     110168      10211     160111      32597      23830      15000 
     93552     110128      10211     160111      32599      23805      15001 
     93558     110128      10211     160111      32599      23805      15000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     93782     110382      10211     160111       5000      10002      26260 
     93588     110163      10211     160111       5001      10000      26272 
     93582     110165      10211     160111       5000      10000      26272 
    125650     112972      10211     160478       5009      10013      26361 
     90739     110165      10211     160111       5001      10000      26272 
     90713     110125      10211     160111       5000      10000      26299 
     90713     110125      10211     160111       5001      10000      26299 
     90719     110127      10211     160111       5000      10000      26299 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    125189     113225      10211     160478      47564          2     160591 
     90742     110166      10211     160111      47408          0     160127 
     90744     110165      10211     160111      47408          0     160127 
     90714     110124      10211     160111      47402          0     160123 
     90714     110124      10211     160111      47402          0     160123 
     90718     110126      10211     160111      47402          0     160123 
    109005     120379      10212     160443      42359          1     160552 
    118344     115846      10212     160332      37688          2     160387 


Latency: lock cmpxchg8b [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    162600     191384      10211     200111      39983      38997      10339 
    162455     191231      10211     200111      39950      38865      10244 
    162446     191235      10211     200111      39979      39004      10322 
    191217     194097      10211     200478      39595      38581      10335 
    157529     191236      10211     200111      39964      39029      10296 
    157503     191237      10211     200111      39964      39029      10333 
    157498     191236      10211     200111      39964      39029      10296 
    157522     191236      10211     200111      39964      39029      10333 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    162720     191559      10211     200111       9688      10000      42603 
    164657     193830      10211     200111       9682      10004      42564 
    162921     191772      10211     200111       9663      10001      42656 
    162469     191235      10211     200111       9705      10000      42641 
    162457     191235      10211     200111       9668      10000      42641 
    162447     191235      10211     200111       9705      10000      42641 
    162433     191235      10211     200111       9668      10000      42641 
    162424     191236      10211     200111       9705      10000      42641 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    167889     191462      10211     200111      59772          0     200170 
    167627     191161      10211     200111      59717          0     200160 
    167680     191216      10211     200111      59845          0     200154 
    167688     191225      10211     200111      59836          0     200130 
    167647     191177      10211     200111      59742          0     200126 
    167692     191223      10211     200111      59836          0     200130 
    167652     191178      10211     200111      59742          0     200126 
    167692     191226      10211     200111      59836          0     200130 


Latency: cmpxchg16b [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    141235     161110      10211     230111      58843      41582      13998 
    141179     160950      10211     230111      58848      41647      13928 
    141171     161013      10211     230111      58925      41597      13974 
    173564     164205      10211     230478      60980      41696      14129 
    138744     163359      10211     230111      70809      41812      14984 
    138780     163321      10211     230111      70825      41812      14972 
    138688     163321      10211     230111      70826      41812      14984 
    138762     163321      10211     230111      70825      41812      14972 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    146126     161409      10211     230111       6014      10000      59032 
    145883     161027      10211     230111       6054      10000      59044 
    145901     161046      10211     230111       6124      10000      59043 
    145955     161029      10211     230111       5994      10000      59031 
    145905     161027      10211     230111       6119      10000      59029 
    145770     160916      10211     230111       6037      10000      58922 
    145944     161030      10211     230111       6119      10000      59028 
    178704     165558      10211     230479       5449      10008      63418 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    136900     161129      10211     230111      62264          0     230150 
    136725     160947      10211     230111      62257          0     230150 
    136751     161019      10211     230111      62264          0     230129 
    136824     161014      10211     230111      62265          0     230115 
    136726     161013      10211     230111      62265          0     230115 
    136815     161013      10211     230111      62265          0     230115 
    136763     161013      10211     230111      62265          0     230115 
    136765     161013      10211     230111      62265          0     230115 


Latency: lock cmpxchg16b [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    229758     262053      10211     250111      56512      45299      14381 
    229728     261933      10211     250111      56407      45246      14444 
    229609     261872      10211     250115      56499      45241      14371 
    229597     261861      10211     250115      56460      45231      14468 
    229664     261860      10211     250115      56460      45231      14363 
    229593     261860      10211     250115      56460      45231      14468 
    229604     261861      10211     250115      56460      45231      14363 
    229667     261860      10211     250115      56460      45231      14468 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    232439     265030      10211     250111       5003      10000      64162 
    232336     264959      10211     250115       5006      10000      64187 
    232350     265020      10211     250115       5001      10000      64261 
    232359     264944      10211     250115       5011      10000      64269 
    232227     264816      10211     250115       5003      10000      64154 
    232154     264801      10211     250115       5012      10000      64201 
    232217     264801      10211     250115       5002      10000      64201 
    232233     264801      10211     250115       5012      10000      64201 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    229708     261959      10211     250111      76727          0     250162 
    229692     261991      10211     250115      76906          0     250134 
    229717     261924      10211     250115      76838          0     250159 
    229614     261862      10211     250115      76902          0     250122 
    229587     261863      10211     250115      76902          0     250122 
    229672     261864      10211     250115      76902          0     250122 
    229674     261937      10211     250115      76863          0     250123 
    229592     261863      10211     250115      76902          0     250122 


Throughput prefetcht0 [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4658       5311      10222      10122          0          0       5000 
      4452       5081      10222      10122          0          0       5000 
      4448       5079      10222      10122          0          0       5000 
      4446       5081      10222      10122          0          0       5000 
      4437       5071      10222      10122          0          0       5000 
      4437       5070      10222      10122          0          0       5000 
      4439       5068      10222      10122          0          0       5000 
      4441       5070      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4544       5352      10222      10122       5000          0          0 
      4314       5081      10222      10122       5000          0          0 
      4318       5079      10222      10122       5000          0          0 
      4321       5083      10222      10122       5000          0          0 
      4314       5067      10222      10122       5000          0          0 
      4318       5069      10222      10122       5000          0          0 
      4314       5070      10222      10122       5000          0          0 
      4312       5070      10222      10122       5000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4546       5355      10222      10122        103          0      10137 
      4316       5081      10222      10122        111          0      10165 
      4320       5080      10222      10122        111          0      10159 
      4320       5079      10222      10122        111          0      10159 
      4323       5082      10222      10122        111          0      10160 
      4316       5068      10222      10122        101          0      10137 
      4312       5068      10222      10122        101          0      10137 
      4314       5072      10222      10122        101          0      10137 


Throughput prefetcht1 [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4697       5355      10222      10122          0          0       5001 
      4633       5277      10222      10122          0          0       5001 
      4633       5278      10222      10122          0          0       5000 
      4636       5277      10222      10122          0          0       5002 
      4637       5277      10222      10122          0          0       5002 
      4633       5277      10222      10122          0          0       5002 
      4633       5276      10222      10122          0          0       5002 
      4631       5276      10222      10122          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7863       8991      10222      10130       5003          0         11 
      8858      10127      10222      10136       5005          0         19 
      7588       8617      10222      10168       5025          0         14 
      6050       6857      10222      10122       5007          0          4 
      6500       7369      10222      10126       5005          0          6 
      6552       7427      10222      10128       5003          0          4 
      6600       7489      10222      10126       5004          0          6 
      6239       7072      10222      10126       5005          0          5 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4716       5558      10222      10122        103          0      10136 
      4479       5277      10222      10122        111          0      10152 
      4480       5277      10222      10122        101          0      10129 
      4482       5277      10222      10122        101          0      10129 
      4488       5276      10222      10122        101          0      10129 
      4490       5277      10222      10122        101          0      10129 
      4490       5276      10222      10122        101          0      10129 
      4496       5277      10222      10122        101          0      10129 


Throughput prefetcht2 [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4521       5260      10222      10122          0          0       5000 
      4448       5082      10222      10122          0          0       5000 
      4446       5079      10222      10122          0          0       5000 
      4450       5084      10222      10122          0          0       5000 
      4444       5072      10222      10122          0          0       5000 
      4442       5068      10222      10122          0          0       5000 
      4448       5071      10222      10122          0          0       5000 
      4454       5070      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5121       5659      10222      10122       5004          0          0 
      4772       5278      10222      10122       5001          0          0 
      4774       5278      10222      10122       5000          0          0 
      4774       5277      10222      10122       5002          0          0 
      4777       5278      10222      10122       5002          0          0 
      4785       5277      10222      10122       5002          0          0 
      4782       5278      10222      10122       5002          0          0 
      4788       5278      10222      10122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4889       5587      10222      10122        103          0      10126 
      4706       5371      10222      10122        111          0      10158 
      4626       5278      10222      10122        111          0      10152 
      4633       5280      10222      10122        101          0      10129 
      4634       5277      10222      10122        101          0      10129 
      4635       5277      10222      10122        101          0      10129 
      4639       5278      10222      10122        101          0      10129 
      4643       5279      10222      10122        101          0      10129 


Throughput prefetchnta [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4585       5394      10222      10122          1          0       5000 
      4322       5086      10222      10122          1          0       5000 
      4318       5086      10222      10122          1          0       5000 
      4318       5086      10222      10122          1          0       5000 
      4304       5074      10222      10122          1          0       5000 
     16671       7530      10223      10329         60         62       5020 
      6885       8151      10222      10212         12         20       5039 
      4312       5073      10222      10122          1          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4722       5393      10222      10122       5000          0          0 
      4451       5080      10222      10122       5000          0          0 
      4455       5079      10222      10122       5000          0          0 
      4447       5068      10222      10122       5000          0          0 
      4453       5069      10222      10122       5000          0          0 
      4453       5073      10222      10122       5000          0          0 
      4451       5066      10222      10122       5000          0          0 
      4455       5068      10222      10122       5000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4742       5402      10222      10122        104          0      10141 
      4467       5088      10222      10122        112          0      10165 
      4461       5085      10222      10122        112          0      10159 
      4461       5088      10222      10122        112          0      10163 
      4447       5076      10222      10122        102          0      10137 
      4447       5078      10222      10122        102          0      10137 
      4438       5074      10222      10122        102          0      10137 
      4445       5075      10222      10122        102          0      10137 


