<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:33:30.603+0200"/>
        <logs message="ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.&#xD;&#xA;error deleting &quot;sim/verilog&quot;: permission denied" projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:33:30.462+0200"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 4b514e94&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1023.145 ; gain = 80.883&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 4b514e94&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1023.371 ; gain = 81.109&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 4b514e94&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.879 ; gain = 85.617&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 4b514e94&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.879 ; gain = 85.617&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: cfefdca1&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1028.445 ; gain = 86.184" projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:46.238+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.418+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.404+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.390+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.375+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.357+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.336+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.304+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.289+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.274+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.257+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.244+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.235+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.224+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.217+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.204+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.192+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:36:36.185+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_7_reg_249_reg' and it is trimmed from '5' to '4' bits. [C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:215]&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 647.734 ; gain = 422.383&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|matrixmul_mac_mulbkb_DSP48_0 | C+A*B       | 8      | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | &#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 650.309 ; gain = 424.957&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 659.449 ; gain = 434.098&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------" projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:35:35.132+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element res_we0_reg was removed.  [C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:359]" projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:35:05.122+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element res_ce0_reg was removed.  [C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:348]" projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:35:05.110+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_ce0_reg was removed.  [C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:326]" projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:35:05.098+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:315]" projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:35:05.091+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="matrixmul.prj" solutionName="solution1" date="2018-10-03T20:35:05.080+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
