0000 0 1110111
0001 1 0010010
0010 2 1011101
0011 3 1011011
0100 4 0111010
0101 5 1101011
0110 6 1101111
0111 7 1010010
1000 8 1111111
1001 9 1111011
1010 A 1111110
1011 b 0101111
1100 C 1100101
1101 d 0011111
1110 E 1101101
1111 F 1101100

== 0
0001
0100
1011
1101

== 1
0000
0010
0011
0101
0110
0111
1000
1001
1010
1100
1110
1111


0000000011111111
0000111100001111
0011001100110011
0101010101010101

0123456789AbCdEF

1011011111101011
1000111011111011
1111100111100100
0011111011110111
1010001010111111
1101111111110100
1011011011011110


1011 0111 1110 1011

ABCD 00 01 10 11
  00  1  0  1  1
  01  0  1  1  1
  10  1  1  1  0
  11  1  0  1  1



All 3-input gates emulated with 2-input gates
== 00000000
If implicit zero/unconnected input is allowed, then zero gates.
That could also be called "one zero input gate": 0 @ ...
If not, then using 2-input gates:
* 0000 (NUL) @ 01.

== 00000001
* 0001 (AND) @ **.
* 0001 (AND) @ ..**

== 00000010
* 0001 (AND)  @ **.
* 0100 (¬A&B) @ ..**

== 00000011
* 0001 (AND)  @ **.

== 00 00 01 00
* 0010 (A&¬B) @ **.
* 0001 (AND)  @ ..**

000 0 0
001 0 0
010 0 0
011 0 0
100 1 0
101 1 0
110 0 0
111 0 0
