<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 41. MICRO 2008</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/micro/micro2008">41. MICRO 2008:
Lake Como, Italy</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/micro/micro2008">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/micro/micro2008">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/micro/micro2008">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/micro/micro2008">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/micro/index.html">back to MICRO</a></p> 
<ul>
</ul>

 

<h2>Keynote 1</h2>
 

<ul>
</ul>



<h2>Instruction-Level Parallelism</h2>
 

<ul>
<li id="Shaw08"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shaw:David_E=">David E. Shaw</a>:<br /><b>Architectures and algorithms for millisecond-scale molecular dynamics simulations of proteins.</b> <br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771773"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Shaw08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Shaw08.xml">XML</a></small></small></li>
<li id="FerdmanWAFM08"><a href="http://dblp.dagstuhl.de/pers/hc/f/Ferdman:Michael">Michael Ferdman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wenisch:Thomas_F=">Thomas F. Wenisch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ailamaki:Anastasia">Anastasia Ailamaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>:<br /><b>Temporal instruction fetch streaming.</b> 1-10<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771774"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/FerdmanWAFM08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/FerdmanWAFM08.xml">XML</a></small></small></li>
<li id="GonzalezGVRCV08"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gonzalez:Isidro">Isidro Gonzalez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Galluzzi:Marco">Marco Galluzzi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Veidenbaum:Alexander_V=">Alexander V. Veidenbaum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ram=iacute=rez:Marco_A=">Marco A. Ram&#237;rez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cristal:Adri=aacute=n">Adri&#225;n Cristal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>A distributed processor state management architecture for large-window processors.</b> 11-22<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771775"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GonzalezGVRCV08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GonzalezGVRCV08.xml">XML</a></small></small></li>
<li id="RobatmiliCBM08"><a href="http://dblp.dagstuhl.de/pers/hc/r/Robatmili:Behnam">Behnam Robatmili</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Coons:Katherine_E=">Katherine E. Coons</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKinley:Kathryn_S=">Kathryn S. McKinley</a>:<br /><b>Strategies for mapping dataflow blocks to distributed hardware.</b> 23-34<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771776"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RobatmiliCBM08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RobatmiliCBM08.xml">XML</a></small></small></li>
</ul>



<h2>Cache Coherence and Cache Modeling</h2>
 

<ul>
<li id="JergerPL08"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jerger:Natalie_D=_Enright">Natalie D. Enright Jerger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peh:Li=Shiuan">Li-Shiuan Peh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence.</b> 35-46<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771777"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/JergerPL08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/JergerPL08.xml">XML</a></small></small></li>
<li id="RaghavanBM08"><a href="http://dblp.dagstuhl.de/pers/hc/r/Raghavan:Arun">Arun Raghavan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blundell:Colin">Colin Blundell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Milo_M=_K=">Milo M. K. Martin</a>:<br /><b>Token tenure: PATCHing token counting using directory-based cache coherence.</b> 47-58<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771778"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RaghavanBM08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RaghavanBM08.xml">XML</a></small></small></li>
<li id="ChenA08"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Xi_E=">Xi E. Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aamodt:Tor_M=">Tor M. Aamodt</a>:<br /><b>Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs.</b> 59-70<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771779"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChenA08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChenA08.xml">XML</a></small></small></li>
</ul>



<h2>Cache Architectures for Security and Availability</h2>
 

<ul>
<li id="AggarwalSSJR08"><a href="http://dblp.dagstuhl.de/pers/hc/a/Aggarwal:Nidhi">Nidhi Aggarwal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Saluja:Kewal_K=">Kewal K. Saluja</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ranganathan:Parthasarathy">Parthasarathy Ranganathan</a>:<br /><b>Implementing high availability memory with a duplication cache.</b> 71-82<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771780"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AggarwalSSJR08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AggarwalSSJR08.xml">XML</a></small></small></li>
<li id="WangL08"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Zhenghong">Zhenghong Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Ruby_B=">Ruby B. Lee</a>:<br /><b>A novel cache architecture with enhanced performance and security.</b> 83-93<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771781"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/WangL08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/WangL08.xml">XML</a></small></small></li>
<li id="TiwariAMVS08"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tiwari:Mohit">Mohit Tiwari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agrawal:Banit">Banit Agrawal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mysore:Shashidhar">Shashidhar Mysore</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valamehr:Jonathan">Jonathan Valamehr</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>:<br /><b>A small cache of large ranges: Hardware methods for efficiently searching, storing, and updating big dataflow tags.</b> 94-105<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771782"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/TiwariAMVS08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/TiwariAMVS08.xml">XML</a></small></small></li>
</ul>



<h2>Reliability, Availability, Security</h2>
 

<ul>
<li id="VasishtL08"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vasisht:Vikas_R=">Vikas R. Vasisht</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hsien=Hsin_S=">Hsien-Hsin S. Lee</a>:<br /><b>SHARK: Architectural support for autonomic protection against stealth by rootkit exploits.</b> 106-116<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771783"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/VasishtL08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/VasishtL08.xml">XML</a></small></small></li>
<li id="GreathouseWRBABP08"><a href="http://dblp.dagstuhl.de/pers/hc/g/Greathouse:Joseph_L=">Joseph L. Greathouse</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wagner:Ilya">Ilya Wagner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramos:David_A=">David A. Ramos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bhatnagar:Gautam">Gautam Bhatnagar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bertacco:Valeria">Valeria Bertacco</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pettie:Seth">Seth Pettie</a>:<br /><b>Testudo: Heavyweight security analysis via statistical sampling.</b> 117-128<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771784"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GreathouseWRBABP08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GreathouseWRBABP08.xml">XML</a></small></small></li>
<li id="TiwariT08"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tiwari:Abhishek">Abhishek Tiwari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Facelift: Hiding and slowing down aging in multicores.</b> 129-140<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771785"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/TiwariT08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/TiwariT08.xml">XML</a></small></small></li>
<li id="GuptaFABM08"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Shantanu">Shantanu Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Feng:Shuguang">Shuguang Feng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ansari:Amin">Amin Ansari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blome:Jason_A=">Jason A. Blome</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>The StageNet fabric for constructing resilient multicore systems.</b> 141-151<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771786"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GuptaFABM08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GuptaFABM08.xml">XML</a></small></small></li>
</ul>



<h2>Embedded and Special Purpose Architectures</h2>
 

<ul>
<li id="WohLSMMCBKRWF08"><a href="http://dblp.dagstuhl.de/pers/hc/w/Woh:Mark">Mark Woh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Yuan">Yuan Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seo:Sangwon">Sangwon Seo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chakrabarti:Chaitali">Chaitali Chakrabarti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bruce:Richard">Richard Bruce</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kershaw:Danny">Danny Kershaw</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reid:Alastair">Alastair Reid</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilder:Mladen">Mladen Wilder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Flautner:Kriszti=aacute=n">Kriszti&#225;n Flautner</a>:<br /><b>From SODA to scotch: The evolution of a wireless baseband processor.</b> 152-163<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771787"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/WohLSMMCBKRWF08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/WohLSMMCBKRWF08.xml">XML</a></small></small></li>
<li id="MahesriJCP08"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mahesri:Aqeel">Aqeel Mahesri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Johnson:Daniel_R=">Daniel R. Johnson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Crago:Neal_Clayton">Neal Clayton Crago</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>:<br /><b>Tradeoffs in designing accelerator architectures for visual computing.</b> 164-175<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771788"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MahesriJCP08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MahesriJCP08.xml">XML</a></small></small></li>
<li id="GovindarajuDSVM08"><a href="http://dblp.dagstuhl.de/pers/hc/g/Govindaraju:Venkatraman">Venkatraman Govindaraju</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Djeu:Peter">Peter Djeu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sankaralingam:Karthikeyan">Karthikeyan Sankaralingam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vernon:Mary">Mary Vernon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mark:William_R=">William R. Mark</a>:<br /><b>Toward a multicore architecture for real-time ray-tracing.</b> 176-187<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771789"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GovindarajuDSVM08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GovindarajuDSVM08.xml">XML</a></small></small></li>
<li id="ShyePSMMDD08"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shye:Alex">Alex Shye</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pan:Yan">Yan Pan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scholbrock:Benjamin">Benjamin Scholbrock</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Miller:J=_Scott">J. Scott Miller</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Memik:Gokhan">Gokhan Memik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dinda:Peter_A=">Peter A. Dinda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dick:Robert_P=">Robert P. Dick</a>:<br /><b>Power to the people: Leveraging human physiological traits to control microprocessor frequency.</b> 188-199<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771790"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ShyePSMMDD08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ShyePSMMDD08.xml">XML</a></small></small></li>
</ul>



<h2>Memory and Cache Architectures</h2>
 

<ul>
<li id="LeeMNP08"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Chang_Joo">Chang Joo Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Narasiman:Veynu">Veynu Narasiman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Prefetch-Aware DRAM Controllers.</b> 200-209<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771791"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LeeMNP08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LeeMNP08.xml">XML</a></small></small></li>
<li id="ZhengLZGDZ08"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zheng:Hongzhong">Hongzhong Zheng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Jiang">Jiang Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Zhao">Zhao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gorbatov:Eugene">Eugene Gorbatov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/David:Howard">Howard David</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhu:Zhichun">Zhichun Zhu</a>:<br /><b>Mini-rank: Adaptive DRAM architecture for improving memory power efficiency.</b> 210-221<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771792"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZhengLZGDZ08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZhengLZGDZ08.xml">XML</a></small></small></li>
<li id="LiuFHB08"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Haiming">Haiming Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Ferdman:Michael">Michael Ferdman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huh:Jaehyuk">Jaehyuk Huh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>:<br /><b>Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency.</b> 222-233<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771793"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LiuFHB08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LiuFHB08.xml">XML</a></small></small></li>
</ul>



<h2>Transactions and Runtime Systems</h2>
 

<ul>
<li id="YenDH08"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yen:Luke">Luke Yen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Draper:Stark_C=">Stark C. Draper</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>:<br /><b>Notary: Hardware techniques to enhance signatures.</b> 234-245<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771794"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/YenDH08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/YenDH08.xml">XML</a></small></small></li>
<li id="RamadanRW08"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ramadan:Hany_E=">Hany E. Ramadan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rossbach:Christopher_J=">Christopher J. Rossbach</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Witchel:Emmett">Emmett Witchel</a>:<br /><b>Dependence-aware transactional memory for increased concurrency.</b> 246-257<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771795"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RamadanRW08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RamadanRW08.xml">XML</a></small></small></li>
<li id="SoaresTS08"><a href="http://dblp.dagstuhl.de/pers/hc/s/Soares:Livio">Livio Soares</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tam:David_K=">David K. Tam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stumm:Michael">Michael Stumm</a>:<br /><b>Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer.</b> 258-269<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771796"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SoaresTS08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SoaresTS08.xml">XML</a></small></small></li>
</ul>



<h2>Modeling, Simulation and Verification</h2>
 

<ul>
<li id="LeeCWB08"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Benjamin_C=">Benjamin C. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Collins:Jamison_D=">Jamison D. Collins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang_0003:Hong">Hong Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>:<br /><b>CPR: Composable performance regression for scalable multiprocessor models.</b> 270-281<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771797"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LeeCWB08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LeeCWB08.xml">XML</a></small></small></li>
<li id="ConstantinidesMA08"><a href="http://dblp.dagstuhl.de/pers/hc/c/Constantinides:Kypros">Kypros Constantinides</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>:<br /><b>Online design bug detection: RTL analysis, flexible mechanisms, and evaluation.</b> 282-293<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771798"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ConstantinidesMA08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ConstantinidesMA08.xml">XML</a></small></small></li>
<li id="ShachamWSFRH08"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shacham:Ofer">Ofer Shacham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wachs:Megan">Megan Wachs</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solomatnikov:Alex">Alex Solomatnikov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Firoozshahian:Amin">Amin Firoozshahian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Richardson:Stephen">Stephen Richardson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>:<br /><b>Verification of chip multiprocessor memory systems using a relaxed scoreboard.</b> 294-305<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771799"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ShachamWSFRH08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ShachamWSFRH08.xml">XML</a></small></small></li>
</ul>



<h2>Multicore and Multithreading</h2>
 

<ul>
<li id="GargH08"><a href="http://dblp.dagstuhl.de/pers/hc/g/Garg:Alok">Alok Garg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>:<br /><b>A performance-correctness explicitly-decoupled architecture.</b> 306-317<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771800"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GargH08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GargH08.xml">XML</a></small></small></li>
<li id="BitirgenIM08"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bitirgen:Ramazan">Ramazan Bitirgen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Ipek:Engin">Engin Ipek</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Jos=eacute=_F=">Jos&#233; F. Mart&#237;nez</a>:<br /><b>Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach.</b> 318-329<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771801"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BitirgenIM08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BitirgenIM08.xml">XML</a></small></small></li>
<li id="TianFNG08"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tian:Chen">Chen Tian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Feng:Min">Min Feng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nagarajan:Vijay">Vijay Nagarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Rajiv">Rajiv Gupta</a>:<br /><b>Copy or Discard execution model for speculative parallelization on multicores.</b> 330-341<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771802"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/TianFNG08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/TianFNG08.xml">XML</a></small></small></li>
</ul>



<h2>Interconnects</h2>
 

<ul>
<li id="KumarPJ08"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar_0002:Amit">Amit Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peh:Li=Shiuan">Li-Shiuan Peh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jha:Niraj_K=">Niraj K. Jha</a>:<br /><b>Token flow control.</b> 342-353<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771803"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KumarPJ08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KumarPJ08.xml">XML</a></small></small></li>
<li id="JinYK08"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jin:Yuho">Yuho Jin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yum:Ki_Hwan">Ki Hwan Yum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim_0001:Eun_Jung">Eun Jung Kim</a>:<br /><b>Adaptive data compression for high-performance low-power on-chip networks.</b> 354-363<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771804"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/JinYK08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/JinYK08.xml">XML</a></small></small></li>
<li id="RodrigoFDH08"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rodrigo:Samuel">Samuel Rodrigo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Flich:Jose">Jose Flich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hummel:Mark">Mark Hummel</a>:<br /><b>Efficient unicast and multicast support for CMPs.</b> 364-375<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771805"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RodrigoFDH08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RodrigoFDH08.xml">XML</a></small></small></li>
<li id="ChangCKLNPRST08"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:M==C=_Frank">M.-C. Frank Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cong:Jason">Jason Cong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaplan:Adam">Adam Kaplan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Chunyue">Chunyue Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Naik:Mishali">Mishali Naik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Premkumar:Jagannath">Jagannath Premkumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinman:Glenn">Glenn Reinman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Socher:Eran">Eran Socher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tam:Sai=Wang">Sai-Wang Tam</a>:<br /><b>Power reduction of CMP communication networks via RF-interconnects.</b> 376-387<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771806"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChangCKLNPRST08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChangCKLNPRST08.xml">XML</a></small></small></li>
</ul>



<h2>Process Variation</h2>
 

<ul>
<li id="DasOOMZC08"><a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Abhishek">Abhishek Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/=/=Ouml=zisikyilmaz:Berkin">Berkin &#214;zisikyilmaz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ozdemir:Serkan">Serkan Ozdemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Memik:Gokhan">Gokhan Memik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zambreno:Joseph">Joseph Zambreno</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choudhary:Alok_N=">Alok N. Choudhary</a>:<br /><b>Evaluating the effects of cache redundancy on profit.</b> 388-398<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771807"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/DasOOMZC08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/DasOOMZC08.xml">XML</a></small></small></li>
<li id="FuLF08"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fu:Xin">Xin Fu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Tao">Tao Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fortes:Jos=eacute=_A=_B=">Jos&#233; A. B. Fortes</a>:<br /><b>NBTI tolerant microarchitecture design in the presence of process variation.</b> 399-410<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771808"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/FuLF08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/FuLF08.xml">XML</a></small></small></li>
<li id="ChunCV08"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chun:Eric">Eric Chun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chishti:Zeshan">Zeshan Chishti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Shapeshifter: Dynamically changing pipeline width and speed to address process variations.</b> 411-422<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771809"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChunCV08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChunCV08.xml">XML</a></small></small></li>
<li id="SarangiGTT08"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sarangi:Smruti_R=">Smruti R. Sarangi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Greskamp:Brian">Brian Greskamp</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tiwari:Abhishek">Abhishek Tiwari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>EVAL: Utilizing processors with variation-induced timing errors.</b> 423-434<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771810"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SarangiGTT08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SarangiGTT08.xml">XML</a></small></small></li>
</ul>



<h2>Circuits and Microarchitectures</h2>
 

<ul>
<li id="ZhangL08"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Wangyuan">Wangyuan Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Tao">Tao Li</a>:<br /><b>Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology.</b> 435-446<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771811"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZhangL08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZhangL08.xml">XML</a></small></small></li>
<li id="AmantJB08"><a href="http://dblp.dagstuhl.de/pers/hc/a/Amant:Ren=eacute=e_St=">Ren&#233;e St. Amant</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>:<br /><b>Low-power, high-performance analog neural branch prediction.</b> 447-458<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771812"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AmantJB08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AmantJB08.xml">XML</a></small></small></li>
<li id="DreslinskiCMBSF08"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dreslinski:Ronald_G=">Ronald G. Dreslinski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Gregory_K=">Gregory K. Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blaauw:David">David Blaauw</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sylvester:Dennis">Dennis Sylvester</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Flautner:Kriszti=aacute=n">Kriszti&#225;n Flautner</a>:<br /><b>Reconfigurable energy efficient near threshold cache architectures.</b> 459-470<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2008.4771813"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/DreslinskiCMBSF08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/DreslinskiCMBSF08.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
