<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 100 has been inferred" BundleName="gmem" VarName="S" LoopLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22" LoopName="VITIS_LOOP_12_1" ParentFunc="SABR" Length="100" Direction="write" AccessID="S7seq" OrigID="for.inc.store.4" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:13:14" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 100 has been inferred" BundleName="gmem" VarName="V" LoopLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22" LoopName="VITIS_LOOP_12_1" ParentFunc="SABR" Length="100" Direction="write" AccessID="V8seq" OrigID="for.inc.store.7" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:14:14" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="C:/Users/steve/thesis-monte-carlo/SABR/test.c:17:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9800 has been inferred" BundleName="gmem" VarName="random_increments" LoopLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:17:22" LoopName="VITIS_LOOP_17_2" ParentFunc="SABR" Length="9800" Direction="read" AccessID="random_increments9seq" OrigID="islist for.inc51.load.12 for.inc51.load.18" OrigAccess-DebugLoc="isList C:/Users/steve/thesis-monte-carlo/SABR/test.c:21:25 C:/Users/steve/thesis-monte-carlo/SABR/test.c:22:52" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:20" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="gmem" VarName="S" ParentFunc="SABR" OrigID="VITIS_LOOP_19_3.load.8" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:38" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="gmem" VarName="V" ParentFunc="SABR" OrigID="VITIS_LOOP_19_3.load.9" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:20" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="S" ParentFunc="SABR" OrigID="for.inc54.store.2" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:38" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="V" ParentFunc="SABR" OrigID="for.inc54.store.3" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:38" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 9800 x 64bit words has been widened by 2: 4900 x 128bit words" BundleName="gmem" VarName="random_increments" LoopLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26" LoopName="VITIS_LOOP_19_3" ParentFunc="SABR" Length="4900" Direction="read" AccessID="wseq" OrigID="random_increments9seq" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:17:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 100 x 64bit words has been widened by 4: 25 x 256bit words" BundleName="gmem" VarName="S" LoopLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22" LoopName="VITIS_LOOP_12_1" ParentFunc="SABR" Length="25" Direction="write" AccessID="wseq10" OrigID="S7seq" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 100 x 64bit words has been widened by 4: 25 x 256bit words" BundleName="gmem" VarName="V" LoopLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22" LoopName="VITIS_LOOP_12_1" ParentFunc="SABR" Length="25" Direction="write" AccessID="wseq11" OrigID="V8seq" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadStartIndexAlignmentMissed" src_info="C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26" msg_id="214-235" msg_severity="INFO" msg_body="Start index of the access is unaligned" resolution="214-235" BundleName="gmem" VarName="random_increments" LoopLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26" LoopName="VITIS_LOOP_19_3" ParentFunc="SABR" OrigID="wseq" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:17:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential writes to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="SABR" Direction="write" OrigID="seq" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22" OrigDirection="write"/>
</VitisHLS:BurstInfo>

