Running PRESTO HDLC

Statistics for case statements in always block at line 122 in file
	'./eop2_fsm_driver.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           123            |    auto/auto     |
|           261            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine eop2_fsm_driver line 101 in file
		'./eop2_fsm_driver.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine eop2_fsm_driver line 122 in file
		'./eop2_fsm_driver.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ctr_rst_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   next_state_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      store_reg      | Flip-flop | 2560  |  Y  | N  | N  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    counter3_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counter4_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counter5_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   execute_sha_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     do_sha_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     sha_blk_reg     | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
|     sha_nxt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  begin_state_6_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       one_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       key_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
|     aes_st_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|    aes_strt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   aes_select_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     sha_slt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mem1_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
|      mem2_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
|      mem3_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
|    proc_part_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   end_storing_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     sha_int_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    store_val_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   reg_access_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   reg_packet_reg    | Flip-flop |  104  |  Y  | N  | N  | N  | N  | N  | N  |
|    counter6_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       enc_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       two_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (eop2_fsm_driver)
Warning: Overwriting design file '/nelms/UFAD/abhattacharyay/Projects/AISS_gate/AISS/eop2_fsm_driver.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'eop2_fsm_driver'.
Information: Building the design 'min_security_module' instantiated from design 'eop2_fsm_driver' with
	the parameters "32,32,256,16,48,24,32,104,0". (HDL-193)
Presto compilation completed successfully. (min_security_module_data_width32_addr_width32_puf_sig_length256_valid_byte_offset16_parity_bits_width48_N24_AW32_PW104_ID0)
Information: Building the design 'sha_top'. (HDL-193)
Presto compilation completed successfully. (sha_top)
Information: Building the design 'aes_top'. (HDL-193)
Presto compilation completed successfully. (aes_top)
Information: Building the design 'gpio'. (HDL-193)

Statistics for case statements in always block at line 246 in file
	'gpio.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           250            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine gpio line 150 in file
		'gpio.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    odata_reg_reg    | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio line 162 in file
		'gpio.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     oen_reg_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio line 175 in file
		'gpio.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    idata_reg_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio line 185 in file
		'gpio.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    itype_reg_reg    | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio line 192 in file
		'gpio.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ipol_reg_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio line 197 in file
		'gpio.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    imask_reg_reg    | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio line 206 in file
		'gpio.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ilat_reg_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio line 224 in file
		'gpio.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    gpio_reg_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio line 246 in file
		'gpio.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_rdata_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (gpio)
Information: Building the design 'pcm'. (HDL-193)
Warning:  pcm.v:105: Out of bounds bit select expected_sig[8], valid bounds are [0:7]. (ELAB-312)
Warning:  pcm.v:106: Out of bounds bit select expected_sig[8], valid bounds are [0:7]. (ELAB-312)

Statistics for case statements in always block at line 142 in file
	'pcm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     auto/no      |
|           257            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine pcm line 142 in file
		'pcm.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|       ID_found_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     control_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       comp_out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        status_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         S_c_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         A_c_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     expected_sig_reg     | Flip-flop | 1799  |  Y  | N  | N  | N  | N  | N  | N  |
|     control_sig_reg      | Flip-flop |  264  |  Y  | N  | N  | N  | N  | N  | N  |
|        IP_ID_reg         | Flip-flop |  264  |  Y  | N  | N  | N  | N  | N  | N  |
| expected_parity_bits_reg | Flip-flop |  768  |  Y  | N  | N  | N  | N  | N  | N  |
|       IP_index_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
====================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      pcm/79      |   8    |   96    |      3       |
|     pcm/264      |   8    |    2    |      3       |
|     pcm/266      |   8    |   32    |      3       |
|     pcm/303      |   8    |   256   |      3       |
======================================================
Presto compilation completed successfully. (pcm)
Information: Building the design 'sha256'. (HDL-193)
Presto compilation completed successfully. (sha256)
Information: Building the design 'aes_256'. (HDL-193)
Presto compilation completed successfully. (aes_256)
Information: Building the design 'oh_dsync' instantiated from design 'gpio' with
	the parameters "DW=24". (HDL-193)

Inferred memory devices in process
	in routine oh_dsync_DW24 line 31 in file
		'oh_dsync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_pipe_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine oh_dsync_DW24 line 40 in file
		'oh_dsync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_pipe_reg    | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (oh_dsync_DW24)
Information: Building the design 'packet2emesh'. (HDL-193)
Presto compilation completed successfully. (packet2emesh)
Information: Building the design 'error_module'. (HDL-193)
Presto compilation completed successfully. (error_module)
Information: Building the design 'c1908'. (HDL-193)
Presto compilation completed successfully. (c1908)
Information: Building the design 'TopLevel1908'. (HDL-193)
Presto compilation completed successfully. (TopLevel1908)
Information: Building the design 'SyndromeGenerator'. (HDL-193)
Presto compilation completed successfully. (SyndromeGenerator)
Information: Building the design 'ModifySyndrome'. (HDL-193)
Presto compilation completed successfully. (ModifySyndrome)
Information: Building the design 'SyndromeDecode'. (HDL-193)
Presto compilation completed successfully. (SyndromeDecode)
Information: Building the design 'DataBusCorrect'. (HDL-193)
Presto compilation completed successfully. (DataBusCorrect)
Information: Building the design 'SynCheckGenerator'. (HDL-193)
Presto compilation completed successfully. (SynCheckGenerator)
Information: Building the design 'ByteParity'. (HDL-193)
Presto compilation completed successfully. (ByteParity)
Information: Building the design 'UncorrErrorGenerator'. (HDL-193)
Presto compilation completed successfully. (UncorrErrorGenerator)
Information: Building the design 'inv'. (HDL-193)
Presto compilation completed successfully. (inv)
Information: Building the design 'and3'. (HDL-193)
Presto compilation completed successfully. (and3)
Information: Building the design 'and2'. (HDL-193)
Presto compilation completed successfully. (and2)
Information: Building the design 'xor2'. (HDL-193)
Presto compilation completed successfully. (xor2)
Information: Building the design 'nand2'. (HDL-193)
Presto compilation completed successfully. (nand2)
Information: Building the design 'nand4'. (HDL-193)
Presto compilation completed successfully. (nand4)
Information: Building the design 'nand3'. (HDL-193)
Presto compilation completed successfully. (nand3)
Information: Building the design 'and5'. (HDL-193)
Presto compilation completed successfully. (and5)
Information: Building the design 'or8'. (HDL-193)
Presto compilation completed successfully. (or8)
Information: Building the design 'or2'. (HDL-193)
Presto compilation completed successfully. (or2)
Information: Building the design 'SynCheckSlice'. (HDL-193)
Presto compilation completed successfully. (SynCheckSlice)
Information: Building the design 'UEGen'. (HDL-193)
Presto compilation completed successfully. (UEGen)
Information: Building the design 'nand8'. (HDL-193)
Presto compilation completed successfully. (nand8)
Information: Building the design 'and4'. (HDL-193)
Presto compilation completed successfully. (and4)
Information: Building the design 'nor2'. (HDL-193)
Presto compilation completed successfully. (nor2)
Information: Building the design 'nand5'. (HDL-193)
Presto compilation completed successfully. (nand5)
Information: Building the design 'and8'. (HDL-193)
Presto compilation completed successfully. (and8)
1
