// Seed: 1820590491
module module_0;
  id_1(
      -1, id_2
  );
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8#(
        .id_9 (id_10),
        .id_11(-1),
        .id_12((id_13))
    ),
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = 1;
  module_0 modCall_1 ();
  tri1 id_22, id_23 = 1 - 1'b0, id_24, id_25, id_26;
  xor primCall (id_12, id_14, id_15, id_17, id_18, id_19, id_20, id_21, id_6, id_7, id_9);
endmodule
