#--------------------------------------------------------------------------------
#
#     Project:     Any
#
#     Description: Xilinx AC701 Vivado Project settings
#
#     Author:      Harry E. Zhurov
#
#--------------------------------------------------------------------------------

source $BUILD_SRC_DIR/cfg_params.tcl
source $BUILD_SRC_DIR/env_params.tcl
source $BUILD_SRC_DIR/ila_params.tcl

#-------------------------------------------------------------------------------
#
#    Custom tool settings
#

#set synth_strategy Flow_AreaOptimized_high
set synth_strategy Flow_PerfOptimized_high
set_property strategy ${synth_strategy} [get_runs synth_1]

if { ${BASE_CLK} > 150 } {
    # set impl_strategy  Performance_ExploreWithRemap
    # set impl_strategy  Performance_ExplorePostRoutePhysOpt
    # set impl_strategy  Performance_NetDelay_high
    set impl_strategy   Performance_Auto_1
} else {
    set impl_strategy  {Vivado Implementation Defaults}
}

set_property strategy ${impl_strategy}                        [get_runs impl_1]

set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED            true [get_runs impl_1]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]


if { [info exists VERBOSE] && ${VERBOSE} } {
    puts ""
    puts "    Syn strategy:  ${synth_strategy}"
    puts "    P&R strategy:  ${impl_strategy}"
    puts ""
    puts ""
    puts "====================== Sythesis Properties ======================"
    puts ""
    report_property [get_runs synth_1]
    puts ""
    puts ""
    puts "====================== P&R properties ======================"
    puts ""
    report_property [get_runs impl_1]
}

set_property STEPS.SYNTH_DESIGN.TCL.PRE     $BUILD_SRC_DIR/cfg_params.tcl   [get_runs synth_1]
set_property STEPS.INIT_DESIGN.TCL.PRE      $BUILD_SRC_DIR/impl_env.tcl     [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.TCL.PRE  $BUILD_SRC_DIR/impl_env.tcl     [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.TCL.POST $SCRIPT_COMMON_DIR/rpt_hook.tcl [get_runs impl_1]
#set_property STEPS.WRITE_DEVICE_IMAGE.TCL.POST $CFG_DIR/script/rpt_hook.tcl [get_runs impl_1]

#-------------------------------------------------------------------------------
#
#    Set constraint files only for P&R state for out-of-context IPs 
#    that are black boxes at synthesis stage
#
set ip_ooc [get_files {*ip_ooc.xdc}]

foreach f $ip_ooc {
    if { [file exists $f] == 1 } {
        common::send_msg_id "CFG_PRJ 01-001" "INFO" "Clear 'Used in Synthesis' flag for file '$f'"
        set_property USED_IN_SYNTHESIS false $f
    } else {
        puts "No file " $f
    }    
}
#-------------------------------------------------------------------------------
#
#    Set constraint files for ILA
#
if { $USE_ILA == 1} {
    set ila_proc [file join $ROOT_DIR site_scons/ila_proc.tcl]
    set ila      [file join $CFG_DIR script/ila.tcl]

    add_files -fileset constrs_1 -norecurse "$ila_proc $ila"
    set_property used_in_synthesis false  [get_files  "$ila_proc $ila"]
    set_property used_in_simulation false [get_files  "$ila_proc $ila"]
    puts "\n-----------------------------"
    puts "add ILA script files:"
    puts "    $ila_proc"
    puts "    $ila"
    puts "-----------------------------\n"
}
#-------------------------------------------------------------------------------
#
#    Set constraint files only for P&R state for out-of-context IPs 
#    that are black boxes at synthesis stage
#
set impl_xdc [get_files {*_impl.xdc}]

foreach f $impl_xdc {
    if { [file exists $f] == 1 } {
        common::send_msg_id "CFG_PRJ 01-002" "INFO" "Clear 'Used in Synthesis' flag for file '$f'"
        set_property USED_IN_SYNTHESIS false $f
    } else {
        puts "No file " $f
    }    
}
#-------------------------------------------------------------------------------
set xsa_name lwircam.xsa

write_hw_platform -fixed -force -minimal  -file $BUILD_DIR/src/$xsa_name
exec unzip -o -d $BUILD_DIR/src/lwircam_hw $BUILD_DIR/src/$xsa_name

file copy -force {*}[glob $BUILD_DIR/src/lwircam_hw/*.h]   $BUILD_DIR/src
file copy -force {*}[glob $BUILD_DIR/src/lwircam_hw/*.c]   $BUILD_DIR/src
file copy -force {*}[glob $BUILD_DIR/src/lwircam_hw/*.tcl] $BUILD_DIR/src

file delete -force -- $BUILD_DIR/src/lwircam_hw

#-------------------------------------------------------------------------------
#
#    Versal ACAP NoC Sim support
#
#puts "\n-------- Create NoC switch network for simulation --------"
##set_property top ${TOP_NAME}_sim_wrapper [get_filesets sim_1]
#launch_simulation -scripts_only -absolute_path -install_path ${QUESTABIN}
#
#puts "\n-------- Export simulation for \"xlnoc\" --------"
#export_simulation -of_objects [get_files ${BUILD_DIR}/syn/${PROJECT_NAME}.srcs/sim_1/bd/xlnoc/xlnoc.bd] -simulator questa -absolute_path -force -directory ${SIM_SCRIPT_DIR}
#file copy -force ${SIM_SCRIPT_DIR}/xlnoc/questa/nocattrs.dat ${BUILD_DIR}/sim

#-------------------------------------------------------------------------------
#
#    Set message rules
#
common::send_msg_id "CFG_PRJ 02-001" "INFO" "Add message rules"

#-----------------------------------------------------------
#
#    Suppress common warnings
#
set_msg_config -id {Constraints 18-5210} -string {{WARNING: [Constraints 18-5210] No constraint will be written out.} } -suppress

#---------------------------------------
#
#  XPM
#
set_msg_config -id "Synth 8-3331" -regexp -string [list ".+design xpm_.+ has unconnected port.+"]                                               -suppress
set_msg_config -id "Synth 8-6104" -regexp -string [list ".+Input port 'value' has an internal driver.+data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv.+"]  -suppress
set_msg_config -id "Synth 8-6014" -regexp -string [list ".+Unused sequential element.+was removed.+data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv.+"]     -suppress
set_msg_config -id "Synth 8-6014" -regexp -string [list ".+Unused sequential element.+was removed.+data/ip/xpm/xpm_memory/hdl/xpm_memory.sv.+"] -suppress
set_msg_config -id "Synth 8-6014" -regexp -string [list ".+Unused sequential element.+was removed.+data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv.+"]       -suppress
set_msg_config -id "Synth 8-3332" -regexp -string [list ".+Sequential element.+is unused and will be removed from module xpm_fifo_base.+"]      -suppress


#---------------------------------------
#
#  Memory generating 
#
set_msg_config -id "Synth 8-5856" -string "3D RAM m_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers" -suppress
set_msg_config -id "Synth 8-4767" -string "Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons" -suppress

#-------------------------------------------------------------------------------

