// Seed: 1561847713
module module_0;
  wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    output wor   id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  tri0  id_5
);
  assign id_2 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    output wire id_2,
    input tri0 id_3,
    output tri0 id_4,
    output logic id_5,
    input supply0 id_6,
    output uwire id_7,
    output wire id_8,
    output wor id_9
    , id_16,
    output tri0 id_10,
    input wire id_11,
    input uwire id_12,
    input supply0 id_13,
    output wand id_14
);
  id_17 :
  assert property (@(posedge id_13) -1)
  else id_5 <= id_3 ? -1 : 1;
  module_0 modCall_1 ();
endmodule
