// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_entry4.h"
#include "pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_s.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s.h"
#include "pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s.h"
#include "global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s.h"
#include "dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.h"
#include "dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0.h"
#include "sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_s.h"
#include "fifo_w1400_d2_A.h"
#include "fifo_w16_d2_A.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w10_d2_A.h"
#include "fifo_w15_d2_A.h"
#include "start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 10
    sc_in< sc_lv<1400> > input_1_V;
    sc_out< sc_lv<16> > layer14_out_0_V;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > input_1_V_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > layer14_out_0_V_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<1> > ap_var_for_const0;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_entry4* myproject_entry4_U0;
    pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_s* pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0;
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s* relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0;
    pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s* pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0;
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s* relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0;
    global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s* global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0;
    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0* dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0;
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s* relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0;
    dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0* dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0;
    sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_s* sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0;
    fifo_w1400_d2_A* input_1_V_c_U;
    fifo_w16_d2_A* layer15_out_2_V_U;
    fifo_w16_d2_A* layer15_out_6_V_U;
    fifo_w16_d2_A* layer15_out_7_V_U;
    fifo_w16_d2_A* layer15_out_12_V_U;
    fifo_w16_d2_A* layer15_out_16_V_U;
    fifo_w16_d2_A* layer15_out_17_V_U;
    fifo_w16_d2_A* layer15_out_22_V_U;
    fifo_w16_d2_A* layer15_out_26_V_U;
    fifo_w16_d2_A* layer15_out_27_V_U;
    fifo_w16_d2_A* layer15_out_32_V_U;
    fifo_w16_d2_A* layer15_out_36_V_U;
    fifo_w16_d2_A* layer15_out_37_V_U;
    fifo_w16_d2_A* layer15_out_42_V_U;
    fifo_w16_d2_A* layer15_out_46_V_U;
    fifo_w16_d2_A* layer15_out_47_V_U;
    fifo_w16_d2_A* layer15_out_52_V_U;
    fifo_w16_d2_A* layer15_out_56_V_U;
    fifo_w16_d2_A* layer15_out_57_V_U;
    fifo_w16_d2_A* layer15_out_62_V_U;
    fifo_w16_d2_A* layer15_out_66_V_U;
    fifo_w16_d2_A* layer15_out_67_V_U;
    fifo_w16_d2_A* layer15_out_72_V_U;
    fifo_w16_d2_A* layer15_out_76_V_U;
    fifo_w16_d2_A* layer15_out_77_V_U;
    fifo_w16_d2_A* layer15_out_82_V_U;
    fifo_w16_d2_A* layer15_out_86_V_U;
    fifo_w16_d2_A* layer15_out_87_V_U;
    fifo_w16_d2_A* layer15_out_92_V_U;
    fifo_w16_d2_A* layer15_out_96_V_U;
    fifo_w16_d2_A* layer15_out_97_V_U;
    fifo_w8_d2_A* layer4_out_2_V_U;
    fifo_w8_d2_A* layer4_out_6_V_U;
    fifo_w8_d2_A* layer4_out_7_V_U;
    fifo_w8_d2_A* layer4_out_12_V_U;
    fifo_w8_d2_A* layer4_out_16_V_U;
    fifo_w8_d2_A* layer4_out_17_V_U;
    fifo_w8_d2_A* layer4_out_22_V_U;
    fifo_w8_d2_A* layer4_out_26_V_U;
    fifo_w8_d2_A* layer4_out_27_V_U;
    fifo_w8_d2_A* layer4_out_32_V_U;
    fifo_w8_d2_A* layer4_out_36_V_U;
    fifo_w8_d2_A* layer4_out_37_V_U;
    fifo_w8_d2_A* layer4_out_42_V_U;
    fifo_w8_d2_A* layer4_out_46_V_U;
    fifo_w8_d2_A* layer4_out_47_V_U;
    fifo_w8_d2_A* layer4_out_52_V_U;
    fifo_w8_d2_A* layer4_out_56_V_U;
    fifo_w8_d2_A* layer4_out_57_V_U;
    fifo_w8_d2_A* layer4_out_62_V_U;
    fifo_w8_d2_A* layer4_out_66_V_U;
    fifo_w8_d2_A* layer4_out_67_V_U;
    fifo_w8_d2_A* layer4_out_72_V_U;
    fifo_w8_d2_A* layer4_out_76_V_U;
    fifo_w8_d2_A* layer4_out_77_V_U;
    fifo_w8_d2_A* layer4_out_82_V_U;
    fifo_w8_d2_A* layer4_out_86_V_U;
    fifo_w8_d2_A* layer4_out_87_V_U;
    fifo_w8_d2_A* layer4_out_92_V_U;
    fifo_w8_d2_A* layer4_out_96_V_U;
    fifo_w8_d2_A* layer4_out_97_V_U;
    fifo_w16_d2_A* layer16_out_2_V_U;
    fifo_w16_d2_A* layer16_out_3_V_U;
    fifo_w16_d2_A* layer16_out_4_V_U;
    fifo_w16_d2_A* layer16_out_12_V_U;
    fifo_w16_d2_A* layer16_out_13_V_U;
    fifo_w16_d2_A* layer16_out_14_V_U;
    fifo_w16_d2_A* layer16_out_22_V_U;
    fifo_w16_d2_A* layer16_out_23_V_U;
    fifo_w16_d2_A* layer16_out_24_V_U;
    fifo_w16_d2_A* layer16_out_32_V_U;
    fifo_w16_d2_A* layer16_out_33_V_U;
    fifo_w16_d2_A* layer16_out_34_V_U;
    fifo_w16_d2_A* layer16_out_42_V_U;
    fifo_w16_d2_A* layer16_out_43_V_U;
    fifo_w16_d2_A* layer16_out_44_V_U;
    fifo_w16_d2_A* layer16_out_52_V_U;
    fifo_w16_d2_A* layer16_out_53_V_U;
    fifo_w16_d2_A* layer16_out_54_V_U;
    fifo_w16_d2_A* layer16_out_62_V_U;
    fifo_w16_d2_A* layer16_out_63_V_U;
    fifo_w16_d2_A* layer16_out_64_V_U;
    fifo_w16_d2_A* layer16_out_72_V_U;
    fifo_w16_d2_A* layer16_out_73_V_U;
    fifo_w16_d2_A* layer16_out_74_V_U;
    fifo_w16_d2_A* layer16_out_82_V_U;
    fifo_w16_d2_A* layer16_out_83_V_U;
    fifo_w16_d2_A* layer16_out_84_V_U;
    fifo_w16_d2_A* layer16_out_92_V_U;
    fifo_w16_d2_A* layer16_out_93_V_U;
    fifo_w16_d2_A* layer16_out_94_V_U;
    fifo_w8_d2_A* layer7_out_0_V_U;
    fifo_w8_d2_A* layer7_out_1_V_U;
    fifo_w8_d2_A* layer7_out_2_V_U;
    fifo_w8_d2_A* layer7_out_3_V_U;
    fifo_w8_d2_A* layer7_out_4_V_U;
    fifo_w8_d2_A* layer7_out_5_V_U;
    fifo_w8_d2_A* layer7_out_6_V_U;
    fifo_w8_d2_A* layer7_out_7_V_U;
    fifo_w8_d2_A* layer7_out_8_V_U;
    fifo_w8_d2_A* layer7_out_9_V_U;
    fifo_w8_d2_A* layer7_out_10_V_U;
    fifo_w8_d2_A* layer7_out_11_V_U;
    fifo_w8_d2_A* layer7_out_12_V_U;
    fifo_w8_d2_A* layer7_out_13_V_U;
    fifo_w8_d2_A* layer7_out_14_V_U;
    fifo_w8_d2_A* layer7_out_15_V_U;
    fifo_w8_d2_A* layer7_out_16_V_U;
    fifo_w8_d2_A* layer7_out_17_V_U;
    fifo_w8_d2_A* layer7_out_18_V_U;
    fifo_w8_d2_A* layer7_out_19_V_U;
    fifo_w8_d2_A* layer7_out_20_V_U;
    fifo_w8_d2_A* layer7_out_21_V_U;
    fifo_w8_d2_A* layer7_out_22_V_U;
    fifo_w8_d2_A* layer7_out_23_V_U;
    fifo_w8_d2_A* layer7_out_24_V_U;
    fifo_w8_d2_A* layer7_out_25_V_U;
    fifo_w8_d2_A* layer7_out_26_V_U;
    fifo_w8_d2_A* layer7_out_27_V_U;
    fifo_w8_d2_A* layer7_out_28_V_U;
    fifo_w8_d2_A* layer7_out_29_V_U;
    fifo_w8_d2_A* layer7_out_30_V_U;
    fifo_w8_d2_A* layer7_out_31_V_U;
    fifo_w8_d2_A* layer7_out_32_V_U;
    fifo_w8_d2_A* layer7_out_33_V_U;
    fifo_w8_d2_A* layer7_out_34_V_U;
    fifo_w8_d2_A* layer7_out_35_V_U;
    fifo_w8_d2_A* layer7_out_36_V_U;
    fifo_w8_d2_A* layer7_out_37_V_U;
    fifo_w8_d2_A* layer7_out_38_V_U;
    fifo_w8_d2_A* layer7_out_39_V_U;
    fifo_w8_d2_A* layer7_out_40_V_U;
    fifo_w8_d2_A* layer7_out_41_V_U;
    fifo_w8_d2_A* layer7_out_42_V_U;
    fifo_w8_d2_A* layer7_out_43_V_U;
    fifo_w8_d2_A* layer7_out_44_V_U;
    fifo_w8_d2_A* layer7_out_45_V_U;
    fifo_w8_d2_A* layer7_out_46_V_U;
    fifo_w8_d2_A* layer7_out_47_V_U;
    fifo_w8_d2_A* layer7_out_48_V_U;
    fifo_w8_d2_A* layer7_out_49_V_U;
    fifo_w8_d2_A* layer7_out_50_V_U;
    fifo_w8_d2_A* layer7_out_51_V_U;
    fifo_w8_d2_A* layer7_out_52_V_U;
    fifo_w8_d2_A* layer7_out_53_V_U;
    fifo_w8_d2_A* layer7_out_54_V_U;
    fifo_w8_d2_A* layer7_out_55_V_U;
    fifo_w8_d2_A* layer7_out_56_V_U;
    fifo_w8_d2_A* layer7_out_57_V_U;
    fifo_w8_d2_A* layer7_out_58_V_U;
    fifo_w8_d2_A* layer7_out_59_V_U;
    fifo_w8_d2_A* layer7_out_60_V_U;
    fifo_w8_d2_A* layer7_out_61_V_U;
    fifo_w8_d2_A* layer7_out_62_V_U;
    fifo_w8_d2_A* layer7_out_63_V_U;
    fifo_w8_d2_A* layer7_out_64_V_U;
    fifo_w8_d2_A* layer7_out_65_V_U;
    fifo_w8_d2_A* layer7_out_66_V_U;
    fifo_w8_d2_A* layer7_out_67_V_U;
    fifo_w8_d2_A* layer7_out_68_V_U;
    fifo_w8_d2_A* layer7_out_69_V_U;
    fifo_w8_d2_A* layer7_out_70_V_U;
    fifo_w8_d2_A* layer7_out_71_V_U;
    fifo_w8_d2_A* layer7_out_72_V_U;
    fifo_w8_d2_A* layer7_out_73_V_U;
    fifo_w8_d2_A* layer7_out_74_V_U;
    fifo_w8_d2_A* layer7_out_75_V_U;
    fifo_w8_d2_A* layer7_out_76_V_U;
    fifo_w8_d2_A* layer7_out_77_V_U;
    fifo_w8_d2_A* layer7_out_78_V_U;
    fifo_w8_d2_A* layer7_out_79_V_U;
    fifo_w8_d2_A* layer7_out_80_V_U;
    fifo_w8_d2_A* layer7_out_81_V_U;
    fifo_w8_d2_A* layer7_out_82_V_U;
    fifo_w8_d2_A* layer7_out_83_V_U;
    fifo_w8_d2_A* layer7_out_84_V_U;
    fifo_w8_d2_A* layer7_out_85_V_U;
    fifo_w8_d2_A* layer7_out_86_V_U;
    fifo_w8_d2_A* layer7_out_87_V_U;
    fifo_w8_d2_A* layer7_out_88_V_U;
    fifo_w8_d2_A* layer7_out_89_V_U;
    fifo_w8_d2_A* layer7_out_90_V_U;
    fifo_w8_d2_A* layer7_out_91_V_U;
    fifo_w8_d2_A* layer7_out_92_V_U;
    fifo_w8_d2_A* layer7_out_93_V_U;
    fifo_w8_d2_A* layer7_out_94_V_U;
    fifo_w8_d2_A* layer7_out_95_V_U;
    fifo_w8_d2_A* layer7_out_96_V_U;
    fifo_w8_d2_A* layer7_out_97_V_U;
    fifo_w8_d2_A* layer7_out_98_V_U;
    fifo_w8_d2_A* layer7_out_99_V_U;
    fifo_w10_d2_A* layer8_out_2_V_U;
    fifo_w10_d2_A* layer8_out_3_V_U;
    fifo_w10_d2_A* layer8_out_4_V_U;
    fifo_w16_d2_A* layer9_out_1_V_U;
    fifo_w16_d2_A* layer9_out_8_V_U;
    fifo_w8_d2_A* layer11_out_1_V_U;
    fifo_w8_d2_A* layer11_out_8_V_U;
    fifo_w15_d2_A* layer12_out_0_V_U;
    start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0* start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_U;
    sc_signal< sc_logic > myproject_entry4_U0_ap_start;
    sc_signal< sc_logic > myproject_entry4_U0_ap_done;
    sc_signal< sc_logic > myproject_entry4_U0_ap_continue;
    sc_signal< sc_logic > myproject_entry4_U0_ap_idle;
    sc_signal< sc_logic > myproject_entry4_U0_ap_ready;
    sc_signal< sc_logic > myproject_entry4_U0_start_out;
    sc_signal< sc_logic > myproject_entry4_U0_start_write;
    sc_signal< sc_lv<1400> > myproject_entry4_U0_input_1_V_out_din;
    sc_signal< sc_logic > myproject_entry4_U0_input_1_V_out_write;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_ready;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_data_V_read;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_0;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_1;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_2;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_3;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_4;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_5;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_6;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_7;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_8;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_9;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_10;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_11;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_12;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_13;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_14;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_15;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_16;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_17;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_18;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_19;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_20;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_21;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_22;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_23;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_24;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_25;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_26;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_27;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_28;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_29;
    sc_signal< sc_logic > ap_channel_done_layer15_out_97_V;
    sc_signal< sc_logic > layer15_out_97_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_97_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_97_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_96_V;
    sc_signal< sc_logic > layer15_out_96_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_96_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_96_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_92_V;
    sc_signal< sc_logic > layer15_out_92_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_92_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_92_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_87_V;
    sc_signal< sc_logic > layer15_out_87_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_87_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_87_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_86_V;
    sc_signal< sc_logic > layer15_out_86_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_86_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_86_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_82_V;
    sc_signal< sc_logic > layer15_out_82_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_82_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_82_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_77_V;
    sc_signal< sc_logic > layer15_out_77_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_77_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_77_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_76_V;
    sc_signal< sc_logic > layer15_out_76_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_76_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_76_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_72_V;
    sc_signal< sc_logic > layer15_out_72_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_72_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_72_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_67_V;
    sc_signal< sc_logic > layer15_out_67_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_67_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_67_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_66_V;
    sc_signal< sc_logic > layer15_out_66_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_66_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_66_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_62_V;
    sc_signal< sc_logic > layer15_out_62_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_62_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_62_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_57_V;
    sc_signal< sc_logic > layer15_out_57_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_57_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_57_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_56_V;
    sc_signal< sc_logic > layer15_out_56_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_56_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_56_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_52_V;
    sc_signal< sc_logic > layer15_out_52_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_52_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_52_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_47_V;
    sc_signal< sc_logic > layer15_out_47_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_47_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_47_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_46_V;
    sc_signal< sc_logic > layer15_out_46_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_46_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_46_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_42_V;
    sc_signal< sc_logic > layer15_out_42_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_42_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_42_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_37_V;
    sc_signal< sc_logic > layer15_out_37_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_37_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_37_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_36_V;
    sc_signal< sc_logic > layer15_out_36_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_36_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_36_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_32_V;
    sc_signal< sc_logic > layer15_out_32_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_32_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_32_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_27_V;
    sc_signal< sc_logic > layer15_out_27_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_27_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_27_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_26_V;
    sc_signal< sc_logic > layer15_out_26_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_26_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_26_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_22_V;
    sc_signal< sc_logic > layer15_out_22_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_22_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_22_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_17_V;
    sc_signal< sc_logic > layer15_out_17_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_17_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_17_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_16_V;
    sc_signal< sc_logic > layer15_out_16_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_16_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_16_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_12_V;
    sc_signal< sc_logic > layer15_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_7_V;
    sc_signal< sc_logic > layer15_out_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_6_V;
    sc_signal< sc_logic > layer15_out_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer15_out_2_V;
    sc_signal< sc_logic > layer15_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer15_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer15_out_2_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_start;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_idle;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_0;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_1;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_2;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_3;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_4;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_5;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_6;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_7;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_8;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_9;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_10;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_11;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_12;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_13;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_14;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_15;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_16;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_17;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_18;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_19;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_20;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_21;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_22;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_23;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_24;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_25;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_26;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_27;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_28;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_29;
    sc_signal< sc_logic > ap_channel_done_layer4_out_97_V;
    sc_signal< sc_logic > layer4_out_97_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_97_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_97_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_96_V;
    sc_signal< sc_logic > layer4_out_96_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_96_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_96_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_92_V;
    sc_signal< sc_logic > layer4_out_92_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_92_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_92_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_87_V;
    sc_signal< sc_logic > layer4_out_87_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_87_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_87_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_86_V;
    sc_signal< sc_logic > layer4_out_86_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_86_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_86_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_82_V;
    sc_signal< sc_logic > layer4_out_82_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_82_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_82_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_77_V;
    sc_signal< sc_logic > layer4_out_77_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_77_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_77_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_76_V;
    sc_signal< sc_logic > layer4_out_76_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_76_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_76_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_72_V;
    sc_signal< sc_logic > layer4_out_72_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_72_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_72_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_67_V;
    sc_signal< sc_logic > layer4_out_67_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_67_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_67_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_66_V;
    sc_signal< sc_logic > layer4_out_66_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_66_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_66_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_62_V;
    sc_signal< sc_logic > layer4_out_62_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_62_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_62_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_57_V;
    sc_signal< sc_logic > layer4_out_57_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_57_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_57_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_56_V;
    sc_signal< sc_logic > layer4_out_56_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_56_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_56_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_52_V;
    sc_signal< sc_logic > layer4_out_52_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_52_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_52_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_47_V;
    sc_signal< sc_logic > layer4_out_47_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_47_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_47_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_46_V;
    sc_signal< sc_logic > layer4_out_46_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_46_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_46_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_42_V;
    sc_signal< sc_logic > layer4_out_42_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_42_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_42_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_37_V;
    sc_signal< sc_logic > layer4_out_37_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_37_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_37_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_36_V;
    sc_signal< sc_logic > layer4_out_36_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_36_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_36_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_32_V;
    sc_signal< sc_logic > layer4_out_32_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_32_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_32_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_27_V;
    sc_signal< sc_logic > layer4_out_27_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_27_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_27_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_26_V;
    sc_signal< sc_logic > layer4_out_26_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_26_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_26_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_22_V;
    sc_signal< sc_logic > layer4_out_22_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_22_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_22_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_17_V;
    sc_signal< sc_logic > layer4_out_17_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_17_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_17_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_16_V;
    sc_signal< sc_logic > layer4_out_16_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_16_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_16_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_12_V;
    sc_signal< sc_logic > layer4_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_7_V;
    sc_signal< sc_logic > layer4_out_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_6_V;
    sc_signal< sc_logic > layer4_out_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_2_V;
    sc_signal< sc_logic > layer4_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_2_V;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_0;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_1;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_2;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_3;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_4;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_5;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_6;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_7;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_8;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_9;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_10;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_11;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_12;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_13;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_14;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_15;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_16;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_17;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_18;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_19;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_20;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_21;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_22;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_23;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_24;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_25;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_26;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_27;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_28;
    sc_signal< sc_lv<16> > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_29;
    sc_signal< sc_logic > ap_channel_done_layer16_out_94_V;
    sc_signal< sc_logic > layer16_out_94_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_94_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_94_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_93_V;
    sc_signal< sc_logic > layer16_out_93_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_93_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_93_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_92_V;
    sc_signal< sc_logic > layer16_out_92_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_92_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_92_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_84_V;
    sc_signal< sc_logic > layer16_out_84_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_84_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_84_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_83_V;
    sc_signal< sc_logic > layer16_out_83_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_83_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_83_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_82_V;
    sc_signal< sc_logic > layer16_out_82_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_82_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_82_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_74_V;
    sc_signal< sc_logic > layer16_out_74_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_74_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_74_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_73_V;
    sc_signal< sc_logic > layer16_out_73_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_73_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_73_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_72_V;
    sc_signal< sc_logic > layer16_out_72_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_72_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_72_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_64_V;
    sc_signal< sc_logic > layer16_out_64_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_64_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_64_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_63_V;
    sc_signal< sc_logic > layer16_out_63_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_63_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_63_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_62_V;
    sc_signal< sc_logic > layer16_out_62_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_62_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_62_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_54_V;
    sc_signal< sc_logic > layer16_out_54_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_54_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_54_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_53_V;
    sc_signal< sc_logic > layer16_out_53_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_53_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_53_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_52_V;
    sc_signal< sc_logic > layer16_out_52_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_52_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_52_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_44_V;
    sc_signal< sc_logic > layer16_out_44_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_44_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_44_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_43_V;
    sc_signal< sc_logic > layer16_out_43_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_43_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_43_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_42_V;
    sc_signal< sc_logic > layer16_out_42_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_42_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_42_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_34_V;
    sc_signal< sc_logic > layer16_out_34_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_34_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_34_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_33_V;
    sc_signal< sc_logic > layer16_out_33_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_33_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_33_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_32_V;
    sc_signal< sc_logic > layer16_out_32_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_32_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_32_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_24_V;
    sc_signal< sc_logic > layer16_out_24_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_24_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_24_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_23_V;
    sc_signal< sc_logic > layer16_out_23_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_23_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_23_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_22_V;
    sc_signal< sc_logic > layer16_out_22_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_22_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_22_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_14_V;
    sc_signal< sc_logic > layer16_out_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_14_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_13_V;
    sc_signal< sc_logic > layer16_out_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_13_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_12_V;
    sc_signal< sc_logic > layer16_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_4_V;
    sc_signal< sc_logic > layer16_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_3_V;
    sc_signal< sc_logic > layer16_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer16_out_2_V;
    sc_signal< sc_logic > layer16_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer16_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer16_out_2_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_start;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_idle;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_0;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_1;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_2;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_3;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_4;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_5;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_6;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_7;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_8;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_9;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_10;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_11;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_12;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_13;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_14;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_15;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_16;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_17;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_18;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_19;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_20;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_21;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_22;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_23;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_24;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_25;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_26;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_27;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_28;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_29;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_30;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_31;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_32;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_33;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_34;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_35;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_36;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_37;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_38;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_39;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_40;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_41;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_42;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_43;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_44;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_45;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_46;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_47;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_48;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_49;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_50;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_51;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_52;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_53;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_54;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_55;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_56;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_57;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_58;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_59;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_60;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_61;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_62;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_63;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_64;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_65;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_66;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_67;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_68;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_69;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_70;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_71;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_72;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_73;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_74;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_75;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_76;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_77;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_78;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_79;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_80;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_81;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_82;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_83;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_84;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_85;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_86;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_87;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_88;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_89;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_90;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_91;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_92;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_93;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_94;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_95;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_96;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_97;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_98;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_99;
    sc_signal< sc_logic > ap_channel_done_layer7_out_99_V;
    sc_signal< sc_logic > layer7_out_99_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_99_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_99_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_98_V;
    sc_signal< sc_logic > layer7_out_98_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_98_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_98_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_97_V;
    sc_signal< sc_logic > layer7_out_97_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_97_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_97_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_96_V;
    sc_signal< sc_logic > layer7_out_96_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_96_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_96_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_95_V;
    sc_signal< sc_logic > layer7_out_95_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_95_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_95_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_94_V;
    sc_signal< sc_logic > layer7_out_94_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_94_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_94_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_93_V;
    sc_signal< sc_logic > layer7_out_93_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_93_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_93_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_92_V;
    sc_signal< sc_logic > layer7_out_92_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_92_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_92_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_91_V;
    sc_signal< sc_logic > layer7_out_91_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_91_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_91_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_90_V;
    sc_signal< sc_logic > layer7_out_90_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_90_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_90_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_89_V;
    sc_signal< sc_logic > layer7_out_89_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_89_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_89_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_88_V;
    sc_signal< sc_logic > layer7_out_88_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_88_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_88_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_87_V;
    sc_signal< sc_logic > layer7_out_87_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_87_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_87_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_86_V;
    sc_signal< sc_logic > layer7_out_86_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_86_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_86_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_85_V;
    sc_signal< sc_logic > layer7_out_85_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_85_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_85_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_84_V;
    sc_signal< sc_logic > layer7_out_84_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_84_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_84_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_83_V;
    sc_signal< sc_logic > layer7_out_83_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_83_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_83_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_82_V;
    sc_signal< sc_logic > layer7_out_82_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_82_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_82_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_81_V;
    sc_signal< sc_logic > layer7_out_81_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_81_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_81_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_80_V;
    sc_signal< sc_logic > layer7_out_80_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_80_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_80_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_79_V;
    sc_signal< sc_logic > layer7_out_79_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_79_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_79_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_78_V;
    sc_signal< sc_logic > layer7_out_78_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_78_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_78_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_77_V;
    sc_signal< sc_logic > layer7_out_77_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_77_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_77_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_76_V;
    sc_signal< sc_logic > layer7_out_76_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_76_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_76_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_75_V;
    sc_signal< sc_logic > layer7_out_75_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_75_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_75_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_74_V;
    sc_signal< sc_logic > layer7_out_74_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_74_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_74_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_73_V;
    sc_signal< sc_logic > layer7_out_73_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_73_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_73_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_72_V;
    sc_signal< sc_logic > layer7_out_72_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_72_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_72_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_71_V;
    sc_signal< sc_logic > layer7_out_71_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_71_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_71_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_70_V;
    sc_signal< sc_logic > layer7_out_70_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_70_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_70_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_69_V;
    sc_signal< sc_logic > layer7_out_69_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_69_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_69_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_68_V;
    sc_signal< sc_logic > layer7_out_68_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_68_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_68_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_67_V;
    sc_signal< sc_logic > layer7_out_67_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_67_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_67_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_66_V;
    sc_signal< sc_logic > layer7_out_66_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_66_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_66_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_65_V;
    sc_signal< sc_logic > layer7_out_65_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_65_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_65_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_64_V;
    sc_signal< sc_logic > layer7_out_64_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_64_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_64_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_63_V;
    sc_signal< sc_logic > layer7_out_63_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_63_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_63_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_62_V;
    sc_signal< sc_logic > layer7_out_62_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_62_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_62_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_61_V;
    sc_signal< sc_logic > layer7_out_61_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_61_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_61_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_60_V;
    sc_signal< sc_logic > layer7_out_60_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_60_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_60_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_59_V;
    sc_signal< sc_logic > layer7_out_59_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_59_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_59_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_58_V;
    sc_signal< sc_logic > layer7_out_58_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_58_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_58_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_57_V;
    sc_signal< sc_logic > layer7_out_57_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_57_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_57_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_56_V;
    sc_signal< sc_logic > layer7_out_56_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_56_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_56_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_55_V;
    sc_signal< sc_logic > layer7_out_55_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_55_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_55_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_54_V;
    sc_signal< sc_logic > layer7_out_54_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_54_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_54_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_53_V;
    sc_signal< sc_logic > layer7_out_53_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_53_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_53_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_52_V;
    sc_signal< sc_logic > layer7_out_52_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_52_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_52_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_51_V;
    sc_signal< sc_logic > layer7_out_51_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_51_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_51_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_50_V;
    sc_signal< sc_logic > layer7_out_50_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_50_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_50_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_49_V;
    sc_signal< sc_logic > layer7_out_49_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_49_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_49_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_48_V;
    sc_signal< sc_logic > layer7_out_48_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_48_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_48_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_47_V;
    sc_signal< sc_logic > layer7_out_47_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_47_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_47_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_46_V;
    sc_signal< sc_logic > layer7_out_46_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_46_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_46_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_45_V;
    sc_signal< sc_logic > layer7_out_45_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_45_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_45_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_44_V;
    sc_signal< sc_logic > layer7_out_44_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_44_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_44_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_43_V;
    sc_signal< sc_logic > layer7_out_43_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_43_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_43_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_42_V;
    sc_signal< sc_logic > layer7_out_42_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_42_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_42_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_41_V;
    sc_signal< sc_logic > layer7_out_41_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_41_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_41_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_40_V;
    sc_signal< sc_logic > layer7_out_40_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_40_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_40_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_39_V;
    sc_signal< sc_logic > layer7_out_39_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_39_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_39_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_38_V;
    sc_signal< sc_logic > layer7_out_38_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_38_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_38_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_37_V;
    sc_signal< sc_logic > layer7_out_37_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_37_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_37_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_36_V;
    sc_signal< sc_logic > layer7_out_36_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_36_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_36_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_35_V;
    sc_signal< sc_logic > layer7_out_35_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_35_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_35_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_34_V;
    sc_signal< sc_logic > layer7_out_34_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_34_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_34_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_33_V;
    sc_signal< sc_logic > layer7_out_33_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_33_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_33_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_32_V;
    sc_signal< sc_logic > layer7_out_32_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_32_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_32_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_31_V;
    sc_signal< sc_logic > layer7_out_31_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_31_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_31_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_30_V;
    sc_signal< sc_logic > layer7_out_30_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_30_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_30_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_29_V;
    sc_signal< sc_logic > layer7_out_29_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_29_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_29_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_28_V;
    sc_signal< sc_logic > layer7_out_28_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_28_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_28_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_27_V;
    sc_signal< sc_logic > layer7_out_27_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_27_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_27_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_26_V;
    sc_signal< sc_logic > layer7_out_26_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_26_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_26_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_25_V;
    sc_signal< sc_logic > layer7_out_25_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_25_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_25_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_24_V;
    sc_signal< sc_logic > layer7_out_24_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_24_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_24_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_23_V;
    sc_signal< sc_logic > layer7_out_23_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_23_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_23_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_22_V;
    sc_signal< sc_logic > layer7_out_22_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_22_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_22_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_21_V;
    sc_signal< sc_logic > layer7_out_21_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_21_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_21_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_20_V;
    sc_signal< sc_logic > layer7_out_20_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_20_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_20_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_19_V;
    sc_signal< sc_logic > layer7_out_19_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_19_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_19_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_18_V;
    sc_signal< sc_logic > layer7_out_18_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_18_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_18_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_17_V;
    sc_signal< sc_logic > layer7_out_17_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_17_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_17_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_16_V;
    sc_signal< sc_logic > layer7_out_16_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_16_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_16_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_15_V;
    sc_signal< sc_logic > layer7_out_15_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_15_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_15_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_14_V;
    sc_signal< sc_logic > layer7_out_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_14_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_13_V;
    sc_signal< sc_logic > layer7_out_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_13_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_12_V;
    sc_signal< sc_logic > layer7_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_11_V;
    sc_signal< sc_logic > layer7_out_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_11_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_10_V;
    sc_signal< sc_logic > layer7_out_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_10_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_9_V;
    sc_signal< sc_logic > layer7_out_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_9_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_8_V;
    sc_signal< sc_logic > layer7_out_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_8_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_7_V;
    sc_signal< sc_logic > layer7_out_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_6_V;
    sc_signal< sc_logic > layer7_out_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_5_V;
    sc_signal< sc_logic > layer7_out_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_4_V;
    sc_signal< sc_logic > layer7_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_3_V;
    sc_signal< sc_logic > layer7_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_2_V;
    sc_signal< sc_logic > layer7_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_1_V;
    sc_signal< sc_logic > layer7_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_0_V;
    sc_signal< sc_logic > layer7_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_0_V;
    sc_signal< sc_logic > global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_start;
    sc_signal< sc_logic > global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done;
    sc_signal< sc_logic > global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue;
    sc_signal< sc_logic > global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_idle;
    sc_signal< sc_logic > global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready;
    sc_signal< sc_lv<10> > global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_return_0;
    sc_signal< sc_lv<10> > global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_return_1;
    sc_signal< sc_lv<10> > global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_return_2;
    sc_signal< sc_logic > ap_channel_done_layer8_out_4_V;
    sc_signal< sc_logic > layer8_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer8_out_3_V;
    sc_signal< sc_logic > layer8_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer8_out_2_V;
    sc_signal< sc_logic > layer8_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_2_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start;
    sc_signal< sc_logic > dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done;
    sc_signal< sc_logic > dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue;
    sc_signal< sc_logic > dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle;
    sc_signal< sc_logic > dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_1;
    sc_signal< sc_logic > ap_channel_done_layer9_out_8_V;
    sc_signal< sc_logic > layer9_out_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_8_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_1_V;
    sc_signal< sc_logic > layer9_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_1_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_start;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_done;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_continue;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_idle;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_ready;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_return_0;
    sc_signal< sc_lv<8> > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_return_1;
    sc_signal< sc_logic > ap_channel_done_layer11_out_8_V;
    sc_signal< sc_logic > layer11_out_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer11_out_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer11_out_8_V;
    sc_signal< sc_logic > ap_channel_done_layer11_out_1_V;
    sc_signal< sc_logic > layer11_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer11_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer11_out_1_V;
    sc_signal< sc_logic > dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_start;
    sc_signal< sc_logic > dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_done;
    sc_signal< sc_logic > dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_continue;
    sc_signal< sc_logic > dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_idle;
    sc_signal< sc_logic > dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_ready;
    sc_signal< sc_lv<15> > dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_return;
    sc_signal< sc_logic > ap_channel_done_layer12_out_0_V;
    sc_signal< sc_logic > layer12_out_0_V_full_n;
    sc_signal< sc_logic > sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_start;
    sc_signal< sc_logic > sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_done;
    sc_signal< sc_logic > sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_continue;
    sc_signal< sc_logic > sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_idle;
    sc_signal< sc_logic > sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_ready;
    sc_signal< sc_lv<16> > sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_res_V;
    sc_signal< sc_logic > sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_res_V_ap_vld;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > input_1_V_c_full_n;
    sc_signal< sc_lv<1400> > input_1_V_c_dout;
    sc_signal< sc_logic > input_1_V_c_empty_n;
    sc_signal< sc_lv<16> > layer15_out_2_V_dout;
    sc_signal< sc_logic > layer15_out_2_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_6_V_dout;
    sc_signal< sc_logic > layer15_out_6_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_7_V_dout;
    sc_signal< sc_logic > layer15_out_7_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_12_V_dout;
    sc_signal< sc_logic > layer15_out_12_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_16_V_dout;
    sc_signal< sc_logic > layer15_out_16_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_17_V_dout;
    sc_signal< sc_logic > layer15_out_17_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_22_V_dout;
    sc_signal< sc_logic > layer15_out_22_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_26_V_dout;
    sc_signal< sc_logic > layer15_out_26_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_27_V_dout;
    sc_signal< sc_logic > layer15_out_27_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_32_V_dout;
    sc_signal< sc_logic > layer15_out_32_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_36_V_dout;
    sc_signal< sc_logic > layer15_out_36_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_37_V_dout;
    sc_signal< sc_logic > layer15_out_37_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_42_V_dout;
    sc_signal< sc_logic > layer15_out_42_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_46_V_dout;
    sc_signal< sc_logic > layer15_out_46_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_47_V_dout;
    sc_signal< sc_logic > layer15_out_47_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_52_V_dout;
    sc_signal< sc_logic > layer15_out_52_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_56_V_dout;
    sc_signal< sc_logic > layer15_out_56_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_57_V_dout;
    sc_signal< sc_logic > layer15_out_57_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_62_V_dout;
    sc_signal< sc_logic > layer15_out_62_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_66_V_dout;
    sc_signal< sc_logic > layer15_out_66_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_67_V_dout;
    sc_signal< sc_logic > layer15_out_67_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_72_V_dout;
    sc_signal< sc_logic > layer15_out_72_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_76_V_dout;
    sc_signal< sc_logic > layer15_out_76_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_77_V_dout;
    sc_signal< sc_logic > layer15_out_77_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_82_V_dout;
    sc_signal< sc_logic > layer15_out_82_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_86_V_dout;
    sc_signal< sc_logic > layer15_out_86_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_87_V_dout;
    sc_signal< sc_logic > layer15_out_87_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_92_V_dout;
    sc_signal< sc_logic > layer15_out_92_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_96_V_dout;
    sc_signal< sc_logic > layer15_out_96_V_empty_n;
    sc_signal< sc_lv<16> > layer15_out_97_V_dout;
    sc_signal< sc_logic > layer15_out_97_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_2_V_dout;
    sc_signal< sc_logic > layer4_out_2_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_6_V_dout;
    sc_signal< sc_logic > layer4_out_6_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_7_V_dout;
    sc_signal< sc_logic > layer4_out_7_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_12_V_dout;
    sc_signal< sc_logic > layer4_out_12_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_16_V_dout;
    sc_signal< sc_logic > layer4_out_16_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_17_V_dout;
    sc_signal< sc_logic > layer4_out_17_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_22_V_dout;
    sc_signal< sc_logic > layer4_out_22_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_26_V_dout;
    sc_signal< sc_logic > layer4_out_26_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_27_V_dout;
    sc_signal< sc_logic > layer4_out_27_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_32_V_dout;
    sc_signal< sc_logic > layer4_out_32_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_36_V_dout;
    sc_signal< sc_logic > layer4_out_36_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_37_V_dout;
    sc_signal< sc_logic > layer4_out_37_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_42_V_dout;
    sc_signal< sc_logic > layer4_out_42_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_46_V_dout;
    sc_signal< sc_logic > layer4_out_46_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_47_V_dout;
    sc_signal< sc_logic > layer4_out_47_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_52_V_dout;
    sc_signal< sc_logic > layer4_out_52_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_56_V_dout;
    sc_signal< sc_logic > layer4_out_56_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_57_V_dout;
    sc_signal< sc_logic > layer4_out_57_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_62_V_dout;
    sc_signal< sc_logic > layer4_out_62_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_66_V_dout;
    sc_signal< sc_logic > layer4_out_66_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_67_V_dout;
    sc_signal< sc_logic > layer4_out_67_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_72_V_dout;
    sc_signal< sc_logic > layer4_out_72_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_76_V_dout;
    sc_signal< sc_logic > layer4_out_76_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_77_V_dout;
    sc_signal< sc_logic > layer4_out_77_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_82_V_dout;
    sc_signal< sc_logic > layer4_out_82_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_86_V_dout;
    sc_signal< sc_logic > layer4_out_86_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_87_V_dout;
    sc_signal< sc_logic > layer4_out_87_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_92_V_dout;
    sc_signal< sc_logic > layer4_out_92_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_96_V_dout;
    sc_signal< sc_logic > layer4_out_96_V_empty_n;
    sc_signal< sc_lv<8> > layer4_out_97_V_dout;
    sc_signal< sc_logic > layer4_out_97_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_2_V_dout;
    sc_signal< sc_logic > layer16_out_2_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_3_V_dout;
    sc_signal< sc_logic > layer16_out_3_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_4_V_dout;
    sc_signal< sc_logic > layer16_out_4_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_12_V_dout;
    sc_signal< sc_logic > layer16_out_12_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_13_V_dout;
    sc_signal< sc_logic > layer16_out_13_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_14_V_dout;
    sc_signal< sc_logic > layer16_out_14_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_22_V_dout;
    sc_signal< sc_logic > layer16_out_22_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_23_V_dout;
    sc_signal< sc_logic > layer16_out_23_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_24_V_dout;
    sc_signal< sc_logic > layer16_out_24_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_32_V_dout;
    sc_signal< sc_logic > layer16_out_32_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_33_V_dout;
    sc_signal< sc_logic > layer16_out_33_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_34_V_dout;
    sc_signal< sc_logic > layer16_out_34_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_42_V_dout;
    sc_signal< sc_logic > layer16_out_42_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_43_V_dout;
    sc_signal< sc_logic > layer16_out_43_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_44_V_dout;
    sc_signal< sc_logic > layer16_out_44_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_52_V_dout;
    sc_signal< sc_logic > layer16_out_52_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_53_V_dout;
    sc_signal< sc_logic > layer16_out_53_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_54_V_dout;
    sc_signal< sc_logic > layer16_out_54_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_62_V_dout;
    sc_signal< sc_logic > layer16_out_62_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_63_V_dout;
    sc_signal< sc_logic > layer16_out_63_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_64_V_dout;
    sc_signal< sc_logic > layer16_out_64_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_72_V_dout;
    sc_signal< sc_logic > layer16_out_72_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_73_V_dout;
    sc_signal< sc_logic > layer16_out_73_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_74_V_dout;
    sc_signal< sc_logic > layer16_out_74_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_82_V_dout;
    sc_signal< sc_logic > layer16_out_82_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_83_V_dout;
    sc_signal< sc_logic > layer16_out_83_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_84_V_dout;
    sc_signal< sc_logic > layer16_out_84_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_92_V_dout;
    sc_signal< sc_logic > layer16_out_92_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_93_V_dout;
    sc_signal< sc_logic > layer16_out_93_V_empty_n;
    sc_signal< sc_lv<16> > layer16_out_94_V_dout;
    sc_signal< sc_logic > layer16_out_94_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_0_V_dout;
    sc_signal< sc_logic > layer7_out_0_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_1_V_dout;
    sc_signal< sc_logic > layer7_out_1_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_2_V_dout;
    sc_signal< sc_logic > layer7_out_2_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_3_V_dout;
    sc_signal< sc_logic > layer7_out_3_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_4_V_dout;
    sc_signal< sc_logic > layer7_out_4_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_5_V_dout;
    sc_signal< sc_logic > layer7_out_5_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_6_V_dout;
    sc_signal< sc_logic > layer7_out_6_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_7_V_dout;
    sc_signal< sc_logic > layer7_out_7_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_8_V_dout;
    sc_signal< sc_logic > layer7_out_8_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_9_V_dout;
    sc_signal< sc_logic > layer7_out_9_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_10_V_dout;
    sc_signal< sc_logic > layer7_out_10_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_11_V_dout;
    sc_signal< sc_logic > layer7_out_11_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_12_V_dout;
    sc_signal< sc_logic > layer7_out_12_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_13_V_dout;
    sc_signal< sc_logic > layer7_out_13_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_14_V_dout;
    sc_signal< sc_logic > layer7_out_14_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_15_V_dout;
    sc_signal< sc_logic > layer7_out_15_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_16_V_dout;
    sc_signal< sc_logic > layer7_out_16_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_17_V_dout;
    sc_signal< sc_logic > layer7_out_17_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_18_V_dout;
    sc_signal< sc_logic > layer7_out_18_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_19_V_dout;
    sc_signal< sc_logic > layer7_out_19_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_20_V_dout;
    sc_signal< sc_logic > layer7_out_20_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_21_V_dout;
    sc_signal< sc_logic > layer7_out_21_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_22_V_dout;
    sc_signal< sc_logic > layer7_out_22_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_23_V_dout;
    sc_signal< sc_logic > layer7_out_23_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_24_V_dout;
    sc_signal< sc_logic > layer7_out_24_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_25_V_dout;
    sc_signal< sc_logic > layer7_out_25_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_26_V_dout;
    sc_signal< sc_logic > layer7_out_26_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_27_V_dout;
    sc_signal< sc_logic > layer7_out_27_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_28_V_dout;
    sc_signal< sc_logic > layer7_out_28_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_29_V_dout;
    sc_signal< sc_logic > layer7_out_29_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_30_V_dout;
    sc_signal< sc_logic > layer7_out_30_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_31_V_dout;
    sc_signal< sc_logic > layer7_out_31_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_32_V_dout;
    sc_signal< sc_logic > layer7_out_32_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_33_V_dout;
    sc_signal< sc_logic > layer7_out_33_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_34_V_dout;
    sc_signal< sc_logic > layer7_out_34_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_35_V_dout;
    sc_signal< sc_logic > layer7_out_35_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_36_V_dout;
    sc_signal< sc_logic > layer7_out_36_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_37_V_dout;
    sc_signal< sc_logic > layer7_out_37_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_38_V_dout;
    sc_signal< sc_logic > layer7_out_38_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_39_V_dout;
    sc_signal< sc_logic > layer7_out_39_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_40_V_dout;
    sc_signal< sc_logic > layer7_out_40_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_41_V_dout;
    sc_signal< sc_logic > layer7_out_41_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_42_V_dout;
    sc_signal< sc_logic > layer7_out_42_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_43_V_dout;
    sc_signal< sc_logic > layer7_out_43_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_44_V_dout;
    sc_signal< sc_logic > layer7_out_44_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_45_V_dout;
    sc_signal< sc_logic > layer7_out_45_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_46_V_dout;
    sc_signal< sc_logic > layer7_out_46_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_47_V_dout;
    sc_signal< sc_logic > layer7_out_47_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_48_V_dout;
    sc_signal< sc_logic > layer7_out_48_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_49_V_dout;
    sc_signal< sc_logic > layer7_out_49_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_50_V_dout;
    sc_signal< sc_logic > layer7_out_50_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_51_V_dout;
    sc_signal< sc_logic > layer7_out_51_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_52_V_dout;
    sc_signal< sc_logic > layer7_out_52_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_53_V_dout;
    sc_signal< sc_logic > layer7_out_53_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_54_V_dout;
    sc_signal< sc_logic > layer7_out_54_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_55_V_dout;
    sc_signal< sc_logic > layer7_out_55_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_56_V_dout;
    sc_signal< sc_logic > layer7_out_56_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_57_V_dout;
    sc_signal< sc_logic > layer7_out_57_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_58_V_dout;
    sc_signal< sc_logic > layer7_out_58_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_59_V_dout;
    sc_signal< sc_logic > layer7_out_59_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_60_V_dout;
    sc_signal< sc_logic > layer7_out_60_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_61_V_dout;
    sc_signal< sc_logic > layer7_out_61_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_62_V_dout;
    sc_signal< sc_logic > layer7_out_62_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_63_V_dout;
    sc_signal< sc_logic > layer7_out_63_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_64_V_dout;
    sc_signal< sc_logic > layer7_out_64_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_65_V_dout;
    sc_signal< sc_logic > layer7_out_65_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_66_V_dout;
    sc_signal< sc_logic > layer7_out_66_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_67_V_dout;
    sc_signal< sc_logic > layer7_out_67_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_68_V_dout;
    sc_signal< sc_logic > layer7_out_68_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_69_V_dout;
    sc_signal< sc_logic > layer7_out_69_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_70_V_dout;
    sc_signal< sc_logic > layer7_out_70_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_71_V_dout;
    sc_signal< sc_logic > layer7_out_71_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_72_V_dout;
    sc_signal< sc_logic > layer7_out_72_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_73_V_dout;
    sc_signal< sc_logic > layer7_out_73_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_74_V_dout;
    sc_signal< sc_logic > layer7_out_74_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_75_V_dout;
    sc_signal< sc_logic > layer7_out_75_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_76_V_dout;
    sc_signal< sc_logic > layer7_out_76_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_77_V_dout;
    sc_signal< sc_logic > layer7_out_77_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_78_V_dout;
    sc_signal< sc_logic > layer7_out_78_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_79_V_dout;
    sc_signal< sc_logic > layer7_out_79_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_80_V_dout;
    sc_signal< sc_logic > layer7_out_80_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_81_V_dout;
    sc_signal< sc_logic > layer7_out_81_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_82_V_dout;
    sc_signal< sc_logic > layer7_out_82_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_83_V_dout;
    sc_signal< sc_logic > layer7_out_83_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_84_V_dout;
    sc_signal< sc_logic > layer7_out_84_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_85_V_dout;
    sc_signal< sc_logic > layer7_out_85_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_86_V_dout;
    sc_signal< sc_logic > layer7_out_86_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_87_V_dout;
    sc_signal< sc_logic > layer7_out_87_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_88_V_dout;
    sc_signal< sc_logic > layer7_out_88_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_89_V_dout;
    sc_signal< sc_logic > layer7_out_89_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_90_V_dout;
    sc_signal< sc_logic > layer7_out_90_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_91_V_dout;
    sc_signal< sc_logic > layer7_out_91_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_92_V_dout;
    sc_signal< sc_logic > layer7_out_92_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_93_V_dout;
    sc_signal< sc_logic > layer7_out_93_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_94_V_dout;
    sc_signal< sc_logic > layer7_out_94_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_95_V_dout;
    sc_signal< sc_logic > layer7_out_95_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_96_V_dout;
    sc_signal< sc_logic > layer7_out_96_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_97_V_dout;
    sc_signal< sc_logic > layer7_out_97_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_98_V_dout;
    sc_signal< sc_logic > layer7_out_98_V_empty_n;
    sc_signal< sc_lv<8> > layer7_out_99_V_dout;
    sc_signal< sc_logic > layer7_out_99_V_empty_n;
    sc_signal< sc_lv<10> > layer8_out_2_V_dout;
    sc_signal< sc_logic > layer8_out_2_V_empty_n;
    sc_signal< sc_lv<10> > layer8_out_3_V_dout;
    sc_signal< sc_logic > layer8_out_3_V_empty_n;
    sc_signal< sc_lv<10> > layer8_out_4_V_dout;
    sc_signal< sc_logic > layer8_out_4_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_1_V_dout;
    sc_signal< sc_logic > layer9_out_1_V_empty_n;
    sc_signal< sc_lv<16> > layer9_out_8_V_dout;
    sc_signal< sc_logic > layer9_out_8_V_empty_n;
    sc_signal< sc_lv<8> > layer11_out_1_V_dout;
    sc_signal< sc_logic > layer11_out_1_V_empty_n;
    sc_signal< sc_lv<8> > layer11_out_8_V_dout;
    sc_signal< sc_logic > layer11_out_8_V_empty_n;
    sc_signal< sc_lv<15> > layer12_out_0_V_dout;
    sc_signal< sc_logic > layer12_out_0_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_din;
    sc_signal< sc_logic > start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_dout;
    sc_signal< sc_logic > start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_empty_n;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_start_full_n;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_start_write;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_start_full_n;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_start_write;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_start_full_n;
    sc_signal< sc_logic > pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_start_write;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_start_full_n;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_start_write;
    sc_signal< sc_logic > global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_start_full_n;
    sc_signal< sc_logic > global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_start_write;
    sc_signal< sc_logic > dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n;
    sc_signal< sc_logic > dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_start_write;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_start_full_n;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_start_write;
    sc_signal< sc_logic > dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_start_full_n;
    sc_signal< sc_logic > dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_start_write;
    sc_signal< sc_logic > sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_start_full_n;
    sc_signal< sc_logic > sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_start_write;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_channel_done_layer11_out_1_V();
    void thread_ap_channel_done_layer11_out_8_V();
    void thread_ap_channel_done_layer12_out_0_V();
    void thread_ap_channel_done_layer15_out_12_V();
    void thread_ap_channel_done_layer15_out_16_V();
    void thread_ap_channel_done_layer15_out_17_V();
    void thread_ap_channel_done_layer15_out_22_V();
    void thread_ap_channel_done_layer15_out_26_V();
    void thread_ap_channel_done_layer15_out_27_V();
    void thread_ap_channel_done_layer15_out_2_V();
    void thread_ap_channel_done_layer15_out_32_V();
    void thread_ap_channel_done_layer15_out_36_V();
    void thread_ap_channel_done_layer15_out_37_V();
    void thread_ap_channel_done_layer15_out_42_V();
    void thread_ap_channel_done_layer15_out_46_V();
    void thread_ap_channel_done_layer15_out_47_V();
    void thread_ap_channel_done_layer15_out_52_V();
    void thread_ap_channel_done_layer15_out_56_V();
    void thread_ap_channel_done_layer15_out_57_V();
    void thread_ap_channel_done_layer15_out_62_V();
    void thread_ap_channel_done_layer15_out_66_V();
    void thread_ap_channel_done_layer15_out_67_V();
    void thread_ap_channel_done_layer15_out_6_V();
    void thread_ap_channel_done_layer15_out_72_V();
    void thread_ap_channel_done_layer15_out_76_V();
    void thread_ap_channel_done_layer15_out_77_V();
    void thread_ap_channel_done_layer15_out_7_V();
    void thread_ap_channel_done_layer15_out_82_V();
    void thread_ap_channel_done_layer15_out_86_V();
    void thread_ap_channel_done_layer15_out_87_V();
    void thread_ap_channel_done_layer15_out_92_V();
    void thread_ap_channel_done_layer15_out_96_V();
    void thread_ap_channel_done_layer15_out_97_V();
    void thread_ap_channel_done_layer16_out_12_V();
    void thread_ap_channel_done_layer16_out_13_V();
    void thread_ap_channel_done_layer16_out_14_V();
    void thread_ap_channel_done_layer16_out_22_V();
    void thread_ap_channel_done_layer16_out_23_V();
    void thread_ap_channel_done_layer16_out_24_V();
    void thread_ap_channel_done_layer16_out_2_V();
    void thread_ap_channel_done_layer16_out_32_V();
    void thread_ap_channel_done_layer16_out_33_V();
    void thread_ap_channel_done_layer16_out_34_V();
    void thread_ap_channel_done_layer16_out_3_V();
    void thread_ap_channel_done_layer16_out_42_V();
    void thread_ap_channel_done_layer16_out_43_V();
    void thread_ap_channel_done_layer16_out_44_V();
    void thread_ap_channel_done_layer16_out_4_V();
    void thread_ap_channel_done_layer16_out_52_V();
    void thread_ap_channel_done_layer16_out_53_V();
    void thread_ap_channel_done_layer16_out_54_V();
    void thread_ap_channel_done_layer16_out_62_V();
    void thread_ap_channel_done_layer16_out_63_V();
    void thread_ap_channel_done_layer16_out_64_V();
    void thread_ap_channel_done_layer16_out_72_V();
    void thread_ap_channel_done_layer16_out_73_V();
    void thread_ap_channel_done_layer16_out_74_V();
    void thread_ap_channel_done_layer16_out_82_V();
    void thread_ap_channel_done_layer16_out_83_V();
    void thread_ap_channel_done_layer16_out_84_V();
    void thread_ap_channel_done_layer16_out_92_V();
    void thread_ap_channel_done_layer16_out_93_V();
    void thread_ap_channel_done_layer16_out_94_V();
    void thread_ap_channel_done_layer4_out_12_V();
    void thread_ap_channel_done_layer4_out_16_V();
    void thread_ap_channel_done_layer4_out_17_V();
    void thread_ap_channel_done_layer4_out_22_V();
    void thread_ap_channel_done_layer4_out_26_V();
    void thread_ap_channel_done_layer4_out_27_V();
    void thread_ap_channel_done_layer4_out_2_V();
    void thread_ap_channel_done_layer4_out_32_V();
    void thread_ap_channel_done_layer4_out_36_V();
    void thread_ap_channel_done_layer4_out_37_V();
    void thread_ap_channel_done_layer4_out_42_V();
    void thread_ap_channel_done_layer4_out_46_V();
    void thread_ap_channel_done_layer4_out_47_V();
    void thread_ap_channel_done_layer4_out_52_V();
    void thread_ap_channel_done_layer4_out_56_V();
    void thread_ap_channel_done_layer4_out_57_V();
    void thread_ap_channel_done_layer4_out_62_V();
    void thread_ap_channel_done_layer4_out_66_V();
    void thread_ap_channel_done_layer4_out_67_V();
    void thread_ap_channel_done_layer4_out_6_V();
    void thread_ap_channel_done_layer4_out_72_V();
    void thread_ap_channel_done_layer4_out_76_V();
    void thread_ap_channel_done_layer4_out_77_V();
    void thread_ap_channel_done_layer4_out_7_V();
    void thread_ap_channel_done_layer4_out_82_V();
    void thread_ap_channel_done_layer4_out_86_V();
    void thread_ap_channel_done_layer4_out_87_V();
    void thread_ap_channel_done_layer4_out_92_V();
    void thread_ap_channel_done_layer4_out_96_V();
    void thread_ap_channel_done_layer4_out_97_V();
    void thread_ap_channel_done_layer7_out_0_V();
    void thread_ap_channel_done_layer7_out_10_V();
    void thread_ap_channel_done_layer7_out_11_V();
    void thread_ap_channel_done_layer7_out_12_V();
    void thread_ap_channel_done_layer7_out_13_V();
    void thread_ap_channel_done_layer7_out_14_V();
    void thread_ap_channel_done_layer7_out_15_V();
    void thread_ap_channel_done_layer7_out_16_V();
    void thread_ap_channel_done_layer7_out_17_V();
    void thread_ap_channel_done_layer7_out_18_V();
    void thread_ap_channel_done_layer7_out_19_V();
    void thread_ap_channel_done_layer7_out_1_V();
    void thread_ap_channel_done_layer7_out_20_V();
    void thread_ap_channel_done_layer7_out_21_V();
    void thread_ap_channel_done_layer7_out_22_V();
    void thread_ap_channel_done_layer7_out_23_V();
    void thread_ap_channel_done_layer7_out_24_V();
    void thread_ap_channel_done_layer7_out_25_V();
    void thread_ap_channel_done_layer7_out_26_V();
    void thread_ap_channel_done_layer7_out_27_V();
    void thread_ap_channel_done_layer7_out_28_V();
    void thread_ap_channel_done_layer7_out_29_V();
    void thread_ap_channel_done_layer7_out_2_V();
    void thread_ap_channel_done_layer7_out_30_V();
    void thread_ap_channel_done_layer7_out_31_V();
    void thread_ap_channel_done_layer7_out_32_V();
    void thread_ap_channel_done_layer7_out_33_V();
    void thread_ap_channel_done_layer7_out_34_V();
    void thread_ap_channel_done_layer7_out_35_V();
    void thread_ap_channel_done_layer7_out_36_V();
    void thread_ap_channel_done_layer7_out_37_V();
    void thread_ap_channel_done_layer7_out_38_V();
    void thread_ap_channel_done_layer7_out_39_V();
    void thread_ap_channel_done_layer7_out_3_V();
    void thread_ap_channel_done_layer7_out_40_V();
    void thread_ap_channel_done_layer7_out_41_V();
    void thread_ap_channel_done_layer7_out_42_V();
    void thread_ap_channel_done_layer7_out_43_V();
    void thread_ap_channel_done_layer7_out_44_V();
    void thread_ap_channel_done_layer7_out_45_V();
    void thread_ap_channel_done_layer7_out_46_V();
    void thread_ap_channel_done_layer7_out_47_V();
    void thread_ap_channel_done_layer7_out_48_V();
    void thread_ap_channel_done_layer7_out_49_V();
    void thread_ap_channel_done_layer7_out_4_V();
    void thread_ap_channel_done_layer7_out_50_V();
    void thread_ap_channel_done_layer7_out_51_V();
    void thread_ap_channel_done_layer7_out_52_V();
    void thread_ap_channel_done_layer7_out_53_V();
    void thread_ap_channel_done_layer7_out_54_V();
    void thread_ap_channel_done_layer7_out_55_V();
    void thread_ap_channel_done_layer7_out_56_V();
    void thread_ap_channel_done_layer7_out_57_V();
    void thread_ap_channel_done_layer7_out_58_V();
    void thread_ap_channel_done_layer7_out_59_V();
    void thread_ap_channel_done_layer7_out_5_V();
    void thread_ap_channel_done_layer7_out_60_V();
    void thread_ap_channel_done_layer7_out_61_V();
    void thread_ap_channel_done_layer7_out_62_V();
    void thread_ap_channel_done_layer7_out_63_V();
    void thread_ap_channel_done_layer7_out_64_V();
    void thread_ap_channel_done_layer7_out_65_V();
    void thread_ap_channel_done_layer7_out_66_V();
    void thread_ap_channel_done_layer7_out_67_V();
    void thread_ap_channel_done_layer7_out_68_V();
    void thread_ap_channel_done_layer7_out_69_V();
    void thread_ap_channel_done_layer7_out_6_V();
    void thread_ap_channel_done_layer7_out_70_V();
    void thread_ap_channel_done_layer7_out_71_V();
    void thread_ap_channel_done_layer7_out_72_V();
    void thread_ap_channel_done_layer7_out_73_V();
    void thread_ap_channel_done_layer7_out_74_V();
    void thread_ap_channel_done_layer7_out_75_V();
    void thread_ap_channel_done_layer7_out_76_V();
    void thread_ap_channel_done_layer7_out_77_V();
    void thread_ap_channel_done_layer7_out_78_V();
    void thread_ap_channel_done_layer7_out_79_V();
    void thread_ap_channel_done_layer7_out_7_V();
    void thread_ap_channel_done_layer7_out_80_V();
    void thread_ap_channel_done_layer7_out_81_V();
    void thread_ap_channel_done_layer7_out_82_V();
    void thread_ap_channel_done_layer7_out_83_V();
    void thread_ap_channel_done_layer7_out_84_V();
    void thread_ap_channel_done_layer7_out_85_V();
    void thread_ap_channel_done_layer7_out_86_V();
    void thread_ap_channel_done_layer7_out_87_V();
    void thread_ap_channel_done_layer7_out_88_V();
    void thread_ap_channel_done_layer7_out_89_V();
    void thread_ap_channel_done_layer7_out_8_V();
    void thread_ap_channel_done_layer7_out_90_V();
    void thread_ap_channel_done_layer7_out_91_V();
    void thread_ap_channel_done_layer7_out_92_V();
    void thread_ap_channel_done_layer7_out_93_V();
    void thread_ap_channel_done_layer7_out_94_V();
    void thread_ap_channel_done_layer7_out_95_V();
    void thread_ap_channel_done_layer7_out_96_V();
    void thread_ap_channel_done_layer7_out_97_V();
    void thread_ap_channel_done_layer7_out_98_V();
    void thread_ap_channel_done_layer7_out_99_V();
    void thread_ap_channel_done_layer7_out_9_V();
    void thread_ap_channel_done_layer8_out_2_V();
    void thread_ap_channel_done_layer8_out_3_V();
    void thread_ap_channel_done_layer8_out_4_V();
    void thread_ap_channel_done_layer9_out_1_V();
    void thread_ap_channel_done_layer9_out_8_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_layer11_out_1_V();
    void thread_ap_sync_channel_write_layer11_out_8_V();
    void thread_ap_sync_channel_write_layer15_out_12_V();
    void thread_ap_sync_channel_write_layer15_out_16_V();
    void thread_ap_sync_channel_write_layer15_out_17_V();
    void thread_ap_sync_channel_write_layer15_out_22_V();
    void thread_ap_sync_channel_write_layer15_out_26_V();
    void thread_ap_sync_channel_write_layer15_out_27_V();
    void thread_ap_sync_channel_write_layer15_out_2_V();
    void thread_ap_sync_channel_write_layer15_out_32_V();
    void thread_ap_sync_channel_write_layer15_out_36_V();
    void thread_ap_sync_channel_write_layer15_out_37_V();
    void thread_ap_sync_channel_write_layer15_out_42_V();
    void thread_ap_sync_channel_write_layer15_out_46_V();
    void thread_ap_sync_channel_write_layer15_out_47_V();
    void thread_ap_sync_channel_write_layer15_out_52_V();
    void thread_ap_sync_channel_write_layer15_out_56_V();
    void thread_ap_sync_channel_write_layer15_out_57_V();
    void thread_ap_sync_channel_write_layer15_out_62_V();
    void thread_ap_sync_channel_write_layer15_out_66_V();
    void thread_ap_sync_channel_write_layer15_out_67_V();
    void thread_ap_sync_channel_write_layer15_out_6_V();
    void thread_ap_sync_channel_write_layer15_out_72_V();
    void thread_ap_sync_channel_write_layer15_out_76_V();
    void thread_ap_sync_channel_write_layer15_out_77_V();
    void thread_ap_sync_channel_write_layer15_out_7_V();
    void thread_ap_sync_channel_write_layer15_out_82_V();
    void thread_ap_sync_channel_write_layer15_out_86_V();
    void thread_ap_sync_channel_write_layer15_out_87_V();
    void thread_ap_sync_channel_write_layer15_out_92_V();
    void thread_ap_sync_channel_write_layer15_out_96_V();
    void thread_ap_sync_channel_write_layer15_out_97_V();
    void thread_ap_sync_channel_write_layer16_out_12_V();
    void thread_ap_sync_channel_write_layer16_out_13_V();
    void thread_ap_sync_channel_write_layer16_out_14_V();
    void thread_ap_sync_channel_write_layer16_out_22_V();
    void thread_ap_sync_channel_write_layer16_out_23_V();
    void thread_ap_sync_channel_write_layer16_out_24_V();
    void thread_ap_sync_channel_write_layer16_out_2_V();
    void thread_ap_sync_channel_write_layer16_out_32_V();
    void thread_ap_sync_channel_write_layer16_out_33_V();
    void thread_ap_sync_channel_write_layer16_out_34_V();
    void thread_ap_sync_channel_write_layer16_out_3_V();
    void thread_ap_sync_channel_write_layer16_out_42_V();
    void thread_ap_sync_channel_write_layer16_out_43_V();
    void thread_ap_sync_channel_write_layer16_out_44_V();
    void thread_ap_sync_channel_write_layer16_out_4_V();
    void thread_ap_sync_channel_write_layer16_out_52_V();
    void thread_ap_sync_channel_write_layer16_out_53_V();
    void thread_ap_sync_channel_write_layer16_out_54_V();
    void thread_ap_sync_channel_write_layer16_out_62_V();
    void thread_ap_sync_channel_write_layer16_out_63_V();
    void thread_ap_sync_channel_write_layer16_out_64_V();
    void thread_ap_sync_channel_write_layer16_out_72_V();
    void thread_ap_sync_channel_write_layer16_out_73_V();
    void thread_ap_sync_channel_write_layer16_out_74_V();
    void thread_ap_sync_channel_write_layer16_out_82_V();
    void thread_ap_sync_channel_write_layer16_out_83_V();
    void thread_ap_sync_channel_write_layer16_out_84_V();
    void thread_ap_sync_channel_write_layer16_out_92_V();
    void thread_ap_sync_channel_write_layer16_out_93_V();
    void thread_ap_sync_channel_write_layer16_out_94_V();
    void thread_ap_sync_channel_write_layer4_out_12_V();
    void thread_ap_sync_channel_write_layer4_out_16_V();
    void thread_ap_sync_channel_write_layer4_out_17_V();
    void thread_ap_sync_channel_write_layer4_out_22_V();
    void thread_ap_sync_channel_write_layer4_out_26_V();
    void thread_ap_sync_channel_write_layer4_out_27_V();
    void thread_ap_sync_channel_write_layer4_out_2_V();
    void thread_ap_sync_channel_write_layer4_out_32_V();
    void thread_ap_sync_channel_write_layer4_out_36_V();
    void thread_ap_sync_channel_write_layer4_out_37_V();
    void thread_ap_sync_channel_write_layer4_out_42_V();
    void thread_ap_sync_channel_write_layer4_out_46_V();
    void thread_ap_sync_channel_write_layer4_out_47_V();
    void thread_ap_sync_channel_write_layer4_out_52_V();
    void thread_ap_sync_channel_write_layer4_out_56_V();
    void thread_ap_sync_channel_write_layer4_out_57_V();
    void thread_ap_sync_channel_write_layer4_out_62_V();
    void thread_ap_sync_channel_write_layer4_out_66_V();
    void thread_ap_sync_channel_write_layer4_out_67_V();
    void thread_ap_sync_channel_write_layer4_out_6_V();
    void thread_ap_sync_channel_write_layer4_out_72_V();
    void thread_ap_sync_channel_write_layer4_out_76_V();
    void thread_ap_sync_channel_write_layer4_out_77_V();
    void thread_ap_sync_channel_write_layer4_out_7_V();
    void thread_ap_sync_channel_write_layer4_out_82_V();
    void thread_ap_sync_channel_write_layer4_out_86_V();
    void thread_ap_sync_channel_write_layer4_out_87_V();
    void thread_ap_sync_channel_write_layer4_out_92_V();
    void thread_ap_sync_channel_write_layer4_out_96_V();
    void thread_ap_sync_channel_write_layer4_out_97_V();
    void thread_ap_sync_channel_write_layer7_out_0_V();
    void thread_ap_sync_channel_write_layer7_out_10_V();
    void thread_ap_sync_channel_write_layer7_out_11_V();
    void thread_ap_sync_channel_write_layer7_out_12_V();
    void thread_ap_sync_channel_write_layer7_out_13_V();
    void thread_ap_sync_channel_write_layer7_out_14_V();
    void thread_ap_sync_channel_write_layer7_out_15_V();
    void thread_ap_sync_channel_write_layer7_out_16_V();
    void thread_ap_sync_channel_write_layer7_out_17_V();
    void thread_ap_sync_channel_write_layer7_out_18_V();
    void thread_ap_sync_channel_write_layer7_out_19_V();
    void thread_ap_sync_channel_write_layer7_out_1_V();
    void thread_ap_sync_channel_write_layer7_out_20_V();
    void thread_ap_sync_channel_write_layer7_out_21_V();
    void thread_ap_sync_channel_write_layer7_out_22_V();
    void thread_ap_sync_channel_write_layer7_out_23_V();
    void thread_ap_sync_channel_write_layer7_out_24_V();
    void thread_ap_sync_channel_write_layer7_out_25_V();
    void thread_ap_sync_channel_write_layer7_out_26_V();
    void thread_ap_sync_channel_write_layer7_out_27_V();
    void thread_ap_sync_channel_write_layer7_out_28_V();
    void thread_ap_sync_channel_write_layer7_out_29_V();
    void thread_ap_sync_channel_write_layer7_out_2_V();
    void thread_ap_sync_channel_write_layer7_out_30_V();
    void thread_ap_sync_channel_write_layer7_out_31_V();
    void thread_ap_sync_channel_write_layer7_out_32_V();
    void thread_ap_sync_channel_write_layer7_out_33_V();
    void thread_ap_sync_channel_write_layer7_out_34_V();
    void thread_ap_sync_channel_write_layer7_out_35_V();
    void thread_ap_sync_channel_write_layer7_out_36_V();
    void thread_ap_sync_channel_write_layer7_out_37_V();
    void thread_ap_sync_channel_write_layer7_out_38_V();
    void thread_ap_sync_channel_write_layer7_out_39_V();
    void thread_ap_sync_channel_write_layer7_out_3_V();
    void thread_ap_sync_channel_write_layer7_out_40_V();
    void thread_ap_sync_channel_write_layer7_out_41_V();
    void thread_ap_sync_channel_write_layer7_out_42_V();
    void thread_ap_sync_channel_write_layer7_out_43_V();
    void thread_ap_sync_channel_write_layer7_out_44_V();
    void thread_ap_sync_channel_write_layer7_out_45_V();
    void thread_ap_sync_channel_write_layer7_out_46_V();
    void thread_ap_sync_channel_write_layer7_out_47_V();
    void thread_ap_sync_channel_write_layer7_out_48_V();
    void thread_ap_sync_channel_write_layer7_out_49_V();
    void thread_ap_sync_channel_write_layer7_out_4_V();
    void thread_ap_sync_channel_write_layer7_out_50_V();
    void thread_ap_sync_channel_write_layer7_out_51_V();
    void thread_ap_sync_channel_write_layer7_out_52_V();
    void thread_ap_sync_channel_write_layer7_out_53_V();
    void thread_ap_sync_channel_write_layer7_out_54_V();
    void thread_ap_sync_channel_write_layer7_out_55_V();
    void thread_ap_sync_channel_write_layer7_out_56_V();
    void thread_ap_sync_channel_write_layer7_out_57_V();
    void thread_ap_sync_channel_write_layer7_out_58_V();
    void thread_ap_sync_channel_write_layer7_out_59_V();
    void thread_ap_sync_channel_write_layer7_out_5_V();
    void thread_ap_sync_channel_write_layer7_out_60_V();
    void thread_ap_sync_channel_write_layer7_out_61_V();
    void thread_ap_sync_channel_write_layer7_out_62_V();
    void thread_ap_sync_channel_write_layer7_out_63_V();
    void thread_ap_sync_channel_write_layer7_out_64_V();
    void thread_ap_sync_channel_write_layer7_out_65_V();
    void thread_ap_sync_channel_write_layer7_out_66_V();
    void thread_ap_sync_channel_write_layer7_out_67_V();
    void thread_ap_sync_channel_write_layer7_out_68_V();
    void thread_ap_sync_channel_write_layer7_out_69_V();
    void thread_ap_sync_channel_write_layer7_out_6_V();
    void thread_ap_sync_channel_write_layer7_out_70_V();
    void thread_ap_sync_channel_write_layer7_out_71_V();
    void thread_ap_sync_channel_write_layer7_out_72_V();
    void thread_ap_sync_channel_write_layer7_out_73_V();
    void thread_ap_sync_channel_write_layer7_out_74_V();
    void thread_ap_sync_channel_write_layer7_out_75_V();
    void thread_ap_sync_channel_write_layer7_out_76_V();
    void thread_ap_sync_channel_write_layer7_out_77_V();
    void thread_ap_sync_channel_write_layer7_out_78_V();
    void thread_ap_sync_channel_write_layer7_out_79_V();
    void thread_ap_sync_channel_write_layer7_out_7_V();
    void thread_ap_sync_channel_write_layer7_out_80_V();
    void thread_ap_sync_channel_write_layer7_out_81_V();
    void thread_ap_sync_channel_write_layer7_out_82_V();
    void thread_ap_sync_channel_write_layer7_out_83_V();
    void thread_ap_sync_channel_write_layer7_out_84_V();
    void thread_ap_sync_channel_write_layer7_out_85_V();
    void thread_ap_sync_channel_write_layer7_out_86_V();
    void thread_ap_sync_channel_write_layer7_out_87_V();
    void thread_ap_sync_channel_write_layer7_out_88_V();
    void thread_ap_sync_channel_write_layer7_out_89_V();
    void thread_ap_sync_channel_write_layer7_out_8_V();
    void thread_ap_sync_channel_write_layer7_out_90_V();
    void thread_ap_sync_channel_write_layer7_out_91_V();
    void thread_ap_sync_channel_write_layer7_out_92_V();
    void thread_ap_sync_channel_write_layer7_out_93_V();
    void thread_ap_sync_channel_write_layer7_out_94_V();
    void thread_ap_sync_channel_write_layer7_out_95_V();
    void thread_ap_sync_channel_write_layer7_out_96_V();
    void thread_ap_sync_channel_write_layer7_out_97_V();
    void thread_ap_sync_channel_write_layer7_out_98_V();
    void thread_ap_sync_channel_write_layer7_out_99_V();
    void thread_ap_sync_channel_write_layer7_out_9_V();
    void thread_ap_sync_channel_write_layer8_out_2_V();
    void thread_ap_sync_channel_write_layer8_out_3_V();
    void thread_ap_sync_channel_write_layer8_out_4_V();
    void thread_ap_sync_channel_write_layer9_out_1_V();
    void thread_ap_sync_channel_write_layer9_out_8_V();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue();
    void thread_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start();
    void thread_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n();
    void thread_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_start_write();
    void thread_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_continue();
    void thread_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_start();
    void thread_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_start_full_n();
    void thread_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_start_write();
    void thread_global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue();
    void thread_global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_start();
    void thread_global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_start_full_n();
    void thread_global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_start_write();
    void thread_layer14_out_0_V();
    void thread_layer14_out_0_V_ap_vld();
    void thread_myproject_entry4_U0_ap_continue();
    void thread_myproject_entry4_U0_ap_start();
    void thread_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue();
    void thread_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_start();
    void thread_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_start_full_n();
    void thread_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_start_write();
    void thread_pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue();
    void thread_pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_start();
    void thread_pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_start_full_n();
    void thread_pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_start_write();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_continue();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_start();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_start_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_start_write();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_start();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_start_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_start_write();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_start();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_start_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_start_write();
    void thread_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_continue();
    void thread_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_start();
    void thread_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_start_full_n();
    void thread_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_start_write();
    void thread_start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
