{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1397689054536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1397689054537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 16 16:57:34 2014 " "Processing started: Wed Apr 16 16:57:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1397689054537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1397689054537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2i_150_TV -c DE2i_150_TV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2i_150_TV -c DE2i_150_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1397689054538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1397689055375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/yuv422_to_444.v 1 1 " "Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Found entity 1: YUV422_to_444" {  } { { "v/YUV422_to_444.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/YUV422_to_444.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055482 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(142) " "Verilog HDL Expression warning at YCbCr2RGB.v(142): truncated literal to match 17 bits" {  } { { "v/YCbCr2RGB.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/YCbCr2RGB.v" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1397689055488 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(143) " "Verilog HDL Expression warning at YCbCr2RGB.v(143): truncated literal to match 17 bits" {  } { { "v/YCbCr2RGB.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/YCbCr2RGB.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1397689055488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ycbcr2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Found entity 1: YCbCr2RGB" {  } { { "v/YCbCr2RGB.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/YCbCr2RGB.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "v/VGA_Ctrl.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/tp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/tp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_RAM " "Found entity 1: TP_RAM" {  } { { "v/TP_RAM.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/TP_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/td_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file v/td_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TD_Detect " "Found entity 1: TD_Detect" {  } { { "v/TD_Detect.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/TD_Detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "v/PLL.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mac_3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mac_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Found entity 1: MAC_3" {  } { { "v/MAC_3.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/MAC_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ITU_656_Decoder " "Found entity 1: ITU_656_Decoder" {  } { { "v/ITU_656_Decoder.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/ITU_656_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/div.v 1 1 " "Found 1 design units, including 1 entities, in source file v/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "v/DIV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/DIV.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "v/AUDIO_DAC.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055572 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE2i_150_TV DE2i_150_TV.v(227) " "Verilog Module Declaration warning at DE2i_150_TV.v(227): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE2i_150_TV\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 227 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1397689055579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_tv.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_tv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2i_150_TV " "Found entity 1: DE2i_150_TV" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055601 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Sdram_Control_4Port.v(188) " "Verilog HDL Module Instantiation warning at Sdram_Control_4Port.v(188): ignored dangling comma in List of Port Connections" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1397689055609 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(58) " "Verilog Module Declaration warning at Sdram_Control_4Port.v(58): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 58 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1397689055611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1397689055619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file newmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 NewModule " "Found entity 1: NewModule" {  } { { "NewModule.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/NewModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer3 " "Found entity 1: buffer3" {  } { { "buffer3.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/buffer3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intensitycalc.v 1 1 " "Found 1 design units, including 1 entities, in source file intensitycalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 intensityCalc " "Found entity 1: intensityCalc" {  } { { "intensityCalc.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/intensityCalc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetecth.v 1 1 " "Found 1 design units, including 1 entities, in source file edgedetecth.v" { { "Info" "ISGN_ENTITY_NAME" "1 edgedetectH " "Found entity 1: edgedetectH" {  } { { "edgedetectH.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/edgedetectH.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetectv.v 1 1 " "Found 1 design units, including 1 entities, in source file edgedetectv.v" { { "Info" "ISGN_ENTITY_NAME" "1 edgedetectV " "Found entity 1: edgedetectV" {  } { { "edgedetectV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/edgedetectV.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newpress.v 1 1 " "Found 1 design units, including 1 entities, in source file newpress.v" { { "Info" "ISGN_ENTITY_NAME" "1 newPress " "Found entity 1: newPress" {  } { { "newPress.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/newPress.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689055671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689055671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DRAM_BA_1 DE2i_150_TV.v(582) " "Verilog HDL Implicit Net warning at DE2i_150_TV.v(582): created implicit net for \"DRAM_BA_1\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1397689055672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DRAM_BA_0 DE2i_150_TV.v(582) " "Verilog HDL Implicit Net warning at DE2i_150_TV.v(582): created implicit net for \"DRAM_BA_0\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1397689055672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2i_150_TV " "Elaborating entity \"DE2i_150_TV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1397689056013 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Intensity3 DE2i_150_TV.v(666) " "Verilog HDL or VHDL warning at DE2i_150_TV.v(666): object \"Intensity3\" assigned a value but never read" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 666 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1397689056018 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 DE2i_150_TV.v(485) " "Verilog HDL assignment warning at DE2i_150_TV.v(485): truncated value with size 11 to match size of target (9)" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689056019 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE2i_150_TV.v(245) " "Output port \"DRAM_BA\" at DE2i_150_TV.v(245) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056040 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM\[3..2\] DE2i_150_TV.v(251) " "Output port \"DRAM_DQM\[3..2\]\" at DE2i_150_TV.v(251) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056041 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_DATA DE2i_150_TV.v(273) " "Output port \"ENET_TX_DATA\" at DE2i_150_TV.v(273) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056041 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FS_ADDR DE2i_150_TV.v(289) " "Output port \"FS_ADDR\" at DE2i_150_TV.v(289) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056041 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK DE2i_150_TV.v(256) " "Output port \"EEP_I2C_SCLK\" at DE2i_150_TV.v(256) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056041 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_GTX_CLK DE2i_150_TV.v(260) " "Output port \"ENET_GTX_CLK\" at DE2i_150_TV.v(260) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056042 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_MDC DE2i_150_TV.v(263) " "Output port \"ENET_MDC\" at DE2i_150_TV.v(263) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056042 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N DE2i_150_TV.v(265) " "Output port \"ENET_RST_N\" at DE2i_150_TV.v(265) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056042 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_EN DE2i_150_TV.v(274) " "Output port \"ENET_TX_EN\" at DE2i_150_TV.v(274) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056042 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_ER DE2i_150_TV.v(275) " "Output port \"ENET_TX_ER\" at DE2i_150_TV.v(275) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056042 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2i_150_TV.v(281) " "Output port \"FL_CE_N\" at DE2i_150_TV.v(281) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056042 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2i_150_TV.v(282) " "Output port \"FL_OE_N\" at DE2i_150_TV.v(282) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056043 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2i_150_TV.v(284) " "Output port \"FL_WE_N\" at DE2i_150_TV.v(284) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056043 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2i_150_TV.v(285) " "Output port \"FL_WP_N\" at DE2i_150_TV.v(285) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056043 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_SCLK DE2i_150_TV.v(295) " "Output port \"G_SENSOR_SCLK\" at DE2i_150_TV.v(295) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056043 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 DE2i_150_TV.v(328) " "Output port \"HSMC_CLKOUT0\" at DE2i_150_TV.v(328) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 328 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056044 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_I2C_SCLK DE2i_150_TV.v(334) " "Output port \"HSMC_I2C_SCLK\" at DE2i_150_TV.v(334) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 334 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056044 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2i_150_TV.v(353) " "Output port \"LCD_EN\" at DE2i_150_TV.v(353) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 353 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056044 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2i_150_TV.v(355) " "Output port \"LCD_RS\" at DE2i_150_TV.v(355) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 355 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056044 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2i_150_TV.v(356) " "Output port \"LCD_RW\" at DE2i_150_TV.v(356) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 356 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056044 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2i_150_TV.v(372) " "Output port \"SD_CLK\" at DE2i_150_TV.v(372) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056045 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2i_150_TV.v(379) " "Output port \"SMA_CLKOUT\" at DE2i_150_TV.v(379) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 379 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056045 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSC_N DE2i_150_TV.v(382) " "Output port \"SSRAM_ADSC_N\" at DE2i_150_TV.v(382) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056045 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSP_N DE2i_150_TV.v(383) " "Output port \"SSRAM_ADSP_N\" at DE2i_150_TV.v(383) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056045 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADV_N DE2i_150_TV.v(384) " "Output port \"SSRAM_ADV_N\" at DE2i_150_TV.v(384) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056046 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_CLK DE2i_150_TV.v(386) " "Output port \"SSRAM_CLK\" at DE2i_150_TV.v(386) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056046 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_GW_N DE2i_150_TV.v(387) " "Output port \"SSRAM_GW_N\" at DE2i_150_TV.v(387) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 387 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056046 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_OE_N DE2i_150_TV.v(388) " "Output port \"SSRAM_OE_N\" at DE2i_150_TV.v(388) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 388 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056046 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_WE_N DE2i_150_TV.v(389) " "Output port \"SSRAM_WE_N\" at DE2i_150_TV.v(389) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 389 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056046 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM0_CE_N DE2i_150_TV.v(390) " "Output port \"SSRAM0_CE_N\" at DE2i_150_TV.v(390) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 390 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056047 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM1_CE_N DE2i_150_TV.v(391) " "Output port \"SSRAM1_CE_N\" at DE2i_150_TV.v(391) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 391 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056047 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS DE2i_150_TV.v(405) " "Output port \"UART_RTS\" at DE2i_150_TV.v(405) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056047 "|DE2i_150_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2i_150_TV.v(407) " "Output port \"UART_TXD\" at DE2i_150_TV.v(407) has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397689056047 "|DE2i_150_TV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u0 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u0\"" {  } { { "DE2i_150_TV.v" "u0" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u0\|SEG7_LUT:u0\"" {  } { { "v/SEG7_LUT_8.v" "u0" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TD_Detect TD_Detect:u2 " "Elaborating entity \"TD_Detect\" for hierarchy \"TD_Detect:u2\"" {  } { { "DE2i_150_TV.v" "u2" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u3 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u3\"" {  } { { "DE2i_150_TV.v" "u3" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "v/Reset_Delay.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689056152 "|DE2i_150_TV|Reset_Delay:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ITU_656_Decoder ITU_656_Decoder:u4 " "Elaborating entity \"ITU_656_Decoder\" for hierarchy \"ITU_656_Decoder:u4\"" {  } { { "DE2i_150_TV.v" "u4" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 ITU_656_Decoder.v(44) " "Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10)" {  } { { "v/ITU_656_Decoder.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/ITU_656_Decoder.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689056158 "|DE2i_150_TV|ITU_656_Decoder:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ITU_656_Decoder.v(124) " "Verilog HDL assignment warning at ITU_656_Decoder.v(124): truncated value with size 32 to match size of target (10)" {  } { { "v/ITU_656_Decoder.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/ITU_656_Decoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689056158 "|DE2i_150_TV|ITU_656_Decoder:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV DIV:u5 " "Elaborating entity \"DIV\" for hierarchy \"DIV:u5\"" {  } { { "DE2i_150_TV.v" "u5" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide DIV:u5\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "v/DIV.v" "LPM_DIVIDE_component" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/DIV.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DIV:u5\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "v/DIV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/DIV.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397689056225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIV:u5\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 10 " "Parameter \"lpm_widthn\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056226 ""}  } { { "v/DIV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/DIV.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397689056226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pet.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pet.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pet " "Found entity 1: lpm_divide_pet" {  } { { "db/lpm_divide_pet.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/lpm_divide_pet.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689056346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689056346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_pet DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pet:auto_generated " "Elaborating entity \"lpm_divide_pet\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pet:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3li.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3li " "Found entity 1: sign_div_unsign_3li" {  } { { "db/sign_div_unsign_3li.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/sign_div_unsign_3li.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689056365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689056365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_3li DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pet:auto_generated\|sign_div_unsign_3li:divider " "Elaborating entity \"sign_div_unsign_3li\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pet:auto_generated\|sign_div_unsign_3li:divider\"" {  } { { "db/lpm_divide_pet.tdf" "divider" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/lpm_divide_pet.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_5ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_5ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_5ag " "Found entity 1: alt_u_div_5ag" {  } { { "db/alt_u_div_5ag.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/alt_u_div_5ag.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689056392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689056392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_5ag DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pet:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_5ag:divider " "Elaborating entity \"alt_u_div_5ag\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pet:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_5ag:divider\"" {  } { { "db/sign_div_unsign_3li.tdf" "divider" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/sign_div_unsign_3li.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689056504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689056504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1tc DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pet:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_5ag:divider\|add_sub_1tc:add_sub_0 " "Elaborating entity \"add_sub_1tc\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pet:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_5ag:divider\|add_sub_1tc:add_sub_0\"" {  } { { "db/alt_u_div_5ag.tdf" "add_sub_0" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/alt_u_div_5ag.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689056617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689056617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2tc DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pet:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_5ag:divider\|add_sub_2tc:add_sub_1 " "Elaborating entity \"add_sub_2tc\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pet:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_5ag:divider\|add_sub_2tc:add_sub_1\"" {  } { { "db/alt_u_div_5ag.tdf" "add_sub_1" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/alt_u_div_5ag.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE2i_150_TV.v" "u6" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(363) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(363): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689056633 "|DE2i_150_TV|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "altpll_component" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397689056720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1806 " "Parameter \"clk1_phase_shift\" = \"-1806\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689056723 ""}  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397689056723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_eoe2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_eoe2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_eoe2 " "Found entity 1: altpll_eoe2" {  } { { "db/altpll_eoe2.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altpll_eoe2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689056848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689056848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_eoe2 Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|altpll_eoe2:auto_generated " "Elaborating entity \"altpll_eoe2\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|altpll_eoe2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689056857 "|DE2i_150_TV|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689056857 "|DE2i_150_TV|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689056857 "|DE2i_150_TV|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056860 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1397689056862 "|DE2i_150_TV|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1397689056862 "|DE2i_150_TV|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1397689056863 "|DE2i_150_TV|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689056866 "|DE2i_150_TV|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689056868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397689057006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057007 ""}  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397689057007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dmq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dmq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dmq1 " "Found entity 1: dcfifo_dmq1" {  } { { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689057106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689057106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dmq1 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated " "Elaborating entity \"dcfifo_dmq1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_0mb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_0mb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_0mb " "Found entity 1: a_gray2bin_0mb" {  } { { "db/a_gray2bin_0mb.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/a_gray2bin_0mb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689057122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689057122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_0mb Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|a_gray2bin_0mb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_0mb\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|a_gray2bin_0mb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_dmq1.tdf" "rdptr_g_gray2bin" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_va7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_va7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_va7 " "Found entity 1: a_graycounter_va7" {  } { { "db/a_graycounter_va7.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/a_graycounter_va7.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689057226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689057226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_va7 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|a_graycounter_va7:rdptr_g1p " "Elaborating entity \"a_graycounter_va7\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|a_graycounter_va7:rdptr_g1p\"" {  } { { "db/dcfifo_dmq1.tdf" "rdptr_g1p" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_roc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_roc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_roc " "Found entity 1: a_graycounter_roc" {  } { { "db/a_graycounter_roc.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/a_graycounter_roc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689057325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689057325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_roc Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|a_graycounter_roc:wrptr_g1p " "Elaborating entity \"a_graycounter_roc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|a_graycounter_roc:wrptr_g1p\"" {  } { { "db/dcfifo_dmq1.tdf" "wrptr_g1p" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lj51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lj51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lj51 " "Found entity 1: altsyncram_lj51" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689057438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689057438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lj51 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram " "Elaborating entity \"altsyncram_lj51\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\"" {  } { { "db/dcfifo_dmq1.tdf" "fifo_ram" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689057454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689057454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_dmq1.tdf" "rs_brp" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qld " "Found entity 1: alt_synch_pipe_qld" {  } { { "db/alt_synch_pipe_qld.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/alt_synch_pipe_qld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689057472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689057472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qld Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|alt_synch_pipe_qld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qld\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\"" {  } { { "db/dcfifo_dmq1.tdf" "rs_dgwp" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689057487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689057487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_qld.tdf" "dffpipe13" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/alt_synch_pipe_qld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/alt_synch_pipe_rld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689057507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689057507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|alt_synch_pipe_rld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\"" {  } { { "db/dcfifo_dmq1.tdf" "ws_dgrp" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689057522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689057522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe16" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/alt_synch_pipe_rld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hb6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hb6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hb6 " "Found entity 1: cmpr_hb6" {  } { { "db/cmpr_hb6.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cmpr_hb6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689057615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689057615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hb6 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|cmpr_hb6:rdempty_eq_comp " "Elaborating entity \"cmpr_hb6\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|cmpr_hb6:rdempty_eq_comp\"" {  } { { "db/dcfifo_dmq1.tdf" "rdempty_eq_comp" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YUV422_to_444 YUV422_to_444:u7 " "Elaborating entity \"YUV422_to_444\" for hierarchy \"YUV422_to_444:u7\"" {  } { { "DE2i_150_TV.v" "u7" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCbCr2RGB YCbCr2RGB:u8 " "Elaborating entity \"YCbCr2RGB\" for hierarchy \"YCbCr2RGB:u8\"" {  } { { "DE2i_150_TV.v" "u8" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(113) " "Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20)" {  } { { "v/YCbCr2RGB.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/YCbCr2RGB.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689057913 "|DE2i_150_TV|YCbCr2RGB:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(114) " "Verilog HDL assignment warning at YCbCr2RGB.v(114): truncated value with size 32 to match size of target (20)" {  } { { "v/YCbCr2RGB.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/YCbCr2RGB.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689057913 "|DE2i_150_TV|YCbCr2RGB:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(115) " "Verilog HDL assignment warning at YCbCr2RGB.v(115): truncated value with size 32 to match size of target (20)" {  } { { "v/YCbCr2RGB.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/YCbCr2RGB.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689057913 "|DE2i_150_TV|YCbCr2RGB:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_3 YCbCr2RGB:u8\|MAC_3:u0 " "Elaborating entity \"MAC_3\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\"" {  } { { "v/YCbCr2RGB.v" "u0" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/YCbCr2RGB.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "v/MAC_3.v" "ALTMULT_ADD_component" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/MAC_3.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689057978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "v/MAC_3.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/MAC_3.v" 132 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397689057983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 3 " "Parameter \"number_of_multipliers\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 27 " "Parameter \"width_result\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689057985 ""}  } { { "v/MAC_3.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/MAC_3.v" 132 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397689057985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_gn74.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_gn74.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_gn74 " "Found entity 1: mult_add_gn74" {  } { { "db/mult_add_gn74.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/mult_add_gn74.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689058078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689058078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_gn74 YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_gn74:auto_generated " "Elaborating entity \"mult_add_gn74\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_gn74:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_4k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_4k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_4k91 " "Found entity 1: ded_mult_4k91" {  } { { "db/ded_mult_4k91.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/ded_mult_4k91.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689058092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689058092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_4k91 YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_gn74:auto_generated\|ded_mult_4k91:ded_mult1 " "Elaborating entity \"ded_mult_4k91\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_gn74:auto_generated\|ded_mult_4k91:ded_mult1\"" {  } { { "db/mult_add_gn74.tdf" "ded_mult1" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/mult_add_gn74.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689058105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689058105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_gn74:auto_generated\|ded_mult_4k91:ded_mult1\|dffpipe_b3c:pre_result " "Elaborating entity \"dffpipe_b3c\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_gn74:auto_generated\|ded_mult_4k91:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_4k91.tdf" "pre_result" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/ded_mult_4k91.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer3 buffer3:delayer " "Elaborating entity \"buffer3\" for hierarchy \"buffer3:delayer\"" {  } { { "DE2i_150_TV.v" "delayer" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intensityCalc intensityCalc:iFor\[0\].iCalc " "Elaborating entity \"intensityCalc\" for hierarchy \"intensityCalc:iFor\[0\].iCalc\"" {  } { { "DE2i_150_TV.v" "iFor\[0\].iCalc" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newPress newPress:n1 " "Elaborating entity \"newPress\" for hierarchy \"newPress:n1\"" {  } { { "DE2i_150_TV.v" "n1" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgedetectH edgedetectH:Horiz " "Elaborating entity \"edgedetectH\" for hierarchy \"edgedetectH:Horiz\"" {  } { { "DE2i_150_TV.v" "Horiz" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgedetectV edgedetectV:Vert " "Elaborating entity \"edgedetectV\" for hierarchy \"edgedetectV:Vert\"" {  } { { "DE2i_150_TV.v" "Vert" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:u9 " "Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:u9\"" {  } { { "DE2i_150_TV.v" "u9" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Ctrl.v(72) " "Verilog HDL assignment warning at VGA_Ctrl.v(72): truncated value with size 32 to match size of target (22)" {  } { { "v/VGA_Ctrl.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/VGA_Ctrl.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689058643 "|DE2i_150_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(75) " "Verilog HDL assignment warning at VGA_Ctrl.v(75): truncated value with size 32 to match size of target (11)" {  } { { "v/VGA_Ctrl.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/VGA_Ctrl.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689058643 "|DE2i_150_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(76) " "Verilog HDL assignment warning at VGA_Ctrl.v(76): truncated value with size 32 to match size of target (11)" {  } { { "v/VGA_Ctrl.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/VGA_Ctrl.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689058643 "|DE2i_150_TV|VGA_Ctrl:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer Line_Buffer:u10 " "Elaborating entity \"Line_Buffer\" for hierarchy \"Line_Buffer:u10\"" {  } { { "DE2i_150_TV.v" "u10" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/Line_Buffer.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/Line_Buffer.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397689058681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689058681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689058681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689058681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689058681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689058681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689058681 ""}  } { { "v/Line_Buffer.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/Line_Buffer.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397689058681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bi01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bi01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bi01 " "Found entity 1: shift_taps_bi01" {  } { { "db/shift_taps_bi01.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/shift_taps_bi01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689058750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689058750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_bi01 Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bi01:auto_generated " "Elaborating entity \"shift_taps_bi01\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bi01:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbd1 " "Found entity 1: altsyncram_hbd1" {  } { { "db/altsyncram_hbd1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_hbd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689058831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689058831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbd1 Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bi01:auto_generated\|altsyncram_hbd1:altsyncram2 " "Elaborating entity \"altsyncram_hbd1\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bi01:auto_generated\|altsyncram_hbd1:altsyncram2\"" {  } { { "db/shift_taps_bi01.tdf" "altsyncram2" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/shift_taps_bi01.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t1g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t1g " "Found entity 1: cntr_t1g" {  } { { "db/cntr_t1g.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_t1g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689058903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689058903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t1g Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bi01:auto_generated\|cntr_t1g:cntr1 " "Elaborating entity \"cntr_t1g\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bi01:auto_generated\|cntr_t1g:cntr1\"" {  } { { "db/shift_taps_bi01.tdf" "cntr1" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/shift_taps_bi01.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1mc " "Found entity 1: cmpr_1mc" {  } { { "db/cmpr_1mc.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cmpr_1mc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689058973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689058973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1mc Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bi01:auto_generated\|cntr_t1g:cntr1\|cmpr_1mc:cmpr6 " "Elaborating entity \"cmpr_1mc\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bi01:auto_generated\|cntr_t1g:cntr1\|cmpr_1mc:cmpr6\"" {  } { { "db/cntr_t1g.tdf" "cmpr6" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_t1g.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689058974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jhh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jhh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jhh " "Found entity 1: cntr_jhh" {  } { { "db/cntr_jhh.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_jhh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689059044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689059044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jhh Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bi01:auto_generated\|cntr_jhh:cntr3 " "Elaborating entity \"cntr_jhh\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bi01:auto_generated\|cntr_jhh:cntr3\"" {  } { { "db/shift_taps_bi01.tdf" "cntr3" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/shift_taps_bi01.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689059045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u1 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u1\"" {  } { { "DE2i_150_TV.v" "u1" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689059074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689059076 "|DE2i_150_TV|I2C_AV_Config:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(78) " "Verilog HDL assignment warning at I2C_AV_Config.v(78): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_AV_Config.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689059076 "|DE2i_150_TV|I2C_AV_Config:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689059076 "|DE2i_150_TV|I2C_AV_Config:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u1\|I2C_Controller:u0\"" {  } { { "v/I2C_AV_Config.v" "u0" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397689059077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689059078 "|DE2i_150_TV|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689059078 "|DE2i_150_TV|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1397689059078 "|DE2i_150_TV|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u424 " "Found entity 1: altsyncram_u424" {  } { { "db/altsyncram_u424.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_u424.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689064715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689064715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/mux_n0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689064847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689064847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/decode_73g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689064942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689064942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ki " "Found entity 1: cntr_8ki" {  } { { "db/cntr_8ki.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_8ki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689065053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689065053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kkc " "Found entity 1: cmpr_kkc" {  } { { "db/cmpr_kkc.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cmpr_kkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689065122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689065122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gdj " "Found entity 1: cntr_gdj" {  } { { "db/cntr_gdj.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_gdj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689065207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689065207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aki " "Found entity 1: cntr_aki" {  } { { "db/cntr_aki.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_aki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689065301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689065301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689065371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689065371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_s6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689065455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689065455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cmpr_hkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689065524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689065524 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1397689065627 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "80 " "Ignored 80 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "80 " "Ignored 80 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1397689068096 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1397689068096 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "buffer3:delayer\|line1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"buffer3:delayer\|line1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1397689080442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 1280 " "Parameter TAP_DISTANCE set to 1280" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1397689080442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1397689080442 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1 1397689080442 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "buffer3:delayer\|line3_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"buffer3:delayer\|line3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1397689080442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 638 " "Parameter TAP_DISTANCE set to 638" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1397689080442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1397689080442 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1 1397689080442 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1397689080442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buffer3:delayer\|altshift_taps:line1_rtl_0 " "Elaborated megafunction instantiation \"buffer3:delayer\|altshift_taps:line1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397689080482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buffer3:delayer\|altshift_taps:line1_rtl_0 " "Instantiated megafunction \"buffer3:delayer\|altshift_taps:line1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689080482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 1280 " "Parameter \"TAP_DISTANCE\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689080482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689080482 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397689080482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_70n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_70n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_70n " "Found entity 1: shift_taps_70n" {  } { { "db/shift_taps_70n.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/shift_taps_70n.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689080552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689080552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iu81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iu81 " "Found entity 1: altsyncram_iu81" {  } { { "db/altsyncram_iu81.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_iu81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689080632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689080632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f3g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f3g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f3g " "Found entity 1: cntr_f3g" {  } { { "db/cntr_f3g.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_f3g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689080703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689080703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2mc " "Found entity 1: cmpr_2mc" {  } { { "db/cmpr_2mc.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cmpr_2mc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689080774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689080774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buffer3:delayer\|altshift_taps:line3_rtl_0 " "Elaborated megafunction instantiation \"buffer3:delayer\|altshift_taps:line3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397689080795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buffer3:delayer\|altshift_taps:line3_rtl_0 " "Instantiated megafunction \"buffer3:delayer\|altshift_taps:line3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689080795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 638 " "Parameter \"TAP_DISTANCE\" = \"638\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689080795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 36 " "Parameter \"WIDTH\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397689080795 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397689080795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3vm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3vm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3vm " "Found entity 1: shift_taps_3vm" {  } { { "db/shift_taps_3vm.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/shift_taps_3vm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689080864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689080864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mr81 " "Found entity 1: altsyncram_mr81" {  } { { "db/altsyncram_mr81.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_mr81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689080955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689080955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r1g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r1g " "Found entity 1: cntr_r1g" {  } { { "db/cntr_r1g.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_r1g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397689081027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397689081027 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1397689082375 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 257 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_MDIO " "Bidir \"ENET_MDIO\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 264 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[0\] " "Bidir \"FS_DQ\[0\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[1\] " "Bidir \"FS_DQ\[1\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[2\] " "Bidir \"FS_DQ\[2\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[3\] " "Bidir \"FS_DQ\[3\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[4\] " "Bidir \"FS_DQ\[4\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[5\] " "Bidir \"FS_DQ\[5\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[6\] " "Bidir \"FS_DQ\[6\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[7\] " "Bidir \"FS_DQ\[7\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[8\] " "Bidir \"FS_DQ\[8\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[9\] " "Bidir \"FS_DQ\[9\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[10\] " "Bidir \"FS_DQ\[10\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[11\] " "Bidir \"FS_DQ\[11\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[12\] " "Bidir \"FS_DQ\[12\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[13\] " "Bidir \"FS_DQ\[13\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[14\] " "Bidir \"FS_DQ\[14\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[15\] " "Bidir \"FS_DQ\[15\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[16\] " "Bidir \"FS_DQ\[16\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[17\] " "Bidir \"FS_DQ\[17\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[18\] " "Bidir \"FS_DQ\[18\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[19\] " "Bidir \"FS_DQ\[19\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[20\] " "Bidir \"FS_DQ\[20\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[21\] " "Bidir \"FS_DQ\[21\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[22\] " "Bidir \"FS_DQ\[22\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[23\] " "Bidir \"FS_DQ\[23\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[24\] " "Bidir \"FS_DQ\[24\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[25\] " "Bidir \"FS_DQ\[25\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[26\] " "Bidir \"FS_DQ\[26\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[27\] " "Bidir \"FS_DQ\[27\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[28\] " "Bidir \"FS_DQ\[28\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[29\] " "Bidir \"FS_DQ\[29\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[30\] " "Bidir \"FS_DQ\[30\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[31\] " "Bidir \"FS_DQ\[31\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "G_SENSOR_SDAT " "Bidir \"G_SENSOR_SDAT\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 296 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_N1 " "Bidir \"HSMC_CLKOUT_N1\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 329 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_N2 " "Bidir \"HSMC_CLKOUT_N2\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 330 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_P1 " "Bidir \"HSMC_CLKOUT_P1\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 331 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_P2 " "Bidir \"HSMC_CLKOUT_P2\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 332 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "Bidir \"HSMC_D\[0\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 333 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "Bidir \"HSMC_D\[1\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 333 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "Bidir \"HSMC_D\[2\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 333 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "Bidir \"HSMC_D\[3\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 333 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_I2C_SDAT " "Bidir \"HSMC_I2C_SDAT\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 335 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[0\] " "Bidir \"HSMC_RX_D_N\[0\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[1\] " "Bidir \"HSMC_RX_D_N\[1\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[2\] " "Bidir \"HSMC_RX_D_N\[2\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[3\] " "Bidir \"HSMC_RX_D_N\[3\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[4\] " "Bidir \"HSMC_RX_D_N\[4\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[5\] " "Bidir \"HSMC_RX_D_N\[5\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[6\] " "Bidir \"HSMC_RX_D_N\[6\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[7\] " "Bidir \"HSMC_RX_D_N\[7\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[8\] " "Bidir \"HSMC_RX_D_N\[8\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[9\] " "Bidir \"HSMC_RX_D_N\[9\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[10\] " "Bidir \"HSMC_RX_D_N\[10\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[11\] " "Bidir \"HSMC_RX_D_N\[11\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[12\] " "Bidir \"HSMC_RX_D_N\[12\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[13\] " "Bidir \"HSMC_RX_D_N\[13\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[14\] " "Bidir \"HSMC_RX_D_N\[14\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[15\] " "Bidir \"HSMC_RX_D_N\[15\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[16\] " "Bidir \"HSMC_RX_D_N\[16\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[0\] " "Bidir \"HSMC_RX_D_P\[0\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[1\] " "Bidir \"HSMC_RX_D_P\[1\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[2\] " "Bidir \"HSMC_RX_D_P\[2\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[3\] " "Bidir \"HSMC_RX_D_P\[3\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[4\] " "Bidir \"HSMC_RX_D_P\[4\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[5\] " "Bidir \"HSMC_RX_D_P\[5\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[6\] " "Bidir \"HSMC_RX_D_P\[6\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[7\] " "Bidir \"HSMC_RX_D_P\[7\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[8\] " "Bidir \"HSMC_RX_D_P\[8\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[9\] " "Bidir \"HSMC_RX_D_P\[9\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[10\] " "Bidir \"HSMC_RX_D_P\[10\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[11\] " "Bidir \"HSMC_RX_D_P\[11\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[12\] " "Bidir \"HSMC_RX_D_P\[12\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[13\] " "Bidir \"HSMC_RX_D_P\[13\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[14\] " "Bidir \"HSMC_RX_D_P\[14\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[15\] " "Bidir \"HSMC_RX_D_P\[15\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[16\] " "Bidir \"HSMC_RX_D_P\[16\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[0\] " "Bidir \"HSMC_TX_D_N\[0\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[1\] " "Bidir \"HSMC_TX_D_N\[1\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[2\] " "Bidir \"HSMC_TX_D_N\[2\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[3\] " "Bidir \"HSMC_TX_D_N\[3\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[4\] " "Bidir \"HSMC_TX_D_N\[4\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[5\] " "Bidir \"HSMC_TX_D_N\[5\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[6\] " "Bidir \"HSMC_TX_D_N\[6\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[7\] " "Bidir \"HSMC_TX_D_N\[7\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[8\] " "Bidir \"HSMC_TX_D_N\[8\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[9\] " "Bidir \"HSMC_TX_D_N\[9\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[10\] " "Bidir \"HSMC_TX_D_N\[10\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[11\] " "Bidir \"HSMC_TX_D_N\[11\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[12\] " "Bidir \"HSMC_TX_D_N\[12\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[13\] " "Bidir \"HSMC_TX_D_N\[13\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[14\] " "Bidir \"HSMC_TX_D_N\[14\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[15\] " "Bidir \"HSMC_TX_D_N\[15\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[16\] " "Bidir \"HSMC_TX_D_N\[16\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 338 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[0\] " "Bidir \"HSMC_TX_D_P\[0\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[1\] " "Bidir \"HSMC_TX_D_P\[1\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[2\] " "Bidir \"HSMC_TX_D_P\[2\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[3\] " "Bidir \"HSMC_TX_D_P\[3\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[4\] " "Bidir \"HSMC_TX_D_P\[4\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[5\] " "Bidir \"HSMC_TX_D_P\[5\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[6\] " "Bidir \"HSMC_TX_D_P\[6\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[7\] " "Bidir \"HSMC_TX_D_P\[7\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[8\] " "Bidir \"HSMC_TX_D_P\[8\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[9\] " "Bidir \"HSMC_TX_D_P\[9\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[10\] " "Bidir \"HSMC_TX_D_P\[10\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[11\] " "Bidir \"HSMC_TX_D_P\[11\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[12\] " "Bidir \"HSMC_TX_D_P\[12\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[13\] " "Bidir \"HSMC_TX_D_P\[13\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[14\] " "Bidir \"HSMC_TX_D_P\[14\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[15\] " "Bidir \"HSMC_TX_D_P\[15\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[16\] " "Bidir \"HSMC_TX_D_P\[16\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 352 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 352 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 352 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 352 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 352 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 352 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 352 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 352 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 373 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SSRAM_BE\[0\] " "Bidir \"SSRAM_BE\[0\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 385 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SSRAM_BE\[1\] " "Bidir \"SSRAM_BE\[1\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 385 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SSRAM_BE\[2\] " "Bidir \"SSRAM_BE\[2\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 385 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SSRAM_BE\[3\] " "Bidir \"SSRAM_BE\[3\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 385 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 250 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1397689082584 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1397689082584 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "v/I2C_Controller.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_Controller.v" 72 -1 0 } } { "v/VGA_Ctrl.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/VGA_Ctrl.v" 35 -1 0 } } { "v/VGA_Ctrl.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/VGA_Ctrl.v" 36 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_Controller.v" 63 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_Controller.v" 68 -1 0 } } { "db/a_graycounter_va7.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/a_graycounter_va7.tdf" 32 2 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 -1 0 } } { "db/a_graycounter_roc.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/a_graycounter_roc.tdf" 32 2 0 } } { "db/alt_u_div_5ag.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/alt_u_div_5ag.tdf" 38 16 0 } } { "db/a_graycounter_va7.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/a_graycounter_va7.tdf" 45 2 0 } } { "db/a_graycounter_roc.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/a_graycounter_roc.tdf" 45 2 0 } } { "db/shift_taps_bi01.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/shift_taps_bi01.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1397689082707 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1397689082708 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[8\] Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~latch " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~latch\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1397689082709 "|DE2i_150_TV|Sdram_Control_4Port:u6|rRD1_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[9\] Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~latch " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~latch\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1397689082709 "|DE2i_150_TV|Sdram_Control_4Port:u6|rRD1_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[10\] Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~latch " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~latch\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1397689082709 "|DE2i_150_TV|Sdram_Control_4Port:u6|rRD2_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[10\] Sdram_Control_4Port:u6\|rRD1_ADDR\[10\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~latch " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[10\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~latch\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1397689082709 "|DE2i_150_TV|Sdram_Control_4Port:u6|rRD1_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[11\] Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~latch " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~latch\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1397689082709 "|DE2i_150_TV|Sdram_Control_4Port:u6|rRD2_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[12\] Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~latch " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~latch\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1397689082709 "|DE2i_150_TV|Sdram_Control_4Port:u6|rRD2_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[12\] Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~latch " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~latch\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1397689082709 "|DE2i_150_TV|Sdram_Control_4Port:u6|rRD1_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[7\] Sdram_Control_4Port:u6\|rRD2_ADDR\[7\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~latch " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[7\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~latch\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1397689082709 "|DE2i_150_TV|Sdram_Control_4Port:u6|rRD2_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[7\] Sdram_Control_4Port:u6\|rRD1_ADDR\[7\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~latch " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[7\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~latch\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1397689082709 "|DE2i_150_TV|Sdram_Control_4Port:u6|rRD1_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[15\] Sdram_Control_4Port:u6\|rRD2_ADDR\[15\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~latch " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[15\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~latch\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1397689082709 "|DE2i_150_TV|Sdram_Control_4Port:u6|rRD2_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[16\] Sdram_Control_4Port:u6\|rRD2_ADDR\[16\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~latch " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[16\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~latch\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1397689082709 "|DE2i_150_TV|Sdram_Control_4Port:u6|rRD2_ADDR[16]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1397689082709 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_GTX_CLK GND " "Pin \"ENET_GTX_CLK\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_MDC GND " "Pin \"ENET_MDC\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[0\] GND " "Pin \"ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[1\] GND " "Pin \"ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[2\] GND " "Pin \"ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[3\] GND " "Pin \"ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_EN GND " "Pin \"ENET_TX_EN\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_ER GND " "Pin \"ENET_TX_ER\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|ENET_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RESET_N VCC " "Pin \"FL_RESET_N\" is stuck at VCC" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FL_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[1\] GND " "Pin \"FS_ADDR\[1\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[2\] GND " "Pin \"FS_ADDR\[2\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[3\] GND " "Pin \"FS_ADDR\[3\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[4\] GND " "Pin \"FS_ADDR\[4\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[5\] GND " "Pin \"FS_ADDR\[5\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[6\] GND " "Pin \"FS_ADDR\[6\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[7\] GND " "Pin \"FS_ADDR\[7\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[8\] GND " "Pin \"FS_ADDR\[8\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[9\] GND " "Pin \"FS_ADDR\[9\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[10\] GND " "Pin \"FS_ADDR\[10\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[11\] GND " "Pin \"FS_ADDR\[11\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[12\] GND " "Pin \"FS_ADDR\[12\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[13\] GND " "Pin \"FS_ADDR\[13\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[14\] GND " "Pin \"FS_ADDR\[14\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[15\] GND " "Pin \"FS_ADDR\[15\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[16\] GND " "Pin \"FS_ADDR\[16\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[17\] GND " "Pin \"FS_ADDR\[17\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[18\] GND " "Pin \"FS_ADDR\[18\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[19\] GND " "Pin \"FS_ADDR\[19\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[20\] GND " "Pin \"FS_ADDR\[20\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[21\] GND " "Pin \"FS_ADDR\[21\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[22\] GND " "Pin \"FS_ADDR\[22\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[23\] GND " "Pin \"FS_ADDR\[23\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[24\] GND " "Pin \"FS_ADDR\[24\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[25\] GND " "Pin \"FS_ADDR\[25\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[26\] GND " "Pin \"FS_ADDR\[26\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|FS_ADDR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_SCLK GND " "Pin \"G_SENSOR_SCLK\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|G_SENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_I2C_SCLK GND " "Pin \"HSMC_I2C_SCLK\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|HSMC_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSC_N GND " "Pin \"SSRAM_ADSC_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|SSRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSP_N GND " "Pin \"SSRAM_ADSP_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|SSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADV_N GND " "Pin \"SSRAM_ADV_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|SSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_CLK GND " "Pin \"SSRAM_CLK\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|SSRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_GW_N GND " "Pin \"SSRAM_GW_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 387 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|SSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_OE_N GND " "Pin \"SSRAM_OE_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 388 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|SSRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_WE_N GND " "Pin \"SSRAM_WE_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 389 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|SSRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM0_CE_N GND " "Pin \"SSRAM0_CE_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|SSRAM0_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM1_CE_N GND " "Pin \"SSRAM1_CE_N\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|SSRAM1_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 416 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689083752 "|DE2i_150_TV|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1397689083752 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1397689084107 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1397689085604 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1 1397689085617 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1397689085767 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1397689085768 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397689085860 "|DE2i_150_TV|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1397689085860 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1397689086016 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 31 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 31 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1397689087520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1397689087652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1397689087652 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087880 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087881 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087881 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087882 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087882 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087882 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087883 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087883 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087884 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087884 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087885 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087885 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087886 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087886 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087886 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_dmq1:auto_generated\|altsyncram_lj51:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lj51.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf" 37 2 0 } } { "db/dcfifo_dmq1.tdf" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 268 0 0 } } { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 590 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1397689087887 "|DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT_N " "No output dependent on input pin \"ENET_INT_N\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 261 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|ENET_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_LINK100 " "No output dependent on input pin \"ENET_LINK100\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|ENET_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_CLK " "No output dependent on input pin \"ENET_RX_CLK\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 266 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_COL " "No output dependent on input pin \"ENET_RX_COL\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 267 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|ENET_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_CRS " "No output dependent on input pin \"ENET_RX_CRS\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 268 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|ENET_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[0\] " "No output dependent on input pin \"ENET_RX_DATA\[0\]\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[1\] " "No output dependent on input pin \"ENET_RX_DATA\[1\]\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[2\] " "No output dependent on input pin \"ENET_RX_DATA\[2\]\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[3\] " "No output dependent on input pin \"ENET_RX_DATA\[3\]\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DV " "No output dependent on input pin \"ENET_RX_DV\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 270 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_ER " "No output dependent on input pin \"ENET_RX_ER\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 271 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|ENET_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_TX_CLK " "No output dependent on input pin \"ENET_TX_CLK\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 272 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|ENET_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 283 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT1 " "No output dependent on input pin \"G_SENSOR_INT1\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|G_SENSOR_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N1 " "No output dependent on input pin \"HSMC_CLKIN_N1\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|HSMC_CLKIN_N1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N2 " "No output dependent on input pin \"HSMC_CLKIN_N2\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 325 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|HSMC_CLKIN_N2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 326 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 327 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 349 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 349 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 375 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 378 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 404 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2i_150_TV.v" "" { Text "C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v" 406 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397689088181 "|DE2i_150_TV|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1397689088181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3556 " "Implemented 3556 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1397689088185 ""} { "Info" "ICUT_CUT_TM_OPINS" "201 " "Implemented 201 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1397689088185 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "199 " "Implemented 199 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1397689088185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2914 " "Implemented 2914 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1397689088185 ""} { "Info" "ICUT_CUT_TM_RAMS" "159 " "Implemented 159 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1397689088185 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1397689088185 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1397689088185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1397689088185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 401 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 401 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1397689088292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 16 16:58:08 2014 " "Processing ended: Wed Apr 16 16:58:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1397689088292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1397689088292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1397689088292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397689088292 ""}
