

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12'
================================================================
* Date:           Wed Jan  3 23:38:44 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.399 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25602|    25602|  0.256 ms|  0.256 ms|  25602|  25602|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12  |    25600|    25600|         2|          1|          1|  25600|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1"   --->   Operation 8 'alloca' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten45 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten45"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %i_14"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten31"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.39>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten45_load = load i15 %indvar_flatten45" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 16 'load' 'indvar_flatten45_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.06ns)   --->   "%icmp_ln697 = icmp_eq  i15 %indvar_flatten45_load, i15 25600" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 18 'icmp' 'icmp_ln697' <Predicate = true> <Delay = 2.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.53ns)   --->   "%add_ln697_1 = add i15 %indvar_flatten45_load, i15 1" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 19 'add' 'add_ln697_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln697 = br i1 %icmp_ln697, void %.preheader6, void %.preheader5.preheader.exitStub" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 20 'br' 'br_ln697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 21 'load' 'k_load' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i10 %indvar_flatten31" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 23 'load' 'indvar_flatten31_load' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_14_load = load i7 %i_14" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 24 'load' 'i_14_load' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.31ns)   --->   "%add_ln697 = add i7 %i_14_load, i7 1" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 25 'add' 'add_ln697' <Predicate = (!icmp_ln697)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.94ns)   --->   "%icmp_ln698 = icmp_eq  i10 %indvar_flatten31_load, i10 256" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 26 'icmp' 'icmp_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.97ns)   --->   "%select_ln697 = select i1 %icmp_ln698, i5 0, i5 %j_load" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 27 'select' 'select_ln697' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.80ns)   --->   "%select_ln697_1 = select i1 %icmp_ln698, i7 %add_ln697, i7 %i_14_load" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 28 'select' 'select_ln697_1' <Predicate = (!icmp_ln697)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln697_1, i4 0" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln697)   --->   "%xor_ln697 = xor i1 %icmp_ln698, i1 1" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 30 'xor' 'xor_ln697' <Predicate = (!icmp_ln697)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns)   --->   "%icmp_ln699 = icmp_eq  i5 %k_load, i5 16" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 31 'icmp' 'icmp_ln699' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln697 = and i1 %icmp_ln699, i1 %xor_ln697" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 32 'and' 'and_ln697' <Predicate = (!icmp_ln697)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.02ns)   --->   "%add_ln698 = add i5 %select_ln697, i5 1" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 33 'add' 'add_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln698)   --->   "%or_ln698 = or i1 %and_ln697, i1 %icmp_ln698" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 34 'or' 'or_ln698' <Predicate = (!icmp_ln697)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln698 = select i1 %or_ln698, i5 0, i5 %k_load" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 35 'select' 'select_ln698' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%select_ln698_1 = select i1 %and_ln697, i5 %add_ln698, i5 %select_ln697" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 36 'select' 'select_ln698_1' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i5 %select_ln698_1" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 37 'zext' 'zext_ln700' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.48ns)   --->   "%add_ln700 = add i11 %tmp_s, i11 %zext_ln700" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 38 'add' 'add_ln700' <Predicate = (!icmp_ln697)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.02ns)   --->   "%add_ln699 = add i5 %select_ln698, i5 1" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 39 'add' 'add_ln699' <Predicate = (!icmp_ln697)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.41ns)   --->   "%add_ln698_1 = add i10 %indvar_flatten31_load, i10 1" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 40 'add' 'add_ln698_1' <Predicate = (!icmp_ln697)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.99ns)   --->   "%select_ln698_2 = select i1 %icmp_ln698, i10 1, i10 %add_ln698_1" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 41 'select' 'select_ln698_2' <Predicate = (!icmp_ln697)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln697 = store i15 %add_ln697_1, i15 %indvar_flatten45" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 42 'store' 'store_ln697' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln697 = store i7 %select_ln697_1, i7 %i_14" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 43 'store' 'store_ln697' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 44 [1/1] (1.29ns)   --->   "%store_ln698 = store i10 %select_ln698_2, i10 %indvar_flatten31" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 44 'store' 'store_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln698 = store i5 %select_ln698_1, i5 %j" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 45 'store' 'store_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln699 = store i5 %add_ln699, i5 %k" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 46 'store' 'store_ln699' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln697)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 25600, i64 25600, i64 25600"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_698_11_VITIS_LOOP_699_12_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_28_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln700, i4 0" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 51 'bitconcatenate' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i5 %select_ln698" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 53 'zext' 'zext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.53ns)   --->   "%add_ln700_1 = add i15 %tmp_28_cast, i15 %zext_ln700_1" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 54 'add' 'add_ln700_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i15 %add_ln700_1" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 55 'zext' 'zext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_occupy_addr = getelementptr i1 %placement_dynamic_bypass_occupy, i64 0, i64 %zext_ln700_2" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 56 'getelementptr' 'placement_dynamic_bypass_occupy_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln699 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 57 'specloopname' 'specloopname_ln699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.77ns)   --->   "%store_ln700 = store i1 0, i15 %placement_dynamic_bypass_occupy_addr" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 58 'store' 'store_ln700' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 25600> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ placement_dynamic_bypass_occupy]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                                    (alloca           ) [ 0110]
j                                    (alloca           ) [ 0110]
indvar_flatten31                     (alloca           ) [ 0110]
i_14                                 (alloca           ) [ 0110]
indvar_flatten45                     (alloca           ) [ 0110]
store_ln0                            (store            ) [ 0000]
store_ln0                            (store            ) [ 0000]
store_ln0                            (store            ) [ 0000]
store_ln0                            (store            ) [ 0000]
store_ln0                            (store            ) [ 0000]
br_ln0                               (br               ) [ 0000]
indvar_flatten45_load                (load             ) [ 0000]
specpipeline_ln0                     (specpipeline     ) [ 0000]
icmp_ln697                           (icmp             ) [ 0110]
add_ln697_1                          (add              ) [ 0000]
br_ln697                             (br               ) [ 0000]
k_load                               (load             ) [ 0000]
j_load                               (load             ) [ 0000]
indvar_flatten31_load                (load             ) [ 0000]
i_14_load                            (load             ) [ 0000]
add_ln697                            (add              ) [ 0000]
icmp_ln698                           (icmp             ) [ 0000]
select_ln697                         (select           ) [ 0000]
select_ln697_1                       (select           ) [ 0000]
tmp_s                                (bitconcatenate   ) [ 0000]
xor_ln697                            (xor              ) [ 0000]
icmp_ln699                           (icmp             ) [ 0000]
and_ln697                            (and              ) [ 0000]
add_ln698                            (add              ) [ 0000]
or_ln698                             (or               ) [ 0000]
select_ln698                         (select           ) [ 0101]
select_ln698_1                       (select           ) [ 0000]
zext_ln700                           (zext             ) [ 0000]
add_ln700                            (add              ) [ 0101]
add_ln699                            (add              ) [ 0000]
add_ln698_1                          (add              ) [ 0000]
select_ln698_2                       (select           ) [ 0000]
store_ln697                          (store            ) [ 0000]
store_ln697                          (store            ) [ 0000]
store_ln698                          (store            ) [ 0000]
store_ln698                          (store            ) [ 0000]
store_ln699                          (store            ) [ 0000]
specloopname_ln0                     (specloopname     ) [ 0000]
empty                                (speclooptripcount) [ 0000]
specpipeline_ln0                     (specpipeline     ) [ 0000]
specloopname_ln0                     (specloopname     ) [ 0000]
tmp_28_cast                          (bitconcatenate   ) [ 0000]
specpipeline_ln0                     (specpipeline     ) [ 0000]
zext_ln700_1                         (zext             ) [ 0000]
add_ln700_1                          (add              ) [ 0000]
zext_ln700_2                         (zext             ) [ 0000]
placement_dynamic_bypass_occupy_addr (getelementptr    ) [ 0000]
specloopname_ln699                   (specloopname     ) [ 0000]
store_ln700                          (store            ) [ 0000]
br_ln0                               (br               ) [ 0000]
ret_ln0                              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="placement_dynamic_bypass_occupy">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_bypass_occupy"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_698_11_VITIS_LOOP_699_12_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="k_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten31_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten31/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_14_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten45_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten45/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="placement_dynamic_bypass_occupy_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="15" slack="0"/>
<pin id="82" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_bypass_occupy_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln700_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="15" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln700/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="15" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="7" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="10" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="5" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="5" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="indvar_flatten45_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="15" slack="1"/>
<pin id="119" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten45_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln697_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="15" slack="0"/>
<pin id="122" dir="0" index="1" bw="14" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln697/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln697_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="15" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln697_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="k_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="1"/>
<pin id="134" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="j_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten31_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="1"/>
<pin id="140" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten31_load/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_14_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="1"/>
<pin id="143" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln697_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln697/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln698_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="10" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln698/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="select_ln697_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln697/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln697_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln697_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_s_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="xor_ln697_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln697/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln699_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln699/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="and_ln697_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln697/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln698_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln698/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="or_ln698_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln698/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln698_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln698/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="select_ln698_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln698_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln700_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln700_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="5" slack="0"/>
<pin id="233" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln699_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln699/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln698_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln698_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln698_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln698_2/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln697_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="15" slack="0"/>
<pin id="258" dir="0" index="1" bw="15" slack="1"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln697/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln697_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="7" slack="1"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln697/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln698_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="10" slack="1"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln698/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln698_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="1"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln698/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln699_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="1"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln699/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_28_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="15" slack="0"/>
<pin id="283" dir="0" index="1" bw="11" slack="1"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28_cast/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln700_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="1"/>
<pin id="290" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln700_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="15" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln700_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="15" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_2/3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="k_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="309" class="1005" name="j_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="316" class="1005" name="indvar_flatten31_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten31 "/>
</bind>
</comp>

<comp id="323" class="1005" name="i_14_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="330" class="1005" name="indvar_flatten45_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="15" slack="0"/>
<pin id="332" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten45 "/>
</bind>
</comp>

<comp id="340" class="1005" name="select_ln698_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="1"/>
<pin id="342" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln698 "/>
</bind>
</comp>

<comp id="345" class="1005" name="add_ln700_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="1"/>
<pin id="347" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="56" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="138" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="135" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="150" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="144" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="141" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="164" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="150" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="132" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="180" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="156" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="192" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="150" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="132" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="192" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="198" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="156" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="172" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="210" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="138" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="150" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="242" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="126" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="164" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="248" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="218" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="236" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="295"><net_src comp="281" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="305"><net_src comp="58" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="312"><net_src comp="62" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="319"><net_src comp="66" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="326"><net_src comp="70" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="333"><net_src comp="74" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="343"><net_src comp="210" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="348"><net_src comp="230" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="281" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: placement_dynamic_bypass_occupy | {3 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln697 : 1
		add_ln697_1 : 1
		br_ln697 : 2
		add_ln697 : 1
		icmp_ln698 : 1
		select_ln697 : 2
		select_ln697_1 : 2
		tmp_s : 3
		xor_ln697 : 2
		icmp_ln699 : 1
		and_ln697 : 2
		add_ln698 : 3
		or_ln698 : 2
		select_ln698 : 2
		select_ln698_1 : 2
		zext_ln700 : 3
		add_ln700 : 4
		add_ln699 : 3
		add_ln698_1 : 1
		select_ln698_2 : 2
		store_ln697 : 2
		store_ln697 : 3
		store_ln698 : 3
		store_ln698 : 3
		store_ln699 : 4
	State 3
		add_ln700_1 : 1
		zext_ln700_2 : 2
		placement_dynamic_bypass_occupy_addr : 3
		store_ln700 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln697_1_fu_126  |    0    |    15   |
|          |    add_ln697_fu_144   |    0    |    7    |
|          |    add_ln698_fu_198   |    0    |    7    |
|    add   |    add_ln700_fu_230   |    0    |    11   |
|          |    add_ln699_fu_236   |    0    |    7    |
|          |   add_ln698_1_fu_242  |    0    |    10   |
|          |   add_ln700_1_fu_291  |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |  select_ln697_fu_156  |    0    |    5    |
|          | select_ln697_1_fu_164 |    0    |    7    |
|  select  |  select_ln698_fu_210  |    0    |    5    |
|          | select_ln698_1_fu_218 |    0    |    5    |
|          | select_ln698_2_fu_248 |    0    |    10   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln697_fu_120   |    0    |    6    |
|   icmp   |   icmp_ln698_fu_150   |    0    |    5    |
|          |   icmp_ln699_fu_186   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln697_fu_180   |    0    |    1    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln697_fu_192   |    0    |    1    |
|----------|-----------------------|---------|---------|
|    or    |    or_ln698_fu_204    |    0    |    1    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_172     |    0    |    0    |
|          |   tmp_28_cast_fu_281  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln700_fu_226   |    0    |    0    |
|   zext   |  zext_ln700_1_fu_288  |    0    |    0    |
|          |  zext_ln700_2_fu_297  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   120   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln700_reg_345   |   11   |
|      i_14_reg_323      |    7   |
|indvar_flatten31_reg_316|   10   |
|indvar_flatten45_reg_330|   15   |
|        j_reg_309       |    5   |
|        k_reg_302       |    5   |
|  select_ln698_reg_340  |    5   |
+------------------------+--------+
|          Total         |   58   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   120  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   58   |    -   |
+-----------+--------+--------+
|   Total   |   58   |   120  |
+-----------+--------+--------+
