Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Aug 29 18:31:32 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file AccQuant_cnn_control_sets.rpt
| Design       : AccQuant_cnn
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   727 |
|    Minimum number of control sets                        |   727 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   587 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   727 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    32 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |   571 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |    13 |
| >= 16              |    96 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             320 |          149 |
| No           | No                    | Yes                    |              86 |           30 |
| No           | Yes                   | No                     |             386 |          148 |
| Yes          | No                    | No                     |            6683 |         2366 |
| Yes          | No                    | Yes                    |              33 |           13 |
| Yes          | Yes                   | No                     |             777 |          227 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                                          Enable Signal                                          |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+-------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|  clk_div_dens                             |                                                                                                 |                                                                    |                1 |              1 |
|  clk125_IBUF_BUFG                         | serial_tx_i_2_n_0                                                                               | serial_tx_i_1_n_0                                                  |                1 |              1 |
|  clk_div_max                              |                                                                                                 |                                                                    |                2 |              2 |
|  clk_div                                  |                                                                                                 |                                                                    |                2 |              2 |
|  clk125_IBUF_BUFG                         | VexRiscv/_zz_158_                                                                               | VexRiscv/dataCache_1_/reset0                                       |                1 |              3 |
| ~clk                                      |                                                                                                 | accQuant_cnn/dense_2/quant/rst0                                    |                1 |              4 |
| ~clk                                      |                                                                                                 | accQuant_cnn/dense_5/quant/rst0                                    |                1 |              4 |
| ~clk                                      |                                                                                                 | accQuant_cnn/dense_3/quant/rst0                                    |                1 |              4 |
| ~clk                                      |                                                                                                 | accQuant_cnn/dense_4/quant/rst0                                    |                2 |              4 |
| ~clk                                      |                                                                                                 | accQuant_cnn/dense_6/quant/rst0                                    |                2 |              4 |
| ~clk                                      |                                                                                                 | accQuant_cnn/conv1/rst_quant                                       |                1 |              4 |
| ~clk                                      |                                                                                                 | accQuant_cnn/dense_1/quant/rst0                                    |                2 |              4 |
| ~clk                                      |                                                                                                 | accQuant_cnn/dense_8/quant/rst0                                    |                2 |              4 |
| ~clk                                      |                                                                                                 | accQuant_cnn/conv2/rst_quant                                       |                1 |              4 |
| ~clk                                      |                                                                                                 | accQuant_cnn/dense_7/quant/rst0                                    |                1 |              4 |
| ~clk                                      |                                                                                                 | accQuant_cnn/dense_0/quant/rst0                                    |                1 |              4 |
| ~clk                                      |                                                                                                 | accQuant_cnn/conv3/rst_quant                                       |                1 |              4 |
| ~clk                                      |                                                                                                 | accQuant_cnn/dense_9/quant/rst0                                    |                2 |              4 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/execute_CsrPlugin_csr_768_reg_1[0]                                        | VexRiscv/dataCache_1_/reset0                                       |                2 |              4 |
| ~clk                                      | accQuant_cnn/whatIsMajor/max9[3]_i_1_n_0                                                        |                                                                    |                1 |              4 |
|  clk125_IBUF_BUFG                         |                                                                                                 | accQuant_cnn/clk_5MH/count[3]_i_1__1_n_0                           |                1 |              4 |
|  clk125_IBUF_BUFG                         | uart_rx_fifo_syncfifo_re                                                                        | int_rst                                                            |                1 |              4 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_1                                     | int_rst                                                            |                1 |              4 |
|  clk125_IBUF_BUFG                         | uart_tx_fifo_syncfifo_re                                                                        | int_rst                                                            |                1 |              4 |
|  clk125_IBUF_BUFG                         | tx_tick[0]                                                                                      | serial_tx0_out                                                     |                1 |              4 |
|  clk125_IBUF_BUFG                         | rx_tick[0]                                                                                      | p_18_in                                                            |                2 |              4 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]_4[0]                                 | int_rst                                                            |                1 |              4 |
|  clk125_IBUF_BUFG                         | uart_rx_fifo_wrport_we                                                                          | int_rst                                                            |                1 |              4 |
|  clk                                      | accQuant_cnn/conv2/activation/p_0_in                                                            |                                                                    |                1 |              5 |
|  clk                                      | accQuant_cnn/conv3/activation/p_0_in                                                            |                                                                    |                1 |              5 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_readable_reg[0]                                    | int_rst                                                            |                2 |              5 |
|  clk125_IBUF_BUFG                         | uart_rx_fifo_level0[4]_i_1_n_0                                                                  | int_rst                                                            |                1 |              5 |
|  clk                                      |                                                                                                 | accQuant_cnn/conv3/rst_relu                                        |                1 |              5 |
|  clk                                      |                                                                                                 | accQuant_cnn/conv2/rst_relu                                        |                1 |              5 |
|  clk                                      |                                                                                                 | accQuant_cnn/conv1/rst_relu                                        |                1 |              5 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/_zz_198_                                                        |                                                                    |                2 |              5 |
|  clk                                      | accQuant_cnn/conv1/activation/p_0_in                                                            |                                                                    |                1 |              5 |
|  clk125_IBUF_BUFG                         |                                                                                                 | VexRiscv/dataCache_1_/SR[0]                                        |                2 |              6 |
|  clk125_IBUF_BUFG                         | tx_data1_in0                                                                                    |                                                                    |                1 |              7 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_1_n_0                                 | VexRiscv/dataCache_1_/stageB_flusher_start_reg_n_0                 |                3 |              7 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_13[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_3[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_11[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_16[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_15[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_19[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_18[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_24[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_18[0]                                   |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_20[0]                                   |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__1_0[0]                                    |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_20[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_7[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_8[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_5[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_17[0]                                          |                                                                    |                5 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_1[0]                                       |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_31[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_3_reg[5]_rep_1[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_17[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_12[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_5[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_22[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_13[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_16[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_26[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_26[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_21[0]                                   |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_15[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__1_8[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_12[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_14[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_13[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_2[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_3[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_1[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_16[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_0[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_15[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_3[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_14[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_6[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_14[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_3[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_15[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_15[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_4[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_16[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_17[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_23[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_0[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_27[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_12[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_13[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_21[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_6[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_18[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_9[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/conv2/activation/aux_num4                                                          |                                                                    |                1 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_10[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_8[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_9[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_14[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_9[0]                                       |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_8[0]                                       |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_16[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_7[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_11[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_13[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_14[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_24[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_34[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_13[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_8[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_33[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_32[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_rep_3[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_31[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_31[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_9[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_28[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_33[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_rep_10[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_8[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_rep_0[0]                                       |                                                                    |                3 |              8 |
|  clk125_IBUF_BUFG                         | uart_rx_fifo_syncfifo_re                                                                        |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_19[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_15[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__1_7[0]                                    |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_2[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_3[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_4[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_20[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_31[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_6[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_0[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_rep_1[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_rep_2[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_24[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_5[0]                                           |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_25[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_29[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_2[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_1[0]                                           |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_1[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_0[0]                                           |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/E[0]                                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_23[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_19[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_30[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_4[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_9[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_27[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep_0[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_4[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_11[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_8[0]                                       |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_25[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_32[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_35[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_30[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_rep_9[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_10[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_29[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_12[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_14[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_30[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_2[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_rep_8[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_rep_7[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_25[0]                                   |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_23[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_26[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_20[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_24[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_19[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_10[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_12[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_13[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_5[0]                                           |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_3[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_9[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_12[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_11[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_1[0]                                           |                                                                    |                5 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_8[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_6[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_9[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_1[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_2[0]                                           |                                                                    |                5 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_11[0]                                   |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_7[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_4[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_7[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_10[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_7[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_14[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_8[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_10[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_11[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_18[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/conv1/activation/aux_num4                                                          |                                                                    |                1 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__1_1[0]                                    |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_8[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_14[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_13[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_20[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_10[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_6[0]                                           |                                                                    |                2 |              8 |
| ~clk                                      | accQuant_cnn/dense_9/quant/result4[7]_i_1__8_n_0                                                |                                                                    |                2 |              8 |
| ~clk                                      | accQuant_cnn/dense_8/quant/res1__7_n_0                                                          |                                                                    |                3 |              8 |
| ~clk                                      | accQuant_cnn/dense_3/quant/result4[7]_i_1__2_n_0                                                |                                                                    |                3 |              8 |
| ~clk                                      | accQuant_cnn/dense_3/quant/res1__2_n_0                                                          |                                                                    |                2 |              8 |
| ~clk                                      | accQuant_cnn/dense_1/quant/res1__0_n_0                                                          |                                                                    |                3 |              8 |
| ~clk                                      | accQuant_cnn/dense_1/quant/result4[7]_i_1__0_n_0                                                |                                                                    |                2 |              8 |
| ~clk                                      | accQuant_cnn/maxpooling_2/__2/i__n_0                                                            |                                                                    |                1 |              8 |
| ~clk                                      | accQuant_cnn/maxpooling_2/max1[7]_i_1__1_n_0                                                    |                                                                    |                1 |              8 |
| ~clk                                      | accQuant_cnn/maxpooling_1/max1[7]_i_1__0_n_0                                                    |                                                                    |                1 |              8 |
| ~clk                                      | accQuant_cnn/dense_5/quant/result4[7]_i_1__4_n_0                                                |                                                                    |                2 |              8 |
| ~clk                                      | accQuant_cnn/dense_7/quant/res1__6_n_0                                                          |                                                                    |                3 |              8 |
| ~clk                                      | accQuant_cnn/conv3/quant/remainder[7]_i_1_n_0                                                   |                                                                    |                3 |              8 |
| ~clk                                      | accQuant_cnn/dense_7/quant/result4[7]_i_1__6_n_0                                                |                                                                    |                2 |              8 |
| ~clk                                      | accQuant_cnn/maxpooling_1/__2/i__n_0                                                            |                                                                    |                1 |              8 |
| ~clk                                      | accQuant_cnn/conv2/quant/remainder[7]_i_1__0_n_0                                                |                                                                    |                2 |              8 |
|  clk125_IBUF_BUFG                         |                                                                                                 | VexRiscv/IBusCachedPlugin_cache/state_reg_0[0]                     |                2 |              8 |
|  clk125_IBUF_BUFG                         | rx_data_rs232phyrx_next_value_ce1                                                               |                                                                    |                3 |              8 |
| ~clk                                      | accQuant_cnn/conv1/quant/remainder[7]_i_1__1_n_0                                                |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/conv1/activation/aux_num3_1                                                        |                                                                    |                1 |              8 |
|  clk                                      | accQuant_cnn/conv1/activation/aux_num_0                                                         | accQuant_cnn/conv1/activation/aux_num[7]_i_1__1_n_0                |                1 |              8 |
| ~clk                                      | accQuant_cnn/maxpooling_3/max1[7]_i_1_n_0                                                       |                                                                    |                1 |              8 |
| ~clk                                      | accQuant_cnn/maxpooling_3/__2/i__n_0                                                            |                                                                    |                1 |              8 |
| ~clk                                      | accQuant_cnn/dense_9/quant/res1__8_n_0                                                          |                                                                    |                2 |              8 |
| ~clk                                      | accQuant_cnn/dense_4/quant/res1__3_n_0                                                          |                                                                    |                3 |              8 |
| ~clk                                      | accQuant_cnn/dense_4/quant/result4[7]_i_1__3_n_0                                                |                                                                    |                2 |              8 |
| ~clk                                      | accQuant_cnn/dense_8/quant/result4[7]_i_1__7_n_0                                                |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_4[0]                                           |                                                                    |                3 |              8 |
| ~clk                                      | accQuant_cnn/dense_6/quant/res1__5_n_0                                                          |                                                                    |                1 |              8 |
| ~clk                                      | accQuant_cnn/dense_6/quant/result4[7]_i_1__5_n_0                                                |                                                                    |                2 |              8 |
| ~clk                                      | accQuant_cnn/dense_2/quant/res1__1_n_0                                                          |                                                                    |                2 |              8 |
| ~clk                                      | accQuant_cnn/dense_2/quant/result4[7]_i_1__1_n_0                                                |                                                                    |                2 |              8 |
| ~clk                                      | accQuant_cnn/dense_0/quant/res1_n_0                                                             |                                                                    |                3 |              8 |
| ~clk                                      | accQuant_cnn/dense_0/quant/result4[7]_i_1_n_0                                                   |                                                                    |                2 |              8 |
| ~clk                                      | accQuant_cnn/dense_5/quant/res1__4_n_0                                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_15[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_13[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_1[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_5[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_6[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_0[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_6[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_6[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_2[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_8[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__0_4[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_16[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_7[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_29[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_28[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_20[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_39[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_6[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_9[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_7[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_10[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_18[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_8[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_4[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_16[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_7[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_14[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_5[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_12[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_2[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_11[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_4[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_0[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_17[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_9[0]                                           |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__1_9[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_13[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_30[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__0_5[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_12[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_9[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_5[0]                                           |                                                                    |                5 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_10[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_14[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_0[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_11[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_17[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_4[0]                                           |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_12[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_18[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_17[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_26[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_17[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_34[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_10[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_11[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_14[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_27[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_38[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_32[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_5[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_33[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_15[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_37[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_6[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__0_3[0]                                    |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_35[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_36[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_9[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_0[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_4[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_3[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_1[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_2[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_11[0]                                      |                                                                    |                5 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_12[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_2[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_1[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_3_reg[6]_rep_0[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_13[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_0[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_12[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_11[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_0[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_9[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_12[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_10[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_11[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_7[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_0[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_0[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_8[0]                                           |                                                                    |                5 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_2[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_8[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_9[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_5[0]                                       |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_3[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_1[0]                                           |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_11[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_10[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_1[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_13[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_10[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_5[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_47[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_33[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_34[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_28[0]                                   |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_12[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_42[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_43[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_34[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_40[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_32[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_44[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_16[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_49[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_36[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_37[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_45[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_25[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_26[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_29[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/conv3/activation/aux_num4                                                          |                                                                    |                1 |              8 |
|  clk                                      | accQuant_cnn/conv3/activation/aux_num_0                                                         | accQuant_cnn/conv3/activation/aux_num[7]_i_1_n_0                   |                1 |              8 |
|  clk                                      | accQuant_cnn/conv3/activation/aux_num3_1                                                        |                                                                    |                1 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_46[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_14[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_36[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_17[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_35[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_10[0]                                   |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_35[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_48[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_27[0]                                   |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_15[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_13[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_41[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__0_9[0]                                    |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_30[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_7[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_27[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_23[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_22[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep_8[0]                                       |                                                                    |                6 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_10[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_27[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_14[0]                                   |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_21[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep_7[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_19[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep_6[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__0_6[0]                                    |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_28[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_26[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep_9[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_9[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_21[0]                                      |                                                                    |                2 |              8 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                                         | VexRiscv/IBusCachedPlugin_cache/_zz_13_                            |                2 |              8 |
|  clk125_IBUF_BUFG                         | uart_tx_fifo_syncfifo_re                                                                        |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_5[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_2[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_3[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_6[0]                                       |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_4[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_1[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_25[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_19[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_29[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_25[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_11[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_23[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep_4[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_31[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_28[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_4[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__0_7[0]                                    |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_6[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_7[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_rep_4[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_20[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_rep_5[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_3_reg[5]_rep_0[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_15[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_16[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_1[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_13[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_14[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_3[0]                                           |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_2[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_5[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_4[0]                                    |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_3[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_rep_6[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_24[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__0_8[0]                                    |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep_1[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_22[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_26[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_29[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_8[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep_5[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_23[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep_3[0]                                       |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_18[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_17[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_28[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_18[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep_2[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_22[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_8[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_2[0]                                           |                                                                    |                6 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_0[0]                                    |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_5[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_1[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_4[0]                                       |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_1[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_0[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_3[0]                                           |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_6[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_0[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_7[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_1[0]                                       |                                                                    |                5 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_2[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_3[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_2[0]                                       |                                                                    |                5 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_3[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_5[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_7[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_16[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__1_5[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_21[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_12[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__0_1[0]                                    |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__0_0[0]                                    |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__1_4[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_24[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_7[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_6[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_3[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_24[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_6[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_4[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_3[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_2[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_9[0]                                           |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_14[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_16[0]                                   |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_22[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_6[0]                                           |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_19[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_13[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_21[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_23[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_22[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_7[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_24[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_17[0]                                   |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_8[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_23[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_14[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_16[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_17[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_12[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_3[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_1[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_2[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_0[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_0[0]                                       |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_4[0]                                       |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_5[0]                                    |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_11[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_19[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_rep_37[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep_22[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_21[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[8]_10[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep_15[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_10[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_25[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_42[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_52[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_51[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_37[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_41[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_28[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_15[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_31[0]                                   |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_15[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_27[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_32[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_18[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/conv2/activation/aux_num_0                                                         | accQuant_cnn/conv2/activation/aux_num[7]_i_1__0_n_0                |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_18[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_17[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/conv2/activation/aux_num3_1                                                        |                                                                    |                1 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_18[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_rep_20[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_53[0]                                      |                                                                    |                5 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_50[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_54[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_36[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_39[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_43[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_24[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_21[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_38[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_rep__0_12[0]                                   |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_40[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_38[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_30[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_45[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_22[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_44[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_23[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_25[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_20[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_5[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__1_3[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_28[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_9[0]                                           |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_15[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_16[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_27[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[2]_rep__0_13[0]                                   |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_4[0]                                       |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[4]_rep_5[0]                                       |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_21[0]                                      |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_7[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__0_2[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_18[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_20[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__1_6[0]                                    |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_19[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_17[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_26[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_15[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_8[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[1]_11[0]                                          |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[5]_rep__1_2[0]                                    |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_22[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_23[0]                                      |                                                                    |                4 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[7]_19[0]                                          |                                                                    |                2 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_6[0]                                           |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[6]_rep_22[0]                                      |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[3]_21[0]                                          |                                                                    |                3 |              8 |
|  clk                                      | accQuant_cnn/pos_memory_Max_count/count_2_reg[0]_7[0]                                           |                                                                    |                3 |              8 |
| ~clk                                      | accQuant_cnn/dense_7/quant/remainder[8]_i_1__6_n_0                                              |                                                                    |                3 |              9 |
| ~clk                                      | accQuant_cnn/conv3/quant/res1__9_n_0                                                            |                                                                    |                2 |              9 |
| ~clk                                      | accQuant_cnn/dense_3/quant/remainder[8]_i_1__2_n_0                                              |                                                                    |                3 |              9 |
| ~clk                                      | accQuant_cnn/dense_1/quant/remainder[8]_i_1__0_n_0                                              |                                                                    |                3 |              9 |
| ~clk                                      | accQuant_cnn/conv3/quant/result4[8]_i_1_n_0                                                     |                                                                    |                2 |              9 |
| ~clk                                      | accQuant_cnn/dense_5/quant/remainder[8]_i_1__4_n_0                                              |                                                                    |                3 |              9 |
| ~clk                                      | accQuant_cnn/conv2/quant/result4[8]_i_1__0_n_0                                                  |                                                                    |                2 |              9 |
| ~clk                                      | accQuant_cnn/dense_9/quant/remainder[8]_i_1__8_n_0                                              |                                                                    |                3 |              9 |
| ~clk                                      | accQuant_cnn/dense_0/quant/remainder[8]_i_1_n_0                                                 |                                                                    |                3 |              9 |
| ~clk                                      | accQuant_cnn/conv2/quant/res1__10_n_0                                                           |                                                                    |                2 |              9 |
|  clk                                      |                                                                                                 | clk_div                                                            |                4 |              9 |
|  clk                                      | accQuant_cnn/conv1/activation/aux_num2_2                                                        |                                                                    |                2 |              9 |
|  clk                                      | accQuant_cnn/conv2/activation/aux_num2_2                                                        |                                                                    |                2 |              9 |
| ~clk                                      | accQuant_cnn/conv1/quant/res1__11_n_0                                                           |                                                                    |                3 |              9 |
| ~clk                                      | accQuant_cnn/conv1/quant/result4[8]_i_1__1_n_0                                                  |                                                                    |                2 |              9 |
|  clk                                      | accQuant_cnn/conv3/activation/aux_num2_2                                                        |                                                                    |                2 |              9 |
| ~clk                                      | accQuant_cnn/dense_6/quant/remainder[8]_i_1__5_n_0                                              |                                                                    |                2 |              9 |
| ~clk                                      | accQuant_cnn/dense_4/quant/remainder[8]_i_1__3_n_0                                              |                                                                    |                4 |              9 |
|  clk                                      | accQuant_cnn/en_read_conv                                                                       | accQuant_cnn/clk_third/en_read_conv_reg                            |                4 |              9 |
| ~clk                                      | accQuant_cnn/dense_8/quant/remainder[8]_i_1__7_n_0                                              |                                                                    |                4 |              9 |
| ~clk                                      | accQuant_cnn/dense_2/quant/remainder[8]_i_1__1_n_0                                              |                                                                    |                4 |              9 |
|  clk_div                                  | accQuant_cnn/positionImage/en_count                                                             | accQuant_cnn/pos_memory_conv/count[9]_i_1_n_0                      |                3 |             10 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/_zz_159__reg[2][0]                                              | int_rst                                                            |                7 |             10 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                             | VexRiscv/dataCache_1_/reset0                                       |                3 |             10 |
|  accQuant_cnn/positionConv/counter_j/CLK  | accQuant_cnn/positionConv/counter_i/counter_2[9]_i_1__0_n_0                                     | RST_storage                                                        |                6 |             11 |
|  clk_div                                  | accQuant_cnn/positionImage/counter_i/E[0]                                                       | RST_storage                                                        |                3 |             11 |
| ~clk                                      | accQuant_cnn/whatIsMajor/aux_max8[7]_i_1_n_0                                                    |                                                                    |                2 |             11 |
|  accQuant_cnn/positionImage/counter_j/CLK | accQuant_cnn/positionImage/counter_i/E[0]                                                       | RST_storage                                                        |                4 |             11 |
| ~clk                                      | accQuant_cnn/dense_7/quant/result1__6_n_0                                                       |                                                                    |                4 |             14 |
| ~clk                                      | accQuant_cnn/dense_1/quant/result1__0_n_0                                                       |                                                                    |                6 |             14 |
| ~clk                                      | accQuant_cnn/dense_4/quant/result1__3_n_0                                                       |                                                                    |                3 |             14 |
| ~clk                                      | accQuant_cnn/dense_9/quant/result1__8_n_0                                                       |                                                                    |                4 |             14 |
| ~clk                                      | accQuant_cnn/conv1/quant/result1__11_n_0                                                        |                                                                    |                3 |             14 |
| ~clk                                      | accQuant_cnn/dense_3/quant/result1__2_n_0                                                       |                                                                    |                5 |             14 |
| ~clk                                      | accQuant_cnn/dense_8/quant/result1__7_n_0                                                       |                                                                    |                4 |             14 |
| ~clk                                      | accQuant_cnn/dense_5/quant/result1__4_n_0                                                       |                                                                    |                3 |             14 |
| ~clk                                      | accQuant_cnn/conv3/quant/result1__9_n_0                                                         |                                                                    |                5 |             14 |
| ~clk                                      | accQuant_cnn/dense_6/quant/result1__5_n_0                                                       |                                                                    |                3 |             14 |
| ~clk                                      | accQuant_cnn/conv2/quant/result1__10_n_0                                                        |                                                                    |                3 |             14 |
| ~clk                                      | accQuant_cnn/dense_2/quant/result1__1_n_0                                                       |                                                                    |                4 |             14 |
| ~clk                                      | accQuant_cnn/dense_0/quant/result1_n_0                                                          |                                                                    |                5 |             14 |
| ~clk                                      | accQuant_cnn/dense_6/CEC                                                                        | accQuant_cnn/dense_6/rstl_sum[15]_i_1__5_n_0                       |                7 |             16 |
| ~clk                                      | accQuant_cnn/dense_9/CEC                                                                        | accQuant_cnn/dense_9/rstl_sum[15]_i_1__8_n_0                       |                5 |             16 |
| ~clk                                      | accQuant_cnn/dense_7/CEC                                                                        | accQuant_cnn/dense_7/rstl_sum[15]_i_1__6_n_0                       |                5 |             16 |
| ~clk                                      | accQuant_cnn/dense_0/CEC                                                                        | accQuant_cnn/dense_0/rstl_sum[15]_i_1_n_0                          |                4 |             16 |
| ~clk                                      | accQuant_cnn/dense_5/CEC                                                                        | accQuant_cnn/dense_5/rstl_sum[15]_i_1__4_n_0                       |                6 |             16 |
| ~clk                                      | accQuant_cnn/dense_3/CEC                                                                        | accQuant_cnn/dense_3/rstl_sum[15]_i_1__2_n_0                       |                5 |             16 |
| ~clk                                      | accQuant_cnn/dense_2/CEC                                                                        | accQuant_cnn/dense_2/rstl_sum[15]_i_1__1_n_0                       |                5 |             16 |
| ~clk                                      | accQuant_cnn/dense_8/CEC                                                                        | accQuant_cnn/dense_8/rstl_sum[15]_i_1__7_n_0                       |                4 |             16 |
| ~clk                                      | accQuant_cnn/dense_4/CEC                                                                        | accQuant_cnn/dense_4/rstl_sum[15]_i_1__3_n_0                       |                5 |             16 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_rData_address_reg[5][0] | int_rst                                                            |                3 |             16 |
|  clk125_IBUF_BUFG                         |                                                                                                 | VexRiscv/IBusCachedPlugin_cache/SR[0]                              |                8 |             16 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/csr_bankarray_csrbank0_RADD_IMAGE0_re                           | int_rst                                                            |                3 |             16 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_1                                     |                                                                    |                2 |             16 |
|  clk_div_dens                             | accQuant_cnn/save_max_1/rdata[6]_i_1_n_0                                                        |                                                                    |                7 |             16 |
|  clk125_IBUF_BUFG                         | uart_rx_fifo_wrport_we                                                                          |                                                                    |                2 |             16 |
| ~clk                                      | accQuant_cnn/dense_1/CEC                                                                        | accQuant_cnn/dense_1/rstl_sum[15]_i_1__0_n_0                       |                6 |             16 |
| ~clk                                      | accQuant_cnn/conv1/rstl_sum[16]_i_1__1_n_0                                                      |                                                                    |                5 |             17 |
| ~clk                                      | accQuant_cnn/conv2/rstl_sum[16]_i_1__0_n_0                                                      |                                                                    |                5 |             17 |
| ~clk                                      | accQuant_cnn/conv3/rstl_sum[16]_i_1_n_0                                                         |                                                                    |                5 |             17 |
| ~clk                                      | accQuant_cnn/dense_8/quant/result2[16]_i_1__7_n_0                                               |                                                                    |                6 |             17 |
| ~clk                                      | accQuant_cnn/dense_3/quant/result2[16]_i_1__2_n_0                                               |                                                                    |                5 |             17 |
| ~clk                                      | accQuant_cnn/conv1/quant/result2[16]_i_1__11_n_0                                                |                                                                    |                4 |             17 |
| ~clk                                      | accQuant_cnn/dense_0/quant/result2[16]_i_1_n_0                                                  |                                                                    |                5 |             17 |
| ~clk                                      | accQuant_cnn/dense_7/quant/result2[16]_i_1__6_n_0                                               |                                                                    |                5 |             17 |
| ~clk                                      | accQuant_cnn/dense_1/quant/result2[16]_i_1__0_n_0                                               |                                                                    |                4 |             17 |
| ~clk                                      | accQuant_cnn/dense_5/quant/result2[16]_i_1__4_n_0                                               |                                                                    |                4 |             17 |
| ~clk                                      | accQuant_cnn/dense_2/quant/result2[16]_i_1__1_n_0                                               |                                                                    |                5 |             17 |
| ~clk                                      | accQuant_cnn/conv2/quant/result2[16]_i_1__10_n_0                                                |                                                                    |                4 |             17 |
| ~clk                                      | accQuant_cnn/dense_4/quant/result2[16]_i_1__3_n_0                                               |                                                                    |                6 |             17 |
| ~clk                                      | accQuant_cnn/dense_6/quant/result2[16]_i_1__5_n_0                                               |                                                                    |                4 |             17 |
| ~clk                                      | accQuant_cnn/dense_9/quant/result2[16]_i_1__8_n_0                                               |                                                                    |                4 |             17 |
| ~clk                                      | accQuant_cnn/conv3/quant/result2[16]_i_1__9_n_0                                                 |                                                                    |                4 |             17 |
|  clk_div_max                              |                                                                                                 | RST_storage                                                        |                9 |             19 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                             |                                                                    |                8 |             20 |
|  clk125_IBUF_BUFG                         |                                                                                                 | tx_phase[31]_i_1_n_0                                               |                7 |             20 |
|  clk125_IBUF_BUFG                         | sel                                                                                             | VexRiscv/IBusCachedPlugin_cache/int_rst_reg                        |                5 |             20 |
| ~clk                                      | accQuant_cnn/whatIsMajor/aux_max7[7]_i_1_n_0                                                    |                                                                    |                4 |             21 |
|  clk125_IBUF_BUFG                         |                                                                                                 | VexRiscv/dataCache_1_/reset0                                       |               14 |             23 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[30]_i_1_n_0                                 |                                                                    |                9 |             25 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_wr_i_1_n_0                                       | VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_address[31]_i_1_n_0 |                6 |             27 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                                  |                                                                    |                9 |             27 |
|  clk                                      | EN_storage                                                                                      | accQuant_cnn/clk_second/counter[0]_i_1__1_n_0                      |                7 |             28 |
|  clk                                      | EN_storage                                                                                      | accQuant_cnn/clk_fourth/counter[0]_i_1_n_0                         |                7 |             28 |
|  clk                                      | EN_storage                                                                                      | accQuant_cnn/clk_third/counter[0]_i_1__0_n_0                       |                7 |             28 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/execute_CsrPlugin_csr_773_reg[0]                                          |                                                                    |                9 |             30 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_1[0]                                             |                                                                    |                9 |             30 |
|  clk125_IBUF_BUFG                         |                                                                                                 | rx_phase[30]_i_1_n_0                                               |                9 |             31 |
|  clk125_IBUF_BUFG                         | VexRiscv/memory_DivPlugin_rs1[31]                                                               | VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear       |                6 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/memory_DivPlugin_div_result[31]_i_1_n_0                                                |                                                                    |                8 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]_2[0]                                 | int_rst                                                            |                9 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]_0[0]                                 | int_rst                                                            |                6 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/E[0]                                                            | int_rst                                                            |                7 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/execute_CsrPlugin_csr_833_reg[0]                                          |                                                                    |               23 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/E[0]                                                                      | VexRiscv/dataCache_1_/reset0                                       |               14 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/memory_arbitration_isValid_reg_1[0]                                       |                                                                    |                8 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/CsrPlugin_hadException                                                                 |                                                                    |               12 |             32 |
|  clk125_IBUF_BUFG                         | timer_update_value_re                                                                           | int_rst                                                            |                6 |             32 |
|  clk125_IBUF_BUFG                         | soccontroller_bus_errors                                                                        | int_rst                                                            |                8 |             32 |
|  clk125_IBUF_BUFG                         |                                                                                                 | VexRiscv/IBusCachedPlugin_cache/count_reg_0_sn_1                   |               11 |             32 |
|  clk125_IBUF_BUFG                         |                                                                                                 | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]_3[0]    |               12 |             32 |
|  clk125_IBUF_BUFG                         |                                                                                                 | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]_1[0]    |                9 |             32 |
|  clk_div_dens                             |                                                                                                 | accQuant_cnn/pos_mem_max/count[9]_i_1__0_n_0                       |               14 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg_0[0]                                  |                                                                    |               21 |             35 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_wr_i_1_n_0                                       |                                                                    |               16 |             41 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                                | VexRiscv/dataCache_1_/reset0                                       |               21 |             42 |
|  clk                                      |                                                                                                 |                                                                    |               24 |             43 |
| ~clk                                      | accQuant_cnn/whatIsMajor/aux_max4[7]_i_1_n_0                                                    |                                                                    |               16 |             46 |
|  clk_div_max                              |                                                                                                 | accQuant_cnn/positionConv/counter_i/count_3                        |               26 |             56 |
| ~clk                                      | accQuant_cnn/maxpooling_3/__1/i__n_0                                                            |                                                                    |               23 |             64 |
| ~clk                                      | accQuant_cnn/maxpooling_2/__1/i__n_0                                                            |                                                                    |               23 |             64 |
| ~clk                                      | accQuant_cnn/maxpooling_1/__1/i__n_0                                                            |                                                                    |               25 |             64 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/p_83_in                                                         |                                                                    |               16 |             64 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/csr_bankarray_csrbank0_WADD_IMAGE0_re                           | int_rst                                                            |               19 |             64 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready                                                  |                                                                    |               26 |             68 |
|  clk125_IBUF_BUFG                         |                                                                                                 |                                                                    |               41 |             78 |
|  clk125_IBUF_BUFG                         |                                                                                                 | int_rst                                                            |               29 |             85 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                                |                                                                    |               41 |            101 |
| ~clk                                      | accQuant_cnn/conv3/rstl_mult[1][16]_i_1_n_0                                                     |                                                                    |               39 |            144 |
| ~clk                                      | accQuant_cnn/conv2/rstl_mult[1][16]_i_1__0_n_0                                                  |                                                                    |               40 |            144 |
| ~clk                                      | accQuant_cnn/conv1/rstl_mult[1][16]_i_1__1_n_0                                                  |                                                                    |               43 |            144 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/execute_CsrPlugin_writeEnable0                                            |                                                                    |               69 |            162 |
| ~clk                                      |                                                                                                 |                                                                    |               79 |            194 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear                                    |                                                                    |               86 |            218 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_768_831_0_2_i_1_n_0                                          |                                                                    |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_384_447_0_2_i_1_n_0                                          |                                                                    |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_64_127_0_2_i_1_n_0                                           |                                                                    |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_192_255_0_2_i_1_n_0                                          |                                                                    |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_0_63_0_2_i_1_n_0                                             |                                                                    |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_640_703_0_2_i_1_n_0                                          |                                                                    |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_128_191_0_2_i_1_n_0                                          |                                                                    |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_320_383_0_2_i_1_n_0                                          |                                                                    |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_256_319_0_2_i_1_n_0                                          |                                                                    |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_704_767_0_2_i_1_n_0                                          |                                                                    |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_576_639_0_2_i_1_n_0                                          |                                                                    |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_512_575_0_2_i_1_n_0                                          |                                                                    |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_448_511_0_2_i_1_n_0                                          |                                                                    |               60 |            220 |
+-------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


