<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="adder_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adder_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adderFloat_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Integer_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Integer_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Floating_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Fixed_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Fixed_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_xbar_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_gpio_7_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_axi_gpio_7_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_proc_sys_reset_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_auto_pc_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_gpio_6_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_axi_gpio_6_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_gpio_1_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_axi_gpio_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_gpio_7_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_gpio_1_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_axi_gpio_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_gpio_7_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_gpio_0_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_axi_gpio_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_gpio_7_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_gpio_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_gpio_6_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_gpio_8_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_axi_gpio_8_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_gpio_7_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_gpio_9_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_axi_gpio_9_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_gpio_7_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_gpio_10_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_axi_gpio_10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_gpio_7_0_synth_1"/>
	</Run>
	<Run Id="design_2_processing_system7_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_gpio_4_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_axi_gpio_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_gpio_7_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_gpio_5_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_axi_gpio_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_gpio_7_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_gpio_3_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/design_2_axi_gpio_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_gpio_7_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="adder_synth_1"/>
		<Parent Id="adderFloat_synth_1"/>
		<Parent Id="Integer_synth_1"/>
		<Parent Id="Floating_synth_1"/>
		<Parent Id="Fixed_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_2_xbar_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_7_0_synth_1"/>
		<Parent Id="design_2_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_2_auto_pc_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_6_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_1_1_synth_1"/>
		<Parent Id="design_2_axi_gpio_1_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_0_1_synth_1"/>
		<Parent Id="design_2_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_8_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_9_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_10_0_synth_1"/>
		<Parent Id="design_2_processing_system7_0_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_4_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_5_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_3_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

