// Seed: 767274871
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0();
  supply1 id_5;
  assign id_3 = id_5;
  wire id_6, id_7;
  assign id_5 = 1'b0 << 1;
  tri  id_8 = id_5;
  wire id_9;
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    input tri id_2
);
  logic [7:0] id_4;
  id_5 :
  assert property (@(posedge id_5) id_1)
  else $display((id_1(id_4[1])) - id_5, id_1 << 1'h0);
  wire id_6;
  module_0();
endmodule
