#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Sep 16 14:10:40 2023
# Process ID: 3059604
# Current directory: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/vivado.log
# Journal file: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/vivado.jou
# Running On: eglyanlun, OS: Linux, CPU Frequency: 2673.671 MHz, CPU Physical cores: 32, Host memory: 540960 MB
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 43017
[14:10:46] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
INFO: [OCL_UTIL] internal step: create_project -part xcu55c-fsvh2892-2L-e -force prj prj
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1720.398 ; gain = 90.961 ; free physical = 246739 ; free virtual = 398893
INFO: [OCL_UTIL] set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: [OCL_UTIL] set_property PR_FLOW 1 [current_project]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/hw_bb_locked.dcp
INFO: [OCL_UTIL] internal step: create_partition_def -name my_pd -module ulp
INFO: [OCL_UTIL] internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
INFO: [OCL_UTIL] set_property use_blackbox_stub false [get_filesets my_rm -of_objects [get_reconfig_modules my_rm]]
INFO: [OCL_UTIL] set_property USE_BLACKBOX_STUB 0 [get_partition_defs my_pd]
INFO: [OCL_UTIL] internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset my_rm.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [OCL_UTIL] set_property AUTO_IMPORT 0 [get_pr_configuration config_1]
INFO: [OCL_UTIL] set_property USE_BLACKBOX 0 [get_pr_configuration config_1]
[14:11:00] Run vpl: Step create_project: Completed
[14:11:00] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:au55c:part0:1.0 [current_project]
WARNING: [Board 49-151] The current board 'xilinx.com::au55c:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [OCL_UTIL] set_property ip_repo_paths /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 .local/hw_platform/iprepo .local/hw_platform/ipcache /tools/Xilinx/Vitis/2022.2/data/ip [current_project]
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /home/user/yanlun/RAE/bidirectional_unroll/.ipcache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd with BDC
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ulp.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ulp_axi_vip_data_3
ulp_s00_regslice_8
ulp_axi_vip_ctrl_userpf_2
ulp_axi_vip_data_2
ulp_regslice_data_1
ulp_interconnect_axilite_user_2
ulp_axi_vip_ctrl_userpf_1
ulp_auto_cc_2
ulp_regslice_control_userpf_1
ulp_axi_gpio_null_1
ulp_axi_vip_data_0
ulp_axi_regslice_slr1_0
ulp_memory_subsystem_0
ulp_axi_regslice_slr0_0
ulp_regslice_control_userpf_2
ulp_axi_gpio_null_2
ulp_axi_ic_ctrl_mgmt_slr1_0
ulp_regslice_data_0
ulp_s00_regslice_7
ulp_xbar_0
ulp_axi_regslice_slr2_0
ulp_interconnect_axilite_user_1
ulp_hmss_0_0
ulp_axi_data_sc_0
ulp_axi_vip_ctrl_userpf_0
ulp_s00_regslice_6
ulp_auto_cc_0
ulp_regslice_data_2
ulp_interconnect_axilite_user_0
ulp_auto_cc_1
ulp_axi_gpio_null_0
ulp_regslice_control_userpf_0
ulp_axi_vip_data_1

WARNING: [IP_Flow 19-2162] IP 'ulp_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'ulp_xbar_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_ic_ctrl_mgmt_slr1_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_axi_ic_ctrl_mgmt_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_memory_subsystem_0' is locked:
* IP definition 'SDx Memory Subsystem (1.0)' for IP 'ulp_memory_subsystem_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_hmss_0_0' is locked:
* IP definition 'HBM Memory Subsystem (HMSS) (2.0)' for IP 'ulp_hmss_0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_data_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_data_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_data_sc_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'ulp_axi_data_sc_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_regslice_slr0_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_axi_regslice_slr0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_regslice_slr1_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_axi_regslice_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_regslice_slr2_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_axi_regslice_slr2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_gpio_null_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_axi_gpio_null_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_ctrl_userpf_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_ctrl_userpf_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_6' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_6' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_auto_cc_0' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_auto_cc_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_interconnect_axilite_user_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_interconnect_axilite_user_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_control_userpf_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_control_userpf_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_data_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_data_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_data_1' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_data_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_gpio_null_1' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_axi_gpio_null_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_ctrl_userpf_1' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_ctrl_userpf_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_7' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_7' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_auto_cc_1' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_auto_cc_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_interconnect_axilite_user_1' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_interconnect_axilite_user_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_control_userpf_1' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_control_userpf_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_data_1' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_data_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_data_2' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_data_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_gpio_null_2' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_axi_gpio_null_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_ctrl_userpf_2' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_ctrl_userpf_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_8' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_8' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_auto_cc_2' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_auto_cc_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_interconnect_axilite_user_2' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_interconnect_axilite_user_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_control_userpf_2' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_control_userpf_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_data_2' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_data_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_data_3' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_data_3' (customized with software release 2022.1) has a different revision in the IP Catalog.
INFO: [OCL_UTIL] set_property synth_checkpoint_mode Hierarchical [get_files -all ulp.bd]
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
Reading block design file </home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>...
Adding component instance block -- xilinx.com:ip:ii_level0_wire:1.0 - ii_level0_wire
Adding component instance block -- xilinx.com:ip:shell_cmp_subsystem:3.0 - ulp_cmp
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update content has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update content has started running 
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3292.633 ; gain = 1311.844 ; free physical = 244271 ; free virtual = 397621
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3292.633 ; gain = 1314.812 ; free physical = 244271 ; free virtual = 397621
Slave segment '/user_debug_bridge/S_AXI/REG' is being assigned into address space '/s_axi_ctrl_user_debug' at <0x0140_0000 [ 64K ]>.
Address Space </s_axi_ctrl_user_debug> has no unaddressed segments
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0102_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3292.633 ; gain = 1332.625 ; free physical = 244270 ; free virtual = 397621
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_ic_ctrl_mgmt_slr1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:sdx_memory_subsystem:1.0 - memory_subsystem
Adding component instance block -- xilinx.com:ip:hbm_memory_subsystem:2.0 - hmss_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_data_sc
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - satellite_gpio_slice_1
Adding component instance block -- xilinx.com:ip:shell_ucs_subsystem:3.0 - ulp_ucs
WARNING: [BD 41-1753] The name 'gpio_gapping_demand_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'slice_gapping_demand_enable' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <S_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <S_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio2_io_i> is being overridden by the user with net <gpio_gapping_demand_conc_net>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio_io_o> is being overridden by the user with net <gpio_gapping_demand_gpio_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1753] The name 'slice_ucs_control_status_done' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'slice_ucs_control_status_force_shutdown' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio2_io_o> is being overridden by the user with net <gpio_ucs_control_status_net>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio_io_i> is being overridden by the user with net <gpio_ucs_status_concat_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3366.195 ; gain = 73.562 ; free physical = 245031 ; free virtual = 397256
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_hbm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_kernel_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_kernel_01' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'clock_throttling_aclk_kernel_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'clock_throttling_aclk_kernel_01' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <M03_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <M03_AXI>.
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_0000 [ 4K ]>.
Slave segment '/gapping_demand/gpio_gapping_demand/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_1000 [ 4K ]>.
Slave segment '/ucs_control_status/gpio_ucs_control_status/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_2000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0101_1000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_00/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_9000 [ 4K ]>.
Slave segment '/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_3000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_01/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_A000 [ 4K ]>.
Slave segment '/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_4000 [ 4K ]>.
Slave segment '/aclk_hbm_hierarchy/clkwiz_hbm/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_F000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_hbm/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0101_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3405.789 ; gain = 113.156 ; free physical = 244408 ; free virtual = 397193
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr1
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Successfully read diagram <ulp> from block design file </home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_ic_ctrl_mgmt_slr1_0 (AXI Interconnect 2.1) from revision 27 to revision 28
INFO: [IP_Flow 19-3422] Upgraded ulp_interconnect_axilite_user_0 (AXI Interconnect 2.1) from revision 27 to revision 28
INFO: [IP_Flow 19-3422] Upgraded ulp_interconnect_axilite_user_1 (AXI Interconnect 2.1) from revision 27 to revision 28
INFO: [IP_Flow 19-3422] Upgraded ulp_interconnect_axilite_user_2 (AXI Interconnect 2.1) from revision 27 to revision 28
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3422] Upgraded ulp_memory_subsystem_0 (SDx Memory Subsystem 1.0) from revision 13 to revision 14
INFO: [IP_Flow 19-3422] Upgraded ulp_hmss_0_0 (HBM Memory Subsystem (HMSS) 2.0) from revision 6 to revision 7
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_data_0 (AXI Verification IP 1.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_data_sc_0 (AXI SmartConnect 1.0) from revision 18 to revision 19
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_regslice_slr0_0 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_regslice_slr1_0 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_regslice_slr2_0 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_gpio_null_0 (AXI GPIO 2.0) from revision 28 to revision 29
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_ctrl_userpf_0 (AXI Verification IP 1.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_control_userpf_0 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_data_0 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_data_1 (AXI Verification IP 1.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_gpio_null_1 (AXI GPIO 2.0) from revision 28 to revision 29
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_ctrl_userpf_1 (AXI Verification IP 1.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_control_userpf_1 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_data_1 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_data_2 (AXI Verification IP 1.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_gpio_null_2 (AXI GPIO 2.0) from revision 28 to revision 29
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_ctrl_userpf_2 (AXI Verification IP 1.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_control_userpf_2 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_data_2 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_data_3 (AXI Verification IP 1.1) from revision 12 to revision 13
Wrote  : </home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 3441.414 ; gain = 1535.148 ; free physical = 243262 ; free virtual = 397101
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem0 on HMSS port 1.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem2 on HMSS port 2.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem3 on HMSS port 3.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem4 on HMSS port 4.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem5 on HMSS port 5.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem6 on HMSS port 6.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem7 on HMSS port 7.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem8 on HMSS port 8.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem9 on HMSS port 9.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem10 on HMSS port 10.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
[14:11:40] Run vpl: Step create_bd: Completed
[14:11:40] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Parsing Platform-specific information for debug and profiling...
--- DPA: -----------------------------------------------------------
--- DPA:    Host dict: SLR0 axi_data_sc/S00_AXI
--- DPA:    Host masters: /axi_vip_data/M_AXI
--- DPA:    Axilite dict: SLR2 {ip SLR2/interconnect_axilite_user mi M00_AXI fallback true} SLR0 {ip SLR0/interconnect_axilite_user mi M00_AXI fallback false} SLR1 {ip SLR1/interconnect_axilite_user mi M00_AXI fallback true}
--- DPA:    AXI-Lite master: SLR1/interconnect_axilite_user/M00_AXI
--- DPA:    AXI-Lite masters per SLR: SLR2 SLR2/interconnect_axilite_user/M00_AXI SLR0 SLR0/interconnect_axilite_user/M00_AXI SLR1 SLR1/interconnect_axilite_user/M00_AXI
--- DPA:    Trace dict: SLR0 {clk blp_s_aclk_pcie_00 rst ulp_ucs/aresetn_pcie_slr0}
--- DPA:    SLR assigment: SLR0
--- DPA:    AXI-MM master: interconnect_aximm_host/M01_AXI (dedicated: false)
--- DPA:    Trace clock: blp_s_aclk_pcie_00
--- DPA:    Trace reset: ulp_ucs/aresetn_pcie_slr0
CRITICAL WARNING: [DPA-102] AXI-Full master interconnect_aximm_host/M01_AXI not found. Profile insertion will continue but may not work.
--- DPA:    Monitor dict: SLR2 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr2/peripheral_aresetn fallback true} SLR0 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr0/peripheral_aresetn fallback false} SLR1 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr1/peripheral_aresetn fallback true}
--- DPA:    Monitor clock: ulp_ucs/aclk_kernel_00
--- DPA:    Monitor reset: proc_sys_reset_kernel_slr1/peripheral_aresetn
--- DPA: -----------------------------------------------------------
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/alveo_hls4ml_1/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0080_0000 [ 64K ]>.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
System Linker post-processing: Check SDx MSS Slave COnnections
System Linker post-processing: Nothing other than host connected to /memory_subsystem - some cleanup will happen to free logic resources
System Linker post-processing: Deleting IP memory_subsystem as unused
System Linker post-processing: Deleting IP SLR0/regslice_data as unused
System Linker post-processing: Deleting IP SLR1/regslice_data as unused
System Linker post-processing: Deleting IP SLR2/regslice_data as unused
System Linker post-processing: Deleting IP SLR0/axi_vip_data as unused
System Linker post-processing: Deleting IP SLR1/axi_vip_data as unused
System Linker post-processing: Deleting IP SLR2/axi_vip_data as unused
System Linker post-processing: Deleting IP axi_regslice_slr0 as unused
System Linker post-processing: Deleting IP axi_regslice_slr1 as unused
System Linker post-processing: Deleting IP axi_regslice_slr2 as unused
System Linker post-processing: Profiling port is not enabled on /axi_data_sc - /axi_data_sc will be removed
Slave segment '/hmss_0/S00_AXI/HBM_MEM00' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x0000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM01' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM02' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x4000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM03' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x6000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM04' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x8000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM05' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xA000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM06' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xC000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM07' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xE000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM08' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_0000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM09' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_2000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM10' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_4000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM11' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_6000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM12' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_8000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM13' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_A000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM14' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_C000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM15' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_E000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM16' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_0000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM17' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_2000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM18' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_4000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM19' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_6000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM20' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_8000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM21' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_A000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM22' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_C000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM23' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_E000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM24' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_0000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM25' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_2000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM26' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_4000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM27' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_6000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM28' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_8000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM29' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_A000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM30' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_C000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM31' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_E000_0000 [ 512M ]>.
WARNING: the output of _post_sys_link_gen_constrs.xdc doesn't exist - _post_sys_link_gen_constrs.xdc
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: writing address_map.xml
INFO: [OCL_UTIL] internal step: collect BD interface connectivity and write automation summary report
INFO: [OCL_UTIL] internal step: save_bd_design
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR0_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR1_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR2_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M03_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_regslice_slr0_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_2> will not be written out to the BD file.
Wrote  : </home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
[14:11:40] Run vpl: Step update_bd: Completed
[14:11:40] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files ulp.bd]
WARNING: [BD 41-2121] Port s_axi_aclk associated reset port s_axi_lite_resetn does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_hbm_hierarchy/clkwiz_hbm clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_hbm_hierarchy/clkwiz_hbm clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate

|----------------------------------------------------------------------------------------------------------------------------------------|
|                                              Kernel Connection Report (hbm_memory_subsystem)                                           |
|----------------------------------------------------------------------------------------------------------------------------------------|
|                                                    Host/Kernel Port |  hbm_memory_subsystem port  |  Hard HBM Port | PC Range[Min:Max] |
|----------------------------------------------------------------------------------------------------------------------------------------|
|                                                                HOST |                     S00_AXI |        SAXI_10 |        HBM[00:09] |
|                                         /alveo_hls4ml_1/m_axi_gmem0 |                     S01_AXI |        SAXI_00 |        HBM[00:00] |
|                                         /alveo_hls4ml_1/m_axi_gmem2 |                     S02_AXI |        SAXI_01 |        HBM[01:01] |
|                                         /alveo_hls4ml_1/m_axi_gmem3 |                     S03_AXI |        SAXI_02 |        HBM[02:02] |
|                                         /alveo_hls4ml_1/m_axi_gmem4 |                     S04_AXI |        SAXI_03 |        HBM[03:03] |
|                                         /alveo_hls4ml_1/m_axi_gmem5 |                     S05_AXI |        SAXI_04 |        HBM[04:04] |
|                                         /alveo_hls4ml_1/m_axi_gmem6 |                     S06_AXI |        SAXI_05 |        HBM[05:05] |
|                                         /alveo_hls4ml_1/m_axi_gmem7 |                     S07_AXI |        SAXI_06 |        HBM[06:06] |
|                                         /alveo_hls4ml_1/m_axi_gmem8 |                     S08_AXI |        SAXI_07 |        HBM[07:07] |
|                                         /alveo_hls4ml_1/m_axi_gmem9 |                     S09_AXI |        SAXI_08 |        HBM[08:08] |
|                                        /alveo_hls4ml_1/m_axi_gmem10 |                     S10_AXI |        SAXI_09 |        HBM[09:09] |
|----------------------------------------------------------------------------------------------------------------------------------------|
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3519.055 ; gain = 10.906 ; free physical = 242688 ; free virtual = 396850
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3520.055 ; gain = 11.906 ; free physical = 242675 ; free virtual = 396841
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3573.555 ; gain = 68.375 ; free physical = 244420 ; free virtual = 396797
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_0/interconnect1_0 is connected to an infrastructure IP (/path_0/slice1_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_0/slice1_0.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_1/interconnect2_1 is connected to an infrastructure IP (/path_1/slice2_1).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_1/slice2_1.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_2/interconnect3_2 is connected to an infrastructure IP (/path_2/slice3_2).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_2/slice3_2.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_3/interconnect4_3 is connected to an infrastructure IP (/path_3/slice4_3).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_3/slice4_3.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_4/interconnect5_4 is connected to an infrastructure IP (/path_4/slice5_4).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_4/slice5_4.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_5/interconnect6_5 is connected to an infrastructure IP (/path_5/slice6_5).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_5/slice6_5.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_6/interconnect7_6 is connected to an infrastructure IP (/path_6/slice7_6).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_6/slice7_6.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_7/interconnect8_7 is connected to an infrastructure IP (/path_7/slice8_7).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_7/slice8_7.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_8/interconnect9_8 is connected to an infrastructure IP (/path_8/slice9_8).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_8/slice9_8.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_9/interconnect10_9 is connected to an infrastructure IP (/path_9/slice10_9).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_9/slice10_9.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_10/interconnect0_10 is connected to an infrastructure IP (/path_10/slice0_10).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_10/slice0_10.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect0_10_0: SmartConnect bd_85ad_interconnect0_10_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect1_0_0: SmartConnect bd_85ad_interconnect1_0_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect2_1_0: SmartConnect bd_85ad_interconnect2_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect3_2_0: SmartConnect bd_85ad_interconnect3_2_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect4_3_0: SmartConnect bd_85ad_interconnect4_3_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect5_4_0: SmartConnect bd_85ad_interconnect5_4_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect6_5_0: SmartConnect bd_85ad_interconnect6_5_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect7_6_0: SmartConnect bd_85ad_interconnect7_6_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect8_7_0: SmartConnect bd_85ad_interconnect8_7_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect9_8_0: SmartConnect bd_85ad_interconnect9_8_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect10_9_0: SmartConnect bd_85ad_interconnect10_9_0 is in High-performance Mode.
WARNING: [BD 41-927] Following properties on pin /hbm_inst/HBM_REF_CLK_0 have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_00_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_01_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_02_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_03_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_04_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_05_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_06_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_07_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_08_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_09_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_10_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/APB_0_PCLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
CRITICAL WARNING: [BD 41-238] Port/Pin property SENSITIVITY does not match between /ii_level0_wire/ulp_s_irq_cu_00(LEVEL_HIGH) and /ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat/dout(NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:NULL)
WARNING: [BD 41-927] Following properties on pin /alveo_hls4ml_1/ap_clk have been updated from connected ip, but BD cell '/alveo_hls4ml_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000 
Please resolve any mismatches by directly setting properties on BD cell </alveo_hls4ml_1> to completely resolve these warnings.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR0_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR1_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR2_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M03_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_regslice_slr0_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_2> will not be written out to the BD file.
Wrote  : </home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S04_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem4_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S05_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem5_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S06_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem6_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S07_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem7_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S08_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem8_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S09_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem9_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S10_AXI_awlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem10_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S04_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem4_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S05_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem5_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S06_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem6_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S07_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem7_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S08_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem8_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S09_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem9_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S10_AXI_awlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem10_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/sim/ulp.v
Verilog Output written to : /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hdl/ulp_wrapper.v
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1753] The name 'ip_data_satellite_ctrl_data_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ip_data_memory_calib_complete_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'IPDEF.P4CL' from '3386113' to '3133358' has been ignored for IP 'ulp_ii_level0_wire_0/ii_level0_wire_pxi_ii_core_0'
INFO: [IP_Flow 19-3422] Upgraded ii_level0_wire_pxi_ii_core_0 (PXI Isolation Interface Core Logic 1.0) from revision 0 to revision 1
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/hw_handoff/ii_level0_wire_pxi_ii_core_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/synth/ii_level0_wire_pxi_ii_core_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_cmp_0_s_axi_ctrl_mgmt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_cmp_0_s_axi_ctrl_user_debug'...
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/hw_handoff/bd_097b_user_debug_bridge_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/synth/bd_097b_user_debug_bridge_0.hwdef
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/hw_handoff/bd_097b_user_debug_hub_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/synth/bd_097b_user_debug_hub_0.hwdef
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/hw_handoff/ulp_ulp_cmp_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/ulp_ulp_cmp_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ulp_cmp .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_00_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_01_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_02_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_03_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_04_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_05_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_06_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_07_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_08_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_09_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_10_8HI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '29' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/hw_handoff/bd_85ad_interconnect1_0_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/synth/bd_85ad_interconnect1_0_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '30' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/hw_handoff/bd_85ad_interconnect2_1_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/synth/bd_85ad_interconnect2_1_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '31' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/hw_handoff/bd_85ad_interconnect3_2_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/synth/bd_85ad_interconnect3_2_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '31' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/hw_handoff/bd_85ad_interconnect4_3_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/synth/bd_85ad_interconnect4_3_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '32' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/hw_handoff/bd_85ad_interconnect5_4_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/synth/bd_85ad_interconnect5_4_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '32' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/hw_handoff/bd_85ad_interconnect6_5_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/synth/bd_85ad_interconnect6_5_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '32' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/hw_handoff/bd_85ad_interconnect7_6_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/synth/bd_85ad_interconnect7_6_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '32' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/hw_handoff/bd_85ad_interconnect8_7_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/synth/bd_85ad_interconnect8_7_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/hw_handoff/bd_85ad_interconnect9_8_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/synth/bd_85ad_interconnect9_8_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/hw_handoff/bd_85ad_interconnect10_9_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/synth/bd_85ad_interconnect10_9_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '34' and physical port width '39' do not match.
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/hw_handoff/bd_85ad_interconnect0_10_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/synth/bd_85ad_interconnect0_10_0.hwdef
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/hw_handoff/ulp_hmss_0_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/synth/ulp_hmss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block hmss_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block satellite_gpio_slice_1 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_ucs_0_s_axi_ctrl_mgmt'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/hw_handoff/ulp_ulp_ucs_0.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/ulp_ulp_ucs_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ulp_ucs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ctrl_mgmt_slr1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alveo_hls4ml_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/s00_couplers/auto_cc .
Exporting to file /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hw_handoff/ulp.hwh
Generated Hardware Definition File /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR0
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR1
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR1
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR2
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR2
generate_target: Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 4056.805 ; gain = 590.641 ; free physical = 240932 ; free virtual = 395115
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_axi_ic_ctrl_mgmt_slr1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_1'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_2'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_irq_const_tieoff_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_satellite_gpio_slice_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ii_level0_wire_pxi_ii_core_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_097b_axi_ic_ctrl_mgmt_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_axi_ic_ctrl_mgmt_freq_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_axi_ic_ctrl_mgmt_top_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd15_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd31_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gpio_gapping_demand_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gpio_ucs_status_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_ack_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_enable_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_rate_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_ucs_control_status_done_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_ucs_control_status_force_shutdown_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_1'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_2'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_3'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_4'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_85ad_init_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_ctrl_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_freerun_ref_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_pcie_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aresetn_ctrl_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aresetn_pcie_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_hbm_temp_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_hbm_temp_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_memory_calib_complete_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_satellite_ctrl_data_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_irq_cu_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_irq_hbm_cattrip_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_mgmt_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_mgmt_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_02_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_03_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_data_c2h_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_data_h2c_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_mgmt_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_mgmt_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_02_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_03_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_data_c2h_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_data_h2c_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dbf_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_6fa6_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ac9_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ac9_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
INFO: [Common 17-14] Message 'Coretcl 2-1822' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_alveo_hls4ml_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_gpio_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_gpio_null_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_gpio_null_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_vip_ctrl_userpf_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_vip_ctrl_userpf_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_vip_ctrl_userpf_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_vip_data_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_hmss_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ii_level0_wire_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m00_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m01_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_ctrl_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_ctrl_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_ctrl_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_freerun_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_freerun_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_freerun_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel2_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel2_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel2_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_regslice_control_userpf_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_regslice_control_userpf_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_regslice_control_userpf_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_15
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_16
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_17
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ulp_cmp_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ulp_ucs_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_xbar_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_097b_build_info_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_097b_user_debug_bridge_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_097b_user_debug_hub_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_aclk_kernel_00_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_aclk_kernel_00_cont_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_aclk_kernel_01_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_aclk_kernel_01_cont_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_build_info_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clk_hbm_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clkwiz_aclk_kernel_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clkwiz_aclk_kernel_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clkwiz_hbm_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clock_shutdown_latch_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clock_throttling_aclk_kernel_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clock_throttling_aclk_kernel_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clock_throttling_avg_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr2_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr2_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr2_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr2_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_hbm_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr2_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr2_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr2_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr2_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr2_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr2_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr2_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr2_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr1_4_0
INFO: [Common 17-14] Message 'IP_Flow 19-6921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_alveo_hls4ml_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_hmss_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_vip_ctrl_userpf_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_ctrl_slr2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel_slr1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ulp_ucs_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr0_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr1_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_hbm_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr1_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr0_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr2_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_frequency_counter_aclk_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_psreset_aclk_freerun_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_hbm_inst_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect7_6_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_m00_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel2_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_15
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_097b_build_info_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clkwiz_aclk_kernel_01_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr2_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr0_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr2_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr2_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr1_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_frequency_counter_aclk_hbm_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_psreset_kernel_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_hbm_reset_sync_SLR2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect1_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice0_10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice1_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice3_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice5_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice7_6_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_vip_S00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_vip_S03_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_vip_S05_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_vip_S09_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7cf0_axi_jtag_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_vip_data_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_freerun_slr2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_17
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_aclk_kernel_00_cont_adapt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_aclk_kernel_01_cont_adapt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clk_hbm_adapt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clock_shutdown_latch_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clock_throttling_avg_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr2_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr2_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr1_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr0_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr2_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_gpio_gapping_demand_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_axi_apb_bridge_inst_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect10_9_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect9_8_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ii_level0_wire_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_regslice_control_userpf_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_097b_user_debug_hub_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clkwiz_aclk_kernel_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr1_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr0_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr1_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr0_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr2_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr1_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_frequency_counter_aclk_kernel_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect6_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_gpio_null_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_freerun_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel_slr2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr2_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_gapping_demand_update_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect5_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_58f6_xsdbm_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_gpio_null_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_freerun_slr1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_regslice_control_userpf_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_aclk_kernel_00_adapt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_aclk_kernel_01_adapt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_build_info_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clock_throttling_aclk_kernel_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr0_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr1_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr2_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr1_2_0
INFO: [Common 17-14] Message 'IP_Flow 19-6924' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: move_files [get_files /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
INFO: [OCL_UTIL] set_property processing_order late /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
WARNING: [filemgmt 56-12] File '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc' cannot be added to the project because it already exists in the project, skipping this file
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] internal step: read_xdc /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/dont_partition.xdc
[14:12:48] Run vpl: Step generate_target: Completed
[14:12:48] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:01:09 . Memory (MB): peak = 5519.383 ; gain = 1384.605 ; free physical = 238978 ; free virtual = 392957
INFO: [OCL_UTIL] set_property GEN_FULL_BITSTREAM 0 [get_runs impl_1]
INFO: [OCL_UTIL] set_property PR_CONFIGURATION config_1 [get_runs impl_1]
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[14:15:22] Run vpl: Step config_hw_runs: Completed
[14:15:22] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] parameter general.maxThreads has value 8, set it to 1 for synthesis runs to reduce cpu and memory usage
INFO: [OCL_UTIL] internal step: launch_runs my_rm_synth_1 -jobs 8  
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_alveo_hls4ml_1_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_gpio_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_gpio_null_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_gpio_null_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_vip_ctrl_userpf_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_vip_ctrl_userpf_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_vip_ctrl_userpf_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_vip_data_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_hmss_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ii_level0_wire_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m00_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m01_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_ctrl_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_ctrl_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_ctrl_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_freerun_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_freerun_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_freerun_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel2_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel2_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel2_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_regslice_control_userpf_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_regslice_control_userpf_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_regslice_control_userpf_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_15
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_16
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_17
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ulp_cmp_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ulp_ucs_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_xbar_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_097b_build_info_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_097b_user_debug_bridge_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_097b_user_debug_hub_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_aclk_kernel_00_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_aclk_kernel_00_cont_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_aclk_kernel_01_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_aclk_kernel_01_cont_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_build_info_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clk_hbm_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clkwiz_aclk_kernel_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clkwiz_aclk_kernel_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clkwiz_hbm_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clock_shutdown_latch_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clock_throttling_aclk_kernel_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clock_throttling_aclk_kernel_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clock_throttling_avg_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr2_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr2_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr2_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr2_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_hbm_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr2_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr2_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr2_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr2_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr2_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr2_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr2_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr2_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr2_1_0
INFO: [Common 17-14] Message 'IP_Flow 19-6921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_hmss_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_ctrl_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel2_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_15
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_097b_user_debug_hub_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clkwiz_hbm_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr2_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr0_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr2_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr1_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_frequency_counter_aclk_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_psreset_aclk_freerun_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_hbm_inst_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect7_6_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_vip_data_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_freerun_slr2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel2_slr1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_aclk_kernel_00_adapt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_aclk_kernel_01_cont_adapt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clk_hbm_adapt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clkwiz_aclk_kernel_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr1_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr0_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr1_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr0_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr2_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr1_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr2_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_gpio_gapping_demand_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_init_reduce_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect10_9_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect9_8_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_m01_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_regslice_control_userpf_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_psreset_hbm_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_axi_apb_bridge_inst_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect3_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice0_10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice1_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice2_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice5_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice8_7_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_vip_S02_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_vip_S07_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_58f6_lut_buffer_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_gpio_null_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_ctrl_slr2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel_slr2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ulp_ucs_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr0_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr1_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_hbm_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr1_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr0_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr2_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr0_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr2_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_gapping_demand_toggle_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect4_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_vip_S06_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_58f6_xsdbm_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_gpio_null_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_freerun_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel_slr1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ulp_cmp_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr0_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr1_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr2_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr1_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr2_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr1_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr0_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr2_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_frequency_counter_aclk_kernel_01_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect6_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7cf0_bsip_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_gpio_null_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_freerun_slr1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel2_slr2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_17
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_aclk_kernel_00_cont_adapt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clock_throttling_aclk_kernel_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clock_throttling_avg_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr2_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr1_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr2_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr2_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr1_2_0
INFO: [Common 17-14] Message 'IP_Flow 19-6924' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
[Sat Sep 16 14:16:44 2023] Launched ulp_axi_vip_data_0_synth_1, ulp_hmss_0_0_synth_1, bd_85ad_slice1_0_0_synth_1, bd_85ad_interconnect2_1_0_synth_1, bd_85ad_vip_S06_0_synth_1, bd_85ad_vip_S05_0_synth_1, bd_85ad_vip_S04_0_synth_1, bd_85ad_vip_S03_0_synth_1, bd_85ad_vip_S02_0_synth_1, bd_85ad_vip_S01_0_synth_1, bd_85ad_hbm_reset_sync_SLR2_0_synth_1, bd_85ad_hbm_inst_0_synth_1, bd_85ad_hbm_reset_sync_SLR0_0_synth_1, bd_85ad_slice2_1_0_synth_1, bd_85ad_interconnect3_2_0_synth_1, bd_85ad_slice6_5_0_synth_1, bd_85ad_interconnect7_6_0_synth_1, bd_85ad_slice3_2_0_synth_1, bd_85ad_interconnect4_3_0_synth_1, bd_85ad_slice4_3_0_synth_1, bd_85ad_slice7_6_0_synth_1, bd_85ad_interconnect8_7_0_synth_1, bd_85ad_vip_S07_0_synth_1, bd_85ad_vip_S08_0_synth_1, bd_85ad_vip_S09_0_synth_1, bd_85ad_vip_S10_0_synth_1, bd_85ad_vip_S00_0_synth_1, bd_85ad_axi_apb_bridge_inst_0_synth_1, bd_85ad_interconnect1_0_0_synth_1, bd_85ad_slice9_8_0_synth_1, bd_85ad_interconnect10_9_0_synth_1, bd_85ad_slice10_9_0_synth_1, bd_85ad_interconnect0_10_0_synth_1, bd_85ad_slice0_10_0_synth_1, bd_85ad_init_reduce_0_synth_1, bd_85ad_slice8_7_0_synth_1, bd_85ad_interconnect9_8_0_synth_1, bd_85ad_interconnect5_4_0_synth_1, bd_85ad_slice5_4_0_synth_1, bd_85ad_interconnect6_5_0_synth_1, ulp_ulp_cmp_0_synth_1, bd_097b_build_info_0_synth_1, bd_097b_user_debug_bridge_0_synth_1, bd_7cf0_axi_jtag_0_synth_1, bd_7cf0_bsip_0_synth_1, bd_7cf0_bs_switch_1_0_synth_1, bd_097b_user_debug_hub_0_synth_1, bd_58f6_xsdbm_0_synth_1, bd_58f6_lut_buffer_0_synth_1, ulp_ii_level0_wire_0_synth_1, ulp_regslice_control_userpf_2_synth_1, ulp_ulp_ucs_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1, bd_22c0_clock_throttling_avg_0_synth_1, bd_22c0_gpio_ucs_control_status_0_synth_1, bd_22c0_clock_shutdown_latch_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1, bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1, bd_22c0_clkwiz_aclk_kernel_01_0_synth_1, bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1, bd_22c0_psreset_kernel_01_0_synth_1, bd_22c0_gpio_gapping_demand_0_synth_1, bd_22c0_gapping_demand_update_0_synth_1, bd_22c0_gapping_demand_toggle_0_synth_1, bd_22c0_build_info_0_synth_1, bd_22c0_xbar_0_synth_1, bd_22c0_clkwiz_aclk_kernel_00_0_synth_1, bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1, bd_22c0_psreset_kernel_00_0_synth_1, bd_22c0_aclk_kernel_01_adapt_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1, bd_22c0_clk_hbm_adapt_0_synth_1, bd_22c0_clkwiz_hbm_0_synth_1, bd_22c0_fanout_aresetn_hbm_0_synth_1, bd_22c0_psreset_hbm_0_synth_1, bd_22c0_xbar_1_synth_1, bd_22c0_frequency_counter_aclk_0_synth_1, bd_22c0_frequency_counter_aclk_hbm_0_synth_1, bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1, bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1, bd_22c0_psreset_aclk_freerun_0_synth_1, bd_22c0_aclk_kernel_00_adapt_0_synth_1, bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1, bd_22c0_auto_cc_0_synth_1, ulp_proc_sys_reset_ctrl_slr0_0_synth_1, ulp_proc_sys_reset_ctrl_slr1_0_synth_1, ulp_proc_sys_reset_ctrl_slr2_0_synth_1, ulp_proc_sys_reset_kernel_slr0_0_synth_1, ulp_proc_sys_reset_kernel_slr1_0_synth_1, ulp_proc_sys_reset_kernel_slr2_0_synth_1, ulp_proc_sys_reset_kernel2_slr0_0_synth_1, ulp_proc_sys_reset_kernel2_slr1_0_synth_1, ulp_proc_sys_reset_kernel2_slr2_0_synth_1, ulp_proc_sys_reset_freerun_slr0_0_synth_1, ulp_proc_sys_reset_freerun_slr1_0_synth_1, ulp_proc_sys_reset_freerun_slr2_0_synth_1, ulp_axi_gpio_null_0_synth_1, ulp_axi_vip_ctrl_userpf_0_synth_1, ulp_regslice_control_userpf_0_synth_1, ulp_axi_gpio_null_1_synth_1, ulp_axi_vip_ctrl_userpf_1_synth_1, ulp_regslice_control_userpf_1_synth_1, ulp_axi_gpio_null_2_synth_1, ulp_axi_vip_ctrl_userpf_2_synth_1, ulp_m00_regslice_0_synth_1, ulp_auto_cc_0_synth_1, ulp_m01_regslice_0_synth_1, ulp_auto_cc_1_synth_1, ulp_s00_regslice_16_synth_1, ulp_auto_cc_2_synth_1, ulp_s00_regslice_17_synth_1, ulp_auto_cc_3_synth_1, ulp_alveo_hls4ml_1_0_synth_1, ulp_xbar_0_synth_1, ulp_xbar_1_synth_1, ulp_s00_regslice_15_synth_1...
Run output will be captured here:
ulp_axi_vip_data_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/runme.log
ulp_hmss_0_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/runme.log
bd_85ad_slice1_0_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/runme.log
bd_85ad_interconnect2_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect2_1_0_synth_1/runme.log
bd_85ad_vip_S06_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S06_0_synth_1/runme.log
bd_85ad_vip_S05_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S05_0_synth_1/runme.log
bd_85ad_vip_S04_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S04_0_synth_1/runme.log
bd_85ad_vip_S03_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S03_0_synth_1/runme.log
bd_85ad_vip_S02_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S02_0_synth_1/runme.log
bd_85ad_vip_S01_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/runme.log
bd_85ad_hbm_reset_sync_SLR2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/runme.log
bd_85ad_hbm_inst_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/runme.log
bd_85ad_hbm_reset_sync_SLR0_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/runme.log
bd_85ad_slice2_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice2_1_0_synth_1/runme.log
bd_85ad_interconnect3_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect3_2_0_synth_1/runme.log
bd_85ad_slice6_5_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice6_5_0_synth_1/runme.log
bd_85ad_interconnect7_6_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect7_6_0_synth_1/runme.log
bd_85ad_slice3_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice3_2_0_synth_1/runme.log
bd_85ad_interconnect4_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect4_3_0_synth_1/runme.log
bd_85ad_slice4_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice4_3_0_synth_1/runme.log
bd_85ad_slice7_6_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice7_6_0_synth_1/runme.log
bd_85ad_interconnect8_7_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect8_7_0_synth_1/runme.log
bd_85ad_vip_S07_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S07_0_synth_1/runme.log
bd_85ad_vip_S08_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S08_0_synth_1/runme.log
bd_85ad_vip_S09_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S09_0_synth_1/runme.log
bd_85ad_vip_S10_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S10_0_synth_1/runme.log
bd_85ad_vip_S00_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/runme.log
bd_85ad_axi_apb_bridge_inst_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/runme.log
bd_85ad_interconnect1_0_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/runme.log
bd_85ad_slice9_8_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice9_8_0_synth_1/runme.log
bd_85ad_interconnect10_9_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect10_9_0_synth_1/runme.log
bd_85ad_slice10_9_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice10_9_0_synth_1/runme.log
bd_85ad_interconnect0_10_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_10_0_synth_1/runme.log
bd_85ad_slice0_10_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_10_0_synth_1/runme.log
bd_85ad_init_reduce_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/runme.log
bd_85ad_slice8_7_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice8_7_0_synth_1/runme.log
bd_85ad_interconnect9_8_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect9_8_0_synth_1/runme.log
bd_85ad_interconnect5_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect5_4_0_synth_1/runme.log
bd_85ad_slice5_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice5_4_0_synth_1/runme.log
bd_85ad_interconnect6_5_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect6_5_0_synth_1/runme.log
ulp_ulp_cmp_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/runme.log
bd_097b_build_info_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/runme.log
bd_097b_user_debug_bridge_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/runme.log
bd_7cf0_axi_jtag_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/runme.log
bd_7cf0_bsip_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/runme.log
bd_7cf0_bs_switch_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/runme.log
bd_097b_user_debug_hub_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/runme.log
bd_58f6_xsdbm_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/runme.log
bd_58f6_lut_buffer_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/runme.log
ulp_ii_level0_wire_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/runme.log
ulp_regslice_control_userpf_2_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/runme.log
ulp_ulp_ucs_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/runme.log
bd_22c0_clock_throttling_avg_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/runme.log
bd_22c0_gpio_ucs_control_status_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/runme.log
bd_22c0_clock_shutdown_latch_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/runme.log
bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/runme.log
bd_22c0_clkwiz_aclk_kernel_01_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/runme.log
bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/runme.log
bd_22c0_psreset_kernel_01_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/runme.log
bd_22c0_gpio_gapping_demand_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/runme.log
bd_22c0_gapping_demand_update_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/runme.log
bd_22c0_gapping_demand_toggle_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/runme.log
bd_22c0_build_info_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/runme.log
bd_22c0_xbar_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/runme.log
bd_22c0_clkwiz_aclk_kernel_00_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/runme.log
bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/runme.log
bd_22c0_psreset_kernel_00_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/runme.log
bd_22c0_aclk_kernel_01_adapt_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/runme.log
bd_22c0_clk_hbm_adapt_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/runme.log
bd_22c0_clkwiz_hbm_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/runme.log
bd_22c0_fanout_aresetn_hbm_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/runme.log
bd_22c0_psreset_hbm_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/runme.log
bd_22c0_xbar_1_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/runme.log
bd_22c0_frequency_counter_aclk_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/runme.log
bd_22c0_frequency_counter_aclk_hbm_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/runme.log
bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/runme.log
bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/runme.log
bd_22c0_psreset_aclk_freerun_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/runme.log
bd_22c0_aclk_kernel_00_adapt_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/runme.log
bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/runme.log
bd_22c0_auto_cc_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/runme.log
ulp_proc_sys_reset_ctrl_slr0_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/runme.log
ulp_proc_sys_reset_ctrl_slr1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/runme.log
ulp_proc_sys_reset_ctrl_slr2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/runme.log
ulp_proc_sys_reset_kernel_slr0_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/runme.log
ulp_proc_sys_reset_kernel_slr1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/runme.log
ulp_proc_sys_reset_kernel_slr2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/runme.log
ulp_proc_sys_reset_kernel2_slr0_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/runme.log
ulp_proc_sys_reset_kernel2_slr1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/runme.log
ulp_proc_sys_reset_kernel2_slr2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/runme.log
ulp_proc_sys_reset_freerun_slr0_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/runme.log
ulp_proc_sys_reset_freerun_slr1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/runme.log
ulp_proc_sys_reset_freerun_slr2_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/runme.log
ulp_axi_gpio_null_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/runme.log
ulp_axi_vip_ctrl_userpf_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/runme.log
ulp_regslice_control_userpf_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/runme.log
ulp_axi_gpio_null_1_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/runme.log
ulp_axi_vip_ctrl_userpf_1_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/runme.log
ulp_regslice_control_userpf_1_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/runme.log
ulp_axi_gpio_null_2_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/runme.log
ulp_axi_vip_ctrl_userpf_2_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/runme.log
ulp_m00_regslice_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/runme.log
ulp_auto_cc_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/runme.log
ulp_m01_regslice_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/runme.log
ulp_auto_cc_1_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/runme.log
ulp_s00_regslice_16_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/runme.log
ulp_auto_cc_2_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/runme.log
ulp_s00_regslice_17_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/runme.log
ulp_auto_cc_3_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/runme.log
ulp_alveo_hls4ml_1_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_alveo_hls4ml_1_0_synth_1/runme.log
ulp_xbar_0_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/runme.log
ulp_xbar_1_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/runme.log
ulp_s00_regslice_15_synth_1: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/runme.log
[Sat Sep 16 14:16:44 2023] Launched my_rm_synth_1...
Run output will be captured here: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:01:22 . Memory (MB): peak = 5519.383 ; gain = 0.000 ; free physical = 220186 ; free virtual = 374896
[Sat Sep 16 14:16:44 2023] Waiting for my_rm_synth_1 to finish...

*** Running vivado
    with args -log ulp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp.tcl -notrace
INFO: Dispatch client connection id - 43017
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1716.469 ; gain = 87.961 ; free physical = 174372 ; free virtual = 280269
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [BD 41-2576] File '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp.dcp' referenced by design 'ulp' could not be found.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1917.070 ; gain = 151.883 ; free physical = 173965 ; free virtual = 280020
Command: synth_design -top ulp -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3091783
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3626.539 ; gain = 352.766 ; free physical = 172227 ; free virtual = 277969
Synthesis current peak Physical Memory [PSS] (MB): peak = 2925.904; parent = 2765.515; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4631.621; parent = 3638.449; children = 993.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2731]
INFO: [Synth 8-6157] synthesizing module 'SLR0_imp_NYMDU0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_gpio_null_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_gpio_null_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_0' has 22 connections declared, but only 20 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5722]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_G77R79' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1179]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_auto_cc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_m00_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_m00_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1404]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1404]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_0' has 40 connections declared, but only 38 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1404]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_G77R79' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1179]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1SCZP4G' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1445]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_auto_cc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_1' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_auto_cc_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_m01_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_m01_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1670]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1670]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_m01_regslice_0' has 40 connections declared, but only 38 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1670]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1SCZP4G' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1445]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_14WTDU7' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1989]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_15' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_s00_regslice_15_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_15' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_s00_regslice_15_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_14WTDU7' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1989]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_1' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5722]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_regslice_control_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_regslice_control_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR0_imp_NYMDU0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'SLR1_imp_1UA2LF1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:413]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_gpio_null_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_1' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_gpio_null_1_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:575]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:575]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_1' has 22 connections declared, but only 20 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:575]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_1' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6194]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1MXEOQC' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2199]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_2' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_auto_cc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_2' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_auto_cc_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2381]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2381]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_auto_cc_2' has 42 connections declared, but only 40 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2381]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_16' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_s00_regslice_16_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_16' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_s00_regslice_16_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1MXEOQC' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2199]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_1' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6194]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_regslice_control_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_1' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_regslice_control_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR1_imp_1UA2LF1' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:413]
INFO: [Synth 8-6157] synthesizing module 'SLR2_imp_1Y0I5MR' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:723]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_2' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_gpio_null_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_2' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_gpio_null_2_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_2' is unconnected for instance 'axi_gpio_null' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:885]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_2' is unconnected for instance 'axi_gpio_null' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:885]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_2' has 22 connections declared, but only 20 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:885]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_2' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_2' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_2' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6404]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8500C9' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2465]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_3' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_auto_cc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_3' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_auto_cc_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_auto_cc_3' is unconnected for instance 'auto_cc' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2647]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_auto_cc_3' is unconnected for instance 'auto_cc' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2647]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_auto_cc_3' has 42 connections declared, but only 40 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2647]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_17' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_s00_regslice_17_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_17' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_s00_regslice_17_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8500C9' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2465]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_2' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6404]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_2' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_regslice_control_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_2' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_regslice_control_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR2_imp_1Y0I5MR' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:723]
INFO: [Synth 8-6157] synthesizing module 'ulp_alveo_hls4ml_1_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_alveo_hls4ml_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_alveo_hls4ml_1_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_alveo_hls4ml_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWADDR' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLEN' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWSIZE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWBURST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLOCK' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWCACHE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWPROT' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWQOS' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WDATA' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WSTRB' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WLAST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_BREADY' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_ARREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWADDR' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWLEN' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWSIZE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWBURST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWLOCK' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWCACHE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWPROT' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWQOS' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_WID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_WDATA' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_WSTRB' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_WLAST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_WVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_BREADY' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWADDR' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWLEN' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWSIZE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWBURST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWLOCK' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWCACHE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWPROT' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWQOS' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_WID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_WDATA' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_WSTRB' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_WLAST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_WVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_BREADY' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_ARREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWADDR' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWLEN' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWSIZE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWBURST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWLOCK' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWCACHE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWPROT' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWQOS' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_WID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_WDATA' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_WSTRB' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_WLAST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_WVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_BREADY' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_ARREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWADDR' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWLEN' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWSIZE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWBURST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWLOCK' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWCACHE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWPROT' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWQOS' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_WID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_WDATA' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_WSTRB' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'alveo_hls4ml_1' of module 'ulp_alveo_hls4ml_1_0' has 420 connections declared, but only 244 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4000]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5256]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_CAGKWP' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_CAGKWP' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1033]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1V3WQQK' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1711]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1V3WQQK' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1711]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1100RTV' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1843]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1100RTV' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1843]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'ulp_xbar_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5683]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'ulp_xbar_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5687]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5256]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_data_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_vip_data_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_data_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_axi_vip_data_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_hmss_0_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_hmss_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_hmss_0_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_hmss_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_ii_level0_wire_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_ii_level0_wire_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ii_level0_wire' of module 'ulp_ii_level0_wire_0' has 354 connections declared, but only 340 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4602]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_irq_const_tieoff_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_irq_const_tieoff_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr0' of module 'ulp_proc_sys_reset_ctrl_slr0_0' has 10 connections declared, but only 6 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5087]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr1' of module 'ulp_proc_sys_reset_ctrl_slr1_0' has 10 connections declared, but only 6 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5094]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr2' of module 'ulp_proc_sys_reset_ctrl_slr2_0' has 10 connections declared, but only 6 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5101]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5108]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr0' of module 'ulp_proc_sys_reset_freerun_slr0_0' has 10 connections declared, but only 5 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5108]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5114]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr1' of module 'ulp_proc_sys_reset_freerun_slr1_0' has 10 connections declared, but only 5 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5114]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5120]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr2' of module 'ulp_proc_sys_reset_freerun_slr2_0' has 10 connections declared, but only 5 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5120]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr0' of module 'ulp_proc_sys_reset_kernel2_slr0_0' has 10 connections declared, but only 6 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5126]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr1' of module 'ulp_proc_sys_reset_kernel2_slr1_0' has 10 connections declared, but only 6 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5133]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr2' of module 'ulp_proc_sys_reset_kernel2_slr2_0' has 10 connections declared, but only 6 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5140]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr0' of module 'ulp_proc_sys_reset_kernel_slr0_0' has 10 connections declared, but only 7 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5147]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr1' of module 'ulp_proc_sys_reset_kernel_slr1_0' has 10 connections declared, but only 6 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5155]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr2' of module 'ulp_proc_sys_reset_kernel_slr2_0' has 10 connections declared, but only 6 given [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5162]
INFO: [Synth 8-6157] synthesizing module 'ulp_satellite_gpio_slice_1_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_satellite_gpio_slice_1_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_cmp_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_ulp_cmp_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_cmp_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_ulp_cmp_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_ucs_0' [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_ulp_ucs_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_ucs_0' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-3091775-eglyanlun/realtime/ulp_ulp_ucs_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp' (0#1) [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2731]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_n in module/entity ulp does not have driver. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3105]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_p in module/entity ulp does not have driver. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3106]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_n in module/entity ulp does not have driver. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3109]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_p in module/entity ulp does not have driver. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3110]
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3725.414 ; gain = 451.641 ; free physical = 172261 ; free virtual = 278034
Synthesis current peak Physical Memory [PSS] (MB): peak = 2925.904; parent = 2765.515; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4718.590; parent = 3725.418; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3743.227 ; gain = 469.453 ; free physical = 172263 ; free virtual = 278038
Synthesis current peak Physical Memory [PSS] (MB): peak = 2925.904; parent = 2765.515; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4736.402; parent = 3743.230; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3743.227 ; gain = 469.453 ; free physical = 172255 ; free virtual = 278031
Synthesis current peak Physical Memory [PSS] (MB): peak = 2925.904; parent = 2765.515; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4736.402; parent = 3743.230; children = 993.172
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3743.227 ; gain = 0.000 ; free physical = 172191 ; free virtual = 278026
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1/ulp_xbar_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1/ulp_xbar_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16/ulp_s00_regslice_16_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16/ulp_s00_regslice_16_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_0_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_0_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17/ulp_s00_regslice_16_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17/ulp_s00_regslice_16_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3/ulp_auto_cc_0_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3/ulp_auto_cc_0_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0/ulp_xbar_0_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0/ulp_xbar_0_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_alveo_hls4ml_1_0/ulp_alveo_hls4ml_1_0/ulp_alveo_hls4ml_1_0_in_context.xdc] for cell 'alveo_hls4ml_1'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_alveo_hls4ml_1_0/ulp_alveo_hls4ml_1_0/ulp_alveo_hls4ml_1_0_in_context.xdc] for cell 'alveo_hls4ml_1'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ctrl_00' already exists, overwriting the previous clock with the same name. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_freerun_ref_00' already exists, overwriting the previous clock with the same name. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_pcie_00' already exists, overwriting the previous clock with the same name. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'ulp_ucs/aclk_kernel_00'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:15]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3782.918 ; gain = 0.000 ; free physical = 172327 ; free virtual = 277972
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3782.918 ; gain = 0.000 ; free physical = 172326 ; free virtual = 277970
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3782.918 ; gain = 509.145 ; free physical = 172255 ; free virtual = 278099
Synthesis current peak Physical Memory [PSS] (MB): peak = 2986.012; parent = 2825.703; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4776.094; parent = 3782.922; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3782.918 ; gain = 509.145 ; free physical = 172255 ; free virtual = 278099
Synthesis current peak Physical Memory [PSS] (MB): peak = 2986.012; parent = 2825.703; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4776.094; parent = 3782.922; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for satellite_gpio_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_ucs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_ctrl_mgmt_slr1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_ctrl_mgmt_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hmss_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for alveo_hls4ml_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3782.918 ; gain = 509.145 ; free physical = 172447 ; free virtual = 278099
Synthesis current peak Physical Memory [PSS] (MB): peak = 2986.012; parent = 2825.703; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4776.094; parent = 3782.922; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3782.918 ; gain = 509.145 ; free physical = 172443 ; free virtual = 278097
Synthesis current peak Physical Memory [PSS] (MB): peak = 2986.012; parent = 2825.703; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4776.094; parent = 3782.922; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3782.918 ; gain = 509.145 ; free physical = 172331 ; free virtual = 278089
Synthesis current peak Physical Memory [PSS] (MB): peak = 2986.012; parent = 2825.703; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4776.094; parent = 3782.922; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ctrl_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_freerun_ref_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_pcie_00'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 4127.676 ; gain = 853.902 ; free physical = 171889 ; free virtual = 277510
Synthesis current peak Physical Memory [PSS] (MB): peak = 3418.867; parent = 3258.609; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5120.852; parent = 4127.680; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 4129.676 ; gain = 855.902 ; free physical = 171765 ; free virtual = 277482
Synthesis current peak Physical Memory [PSS] (MB): peak = 3420.413; parent = 3260.157; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5122.852; parent = 4129.680; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 4148.707 ; gain = 874.934 ; free physical = 171657 ; free virtual = 277474
Synthesis current peak Physical Memory [PSS] (MB): peak = 3424.479; parent = 3264.224; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5141.883; parent = 4148.711; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 4156.645 ; gain = 882.871 ; free physical = 171644 ; free virtual = 277394
Synthesis current peak Physical Memory [PSS] (MB): peak = 3424.551; parent = 3264.295; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5149.820; parent = 4156.648; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 4156.645 ; gain = 882.871 ; free physical = 171663 ; free virtual = 277414
Synthesis current peak Physical Memory [PSS] (MB): peak = 3424.551; parent = 3264.295; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5149.820; parent = 4156.648; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 4156.645 ; gain = 882.871 ; free physical = 171648 ; free virtual = 277401
Synthesis current peak Physical Memory [PSS] (MB): peak = 3425.129; parent = 3264.873; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5149.820; parent = 4156.648; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 4156.645 ; gain = 882.871 ; free physical = 171627 ; free virtual = 277382
Synthesis current peak Physical Memory [PSS] (MB): peak = 3425.129; parent = 3264.873; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5149.820; parent = 4156.648; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 4156.645 ; gain = 882.871 ; free physical = 171624 ; free virtual = 277380
Synthesis current peak Physical Memory [PSS] (MB): peak = 3425.129; parent = 3264.873; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5149.820; parent = 4156.648; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 4156.645 ; gain = 882.871 ; free physical = 171650 ; free virtual = 277432
Synthesis current peak Physical Memory [PSS] (MB): peak = 3425.184; parent = 3264.928; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5149.820; parent = 4156.648; children = 993.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |ulp_xbar_0                        |         1|
|2     |ulp_alveo_hls4ml_1_0              |         1|
|3     |ulp_axi_vip_data_0                |         1|
|4     |ulp_hmss_0_0                      |         1|
|5     |ulp_ii_level0_wire_0              |         1|
|6     |ulp_proc_sys_reset_ctrl_slr0_0    |         1|
|7     |ulp_proc_sys_reset_ctrl_slr1_0    |         1|
|8     |ulp_proc_sys_reset_ctrl_slr2_0    |         1|
|9     |ulp_proc_sys_reset_freerun_slr0_0 |         1|
|10    |ulp_proc_sys_reset_freerun_slr1_0 |         1|
|11    |ulp_proc_sys_reset_freerun_slr2_0 |         1|
|12    |ulp_proc_sys_reset_kernel2_slr0_0 |         1|
|13    |ulp_proc_sys_reset_kernel2_slr1_0 |         1|
|14    |ulp_proc_sys_reset_kernel2_slr2_0 |         1|
|15    |ulp_proc_sys_reset_kernel_slr0_0  |         1|
|16    |ulp_proc_sys_reset_kernel_slr1_0  |         1|
|17    |ulp_proc_sys_reset_kernel_slr2_0  |         1|
|18    |ulp_ulp_cmp_0                     |         1|
|19    |ulp_ulp_ucs_0                     |         1|
|20    |ulp_xbar_1                        |         1|
|21    |ulp_auto_cc_0                     |         1|
|22    |ulp_m00_regslice_0                |         1|
|23    |ulp_auto_cc_1                     |         1|
|24    |ulp_m01_regslice_0                |         1|
|25    |ulp_s00_regslice_15               |         1|
|26    |ulp_axi_gpio_null_0               |         1|
|27    |ulp_axi_vip_ctrl_userpf_0         |         1|
|28    |ulp_regslice_control_userpf_0     |         1|
|29    |ulp_auto_cc_2                     |         1|
|30    |ulp_s00_regslice_16               |         1|
|31    |ulp_axi_gpio_null_1               |         1|
|32    |ulp_axi_vip_ctrl_userpf_1         |         1|
|33    |ulp_regslice_control_userpf_1     |         1|
|34    |ulp_auto_cc_3                     |         1|
|35    |ulp_s00_regslice_17               |         1|
|36    |ulp_axi_gpio_null_2               |         1|
|37    |ulp_axi_vip_ctrl_userpf_2         |         1|
|38    |ulp_regslice_control_userpf_2     |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |ulp_alveo_hls4ml_1              |     1|
|2     |ulp_auto_cc                     |     4|
|6     |ulp_axi_gpio_null               |     3|
|9     |ulp_axi_vip_ctrl_userpf         |     3|
|12    |ulp_axi_vip_data                |     1|
|13    |ulp_hmss_0                      |     1|
|14    |ulp_ii_level0_wire              |     1|
|15    |ulp_m00_regslice                |     1|
|16    |ulp_m01_regslice                |     1|
|17    |ulp_proc_sys_reset_ctrl_slr0    |     1|
|18    |ulp_proc_sys_reset_ctrl_slr1    |     1|
|19    |ulp_proc_sys_reset_ctrl_slr2    |     1|
|20    |ulp_proc_sys_reset_freerun_slr0 |     1|
|21    |ulp_proc_sys_reset_freerun_slr1 |     1|
|22    |ulp_proc_sys_reset_freerun_slr2 |     1|
|23    |ulp_proc_sys_reset_kernel2_slr0 |     1|
|24    |ulp_proc_sys_reset_kernel2_slr1 |     1|
|25    |ulp_proc_sys_reset_kernel2_slr2 |     1|
|26    |ulp_proc_sys_reset_kernel_slr0  |     1|
|27    |ulp_proc_sys_reset_kernel_slr1  |     1|
|28    |ulp_proc_sys_reset_kernel_slr2  |     1|
|29    |ulp_regslice_control_userpf     |     3|
|32    |ulp_s00_regslice                |     3|
|35    |ulp_ulp_cmp                     |     1|
|36    |ulp_ulp_ucs                     |     1|
|37    |ulp_xbar                        |     2|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 4156.645 ; gain = 882.871 ; free physical = 171774 ; free virtual = 277437
Synthesis current peak Physical Memory [PSS] (MB): peak = 3425.184; parent = 3264.928; children = 160.390
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5149.820; parent = 4156.648; children = 993.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 4156.645 ; gain = 843.180 ; free physical = 171788 ; free virtual = 277452
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4156.652 ; gain = 882.871 ; free physical = 171787 ; free virtual = 277453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4156.652 ; gain = 0.000 ; free physical = 171906 ; free virtual = 277576
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4248.238 ; gain = 0.000 ; free physical = 171849 ; free virtual = 277436
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2ccf3935
INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 251 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:32 . Memory (MB): peak = 4254.176 ; gain = 2337.105 ; free physical = 172046 ; free virtual = 277637
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Sep 16 19:16:23 2023...
[Sat Sep 16 19:16:34 2023] my_rm_synth_1 finished
wait_on_runs: Time (s): cpu = 06:28:02 ; elapsed = 04:59:51 . Memory (MB): peak = 5519.383 ; gain = 0.000 ; free physical = 175112 ; free virtual = 280916
INFO: [OCL_UTIL] restore parameter general.maxThreads to 8
INFO: [OCL_UTIL] internal step: generating resource usage report '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run my_rm_synth_1
WARNING: [Vivado 12-1022] No filesets matching 'my_rm'
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_data_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_hmss_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_ulp_cmp_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_ii_level0_wire_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_regslice_control_userpf_2_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_ulp_ucs_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_ctrl_slr0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_ctrl_slr1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_ctrl_slr2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_kernel_slr0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_kernel_slr1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_kernel_slr2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_kernel2_slr0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_kernel2_slr1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_kernel2_slr2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_freerun_slr0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_freerun_slr1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_freerun_slr2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_gpio_null_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_ctrl_userpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_regslice_control_userpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_gpio_null_1_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_ctrl_userpf_1_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_regslice_control_userpf_1_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_gpio_null_2_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_ctrl_userpf_2_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice1_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect2_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clock_throttling_avg_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_gpio_ucs_control_status_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clock_shutdown_latch_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_m00_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_cc_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_m01_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_cc_1_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s00_regslice_16_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_cc_2_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s00_regslice_17_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_cc_3_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S06_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S05_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S04_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S03_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S02_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S01_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_hbm_reset_sync_SLR2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_hbm_inst_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_hbm_reset_sync_SLR0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clkwiz_aclk_kernel_01_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_psreset_kernel_01_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_097b_build_info_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_alveo_hls4ml_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice2_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect3_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_xbar_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_097b_user_debug_bridge_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_7cf0_axi_jtag_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_7cf0_bsip_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_7cf0_bs_switch_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_097b_user_debug_hub_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_gpio_gapping_demand_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_gapping_demand_update_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_gapping_demand_toggle_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_58f6_xsdbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_58f6_lut_buffer_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_build_info_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_xbar_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clkwiz_aclk_kernel_00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_psreset_kernel_00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_aclk_kernel_01_adapt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clk_hbm_adapt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clkwiz_hbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_hbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_psreset_hbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_xbar_1_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_frequency_counter_aclk_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_frequency_counter_aclk_hbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_psreset_aclk_freerun_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_aclk_kernel_00_adapt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_xbar_1_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice6_5_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect7_6_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice3_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect4_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice4_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice7_6_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect8_7_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s00_regslice_15_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_auto_cc_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S07_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S08_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S09_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S10_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_axi_apb_bridge_inst_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect1_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice9_8_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect10_9_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice10_9_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect0_10_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice0_10_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_init_reduce_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice8_7_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect9_8_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect5_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice5_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect6_5_0_synth_1
[19:16:37] Run vpl: Step synth: Completed
[19:16:37] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
[Sat Sep 16 19:17:39 2023] Launched impl_1...
Run output will be captured here: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 5519.383 ; gain = 0.000 ; free physical = 172666 ; free virtual = 278584
[Sat Sep 16 19:17:39 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43017
source /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1717.480 ; gain = 89.961 ; free physical = 174290 ; free virtual = 280075
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: link_design -part xcu55c-fsvh2892-2L-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_alveo_hls4ml_1_0/ulp_alveo_hls4ml_1_0.dcp' for cell 'level0_i/ulp/alveo_hls4ml_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.dcp' for cell 'level0_i/ulp/ulp_cmp'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.dcp' for cell 'level0_i/ulp/SLR2/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_36/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_vip_S02_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S02'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_vip_S03_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S03'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_vip_S04_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S04'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_vip_S05_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S05'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_vip_S06_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S06'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_vip_S07_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S07'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_vip_S08_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S08'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_vip_S09_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S09'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_32/bd_85ad_vip_S10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S10'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_38/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_interconnect2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_33/bd_85ad_interconnect0_10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_34/bd_85ad_slice0_10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_10/slice0_10'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_interconnect3_2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_slice3_2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_interconnect4_3_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_slice4_3_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15/bd_85ad_interconnect5_4_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_16/bd_85ad_slice5_4_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_18/bd_85ad_interconnect6_5_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_19/bd_85ad_slice6_5_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_5/slice6_5'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_21/bd_85ad_interconnect7_6_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_22/bd_85ad_slice7_6_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_6/slice7_6'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_24/bd_85ad_interconnect8_7_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_25/bd_85ad_slice8_7_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_27/bd_85ad_interconnect9_8_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_28/bd_85ad_slice9_8_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_30/bd_85ad_interconnect10_9_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_31/bd_85ad_slice10_9_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_9/slice10_9'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clk_hbm_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/fanout_aresetn_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_57/bd_22c0_aclk_kernel_00_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/aclk_kernel_00_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_58/bd_22c0_aclk_kernel_00_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/aclk_kernel_00_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_61/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_62/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_63/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_64/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_65/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_66/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_68/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_4'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_69/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_70/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_2'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 6332.941 ; gain = 85.477 ; free physical = 227329 ; free virtual = 333081
INFO: [Netlist 29-17] Analyzing 50288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 27 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_7b01_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_7b01_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_7b01_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_7b01_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_7b01_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_7b01_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_7b01_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_7b01_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_7b01_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_7b01_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_7b01_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_7b01_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_bbcc_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_bbcc_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_6fa6_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_6fa6_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_6fa6_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_6fa6_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_6fa6_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_6fa6_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_6fa6_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_6fa6_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_6fa6_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_6fa6_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_6fa6_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_6fa6_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect0_10/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_5dbf_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_5dbf_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_5dbf_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_5dbf_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_5dbf_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_5dbf_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_5dbf_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_5dbf_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_5dbf_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_5dbf_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_5dbf_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_5dbf_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_bbcc_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_bbcc_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_bbcc_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_bbcc_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_bbcc_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_bbcc_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_bbcc_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_bbcc_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_bbcc_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_bbcc_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [impl.alt.pblocks.xdc:174]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [impl.alt.pblocks.xdc:174]
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8859.723 ; gain = 106.477 ; free physical = 265795 ; free virtual = 371550
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
create_generated_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8893.441 ; gain = 27.719 ; free physical = 267321 ; free virtual = 373194
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [ip_pcie4c_uscale_plus_x1y0.xdc:225]
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O [ip_pcie4c_uscale_plus_x1y0.xdc:225]
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O [ip_pcie4c_uscale_plus_x1y0.xdc:225]
set_switching_activity: Time (s): cpu = 00:09:11 ; elapsed = 00:02:33 . Memory (MB): peak = 16089.398 ; gain = 3679.059 ; free physical = 265481 ; free virtual = 371180
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16089.398 ; gain = 0.000 ; free physical = 266319 ; free virtual = 371707
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16089.398 ; gain = 0.000 ; free physical = 266565 ; free virtual = 371470
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16089.398 ; gain = 0.000 ; free physical = 266530 ; free virtual = 371385
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16089.398 ; gain = 0.000 ; free physical = 266258 ; free virtual = 371072
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16089.398 ; gain = 0.000 ; free physical = 266121 ; free virtual = 371052
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16089.398 ; gain = 0.000 ; free physical = 266043 ; free virtual = 370929
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16089.398 ; gain = 0.000 ; free physical = 265384 ; free virtual = 370410
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16089.398 ; gain = 0.000 ; free physical = 265832 ; free virtual = 370919
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16089.398 ; gain = 0.000 ; free physical = 265670 ; free virtual = 370841
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16089.398 ; gain = 0.000 ; free physical = 265144 ; free virtual = 370596
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16089.398 ; gain = 0.000 ; free physical = 265036 ; free virtual = 370594
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16089.398 ; gain = 0.000 ; free physical = 264799 ; free virtual = 370451
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/axi_data_sc'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:55]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_master*'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:60]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_middle*'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_slave*'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:64]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_master*'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_slave*'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:71]
get_pins: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 23460.203 ; gain = 7370.805 ; free physical = 255191 ; free virtual = 360701
get_pins: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 254558 ; free virtual = 360307
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/dont_partition.xdc]
get_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 262782 ; free virtual = 368650
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm_gc_late_late.xdc:55]
all_fanout: Time (s): cpu = 00:03:52 ; elapsed = 00:00:40 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 262810 ; free virtual = 368152
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
get_clocks: Time (s): cpu = 00:01:41 ; elapsed = 00:00:20 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 266131 ; free virtual = 368017
get_clocks: Time (s): cpu = 00:01:03 ; elapsed = 00:00:11 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 267559 ; free virtual = 367909
get_clocks: Time (s): cpu = 00:02:54 ; elapsed = 00:00:45 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 272709 ; free virtual = 367876
get_clocks: Time (s): cpu = 00:00:57 ; elapsed = 00:00:11 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 273472 ; free virtual = 367725
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 275183 ; free virtual = 368006
Restored from archive | CPU: 13.760000 secs | Memory: 238.093674 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 275245 ; free virtual = 368075
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I' is LOCed to site 'BUFGCE_DIV_X0Y4'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y104'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y110'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y11'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y28'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y24'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y81'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y95'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y9'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y34'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y60'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y63'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y94'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
get_clocks: Time (s): cpu = 00:00:56 ; elapsed = 00:00:11 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 276571 ; free virtual = 368468
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
get_clocks: Time (s): cpu = 00:00:59 ; elapsed = 00:00:11 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 284974 ; free virtual = 377835
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'PR_OUT_DFF[0].FDRE_PER, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, SEQ, VCC, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, GND, BSR_OUT_DFF[0].FDRE_BSR, and EXT_LPF' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_ctrl_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr0'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, VCC, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, and SEQ' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_ctrl_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr1'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, VCC, PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, and SEQ' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_ctrl_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr2'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr0'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, GND, and FDRE_inst' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr1'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, PR_OUT_DFF[0].FDRE_PER, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, SEQ, GND, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr2'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, EXT_LPF, FDRE_inst, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, GND, BSR_OUT_DFF[0].FDRE_BSR, and ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel2_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr0'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, GND, FDRE_inst, PR_OUT_DFF[0].FDRE_PER, EXT_LPF, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, and ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel2_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr1'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, GND, FDRE_inst, PR_OUT_DFF[0].FDRE_PER, VCC, SEQ, and EXT_LPF' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel2_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr2'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'PR_OUT_DFF[0].FDRE_PER, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, VCC, GND, FDRE_inst, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, and SEQ' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_freerun_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr0'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, EXT_LPF, GND, FDRE_inst, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, PR_OUT_DFF[0].FDRE_PER, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_freerun_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr1'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, GND, FDRE_inst, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, EXT_LPF, PR_OUT_DFF[0].FDRE_PER, VCC, and SEQ' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_freerun_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr2'. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice2_1_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_slice3_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_slice3_2_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_slice3_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_slice4_3_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_slice4_3_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_slice4_3_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_16/bd_85ad_slice5_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_16/bd_85ad_slice5_4_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_16/bd_85ad_slice5_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_19/bd_85ad_slice6_5_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/slice6_5/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_19/bd_85ad_slice6_5_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_19/bd_85ad_slice6_5_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/slice6_5/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_22/bd_85ad_slice7_6_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/slice7_6/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_22/bd_85ad_slice7_6_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_22/bd_85ad_slice7_6_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/slice7_6/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_25/bd_85ad_slice8_7_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_25/bd_85ad_slice8_7_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_25/bd_85ad_slice8_7_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_28/bd_85ad_slice9_8_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_28/bd_85ad_slice9_8_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_28/bd_85ad_slice9_8_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_31/bd_85ad_slice10_9_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/slice10_9/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_31/bd_85ad_slice10_9_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_31/bd_85ad_slice10_9_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/slice10_9/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_34/bd_85ad_slice0_10_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/slice0_10/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_34/bd_85ad_slice0_10_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/slice0_10/inst'
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 566 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 88 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 265285 ; free virtual = 374696
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6383 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3074 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 329 instances
  RAM16X1S => RAM32X1S (RAMS32): 830 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 46 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 927 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 139 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 63 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 784 instances

135 Infos, 205 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:41:18 ; elapsed = 00:20:02 . Memory (MB): peak = 23460.203 ; gain = 21515.332 ; free physical = 265464 ; free virtual = 374793
source /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
INFO: [Timing 38-35] Done setting XDC timing constraints.
get_clocks: Time (s): cpu = 00:06:32 ; elapsed = 00:01:24 . Memory (MB): peak = 23460.203 ; gain = 0.000 ; free physical = 263045 ; free virtual = 371944
Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1' matched to 'pin' objects. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0' matched to 'pin' objects. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_kernel_00_unbuffered_net' already exists, overwriting the previous clock with the same name. [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Finished Parsing XDC File [/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1146240
   registers : 2292480
   brams     : 1776
   dsps      : 8376
get_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 23487.227 ; gain = 0.000 ; free physical = 262861 ; free virtual = 371788
required resources:
   luts      : 621936
   registers : 488382
   brams     : 1004.5
   dsps      : 3074
report_accelerator_utilization: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 23487.227 ; gain = 0.000 ; free physical = 262658 ; free virtual = 371784
report_utilization: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 23487.227 ; gain = 0.000 ; free physical = 262800 ; free virtual = 371894
INFO: System Diagram: Run step: synthed

WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
create_generated_clock: Time (s): cpu = 00:00:49 ; elapsed = 00:00:09 . Memory (MB): peak = 23487.227 ; gain = 0.000 ; free physical = 262576 ; free virtual = 371763
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 23519.242 ; gain = 32.016 ; free physical = 262765 ; free virtual = 371640

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 25d30705a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 262710 ; free virtual = 371599

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/kernel_Loop_VITIS_LOOP_70_1_proc21_U0/grp_kernel_Loop_VITIS_LOOP_70_1_proc21_Pipeline_VITIS_LOOP_70_1_fu_49/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/kernel_Loop_VITIS_LOOP_70_1_proc21_U0/grp_kernel_Loop_VITIS_LOOP_70_1_proc21_Pipeline_VITIS_LOOP_70_1_fu_49/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/kernel_Loop_VITIS_LOOP_86_2_proc22_U0/grp_kernel_Loop_VITIS_LOOP_86_2_proc22_Pipeline_VITIS_LOOP_86_2_fu_60/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1__0 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/kernel_Loop_VITIS_LOOP_86_2_proc22_U0/grp_kernel_Loop_VITIS_LOOP_86_2_proc22_Pipeline_VITIS_LOOP_86_2_fu_60/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_2__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance level0_i/ulp/hmss_0/inst/path_5/interconnect6_5/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance level0_i/ulp/hmss_0/inst/path_6/interconnect7_6/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2 into driver instance level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 280 inverter(s) to 2506 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2c87d8010

Time (s): cpu = 00:05:19 ; elapsed = 00:02:49 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 264911 ; free virtual = 373535
INFO: [Opt 31-389] Phase Retarget created 2997 cells and removed 3456 cells
INFO: [Opt 31-1021] In phase Retarget, 9739 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 28db003a6

Time (s): cpu = 00:05:45 ; elapsed = 00:03:15 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 264921 ; free virtual = 373505
INFO: [Opt 31-389] Phase Constant propagation created 83 cells and removed 10224 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1709 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 258f4ee34

Time (s): cpu = 00:06:55 ; elapsed = 00:04:26 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 264545 ; free virtual = 373148
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5133 cells
INFO: [Opt 31-1021] In phase Sweep, 1411420 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/alveo_hls4ml_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/alveo_hls4ml_1/inst/ap_rst_n_inv
Phase 4 BUFG optimization | Checksum: 34d7ecf43

Time (s): cpu = 00:07:58 ; elapsed = 00:04:58 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 264913 ; free virtual = 373297
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 32de469f5

Time (s): cpu = 00:08:09 ; elapsed = 00:05:10 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 265115 ; free virtual = 373438
INFO: [Opt 31-389] Phase Shift Register Optimization created 5 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2c48f8854

Time (s): cpu = 00:08:27 ; elapsed = 00:05:28 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 265031 ; free virtual = 373191
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1759 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            2997  |            3456  |                                           9739  |
|  Constant propagation         |              83  |           10224  |                                           1709  |
|  Sweep                        |               0  |            5133  |                                        1411420  |
|  BUFG optimization            |               2  |               0  |                                             12  |
|  Shift Register Optimization  |               5  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1759  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 264783 ; free virtual = 373149
Ending Logic Optimization Task | Checksum: 1e52fcf24

Time (s): cpu = 00:09:28 ; elapsed = 00:06:26 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 265053 ; free virtual = 373406

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1211 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1e52fcf24

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 265120 ; free virtual = 373157

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e52fcf24

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 265249 ; free virtual = 373413

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 265365 ; free virtual = 373404
Ending Netlist Obfuscation Task | Checksum: 1e52fcf24

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 265120 ; free virtual = 373251
INFO: [Common 17-83] Releasing license: Implementation
174 Infos, 207 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:11:38 ; elapsed = 00:08:06 . Memory (MB): peak = 23519.242 ; gain = 32.016 ; free physical = 265112 ; free virtual = 373245
source /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 264799 ; free virtual = 372889
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ce5d73d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 264844 ; free virtual = 372872
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 264618 ; free virtual = 372747

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 193b619be

Time (s): cpu = 00:13:13 ; elapsed = 00:06:23 . Memory (MB): peak = 23519.242 ; gain = 0.000 ; free physical = 261825 ; free virtual = 369395

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_01_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: hbm_aclk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: GTYE4_CHANNEL_TXOUTCLK[3]_7
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_00_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_39ab_clkwiz_level0_periph_0_1
Phase 1.3 Build Placer Netlist Model | Checksum: 2643d7c6d

Time (s): cpu = 00:27:59 ; elapsed = 00:13:05 . Memory (MB): peak = 25289.258 ; gain = 1770.016 ; free physical = 260461 ; free virtual = 366163

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2643d7c6d

Time (s): cpu = 00:28:03 ; elapsed = 00:13:09 . Memory (MB): peak = 25289.258 ; gain = 1770.016 ; free physical = 260846 ; free virtual = 366164
Phase 1 Placer Initialization | Checksum: 2643d7c6d

Time (s): cpu = 00:28:34 ; elapsed = 00:13:40 . Memory (MB): peak = 25289.258 ; gain = 1770.016 ; free physical = 262990 ; free virtual = 365440

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y3
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y2
WARNING: [Place 30-1239] Failed to find partition obeying SLR constraint, SLR 1, for Cell level0_i/ulp/alveo_hls4ml_1/inst.

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 19e051253

Time (s): cpu = 00:56:33 ; elapsed = 00:24:54 . Memory (MB): peak = 25369.297 ; gain = 1850.055 ; free physical = 254218 ; free virtual = 362958

Phase 2.1.1.2 PBP: Clock Region Placement
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 6 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 13c592671

Time (s): cpu = 00:58:09 ; elapsed = 00:26:32 . Memory (MB): peak = 25369.297 ; gain = 1850.055 ; free physical = 248106 ; free virtual = 362087

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 15bae7b98

Time (s): cpu = 00:58:46 ; elapsed = 00:27:09 . Memory (MB): peak = 25369.297 ; gain = 1850.055 ; free physical = 246996 ; free virtual = 361168

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 15bae7b98

Time (s): cpu = 00:59:20 ; elapsed = 00:27:18 . Memory (MB): peak = 25413.660 ; gain = 1894.418 ; free physical = 246567 ; free virtual = 360850

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 21e6cbb7f

Time (s): cpu = 00:59:43 ; elapsed = 00:27:40 . Memory (MB): peak = 25413.660 ; gain = 1894.418 ; free physical = 246609 ; free virtual = 360681

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 217dae3d3

Time (s): cpu = 01:02:58 ; elapsed = 00:28:32 . Memory (MB): peak = 25413.660 ; gain = 1894.418 ; free physical = 243812 ; free virtual = 358905
Phase 2.1.1 Partition Driven Placement | Checksum: 217dae3d3

Time (s): cpu = 01:03:01 ; elapsed = 00:28:35 . Memory (MB): peak = 25413.660 ; gain = 1894.418 ; free physical = 244107 ; free virtual = 359214
Phase 2.1 Floorplanning | Checksum: 217dae3d3

Time (s): cpu = 01:03:03 ; elapsed = 00:28:37 . Memory (MB): peak = 25413.660 ; gain = 1894.418 ; free physical = 244000 ; free virtual = 359205

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 37 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_bidirectional_single_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_131_3_fu_4856_ap_start_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_bidirectional_single_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_131_3_fu_4856/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_bidirectional_single_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_131_3_fu_4856/j_fu_2092_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/ap_CS_fsm_state3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/icmp_ln98_reg_4662. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/ap_CS_fsm_state75. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/ap_CS_fsm_state4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_alveo_hls4ml_Pipeline_VITIS_LOOP_42_1_fu_4414/icmp_ln43_reg_349_pp0_iter1_reg_reg[0]_rep__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_alveo_hls4ml_Pipeline_VITIS_LOOP_42_12_fu_4423/icmp_ln43_1_reg_349_pp0_iter1_reg_reg[0]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/ap_rst_n_inv. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_bidirectional_single_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_116_2_fu_2484/j_fu_338[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_bidirectional_single_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_116_2_fu_2484/j_fu_338[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/gmem3_m_axi_U/bus_read/rs_rdata/FSM_sequential_state_reg[0]_rep__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/gmem3_m_axi_U/bus_read/rs_rdata/FSM_sequential_state_reg[1]_rep__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_bidirectional_single_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_116_2_fu_2484/j_fu_338[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/state[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/state[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_alveo_hls4ml_Pipeline_VITIS_LOOP_42_15_fu_4450_ap_start_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_alveo_hls4ml_Pipeline_VITIS_LOOP_42_16_fu_4459_ap_start_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_alveo_hls4ml_Pipeline_VITIS_LOOP_42_1_fu_4414/icmp_ln43_reg_349_pp0_iter1_reg_reg[0]_rep__2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 22 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 25445.676 ; gain = 0.000 ; free physical = 243947 ; free virtual = 359119
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 25445.676 ; gain = 0.000 ; free physical = 243944 ; free virtual = 359116

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |           22  |              0  |                    22  |           0  |           1  |  00:00:50  |
|  Total                                |           22  |              0  |                    22  |           0  |           1  |  00:00:50  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 197c862b8

Time (s): cpu = 01:07:12 ; elapsed = 00:29:58 . Memory (MB): peak = 25445.676 ; gain = 1926.434 ; free physical = 243908 ; free virtual = 359031

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 23165a1f1

Time (s): cpu = 01:07:22 ; elapsed = 00:30:05 . Memory (MB): peak = 25445.676 ; gain = 1926.434 ; free physical = 244161 ; free virtual = 359029

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 2440e5bd4

Time (s): cpu = 01:07:29 ; elapsed = 00:30:12 . Memory (MB): peak = 25445.676 ; gain = 1926.434 ; free physical = 244165 ; free virtual = 359174

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 27e311d91

Time (s): cpu = 02:00:07 ; elapsed = 00:52:49 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 216619 ; free virtual = 359830

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 319 LUTNM shape to break, 15562 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 94, two critical 225, total 319, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6362 nets or LUTs. Breaked 319 LUTs, combined 6043 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 185 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 116 nets.  Re-placed 1975 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 116 nets or cells. Created 0 new cell, deleted 393 existing cells and moved 1975 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 25693.852 ; gain = 0.000 ; free physical = 224396 ; free virtual = 358142
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/do_init_reg_15877. Replicated 78 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/do_init_reg_15464. Replicated 75 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/do_init_reg_15464. Replicated 78 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/do_init_reg_15877. Replicated 77 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/ap_enable_reg_pp0_iter2. Replicated 75 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/icmp_ln56_reg_137457_pp0_iter1_reg. Replicated 74 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/ap_enable_reg_pp0_iter2. Replicated 76 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/icmp_ln56_reg_137457_pp0_iter1_reg. Replicated 76 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/grp_fu_129490_ce. Replicated 41 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/ap_enable_reg_pp0_iter20. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/icmp_ln56_reg_137457_pp0_iter19_reg. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 663 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 663 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 25693.852 ; gain = 0.000 ; free physical = 220506 ; free virtual = 358605
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 1. Identified 32 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10367/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7243/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7505/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7532/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7347/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7686/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7535/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7603/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7514/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7620/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7507/dout. No change.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U8456/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U8515/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg. 8 registers were pushed out.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7510/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7609/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7607/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U9999/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7622/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7583/dout. No change.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U8460/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U11115/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg. 8 registers were pushed out.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7230/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7536/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7543/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7419/dout. No change.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U8523/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg. 8 registers were pushed out.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7497/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7421/dout. No change.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U8718/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg. 8 registers were pushed out.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7249/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7290/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7574/dout. No change.
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 2. Identified 26 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10367/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7243/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7505/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7532/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7347/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7686/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7535/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7603/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7514/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7620/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7507/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7510/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7609/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7607/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U9999/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7622/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7583/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7230/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7536/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7543/dout. No change.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7419/dout. 8 registers were pushed out.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7497/dout. No change.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7421/dout. 8 registers were pushed out.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7249/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7290/dout. No change.
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7574/dout. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 8 nets or cells. Created 64 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 25693.852 ; gain = 0.000 ; free physical = 220360 ; free virtual = 358769
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 42 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 25693.852 ; gain = 0.000 ; free physical = 221042 ; free virtual = 358755
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 25693.852 ; gain = 0.000 ; free physical = 220632 ; free virtual = 358815

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          319  |           6043  |                  6362  |           0  |           1  |  00:00:30  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |            393  |                   116  |           0  |           1  |  00:04:00  |
|  Very High Fanout                                 |          663  |              0  |                    11  |           0  |           1  |  00:01:23  |
|  DSP Register                                     |           64  |              0  |                     8  |           8  |           1  |  00:01:10  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           42  |              0  |                     6  |           0  |           1  |  00:00:02  |
|  BRAM Register                                    |            0  |              0  |                     0  |         199  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1088  |           6436  |                  6503  |         207  |          10  |  00:07:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 182a0d0da

Time (s): cpu = 02:10:57 ; elapsed = 01:01:54 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 219430 ; free virtual = 358104
Phase 2.5 Global Placement Core | Checksum: 175411a01

Time (s): cpu = 02:15:00 ; elapsed = 01:03:52 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 216986 ; free virtual = 356899
Phase 2 Global Placement | Checksum: 175411a01

Time (s): cpu = 02:15:04 ; elapsed = 01:03:56 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 218427 ; free virtual = 357472

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12b517d7c

Time (s): cpu = 02:17:27 ; elapsed = 01:05:22 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 223555 ; free virtual = 356910

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f58f6a79

Time (s): cpu = 02:20:01 ; elapsed = 01:06:45 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 232694 ; free virtual = 355251

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 55df677e

Time (s): cpu = 02:31:01 ; elapsed = 01:11:31 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 286768 ; free virtual = 383931

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 5d6f327d

Time (s): cpu = 02:31:32 ; elapsed = 01:11:48 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 250818 ; free virtual = 364571

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 10dd86e6a

Time (s): cpu = 02:34:42 ; elapsed = 01:13:22 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 213886 ; free virtual = 355158
Phase 3.3.3 Slice Area Swap | Checksum: cd39ea1e

Time (s): cpu = 02:36:40 ; elapsed = 01:15:05 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 213336 ; free virtual = 354680
Phase 3.3 Small Shape DP | Checksum: 113161014

Time (s): cpu = 02:41:47 ; elapsed = 01:16:50 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 211264 ; free virtual = 352694

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 113161014

Time (s): cpu = 02:41:59 ; elapsed = 01:17:03 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 212033 ; free virtual = 353470

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 13cef280a

Time (s): cpu = 02:43:23 ; elapsed = 01:18:15 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 213374 ; free virtual = 353972

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 13cef280a

Time (s): cpu = 02:43:53 ; elapsed = 01:18:46 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 214370 ; free virtual = 353987

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: ed3fd79c

Time (s): cpu = 02:54:57 ; elapsed = 01:21:00 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 208744 ; free virtual = 353542
Phase 3 Detail Placement | Checksum: ed3fd79c

Time (s): cpu = 02:55:07 ; elapsed = 01:21:10 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 204022 ; free virtual = 353391

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 6 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13cc727a4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.006 | TNS=-0.050 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fb3e9cde

Time (s): cpu = 00:02:27 ; elapsed = 00:00:29 . Memory (MB): peak = 25693.852 ; gain = 0.000 ; free physical = 203952 ; free virtual = 352983
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/urem_16ns_7ns_16_20_1_U108/alveo_hls4ml_urem_16ns_7ns_16_20_1_divider_u/ap_enable_reg_pp0_iter1_reg, inserted BUFG to drive 18800 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/urem_16ns_7ns_16_20_1_U108/alveo_hls4ml_urem_16ns_7ns_16_20_1_divider_u/ap_enable_reg_pp0_iter1_reg, inserted BUFG to drive 18801 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/acc_V1562_reg_370120, inserted BUFG to drive 18442 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/acc_V1562_reg_370120, inserted BUFG to drive 18442 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/CEB2, inserted BUFG to drive 12814 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/CEB2, inserted BUFG to drive 12800 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/grp_kernel_fu_2340_fw2_v2_ce0, inserted BUFG to drive 12687 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/grp_kernel_fu_2340_bw2_v2_ce0, inserted BUFG to drive 12687 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/E[0], inserted BUFG to drive 12298 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/E[0], inserted BUFG to drive 12298 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863_ap_ready, inserted BUFG to drive 8192 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/ap_CS_fsm_reg[518]_replica
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863_ap_ready, inserted BUFG to drive 8192 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/ap_CS_fsm_reg[518]_replica
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951_ap_start_reg0, inserted BUFG to drive 12290 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951_ap_start_reg0, inserted BUFG to drive 12290 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545_ap_start_reg0, inserted BUFG to drive 12290 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545_ap_start_reg0, inserted BUFG to drive 12290 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/ap_CS_fsm_reg[257]_0[0], inserted BUFG to drive 12288 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/ap_NS_fsm10_out, inserted BUFG to drive 12287 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/select_ln94_1000_reg_1463010, inserted BUFG to drive 12272 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/select_ln94_1000_reg_1463010, inserted BUFG to drive 12272 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/ap_CS_fsm_state516, inserted BUFG to drive 8192 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/ap_CS_fsm_reg[515]_replica
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/ap_CS_fsm_state516, inserted BUFG to drive 8192 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/ap_CS_fsm_reg[515]_replica
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/grp_fu_129490_ce, inserted BUFG to drive 6253 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/ap_CS_fsm_reg[1]_replica
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/acc_V1562_reg_37012, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/acc_V1562_reg_37012, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/acc_V_75350_reg_48654[7]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/acc_V1556_reg_38112, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/acc_V_311934_reg_42466[7]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/acc_V1556_reg_38112, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/ap_CS_fsm_state4, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/ap_CS_fsm_state4_repN, inserted BUFG to drive 4096 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/ap_CS_fsm_reg[3]_replica_1
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/ap_NS_fsm10_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/ap_NS_fsm10_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/ap_CS_fsm_reg[3]_23[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/ap_CS_fsm_reg[3]_11[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/tmpres_V_5604_fu_6228[7]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/acc_V_628306_reg_45804[7]_i_3_n_0, inserted BUFG to drive 1505 loads.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/dout_i_17__494_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/tmpres_state_zr_V_4615_fu_10468[7]_i_4_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/dout_i_17__7_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/tmpres_V_1984_fu_3992[7]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/tmpres_V_5887_fu_7360[7]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/ap_return_0_preg1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/dout_i_17__1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/dout_i_17__492_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/tmpres_V_5612_fu_6260[5]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/tmpres_V_5454_fu_5628[7]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/tmpres_V_1964_fu_3912[7]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/dout_i_17__5_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/tmpres_V_2924_fu_7752[7]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/tmpres_V_1761_fu_3100[7]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/tmpres_V_5616_fu_6276[7]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_485_1_fu_25119/flow_control_loop_pipe_sequential_init_U/CEA2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_485_1_fu_25119/flow_control_loop_pipe_sequential_init_U/CEA2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_fu_22545/acc_V_628306_reg_45804[7]_i_3__0_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/tmpres_V_1986_fu_4000[7]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_fu_20951/tmpres_V_5611_fu_6256[7]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-56] BUFG insertion identified 60 candidate nets. Inserted BUFG: 28, Replicated BUFG Driver: 6, Skipped due to Placement/Routing Conflicts: 32, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 251ec857b

Time (s): cpu = 00:08:04 ; elapsed = 00:04:37 . Memory (MB): peak = 25693.852 ; gain = 0.000 ; free physical = 206790 ; free virtual = 352477
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e9fecbc6

Time (s): cpu = 03:24:30 ; elapsed = 01:32:43 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 206770 ; free virtual = 352675

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-68] Processed net level0_i/ulp/alveo_hls4ml_1/inst/ap_rst_n_inv_BUFG, BUFG replication was skipped in SLR 2 as timing constraints are met.
INFO: [Place 46-63] BUFG replication identified 1 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 1, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1e9fecbc6

Time (s): cpu = 03:25:03 ; elapsed = 01:33:15 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 206953 ; free virtual = 352522

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.006. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 27dce6f47

Time (s): cpu = 03:32:10 ; elapsed = 01:40:25 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 230447 ; free virtual = 352290

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.006. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 27dce6f47

Time (s): cpu = 03:32:32 ; elapsed = 01:40:48 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 234426 ; free virtual = 352337

Time (s): cpu = 03:32:32 ; elapsed = 01:40:48 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 234443 ; free virtual = 352355
Phase 4.1 Post Commit Optimization | Checksum: 27dce6f47

Time (s): cpu = 03:32:42 ; elapsed = 01:40:58 . Memory (MB): peak = 25693.852 ; gain = 2174.609 ; free physical = 234776 ; free virtual = 352310
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 6 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Netlist sorting complete. Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 285255 ; free virtual = 386743

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29a5df137

Time (s): cpu = 04:04:39 ; elapsed = 02:10:55 . Memory (MB): peak = 25939.953 ; gain = 2420.711 ; free physical = 267838 ; free virtual = 377143

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              32x32|
|___________|___________________|___________________|___________________|
|      South|              32x32|              64x64|              32x32|
|___________|___________________|___________________|___________________|
|       East|              32x32|              16x16|            128x128|
|___________|___________________|___________________|___________________|
|       West|              16x16|              16x16|            128x128|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29a5df137

Time (s): cpu = 04:04:56 ; elapsed = 02:11:13 . Memory (MB): peak = 25939.953 ; gain = 2420.711 ; free physical = 251406 ; free virtual = 363182
Phase 4.3 Placer Reporting | Checksum: 29a5df137

Time (s): cpu = 04:05:12 ; elapsed = 02:11:28 . Memory (MB): peak = 25939.953 ; gain = 2420.711 ; free physical = 234830 ; free virtual = 355257

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 233898 ; free virtual = 355131

Time (s): cpu = 04:05:12 ; elapsed = 02:11:29 . Memory (MB): peak = 25939.953 ; gain = 2420.711 ; free physical = 233898 ; free virtual = 355131
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 291451bf4

Time (s): cpu = 04:05:28 ; elapsed = 02:11:44 . Memory (MB): peak = 25939.953 ; gain = 2420.711 ; free physical = 224215 ; free virtual = 354614
Ending Placer Task | Checksum: 1df30b617

Time (s): cpu = 04:05:43 ; elapsed = 02:12:00 . Memory (MB): peak = 25939.953 ; gain = 2420.711 ; free physical = 213386 ; free virtual = 354367
INFO: [Common 17-83] Releasing license: Implementation
390 Infos, 214 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 04:08:52 ; elapsed = 02:13:04 . Memory (MB): peak = 25939.953 ; gain = 2420.711 ; free physical = 216746 ; free virtual = 357287
source /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 211602 ; free virtual = 356929
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 210560 ; free virtual = 356581
report_utilization: Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 214505 ; free virtual = 356220
get_utilization: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 219178 ; free virtual = 356245
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'

Starting Initial Update Timing Task
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O

Time (s): cpu = 00:11:52 ; elapsed = 00:02:59 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 208966 ; free virtual = 355739
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
394 Infos, 215 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:13:27 ; elapsed = 00:03:49 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 208965 ; free virtual = 355738
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ce804f31 ConstDB: 0 ShapeSum: f420e4f6 RouteDB: 1c8f81f0
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 205921 ; free virtual = 354714
Post Restoration Checksum: NetGraph: 4aca7a3 NumContArr: e4355d3a Constraints: 9e6f235f Timing: 0
Phase 1 Build RT Design | Checksum: 18751283c

Time (s): cpu = 00:15:25 ; elapsed = 00:07:27 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 218904 ; free virtual = 353488

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18751283c

Time (s): cpu = 00:16:24 ; elapsed = 00:08:26 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 226520 ; free virtual = 353821

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18751283c

Time (s): cpu = 00:17:19 ; elapsed = 00:09:21 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 231751 ; free virtual = 353592

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1c3bd2ab1

Time (s): cpu = 00:22:42 ; elapsed = 00:14:18 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 205351 ; free virtual = 355317

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c6448d07

Time (s): cpu = 00:34:04 ; elapsed = 00:19:05 . Memory (MB): peak = 25939.953 ; gain = 0.000 ; free physical = 202244 ; free virtual = 353209
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.013 | TNS=-0.081 | WHS=-0.185 | THS=-262.637|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: bfdf6884

Time (s): cpu = 01:04:15 ; elapsed = 00:27:30 . Memory (MB): peak = 25942.938 ; gain = 2.984 ; free physical = 205975 ; free virtual = 357136
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.013 | TNS=-0.013 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 151324dd5

Time (s): cpu = 01:05:39 ; elapsed = 00:28:31 . Memory (MB): peak = 25942.938 ; gain = 2.984 ; free physical = 205123 ; free virtual = 356540

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00197977 %
  Global Horizontal Routing Utilization  = 0.00178434 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1197096
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1004317
  Number of Partially Routed Nets     = 192779
  Number of Node Overlaps             = 32

Phase 2 Router Initialization | Checksum: 1850f6117

Time (s): cpu = 01:07:28 ; elapsed = 00:29:45 . Memory (MB): peak = 25942.938 ; gain = 2.984 ; free physical = 205618 ; free virtual = 354832

Phase 3 Initial Routing

Phase 3.1 Global Routing
Number SLLs per Column: 1440
Estimated SLL Demand Per Column: 
  SLR [1-2]        9 (  1%)    12 (  1%)   384 ( 27%)   181 ( 13%)   263 ( 18%)    21 (  1%)   103 (  7%)    44 (  3%)    70 (  5%)   329 ( 23%)   258 ( 18%)   269 ( 19%)   318 ( 22%)    39 (  3%)    16 (  1%)     9 (  1%)  Demand:  2325 Available: 23040 Utilization(%): 10.09
  SLR [0-1]        4 (  0%)    82 (  6%)   404 ( 28%)   324 ( 22%)   347 ( 24%)   118 (  8%)   222 ( 15%)   579 ( 40%)   349 ( 24%)  1875 (130%)   400 ( 28%)   510 ( 35%)   375 ( 26%)    11 (  1%)    16 (  1%)     6 (  0%)  Demand:  5622 Available: 23040 Utilization(%): 24.40

Phase 3.1.1 SLL Assignment
Number SLLs per Column: 1440
Estimated SLL Demand Per Column: 
  SLR [1-2]        9 (  1%)    12 (  1%)   384 ( 27%)   181 ( 13%)   263 ( 18%)    21 (  1%)   103 (  7%)    44 (  3%)    70 (  5%)   329 ( 23%)   258 ( 18%)   269 ( 19%)   318 ( 22%)    39 (  3%)    16 (  1%)     9 (  1%)  Demand:  2325 Available: 23040 Utilization(%): 10.09
  SLR [0-1]        4 (  0%)    82 (  6%)   404 ( 28%)   324 ( 22%)   347 ( 24%)   118 (  8%)   222 ( 15%)   579 ( 40%)   349 ( 24%)  1875 (130%)   400 ( 28%)   510 ( 35%)   375 ( 26%)    11 (  1%)    16 (  1%)     6 (  0%)  Demand:  5622 Available: 23040 Utilization(%): 24.40
Phase 3.1.1 SLL Assignment | Checksum: 265ea4771

Time (s): cpu = 01:08:42 ; elapsed = 00:30:59 . Memory (MB): peak = 25974.953 ; gain = 35.000 ; free physical = 209994 ; free virtual = 353517
Phase 3.1 Global Routing | Checksum: 265ea4771

Time (s): cpu = 01:09:30 ; elapsed = 00:31:48 . Memory (MB): peak = 25974.953 ; gain = 35.000 ; free physical = 210306 ; free virtual = 352511
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 1cde3c950

Time (s): cpu = 01:42:59 ; elapsed = 00:46:17 . Memory (MB): peak = 29880.938 ; gain = 3940.984 ; free physical = 206964 ; free virtual = 351513

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   16x16|      1.94|   64x64|      7.74|     8x8|      0.59|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      5.14| 128x128|     16.53|     8x8|      0.94|
|___________|________|__________|________|__________|________|__________|
|       EAST|   64x64|      4.85| 128x128|     12.20|   32x32|      2.06|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      3.92|   64x64|     11.88|   16x16|      1.41|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X32Y328->INT_X39Y367 (CLEM_X32Y328->DSP_X39Y365)
	INT_X72Y592->INT_X79Y599 (CLEM_X72Y592->CLEL_R_X79Y599)
	INT_X32Y352->INT_X39Y359 (CLEM_X32Y352->DSP_X39Y355)
	INT_X32Y344->INT_X39Y351 (CLEM_X32Y344->DSP_X39Y350)
	INT_X32Y336->INT_X39Y343 (CLEM_X32Y336->DSP_X39Y340)
SOUTH
	INT_X71Y598->INT_X102Y645 (BRAM_X71Y595->CLEL_R_X102Y645)
	INT_X66Y614->INT_X97Y645 (CLEM_X66Y614->CLEL_R_X97Y645)
	INT_X66Y613->INT_X97Y644 (CLEM_X66Y613->CLEL_R_X97Y644)
	INT_X66Y612->INT_X97Y643 (CLEM_X66Y612->CLEL_R_X97Y643)
	INT_X66Y611->INT_X97Y642 (CLEM_X66Y611->CLEL_R_X97Y642)
EAST
	INT_X98Y656->INT_X129Y719 (CLEM_X98Y656->CLEL_R_X129Y719)
	INT_X96Y688->INT_X127Y719 (CLEM_X96Y688->CLEL_R_X127Y719)
	INT_X96Y687->INT_X127Y718 (CLEM_X96Y687->CLEL_R_X127Y718)
	INT_X96Y686->INT_X127Y717 (CLEM_X96Y686->CLEL_R_X127Y717)
	INT_X96Y685->INT_X127Y716 (CLEM_X96Y685->CLEL_R_X127Y716)
WEST
	INT_X61Y268->INT_X76Y315 (LAG_LAG_X60Y268->CLEL_R_X76Y315)
	INT_X16Y413->INT_X31Y428 (CLEL_L_X16Y413->CLEL_R_X31Y428)
	INT_X16Y412->INT_X31Y427 (CLEL_L_X16Y412->CLEL_R_X31Y427)
	INT_X16Y411->INT_X31Y426 (CLEL_L_X16Y411->CLEL_R_X31Y426)
	INT_X64Y299->INT_X79Y314 (CLEM_X64Y299->CLEL_R_X79Y314)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X67Y519->INT_X114Y614 (CLEM_X67Y519->DSP_X114Y610)
	INT_X64Y560->INT_X95Y591 (CLEM_X64Y560->DSP_X95Y590)
	INT_X32Y336->INT_X63Y367 (CLEM_X32Y336->CLEL_R_X63Y367)
	INT_X32Y335->INT_X63Y366 (CLEM_X32Y335->CLEL_R_X63Y366)
	INT_X64Y559->INT_X95Y590 (CLEM_X64Y559->DSP_X95Y590)
SOUTH
	INT_X9Y301->INT_X104Y428 (CLEM_X9Y301->CLEL_R_X104Y428)
	INT_X0Y325->INT_X102Y452 (GTY_L_X0Y300->CLEL_R_X102Y452)
	INT_X0Y324->INT_X102Y451 (GTY_L_X0Y300->CLEL_R_X102Y451)
	INT_X0Y323->INT_X102Y450 (GTY_L_X0Y300->CLEL_R_X102Y450)
	INT_X0Y322->INT_X102Y449 (GTY_L_X0Y300->CLEL_R_X102Y449)
EAST
	INT_X41Y558->INT_X104Y685 (CLEM_X41Y558->CLEL_R_X104Y685)
	INT_X64Y656->INT_X127Y719 (CLEM_X64Y656->CLEL_R_X127Y719)
	INT_X64Y592->INT_X127Y655 (CLEM_X64Y592->CLEL_R_X127Y655)
	INT_X64Y655->INT_X127Y718 (CLEM_X64Y655->CLEL_R_X127Y718)
	INT_X64Y591->INT_X127Y654 (CLEM_X64Y591->CLEL_R_X127Y654)
WEST
	INT_X10Y360->INT_X73Y423 (BRAM_X10Y360->CLEL_R_X73Y423)
	INT_X10Y359->INT_X73Y422 (BRAM_X10Y355->CLEL_R_X73Y422)
	INT_X10Y358->INT_X73Y421 (BRAM_X10Y355->CLEL_R_X73Y421)
	INT_X10Y357->INT_X73Y420 (BRAM_X10Y355->CLEL_R_X73Y420)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X117Y672->INT_X132Y719 (CLEM_X117Y672->CLEL_R_X132Y719)
	INT_X114Y685->INT_X129Y700 (CLEM_X114Y685->CLEL_R_X129Y700)
	INT_X114Y684->INT_X129Y699 (CLEM_X114Y684->CLEL_R_X129Y699)
	INT_X114Y683->INT_X129Y698 (CLEM_X114Y683->CLEL_R_X129Y698)
	INT_X114Y682->INT_X129Y697 (CLEM_X114Y682->CLEL_R_X129Y697)
WEST
	INT_X125Y661->INT_X132Y716 (CLEM_X125Y661->CLEL_R_X132Y716)
	INT_X128Y712->INT_X135Y719 (CLEM_X128Y712->CLEL_R_X135Y719)
	INT_X128Y704->INT_X135Y711 (CLEM_X128Y704->CLEL_R_X135Y711)
	INT_X128Y688->INT_X135Y695 (CLEM_X128Y688->CLEL_R_X135Y695)
	INT_X128Y711->INT_X135Y718 (CLEM_X128Y711->CLEL_R_X135Y718)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 7 (128x128). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 798563
 Number of Nodes with overlaps = 158404
 Number of Nodes with overlaps = 34507
 Number of Nodes with overlaps = 8166
 Number of Nodes with overlaps = 2400
 Number of Nodes with overlaps = 844
 Number of Nodes with overlaps = 436
 Number of Nodes with overlaps = 238
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.262 | TNS=-443.826| WHS=-0.158 | THS=-51.096|

Phase 4.1 Global Iteration 0 | Checksum: 184a1562d

Time (s): cpu = 04:24:38 ; elapsed = 02:01:32 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 220162 ; free virtual = 371008

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2536
 Number of Nodes with overlaps = 656
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.977 | TNS=-403.373| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: dfc20e67

Time (s): cpu = 04:57:41 ; elapsed = 02:23:10 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 260120 ; free virtual = 369033

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 735
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.880 | TNS=-381.787| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d1bbf65a

Time (s): cpu = 05:17:36 ; elapsed = 02:38:00 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 228043 ; free virtual = 369689

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.812 | TNS=-377.074| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: c0ee8707

Time (s): cpu = 05:27:54 ; elapsed = 02:46:42 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 241967 ; free virtual = 369155

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 431
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.706 | TNS=-344.652| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 249379bfa

Time (s): cpu = 05:39:07 ; elapsed = 02:55:11 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 232379 ; free virtual = 373839
Phase 4 Rip-up And Reroute | Checksum: 249379bfa

Time (s): cpu = 05:39:59 ; elapsed = 02:56:03 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 231674 ; free virtual = 372796

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fad5d013

Time (s): cpu = 05:50:15 ; elapsed = 03:00:03 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 229586 ; free virtual = 371216
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.706 | TNS=-344.652| WHS=0.006  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 19e25d29c

Time (s): cpu = 05:59:03 ; elapsed = 03:03:35 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 220024 ; free virtual = 366909
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.706 | TNS=-344.652| WHS=0.006  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 5.1.3 Update Timing
Phase 5.1.3 Update Timing | Checksum: 174dd00c0

Time (s): cpu = 06:07:48 ; elapsed = 03:06:20 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 221199 ; free virtual = 366203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.667 | TNS=-298.788| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18fd2171f

Time (s): cpu = 06:10:08 ; elapsed = 03:07:35 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 221889 ; free virtual = 366404

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18fd2171f

Time (s): cpu = 06:11:00 ; elapsed = 03:08:27 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 219796 ; free virtual = 366294
Phase 5 Delay and Skew Optimization | Checksum: 18fd2171f

Time (s): cpu = 06:11:53 ; elapsed = 03:09:19 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 219651 ; free virtual = 366184

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1baf68edc

Time (s): cpu = 06:20:18 ; elapsed = 03:12:42 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 233149 ; free virtual = 364986
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.667 | TNS=-291.685| WHS=0.006  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16f3a122e

Time (s): cpu = 06:21:43 ; elapsed = 03:13:45 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 240420 ; free virtual = 365011
Phase 6 Post Hold Fix | Checksum: 16f3a122e

Time (s): cpu = 06:22:36 ; elapsed = 03:14:38 . Memory (MB): peak = 29896.945 ; gain = 3956.992 ; free physical = 247297 ; free virtual = 364924

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Hold Fix Iter

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 1cf68932c

Time (s): cpu = 07:14:55 ; elapsed = 03:45:22 . Memory (MB): peak = 30158.672 ; gain = 4218.719 ; free physical = 284522 ; free virtual = 393160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.667 | TNS=-291.685| WHS=0.006  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 10fcf7027

Time (s): cpu = 07:16:22 ; elapsed = 03:46:26 . Memory (MB): peak = 30158.672 ; gain = 4218.719 ; free physical = 284380 ; free virtual = 393078

Phase 7.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.667 | TNS=-291.685| WHS=0.006  | THS=0.000  |

Phase 7.2 Additional Hold Fix | Checksum: 12550d9a2

Time (s): cpu = 07:25:30 ; elapsed = 03:49:58 . Memory (MB): peak = 30158.672 ; gain = 4218.719 ; free physical = 284250 ; free virtual = 393068

Phase 7.3 Global Iteration for Hold
INFO: [Route 35-444] Design has unmet hold violation, router is invoking high effort hold fixing.

Phase 7.3.1 Update Timing
Phase 7.3.1 Update Timing | Checksum: 170e68c3b

Time (s): cpu = 07:41:53 ; elapsed = 03:55:57 . Memory (MB): peak = 30158.672 ; gain = 4218.719 ; free physical = 284554 ; free virtual = 392849
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.667 | TNS=-291.685| WHS=0.006  | THS=0.000  |

Phase 7.3 Global Iteration for Hold | Checksum: 10601d4a6

Time (s): cpu = 07:43:16 ; elapsed = 03:56:59 . Memory (MB): peak = 30158.672 ; gain = 4218.719 ; free physical = 284407 ; free virtual = 392859
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1658b9002

Time (s): cpu = 07:52:10 ; elapsed = 04:00:27 . Memory (MB): peak = 30158.672 ; gain = 4218.719 ; free physical = 301474 ; free virtual = 394846

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 25.8119 %
  Global Horizontal Routing Utilization  = 28.8954 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X131Y661 -> INT_X131Y661
   INT_X55Y608 -> INT_X55Y608
   INT_X91Y535 -> INT_X91Y535
   INT_X38Y426 -> INT_X38Y426
   INT_X10Y396 -> INT_X10Y396
South Dir 4x4 Area, Max Cong = 85.1007%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X36Y312 -> INT_X39Y315
East Dir 16x16 Area, Max Cong = 87.5939%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X113Y700 -> INT_X128Y715
   INT_X113Y699 -> INT_X128Y714
   INT_X113Y698 -> INT_X128Y713
   INT_X113Y697 -> INT_X128Y712
   INT_X113Y696 -> INT_X128Y711
West Dir 4x4 Area, Max Cong = 87.0793%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X128Y700 -> INT_X131Y703
   INT_X128Y696 -> INT_X131Y699
   INT_X128Y684 -> INT_X131Y687
   INT_X128Y680 -> INT_X131Y683
   INT_X128Y672 -> INT_X131Y675

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 3
Effective congestion level: 5 Aspect Ratio: 0.285714 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.166667 Sparse Ratio: 1.0625

Phase 8 Route finalize | Checksum: 20626fd7d

Time (s): cpu = 07:53:37 ; elapsed = 04:01:28 . Memory (MB): peak = 30158.672 ; gain = 4218.719 ; free physical = 286231 ; free virtual = 395712

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 20626fd7d

Time (s): cpu = 07:54:31 ; elapsed = 04:02:23 . Memory (MB): peak = 30158.672 ; gain = 4218.719 ; free physical = 286429 ; free virtual = 395671

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20626fd7d

Time (s): cpu = 07:57:52 ; elapsed = 04:04:57 . Memory (MB): peak = 30190.688 ; gain = 4250.734 ; free physical = 285612 ; free virtual = 395501
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.02|     4x4|      0.42|     4x4|      0.02|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.60|   64x64|      7.77|     4x4|      0.16|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.08|     4x4|      0.70|     4x4|      0.16|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.02|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   16x16|      3.03|   64x64|     11.53|     4x4|      1.13|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      8.30| 128x128|     24.20|     4x4|      1.10|
|___________|________|__________|________|__________|________|__________|
|       EAST|   32x32|      4.61|   64x64|     14.43|     4x4|      1.78|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      6.74|   64x64|     18.07|     8x8|      2.11|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   16x16|      3.24|   64x64|     13.08|     8x8|      1.04|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      6.78| 128x128|     17.64|     8x8|      1.80|
|___________|________|__________|________|__________|________|__________|
|       EAST|   64x64|      9.92| 128x128|     21.49|   32x32|      4.31|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      5.08|   64x64|     17.58|   16x16|      2.18|
|___________|________|__________|________|__________|________|__________|



Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 20626fd7d

Time (s): cpu = 07:58:55 ; elapsed = 04:06:01 . Memory (MB): peak = 30190.688 ; gain = 4250.734 ; free physical = 284734 ; free virtual = 394598

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.667 | TNS=-291.685| WHS=0.006  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 20626fd7d

Time (s): cpu = 08:03:55 ; elapsed = 04:07:34 . Memory (MB): peak = 30190.688 ; gain = 4250.734 ; free physical = 284616 ; free virtual = 394482
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 6.02451e-12 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 13 Physical Synthesis in Router

Phase 13.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.641 | TNS=-252.335 | WHS=0.006 | THS=0.000 |
Phase 13.1 Physical Synthesis Initialization | Checksum: 20626fd7d

Time (s): cpu = 08:24:47 ; elapsed = 04:13:59 . Memory (MB): peak = 30190.688 ; gain = 4250.734 ; free physical = 220977 ; free virtual = 370684
INFO: [Physopt 32-801] Found 1 high priority path group.
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 13.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.641 | TNS=-252.335 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.635. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7681/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.608. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7674/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.601. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7669/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.597. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7681/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.596. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7674/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.593. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7559/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.590. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10233/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.571. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7666/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.568. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10147/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.555. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7669/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10233/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.552. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7686/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.538. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7559/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.534. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7681/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.534. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7674/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.512. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10147/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.510. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7686/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.505. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10227/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.492. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7669/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.489. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10233/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.478. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7559/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.474. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10227/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.472. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10146/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.471. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7583/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.464. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10147/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.460. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7581/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.458. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7636/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.453. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7489/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.451. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7681/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.451. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10234/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.449. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10035/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.449. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7674/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.449. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7686/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.447. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7562/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.442. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_2686/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_fu_3863/mul_8s_8ns_15_1_1_U7608/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.441. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10235/dout/DSP_A_B_DATA.B_ALU<0>.
INFO: [Physopt 32-952] Improved path group WNS = -0.037. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_10/slice0_10/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.pipe[0].laguna_s_payload_d_reg_n_0_[277].
INFO: [Physopt 32-952] Improved path group WNS = -0.031. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_10/slice0_10/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.pipe[0].laguna_s_payload_d_reg_n_0_[277].
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_10/slice0_10/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.pipe[0].laguna_s_payload_d_reg_n_0_[157].
INFO: [Physopt 32-735] Processed net level0_i/ulp/hmss_0/inst/path_10/slice0_10/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.pipe[0].laguna_s_payload_d_reg_n_0_[215]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.441 | TNS=-235.457 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.441 | TNS=-235.457 | WHS=0.006 | THS=0.000 |
Phase 13.2 Critical Path Optimization | Checksum: 2be2d316b

Time (s): cpu = 08:30:44 ; elapsed = 04:16:34 . Memory (MB): peak = 30190.688 ; gain = 4250.734 ; free physical = 223136 ; free virtual = 369389
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 30190.688 ; gain = 0.000 ; free physical = 223272 ; free virtual = 369373
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.441 | TNS=-235.457 | WHS=0.006 | THS=0.000 |
Phase 13 Physical Synthesis in Router | Checksum: 32c48290f

Time (s): cpu = 08:32:06 ; elapsed = 04:17:50 . Memory (MB): peak = 30190.688 ; gain = 4250.734 ; free physical = 222994 ; free virtual = 369357
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 08:38:16 ; elapsed = 04:21:58 . Memory (MB): peak = 30190.688 ; gain = 4250.734 ; free physical = 223011 ; free virtual = 369207
INFO: [Common 17-83] Releasing license: Implementation
466 Infos, 218 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 08:44:02 ; elapsed = 04:25:58 . Memory (MB): peak = 30190.688 ; gain = 4250.734 ; free physical = 223333 ; free virtual = 369208
source /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 30190.688 ; gain = 0.000 ; free physical = 222895 ; free virtual = 369119
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:02:51 ; elapsed = 00:02:53 . Memory (MB): peak = 30190.688 ; gain = 0.000 ; free physical = 230740 ; free virtual = 369082
report_utilization: Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 30190.688 ; gain = 0.000 ; free physical = 243753 ; free virtual = 373406
get_cells: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 30190.688 ; gain = 0.000 ; free physical = 231217 ; free virtual = 369773
get_cells: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 30190.688 ; gain = 0.000 ; free physical = 222793 ; free virtual = 369407
WARNING: Unable to find metadata file: /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/debug_ip_layout.rtd
Command: report_power
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Sun Sep 17 02:48:40 2023
| Host             : eglyanlun running 64-bit Ubuntu 20.04.4 LTS
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcu55c-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 30.956       |
|   FPGA Power (W)         | 26.901       |
|   HBM Power (W)          | 4.056        |
| Design Power Budget (W)  | 123.000      |
| Power Budget Margin (W)  | 92.044 (MET) |
| Dynamic (W)              | 21.773       |
| Device Static (W)        | 9.183        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 76.8         |
| Junction Temperature (C) | 78.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     2.396 |       69 |       --- |             --- |
| CLB Logic                |     2.250 |  1638791 |       --- |             --- |
|   LUT as Logic           |     1.556 |   667488 |   1303680 |           51.20 |
|   LUT as Distributed RAM |     0.479 |     9600 |    600960 |            1.60 |
|   Register               |     0.103 |   616269 |   2607360 |           23.64 |
|   LUT as Shift Register  |     0.101 |    35585 |    600960 |            5.92 |
|   CARRY8                 |     0.010 |    32981 |    162960 |           20.24 |
|   BUFG                   |    <0.001 |       29 |        96 |           30.21 |
|   Others                 |    <0.001 |    24715 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |    10606 |   1303680 |            0.81 |
| Signals                  |     3.604 |  1411744 |       --- |             --- |
| Block RAM                |     1.559 |   1200.5 |      2016 |           59.55 |
| HBM                      |     5.953 |        1 |         2 |           50.00 |
| MMCM                     |     0.003 |        0 |       --- |             --- |
| PLL                      |     0.054 |        1 |       --- |             --- |
| DSPs                     |     1.014 |     3078 |      9024 |           34.11 |
| I/O                      |     0.006 |       12 |       624 |            1.92 |
| GTY                      |     4.360 |       16 |        40 |           40.00 |
| Hard IPs                 |     0.538 |        1 |       --- |             --- |
|   PCIE                   |     0.538 |        1 |       --- |             --- |
| Static Power             |     9.183 |          |           |                 |
|   HBM Static             |     0.740 |          |           |                 |
|   Device Static          |     8.443 |          |           |                 |
| Total                    |    30.919 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+----------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| Source         | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)   |
+----------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| 0V85_VCCINT    |       0.850 |    21.363 |      14.133 |      7.229 |       NA    |     100.000 | 78.637 (MET) |
|    Vccint      |       0.850 |    21.363 |      14.133 |      7.229 |       NA    | Grouped     | NA           |
| 0V85_VCCINT_IO |       0.850 |     3.239 |       2.299 |      0.940 |       NA    |      30.000 | 26.761 (MET) |
|    Vccint_io   |       0.850 |     2.872 |       2.125 |      0.747 |       NA    | Grouped     | NA           |
|    Vccbram     |       0.850 |     0.367 |       0.173 |      0.193 |       NA    | Grouped     | NA           |
| 0V9_AVCC       |       0.900 |     0.701 |       0.616 |      0.085 |       NA    | Unspecified | NA           |
|    MGTYAVcc    |       0.900 |     0.701 |       0.616 |      0.085 |       NA    | Grouped     | NA           |
| 1V2_AVTT       |       1.200 |     2.561 |       2.536 |      0.025 |       NA    | Unspecified | NA           |
|    MGTYAVtt    |       1.200 |     2.561 |       2.536 |      0.025 |       NA    | Grouped     | NA           |
| 1V2_HBM        |       1.200 |     2.123 |       1.765 |      0.358 |       NA    | Unspecified | NA           |
|    VCC_HBM     |       1.200 |     2.123 |       1.765 |      0.358 |       NA    | Grouped     | NA           |
| 1V8            |       1.800 |     0.954 |       0.180 |      0.774 |       NA    |       4.000 | 3.046 (MET)  |
|    Vccaux      |       1.800 |     0.796 |       0.084 |      0.712 |       NA    | Grouped     | NA           |
|    Vccaux_io   |       1.800 |     0.038 |       0.003 |      0.035 |       NA    | Grouped     | NA           |
|    MGTYVccaux  |       1.800 |     0.096 |       0.093 |      0.002 |       NA    | Grouped     | NA           |
|    Vcco18      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Grouped     | NA           |
|    Vccadc      |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Grouped     | NA           |
| 2V5_VPP        |       2.500 |     0.091 |       0.041 |      0.050 |       NA    |       0.300 | 0.209 (MET)  |
|    VCCAUX_HBM  |       2.500 |     0.091 |       0.041 |      0.050 |       NA    | Grouped     | NA           |
| Vcco33         |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco25         |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco15         |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco135        |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco12         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco10         |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| VCC_IO_HBM     |       1.200 |     1.541 |       1.387 |      0.155 |       NA    | Unspecified | NA           |
+----------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Domain                                                                                                                                                                                                                                                                                                                                                                                                    | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTYE4_CHANNEL_QPLL0CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |            10.0 |
| clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             2.0 |
| clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            10.0 |
| clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            20.0 |
| dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                    |             4.0 |
| hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                        |             2.2 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                   |            10.0 |
| io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                     | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                                                                                                      |            50.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                 |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0                                                                                                                                                                                                                                                                                   |           100.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                       |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                      |           160.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                     |          1000.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                            |           160.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                           |           160.0 |
| mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                       |             8.0 |
| pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                   |             4.0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| level0_wrapper              |    21.736 |
|   level0_i                  |    21.735 |
|     blp                     |     7.686 |
|       blp_i                 |     7.686 |
|     ii_level0_pipe          |     0.084 |
|       inst                  |     0.084 |
|     ulp                     |    13.965 |
|       SLR0                  |     0.012 |
|       SLR1                  |     0.005 |
|       SLR2                  |     0.006 |
|       alveo_hls4ml_1        |     6.328 |
|       axi_ic_ctrl_mgmt_slr1 |     0.001 |
|       hmss_0                |     7.542 |
|       ulp_cmp               |     0.002 |
|       ulp_ucs               |     0.067 |
+-----------------------------+-----------+


466 Infos, 220 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:13:39 ; elapsed = 00:04:21 . Memory (MB): peak = 30295.094 ; gain = 104.406 ; free physical = 222682 ; free virtual = 369424
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:06:21 ; elapsed = 00:03:28 . Memory (MB): peak = 30311.102 ; gain = 16.008 ; free physical = 228144 ; free virtual = 368881
INFO: [Common 17-1381] The checkpoint '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:07:53 ; elapsed = 00:05:01 . Memory (MB): peak = 30311.102 ; gain = 16.008 ; free physical = 229822 ; free virtual = 368743
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:34 ; elapsed = 00:01:02 . Memory (MB): peak = 30311.102 ; gain = 0.000 ; free physical = 231297 ; free virtual = 367790
source /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'ulp_ucs/aclk_kernel_00':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_00
   original frequency : 100.0 MHz
kernel clock 'ulp_ucs/aclk_kernel_01':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_01
   original frequency : 500.0 MHz

system clock 'hbm_aclk':
   clock pin path     : level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
INFO: Pin level0_i/ulp/ulp_ucs/aclk_kernel_01 has no clock
INFO: [OCL_UTIL] clock is 'hbm_aclk' for pin 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
get_timing_paths: Time (s): cpu = 00:00:47 ; elapsed = 00:00:07 . Memory (MB): peak = 30311.102 ; gain = 0.000 ; free physical = 231292 ; free virtual = 367785
INFO: [OCL_UTIL] clock is 'clk_kernel_00_unbuffered_net' for pin 'level0_i/ulp/ulp_ucs/aclk_kernel_00'
get_timing_paths: Time (s): cpu = 00:00:48 ; elapsed = 00:00:07 . Memory (MB): peak = 30311.102 ; gain = 0.000 ; free physical = 231272 ; free virtual = 367777
get_timing_paths: Time (s): cpu = 00:00:51 ; elapsed = 00:00:07 . Memory (MB): peak = 30311.102 ; gain = 0.000 ; free physical = 231262 ; free virtual = 367767
Auto-frequency scaling completed
kernel clock 'ulp_ucs/aclk_kernel_01':
   original frequency : 500.0 MHz
   scaled frequency   : 500.0 MHz
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
kernel clock 'ulp_ucs/aclk_kernel_00':
   original frequency : 100.0 MHz
   scaled frequency   : 95.7 MHz
WARNING: One or more timing paths failed timing targeting 100 MHz for kernel clock 'ulp_ucs/aclk_kernel_00'. The frequency is being automatically changed to 95.7 MHz to enable proper functionality
WARNING: [Vivado 12-508] No pins matched 'ulp_ucs/aclk_kernel_00'.
system clock 'hbm_aclk':
   original frequency : 450.0 MHz
   scaled frequency   : 450.0 MHz
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10891/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10891/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10892/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10892/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10893/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10893/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10894/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10894/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10895/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10895/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10896/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10896/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10897/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10897/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10898/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10898/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10899/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10899/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10900/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10900/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10901/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10901/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10902/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10902/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10903/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10903/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10904/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10904/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10905/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10905/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10906/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10906/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10907/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10907/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10908/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10908/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10909/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10909/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10910/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10910/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10911/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10911/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10912/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10912/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10913/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10913/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10914/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10914/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10915/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10915/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10916/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10916/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10917/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10917/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10918/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10918/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10919/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10919/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10920/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10920/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10921/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10921/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10922/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10922/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10923/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10923/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10924/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10924/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10925/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10925/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10926/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10926/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10927/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10927/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10928/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10928/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10929/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10929/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10930/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10930/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10931/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10931/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10932/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10932/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10933/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10933/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10934/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10934/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10935/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10935/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10936/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10936/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10937/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10937/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10938/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10938/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10939/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10939/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10940/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10940/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10941/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10941/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10942/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10942/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10943/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10943/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10944/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10944/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10945/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10945/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10946/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10946/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10947/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10947/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10948/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10948/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10949/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10949/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10950/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10950/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10951/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10951/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10952/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10952/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10953/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10953/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10954/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10954/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10955/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10955/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10956/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10956/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10957/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10957/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10958/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10958/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10959/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10959/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10960/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10960/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10961/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10961/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10962/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10962/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10963/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10963/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10964/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10964/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10965/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10965/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10966/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10966/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10967/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10967/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10968/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10968/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10969/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10969/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10970/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10970/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10971/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10971/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10972/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10972/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10973/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10973/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10974/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10974/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10975/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10975/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10976/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10976/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10977/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10977/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10978/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10978/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10979/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10979/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10980/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10980/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10981/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10981/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10982/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10982/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10983/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10983/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10984/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10984/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10985/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10985/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10986/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10986/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10987/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10987/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10988/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10988/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10989/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10989/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10990/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10990/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10000/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10000/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10001/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10001/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10002/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10002/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10003/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10003/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10004/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10004/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10005/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10005/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10006/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10006/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10007/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10007/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10008/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10008/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10009/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10009/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10010/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10010/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10011/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10011/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10012/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10012/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10013/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10013/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10014/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10014/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10015/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10015/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10016/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10016/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10017/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10017/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10018/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10018/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10019/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10019/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10020/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10020/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10021/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10021/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10022/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10022/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10023/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10023/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10024/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10024/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10025/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10025/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10026/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10026/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10027/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10027/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10028/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10028/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10029/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10029/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10030/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10030/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10031/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10031/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10032/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10032/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10033/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10033/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10034/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10034/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10035/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10035/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10036/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10036/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10037/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10037/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10038/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10038/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10039/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10039/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10040/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10040/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10041/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10041/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10042/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10042/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10043/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10043/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10044/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10044/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10045/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10045/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10046/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10046/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10047/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10047/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10048/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10048/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10049/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10049/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10050/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10050/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10051/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10051/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10052/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10052/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10053/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10053/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10054/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10054/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10055/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10055/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10056/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10056/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10057/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10057/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10058/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10058/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10059/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10059/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10060/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10060/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10061/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10061/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10062/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10062/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10063/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10063/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10064/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10064/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10065/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10065/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10066/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10066/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10067/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10067/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10068/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10068/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10069/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10069/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10070/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10070/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10071/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10071/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10072/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10072/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10073/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10073/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10074/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10074/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10075/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10075/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10076/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10076/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10077/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10077/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10078/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10078/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10079/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10079/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10080/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10080/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10081/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10081/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10082/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10082/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10083/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10083/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10084/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10084/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10085/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10085/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10086/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10086/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10087/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10087/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10088/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10088/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10089/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10089/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10090/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10090/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10091/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10091/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10092/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10092/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10093/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10093/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10094/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10094/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10095/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10095/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10096/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10096/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10097/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10097/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10098/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10098/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10099/dout output level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mul_8s_8ns_15_1_1_U10099/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10891/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10891/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10892/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10892/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10893/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10893/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10894/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10894/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10895/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10895/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10896/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10896/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10897/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10897/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10898/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10898/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10899/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10899/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10900/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10900/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10901/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10901/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10902/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10902/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10903/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10903/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10904/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10904/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10905/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10905/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10906/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10906/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10907/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10907/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10908/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10908/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10909/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10909/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10910/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10910/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10911/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10911/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10912/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10912/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10913/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10913/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10914/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10914/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10915/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10915/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10916/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10916/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10917/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10917/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10918/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10918/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10919/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10919/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10920/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10920/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10921/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10921/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10922/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10922/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10923/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10923/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10924/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10924/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10925/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10925/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10926/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10926/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10927/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10927/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10928/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10928/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10929/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10929/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10930/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10930/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10931/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10931/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10932/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10932/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10933/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10933/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10934/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10934/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10935/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10935/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10936/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10936/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10937/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10937/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10938/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10938/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10939/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10939/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10940/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10940/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10941/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10941/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10942/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10942/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10943/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10943/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10944/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10944/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10945/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10945/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10946/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10946/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10947/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10947/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10948/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10948/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10949/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10949/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10950/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10950/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10951/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10951/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10952/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10952/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10953/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10953/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10954/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10954/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10955/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10955/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10956/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10956/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10957/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10957/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10958/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10958/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10959/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10959/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10960/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10960/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10961/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10961/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10962/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10962/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10963/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10963/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10964/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10964/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10965/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10965/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10966/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10966/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10967/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10967/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10968/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10968/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10969/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10969/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10970/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10970/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10971/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10971/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10972/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10972/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10973/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10973/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10974/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10974/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10975/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10975/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10976/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10976/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10977/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10977/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10978/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10978/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10979/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10979/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10980/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10980/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10981/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10981/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10982/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10982/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10983/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10983/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10984/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10984/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10985/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10985/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10986/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10986/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10987/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10987/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10988/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10988/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10989/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10989/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10990/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/grp_kernel_fu_2340/myproject_U0/bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0/grp_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3771/grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_fu_3863/mac_muladd_8s_8ns_15s_15_4_1_U10990/alveo_hls4ml_mac_muladd_8s_8ns_15s_15_4_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp overlaps with pblock_dynamic_region: 0.20%, pblock_dynamic_SLR0: 0.20%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp_slr0 overlaps with pblock_dynamic_region: 0.56%, pblock_dynamic_SLR0: 0.56%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR0 overlaps with pblock_blp: 0.11%, pblock_blp_slr0: 0.11%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_region overlaps with pblock_blp: 0.04%, pblock_blp_slr0: 0.04%.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[5], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[6], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[10], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[23]... and (the first 15 of 1884 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr0's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[5], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[6], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[10], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[23]... and (the first 15 of 1819 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr2's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_2, level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_3, and level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state_reg[s_ready_i]
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*(~A2))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A2)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*(~A1))+((~A3)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A1)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*(~A2))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A5)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*(~A1))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*(~A1))+((~A3)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*(~A1))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A4)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1)+((~A1)*(~A4)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 198 net(s) have no routable loads. The problem bus(es) and/or net(s) are level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Div_d1, level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Gate_Div_d1, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.shift_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tdi_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tms_i... and (the first 15 of 105 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5205 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_dynamic_region" Reconfigurable Module "level0_i/ulp"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 608665792 bits.
Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
486 Infos, 601 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 01:00:14 ; elapsed = 00:30:23 . Memory (MB): peak = 32433.094 ; gain = 2121.992 ; free physical = 218424 ; free virtual = 362649
source /home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 03:25:46 2023...
[Sun Sep 17 03:25:52 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:02:52 ; elapsed = 08:08:13 . Memory (MB): peak = 5519.383 ; gain = 0.000 ; free physical = 241922 ; free virtual = 386051
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation '/home/user/yanlun/RAE/bidirectional_unroll/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
Check VPL, containing 1 checks, has run: 0 errors
[03:26:20] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 03:26:20 2023...
