verilog work "full_adder.v"
verilog work "testbench.v"
verilog work "e:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
