
---------- Begin Simulation Statistics ----------
final_tick                               143289435000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228611                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668484                       # Number of bytes of host memory used
host_op_rate                                   267078                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   437.42                       # Real time elapsed on the host
host_tick_rate                              327574926                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     116826593                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.143289                       # Number of seconds simulated
sim_ticks                                143289435000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     116826593                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.432894                       # CPI: cycles per instruction
system.cpu.discardedOps                        504060                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         7616711                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.697888                       # IPC: instructions per cycle
system.cpu.numCycles                        143289435                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                65231396     55.84%     55.84% # Class of committed instruction
system.cpu.op_class_0::IntMult                 602374      0.52%     56.35% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            783705      0.67%     57.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     57.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            769156      0.66%     57.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            311548      0.27%     57.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv            152211      0.13%     58.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           950762      0.81%     58.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            86008      0.07%     58.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         12802      0.01%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               30319972     25.95%     84.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite              17605374     15.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                116826593                       # Class of committed instruction
system.cpu.tickCycles                       135672724                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5651                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        21714                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       332736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666838                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6105792                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5267159                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            188554                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3813777                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3808807                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.869683                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  257444                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          154323                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                236                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           154087                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          199                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47270682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47270682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47295600                       # number of overall hits
system.cpu.dcache.overall_hits::total        47295600                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       512502                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         512502                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       512804                       # number of overall misses
system.cpu.dcache.overall_misses::total        512804                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11990119000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11990119000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11990119000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11990119000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     47783184                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47783184                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     47808404                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47808404                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010726                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010726                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23395.262848                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23395.262848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23381.484934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23381.484934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       308271                       # number of writebacks
system.cpu.dcache.writebacks::total            308271                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       179920                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       179920                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       179920                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       179920                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       332582                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       332582                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       332876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       332876                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8457153000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8457153000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8470583000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8470583000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006960                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006960                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006963                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006963                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25428.775460                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25428.775460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25446.661820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25446.661820                       # average overall mshr miss latency
system.cpu.dcache.replacements                 332620                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     30173616                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30173616                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       135325                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        135325                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3721882000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3721882000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30308941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30308941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27503.284685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27503.284685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3565                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3565                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       131760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       131760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3355253000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3355253000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25464.883121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25464.883121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     17097066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17097066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       377177                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       377177                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8268237000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8268237000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     17474243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17474243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021585                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021585                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 21921.371133                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21921.371133                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       200822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       200822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5101900000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5101900000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011492                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011492                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25405.085100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25405.085100                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        24918                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         24918                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          302                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          302                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        25220                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        25220                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011975                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011975                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          294                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          294                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     13430000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     13430000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011657                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011657                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 45680.272109                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 45680.272109                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.822291                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47628808                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            332876                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.082734                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.822291                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          95950348                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         95950348                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37766310                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17246761                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          14151292                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     15475722                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15475722                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15475722                       # number of overall hits
system.cpu.icache.overall_hits::total        15475722                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1226                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1226                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1226                       # number of overall misses
system.cpu.icache.overall_misses::total          1226                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    121862000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    121862000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    121862000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    121862000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15476948                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15476948                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15476948                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15476948                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99398.042414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99398.042414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99398.042414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99398.042414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1226                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1226                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1226                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1226                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    119410000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    119410000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    119410000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    119410000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97398.042414                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97398.042414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97398.042414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97398.042414                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15475722                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15475722                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1226                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1226                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    121862000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    121862000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15476948                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15476948                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99398.042414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99398.042414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    119410000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    119410000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97398.042414                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97398.042414                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1107.501275                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15476948                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1226                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12623.938010                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1107.501275                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.540772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.540772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1110                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30955122                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30955122                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 143289435000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread17522.numOps               116826593                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               328398                       # number of demand (read+write) hits
system.l2.demand_hits::total                   328444                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  46                       # number of overall hits
system.l2.overall_hits::.cpu.data              328398                       # number of overall hits
system.l2.overall_hits::total                  328444                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1180                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4478                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5658                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1180                       # number of overall misses
system.l2.overall_misses::.cpu.data              4478                       # number of overall misses
system.l2.overall_misses::total                  5658                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    114679000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    436564000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        551243000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    114679000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    436564000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       551243000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           332876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               334102                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          332876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              334102                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.962480                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.013452                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016935                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.962480                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.013452                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016935                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97185.593220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97490.844127                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97427.182750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97185.593220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97490.844127                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97427.182750                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5651                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5651                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     91018000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    346685000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    437703000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     91018000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    346685000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    437703000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.960848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.013437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016914                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.960848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.013437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.016914                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77264.855688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77506.147999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77455.848522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77264.855688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77506.147999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77455.848522                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       308271                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           308271                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       308271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       308271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          113                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              113                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          113                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          113                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            197641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                197641                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3681                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3681                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    355893000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     355893000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        201322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            201322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.018284                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018284                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96683.781581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96683.781581                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    282273000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    282273000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.018284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76683.781581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76683.781581                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    114679000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    114679000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1226                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1226                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.962480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.962480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97185.593220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97185.593220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     91018000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91018000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.960848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77264.855688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77264.855688                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        130757                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            130757                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     80671000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     80671000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       131554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        131554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006058                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006058                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101218.318695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101218.318695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     64412000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     64412000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81328.282828                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81328.282828                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5554.824159                       # Cycle average of tags in use
system.l2.tags.total_refs                      645117                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5651                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    114.159795                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1175.020097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4379.804062                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.035859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.133661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.169520                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5651                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5651                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.172455                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5166643                       # Number of tag accesses
system.l2.tags.data_accesses                  5166643                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               48098                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5651                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5651                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5651                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  361664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    9978708000                       # Total gap between requests
system.mem_ctrls.avgGap                    1765830.47                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        75392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       286272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 526151.840852746740                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1997858.390606397530                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1178                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4473                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30577250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    117185750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25956.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26198.47                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        75392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       286272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        361664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        75392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        75392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1178                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4473                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5651                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       526152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1997858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2524010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       526152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       526152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       526152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1997858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2524010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5651                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                41806750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              28255000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          147763000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7398.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26148.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4488                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1163                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   310.975064                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   205.242645                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   294.010330                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          312     26.83%     26.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          301     25.88%     52.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          196     16.85%     69.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          116      9.97%     79.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           77      6.62%     86.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           23      1.98%     88.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           10      0.86%     88.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           15      1.29%     90.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          113      9.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1163                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                361664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.524010                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4612440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2451570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       20827380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11310605280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2877582870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  52599915360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   66815994900                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.300917                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 136721157750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4784520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1783757250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3691380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1962015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       19520760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11310605280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2769668190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  52690790880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   66796238505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.163039                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 136958574000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4784520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1546341000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1970                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3681                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3681                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1970                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        11302                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11302                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       361664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  361664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5651                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5651    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5651                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             5651000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29923250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            132780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       308271                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           201322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          201322                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1226                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       131554                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2568                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       998372                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1000940                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        85888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     41033408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               41119296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           334102                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064992                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.246512                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 312388     93.50%     93.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21714      6.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             334102                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 143289435000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1283612000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3680997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         998632995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
