//
// Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
//
// On Wed Feb 19 09:25:28 EST 2020
//
//
// Ports:
// Name                         I/O  size props
// RDY_hart0_server_reset_request_put  O     1 reg
// hart0_server_reset_response_get  O     1 reg
// RDY_hart0_server_reset_response_get  O     1 reg
// imem_master_awvalid            O     1 reg
// imem_master_awid               O     4 reg
// imem_master_awaddr             O    64 reg
// imem_master_awlen              O     8 reg
// imem_master_awsize             O     3 reg
// imem_master_awburst            O     2 reg
// imem_master_awlock             O     1 reg
// imem_master_awcache            O     4 reg
// imem_master_awprot             O     3 reg
// imem_master_awqos              O     4 reg
// imem_master_awregion           O     4 reg
// imem_master_wvalid             O     1 reg
// imem_master_wdata              O    64 reg
// imem_master_wstrb              O     8 reg
// imem_master_wlast              O     1 reg
// imem_master_bready             O     1 reg
// imem_master_arvalid            O     1 reg
// imem_master_arid               O     4 reg
// imem_master_araddr             O    64 reg
// imem_master_arlen              O     8 reg
// imem_master_arsize             O     3 reg
// imem_master_arburst            O     2 reg
// imem_master_arlock             O     1 reg
// imem_master_arcache            O     4 reg
// imem_master_arprot             O     3 reg
// imem_master_arqos              O     4 reg
// imem_master_arregion           O     4 reg
// imem_master_rready             O     1 reg
// dmem_master_awvalid            O     1 reg
// dmem_master_awid               O     4 reg
// dmem_master_awaddr             O    64 reg
// dmem_master_awlen              O     8 reg
// dmem_master_awsize             O     3 reg
// dmem_master_awburst            O     2 reg
// dmem_master_awlock             O     1 reg
// dmem_master_awcache            O     4 reg
// dmem_master_awprot             O     3 reg
// dmem_master_awqos              O     4 reg
// dmem_master_awregion           O     4 reg
// dmem_master_wvalid             O     1 reg
// dmem_master_wdata              O    64 reg
// dmem_master_wstrb              O     8 reg
// dmem_master_wlast              O     1 reg
// dmem_master_bready             O     1 reg
// dmem_master_arvalid            O     1 reg
// dmem_master_arid               O     4 reg
// dmem_master_araddr             O    64 reg
// dmem_master_arlen              O     8 reg
// dmem_master_arsize             O     3 reg
// dmem_master_arburst            O     2 reg
// dmem_master_arlock             O     1 reg
// dmem_master_arcache            O     4 reg
// dmem_master_arprot             O     3 reg
// dmem_master_arqos              O     4 reg
// dmem_master_arregion           O     4 reg
// dmem_master_rready             O     1 reg
// RDY_set_verbosity              O     1 const
// trace_data_out_get             O   234 reg
// RDY_trace_data_out_get         O     1 reg
// RDY_hart0_server_run_halt_request_put  O     1 reg
// hart0_server_run_halt_response_get  O     1 reg
// RDY_hart0_server_run_halt_response_get  O     1 reg
// RDY_hart0_put_other_req_put    O     1 const
// RDY_hart0_gpr_mem_server_request_put  O     1 reg
// hart0_gpr_mem_server_response_get  O    33 reg
// RDY_hart0_gpr_mem_server_response_get  O     1 reg
// RDY_hart0_csr_mem_server_request_put  O     1 reg
// hart0_csr_mem_server_response_get  O    33 reg
// RDY_hart0_csr_mem_server_response_get  O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// hart0_server_reset_request_put  I     1 reg
// imem_master_awready            I     1
// imem_master_wready             I     1
// imem_master_bvalid             I     1
// imem_master_bid                I     4 reg
// imem_master_bresp              I     2 reg
// imem_master_arready            I     1
// imem_master_rvalid             I     1
// imem_master_rid                I     4 reg
// imem_master_rdata              I    64 reg
// imem_master_rresp              I     2 reg
// imem_master_rlast              I     1 reg
// dmem_master_awready            I     1
// dmem_master_wready             I     1
// dmem_master_bvalid             I     1
// dmem_master_bid                I     4 reg
// dmem_master_bresp              I     2 reg
// dmem_master_arready            I     1
// dmem_master_rvalid             I     1
// dmem_master_rid                I     4 reg
// dmem_master_rdata              I    64 reg
// dmem_master_rresp              I     2 reg
// dmem_master_rlast              I     1 reg
// m_external_interrupt_req_set_not_clear  I     1 reg
// s_external_interrupt_req_set_not_clear  I     1 reg
// software_interrupt_req_set_not_clear  I     1 reg
// timer_interrupt_req_set_not_clear  I     1 reg
// nmi_req_set_not_clear          I     1
// set_verbosity_verbosity        I     4
// set_verbosity_logdelay         I    64 reg
// hart0_server_run_halt_request_put  I     1 reg
// hart0_put_other_req_put        I     4
// hart0_gpr_mem_server_request_put  I    38 reg
// hart0_csr_mem_server_request_put  I    45 reg
// EN_hart0_server_reset_request_put  I     1
// EN_set_verbosity               I     1
// EN_hart0_server_run_halt_request_put  I     1
// EN_hart0_put_other_req_put     I     1
// EN_hart0_gpr_mem_server_request_put  I     1
// EN_hart0_csr_mem_server_request_put  I     1
// EN_hart0_server_reset_response_get  I     1
// EN_trace_data_out_get          I     1
// EN_hart0_server_run_halt_response_get  I     1
// EN_hart0_gpr_mem_server_response_get  I     1
// EN_hart0_csr_mem_server_response_get  I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkCPU(CLK,
	     RST_N,

	     hart0_server_reset_request_put,
	     EN_hart0_server_reset_request_put,
	     RDY_hart0_server_reset_request_put,

	     EN_hart0_server_reset_response_get,
	     hart0_server_reset_response_get,
	     RDY_hart0_server_reset_response_get,

	     imem_master_awvalid,

	     imem_master_awid,

	     imem_master_awaddr,

	     imem_master_awlen,

	     imem_master_awsize,

	     imem_master_awburst,

	     imem_master_awlock,

	     imem_master_awcache,

	     imem_master_awprot,

	     imem_master_awqos,

	     imem_master_awregion,

	     imem_master_awready,

	     imem_master_wvalid,

	     imem_master_wdata,

	     imem_master_wstrb,

	     imem_master_wlast,

	     imem_master_wready,

	     imem_master_bvalid,
	     imem_master_bid,
	     imem_master_bresp,

	     imem_master_bready,

	     imem_master_arvalid,

	     imem_master_arid,

	     imem_master_araddr,

	     imem_master_arlen,

	     imem_master_arsize,

	     imem_master_arburst,

	     imem_master_arlock,

	     imem_master_arcache,

	     imem_master_arprot,

	     imem_master_arqos,

	     imem_master_arregion,

	     imem_master_arready,

	     imem_master_rvalid,
	     imem_master_rid,
	     imem_master_rdata,
	     imem_master_rresp,
	     imem_master_rlast,

	     imem_master_rready,

	     dmem_master_awvalid,

	     dmem_master_awid,

	     dmem_master_awaddr,

	     dmem_master_awlen,

	     dmem_master_awsize,

	     dmem_master_awburst,

	     dmem_master_awlock,

	     dmem_master_awcache,

	     dmem_master_awprot,

	     dmem_master_awqos,

	     dmem_master_awregion,

	     dmem_master_awready,

	     dmem_master_wvalid,

	     dmem_master_wdata,

	     dmem_master_wstrb,

	     dmem_master_wlast,

	     dmem_master_wready,

	     dmem_master_bvalid,
	     dmem_master_bid,
	     dmem_master_bresp,

	     dmem_master_bready,

	     dmem_master_arvalid,

	     dmem_master_arid,

	     dmem_master_araddr,

	     dmem_master_arlen,

	     dmem_master_arsize,

	     dmem_master_arburst,

	     dmem_master_arlock,

	     dmem_master_arcache,

	     dmem_master_arprot,

	     dmem_master_arqos,

	     dmem_master_arregion,

	     dmem_master_arready,

	     dmem_master_rvalid,
	     dmem_master_rid,
	     dmem_master_rdata,
	     dmem_master_rresp,
	     dmem_master_rlast,

	     dmem_master_rready,

	     m_external_interrupt_req_set_not_clear,

	     s_external_interrupt_req_set_not_clear,

	     software_interrupt_req_set_not_clear,

	     timer_interrupt_req_set_not_clear,

	     nmi_req_set_not_clear,

	     set_verbosity_verbosity,
	     set_verbosity_logdelay,
	     EN_set_verbosity,
	     RDY_set_verbosity,

	     EN_trace_data_out_get,
	     trace_data_out_get,
	     RDY_trace_data_out_get,

	     hart0_server_run_halt_request_put,
	     EN_hart0_server_run_halt_request_put,
	     RDY_hart0_server_run_halt_request_put,

	     EN_hart0_server_run_halt_response_get,
	     hart0_server_run_halt_response_get,
	     RDY_hart0_server_run_halt_response_get,

	     hart0_put_other_req_put,
	     EN_hart0_put_other_req_put,
	     RDY_hart0_put_other_req_put,

	     hart0_gpr_mem_server_request_put,
	     EN_hart0_gpr_mem_server_request_put,
	     RDY_hart0_gpr_mem_server_request_put,

	     EN_hart0_gpr_mem_server_response_get,
	     hart0_gpr_mem_server_response_get,
	     RDY_hart0_gpr_mem_server_response_get,

	     hart0_csr_mem_server_request_put,
	     EN_hart0_csr_mem_server_request_put,
	     RDY_hart0_csr_mem_server_request_put,

	     EN_hart0_csr_mem_server_response_get,
	     hart0_csr_mem_server_response_get,
	     RDY_hart0_csr_mem_server_response_get);
  input  CLK;
  input  RST_N;

  // action method hart0_server_reset_request_put
  input  hart0_server_reset_request_put;
  input  EN_hart0_server_reset_request_put;
  output RDY_hart0_server_reset_request_put;

  // actionvalue method hart0_server_reset_response_get
  input  EN_hart0_server_reset_response_get;
  output hart0_server_reset_response_get;
  output RDY_hart0_server_reset_response_get;

  // value method imem_master_m_awvalid
  output imem_master_awvalid;

  // value method imem_master_m_awid
  output [3 : 0] imem_master_awid;

  // value method imem_master_m_awaddr
  output [63 : 0] imem_master_awaddr;

  // value method imem_master_m_awlen
  output [7 : 0] imem_master_awlen;

  // value method imem_master_m_awsize
  output [2 : 0] imem_master_awsize;

  // value method imem_master_m_awburst
  output [1 : 0] imem_master_awburst;

  // value method imem_master_m_awlock
  output imem_master_awlock;

  // value method imem_master_m_awcache
  output [3 : 0] imem_master_awcache;

  // value method imem_master_m_awprot
  output [2 : 0] imem_master_awprot;

  // value method imem_master_m_awqos
  output [3 : 0] imem_master_awqos;

  // value method imem_master_m_awregion
  output [3 : 0] imem_master_awregion;

  // value method imem_master_m_awuser

  // action method imem_master_m_awready
  input  imem_master_awready;

  // value method imem_master_m_wvalid
  output imem_master_wvalid;

  // value method imem_master_m_wdata
  output [63 : 0] imem_master_wdata;

  // value method imem_master_m_wstrb
  output [7 : 0] imem_master_wstrb;

  // value method imem_master_m_wlast
  output imem_master_wlast;

  // value method imem_master_m_wuser

  // action method imem_master_m_wready
  input  imem_master_wready;

  // action method imem_master_m_bvalid
  input  imem_master_bvalid;
  input  [3 : 0] imem_master_bid;
  input  [1 : 0] imem_master_bresp;

  // value method imem_master_m_bready
  output imem_master_bready;

  // value method imem_master_m_arvalid
  output imem_master_arvalid;

  // value method imem_master_m_arid
  output [3 : 0] imem_master_arid;

  // value method imem_master_m_araddr
  output [63 : 0] imem_master_araddr;

  // value method imem_master_m_arlen
  output [7 : 0] imem_master_arlen;

  // value method imem_master_m_arsize
  output [2 : 0] imem_master_arsize;

  // value method imem_master_m_arburst
  output [1 : 0] imem_master_arburst;

  // value method imem_master_m_arlock
  output imem_master_arlock;

  // value method imem_master_m_arcache
  output [3 : 0] imem_master_arcache;

  // value method imem_master_m_arprot
  output [2 : 0] imem_master_arprot;

  // value method imem_master_m_arqos
  output [3 : 0] imem_master_arqos;

  // value method imem_master_m_arregion
  output [3 : 0] imem_master_arregion;

  // value method imem_master_m_aruser

  // action method imem_master_m_arready
  input  imem_master_arready;

  // action method imem_master_m_rvalid
  input  imem_master_rvalid;
  input  [3 : 0] imem_master_rid;
  input  [63 : 0] imem_master_rdata;
  input  [1 : 0] imem_master_rresp;
  input  imem_master_rlast;

  // value method imem_master_m_rready
  output imem_master_rready;

  // value method dmem_master_m_awvalid
  output dmem_master_awvalid;

  // value method dmem_master_m_awid
  output [3 : 0] dmem_master_awid;

  // value method dmem_master_m_awaddr
  output [63 : 0] dmem_master_awaddr;

  // value method dmem_master_m_awlen
  output [7 : 0] dmem_master_awlen;

  // value method dmem_master_m_awsize
  output [2 : 0] dmem_master_awsize;

  // value method dmem_master_m_awburst
  output [1 : 0] dmem_master_awburst;

  // value method dmem_master_m_awlock
  output dmem_master_awlock;

  // value method dmem_master_m_awcache
  output [3 : 0] dmem_master_awcache;

  // value method dmem_master_m_awprot
  output [2 : 0] dmem_master_awprot;

  // value method dmem_master_m_awqos
  output [3 : 0] dmem_master_awqos;

  // value method dmem_master_m_awregion
  output [3 : 0] dmem_master_awregion;

  // value method dmem_master_m_awuser

  // action method dmem_master_m_awready
  input  dmem_master_awready;

  // value method dmem_master_m_wvalid
  output dmem_master_wvalid;

  // value method dmem_master_m_wdata
  output [63 : 0] dmem_master_wdata;

  // value method dmem_master_m_wstrb
  output [7 : 0] dmem_master_wstrb;

  // value method dmem_master_m_wlast
  output dmem_master_wlast;

  // value method dmem_master_m_wuser

  // action method dmem_master_m_wready
  input  dmem_master_wready;

  // action method dmem_master_m_bvalid
  input  dmem_master_bvalid;
  input  [3 : 0] dmem_master_bid;
  input  [1 : 0] dmem_master_bresp;

  // value method dmem_master_m_bready
  output dmem_master_bready;

  // value method dmem_master_m_arvalid
  output dmem_master_arvalid;

  // value method dmem_master_m_arid
  output [3 : 0] dmem_master_arid;

  // value method dmem_master_m_araddr
  output [63 : 0] dmem_master_araddr;

  // value method dmem_master_m_arlen
  output [7 : 0] dmem_master_arlen;

  // value method dmem_master_m_arsize
  output [2 : 0] dmem_master_arsize;

  // value method dmem_master_m_arburst
  output [1 : 0] dmem_master_arburst;

  // value method dmem_master_m_arlock
  output dmem_master_arlock;

  // value method dmem_master_m_arcache
  output [3 : 0] dmem_master_arcache;

  // value method dmem_master_m_arprot
  output [2 : 0] dmem_master_arprot;

  // value method dmem_master_m_arqos
  output [3 : 0] dmem_master_arqos;

  // value method dmem_master_m_arregion
  output [3 : 0] dmem_master_arregion;

  // value method dmem_master_m_aruser

  // action method dmem_master_m_arready
  input  dmem_master_arready;

  // action method dmem_master_m_rvalid
  input  dmem_master_rvalid;
  input  [3 : 0] dmem_master_rid;
  input  [63 : 0] dmem_master_rdata;
  input  [1 : 0] dmem_master_rresp;
  input  dmem_master_rlast;

  // value method dmem_master_m_rready
  output dmem_master_rready;

  // action method m_external_interrupt_req
  input  m_external_interrupt_req_set_not_clear;

  // action method s_external_interrupt_req
  input  s_external_interrupt_req_set_not_clear;

  // action method software_interrupt_req
  input  software_interrupt_req_set_not_clear;

  // action method timer_interrupt_req
  input  timer_interrupt_req_set_not_clear;

  // action method nmi_req
  input  nmi_req_set_not_clear;

  // action method set_verbosity
  input  [3 : 0] set_verbosity_verbosity;
  input  [63 : 0] set_verbosity_logdelay;
  input  EN_set_verbosity;
  output RDY_set_verbosity;

  // actionvalue method trace_data_out_get
  input  EN_trace_data_out_get;
  output [233 : 0] trace_data_out_get;
  output RDY_trace_data_out_get;

  // action method hart0_server_run_halt_request_put
  input  hart0_server_run_halt_request_put;
  input  EN_hart0_server_run_halt_request_put;
  output RDY_hart0_server_run_halt_request_put;

  // actionvalue method hart0_server_run_halt_response_get
  input  EN_hart0_server_run_halt_response_get;
  output hart0_server_run_halt_response_get;
  output RDY_hart0_server_run_halt_response_get;

  // action method hart0_put_other_req_put
  input  [3 : 0] hart0_put_other_req_put;
  input  EN_hart0_put_other_req_put;
  output RDY_hart0_put_other_req_put;

  // action method hart0_gpr_mem_server_request_put
  input  [37 : 0] hart0_gpr_mem_server_request_put;
  input  EN_hart0_gpr_mem_server_request_put;
  output RDY_hart0_gpr_mem_server_request_put;

  // actionvalue method hart0_gpr_mem_server_response_get
  input  EN_hart0_gpr_mem_server_response_get;
  output [32 : 0] hart0_gpr_mem_server_response_get;
  output RDY_hart0_gpr_mem_server_response_get;

  // action method hart0_csr_mem_server_request_put
  input  [44 : 0] hart0_csr_mem_server_request_put;
  input  EN_hart0_csr_mem_server_request_put;
  output RDY_hart0_csr_mem_server_request_put;

  // actionvalue method hart0_csr_mem_server_response_get
  input  EN_hart0_csr_mem_server_response_get;
  output [32 : 0] hart0_csr_mem_server_response_get;
  output RDY_hart0_csr_mem_server_response_get;

  // signals for module outputs
  wire [233 : 0] trace_data_out_get;
  wire [63 : 0] dmem_master_araddr,
		dmem_master_awaddr,
		dmem_master_wdata,
		imem_master_araddr,
		imem_master_awaddr,
		imem_master_wdata;
  wire [32 : 0] hart0_csr_mem_server_response_get,
		hart0_gpr_mem_server_response_get;
  wire [7 : 0] dmem_master_arlen,
	       dmem_master_awlen,
	       dmem_master_wstrb,
	       imem_master_arlen,
	       imem_master_awlen,
	       imem_master_wstrb;
  wire [3 : 0] dmem_master_arcache,
	       dmem_master_arid,
	       dmem_master_arqos,
	       dmem_master_arregion,
	       dmem_master_awcache,
	       dmem_master_awid,
	       dmem_master_awqos,
	       dmem_master_awregion,
	       imem_master_arcache,
	       imem_master_arid,
	       imem_master_arqos,
	       imem_master_arregion,
	       imem_master_awcache,
	       imem_master_awid,
	       imem_master_awqos,
	       imem_master_awregion;
  wire [2 : 0] dmem_master_arprot,
	       dmem_master_arsize,
	       dmem_master_awprot,
	       dmem_master_awsize,
	       imem_master_arprot,
	       imem_master_arsize,
	       imem_master_awprot,
	       imem_master_awsize;
  wire [1 : 0] dmem_master_arburst,
	       dmem_master_awburst,
	       imem_master_arburst,
	       imem_master_awburst;
  wire RDY_hart0_csr_mem_server_request_put,
       RDY_hart0_csr_mem_server_response_get,
       RDY_hart0_gpr_mem_server_request_put,
       RDY_hart0_gpr_mem_server_response_get,
       RDY_hart0_put_other_req_put,
       RDY_hart0_server_reset_request_put,
       RDY_hart0_server_reset_response_get,
       RDY_hart0_server_run_halt_request_put,
       RDY_hart0_server_run_halt_response_get,
       RDY_set_verbosity,
       RDY_trace_data_out_get,
       dmem_master_arlock,
       dmem_master_arvalid,
       dmem_master_awlock,
       dmem_master_awvalid,
       dmem_master_bready,
       dmem_master_rready,
       dmem_master_wlast,
       dmem_master_wvalid,
       hart0_server_reset_response_get,
       hart0_server_run_halt_response_get,
       imem_master_arlock,
       imem_master_arvalid,
       imem_master_awlock,
       imem_master_awvalid,
       imem_master_bready,
       imem_master_rready,
       imem_master_wlast,
       imem_master_wvalid;

  // register cfg_logdelay
  reg [63 : 0] cfg_logdelay;
  wire [63 : 0] cfg_logdelay$D_IN;
  wire cfg_logdelay$EN;

  // register cfg_verbosity
  reg [3 : 0] cfg_verbosity;
  wire [3 : 0] cfg_verbosity$D_IN;
  wire cfg_verbosity$EN;

  // register imem_rg_f3
  reg [2 : 0] imem_rg_f3;
  wire [2 : 0] imem_rg_f3$D_IN;
  wire imem_rg_f3$EN;

  // register imem_rg_instr_15_0
  reg [15 : 0] imem_rg_instr_15_0;
  wire [15 : 0] imem_rg_instr_15_0$D_IN;
  wire imem_rg_instr_15_0$EN;

  // register imem_rg_mstatus_MXR
  reg imem_rg_mstatus_MXR;
  wire imem_rg_mstatus_MXR$D_IN, imem_rg_mstatus_MXR$EN;

  // register imem_rg_pc
  reg [31 : 0] imem_rg_pc;
  reg [31 : 0] imem_rg_pc$D_IN;
  wire imem_rg_pc$EN;

  // register imem_rg_priv
  reg [1 : 0] imem_rg_priv;
  wire [1 : 0] imem_rg_priv$D_IN;
  wire imem_rg_priv$EN;

  // register imem_rg_satp
  reg [31 : 0] imem_rg_satp;
  wire [31 : 0] imem_rg_satp$D_IN;
  wire imem_rg_satp$EN;

  // register imem_rg_sstatus_SUM
  reg imem_rg_sstatus_SUM;
  wire imem_rg_sstatus_SUM$D_IN, imem_rg_sstatus_SUM$EN;

  // register imem_rg_tval
  reg [31 : 0] imem_rg_tval;
  reg [31 : 0] imem_rg_tval$D_IN;
  wire imem_rg_tval$EN;

  // register rg_csr_pc
  reg [31 : 0] rg_csr_pc;
  wire [31 : 0] rg_csr_pc$D_IN;
  wire rg_csr_pc$EN;

  // register rg_csr_val1
  reg [31 : 0] rg_csr_val1;
  wire [31 : 0] rg_csr_val1$D_IN;
  wire rg_csr_val1$EN;

  // register rg_cur_priv
  reg [1 : 0] rg_cur_priv;
  reg [1 : 0] rg_cur_priv$D_IN;
  wire rg_cur_priv$EN;

  // register rg_mstatus_MXR
  reg rg_mstatus_MXR;
  wire rg_mstatus_MXR$D_IN, rg_mstatus_MXR$EN;

  // register rg_next_pc
  reg [31 : 0] rg_next_pc;
  reg [31 : 0] rg_next_pc$D_IN;
  wire rg_next_pc$EN;

  // register rg_prev_mip
  reg [31 : 0] rg_prev_mip;
  wire [31 : 0] rg_prev_mip$D_IN;
  wire rg_prev_mip$EN;

  // register rg_run_on_reset
  reg rg_run_on_reset;
  wire rg_run_on_reset$D_IN, rg_run_on_reset$EN;

  // register rg_sstatus_SUM
  reg rg_sstatus_SUM;
  wire rg_sstatus_SUM$D_IN, rg_sstatus_SUM$EN;

  // register rg_start_CPI_cycles
  reg [63 : 0] rg_start_CPI_cycles;
  wire [63 : 0] rg_start_CPI_cycles$D_IN;
  wire rg_start_CPI_cycles$EN;

  // register rg_start_CPI_instrs
  reg [63 : 0] rg_start_CPI_instrs;
  wire [63 : 0] rg_start_CPI_instrs$D_IN;
  wire rg_start_CPI_instrs$EN;

  // register rg_state
  reg [3 : 0] rg_state;
  reg [3 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // register rg_step_count
  reg rg_step_count;
  wire rg_step_count$D_IN, rg_step_count$EN;

  // register rg_stop_req
  reg rg_stop_req;
  wire rg_stop_req$D_IN, rg_stop_req$EN;

  // register rg_trap_info
  reg [68 : 0] rg_trap_info;
  reg [68 : 0] rg_trap_info$D_IN;
  wire rg_trap_info$EN;

  // register rg_trap_instr
  reg [31 : 0] rg_trap_instr;
  wire [31 : 0] rg_trap_instr$D_IN;
  wire rg_trap_instr$EN;

  // register rg_trap_interrupt
  reg rg_trap_interrupt;
  wire rg_trap_interrupt$D_IN, rg_trap_interrupt$EN;

  // register rg_trap_trace_data
  reg [233 : 0] rg_trap_trace_data;
  wire [233 : 0] rg_trap_trace_data$D_IN;
  wire rg_trap_trace_data$EN;

  // register stage1_rg_full
  reg stage1_rg_full;
  reg stage1_rg_full$D_IN;
  wire stage1_rg_full$EN;

  // register stage2_rg_full
  reg stage2_rg_full;
  reg stage2_rg_full$D_IN;
  wire stage2_rg_full$EN;

  // register stage2_rg_resetting
  reg stage2_rg_resetting;
  wire stage2_rg_resetting$D_IN, stage2_rg_resetting$EN;

  // register stage2_rg_stage2
  reg [499 : 0] stage2_rg_stage2;
  wire [499 : 0] stage2_rg_stage2$D_IN;
  wire stage2_rg_stage2$EN;

  // register stage3_rg_full
  reg stage3_rg_full;
  reg stage3_rg_full$D_IN;
  wire stage3_rg_full$EN;

  // register stage3_rg_stage3
  reg [135 : 0] stage3_rg_stage3;
  wire [135 : 0] stage3_rg_stage3$D_IN;
  wire stage3_rg_stage3$EN;

  // register tagger_tp_m1_initialized
  reg tagger_tp_m1_initialized;
  wire tagger_tp_m1_initialized$D_IN, tagger_tp_m1_initialized$EN;

  // ports of submodule csr_regfile
  reg [31 : 0] csr_regfile$mav_csr_write_word;
  reg [2 : 0] csr_regfile$write_dcsr_cause_priv_cause;
  reg [1 : 0] csr_regfile$csr_ret_actions_from_priv;
  wire [97 : 0] csr_regfile$csr_trap_actions;
  wire [65 : 0] csr_regfile$csr_ret_actions;
  wire [63 : 0] csr_regfile$read_csr_mcycle, csr_regfile$read_csr_minstret;
  wire [32 : 0] csr_regfile$read_csr, csr_regfile$read_csr_port2;
  wire [31 : 0] csr_regfile$csr_mip_read,
		csr_regfile$csr_trap_actions_pc,
		csr_regfile$csr_trap_actions_xtval,
		csr_regfile$mav_csr_write,
		csr_regfile$read_dpc,
		csr_regfile$read_mstatus,
		csr_regfile$read_satp,
		csr_regfile$read_tag_ctrl,
		csr_regfile$write_dpc_pc;
  wire [27 : 0] csr_regfile$read_misa;
  wire [11 : 0] csr_regfile$access_permitted_1_csr_addr,
		csr_regfile$access_permitted_2_csr_addr,
		csr_regfile$csr_counter_read_fault_csr_addr,
		csr_regfile$mav_csr_write_csr_addr,
		csr_regfile$mav_read_csr_csr_addr,
		csr_regfile$read_csr_csr_addr,
		csr_regfile$read_csr_port2_csr_addr;
  wire [5 : 0] csr_regfile$interrupt_pending;
  wire [4 : 0] csr_regfile$csr_trap_actions_exc_code;
  wire [1 : 0] csr_regfile$access_permitted_1_priv,
	       csr_regfile$access_permitted_2_priv,
	       csr_regfile$csr_counter_read_fault_priv,
	       csr_regfile$csr_trap_actions_from_priv,
	       csr_regfile$dcsr_break_enters_debug_cur_priv,
	       csr_regfile$interrupt_pending_cur_priv,
	       csr_regfile$write_dcsr_cause_priv_priv;
  wire csr_regfile$EN_csr_minstret_incr,
       csr_regfile$EN_csr_ret_actions,
       csr_regfile$EN_csr_trap_actions,
       csr_regfile$EN_debug,
       csr_regfile$EN_mav_csr_write,
       csr_regfile$EN_mav_read_csr,
       csr_regfile$EN_server_reset_request_put,
       csr_regfile$EN_server_reset_response_get,
       csr_regfile$EN_write_dcsr_cause_priv,
       csr_regfile$EN_write_dpc,
       csr_regfile$RDY_server_reset_request_put,
       csr_regfile$RDY_server_reset_response_get,
       csr_regfile$access_permitted_1,
       csr_regfile$access_permitted_1_read_not_write,
       csr_regfile$access_permitted_2,
       csr_regfile$access_permitted_2_read_not_write,
       csr_regfile$csr_trap_actions_interrupt,
       csr_regfile$csr_trap_actions_nmi,
       csr_regfile$dcsr_break_enters_debug,
       csr_regfile$m_external_interrupt_req_set_not_clear,
       csr_regfile$nmi_pending,
       csr_regfile$nmi_req_set_not_clear,
       csr_regfile$read_dcsr_step,
       csr_regfile$s_external_interrupt_req_set_not_clear,
       csr_regfile$software_interrupt_req_set_not_clear,
       csr_regfile$timer_interrupt_req_set_not_clear,
       csr_regfile$wfi_resume;

  // ports of submodule f_csr_reqs
  wire [44 : 0] f_csr_reqs$D_IN, f_csr_reqs$D_OUT;
  wire f_csr_reqs$CLR,
       f_csr_reqs$DEQ,
       f_csr_reqs$EMPTY_N,
       f_csr_reqs$ENQ,
       f_csr_reqs$FULL_N;

  // ports of submodule f_csr_rsps
  reg [32 : 0] f_csr_rsps$D_IN;
  wire [32 : 0] f_csr_rsps$D_OUT;
  wire f_csr_rsps$CLR,
       f_csr_rsps$DEQ,
       f_csr_rsps$EMPTY_N,
       f_csr_rsps$ENQ,
       f_csr_rsps$FULL_N;

  // ports of submodule f_gpr_reqs
  wire [37 : 0] f_gpr_reqs$D_IN, f_gpr_reqs$D_OUT;
  wire f_gpr_reqs$CLR,
       f_gpr_reqs$DEQ,
       f_gpr_reqs$EMPTY_N,
       f_gpr_reqs$ENQ,
       f_gpr_reqs$FULL_N;

  // ports of submodule f_gpr_rsps
  reg [32 : 0] f_gpr_rsps$D_IN;
  wire [32 : 0] f_gpr_rsps$D_OUT;
  wire f_gpr_rsps$CLR,
       f_gpr_rsps$DEQ,
       f_gpr_rsps$EMPTY_N,
       f_gpr_rsps$ENQ,
       f_gpr_rsps$FULL_N;

  // ports of submodule f_reset_reqs
  wire f_reset_reqs$CLR,
       f_reset_reqs$DEQ,
       f_reset_reqs$D_IN,
       f_reset_reqs$D_OUT,
       f_reset_reqs$EMPTY_N,
       f_reset_reqs$ENQ,
       f_reset_reqs$FULL_N;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$D_IN,
       f_reset_rsps$D_OUT,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule f_run_halt_reqs
  wire f_run_halt_reqs$CLR,
       f_run_halt_reqs$DEQ,
       f_run_halt_reqs$D_IN,
       f_run_halt_reqs$D_OUT,
       f_run_halt_reqs$EMPTY_N,
       f_run_halt_reqs$ENQ,
       f_run_halt_reqs$FULL_N;

  // ports of submodule f_run_halt_rsps
  wire f_run_halt_rsps$CLR,
       f_run_halt_rsps$DEQ,
       f_run_halt_rsps$D_IN,
       f_run_halt_rsps$D_OUT,
       f_run_halt_rsps$EMPTY_N,
       f_run_halt_rsps$ENQ,
       f_run_halt_rsps$FULL_N;

  // ports of submodule f_trace_data
  reg [233 : 0] f_trace_data$D_IN;
  wire [233 : 0] f_trace_data$D_OUT;
  wire f_trace_data$CLR,
       f_trace_data$DEQ,
       f_trace_data$EMPTY_N,
       f_trace_data$ENQ,
       f_trace_data$FULL_N;

  // ports of submodule gpr_regfile
  reg [63 : 0] gpr_regfile$write_rd_rd_val;
  reg [4 : 0] gpr_regfile$write_rd_rd;
  wire [63 : 0] gpr_regfile$read_rs1,
		gpr_regfile$read_rs1_port2,
		gpr_regfile$read_rs2;
  wire [4 : 0] gpr_regfile$read_rs1_port2_rs1,
	       gpr_regfile$read_rs1_rs1,
	       gpr_regfile$read_rs2_rs2;
  wire gpr_regfile$EN_server_reset_request_put,
       gpr_regfile$EN_server_reset_response_get,
       gpr_regfile$EN_write_rd,
       gpr_regfile$RDY_server_reset_request_put,
       gpr_regfile$RDY_server_reset_response_get,
       gpr_regfile$write_rd_write_tag_only;

  // ports of submodule near_mem
  reg [31 : 0] near_mem$imem_req_addr;
  reg [1 : 0] near_mem$dmem_req_op;
  reg near_mem$imem_req_mstatus_MXR, near_mem$imem_req_sstatus_SUM;
  wire [63 : 0] near_mem$dmem_master_araddr,
		near_mem$dmem_master_awaddr,
		near_mem$dmem_master_rdata,
		near_mem$dmem_master_wdata,
		near_mem$dmem_req_store_value,
		near_mem$dmem_word64,
		near_mem$imem_master_araddr,
		near_mem$imem_master_awaddr,
		near_mem$imem_master_rdata,
		near_mem$imem_master_wdata;
  wire [31 : 0] near_mem$dmem_req_addr,
		near_mem$dmem_req_satp,
		near_mem$imem_instr,
		near_mem$imem_pc,
		near_mem$imem_req_satp,
		near_mem$pmp_csrs_pmpaddr_write_addr,
		near_mem$pmp_csrs_pmpcfg_write_x;
  wire [7 : 0] near_mem$dmem_master_arlen,
	       near_mem$dmem_master_awlen,
	       near_mem$dmem_master_wstrb,
	       near_mem$imem_master_arlen,
	       near_mem$imem_master_awlen,
	       near_mem$imem_master_wstrb,
	       near_mem$server_fence_request_put;
  wire [6 : 0] near_mem$dmem_req_amo_funct7;
  wire [4 : 0] near_mem$dmem_exc_code, near_mem$imem_exc_code;
  wire [3 : 0] near_mem$dmem_master_arcache,
	       near_mem$dmem_master_arid,
	       near_mem$dmem_master_arqos,
	       near_mem$dmem_master_arregion,
	       near_mem$dmem_master_awcache,
	       near_mem$dmem_master_awid,
	       near_mem$dmem_master_awqos,
	       near_mem$dmem_master_awregion,
	       near_mem$dmem_master_bid,
	       near_mem$dmem_master_rid,
	       near_mem$imem_master_arcache,
	       near_mem$imem_master_arid,
	       near_mem$imem_master_arqos,
	       near_mem$imem_master_arregion,
	       near_mem$imem_master_awcache,
	       near_mem$imem_master_awid,
	       near_mem$imem_master_awqos,
	       near_mem$imem_master_awregion,
	       near_mem$imem_master_bid,
	       near_mem$imem_master_rid,
	       near_mem$pmp_csrs_pmpaddr_read_j,
	       near_mem$pmp_csrs_pmpaddr_write_j;
  wire [2 : 0] near_mem$dmem_master_arprot,
	       near_mem$dmem_master_arsize,
	       near_mem$dmem_master_awprot,
	       near_mem$dmem_master_awsize,
	       near_mem$dmem_req_f3,
	       near_mem$imem_master_arprot,
	       near_mem$imem_master_arsize,
	       near_mem$imem_master_awprot,
	       near_mem$imem_master_awsize,
	       near_mem$imem_req_f3;
  wire [1 : 0] near_mem$dmem_master_arburst,
	       near_mem$dmem_master_awburst,
	       near_mem$dmem_master_bresp,
	       near_mem$dmem_master_rresp,
	       near_mem$dmem_req_priv,
	       near_mem$imem_master_arburst,
	       near_mem$imem_master_awburst,
	       near_mem$imem_master_bresp,
	       near_mem$imem_master_rresp,
	       near_mem$imem_req_priv,
	       near_mem$pmp_csrs_pmpcfg_read_j,
	       near_mem$pmp_csrs_pmpcfg_write_j;
  wire near_mem$EN_dmem_req,
       near_mem$EN_imem_req,
       near_mem$EN_pmp_csrs_pmpaddr_write,
       near_mem$EN_pmp_csrs_pmpcfg_write,
       near_mem$EN_server_fence_i_request_put,
       near_mem$EN_server_fence_i_response_get,
       near_mem$EN_server_fence_request_put,
       near_mem$EN_server_fence_response_get,
       near_mem$EN_server_reset_request_put,
       near_mem$EN_server_reset_response_get,
       near_mem$EN_sfence_vma,
       near_mem$RDY_server_fence_i_request_put,
       near_mem$RDY_server_fence_i_response_get,
       near_mem$RDY_server_fence_request_put,
       near_mem$RDY_server_fence_response_get,
       near_mem$RDY_server_reset_request_put,
       near_mem$RDY_server_reset_response_get,
       near_mem$dmem_exc,
       near_mem$dmem_master_arlock,
       near_mem$dmem_master_arready,
       near_mem$dmem_master_arvalid,
       near_mem$dmem_master_awlock,
       near_mem$dmem_master_awready,
       near_mem$dmem_master_awvalid,
       near_mem$dmem_master_bready,
       near_mem$dmem_master_bvalid,
       near_mem$dmem_master_rlast,
       near_mem$dmem_master_rready,
       near_mem$dmem_master_rvalid,
       near_mem$dmem_master_wlast,
       near_mem$dmem_master_wready,
       near_mem$dmem_master_wvalid,
       near_mem$dmem_req_mstatus_MXR,
       near_mem$dmem_req_sstatus_SUM,
       near_mem$dmem_valid,
       near_mem$imem_exc,
       near_mem$imem_is_i32_not_i16,
       near_mem$imem_master_arlock,
       near_mem$imem_master_arready,
       near_mem$imem_master_arvalid,
       near_mem$imem_master_awlock,
       near_mem$imem_master_awready,
       near_mem$imem_master_awvalid,
       near_mem$imem_master_bready,
       near_mem$imem_master_bvalid,
       near_mem$imem_master_rlast,
       near_mem$imem_master_rready,
       near_mem$imem_master_rvalid,
       near_mem$imem_master_wlast,
       near_mem$imem_master_wready,
       near_mem$imem_master_wvalid,
       near_mem$imem_valid;

  // ports of submodule soc_map
  wire [63 : 0] soc_map$m_is_IO_addr_addr,
		soc_map$m_is_mem_addr_addr,
		soc_map$m_is_near_mem_IO_addr_addr,
		soc_map$m_pc_reset_value;

  // ports of submodule stage1_f_reset_reqs
  wire stage1_f_reset_reqs$CLR,
       stage1_f_reset_reqs$DEQ,
       stage1_f_reset_reqs$EMPTY_N,
       stage1_f_reset_reqs$ENQ,
       stage1_f_reset_reqs$FULL_N;

  // ports of submodule stage1_f_reset_rsps
  wire stage1_f_reset_rsps$CLR,
       stage1_f_reset_rsps$DEQ,
       stage1_f_reset_rsps$EMPTY_N,
       stage1_f_reset_rsps$ENQ,
       stage1_f_reset_rsps$FULL_N;

  // ports of submodule stage2_f_reset_reqs
  wire stage2_f_reset_reqs$CLR,
       stage2_f_reset_reqs$DEQ,
       stage2_f_reset_reqs$EMPTY_N,
       stage2_f_reset_reqs$ENQ,
       stage2_f_reset_reqs$FULL_N;

  // ports of submodule stage2_f_reset_rsps
  wire stage2_f_reset_rsps$CLR,
       stage2_f_reset_rsps$DEQ,
       stage2_f_reset_rsps$EMPTY_N,
       stage2_f_reset_rsps$ENQ,
       stage2_f_reset_rsps$FULL_N;

  // ports of submodule stage2_mbox
  wire [31 : 0] stage2_mbox$req_v1, stage2_mbox$req_v2, stage2_mbox$word;
  wire [3 : 0] stage2_mbox$set_verbosity_verbosity;
  wire [2 : 0] stage2_mbox$req_f3;
  wire stage2_mbox$EN_req,
       stage2_mbox$EN_req_reset,
       stage2_mbox$EN_rsp_reset,
       stage2_mbox$EN_set_verbosity,
       stage2_mbox$req_is_OP_not_OP_32,
       stage2_mbox$valid;

  // ports of submodule stage3_f_reset_reqs
  wire stage3_f_reset_reqs$CLR,
       stage3_f_reset_reqs$DEQ,
       stage3_f_reset_reqs$EMPTY_N,
       stage3_f_reset_reqs$ENQ,
       stage3_f_reset_reqs$FULL_N;

  // ports of submodule stage3_f_reset_rsps
  wire stage3_f_reset_rsps$CLR,
       stage3_f_reset_rsps$DEQ,
       stage3_f_reset_rsps$EMPTY_N,
       stage3_f_reset_rsps$ENQ,
       stage3_f_reset_rsps$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_imem_rl_assert_fail,
       CAN_FIRE_RL_imem_rl_fetch_next_32b,
       CAN_FIRE_RL_rl_BREAK_cache_flush_finish,
       CAN_FIRE_RL_rl_WFI_resume,
       CAN_FIRE_RL_rl_debug_csr_access_busy,
       CAN_FIRE_RL_rl_debug_gpr_access_busy,
       CAN_FIRE_RL_rl_debug_halt,
       CAN_FIRE_RL_rl_debug_halt_redundant,
       CAN_FIRE_RL_rl_debug_read_csr,
       CAN_FIRE_RL_rl_debug_read_gpr,
       CAN_FIRE_RL_rl_debug_run,
       CAN_FIRE_RL_rl_debug_run_redundant,
       CAN_FIRE_RL_rl_debug_write_csr,
       CAN_FIRE_RL_rl_debug_write_gpr,
       CAN_FIRE_RL_rl_finish_FENCE,
       CAN_FIRE_RL_rl_finish_FENCE_I,
       CAN_FIRE_RL_rl_finish_SFENCE_VMA,
       CAN_FIRE_RL_rl_pipe,
       CAN_FIRE_RL_rl_reset_complete,
       CAN_FIRE_RL_rl_reset_from_Debug_Module,
       CAN_FIRE_RL_rl_reset_from_WFI,
       CAN_FIRE_RL_rl_reset_start,
       CAN_FIRE_RL_rl_show_pipe,
       CAN_FIRE_RL_rl_stage1_CSRR_S_or_C,
       CAN_FIRE_RL_rl_stage1_CSRR_S_or_C_2,
       CAN_FIRE_RL_rl_stage1_CSRR_W,
       CAN_FIRE_RL_rl_stage1_CSRR_W_2,
       CAN_FIRE_RL_rl_stage1_FENCE,
       CAN_FIRE_RL_rl_stage1_FENCE_I,
       CAN_FIRE_RL_rl_stage1_SFENCE_VMA,
       CAN_FIRE_RL_rl_stage1_WFI,
       CAN_FIRE_RL_rl_stage1_interrupt,
       CAN_FIRE_RL_rl_stage1_mip_cmd,
       CAN_FIRE_RL_rl_stage1_restart_after_csrrx,
       CAN_FIRE_RL_rl_stage1_stop,
       CAN_FIRE_RL_rl_stage1_trap,
       CAN_FIRE_RL_rl_stage1_xRET,
       CAN_FIRE_RL_rl_stage2_nonpipe,
       CAN_FIRE_RL_rl_trap,
       CAN_FIRE_RL_rl_trap_BREAK_to_Debug_Mode,
       CAN_FIRE_RL_rl_trap_fetch,
       CAN_FIRE_RL_stage1_rl_reset,
       CAN_FIRE_RL_stage2_rl_reset_begin,
       CAN_FIRE_RL_stage2_rl_reset_end,
       CAN_FIRE_RL_stage3_rl_reset,
       CAN_FIRE_RL_tagger_tp_m1_rl_startup,
       CAN_FIRE_dmem_master_m_arready,
       CAN_FIRE_dmem_master_m_awready,
       CAN_FIRE_dmem_master_m_bvalid,
       CAN_FIRE_dmem_master_m_rvalid,
       CAN_FIRE_dmem_master_m_wready,
       CAN_FIRE_hart0_csr_mem_server_request_put,
       CAN_FIRE_hart0_csr_mem_server_response_get,
       CAN_FIRE_hart0_gpr_mem_server_request_put,
       CAN_FIRE_hart0_gpr_mem_server_response_get,
       CAN_FIRE_hart0_put_other_req_put,
       CAN_FIRE_hart0_server_reset_request_put,
       CAN_FIRE_hart0_server_reset_response_get,
       CAN_FIRE_hart0_server_run_halt_request_put,
       CAN_FIRE_hart0_server_run_halt_response_get,
       CAN_FIRE_imem_master_m_arready,
       CAN_FIRE_imem_master_m_awready,
       CAN_FIRE_imem_master_m_bvalid,
       CAN_FIRE_imem_master_m_rvalid,
       CAN_FIRE_imem_master_m_wready,
       CAN_FIRE_m_external_interrupt_req,
       CAN_FIRE_nmi_req,
       CAN_FIRE_s_external_interrupt_req,
       CAN_FIRE_set_verbosity,
       CAN_FIRE_software_interrupt_req,
       CAN_FIRE_timer_interrupt_req,
       CAN_FIRE_trace_data_out_get,
       WILL_FIRE_RL_imem_rl_assert_fail,
       WILL_FIRE_RL_imem_rl_fetch_next_32b,
       WILL_FIRE_RL_rl_BREAK_cache_flush_finish,
       WILL_FIRE_RL_rl_WFI_resume,
       WILL_FIRE_RL_rl_debug_csr_access_busy,
       WILL_FIRE_RL_rl_debug_gpr_access_busy,
       WILL_FIRE_RL_rl_debug_halt,
       WILL_FIRE_RL_rl_debug_halt_redundant,
       WILL_FIRE_RL_rl_debug_read_csr,
       WILL_FIRE_RL_rl_debug_read_gpr,
       WILL_FIRE_RL_rl_debug_run,
       WILL_FIRE_RL_rl_debug_run_redundant,
       WILL_FIRE_RL_rl_debug_write_csr,
       WILL_FIRE_RL_rl_debug_write_gpr,
       WILL_FIRE_RL_rl_finish_FENCE,
       WILL_FIRE_RL_rl_finish_FENCE_I,
       WILL_FIRE_RL_rl_finish_SFENCE_VMA,
       WILL_FIRE_RL_rl_pipe,
       WILL_FIRE_RL_rl_reset_complete,
       WILL_FIRE_RL_rl_reset_from_Debug_Module,
       WILL_FIRE_RL_rl_reset_from_WFI,
       WILL_FIRE_RL_rl_reset_start,
       WILL_FIRE_RL_rl_show_pipe,
       WILL_FIRE_RL_rl_stage1_CSRR_S_or_C,
       WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2,
       WILL_FIRE_RL_rl_stage1_CSRR_W,
       WILL_FIRE_RL_rl_stage1_CSRR_W_2,
       WILL_FIRE_RL_rl_stage1_FENCE,
       WILL_FIRE_RL_rl_stage1_FENCE_I,
       WILL_FIRE_RL_rl_stage1_SFENCE_VMA,
       WILL_FIRE_RL_rl_stage1_WFI,
       WILL_FIRE_RL_rl_stage1_interrupt,
       WILL_FIRE_RL_rl_stage1_mip_cmd,
       WILL_FIRE_RL_rl_stage1_restart_after_csrrx,
       WILL_FIRE_RL_rl_stage1_stop,
       WILL_FIRE_RL_rl_stage1_trap,
       WILL_FIRE_RL_rl_stage1_xRET,
       WILL_FIRE_RL_rl_stage2_nonpipe,
       WILL_FIRE_RL_rl_trap,
       WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode,
       WILL_FIRE_RL_rl_trap_fetch,
       WILL_FIRE_RL_stage1_rl_reset,
       WILL_FIRE_RL_stage2_rl_reset_begin,
       WILL_FIRE_RL_stage2_rl_reset_end,
       WILL_FIRE_RL_stage3_rl_reset,
       WILL_FIRE_RL_tagger_tp_m1_rl_startup,
       WILL_FIRE_dmem_master_m_arready,
       WILL_FIRE_dmem_master_m_awready,
       WILL_FIRE_dmem_master_m_bvalid,
       WILL_FIRE_dmem_master_m_rvalid,
       WILL_FIRE_dmem_master_m_wready,
       WILL_FIRE_hart0_csr_mem_server_request_put,
       WILL_FIRE_hart0_csr_mem_server_response_get,
       WILL_FIRE_hart0_gpr_mem_server_request_put,
       WILL_FIRE_hart0_gpr_mem_server_response_get,
       WILL_FIRE_hart0_put_other_req_put,
       WILL_FIRE_hart0_server_reset_request_put,
       WILL_FIRE_hart0_server_reset_response_get,
       WILL_FIRE_hart0_server_run_halt_request_put,
       WILL_FIRE_hart0_server_run_halt_response_get,
       WILL_FIRE_imem_master_m_arready,
       WILL_FIRE_imem_master_m_awready,
       WILL_FIRE_imem_master_m_bvalid,
       WILL_FIRE_imem_master_m_rvalid,
       WILL_FIRE_imem_master_m_wready,
       WILL_FIRE_m_external_interrupt_req,
       WILL_FIRE_nmi_req,
       WILL_FIRE_s_external_interrupt_req,
       WILL_FIRE_set_verbosity,
       WILL_FIRE_software_interrupt_req,
       WILL_FIRE_timer_interrupt_req,
       WILL_FIRE_trace_data_out_get;

  // inputs to muxes for submodule ports
  reg [31 : 0] MUX_csr_regfile$mav_csr_write_2__VAL_2;
  wire [233 : 0] MUX_f_trace_data$enq_1__VAL_1,
		 MUX_f_trace_data$enq_1__VAL_2,
		 MUX_f_trace_data$enq_1__VAL_3,
		 MUX_f_trace_data$enq_1__VAL_6,
		 MUX_f_trace_data$enq_1__VAL_7,
		 MUX_f_trace_data$enq_1__VAL_8;
  wire [68 : 0] MUX_rg_trap_info$write_1__VAL_1,
		MUX_rg_trap_info$write_1__VAL_2,
		MUX_rg_trap_info$write_1__VAL_3,
		MUX_rg_trap_info$write_1__VAL_4;
  wire [63 : 0] MUX_gpr_regfile$write_rd_2__VAL_2,
		MUX_gpr_regfile$write_rd_2__VAL_4;
  wire [32 : 0] MUX_f_csr_rsps$enq_1__VAL_3, MUX_f_gpr_rsps$enq_1__VAL_3;
  wire [31 : 0] MUX_near_mem$imem_req_2__VAL_1,
		MUX_near_mem$imem_req_2__VAL_2,
		MUX_near_mem$imem_req_2__VAL_5,
		MUX_near_mem$imem_req_2__VAL_7;
  wire [3 : 0] MUX_rg_state$write_1__VAL_1,
	       MUX_rg_state$write_1__VAL_2,
	       MUX_rg_state$write_1__VAL_3;
  wire [2 : 0] MUX_csr_regfile$write_dcsr_cause_priv_1__VAL_2;
  wire MUX_csr_regfile$mav_csr_write_1__SEL_1,
       MUX_csr_regfile$mav_csr_write_1__SEL_2,
       MUX_csr_regfile$write_dcsr_cause_priv_1__SEL_1,
       MUX_f_run_halt_rsps$enq_1__SEL_1,
       MUX_f_trace_data$enq_1__SEL_1,
       MUX_f_trace_data$enq_1__SEL_3,
       MUX_f_trace_data$enq_1__SEL_4,
       MUX_gpr_regfile$write_rd_1__SEL_1,
       MUX_gpr_regfile$write_rd_3__VAL_1,
       MUX_imem_rg_f3$write_1__SEL_1,
       MUX_imem_rg_f3$write_1__SEL_2,
       MUX_imem_rg_mstatus_MXR$write_1__SEL_4,
       MUX_imem_rg_pc$write_1__SEL_4,
       MUX_near_mem$imem_req_1__SEL_6,
       MUX_rg_next_pc$write_1__SEL_3,
       MUX_rg_state$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_10,
       MUX_rg_state$write_1__SEL_11,
       MUX_rg_state$write_1__SEL_12,
       MUX_rg_state$write_1__SEL_13,
       MUX_rg_state$write_1__SEL_2,
       MUX_rg_state$write_1__SEL_3,
       MUX_rg_state$write_1__SEL_4,
       MUX_rg_state$write_1__SEL_5,
       MUX_rg_state$write_1__SEL_6,
       MUX_rg_state$write_1__SEL_7,
       MUX_rg_state$write_1__SEL_8,
       MUX_rg_state$write_1__SEL_9,
       MUX_rg_step_count$write_1__PSEL_1,
       MUX_rg_step_count$write_1__SEL_3,
       MUX_rg_trap_info$write_1__SEL_1,
       MUX_rg_trap_instr$write_1__SEL_1,
       MUX_rg_trap_interrupt$write_1__SEL_1,
       MUX_rg_trap_trace_data$write_1__SEL_1,
       MUX_stage1_rg_full$write_1__VAL_9,
       MUX_stage2_rg_full$write_1__VAL_3;

  // remaining internal signals
  reg [63 : 0] x_out_data_to_stage2_trace_data_word3__h23446;
  reg [31 : 0] CASE_stage2_rg_stage2_BITS_433_TO_431_0_stage2_ETC__q32,
	       CASE_stage2_rg_stage2_BITS_433_TO_431_1_near_m_ETC__q21,
	       CASE_stage2_rg_stage2_BITS_433_TO_431_1_output_ETC__q23,
	       CASE_theResult__899_BITS_6_TO_0_0b10011_rd_val_ETC__q27,
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1220,
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1313,
	       _theResult_____1_fst__h16666,
	       rs1_val__h27760,
	       x__h24045,
	       x__h24314,
	       x__h24878,
	       x_out_bypass_rd_val_data__h7637,
	       x_out_data_to_stage2_addr__h13389,
	       x_out_data_to_stage2_val1__h13391,
	       x_out_data_to_stage3_rd_val__h7181;
  reg [29 : 0] CASE_stage2_rg_stage2_BITS_433_TO_431_1_IF_NOT_ETC__q24,
	       CASE_stage2_rg_stage2_BITS_433_TO_431_1_IF_sta_ETC__q22,
	       CASE_theResult__899_BITS_6_TO_0_0b10011_IF_IF__ETC__q26,
	       CASE_theResult__899_BITS_6_TO_0_0b1100011_0_0b_ETC__q30,
	       CASE_theResult__899_BITS_6_TO_0_0b11_0_0b1111__ETC__q28,
	       CASE_theResult__899_BITS_6_TO_0_0b11_IF_NOT_IF_ETC__q31,
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1806,
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1553;
  reg [14 : 0] x_out_bypass_rd_val_tag_ptr_neg_size__h7703,
	       x_out_bypass_rd_val_tag_ptr_pos_size__h7702;
  reg [4 : 0] CASE_rg_cur_priv_0b0_8_0b1_9_11__q7,
	      CASE_theResult__899_BITS_31_TO_20_0b0_CASE_rg__ETC__q8,
	      _theResult_____2_snd_fst_exc_code__h17187,
	      _theResult_____3_snd_fst_exc_code__h17172,
	      alu_outputs_exc_code__h14150,
	      x_out_bypass_rd__h7559,
	      x_out_data_to_stage2_trace_data_rd__h23443,
	      x_out_data_to_stage3_rd__h7180;
  reg [3 : 0] CASE_theResult__899_BITS_14_TO_12_0b0_1_0b1_1__ETC__q17,
	      CASE_theResult__899_BITS_14_TO_12_0b0_1_0b1_1__ETC__q19,
	      CASE_theResult__899_BITS_14_TO_12_0b0_5_0b1_6_12__q18,
	      CASE_theResult__899_BITS_14_TO_12_0b0_IF_theRe_ETC__q20,
	      CASE_theResult__899_BITS_6_TO_0_0b11_8_0b1111__ETC__q29,
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1031,
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1036,
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1009,
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1021,
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1025;
  reg [2 : 0] CASE_theResult__899_BITS_6_TO_0_0b11_1_0b10011_ETC__q9,
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579;
  reg [1 : 0] CASE_stage2_rg_stage2_BITS_433_TO_431_0_2_1_IF_ETC__q1,
	      CASE_stage2_rg_stage2_BITS_433_TO_431_0_2_1_IF_ETC__q2;
  reg CASE_theResult__899_BITS_14_TO_12_0b0_IF_NOT_I_ETC__q25,
      CASE_theResult__899_BITS_6_TO_0_0b10011_IF_NOT_ETC__q11,
      CASE_theResult__899_BITS_6_TO_0_0b10011_IF_NOT_ETC__q16,
      CASE_theResult__899_BITS_6_TO_0_0b10011_NOT_IF_ETC__q12,
      CASE_theResult__899_BITS_6_TO_0_0b10011_NOT_IF_ETC__q14,
      CASE_theResult__899_BITS_6_TO_0_0b11_NOT_theRe_ETC__q10,
      CASE_theResult__899_BITS_6_TO_0_0b11_NOT_theRe_ETC__q13,
      CASE_theResult__899_BITS_6_TO_0_0b11_theResult_ETC__q15,
      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1368,
      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1392,
      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1395,
      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d895,
      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d899,
      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d909,
      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972,
      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994,
      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1546,
      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d696,
      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d799,
      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d885,
      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d950,
      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d959,
      IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d157,
      IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d166;
  wire [233 : 0] IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1852;
  wire [127 : 0] csr_regfile_read_csr_mcycle__2_MINUS_rg_start__ETC___d2129;
  wire [63 : 0] IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d1469,
		IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d242,
		_theResult____h33400,
		alu_outputs___1_trace_data_word3__h23321,
		alu_outputs___1_trace_data_word3__h23340,
		cpi__h33402,
		cpifrac__h33403,
		delta_CPI_cycles__h33398,
		delta_CPI_instrs___1__h33435,
		delta_CPI_instrs__h33399,
		x__h33401,
		x_word3__h26318,
		x_word3__h28153;
  wire [36 : 0] IF_near_mem_imem_exc__50_THEN_near_mem_imem_ex_ETC___d1958;
  wire [31 : 0] IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1221,
		IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1833,
		IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d929,
		IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1157,
		IF_csr_regfile_read_csr_rg_trap_instr_988_BITS_ETC___d2042,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d488,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d490,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d492,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d493,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d495,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d496,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d497,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d499,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d500,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d501,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d503,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d504,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d505,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d506,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d507,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d508,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d509,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d510,
		IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d511,
		NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1784,
		_theResult_____1_fst__h16656,
		_theResult_____1_fst__h16705,
		_theResult_____1_fst_val2__h24820,
		_theResult_____2_snd_fst_tval__h17188,
		_theResult____h4899,
		_theResult___fst__h17651,
		_theResult___fst__h8044,
		_theResult___fst__h8072,
		alu_outputs___1_addr__h13532,
		alu_outputs___1_addr__h13562,
		alu_outputs___1_addr__h13596,
		alu_outputs___1_val1__h14103,
		alu_outputs___1_val1__h14130,
		branch_target__h13505,
		data_to_stage2_addr__h13377,
		eaddr__h13812,
		eaddr__h13837,
		fall_through_pc__h13312,
		instr___1__h7877,
		instr__h10136,
		instr__h10474,
		instr__h10658,
		instr__h10787,
		instr__h11224,
		instr__h11396,
		instr__h11569,
		instr__h11762,
		instr__h11955,
		instr__h12072,
		instr__h12250,
		instr__h12369,
		instr__h12464,
		instr__h12600,
		instr__h12736,
		instr__h12872,
		instr__h13210,
		instr__h4897,
		instr__h8144,
		instr__h8289,
		instr__h8481,
		instr__h8676,
		instr__h8905,
		instr__h9248,
		instr__h9638,
		instr__h9754,
		instr__h9819,
		instr_out___1__h8014,
		instr_out___1__h8046,
		instr_out___1__h8074,
		next_pc___1__h17344,
		next_pc__h17342,
		output_stage2___1_bypass_rd_val_data__h7628,
		rd_val___1__h17728,
		rd_val___1__h17748,
		rd_val___1__h17751,
		rd_val___1__h17757,
		rd_val___1__h17765,
		rd_val___1__h17768,
		rd_val__h13696,
		rd_val__h13744,
		rd_val__h13766,
		rd_val__h13786,
		rd_val__h17619,
		rd_val__h17681,
		rd_val__h17704,
		rs1_val__h26929,
		rs2_val__h13501,
		rs2_val_local__h13737,
		val_data__h14965,
		val_data__h14996,
		val_data__h14998,
		value__h17232,
		x_3__h15396,
		x_3__h15922,
		x__h15511,
		x__h16070,
		x__h21464,
		x__h21638,
		x__h22036,
		x__h24137,
		x__h26483,
		x__h28200,
		x__h28208,
		x_out_data_to_stage2_instr__h13386,
		x_out_data_to_stage2_val2__h13392,
		x_out_next_pc__h13349,
		y__h15464,
		y__h15512,
		y__h21590,
		y__h21639,
		y__h28043;
  wire [30 : 0] NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1592;
  wire [29 : 0] IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1569,
		IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1582,
		IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1725,
		IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1744,
		IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1760,
		IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1775,
		IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1584,
		IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1779,
		IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1782,
		IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1800,
		IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557,
		IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1730,
		IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1723,
		IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1735,
		IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1742,
		IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1752,
		IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1767,
		IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1773,
		IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1570,
		IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1746,
		IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1777,
		IF_NOT_NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem__ETC___d1716,
		IF_NOT_NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem__ETC___d1758,
		IF_NOT_NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_ime_ETC___d1562,
		IF_NOT_NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_ime_ETC___d1575,
		IF_NOT_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1567,
		IF_NOT_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1580,
		IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d237,
		IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1556,
		IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1729,
		IF_stage2_rg_stage2_13_BITS_448_TO_446_20_EQ_0_ETC___d235;
  wire [20 : 0] SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d339,
		theResult__899_BIT_31_CONCAT_theResult__899_BI_ETC__q6;
  wire [19 : 0] imm20__h10526;
  wire [14 : 0] _theResult___rd_tag_ptr_neg_size__h7684,
		_theResult___rd_tag_ptr_pos_size__h7683,
		_theResult___snd_snd_ptr_neg_size__h21336,
		_theResult___snd_snd_ptr_pos_size__h21335,
		output_stage2___1_bypass_rd_val_tag_ptr_neg_size__h7689,
		output_stage2___1_bypass_rd_val_tag_ptr_pos_size__h7688,
		rs1_val_bypassed_tag_ptr_neg_size__h15362,
		rs1_val_bypassed_tag_ptr_pos_size__h15361,
		val_tag_ptr_neg_size__h15354,
		val_tag_ptr_neg_size__h15358,
		val_tag_ptr_neg_size__h21324,
		val_tag_ptr_neg_size__h21328,
		val_tag_ptr_pos_size__h15353,
		val_tag_ptr_pos_size__h15357,
		val_tag_ptr_pos_size__h21323,
		val_tag_ptr_pos_size__h21327,
		x_14_ptr_neg_size__h15556,
		x_14_ptr_neg_size__h16115,
		x_14_ptr_neg_size__h21509,
		x_14_ptr_neg_size__h21686,
		x_14_ptr_neg_size__h21909,
		x_14_ptr_neg_size__h22083,
		x_14_ptr_pos_size__h15555,
		x_14_ptr_pos_size__h16114,
		x_14_ptr_pos_size__h21508,
		x_14_ptr_pos_size__h21685,
		x_14_ptr_pos_size__h21908,
		x_14_ptr_pos_size__h22082,
		x_8_ptr_neg_size__h15494,
		x_8_ptr_neg_size__h16053,
		x_8_ptr_neg_size__h21447,
		x_8_ptr_neg_size__h21621,
		x_8_ptr_neg_size__h21847,
		x_8_ptr_neg_size__h22019,
		x_8_ptr_pos_size__h15493,
		x_8_ptr_pos_size__h16052,
		x_8_ptr_pos_size__h21446,
		x_8_ptr_pos_size__h21620,
		x_8_ptr_pos_size__h21846,
		x_8_ptr_pos_size__h22018;
  wire [12 : 0] SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d368,
		theResult__899_BIT_31_CONCAT_theResult__899_BI_ETC__q5;
  wire [11 : 0] imm12__h10398,
		imm12__h11022,
		imm12__h11237,
		imm12__h11433,
		imm12__h11778,
		imm12__h8145,
		imm12__h8482,
		offset__h8852,
		theResult__899_BITS_31_TO_20__q3,
		theResult__899_BITS_31_TO_25_CONCAT_theResult__ETC__q4;
  wire [9 : 0] nzimm10__h11020, nzimm10__h11235;
  wire [8 : 0] offset__h9763;
  wire [7 : 0] offset__h7915;
  wire [6 : 0] offset__h8424;
  wire [5 : 0] imm6__h10396;
  wire [4 : 0] _theResult_____1_snd_fst_exc_code__h17181,
	       _theResult_____1_snd_fst_exc_code__h17184,
	       _theResult_____2_snd_fst_exc_code__h17175,
	       _theResult_____2_snd_fst_exc_code__h17178,
	       _theResult_____3_snd_fst_exc_code__h17166,
	       _theResult_____3_snd_fst_exc_code__h17169,
	       _theResult_____4_snd_fst_exc_code__h17157,
	       _theResult_____4_snd_fst_exc_code__h17160,
	       _theResult_____4_snd_fst_exc_code__h17163,
	       alu_outputs___1_exc_code__h14098,
	       offset_BITS_4_TO_0___h8413,
	       offset_BITS_4_TO_0___h8844,
	       rd__h8484,
	       rs1__h8483,
	       shamt__h13690,
	       td1_rd__h29076,
	       x_exc_code__h33149,
	       x_out_data_to_stage2_rd__h13388,
	       x_out_trap_info_exc_code__h17191,
	       x_rd__h26315;
  wire [3 : 0] IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1028,
	       IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1001,
	       IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038,
	       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1027,
	       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1030,
	       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1033,
	       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1035,
	       IF_rg_cur_priv_3_EQ_0b11_45_OR_rg_cur_priv_3_E_ETC___d1007,
	       cur_verbosity__h3416;
  wire [1 : 0] IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d201,
	       IF_near_mem_dmem_valid__34_THEN_IF_near_mem_dm_ETC___d137,
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143,
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205,
	       IF_stage2_rg_stage2_13_BITS_430_TO_426_73_EQ_0_ETC___d200,
	       IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_3_ETC___d140;
  wire IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1414,
       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1426,
       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1644,
       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1671,
       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1698,
       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1920,
       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1921,
       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1925,
       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d965,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1548,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1628,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1640,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1658,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1667,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1678,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1690,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1694,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1703,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1706,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1793,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1798,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d610,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d698,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d771,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d802,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d858,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d888,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d906,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d914,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d939,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d941,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d943,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d953,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d962,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d982,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d989,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d991,
       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516,
       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1529,
       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1596,
       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1601,
       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1607,
       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1613,
       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597,
       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d630,
       IF_NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1686,
       IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1620,
       IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1674,
       IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1701,
       IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d1522,
       IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d225,
       IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d231,
       IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d621,
       IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1608,
       IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1616,
       IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1627,
       IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d728,
       IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d795,
       IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d889,
       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1515,
       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1528,
       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1595,
       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1600,
       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1606,
       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1612,
       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d596,
       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d629,
       IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d1534,
       IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d1541,
       IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d674,
       IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d690,
       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1367,
       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1394,
       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d907,
       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d908,
       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d964,
       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d967,
       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d969,
       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d993,
       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1514,
       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1525,
       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517,
       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523,
       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d590,
       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d624,
       IF_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11__ETC___d103,
       IF_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11__ETC___d99,
       NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1636,
       NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1682,
       NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d652,
       NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d682,
       NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1618,
       NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1676,
       NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d818,
       NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d881,
       NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d898,
       NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1888,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1911,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1940,
       NOT_near_mem_imem_exc__50_76_AND_IF_IF_IF_NOT__ETC___d1110,
       NOT_near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_p_ETC___d2142,
       NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3__ETC___d256,
       NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3__ETC___d261,
       NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1424,
       NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1436,
       NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1881,
       NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1883,
       NOT_rg_cur_priv_3_EQ_0b11_45_33_AND_NOT_rg_cur_ETC___d848,
       NOT_rg_cur_priv_3_EQ_0b11_45_33_AND_NOT_rg_cur_ETC___d849,
       NOT_rg_stop_req_400_442_AND_NOT_rg_step_count__ETC___d1449,
       NOT_rg_stop_req_400_442_AND_NOT_rg_step_count__ETC___d1455,
       NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1438,
       NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1886,
       NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1894,
       NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1919,
       NOT_stage1_rg_full_45_46_OR_near_mem_imem_vali_ETC___d1961,
       NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542,
       NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547,
       SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_P_ETC___d670,
       SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_P_ETC___d686,
       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1637,
       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1641,
       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1659,
       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1668,
       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1679,
       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1683,
       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1691,
       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1695,
       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d654,
       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d672,
       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d684,
       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d688,
       _0_OR_0_OR_near_mem_imem_exc__50_OR_IF_IF_IF_NO_ETC___d1909,
       _0_OR_0_OR_near_mem_imem_exc__50_OR_IF_IF_IF_NO_ETC___d1913,
       _0_OR_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d917,
       csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376,
       csr_regfile_read_misa__0_BIT_2_63_AND_IF_near__ETC___d353,
       csr_regfile_read_misa__0_BIT_2_63_AND_IF_near__ETC___d359,
       csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700,
       near_mem_RDY_server_reset_request_put__318_AND_ETC___d1330,
       near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1269,
       near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423,
       near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1504,
       near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1506,
       near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1512,
       near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1890,
       near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1893,
       near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1938,
       near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12,
       near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d534,
       near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536,
       near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3___d248,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1041,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1045,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1049,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1053,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1057,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1061,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1065,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1069,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1073,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1077,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1081,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1085,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1111,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1116,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1120,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1124,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1128,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1138,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1234,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1237,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1240,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1243,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1246,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1249,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1252,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1255,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1258,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1261,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1264,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1267,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1270,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1365,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1370,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1398,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1510,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1927,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996,
       rg_cur_priv_3_EQ_0b11_45_OR_rg_cur_priv_3_EQ_0_ETC___d762,
       rg_cur_priv_3_EQ_0b11_45_OR_rg_cur_priv_3_EQ_0_ETC___d763,
       rg_state_6_EQ_4_363_AND_near_mem_imem_exc__50__ETC___d1947,
       rg_state_6_EQ_4_363_AND_stage3_rg_full_8_OR_NO_ETC___d1441,
       rg_stop_req_400_OR_rg_step_count_401_402_AND_s_ETC___d2121,
       rg_stop_req_400_OR_rg_step_count_401_402_AND_s_ETC___d2124,
       stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532,
       stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1373,
       stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1404,
       stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1410,
       stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1428,
       stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1931,
       stage2_f_reset_rsps_i_notEmpty__341_AND_stage3_ETC___d1350,
       stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d515,
       stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d521,
       stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_2_A_ETC___d519,
       stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_2_A_ETC___d525;

  // action method hart0_server_reset_request_put
  assign RDY_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_hart0_server_reset_request_put =
	     EN_hart0_server_reset_request_put ;

  // actionvalue method hart0_server_reset_response_get
  assign hart0_server_reset_response_get = f_reset_rsps$D_OUT ;
  assign RDY_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_server_reset_response_get =
	     EN_hart0_server_reset_response_get ;

  // value method imem_master_m_awvalid
  assign imem_master_awvalid = near_mem$imem_master_awvalid ;

  // value method imem_master_m_awid
  assign imem_master_awid = near_mem$imem_master_awid ;

  // value method imem_master_m_awaddr
  assign imem_master_awaddr = near_mem$imem_master_awaddr ;

  // value method imem_master_m_awlen
  assign imem_master_awlen = near_mem$imem_master_awlen ;

  // value method imem_master_m_awsize
  assign imem_master_awsize = near_mem$imem_master_awsize ;

  // value method imem_master_m_awburst
  assign imem_master_awburst = near_mem$imem_master_awburst ;

  // value method imem_master_m_awlock
  assign imem_master_awlock = near_mem$imem_master_awlock ;

  // value method imem_master_m_awcache
  assign imem_master_awcache = near_mem$imem_master_awcache ;

  // value method imem_master_m_awprot
  assign imem_master_awprot = near_mem$imem_master_awprot ;

  // value method imem_master_m_awqos
  assign imem_master_awqos = near_mem$imem_master_awqos ;

  // value method imem_master_m_awregion
  assign imem_master_awregion = near_mem$imem_master_awregion ;

  // action method imem_master_m_awready
  assign CAN_FIRE_imem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_awready = 1'd1 ;

  // value method imem_master_m_wvalid
  assign imem_master_wvalid = near_mem$imem_master_wvalid ;

  // value method imem_master_m_wdata
  assign imem_master_wdata = near_mem$imem_master_wdata ;

  // value method imem_master_m_wstrb
  assign imem_master_wstrb = near_mem$imem_master_wstrb ;

  // value method imem_master_m_wlast
  assign imem_master_wlast = near_mem$imem_master_wlast ;

  // action method imem_master_m_wready
  assign CAN_FIRE_imem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_wready = 1'd1 ;

  // action method imem_master_m_bvalid
  assign CAN_FIRE_imem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_bvalid = 1'd1 ;

  // value method imem_master_m_bready
  assign imem_master_bready = near_mem$imem_master_bready ;

  // value method imem_master_m_arvalid
  assign imem_master_arvalid = near_mem$imem_master_arvalid ;

  // value method imem_master_m_arid
  assign imem_master_arid = near_mem$imem_master_arid ;

  // value method imem_master_m_araddr
  assign imem_master_araddr = near_mem$imem_master_araddr ;

  // value method imem_master_m_arlen
  assign imem_master_arlen = near_mem$imem_master_arlen ;

  // value method imem_master_m_arsize
  assign imem_master_arsize = near_mem$imem_master_arsize ;

  // value method imem_master_m_arburst
  assign imem_master_arburst = near_mem$imem_master_arburst ;

  // value method imem_master_m_arlock
  assign imem_master_arlock = near_mem$imem_master_arlock ;

  // value method imem_master_m_arcache
  assign imem_master_arcache = near_mem$imem_master_arcache ;

  // value method imem_master_m_arprot
  assign imem_master_arprot = near_mem$imem_master_arprot ;

  // value method imem_master_m_arqos
  assign imem_master_arqos = near_mem$imem_master_arqos ;

  // value method imem_master_m_arregion
  assign imem_master_arregion = near_mem$imem_master_arregion ;

  // action method imem_master_m_arready
  assign CAN_FIRE_imem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_arready = 1'd1 ;

  // action method imem_master_m_rvalid
  assign CAN_FIRE_imem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_rvalid = 1'd1 ;

  // value method imem_master_m_rready
  assign imem_master_rready = near_mem$imem_master_rready ;

  // value method dmem_master_m_awvalid
  assign dmem_master_awvalid = near_mem$dmem_master_awvalid ;

  // value method dmem_master_m_awid
  assign dmem_master_awid = near_mem$dmem_master_awid ;

  // value method dmem_master_m_awaddr
  assign dmem_master_awaddr = near_mem$dmem_master_awaddr ;

  // value method dmem_master_m_awlen
  assign dmem_master_awlen = near_mem$dmem_master_awlen ;

  // value method dmem_master_m_awsize
  assign dmem_master_awsize = near_mem$dmem_master_awsize ;

  // value method dmem_master_m_awburst
  assign dmem_master_awburst = near_mem$dmem_master_awburst ;

  // value method dmem_master_m_awlock
  assign dmem_master_awlock = near_mem$dmem_master_awlock ;

  // value method dmem_master_m_awcache
  assign dmem_master_awcache = near_mem$dmem_master_awcache ;

  // value method dmem_master_m_awprot
  assign dmem_master_awprot = near_mem$dmem_master_awprot ;

  // value method dmem_master_m_awqos
  assign dmem_master_awqos = near_mem$dmem_master_awqos ;

  // value method dmem_master_m_awregion
  assign dmem_master_awregion = near_mem$dmem_master_awregion ;

  // action method dmem_master_m_awready
  assign CAN_FIRE_dmem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_awready = 1'd1 ;

  // value method dmem_master_m_wvalid
  assign dmem_master_wvalid = near_mem$dmem_master_wvalid ;

  // value method dmem_master_m_wdata
  assign dmem_master_wdata = near_mem$dmem_master_wdata ;

  // value method dmem_master_m_wstrb
  assign dmem_master_wstrb = near_mem$dmem_master_wstrb ;

  // value method dmem_master_m_wlast
  assign dmem_master_wlast = near_mem$dmem_master_wlast ;

  // action method dmem_master_m_wready
  assign CAN_FIRE_dmem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_wready = 1'd1 ;

  // action method dmem_master_m_bvalid
  assign CAN_FIRE_dmem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_bvalid = 1'd1 ;

  // value method dmem_master_m_bready
  assign dmem_master_bready = near_mem$dmem_master_bready ;

  // value method dmem_master_m_arvalid
  assign dmem_master_arvalid = near_mem$dmem_master_arvalid ;

  // value method dmem_master_m_arid
  assign dmem_master_arid = near_mem$dmem_master_arid ;

  // value method dmem_master_m_araddr
  assign dmem_master_araddr = near_mem$dmem_master_araddr ;

  // value method dmem_master_m_arlen
  assign dmem_master_arlen = near_mem$dmem_master_arlen ;

  // value method dmem_master_m_arsize
  assign dmem_master_arsize = near_mem$dmem_master_arsize ;

  // value method dmem_master_m_arburst
  assign dmem_master_arburst = near_mem$dmem_master_arburst ;

  // value method dmem_master_m_arlock
  assign dmem_master_arlock = near_mem$dmem_master_arlock ;

  // value method dmem_master_m_arcache
  assign dmem_master_arcache = near_mem$dmem_master_arcache ;

  // value method dmem_master_m_arprot
  assign dmem_master_arprot = near_mem$dmem_master_arprot ;

  // value method dmem_master_m_arqos
  assign dmem_master_arqos = near_mem$dmem_master_arqos ;

  // value method dmem_master_m_arregion
  assign dmem_master_arregion = near_mem$dmem_master_arregion ;

  // action method dmem_master_m_arready
  assign CAN_FIRE_dmem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_arready = 1'd1 ;

  // action method dmem_master_m_rvalid
  assign CAN_FIRE_dmem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_rvalid = 1'd1 ;

  // value method dmem_master_m_rready
  assign dmem_master_rready = near_mem$dmem_master_rready ;

  // action method m_external_interrupt_req
  assign CAN_FIRE_m_external_interrupt_req = 1'd1 ;
  assign WILL_FIRE_m_external_interrupt_req = 1'd1 ;

  // action method s_external_interrupt_req
  assign CAN_FIRE_s_external_interrupt_req = 1'd1 ;
  assign WILL_FIRE_s_external_interrupt_req = 1'd1 ;

  // action method software_interrupt_req
  assign CAN_FIRE_software_interrupt_req = 1'd1 ;
  assign WILL_FIRE_software_interrupt_req = 1'd1 ;

  // action method timer_interrupt_req
  assign CAN_FIRE_timer_interrupt_req = 1'd1 ;
  assign WILL_FIRE_timer_interrupt_req = 1'd1 ;

  // action method nmi_req
  assign CAN_FIRE_nmi_req = 1'd1 ;
  assign WILL_FIRE_nmi_req = 1'd1 ;

  // action method set_verbosity
  assign RDY_set_verbosity = 1'd1 ;
  assign CAN_FIRE_set_verbosity = 1'd1 ;
  assign WILL_FIRE_set_verbosity = EN_set_verbosity ;

  // actionvalue method trace_data_out_get
  assign trace_data_out_get = f_trace_data$D_OUT ;
  assign RDY_trace_data_out_get = f_trace_data$EMPTY_N ;
  assign CAN_FIRE_trace_data_out_get = f_trace_data$EMPTY_N ;
  assign WILL_FIRE_trace_data_out_get = EN_trace_data_out_get ;

  // action method hart0_server_run_halt_request_put
  assign RDY_hart0_server_run_halt_request_put = f_run_halt_reqs$FULL_N ;
  assign CAN_FIRE_hart0_server_run_halt_request_put = f_run_halt_reqs$FULL_N ;
  assign WILL_FIRE_hart0_server_run_halt_request_put =
	     EN_hart0_server_run_halt_request_put ;

  // actionvalue method hart0_server_run_halt_response_get
  assign hart0_server_run_halt_response_get = f_run_halt_rsps$D_OUT ;
  assign RDY_hart0_server_run_halt_response_get = f_run_halt_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_server_run_halt_response_get =
	     f_run_halt_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_server_run_halt_response_get =
	     EN_hart0_server_run_halt_response_get ;

  // action method hart0_put_other_req_put
  assign RDY_hart0_put_other_req_put = 1'd1 ;
  assign CAN_FIRE_hart0_put_other_req_put = 1'd1 ;
  assign WILL_FIRE_hart0_put_other_req_put = EN_hart0_put_other_req_put ;

  // action method hart0_gpr_mem_server_request_put
  assign RDY_hart0_gpr_mem_server_request_put = f_gpr_reqs$FULL_N ;
  assign CAN_FIRE_hart0_gpr_mem_server_request_put = f_gpr_reqs$FULL_N ;
  assign WILL_FIRE_hart0_gpr_mem_server_request_put =
	     EN_hart0_gpr_mem_server_request_put ;

  // actionvalue method hart0_gpr_mem_server_response_get
  assign hart0_gpr_mem_server_response_get = f_gpr_rsps$D_OUT ;
  assign RDY_hart0_gpr_mem_server_response_get = f_gpr_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_gpr_mem_server_response_get = f_gpr_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_gpr_mem_server_response_get =
	     EN_hart0_gpr_mem_server_response_get ;

  // action method hart0_csr_mem_server_request_put
  assign RDY_hart0_csr_mem_server_request_put = f_csr_reqs$FULL_N ;
  assign CAN_FIRE_hart0_csr_mem_server_request_put = f_csr_reqs$FULL_N ;
  assign WILL_FIRE_hart0_csr_mem_server_request_put =
	     EN_hart0_csr_mem_server_request_put ;

  // actionvalue method hart0_csr_mem_server_response_get
  assign hart0_csr_mem_server_response_get = f_csr_rsps$D_OUT ;
  assign RDY_hart0_csr_mem_server_response_get = f_csr_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_csr_mem_server_response_get = f_csr_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_csr_mem_server_response_get =
	     EN_hart0_csr_mem_server_response_get ;

  // submodule csr_regfile
  mkCSR_RegFile csr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .access_permitted_1_csr_addr(csr_regfile$access_permitted_1_csr_addr),
			    .access_permitted_1_priv(csr_regfile$access_permitted_1_priv),
			    .access_permitted_1_read_not_write(csr_regfile$access_permitted_1_read_not_write),
			    .access_permitted_2_csr_addr(csr_regfile$access_permitted_2_csr_addr),
			    .access_permitted_2_priv(csr_regfile$access_permitted_2_priv),
			    .access_permitted_2_read_not_write(csr_regfile$access_permitted_2_read_not_write),
			    .csr_counter_read_fault_csr_addr(csr_regfile$csr_counter_read_fault_csr_addr),
			    .csr_counter_read_fault_priv(csr_regfile$csr_counter_read_fault_priv),
			    .csr_ret_actions_from_priv(csr_regfile$csr_ret_actions_from_priv),
			    .csr_trap_actions_exc_code(csr_regfile$csr_trap_actions_exc_code),
			    .csr_trap_actions_from_priv(csr_regfile$csr_trap_actions_from_priv),
			    .csr_trap_actions_interrupt(csr_regfile$csr_trap_actions_interrupt),
			    .csr_trap_actions_nmi(csr_regfile$csr_trap_actions_nmi),
			    .csr_trap_actions_pc(csr_regfile$csr_trap_actions_pc),
			    .csr_trap_actions_xtval(csr_regfile$csr_trap_actions_xtval),
			    .dcsr_break_enters_debug_cur_priv(csr_regfile$dcsr_break_enters_debug_cur_priv),
			    .interrupt_pending_cur_priv(csr_regfile$interrupt_pending_cur_priv),
			    .m_external_interrupt_req_set_not_clear(csr_regfile$m_external_interrupt_req_set_not_clear),
			    .mav_csr_write_csr_addr(csr_regfile$mav_csr_write_csr_addr),
			    .mav_csr_write_word(csr_regfile$mav_csr_write_word),
			    .mav_read_csr_csr_addr(csr_regfile$mav_read_csr_csr_addr),
			    .nmi_req_set_not_clear(csr_regfile$nmi_req_set_not_clear),
			    .read_csr_csr_addr(csr_regfile$read_csr_csr_addr),
			    .read_csr_port2_csr_addr(csr_regfile$read_csr_port2_csr_addr),
			    .s_external_interrupt_req_set_not_clear(csr_regfile$s_external_interrupt_req_set_not_clear),
			    .software_interrupt_req_set_not_clear(csr_regfile$software_interrupt_req_set_not_clear),
			    .timer_interrupt_req_set_not_clear(csr_regfile$timer_interrupt_req_set_not_clear),
			    .write_dcsr_cause_priv_cause(csr_regfile$write_dcsr_cause_priv_cause),
			    .write_dcsr_cause_priv_priv(csr_regfile$write_dcsr_cause_priv_priv),
			    .write_dpc_pc(csr_regfile$write_dpc_pc),
			    .EN_server_reset_request_put(csr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(csr_regfile$EN_server_reset_response_get),
			    .EN_mav_read_csr(csr_regfile$EN_mav_read_csr),
			    .EN_mav_csr_write(csr_regfile$EN_mav_csr_write),
			    .EN_csr_trap_actions(csr_regfile$EN_csr_trap_actions),
			    .EN_csr_ret_actions(csr_regfile$EN_csr_ret_actions),
			    .EN_csr_minstret_incr(csr_regfile$EN_csr_minstret_incr),
			    .EN_write_dpc(csr_regfile$EN_write_dpc),
			    .EN_write_dcsr_cause_priv(csr_regfile$EN_write_dcsr_cause_priv),
			    .EN_debug(csr_regfile$EN_debug),
			    .RDY_server_reset_request_put(csr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(csr_regfile$RDY_server_reset_response_get),
			    .read_csr(csr_regfile$read_csr),
			    .read_csr_port2(csr_regfile$read_csr_port2),
			    .mav_read_csr(),
			    .mav_csr_write(csr_regfile$mav_csr_write),
			    .read_misa(csr_regfile$read_misa),
			    .read_mstatus(csr_regfile$read_mstatus),
			    .read_ustatus(),
			    .read_satp(csr_regfile$read_satp),
			    .read_tag_ctrl(csr_regfile$read_tag_ctrl),
			    .RDY_read_tag_ctrl(),
			    .read_tag_scratch(),
			    .RDY_read_tag_scratch(),
			    .csr_trap_actions(csr_regfile$csr_trap_actions),
			    .RDY_csr_trap_actions(),
			    .csr_ret_actions(csr_regfile$csr_ret_actions),
			    .RDY_csr_ret_actions(),
			    .read_csr_minstret(csr_regfile$read_csr_minstret),
			    .read_csr_mcycle(csr_regfile$read_csr_mcycle),
			    .read_csr_mtime(),
			    .access_permitted_1(csr_regfile$access_permitted_1),
			    .access_permitted_2(csr_regfile$access_permitted_2),
			    .csr_counter_read_fault(),
			    .csr_mip_read(csr_regfile$csr_mip_read),
			    .interrupt_pending(csr_regfile$interrupt_pending),
			    .wfi_resume(csr_regfile$wfi_resume),
			    .nmi_pending(csr_regfile$nmi_pending),
			    .read_dpc(csr_regfile$read_dpc),
			    .RDY_read_dpc(),
			    .RDY_write_dpc(),
			    .dcsr_break_enters_debug(csr_regfile$dcsr_break_enters_debug),
			    .RDY_dcsr_break_enters_debug(),
			    .read_dcsr_step(csr_regfile$read_dcsr_step),
			    .RDY_read_dcsr_step(),
			    .RDY_debug());

  // submodule f_csr_reqs
  FIFO2 #(.width(32'd45), .guarded(32'd1)) f_csr_reqs(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_csr_reqs$D_IN),
						      .ENQ(f_csr_reqs$ENQ),
						      .DEQ(f_csr_reqs$DEQ),
						      .CLR(f_csr_reqs$CLR),
						      .D_OUT(f_csr_reqs$D_OUT),
						      .FULL_N(f_csr_reqs$FULL_N),
						      .EMPTY_N(f_csr_reqs$EMPTY_N));

  // submodule f_csr_rsps
  FIFO2 #(.width(32'd33), .guarded(32'd1)) f_csr_rsps(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_csr_rsps$D_IN),
						      .ENQ(f_csr_rsps$ENQ),
						      .DEQ(f_csr_rsps$DEQ),
						      .CLR(f_csr_rsps$CLR),
						      .D_OUT(f_csr_rsps$D_OUT),
						      .FULL_N(f_csr_rsps$FULL_N),
						      .EMPTY_N(f_csr_rsps$EMPTY_N));

  // submodule f_gpr_reqs
  FIFO2 #(.width(32'd38), .guarded(32'd1)) f_gpr_reqs(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_gpr_reqs$D_IN),
						      .ENQ(f_gpr_reqs$ENQ),
						      .DEQ(f_gpr_reqs$DEQ),
						      .CLR(f_gpr_reqs$CLR),
						      .D_OUT(f_gpr_reqs$D_OUT),
						      .FULL_N(f_gpr_reqs$FULL_N),
						      .EMPTY_N(f_gpr_reqs$EMPTY_N));

  // submodule f_gpr_rsps
  FIFO2 #(.width(32'd33), .guarded(32'd1)) f_gpr_rsps(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_gpr_rsps$D_IN),
						      .ENQ(f_gpr_rsps$ENQ),
						      .DEQ(f_gpr_rsps$DEQ),
						      .CLR(f_gpr_rsps$CLR),
						      .D_OUT(f_gpr_rsps$D_OUT),
						      .FULL_N(f_gpr_rsps$FULL_N),
						      .EMPTY_N(f_gpr_rsps$EMPTY_N));

  // submodule f_reset_reqs
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_reset_reqs(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(f_reset_reqs$D_IN),
						       .ENQ(f_reset_reqs$ENQ),
						       .DEQ(f_reset_reqs$DEQ),
						       .CLR(f_reset_reqs$CLR),
						       .D_OUT(f_reset_reqs$D_OUT),
						       .FULL_N(f_reset_reqs$FULL_N),
						       .EMPTY_N(f_reset_reqs$EMPTY_N));

  // submodule f_reset_rsps
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_reset_rsps(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(f_reset_rsps$D_IN),
						       .ENQ(f_reset_rsps$ENQ),
						       .DEQ(f_reset_rsps$DEQ),
						       .CLR(f_reset_rsps$CLR),
						       .D_OUT(f_reset_rsps$D_OUT),
						       .FULL_N(f_reset_rsps$FULL_N),
						       .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule f_run_halt_reqs
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_run_halt_reqs(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(f_run_halt_reqs$D_IN),
							  .ENQ(f_run_halt_reqs$ENQ),
							  .DEQ(f_run_halt_reqs$DEQ),
							  .CLR(f_run_halt_reqs$CLR),
							  .D_OUT(f_run_halt_reqs$D_OUT),
							  .FULL_N(f_run_halt_reqs$FULL_N),
							  .EMPTY_N(f_run_halt_reqs$EMPTY_N));

  // submodule f_run_halt_rsps
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_run_halt_rsps(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(f_run_halt_rsps$D_IN),
							  .ENQ(f_run_halt_rsps$ENQ),
							  .DEQ(f_run_halt_rsps$DEQ),
							  .CLR(f_run_halt_rsps$CLR),
							  .D_OUT(f_run_halt_rsps$D_OUT),
							  .FULL_N(f_run_halt_rsps$FULL_N),
							  .EMPTY_N(f_run_halt_rsps$EMPTY_N));

  // submodule f_trace_data
  FIFO2 #(.width(32'd234), .guarded(32'd1)) f_trace_data(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(f_trace_data$D_IN),
							 .ENQ(f_trace_data$ENQ),
							 .DEQ(f_trace_data$DEQ),
							 .CLR(f_trace_data$CLR),
							 .D_OUT(f_trace_data$D_OUT),
							 .FULL_N(f_trace_data$FULL_N),
							 .EMPTY_N(f_trace_data$EMPTY_N));

  // submodule gpr_regfile
  mkGPR_RegFile gpr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .read_rs1_port2_rs1(gpr_regfile$read_rs1_port2_rs1),
			    .read_rs1_rs1(gpr_regfile$read_rs1_rs1),
			    .read_rs2_rs2(gpr_regfile$read_rs2_rs2),
			    .write_rd_rd(gpr_regfile$write_rd_rd),
			    .write_rd_rd_val(gpr_regfile$write_rd_rd_val),
			    .write_rd_write_tag_only(gpr_regfile$write_rd_write_tag_only),
			    .EN_server_reset_request_put(gpr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(gpr_regfile$EN_server_reset_response_get),
			    .EN_write_rd(gpr_regfile$EN_write_rd),
			    .RDY_server_reset_request_put(gpr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(gpr_regfile$RDY_server_reset_response_get),
			    .read_rs1(gpr_regfile$read_rs1),
			    .read_rs1_port2(gpr_regfile$read_rs1_port2),
			    .read_rs2(gpr_regfile$read_rs2));

  // submodule near_mem
  mkNear_Mem near_mem(.CLK(CLK),
		      .RST_N(RST_N),
		      .dmem_master_arready(near_mem$dmem_master_arready),
		      .dmem_master_awready(near_mem$dmem_master_awready),
		      .dmem_master_bid(near_mem$dmem_master_bid),
		      .dmem_master_bresp(near_mem$dmem_master_bresp),
		      .dmem_master_bvalid(near_mem$dmem_master_bvalid),
		      .dmem_master_rdata(near_mem$dmem_master_rdata),
		      .dmem_master_rid(near_mem$dmem_master_rid),
		      .dmem_master_rlast(near_mem$dmem_master_rlast),
		      .dmem_master_rresp(near_mem$dmem_master_rresp),
		      .dmem_master_rvalid(near_mem$dmem_master_rvalid),
		      .dmem_master_wready(near_mem$dmem_master_wready),
		      .dmem_req_addr(near_mem$dmem_req_addr),
		      .dmem_req_amo_funct7(near_mem$dmem_req_amo_funct7),
		      .dmem_req_f3(near_mem$dmem_req_f3),
		      .dmem_req_mstatus_MXR(near_mem$dmem_req_mstatus_MXR),
		      .dmem_req_op(near_mem$dmem_req_op),
		      .dmem_req_priv(near_mem$dmem_req_priv),
		      .dmem_req_satp(near_mem$dmem_req_satp),
		      .dmem_req_sstatus_SUM(near_mem$dmem_req_sstatus_SUM),
		      .dmem_req_store_value(near_mem$dmem_req_store_value),
		      .imem_master_arready(near_mem$imem_master_arready),
		      .imem_master_awready(near_mem$imem_master_awready),
		      .imem_master_bid(near_mem$imem_master_bid),
		      .imem_master_bresp(near_mem$imem_master_bresp),
		      .imem_master_bvalid(near_mem$imem_master_bvalid),
		      .imem_master_rdata(near_mem$imem_master_rdata),
		      .imem_master_rid(near_mem$imem_master_rid),
		      .imem_master_rlast(near_mem$imem_master_rlast),
		      .imem_master_rresp(near_mem$imem_master_rresp),
		      .imem_master_rvalid(near_mem$imem_master_rvalid),
		      .imem_master_wready(near_mem$imem_master_wready),
		      .imem_req_addr(near_mem$imem_req_addr),
		      .imem_req_f3(near_mem$imem_req_f3),
		      .imem_req_mstatus_MXR(near_mem$imem_req_mstatus_MXR),
		      .imem_req_priv(near_mem$imem_req_priv),
		      .imem_req_satp(near_mem$imem_req_satp),
		      .imem_req_sstatus_SUM(near_mem$imem_req_sstatus_SUM),
		      .pmp_csrs_pmpaddr_read_j(near_mem$pmp_csrs_pmpaddr_read_j),
		      .pmp_csrs_pmpaddr_write_addr(near_mem$pmp_csrs_pmpaddr_write_addr),
		      .pmp_csrs_pmpaddr_write_j(near_mem$pmp_csrs_pmpaddr_write_j),
		      .pmp_csrs_pmpcfg_read_j(near_mem$pmp_csrs_pmpcfg_read_j),
		      .pmp_csrs_pmpcfg_write_j(near_mem$pmp_csrs_pmpcfg_write_j),
		      .pmp_csrs_pmpcfg_write_x(near_mem$pmp_csrs_pmpcfg_write_x),
		      .server_fence_request_put(near_mem$server_fence_request_put),
		      .EN_server_reset_request_put(near_mem$EN_server_reset_request_put),
		      .EN_server_reset_response_get(near_mem$EN_server_reset_response_get),
		      .EN_imem_req(near_mem$EN_imem_req),
		      .EN_dmem_req(near_mem$EN_dmem_req),
		      .EN_server_fence_i_request_put(near_mem$EN_server_fence_i_request_put),
		      .EN_server_fence_i_response_get(near_mem$EN_server_fence_i_response_get),
		      .EN_server_fence_request_put(near_mem$EN_server_fence_request_put),
		      .EN_server_fence_response_get(near_mem$EN_server_fence_response_get),
		      .EN_sfence_vma(near_mem$EN_sfence_vma),
		      .EN_pmp_csrs_pmpcfg_write(near_mem$EN_pmp_csrs_pmpcfg_write),
		      .EN_pmp_csrs_pmpaddr_write(near_mem$EN_pmp_csrs_pmpaddr_write),
		      .RDY_server_reset_request_put(near_mem$RDY_server_reset_request_put),
		      .RDY_server_reset_response_get(near_mem$RDY_server_reset_response_get),
		      .imem_valid(near_mem$imem_valid),
		      .imem_is_i32_not_i16(near_mem$imem_is_i32_not_i16),
		      .imem_pc(near_mem$imem_pc),
		      .imem_instr(near_mem$imem_instr),
		      .imem_exc(near_mem$imem_exc),
		      .imem_exc_code(near_mem$imem_exc_code),
		      .imem_tval(),
		      .imem_master_awvalid(near_mem$imem_master_awvalid),
		      .imem_master_awid(near_mem$imem_master_awid),
		      .imem_master_awaddr(near_mem$imem_master_awaddr),
		      .imem_master_awlen(near_mem$imem_master_awlen),
		      .imem_master_awsize(near_mem$imem_master_awsize),
		      .imem_master_awburst(near_mem$imem_master_awburst),
		      .imem_master_awlock(near_mem$imem_master_awlock),
		      .imem_master_awcache(near_mem$imem_master_awcache),
		      .imem_master_awprot(near_mem$imem_master_awprot),
		      .imem_master_awqos(near_mem$imem_master_awqos),
		      .imem_master_awregion(near_mem$imem_master_awregion),
		      .imem_master_wvalid(near_mem$imem_master_wvalid),
		      .imem_master_wdata(near_mem$imem_master_wdata),
		      .imem_master_wstrb(near_mem$imem_master_wstrb),
		      .imem_master_wlast(near_mem$imem_master_wlast),
		      .imem_master_bready(near_mem$imem_master_bready),
		      .imem_master_arvalid(near_mem$imem_master_arvalid),
		      .imem_master_arid(near_mem$imem_master_arid),
		      .imem_master_araddr(near_mem$imem_master_araddr),
		      .imem_master_arlen(near_mem$imem_master_arlen),
		      .imem_master_arsize(near_mem$imem_master_arsize),
		      .imem_master_arburst(near_mem$imem_master_arburst),
		      .imem_master_arlock(near_mem$imem_master_arlock),
		      .imem_master_arcache(near_mem$imem_master_arcache),
		      .imem_master_arprot(near_mem$imem_master_arprot),
		      .imem_master_arqos(near_mem$imem_master_arqos),
		      .imem_master_arregion(near_mem$imem_master_arregion),
		      .imem_master_rready(near_mem$imem_master_rready),
		      .dmem_valid(near_mem$dmem_valid),
		      .dmem_word64(near_mem$dmem_word64),
		      .dmem_st_amo_val(),
		      .dmem_exc(near_mem$dmem_exc),
		      .dmem_exc_code(near_mem$dmem_exc_code),
		      .dmem_master_awvalid(near_mem$dmem_master_awvalid),
		      .dmem_master_awid(near_mem$dmem_master_awid),
		      .dmem_master_awaddr(near_mem$dmem_master_awaddr),
		      .dmem_master_awlen(near_mem$dmem_master_awlen),
		      .dmem_master_awsize(near_mem$dmem_master_awsize),
		      .dmem_master_awburst(near_mem$dmem_master_awburst),
		      .dmem_master_awlock(near_mem$dmem_master_awlock),
		      .dmem_master_awcache(near_mem$dmem_master_awcache),
		      .dmem_master_awprot(near_mem$dmem_master_awprot),
		      .dmem_master_awqos(near_mem$dmem_master_awqos),
		      .dmem_master_awregion(near_mem$dmem_master_awregion),
		      .dmem_master_wvalid(near_mem$dmem_master_wvalid),
		      .dmem_master_wdata(near_mem$dmem_master_wdata),
		      .dmem_master_wstrb(near_mem$dmem_master_wstrb),
		      .dmem_master_wlast(near_mem$dmem_master_wlast),
		      .dmem_master_bready(near_mem$dmem_master_bready),
		      .dmem_master_arvalid(near_mem$dmem_master_arvalid),
		      .dmem_master_arid(near_mem$dmem_master_arid),
		      .dmem_master_araddr(near_mem$dmem_master_araddr),
		      .dmem_master_arlen(near_mem$dmem_master_arlen),
		      .dmem_master_arsize(near_mem$dmem_master_arsize),
		      .dmem_master_arburst(near_mem$dmem_master_arburst),
		      .dmem_master_arlock(near_mem$dmem_master_arlock),
		      .dmem_master_arcache(near_mem$dmem_master_arcache),
		      .dmem_master_arprot(near_mem$dmem_master_arprot),
		      .dmem_master_arqos(near_mem$dmem_master_arqos),
		      .dmem_master_arregion(near_mem$dmem_master_arregion),
		      .dmem_master_rready(near_mem$dmem_master_rready),
		      .RDY_server_fence_i_request_put(near_mem$RDY_server_fence_i_request_put),
		      .RDY_server_fence_i_response_get(near_mem$RDY_server_fence_i_response_get),
		      .RDY_server_fence_request_put(near_mem$RDY_server_fence_request_put),
		      .RDY_server_fence_response_get(near_mem$RDY_server_fence_response_get),
		      .RDY_sfence_vma(),
		      .pmp_csrs_pmpcfg_read(),
		      .RDY_pmp_csrs_pmpcfg_read(),
		      .pmp_csrs_pmpcfg_write(),
		      .RDY_pmp_csrs_pmpcfg_write(),
		      .pmp_csrs_pmpaddr_read(),
		      .RDY_pmp_csrs_pmpaddr_read(),
		      .pmp_csrs_pmpaddr_write(),
		      .RDY_pmp_csrs_pmpaddr_write());

  // submodule soc_map
  mkSoC_Map soc_map(.CLK(CLK),
		    .RST_N(RST_N),
		    .m_is_IO_addr_addr(soc_map$m_is_IO_addr_addr),
		    .m_is_mem_addr_addr(soc_map$m_is_mem_addr_addr),
		    .m_is_near_mem_IO_addr_addr(soc_map$m_is_near_mem_IO_addr_addr),
		    .m_plic_addr_base(),
		    .m_plic_addr_size(),
		    .m_plic_addr_lim(),
		    .m_near_mem_io_addr_base(),
		    .m_near_mem_io_addr_size(),
		    .m_near_mem_io_addr_lim(),
		    .m_flash_mem_addr_base(),
		    .m_flash_mem_addr_size(),
		    .m_flash_mem_addr_lim(),
		    .m_ethernet_0_addr_base(),
		    .m_ethernet_0_addr_size(),
		    .m_ethernet_0_addr_lim(),
		    .m_dma_0_addr_base(),
		    .m_dma_0_addr_size(),
		    .m_dma_0_addr_lim(),
		    .m_uart16550_0_addr_base(),
		    .m_uart16550_0_addr_size(),
		    .m_uart16550_0_addr_lim(),
		    .m_gpio_0_addr_base(),
		    .m_gpio_0_addr_size(),
		    .m_gpio_0_addr_lim(),
		    .m_boot_rom_addr_base(),
		    .m_boot_rom_addr_size(),
		    .m_boot_rom_addr_lim(),
		    .m_ddr4_0_uncached_addr_base(),
		    .m_ddr4_0_uncached_addr_size(),
		    .m_ddr4_0_uncached_addr_lim(),
		    .m_ddr4_0_cached_addr_base(),
		    .m_ddr4_0_cached_addr_size(),
		    .m_ddr4_0_cached_addr_lim(),
		    .m_is_mem_addr(),
		    .m_is_IO_addr(),
		    .m_is_near_mem_IO_addr(),
		    .m_pc_reset_value(soc_map$m_pc_reset_value),
		    .m_mtvec_reset_value(),
		    .m_nmivec_reset_value());

  // submodule stage1_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage1_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage1_f_reset_reqs$ENQ),
						.DEQ(stage1_f_reset_reqs$DEQ),
						.CLR(stage1_f_reset_reqs$CLR),
						.FULL_N(stage1_f_reset_reqs$FULL_N),
						.EMPTY_N(stage1_f_reset_reqs$EMPTY_N));

  // submodule stage1_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage1_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage1_f_reset_rsps$ENQ),
						.DEQ(stage1_f_reset_rsps$DEQ),
						.CLR(stage1_f_reset_rsps$CLR),
						.FULL_N(stage1_f_reset_rsps$FULL_N),
						.EMPTY_N(stage1_f_reset_rsps$EMPTY_N));

  // submodule stage2_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage2_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage2_f_reset_reqs$ENQ),
						.DEQ(stage2_f_reset_reqs$DEQ),
						.CLR(stage2_f_reset_reqs$CLR),
						.FULL_N(stage2_f_reset_reqs$FULL_N),
						.EMPTY_N(stage2_f_reset_reqs$EMPTY_N));

  // submodule stage2_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage2_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage2_f_reset_rsps$ENQ),
						.DEQ(stage2_f_reset_rsps$DEQ),
						.CLR(stage2_f_reset_rsps$CLR),
						.FULL_N(stage2_f_reset_rsps$FULL_N),
						.EMPTY_N(stage2_f_reset_rsps$EMPTY_N));

  // submodule stage2_mbox
  mkRISCV_MBox stage2_mbox(.CLK(CLK),
			   .RST_N(RST_N),
			   .req_f3(stage2_mbox$req_f3),
			   .req_is_OP_not_OP_32(stage2_mbox$req_is_OP_not_OP_32),
			   .req_v1(stage2_mbox$req_v1),
			   .req_v2(stage2_mbox$req_v2),
			   .set_verbosity_verbosity(stage2_mbox$set_verbosity_verbosity),
			   .EN_set_verbosity(stage2_mbox$EN_set_verbosity),
			   .EN_req_reset(stage2_mbox$EN_req_reset),
			   .EN_rsp_reset(stage2_mbox$EN_rsp_reset),
			   .EN_req(stage2_mbox$EN_req),
			   .RDY_set_verbosity(),
			   .RDY_req_reset(),
			   .RDY_rsp_reset(),
			   .valid(stage2_mbox$valid),
			   .word(stage2_mbox$word));

  // submodule stage3_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage3_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage3_f_reset_reqs$ENQ),
						.DEQ(stage3_f_reset_reqs$DEQ),
						.CLR(stage3_f_reset_reqs$CLR),
						.FULL_N(stage3_f_reset_reqs$FULL_N),
						.EMPTY_N(stage3_f_reset_reqs$EMPTY_N));

  // submodule stage3_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage3_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage3_f_reset_rsps$ENQ),
						.DEQ(stage3_f_reset_rsps$DEQ),
						.CLR(stage3_f_reset_rsps$CLR),
						.FULL_N(stage3_f_reset_rsps$FULL_N),
						.EMPTY_N(stage3_f_reset_rsps$EMPTY_N));

  // rule RL_rl_show_pipe
  assign CAN_FIRE_RL_rl_show_pipe =
	     NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45 &&
	     rg_state != 4'd0 &&
	     rg_state != 4'd1 &&
	     rg_state != 4'd2 &&
	     rg_state != 4'd3 &&
	     rg_state != 4'd13 ;
  assign WILL_FIRE_RL_rl_show_pipe = CAN_FIRE_RL_rl_show_pipe ;

  // rule RL_rl_stage1_mip_cmd
  assign CAN_FIRE_RL_rl_stage1_mip_cmd =
	     f_trace_data$FULL_N && rg_state == 4'd4 &&
	     stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1373 &&
	     !csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376 ;
  assign WILL_FIRE_RL_rl_stage1_mip_cmd = CAN_FIRE_RL_rl_stage1_mip_cmd ;

  // rule RL_rl_stage1_SFENCE_VMA
  assign CAN_FIRE_RL_rl_stage1_SFENCE_VMA =
	     f_trace_data$FULL_N &&
	     rg_state_6_EQ_4_363_AND_near_mem_imem_exc__50__ETC___d1947 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd7 ;
  assign WILL_FIRE_RL_rl_stage1_SFENCE_VMA =
	     CAN_FIRE_RL_rl_stage1_SFENCE_VMA ;

  // rule RL_rl_debug_run_redundant
  assign CAN_FIRE_RL_rl_debug_run_redundant =
	     f_run_halt_rsps$FULL_N && f_run_halt_reqs$EMPTY_N &&
	     f_run_halt_reqs$D_OUT &&
	     rg_state != 4'd0 &&
	     rg_state != 4'd1 &&
	     rg_state != 4'd2 &&
	     rg_state != 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_run_redundant =
	     CAN_FIRE_RL_rl_debug_run_redundant &&
	     !WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;

  // rule RL_rl_debug_halt_redundant
  assign CAN_FIRE_RL_rl_debug_halt_redundant =
	     f_run_halt_rsps$FULL_N && f_run_halt_reqs$EMPTY_N &&
	     !f_run_halt_reqs$D_OUT &&
	     (rg_state == 4'd0 || rg_state == 4'd1 || rg_state == 4'd2 ||
	      rg_state == 4'd3) ;
  assign WILL_FIRE_RL_rl_debug_halt_redundant =
	     CAN_FIRE_RL_rl_debug_halt_redundant &&
	     !WILL_FIRE_RL_rl_BREAK_cache_flush_finish ;

  // rule RL_rl_debug_read_gpr
  assign CAN_FIRE_RL_rl_debug_read_gpr =
	     f_gpr_reqs$EMPTY_N && f_gpr_rsps$FULL_N && rg_state == 4'd3 &&
	     !f_gpr_reqs$D_OUT[37] ;
  assign WILL_FIRE_RL_rl_debug_read_gpr = CAN_FIRE_RL_rl_debug_read_gpr ;

  // rule RL_rl_debug_write_gpr
  assign CAN_FIRE_RL_rl_debug_write_gpr =
	     f_gpr_reqs$EMPTY_N && f_gpr_rsps$FULL_N && rg_state == 4'd3 &&
	     f_gpr_reqs$D_OUT[37] ;
  assign WILL_FIRE_RL_rl_debug_write_gpr = CAN_FIRE_RL_rl_debug_write_gpr ;

  // rule RL_rl_debug_gpr_access_busy
  assign CAN_FIRE_RL_rl_debug_gpr_access_busy =
	     f_gpr_reqs$EMPTY_N && f_gpr_rsps$FULL_N && rg_state != 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_gpr_access_busy =
	     CAN_FIRE_RL_rl_debug_gpr_access_busy ;

  // rule RL_rl_debug_read_csr
  assign CAN_FIRE_RL_rl_debug_read_csr =
	     f_csr_reqs$EMPTY_N && f_csr_rsps$FULL_N && rg_state == 4'd3 &&
	     !f_csr_reqs$D_OUT[44] ;
  assign WILL_FIRE_RL_rl_debug_read_csr = CAN_FIRE_RL_rl_debug_read_csr ;

  // rule RL_rl_debug_run
  assign CAN_FIRE_RL_rl_debug_run =
	     NOT_near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_p_ETC___d2142 &&
	     f_run_halt_reqs$D_OUT &&
	     rg_state == 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_run =
	     CAN_FIRE_RL_rl_debug_run &&
	     !WILL_FIRE_RL_rl_reset_from_Debug_Module ;

  // rule RL_rl_debug_write_csr
  assign CAN_FIRE_RL_rl_debug_write_csr =
	     f_csr_reqs$EMPTY_N && f_csr_rsps$FULL_N && rg_state == 4'd3 &&
	     f_csr_reqs$D_OUT[44] ;
  assign WILL_FIRE_RL_rl_debug_write_csr =
	     CAN_FIRE_RL_rl_debug_write_csr && !WILL_FIRE_RL_rl_debug_run ;

  // rule RL_rl_debug_csr_access_busy
  assign CAN_FIRE_RL_rl_debug_csr_access_busy =
	     f_csr_reqs$EMPTY_N && f_csr_rsps$FULL_N && rg_state != 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_csr_access_busy =
	     CAN_FIRE_RL_rl_debug_csr_access_busy ;

  // rule RL_rl_stage1_trap
  assign CAN_FIRE_RL_rl_stage1_trap =
	     rg_state_6_EQ_4_363_AND_near_mem_imem_exc__50__ETC___d1947 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd12 &&
	     (x_out_trap_info_exc_code__h17191 != 5'd3 ||
	      !csr_regfile$dcsr_break_enters_debug) ;
  assign WILL_FIRE_RL_rl_stage1_trap = CAN_FIRE_RL_rl_stage1_trap ;

  // rule RL_rl_stage1_CSRR_W
  assign CAN_FIRE_RL_rl_stage1_CSRR_W = MUX_rg_state$write_1__SEL_11 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_W = MUX_rg_state$write_1__SEL_11 ;

  // rule RL_rl_stage1_CSRR_S_or_C
  assign CAN_FIRE_RL_rl_stage1_CSRR_S_or_C = MUX_rg_state$write_1__SEL_12 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_S_or_C = MUX_rg_state$write_1__SEL_12 ;

  // rule RL_rl_stage1_xRET
  assign CAN_FIRE_RL_rl_stage1_xRET =
	     f_trace_data$FULL_N &&
	     rg_state_6_EQ_4_363_AND_near_mem_imem_exc__50__ETC___d1947 &&
	     (IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	      4'd8 ||
	      IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	      4'd9 ||
	      IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	      4'd10) ;
  assign WILL_FIRE_RL_rl_stage1_xRET = CAN_FIRE_RL_rl_stage1_xRET ;

  // rule RL_rl_stage1_FENCE_I
  assign CAN_FIRE_RL_rl_stage1_FENCE_I = MUX_rg_state$write_1__SEL_13 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE_I = MUX_rg_state$write_1__SEL_13 ;

  // rule RL_rl_stage1_FENCE
  assign CAN_FIRE_RL_rl_stage1_FENCE =
	     near_mem$RDY_server_fence_request_put && f_trace_data$FULL_N &&
	     rg_state_6_EQ_4_363_AND_near_mem_imem_exc__50__ETC___d1947 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd5 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE = CAN_FIRE_RL_rl_stage1_FENCE ;

  // rule RL_rl_stage1_WFI
  assign CAN_FIRE_RL_rl_stage1_WFI =
	     f_trace_data$FULL_N &&
	     rg_state_6_EQ_4_363_AND_near_mem_imem_exc__50__ETC___d1947 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd11 ;
  assign WILL_FIRE_RL_rl_stage1_WFI = CAN_FIRE_RL_rl_stage1_WFI ;

  // rule RL_rl_trap_BREAK_to_Debug_Mode
  assign CAN_FIRE_RL_rl_trap_BREAK_to_Debug_Mode =
	     near_mem$RDY_server_fence_i_request_put &&
	     f_run_halt_rsps$FULL_N &&
	     rg_state_6_EQ_4_363_AND_near_mem_imem_exc__50__ETC___d1947 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd12 &&
	     x_out_trap_info_exc_code__h17191 == 5'd3 &&
	     csr_regfile$dcsr_break_enters_debug ;
  assign WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode =
	     CAN_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;

  // rule RL_rl_BREAK_cache_flush_finish
  assign CAN_FIRE_RL_rl_BREAK_cache_flush_finish =
	     MUX_rg_state$write_1__SEL_7 ;
  assign WILL_FIRE_RL_rl_BREAK_cache_flush_finish =
	     MUX_rg_state$write_1__SEL_7 ;

  // rule RL_rl_stage1_stop
  assign CAN_FIRE_RL_rl_stage1_stop =
	     near_mem$RDY_server_fence_i_request_put && rg_state == 4'd4 &&
	     rg_stop_req_400_OR_rg_step_count_401_402_AND_s_ETC___d2124 ;
  assign WILL_FIRE_RL_rl_stage1_stop =
	     CAN_FIRE_RL_rl_stage1_stop &&
	     !WILL_FIRE_RL_rl_reset_from_Debug_Module ;

  // rule RL_tagger_tp_m1_rl_startup
  assign CAN_FIRE_RL_tagger_tp_m1_rl_startup = !tagger_tp_m1_initialized ;
  assign WILL_FIRE_RL_tagger_tp_m1_rl_startup =
	     CAN_FIRE_RL_tagger_tp_m1_rl_startup ;

  // rule RL_imem_rl_assert_fail
  assign CAN_FIRE_RL_imem_rl_assert_fail = !near_mem$imem_is_i32_not_i16 ;
  assign WILL_FIRE_RL_imem_rl_assert_fail = CAN_FIRE_RL_imem_rl_assert_fail ;

  // rule RL_rl_reset_complete
  assign CAN_FIRE_RL_rl_reset_complete =
	     gpr_regfile$RDY_server_reset_response_get &&
	     near_mem$RDY_server_reset_response_get &&
	     csr_regfile$RDY_server_reset_response_get &&
	     stage1_f_reset_rsps$EMPTY_N &&
	     stage2_f_reset_rsps_i_notEmpty__341_AND_stage3_ETC___d1350 &&
	     rg_state == 4'd1 ;
  assign WILL_FIRE_RL_rl_reset_complete = MUX_rg_state$write_1__SEL_1 ;

  // rule RL_rl_pipe
  assign CAN_FIRE_RL_rl_pipe =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 !=
	      2'd2 ||
	      f_trace_data$FULL_N) &&
	     stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1428 &&
	     rg_state_6_EQ_4_363_AND_stage3_rg_full_8_OR_NO_ETC___d1441 &&
	     NOT_rg_stop_req_400_442_AND_NOT_rg_step_count__ETC___d1455 ;
  assign WILL_FIRE_RL_rl_pipe =
	     CAN_FIRE_RL_rl_pipe && !WILL_FIRE_RL_imem_rl_fetch_next_32b ;

  // rule RL_rl_debug_halt
  assign CAN_FIRE_RL_rl_debug_halt =
	     f_run_halt_reqs$EMPTY_N && !f_run_halt_reqs$D_OUT &&
	     rg_state != 4'd0 &&
	     rg_state != 4'd1 &&
	     rg_state != 4'd2 &&
	     rg_state != 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_halt =
	     CAN_FIRE_RL_rl_debug_halt && !WILL_FIRE_RL_rl_stage1_stop &&
	     !WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode &&
	     !WILL_FIRE_RL_rl_stage1_WFI &&
	     !WILL_FIRE_RL_rl_stage1_FENCE &&
	     !WILL_FIRE_RL_rl_stage1_FENCE_I &&
	     !WILL_FIRE_RL_rl_stage1_xRET &&
	     !WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     !WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     !WILL_FIRE_RL_rl_stage1_trap ;

  // rule RL_rl_stage2_nonpipe
  assign CAN_FIRE_RL_rl_stage2_nonpipe =
	     rg_state == 4'd4 && !stage3_rg_full &&
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	     2'd3 ;
  assign WILL_FIRE_RL_rl_stage2_nonpipe = CAN_FIRE_RL_rl_stage2_nonpipe ;

  // rule RL_rl_trap
  assign CAN_FIRE_RL_rl_trap =
	     f_trace_data$FULL_N && rg_state == 4'd5 &&
	     NOT_stage1_rg_full_45_46_OR_near_mem_imem_vali_ETC___d1961 ;
  assign WILL_FIRE_RL_rl_trap = CAN_FIRE_RL_rl_trap ;

  // rule RL_rl_stage1_CSRR_W_2
  assign CAN_FIRE_RL_rl_stage1_CSRR_W_2 = MUX_rg_state$write_1__SEL_2 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_W_2 = MUX_rg_state$write_1__SEL_2 ;

  // rule RL_rl_stage1_CSRR_S_or_C_2
  assign CAN_FIRE_RL_rl_stage1_CSRR_S_or_C_2 = MUX_rg_state$write_1__SEL_3 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 = MUX_rg_state$write_1__SEL_3 ;

  // rule RL_rl_stage1_restart_after_csrrx
  assign CAN_FIRE_RL_rl_stage1_restart_after_csrrx =
	     (!near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     rg_state == 4'd9 ;
  assign WILL_FIRE_RL_rl_stage1_restart_after_csrrx =
	     CAN_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // rule RL_rl_finish_FENCE_I
  assign CAN_FIRE_RL_rl_finish_FENCE_I =
	     (!near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     near_mem$RDY_server_fence_i_response_get &&
	     rg_state == 4'd10 ;
  assign WILL_FIRE_RL_rl_finish_FENCE_I = CAN_FIRE_RL_rl_finish_FENCE_I ;

  // rule RL_rl_finish_FENCE
  assign CAN_FIRE_RL_rl_finish_FENCE =
	     (!near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     near_mem$RDY_server_fence_response_get &&
	     rg_state == 4'd11 ;
  assign WILL_FIRE_RL_rl_finish_FENCE = CAN_FIRE_RL_rl_finish_FENCE ;

  // rule RL_rl_finish_SFENCE_VMA
  assign CAN_FIRE_RL_rl_finish_SFENCE_VMA =
	     (!near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     rg_state == 4'd12 ;
  assign WILL_FIRE_RL_rl_finish_SFENCE_VMA =
	     CAN_FIRE_RL_rl_finish_SFENCE_VMA ;

  // rule RL_rl_WFI_resume
  assign CAN_FIRE_RL_rl_WFI_resume =
	     (!near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     rg_state == 4'd13 &&
	     csr_regfile$wfi_resume ;
  assign WILL_FIRE_RL_rl_WFI_resume = CAN_FIRE_RL_rl_WFI_resume ;

  // rule RL_rl_reset_from_WFI
  assign CAN_FIRE_RL_rl_reset_from_WFI =
	     rg_state == 4'd13 && f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_rl_reset_from_WFI =
	     CAN_FIRE_RL_rl_reset_from_WFI && !WILL_FIRE_RL_rl_WFI_resume ;

  // rule RL_rl_trap_fetch
  assign CAN_FIRE_RL_rl_trap_fetch =
	     (!near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     rg_state == 4'd6 ;
  assign WILL_FIRE_RL_rl_trap_fetch = CAN_FIRE_RL_rl_trap_fetch ;

  // rule RL_rl_reset_from_Debug_Module
  assign CAN_FIRE_RL_rl_reset_from_Debug_Module =
	     f_reset_reqs$EMPTY_N && rg_state != 4'd0 ;
  assign WILL_FIRE_RL_rl_reset_from_Debug_Module =
	     CAN_FIRE_RL_rl_reset_from_Debug_Module &&
	     !WILL_FIRE_RL_rl_BREAK_cache_flush_finish &&
	     !WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode &&
	     !WILL_FIRE_RL_rl_trap_fetch &&
	     !WILL_FIRE_RL_rl_reset_from_WFI &&
	     !WILL_FIRE_RL_rl_WFI_resume &&
	     !WILL_FIRE_RL_rl_stage1_WFI &&
	     !WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	     !WILL_FIRE_RL_rl_finish_FENCE &&
	     !WILL_FIRE_RL_rl_stage1_FENCE &&
	     !WILL_FIRE_RL_rl_finish_FENCE_I &&
	     !WILL_FIRE_RL_rl_stage1_FENCE_I &&
	     !WILL_FIRE_RL_rl_stage1_xRET &&
	     !WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	     !WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	     !WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     !WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	     !WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     !WILL_FIRE_RL_rl_trap &&
	     !WILL_FIRE_RL_rl_stage1_trap &&
	     !WILL_FIRE_RL_rl_stage2_nonpipe ;

  // rule RL_rl_stage1_interrupt
  assign CAN_FIRE_RL_rl_stage1_interrupt =
	     (csr_regfile$interrupt_pending[5] || csr_regfile$nmi_pending) &&
	     rg_state == 4'd4 &&
	     stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1373 &&
	     csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376 ;
  assign WILL_FIRE_RL_rl_stage1_interrupt =
	     CAN_FIRE_RL_rl_stage1_interrupt &&
	     !WILL_FIRE_RL_rl_reset_from_Debug_Module ;

  // rule RL_rl_reset_start
  assign CAN_FIRE_RL_rl_reset_start = MUX_rg_state$write_1__SEL_5 ;
  assign WILL_FIRE_RL_rl_reset_start = MUX_rg_state$write_1__SEL_5 ;

  // rule RL_imem_rl_fetch_next_32b
  assign CAN_FIRE_RL_imem_rl_fetch_next_32b =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 &&
	     imem_rg_pc[1:0] != 2'b0 &&
	     near_mem$imem_instr[17:16] == 2'b11 ;
  assign WILL_FIRE_RL_imem_rl_fetch_next_32b =
	     CAN_FIRE_RL_imem_rl_fetch_next_32b ;

  // rule RL_stage3_rl_reset
  assign CAN_FIRE_RL_stage3_rl_reset =
	     stage3_f_reset_reqs$EMPTY_N && stage3_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage3_rl_reset = CAN_FIRE_RL_stage3_rl_reset ;

  // rule RL_stage2_rl_reset_end
  assign CAN_FIRE_RL_stage2_rl_reset_end =
	     stage2_f_reset_rsps$FULL_N && stage2_rg_resetting ;
  assign WILL_FIRE_RL_stage2_rl_reset_end = CAN_FIRE_RL_stage2_rl_reset_end ;

  // rule RL_stage2_rl_reset_begin
  assign CAN_FIRE_RL_stage2_rl_reset_begin = stage2_f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_stage2_rl_reset_begin = stage2_f_reset_reqs$EMPTY_N ;

  // rule RL_stage1_rl_reset
  assign CAN_FIRE_RL_stage1_rl_reset =
	     stage1_f_reset_reqs$EMPTY_N && stage1_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage1_rl_reset = CAN_FIRE_RL_stage1_rl_reset ;

  // inputs to muxes for submodule ports
  assign MUX_csr_regfile$mav_csr_write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	     csr_regfile$access_permitted_1 ;
  assign MUX_csr_regfile$mav_csr_write_1__SEL_2 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	     csr_regfile$access_permitted_2 &&
	     rg_trap_instr[19:15] != 5'd0 ;
  assign MUX_csr_regfile$write_dcsr_cause_priv_1__SEL_1 =
	     WILL_FIRE_RL_rl_reset_complete && !rg_run_on_reset ;
  assign MUX_f_run_halt_rsps$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_debug_halt_redundant ||
	     WILL_FIRE_RL_rl_BREAK_cache_flush_finish ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;
  assign MUX_f_trace_data$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	     2'd2 ;
  assign MUX_f_trace_data$enq_1__SEL_3 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	     csr_regfile$access_permitted_2 ;
  assign MUX_f_trace_data$enq_1__SEL_4 =
	     WILL_FIRE_RL_rl_stage1_WFI || WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ;
  assign MUX_gpr_regfile$write_rd_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[69] ;
  assign MUX_imem_rg_f3$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ;
  assign MUX_imem_rg_f3$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1894 ;
  assign MUX_imem_rg_mstatus_MXR$write_1__SEL_4 =
	     WILL_FIRE_RL_rl_debug_run || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;
  assign MUX_imem_rg_pc$write_1__SEL_4 =
	     WILL_FIRE_RL_rl_trap_fetch || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign MUX_near_mem$imem_req_1__SEL_6 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign MUX_rg_next_pc$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_stage1_WFI || WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ;
  assign MUX_rg_state$write_1__SEL_1 =
	     CAN_FIRE_RL_rl_reset_complete &&
	     !WILL_FIRE_RL_imem_rl_fetch_next_32b &&
	     !WILL_FIRE_RL_rl_reset_from_Debug_Module ;
  assign MUX_rg_state$write_1__SEL_2 =
	     (!csr_regfile$access_permitted_1 || f_trace_data$FULL_N) &&
	     rg_state == 4'd7 ;
  assign MUX_rg_state$write_1__SEL_3 =
	     (!csr_regfile$access_permitted_2 || f_trace_data$FULL_N) &&
	     rg_state == 4'd8 ;
  assign MUX_rg_state$write_1__SEL_4 =
	     WILL_FIRE_RL_rl_reset_from_Debug_Module ||
	     WILL_FIRE_RL_rl_reset_from_WFI ;
  assign MUX_rg_state$write_1__SEL_5 =
	     gpr_regfile$RDY_server_reset_request_put &&
	     near_mem_RDY_server_reset_request_put__318_AND_ETC___d1330 &&
	     rg_state == 4'd0 ;
  assign MUX_rg_state$write_1__SEL_6 =
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;
  assign MUX_rg_state$write_1__SEL_7 =
	     near_mem$RDY_server_fence_i_response_get &&
	     f_run_halt_rsps$FULL_N &&
	     rg_state == 4'd2 ;
  assign MUX_rg_state$write_1__SEL_8 =
	     WILL_FIRE_RL_rl_debug_run || WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;
  assign MUX_rg_state$write_1__SEL_9 =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_state$write_1__SEL_10 =
	     WILL_FIRE_RL_rl_stage1_xRET || WILL_FIRE_RL_rl_trap ;
  assign MUX_rg_state$write_1__SEL_11 =
	     rg_state_6_EQ_4_363_AND_near_mem_imem_exc__50__ETC___d1947 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd3 ;
  assign MUX_rg_state$write_1__SEL_12 =
	     rg_state_6_EQ_4_363_AND_near_mem_imem_exc__50__ETC___d1947 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd4 ;
  assign MUX_rg_state$write_1__SEL_13 =
	     near_mem$RDY_server_fence_i_request_put && f_trace_data$FULL_N &&
	     rg_state_6_EQ_4_363_AND_near_mem_imem_exc__50__ETC___d1947 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd6 ;
  assign MUX_rg_step_count$write_1__PSEL_1 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap ||
	     WILL_FIRE_RL_rl_pipe ;
  assign MUX_rg_step_count$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_stage1_stop || WILL_FIRE_RL_rl_reset_start ;
  assign MUX_rg_trap_info$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ;
  assign MUX_rg_trap_instr$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_trap ;
  assign MUX_rg_trap_interrupt$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_trap_trace_data$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_trap ;
  always@(rg_trap_instr or
	  csr_regfile$read_csr or
	  y__h28043 or
	  IF_csr_regfile_read_csr_rg_trap_instr_988_BITS_ETC___d2042)
  begin
    case (rg_trap_instr[14:12])
      3'b010, 3'b110:
	  MUX_csr_regfile$mav_csr_write_2__VAL_2 =
	      IF_csr_regfile_read_csr_rg_trap_instr_988_BITS_ETC___d2042;
      default: MUX_csr_regfile$mav_csr_write_2__VAL_2 =
		   csr_regfile$read_csr[31:0] & y__h28043;
    endcase
  end
  assign MUX_csr_regfile$write_dcsr_cause_priv_1__VAL_2 =
	     rg_stop_req ? 3'd3 : 3'd4 ;
  assign MUX_f_csr_rsps$enq_1__VAL_3 =
	     { 1'd1, csr_regfile$read_csr_port2[31:0] } ;
  assign MUX_f_gpr_rsps$enq_1__VAL_3 =
	     { 1'd1, gpr_regfile$read_rs1_port2[63:32] } ;
  assign MUX_f_trace_data$enq_1__VAL_1 =
	     { stage2_rg_stage2[233:160],
	       CASE_stage2_rg_stage2_BITS_433_TO_431_0_stage2_ETC__q32,
	       stage2_rg_stage2[127:0] } ;
  assign MUX_f_trace_data$enq_1__VAL_2 =
	     { 4'd14,
	       rg_trap_trace_data[229:165],
	       rg_trap_instr[11:7],
	       csr_regfile$read_csr[31:0],
	       32'd1,
	       x_word3__h28153,
	       csr_regfile$mav_csr_write } ;
  assign MUX_f_trace_data$enq_1__VAL_3 =
	     { 4'd14,
	       rg_trap_trace_data[229:165],
	       rg_trap_instr[11:7],
	       csr_regfile$read_csr[31:0],
	       x__h28200,
	       x_word3__h28153,
	       x__h28208 } ;
  assign MUX_f_trace_data$enq_1__VAL_6 =
	     { 202'h0EAAAAAAA955555554AAAAAAAAAAAAAAAAA0000000000000344,
	       csr_regfile$csr_mip_read } ;
  assign MUX_f_trace_data$enq_1__VAL_7 =
	     { rg_trap_interrupt ? 4'd15 : 4'd12,
	       csr_regfile$csr_trap_actions[97:66],
	       rg_trap_trace_data[197:165],
	       x_rd__h26315,
	       csr_regfile$csr_trap_actions[65:2],
	       x_word3__h26318,
	       x__h26483 } ;
  assign MUX_f_trace_data$enq_1__VAL_8 =
	     { 4'd13,
	       csr_regfile$csr_ret_actions[65:34],
	       near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d534,
	       x__h24137,
	       td1_rd__h29076,
	       csr_regfile$csr_ret_actions[31:0],
	       128'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA } ;
  assign MUX_gpr_regfile$write_rd_2__VAL_2 =
	     { csr_regfile$read_csr[31:0], 32'd0 } ;
  assign MUX_gpr_regfile$write_rd_2__VAL_4 =
	     { f_gpr_reqs$D_OUT[31:0], 32'd0 } ;
  assign MUX_gpr_regfile$write_rd_3__VAL_1 =
	     stage3_rg_stage3[78:72] == 7'b0000011 &&
	     stage3_rg_stage3[86:84] == 3'b111 ;
  assign MUX_near_mem$imem_req_2__VAL_1 =
	     { soc_map$m_pc_reset_value[31:2], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_2 =
	     { x_out_next_pc__h13349[31:2], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_5 = { rg_next_pc[31:2], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_7 =
	     { csr_regfile$read_dpc[31:2], 2'b0 } ;
  assign MUX_rg_state$write_1__VAL_1 = rg_run_on_reset ? 4'd4 : 4'd3 ;
  assign MUX_rg_state$write_1__VAL_2 =
	     csr_regfile$access_permitted_1 ? 4'd9 : 4'd5 ;
  assign MUX_rg_state$write_1__VAL_3 =
	     csr_regfile$access_permitted_2 ? 4'd9 : 4'd5 ;
  assign MUX_rg_trap_info$write_1__VAL_1 =
	     { imem_rg_pc, 5'd2, value__h17232 } ;
  assign MUX_rg_trap_info$write_1__VAL_2 =
	     { stage2_rg_stage2[497:466],
	       near_mem$dmem_exc_code,
	       stage2_rg_stage2[425:394] } ;
  assign MUX_rg_trap_info$write_1__VAL_3 =
	     { imem_rg_pc,
	       IF_near_mem_imem_exc__50_THEN_near_mem_imem_ex_ETC___d1958 } ;
  assign MUX_rg_trap_info$write_1__VAL_4 =
	     { imem_rg_pc, x_exc_code__h33149, 32'd0 } ;
  assign MUX_stage1_rg_full$write_1__VAL_9 =
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1919 ||
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1925 ;
  assign MUX_stage2_rg_full$write_1__VAL_3 =
	     _0_OR_0_OR_near_mem_imem_exc__50_OR_IF_IF_IF_NO_ETC___d1913 ||
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 !=
	     2'd2 &&
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 !=
	     2'd0 ;

  // register cfg_logdelay
  assign cfg_logdelay$D_IN = set_verbosity_logdelay ;
  assign cfg_logdelay$EN = EN_set_verbosity ;

  // register cfg_verbosity
  assign cfg_verbosity$D_IN =
	     EN_hart0_put_other_req_put ?
	       hart0_put_other_req_put :
	       set_verbosity_verbosity ;
  assign cfg_verbosity$EN = EN_set_verbosity || EN_hart0_put_other_req_put ;

  // register imem_rg_f3
  assign imem_rg_f3$D_IN = 3'b010 ;
  assign imem_rg_f3$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1894 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_instr_15_0
  assign imem_rg_instr_15_0$D_IN = near_mem$imem_instr[31:16] ;
  assign imem_rg_instr_15_0$EN = CAN_FIRE_RL_imem_rl_fetch_next_32b ;

  // register imem_rg_mstatus_MXR
  assign imem_rg_mstatus_MXR$D_IN =
	     (MUX_imem_rg_f3$write_1__SEL_1 ||
	      MUX_imem_rg_f3$write_1__SEL_2 ||
	      MUX_imem_rg_mstatus_MXR$write_1__SEL_4) ?
	       csr_regfile$read_mstatus[19] :
	       rg_mstatus_MXR ;
  assign imem_rg_mstatus_MXR$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1894 ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_pc
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  soc_map$m_pc_reset_value or
	  MUX_imem_rg_f3$write_1__SEL_2 or
	  x_out_next_pc__h13349 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_imem_rg_pc$write_1__SEL_4 or
	  rg_next_pc or WILL_FIRE_RL_rl_debug_run or csr_regfile$read_dpc)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1:
	  imem_rg_pc$D_IN = soc_map$m_pc_reset_value[31:0];
      MUX_imem_rg_f3$write_1__SEL_2: imem_rg_pc$D_IN = x_out_next_pc__h13349;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  imem_rg_pc$D_IN = x_out_next_pc__h13349;
      MUX_imem_rg_pc$write_1__SEL_4: imem_rg_pc$D_IN = rg_next_pc;
      WILL_FIRE_RL_rl_debug_run: imem_rg_pc$D_IN = csr_regfile$read_dpc;
      default: imem_rg_pc$D_IN = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign imem_rg_pc$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1894 ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_debug_run ;

  // register imem_rg_priv
  assign imem_rg_priv$D_IN = rg_cur_priv ;
  assign imem_rg_priv$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1894 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_satp
  assign imem_rg_satp$D_IN = csr_regfile$read_satp ;
  assign imem_rg_satp$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1894 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_sstatus_SUM
  assign imem_rg_sstatus_SUM$D_IN =
	     WILL_FIRE_RL_rl_trap_fetch && rg_sstatus_SUM ;
  assign imem_rg_sstatus_SUM$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1894 ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_tval
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  soc_map$m_pc_reset_value or
	  MUX_imem_rg_f3$write_1__SEL_2 or
	  x_out_next_pc__h13349 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_imem_rg_pc$write_1__SEL_4 or
	  rg_next_pc or
	  WILL_FIRE_RL_rl_debug_run or
	  csr_regfile$read_dpc or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or next_pc___1__h17344)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1:
	  imem_rg_tval$D_IN = soc_map$m_pc_reset_value[31:0];
      MUX_imem_rg_f3$write_1__SEL_2:
	  imem_rg_tval$D_IN = x_out_next_pc__h13349;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  imem_rg_tval$D_IN = x_out_next_pc__h13349;
      MUX_imem_rg_pc$write_1__SEL_4: imem_rg_tval$D_IN = rg_next_pc;
      WILL_FIRE_RL_rl_debug_run: imem_rg_tval$D_IN = csr_regfile$read_dpc;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  imem_rg_tval$D_IN = next_pc___1__h17344;
      default: imem_rg_tval$D_IN = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign imem_rg_tval$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1894 ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ;

  // register rg_csr_pc
  assign rg_csr_pc$D_IN = imem_rg_pc ;
  assign rg_csr_pc$EN = MUX_rg_trap_info$write_1__SEL_1 ;

  // register rg_csr_val1
  assign rg_csr_val1$D_IN = x_out_data_to_stage2_val1__h13391 ;
  assign rg_csr_val1$EN = MUX_rg_trap_info$write_1__SEL_1 ;

  // register rg_cur_priv
  always@(WILL_FIRE_RL_rl_trap or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or WILL_FIRE_RL_rl_reset_start)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_trap:
	  rg_cur_priv$D_IN = csr_regfile$csr_trap_actions[1:0];
      WILL_FIRE_RL_rl_stage1_xRET:
	  rg_cur_priv$D_IN = csr_regfile$csr_ret_actions[33:32];
      WILL_FIRE_RL_rl_reset_start: rg_cur_priv$D_IN = 2'b11;
      default: rg_cur_priv$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign rg_cur_priv$EN =
	     WILL_FIRE_RL_rl_trap || WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_mstatus_MXR
  assign rg_mstatus_MXR$D_IN = csr_regfile$read_mstatus[19] ;
  assign rg_mstatus_MXR$EN = MUX_rg_state$write_1__SEL_10 ;

  // register rg_next_pc
  always@(WILL_FIRE_RL_rl_trap or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or
	  MUX_rg_next_pc$write_1__SEL_3 or x_out_next_pc__h13349)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_trap:
	  rg_next_pc$D_IN = csr_regfile$csr_trap_actions[97:66];
      WILL_FIRE_RL_rl_stage1_xRET:
	  rg_next_pc$D_IN = csr_regfile$csr_ret_actions[65:34];
      MUX_rg_next_pc$write_1__SEL_3: rg_next_pc$D_IN = x_out_next_pc__h13349;
      default: rg_next_pc$D_IN = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_next_pc$EN =
	     WILL_FIRE_RL_rl_trap || WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_WFI ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ;

  // register rg_prev_mip
  assign rg_prev_mip$D_IN =
	     WILL_FIRE_RL_rl_stage1_mip_cmd ?
	       csr_regfile$csr_mip_read :
	       32'd0 ;
  assign rg_prev_mip$EN =
	     WILL_FIRE_RL_rl_stage1_mip_cmd || WILL_FIRE_RL_rl_reset_start ;

  // register rg_run_on_reset
  assign rg_run_on_reset$D_IN = f_reset_reqs$D_OUT ;
  assign rg_run_on_reset$EN = MUX_rg_state$write_1__SEL_5 ;

  // register rg_sstatus_SUM
  assign rg_sstatus_SUM$D_IN = 1'd0 ;
  assign rg_sstatus_SUM$EN = MUX_rg_state$write_1__SEL_10 ;

  // register rg_start_CPI_cycles
  assign rg_start_CPI_cycles$D_IN = csr_regfile$read_csr_mcycle ;
  assign rg_start_CPI_cycles$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_debug_run ;

  // register rg_start_CPI_instrs
  assign rg_start_CPI_instrs$D_IN = csr_regfile$read_csr_minstret ;
  assign rg_start_CPI_instrs$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_debug_run ;

  // register rg_state
  always@(WILL_FIRE_RL_rl_reset_complete or
	  MUX_rg_state$write_1__VAL_1 or
	  WILL_FIRE_RL_rl_stage1_CSRR_W_2 or
	  MUX_rg_state$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 or
	  MUX_rg_state$write_1__VAL_3 or
	  MUX_rg_state$write_1__SEL_4 or
	  WILL_FIRE_RL_rl_reset_start or
	  MUX_rg_state$write_1__SEL_6 or
	  WILL_FIRE_RL_rl_BREAK_cache_flush_finish or
	  MUX_rg_state$write_1__SEL_8 or
	  MUX_rg_state$write_1__SEL_9 or
	  MUX_rg_state$write_1__SEL_10 or
	  WILL_FIRE_RL_rl_stage1_CSRR_W or
	  WILL_FIRE_RL_rl_stage1_CSRR_S_or_C or
	  WILL_FIRE_RL_rl_stage1_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_FENCE or
	  WILL_FIRE_RL_rl_stage1_SFENCE_VMA or WILL_FIRE_RL_rl_stage1_WFI)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_reset_complete:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_1;
      WILL_FIRE_RL_rl_stage1_CSRR_W_2:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_2;
      WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_3;
      MUX_rg_state$write_1__SEL_4: rg_state$D_IN = 4'd0;
      WILL_FIRE_RL_rl_reset_start: rg_state$D_IN = 4'd1;
      MUX_rg_state$write_1__SEL_6: rg_state$D_IN = 4'd2;
      WILL_FIRE_RL_rl_BREAK_cache_flush_finish: rg_state$D_IN = 4'd3;
      MUX_rg_state$write_1__SEL_8: rg_state$D_IN = 4'd4;
      MUX_rg_state$write_1__SEL_9: rg_state$D_IN = 4'd5;
      MUX_rg_state$write_1__SEL_10: rg_state$D_IN = 4'd6;
      WILL_FIRE_RL_rl_stage1_CSRR_W: rg_state$D_IN = 4'd7;
      WILL_FIRE_RL_rl_stage1_CSRR_S_or_C: rg_state$D_IN = 4'd8;
      WILL_FIRE_RL_rl_stage1_FENCE_I: rg_state$D_IN = 4'd10;
      WILL_FIRE_RL_rl_stage1_FENCE: rg_state$D_IN = 4'd11;
      WILL_FIRE_RL_rl_stage1_SFENCE_VMA: rg_state$D_IN = 4'd12;
      WILL_FIRE_RL_rl_stage1_WFI: rg_state$D_IN = 4'd13;
      default: rg_state$D_IN = 4'b1010 /* unspecified value */ ;
    endcase
  end
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W_2 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 ||
	     WILL_FIRE_RL_rl_reset_from_Debug_Module ||
	     WILL_FIRE_RL_rl_reset_from_WFI ||
	     WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ||
	     WILL_FIRE_RL_rl_BREAK_cache_flush_finish ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_trap ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_stage1_WFI ;

  // register rg_step_count
  assign rg_step_count$D_IN = !MUX_rg_step_count$write_1__SEL_3 ;
  assign rg_step_count$EN =
	     MUX_rg_step_count$write_1__PSEL_1 &&
	     stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1931 ||
	     WILL_FIRE_RL_rl_stage1_xRET && csr_regfile$read_dcsr_step &&
	     !rg_step_count ||
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_stop_req
  assign rg_stop_req$D_IN = !MUX_rg_step_count$write_1__SEL_3 ;
  assign rg_stop_req$EN =
	     WILL_FIRE_RL_rl_stage1_stop || WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_debug_halt ;

  // register rg_trap_info
  always@(MUX_rg_trap_info$write_1__SEL_1 or
	  MUX_rg_trap_info$write_1__VAL_1 or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  MUX_rg_trap_info$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_stage1_trap or
	  MUX_rg_trap_info$write_1__VAL_3 or
	  WILL_FIRE_RL_rl_stage1_interrupt or MUX_rg_trap_info$write_1__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_trap_info$write_1__SEL_1:
	  rg_trap_info$D_IN = MUX_rg_trap_info$write_1__VAL_1;
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  rg_trap_info$D_IN = MUX_rg_trap_info$write_1__VAL_2;
      WILL_FIRE_RL_rl_stage1_trap:
	  rg_trap_info$D_IN = MUX_rg_trap_info$write_1__VAL_3;
      WILL_FIRE_RL_rl_stage1_interrupt:
	  rg_trap_info$D_IN = MUX_rg_trap_info$write_1__VAL_4;
      default: rg_trap_info$D_IN =
		   69'h0AAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_trap_info$EN =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage1_interrupt ;

  // register rg_trap_instr
  assign rg_trap_instr$D_IN =
	     MUX_rg_trap_instr$write_1__SEL_1 ?
	       x_out_data_to_stage2_instr__h13386 :
	       stage2_rg_stage2[465:434] ;
  assign rg_trap_instr$EN =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;

  // register rg_trap_interrupt
  assign rg_trap_interrupt$D_IN = !MUX_rg_trap_interrupt$write_1__SEL_1 ;
  assign rg_trap_interrupt$EN =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_interrupt ;

  // register rg_trap_trace_data
  assign rg_trap_trace_data$D_IN =
	     MUX_rg_trap_trace_data$write_1__SEL_1 ?
	       IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1852 :
	       MUX_f_trace_data$enq_1__VAL_1 ;
  assign rg_trap_trace_data$EN = MUX_rg_trap_interrupt$write_1__SEL_1 ;

  // register stage1_rg_full
  always@(WILL_FIRE_RL_stage1_rl_reset or
	  WILL_FIRE_RL_rl_trap_fetch or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_trap or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage1_rg_full$write_1__VAL_9 or
	  MUX_imem_rg_f3$write_1__SEL_1 or
	  WILL_FIRE_RL_rl_stage1_xRET or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stage1_rl_reset: stage1_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_trap_fetch || WILL_FIRE_RL_rl_WFI_resume ||
    WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
    WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I ||
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	stage1_rg_full$D_IN = 1'd1;
    WILL_FIRE_RL_rl_trap: stage1_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage1_rg_full$D_IN = MUX_stage1_rg_full$write_1__VAL_9;
    MUX_imem_rg_f3$write_1__SEL_1: stage1_rg_full$D_IN = 1'd1;
    WILL_FIRE_RL_rl_stage1_xRET: stage1_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_debug_run: stage1_rg_full$D_IN = 1'd1;
    default: stage1_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage1_rg_full$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_trap ||
	     WILL_FIRE_RL_stage1_rl_reset ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register stage2_rg_full
  always@(stage2_f_reset_reqs$EMPTY_N or
	  WILL_FIRE_RL_rl_trap or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage2_rg_full$write_1__VAL_3 or
	  MUX_imem_rg_f3$write_1__SEL_1 or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    stage2_f_reset_reqs$EMPTY_N || WILL_FIRE_RL_rl_trap:
	stage2_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage2_rg_full$D_IN = MUX_stage2_rg_full$write_1__VAL_3;
    MUX_imem_rg_f3$write_1__SEL_1 || WILL_FIRE_RL_rl_debug_run:
	stage2_rg_full$D_IN = 1'd0;
    default: stage2_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage2_rg_full$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap ||
	     stage2_f_reset_reqs$EMPTY_N ;

  // register stage2_rg_resetting
  assign stage2_rg_resetting$D_IN = stage2_f_reset_reqs$EMPTY_N ;
  assign stage2_rg_resetting$EN =
	     WILL_FIRE_RL_stage2_rl_reset_end || stage2_f_reset_reqs$EMPTY_N ;

  // register stage2_rg_stage2
  assign stage2_rg_stage2$D_IN =
	     { rg_cur_priv,
	       imem_rg_pc,
	       x_out_data_to_stage2_instr__h13386,
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579,
	       x_out_data_to_stage2_rd__h13388,
	       x_out_data_to_stage2_addr__h13389,
	       _theResult____h4899[6:0] != 7'b1100011 &&
	       _theResult____h4899[6:0] != 7'b1101111 &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d610,
	       NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1592,
	       x_out_data_to_stage2_val1__h13391,
	       x_out_data_to_stage2_val2__h13392,
	       NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1784,
	       _theResult____h4899[6:0] != 7'b1100011 &&
	       _theResult____h4899[6:0] != 7'b1101111 &&
	       _theResult____h4899[6:0] != 7'b1100111 &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1793,
	       _theResult____h4899[6:0] != 7'b1100011 &&
	       _theResult____h4899[6:0] != 7'b1101111 &&
	       _theResult____h4899[6:0] != 7'b1100111 &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1798,
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1806,
	       IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1852 } ;
  assign stage2_rg_stage2$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1512 ;

  // register stage3_rg_full
  always@(WILL_FIRE_RL_stage3_rl_reset or
	  WILL_FIRE_RL_rl_pipe or
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 or
	  MUX_imem_rg_f3$write_1__SEL_1 or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stage3_rl_reset: stage3_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage3_rg_full$D_IN =
	    IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd2;
    MUX_imem_rg_f3$write_1__SEL_1 || WILL_FIRE_RL_rl_debug_run:
	stage3_rg_full$D_IN = 1'd0;
    default: stage3_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage3_rg_full$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_stage3_rl_reset ;

  // register stage3_rg_stage3
  assign stage3_rg_stage3$D_IN =
	     { stage2_rg_stage2[497:434],
	       stage2_rg_stage2[499:498],
	       stage2_rg_stage2[433:431] == 3'd0 ||
	       IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d166,
	       x_out_data_to_stage3_rd__h7180,
	       (stage2_rg_stage2[433:431] == 3'd0) ?
		 { stage2_rg_stage2[361:330], stage2_rg_stage2[297:266] } :
		 IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d1469 } ;
  assign stage3_rg_stage3$EN = MUX_f_trace_data$enq_1__SEL_1 ;

  // register tagger_tp_m1_initialized
  assign tagger_tp_m1_initialized$D_IN = 1'd1 ;
  assign tagger_tp_m1_initialized$EN = CAN_FIRE_RL_tagger_tp_m1_rl_startup ;

  // submodule csr_regfile
  assign csr_regfile$access_permitted_1_csr_addr = rg_trap_instr[31:20] ;
  assign csr_regfile$access_permitted_1_priv = rg_cur_priv ;
  assign csr_regfile$access_permitted_1_read_not_write = 1'd0 ;
  assign csr_regfile$access_permitted_2_csr_addr = rg_trap_instr[31:20] ;
  assign csr_regfile$access_permitted_2_priv = rg_cur_priv ;
  assign csr_regfile$access_permitted_2_read_not_write =
	     rs1_val__h27760 == 32'd0 ;
  assign csr_regfile$csr_counter_read_fault_csr_addr = 12'h0 ;
  assign csr_regfile$csr_counter_read_fault_priv = 2'h0 ;
  always@(IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038)
  begin
    case (IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038)
      4'd8: csr_regfile$csr_ret_actions_from_priv = 2'b11;
      4'd9: csr_regfile$csr_ret_actions_from_priv = 2'b01;
      default: csr_regfile$csr_ret_actions_from_priv = 2'b0;
    endcase
  end
  assign csr_regfile$csr_trap_actions_exc_code = rg_trap_info[36:32] ;
  assign csr_regfile$csr_trap_actions_from_priv = rg_cur_priv ;
  assign csr_regfile$csr_trap_actions_interrupt =
	     rg_trap_interrupt && !csr_regfile$nmi_pending ;
  assign csr_regfile$csr_trap_actions_nmi =
	     rg_trap_interrupt && csr_regfile$nmi_pending ;
  assign csr_regfile$csr_trap_actions_pc = rg_trap_info[68:37] ;
  assign csr_regfile$csr_trap_actions_xtval = rg_trap_info[31:0] ;
  assign csr_regfile$dcsr_break_enters_debug_cur_priv = rg_cur_priv ;
  assign csr_regfile$interrupt_pending_cur_priv = rg_cur_priv ;
  assign csr_regfile$m_external_interrupt_req_set_not_clear =
	     m_external_interrupt_req_set_not_clear ;
  assign csr_regfile$mav_csr_write_csr_addr =
	     (MUX_csr_regfile$mav_csr_write_1__SEL_1 ||
	      MUX_csr_regfile$mav_csr_write_1__SEL_2) ?
	       rg_trap_instr[31:20] :
	       f_csr_reqs$D_OUT[43:32] ;
  always@(MUX_csr_regfile$mav_csr_write_1__SEL_1 or
	  rs1_val__h26929 or
	  MUX_csr_regfile$mav_csr_write_1__SEL_2 or
	  MUX_csr_regfile$mav_csr_write_2__VAL_2 or
	  WILL_FIRE_RL_rl_debug_write_csr or f_csr_reqs$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_csr_regfile$mav_csr_write_1__SEL_1:
	  csr_regfile$mav_csr_write_word = rs1_val__h26929;
      MUX_csr_regfile$mav_csr_write_1__SEL_2:
	  csr_regfile$mav_csr_write_word =
	      MUX_csr_regfile$mav_csr_write_2__VAL_2;
      WILL_FIRE_RL_rl_debug_write_csr:
	  csr_regfile$mav_csr_write_word = f_csr_reqs$D_OUT[31:0];
      default: csr_regfile$mav_csr_write_word =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$mav_read_csr_csr_addr = 12'h0 ;
  assign csr_regfile$nmi_req_set_not_clear = nmi_req_set_not_clear ;
  assign csr_regfile$read_csr_csr_addr = rg_trap_instr[31:20] ;
  assign csr_regfile$read_csr_port2_csr_addr = f_csr_reqs$D_OUT[43:32] ;
  assign csr_regfile$s_external_interrupt_req_set_not_clear =
	     s_external_interrupt_req_set_not_clear ;
  assign csr_regfile$software_interrupt_req_set_not_clear =
	     software_interrupt_req_set_not_clear ;
  assign csr_regfile$timer_interrupt_req_set_not_clear =
	     timer_interrupt_req_set_not_clear ;
  always@(MUX_csr_regfile$write_dcsr_cause_priv_1__SEL_1 or
	  WILL_FIRE_RL_rl_stage1_stop or
	  MUX_csr_regfile$write_dcsr_cause_priv_1__VAL_2 or
	  WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_csr_regfile$write_dcsr_cause_priv_1__SEL_1:
	  csr_regfile$write_dcsr_cause_priv_cause = 3'd3;
      WILL_FIRE_RL_rl_stage1_stop:
	  csr_regfile$write_dcsr_cause_priv_cause =
	      MUX_csr_regfile$write_dcsr_cause_priv_1__VAL_2;
      WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode:
	  csr_regfile$write_dcsr_cause_priv_cause = 3'd1;
      default: csr_regfile$write_dcsr_cause_priv_cause =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$write_dcsr_cause_priv_priv =
	     (WILL_FIRE_RL_rl_stage1_stop ||
	      WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode) ?
	       rg_cur_priv :
	       2'b11 ;
  assign csr_regfile$write_dpc_pc =
	     MUX_csr_regfile$write_dcsr_cause_priv_1__SEL_1 ?
	       soc_map$m_pc_reset_value[31:0] :
	       imem_rg_pc ;
  assign csr_regfile$EN_server_reset_request_put =
	     MUX_rg_state$write_1__SEL_5 ;
  assign csr_regfile$EN_server_reset_response_get =
	     MUX_rg_state$write_1__SEL_1 ;
  assign csr_regfile$EN_mav_read_csr = 1'b0 ;
  assign csr_regfile$EN_mav_csr_write =
	     WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	     csr_regfile$access_permitted_2 &&
	     rg_trap_instr[19:15] != 5'd0 ||
	     WILL_FIRE_RL_rl_debug_write_csr ;
  assign csr_regfile$EN_csr_trap_actions = CAN_FIRE_RL_rl_trap ;
  assign csr_regfile$EN_csr_ret_actions = CAN_FIRE_RL_rl_stage1_xRET ;
  assign csr_regfile$EN_csr_minstret_incr =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	     2'd2 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	     csr_regfile$access_permitted_2 ||
	     WILL_FIRE_RL_rl_stage1_WFI ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ;
  assign csr_regfile$EN_write_dpc =
	     WILL_FIRE_RL_rl_reset_complete && !rg_run_on_reset ||
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;
  assign csr_regfile$EN_write_dcsr_cause_priv =
	     WILL_FIRE_RL_rl_reset_complete && !rg_run_on_reset ||
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;
  assign csr_regfile$EN_debug = 1'b0 ;

  // submodule f_csr_reqs
  assign f_csr_reqs$D_IN = hart0_csr_mem_server_request_put ;
  assign f_csr_reqs$ENQ = EN_hart0_csr_mem_server_request_put ;
  assign f_csr_reqs$DEQ =
	     WILL_FIRE_RL_rl_debug_csr_access_busy ||
	     WILL_FIRE_RL_rl_debug_write_csr ||
	     WILL_FIRE_RL_rl_debug_read_csr ;
  assign f_csr_reqs$CLR = 1'b0 ;

  // submodule f_csr_rsps
  always@(WILL_FIRE_RL_rl_debug_csr_access_busy or
	  WILL_FIRE_RL_rl_debug_write_csr or
	  WILL_FIRE_RL_rl_debug_read_csr or MUX_f_csr_rsps$enq_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_debug_csr_access_busy: f_csr_rsps$D_IN = 33'h0AAAAAAAA;
      WILL_FIRE_RL_rl_debug_write_csr: f_csr_rsps$D_IN = 33'h1AAAAAAAA;
      WILL_FIRE_RL_rl_debug_read_csr:
	  f_csr_rsps$D_IN = MUX_f_csr_rsps$enq_1__VAL_3;
      default: f_csr_rsps$D_IN = 33'h0AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign f_csr_rsps$ENQ =
	     WILL_FIRE_RL_rl_debug_csr_access_busy ||
	     WILL_FIRE_RL_rl_debug_write_csr ||
	     WILL_FIRE_RL_rl_debug_read_csr ;
  assign f_csr_rsps$DEQ = EN_hart0_csr_mem_server_response_get ;
  assign f_csr_rsps$CLR = 1'b0 ;

  // submodule f_gpr_reqs
  assign f_gpr_reqs$D_IN = hart0_gpr_mem_server_request_put ;
  assign f_gpr_reqs$ENQ = EN_hart0_gpr_mem_server_request_put ;
  assign f_gpr_reqs$DEQ =
	     WILL_FIRE_RL_rl_debug_gpr_access_busy ||
	     WILL_FIRE_RL_rl_debug_write_gpr ||
	     WILL_FIRE_RL_rl_debug_read_gpr ;
  assign f_gpr_reqs$CLR = 1'b0 ;

  // submodule f_gpr_rsps
  always@(WILL_FIRE_RL_rl_debug_gpr_access_busy or
	  WILL_FIRE_RL_rl_debug_write_gpr or
	  WILL_FIRE_RL_rl_debug_read_gpr or MUX_f_gpr_rsps$enq_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_debug_gpr_access_busy: f_gpr_rsps$D_IN = 33'h0AAAAAAAA;
      WILL_FIRE_RL_rl_debug_write_gpr: f_gpr_rsps$D_IN = 33'h1AAAAAAAA;
      WILL_FIRE_RL_rl_debug_read_gpr:
	  f_gpr_rsps$D_IN = MUX_f_gpr_rsps$enq_1__VAL_3;
      default: f_gpr_rsps$D_IN = 33'h0AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign f_gpr_rsps$ENQ =
	     WILL_FIRE_RL_rl_debug_gpr_access_busy ||
	     WILL_FIRE_RL_rl_debug_write_gpr ||
	     WILL_FIRE_RL_rl_debug_read_gpr ;
  assign f_gpr_rsps$DEQ = EN_hart0_gpr_mem_server_response_get ;
  assign f_gpr_rsps$CLR = 1'b0 ;

  // submodule f_reset_reqs
  assign f_reset_reqs$D_IN = hart0_server_reset_request_put ;
  assign f_reset_reqs$ENQ = EN_hart0_server_reset_request_put ;
  assign f_reset_reqs$DEQ = MUX_rg_state$write_1__SEL_5 ;
  assign f_reset_reqs$CLR = 1'b0 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$D_IN = rg_run_on_reset ;
  assign f_reset_rsps$ENQ = MUX_rg_state$write_1__SEL_1 ;
  assign f_reset_rsps$DEQ = EN_hart0_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule f_run_halt_reqs
  assign f_run_halt_reqs$D_IN = hart0_server_run_halt_request_put ;
  assign f_run_halt_reqs$ENQ = EN_hart0_server_run_halt_request_put ;
  assign f_run_halt_reqs$DEQ =
	     WILL_FIRE_RL_rl_debug_halt_redundant ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_debug_halt ||
	     WILL_FIRE_RL_rl_debug_run_redundant ;
  assign f_run_halt_reqs$CLR = 1'b0 ;

  // submodule f_run_halt_rsps
  assign f_run_halt_rsps$D_IN = !MUX_f_run_halt_rsps$enq_1__SEL_1 ;
  assign f_run_halt_rsps$ENQ =
	     WILL_FIRE_RL_rl_debug_halt_redundant ||
	     WILL_FIRE_RL_rl_BREAK_cache_flush_finish ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_debug_run_redundant ;
  assign f_run_halt_rsps$DEQ = EN_hart0_server_run_halt_response_get ;
  assign f_run_halt_rsps$CLR = 1'b0 ;

  // submodule f_trace_data
  always@(MUX_f_trace_data$enq_1__SEL_1 or
	  MUX_f_trace_data$enq_1__VAL_1 or
	  MUX_csr_regfile$mav_csr_write_1__SEL_1 or
	  MUX_f_trace_data$enq_1__VAL_2 or
	  MUX_f_trace_data$enq_1__SEL_3 or
	  MUX_f_trace_data$enq_1__VAL_3 or
	  MUX_f_trace_data$enq_1__SEL_4 or
	  IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1852 or
	  WILL_FIRE_RL_rl_reset_start or
	  WILL_FIRE_RL_rl_stage1_mip_cmd or
	  MUX_f_trace_data$enq_1__VAL_6 or
	  WILL_FIRE_RL_rl_trap or
	  MUX_f_trace_data$enq_1__VAL_7 or
	  WILL_FIRE_RL_rl_stage1_xRET or MUX_f_trace_data$enq_1__VAL_8)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_f_trace_data$enq_1__SEL_1:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_1;
      MUX_csr_regfile$mav_csr_write_1__SEL_1:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_2;
      MUX_f_trace_data$enq_1__SEL_3:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_3;
      MUX_f_trace_data$enq_1__SEL_4:
	  f_trace_data$D_IN =
	      IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1852;
      WILL_FIRE_RL_rl_reset_start:
	  f_trace_data$D_IN =
	      234'h02AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
      WILL_FIRE_RL_rl_stage1_mip_cmd:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_6;
      WILL_FIRE_RL_rl_trap: f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_7;
      WILL_FIRE_RL_rl_stage1_xRET:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_8;
      default: f_trace_data$D_IN =
		   234'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign f_trace_data$ENQ =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	     2'd2 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	     csr_regfile$access_permitted_2 ||
	     WILL_FIRE_RL_rl_stage1_WFI ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_stage1_mip_cmd ||
	     WILL_FIRE_RL_rl_trap ||
	     WILL_FIRE_RL_rl_stage1_xRET ;
  assign f_trace_data$DEQ = EN_trace_data_out_get ;
  assign f_trace_data$CLR = 1'b0 ;

  // submodule gpr_regfile
  assign gpr_regfile$read_rs1_port2_rs1 = f_gpr_reqs$D_OUT[36:32] ;
  assign gpr_regfile$read_rs1_rs1 = _theResult____h4899[19:15] ;
  assign gpr_regfile$read_rs2_rs2 = _theResult____h4899[24:20] ;
  always@(MUX_csr_regfile$mav_csr_write_1__SEL_1 or
	  MUX_f_trace_data$enq_1__SEL_3 or
	  rg_trap_instr or
	  WILL_FIRE_RL_rl_debug_write_gpr or
	  f_gpr_reqs$D_OUT or
	  MUX_gpr_regfile$write_rd_1__SEL_1 or stage3_rg_stage3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_csr_regfile$mav_csr_write_1__SEL_1 || MUX_f_trace_data$enq_1__SEL_3:
	  gpr_regfile$write_rd_rd = rg_trap_instr[11:7];
      WILL_FIRE_RL_rl_debug_write_gpr:
	  gpr_regfile$write_rd_rd = f_gpr_reqs$D_OUT[36:32];
      MUX_gpr_regfile$write_rd_1__SEL_1:
	  gpr_regfile$write_rd_rd = stage3_rg_stage3[68:64];
      default: gpr_regfile$write_rd_rd = 5'b01010 /* unspecified value */ ;
    endcase
  end
  always@(MUX_gpr_regfile$write_rd_1__SEL_1 or
	  stage3_rg_stage3 or
	  MUX_csr_regfile$mav_csr_write_1__SEL_1 or
	  MUX_gpr_regfile$write_rd_2__VAL_2 or
	  MUX_f_trace_data$enq_1__SEL_3 or
	  WILL_FIRE_RL_rl_debug_write_gpr or
	  MUX_gpr_regfile$write_rd_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_gpr_regfile$write_rd_1__SEL_1:
	  gpr_regfile$write_rd_rd_val = stage3_rg_stage3[63:0];
      MUX_csr_regfile$mav_csr_write_1__SEL_1:
	  gpr_regfile$write_rd_rd_val = MUX_gpr_regfile$write_rd_2__VAL_2;
      MUX_f_trace_data$enq_1__SEL_3:
	  gpr_regfile$write_rd_rd_val = MUX_gpr_regfile$write_rd_2__VAL_2;
      WILL_FIRE_RL_rl_debug_write_gpr:
	  gpr_regfile$write_rd_rd_val = MUX_gpr_regfile$write_rd_2__VAL_4;
      default: gpr_regfile$write_rd_rd_val =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign gpr_regfile$write_rd_write_tag_only =
	     MUX_gpr_regfile$write_rd_1__SEL_1 &&
	     MUX_gpr_regfile$write_rd_3__VAL_1 ;
  assign gpr_regfile$EN_server_reset_request_put =
	     MUX_rg_state$write_1__SEL_5 ;
  assign gpr_regfile$EN_server_reset_response_get =
	     MUX_rg_state$write_1__SEL_1 ;
  assign gpr_regfile$EN_write_rd =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[69] ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	     csr_regfile$access_permitted_2 ||
	     WILL_FIRE_RL_rl_debug_write_gpr ;

  // submodule near_mem
  assign near_mem$dmem_master_arready = dmem_master_arready ;
  assign near_mem$dmem_master_awready = dmem_master_awready ;
  assign near_mem$dmem_master_bid = dmem_master_bid ;
  assign near_mem$dmem_master_bresp = dmem_master_bresp ;
  assign near_mem$dmem_master_bvalid = dmem_master_bvalid ;
  assign near_mem$dmem_master_rdata = dmem_master_rdata ;
  assign near_mem$dmem_master_rid = dmem_master_rid ;
  assign near_mem$dmem_master_rlast = dmem_master_rlast ;
  assign near_mem$dmem_master_rresp = dmem_master_rresp ;
  assign near_mem$dmem_master_rvalid = dmem_master_rvalid ;
  assign near_mem$dmem_master_wready = dmem_master_wready ;
  assign near_mem$dmem_req_addr = x_out_data_to_stage2_addr__h13389 ;
  assign near_mem$dmem_req_amo_funct7 =
	     x_out_data_to_stage2_val1__h13391[6:0] ;
  assign near_mem$dmem_req_f3 = x_out_data_to_stage2_instr__h13386[14:12] ;
  assign near_mem$dmem_req_mstatus_MXR = csr_regfile$read_mstatus[19] ;
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1: near_mem$dmem_req_op = 2'd0;
      3'd2: near_mem$dmem_req_op = 2'd1;
      default: near_mem$dmem_req_op = 2'd2;
    endcase
  end
  assign near_mem$dmem_req_priv =
	     csr_regfile$read_mstatus[17] ?
	       csr_regfile$read_mstatus[12:11] :
	       rg_cur_priv ;
  assign near_mem$dmem_req_satp = csr_regfile$read_satp ;
  assign near_mem$dmem_req_sstatus_SUM = 1'd0 ;
  assign near_mem$dmem_req_store_value = { 32'd0, x__h24878 } ;
  assign near_mem$imem_master_arready = imem_master_arready ;
  assign near_mem$imem_master_awready = imem_master_awready ;
  assign near_mem$imem_master_bid = imem_master_bid ;
  assign near_mem$imem_master_bresp = imem_master_bresp ;
  assign near_mem$imem_master_bvalid = imem_master_bvalid ;
  assign near_mem$imem_master_rdata = imem_master_rdata ;
  assign near_mem$imem_master_rid = imem_master_rid ;
  assign near_mem$imem_master_rlast = imem_master_rlast ;
  assign near_mem$imem_master_rresp = imem_master_rresp ;
  assign near_mem$imem_master_rvalid = imem_master_rvalid ;
  assign near_mem$imem_master_wready = imem_master_wready ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  MUX_near_mem$imem_req_2__VAL_1 or
	  MUX_imem_rg_f3$write_1__SEL_2 or
	  MUX_near_mem$imem_req_2__VAL_2 or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or
	  next_pc___1__h17344 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_trap_fetch or
	  MUX_near_mem$imem_req_2__VAL_5 or
	  MUX_near_mem$imem_req_1__SEL_6 or
	  WILL_FIRE_RL_rl_debug_run or MUX_near_mem$imem_req_2__VAL_7)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_1;
      MUX_imem_rg_f3$write_1__SEL_2:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_2;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_addr = next_pc___1__h17344;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_2;
      WILL_FIRE_RL_rl_trap_fetch:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_5;
      MUX_near_mem$imem_req_1__SEL_6:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_5;
      WILL_FIRE_RL_rl_debug_run:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_7;
      default: near_mem$imem_req_addr = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_f3 =
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ? imem_rg_f3 : 3'b010 ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  MUX_imem_rg_f3$write_1__SEL_2 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_near_mem$imem_req_1__SEL_6 or
	  WILL_FIRE_RL_rl_debug_run or
	  csr_regfile$read_mstatus or
	  WILL_FIRE_RL_rl_trap_fetch or
	  rg_mstatus_MXR or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or imem_rg_mstatus_MXR)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1 || MUX_imem_rg_f3$write_1__SEL_2 ||
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
      MUX_near_mem$imem_req_1__SEL_6 ||
      WILL_FIRE_RL_rl_debug_run:
	  near_mem$imem_req_mstatus_MXR = csr_regfile$read_mstatus[19];
      WILL_FIRE_RL_rl_trap_fetch:
	  near_mem$imem_req_mstatus_MXR = rg_mstatus_MXR;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_mstatus_MXR = imem_rg_mstatus_MXR;
      default: near_mem$imem_req_mstatus_MXR = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_priv =
	     (MUX_imem_rg_f3$write_1__SEL_1 ||
	      MUX_imem_rg_f3$write_1__SEL_2 ||
	      WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	      WILL_FIRE_RL_rl_trap_fetch ||
	      MUX_near_mem$imem_req_1__SEL_6 ||
	      WILL_FIRE_RL_rl_debug_run) ?
	       rg_cur_priv :
	       imem_rg_priv ;
  assign near_mem$imem_req_satp =
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ?
	       imem_rg_satp :
	       csr_regfile$read_satp ;
  always@(WILL_FIRE_RL_rl_trap_fetch or
	  rg_sstatus_SUM or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or
	  imem_rg_sstatus_SUM or
	  MUX_imem_rg_f3$write_1__SEL_1 or
	  MUX_imem_rg_f3$write_1__SEL_2 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_near_mem$imem_req_1__SEL_6 or WILL_FIRE_RL_rl_debug_run)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_trap_fetch:
	  near_mem$imem_req_sstatus_SUM = rg_sstatus_SUM;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_sstatus_SUM = imem_rg_sstatus_SUM;
      MUX_imem_rg_f3$write_1__SEL_1 || MUX_imem_rg_f3$write_1__SEL_2 ||
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
      MUX_near_mem$imem_req_1__SEL_6 ||
      WILL_FIRE_RL_rl_debug_run:
	  near_mem$imem_req_sstatus_SUM = 1'd0;
      default: near_mem$imem_req_sstatus_SUM = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign near_mem$pmp_csrs_pmpaddr_read_j = 4'h0 ;
  assign near_mem$pmp_csrs_pmpaddr_write_addr = 32'h0 ;
  assign near_mem$pmp_csrs_pmpaddr_write_j = 4'h0 ;
  assign near_mem$pmp_csrs_pmpcfg_read_j = 2'h0 ;
  assign near_mem$pmp_csrs_pmpcfg_write_j = 2'h0 ;
  assign near_mem$pmp_csrs_pmpcfg_write_x = 32'h0 ;
  assign near_mem$server_fence_request_put =
	     8'b10101010 /* unspecified value */  ;
  assign near_mem$EN_server_reset_request_put = MUX_rg_state$write_1__SEL_5 ;
  assign near_mem$EN_server_reset_response_get = MUX_rg_state$write_1__SEL_1 ;
  assign near_mem$EN_imem_req =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1894 ||
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_debug_run ;
  assign near_mem$EN_dmem_req =
	     WILL_FIRE_RL_rl_pipe &&
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1512 &&
	     (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 ==
	      3'd1 ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 ==
	      3'd2 ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 ==
	      3'd4) ;
  assign near_mem$EN_server_fence_i_request_put =
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ;
  assign near_mem$EN_server_fence_i_response_get =
	     WILL_FIRE_RL_rl_BREAK_cache_flush_finish ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign near_mem$EN_server_fence_request_put = CAN_FIRE_RL_rl_stage1_FENCE ;
  assign near_mem$EN_server_fence_response_get = CAN_FIRE_RL_rl_finish_FENCE ;
  assign near_mem$EN_sfence_vma = CAN_FIRE_RL_rl_stage1_SFENCE_VMA ;
  assign near_mem$EN_pmp_csrs_pmpcfg_write = 1'b0 ;
  assign near_mem$EN_pmp_csrs_pmpaddr_write = 1'b0 ;

  // submodule soc_map
  assign soc_map$m_is_IO_addr_addr = 64'h0 ;
  assign soc_map$m_is_mem_addr_addr = 64'h0 ;
  assign soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;

  // submodule stage1_f_reset_reqs
  assign stage1_f_reset_reqs$ENQ = MUX_rg_state$write_1__SEL_5 ;
  assign stage1_f_reset_reqs$DEQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage1_f_reset_rsps
  assign stage1_f_reset_rsps$ENQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_rsps$DEQ = MUX_rg_state$write_1__SEL_1 ;
  assign stage1_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_f_reset_reqs
  assign stage2_f_reset_reqs$ENQ = MUX_rg_state$write_1__SEL_5 ;
  assign stage2_f_reset_reqs$DEQ = stage2_f_reset_reqs$EMPTY_N ;
  assign stage2_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage2_f_reset_rsps
  assign stage2_f_reset_rsps$ENQ = CAN_FIRE_RL_stage2_rl_reset_end ;
  assign stage2_f_reset_rsps$DEQ = MUX_rg_state$write_1__SEL_1 ;
  assign stage2_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_mbox
  assign stage2_mbox$req_f3 = x_out_data_to_stage2_instr__h13386[14:12] ;
  assign stage2_mbox$req_is_OP_not_OP_32 = !_theResult____h4899[3] ;
  assign stage2_mbox$req_v1 = x_out_data_to_stage2_val1__h13391 ;
  assign stage2_mbox$req_v2 = x_out_data_to_stage2_val2__h13392 ;
  assign stage2_mbox$set_verbosity_verbosity = 4'h0 ;
  assign stage2_mbox$EN_set_verbosity = 1'b0 ;
  assign stage2_mbox$EN_req_reset = 1'b0 ;
  assign stage2_mbox$EN_rsp_reset = 1'b0 ;
  assign stage2_mbox$EN_req =
	     WILL_FIRE_RL_rl_pipe &&
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1512 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 ==
	     3'd3 ;

  // submodule stage3_f_reset_reqs
  assign stage3_f_reset_reqs$ENQ = MUX_rg_state$write_1__SEL_5 ;
  assign stage3_f_reset_reqs$DEQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage3_f_reset_rsps
  assign stage3_f_reset_rsps$ENQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_rsps$DEQ = MUX_rg_state$write_1__SEL_1 ;
  assign stage3_f_reset_rsps$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1028 =
	     (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 ==
	      3'd1) ?
	       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1027 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1025 ;
  assign IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1414 =
	     (IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1392 ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1395) &&
	     (rg_stop_req || rg_step_count) ||
	     (csr_regfile$interrupt_pending[5] || csr_regfile$nmi_pending) &&
	     (IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1392 ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1395) ;
  assign IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1426 =
	     (IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1414 ||
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 !=
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 !=
	      2'd0 ||
	      NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1424) &&
	     stage1_rg_full ;
  assign IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1644 =
	     rs2_val_local__h13737[31] ?
	       NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1636 ||
	       !_0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1637 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1640 ||
	       !_0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1641 ;
  assign IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1671 =
	     x__h22036[31] ?
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1658 ||
	       !_0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1659 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1667 ||
	       !_0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1668 ;
  assign IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1698 =
	     x__h21638[31] ?
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1690 ||
	       !_0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1691 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1694 ||
	       !_0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1695 ;
  assign IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1920 =
	     (IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1392 ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1395) &&
	     (rg_stop_req || rg_step_count) ||
	     !csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376 ;
  assign IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1921 =
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1920 ||
	     (csr_regfile$interrupt_pending[5] || csr_regfile$nmi_pending) &&
	     (IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1392 ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1395) ;
  assign IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1925 =
	     (IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1921 ||
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 !=
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 !=
	      2'd0 ||
	      NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1881) &&
	     stage1_rg_full ;
  assign IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d965 =
	     (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 ==
	      3'd1) ?
	       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d908 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d906 ;
  assign IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1569 =
	     IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 ?
	       (x_3__h15396[31] ?
		  IF_NOT_NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_ime_ETC___d1562 :
		  IF_NOT_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1567) :
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 ;
  assign IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1582 =
	     IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 ?
	       (x_3__h15922[31] ?
		  IF_NOT_NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_ime_ETC___d1575 :
		  IF_NOT_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1580) :
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 ;
  assign IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1725 =
	     IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 ?
	       (rs2_val_local__h13737[31] ?
		  IF_NOT_NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem__ETC___d1716 :
		  IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1723) :
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 ;
  assign IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1744 =
	     IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1596 ?
	       (x__h22036[31] ?
		  IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1735 :
		  IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1742) :
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1730 ;
  assign IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1760 =
	     IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 ?
	       (x__h21464[31] ?
		  IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1752 :
		  IF_NOT_NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem__ETC___d1758) :
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 ;
  assign IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1775 =
	     IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1596 ?
	       (x__h21638[31] ?
		  IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1767 :
		  IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1773) :
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1730 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1221 =
	     ((_theResult____h4899[6:0] == 7'b0010011 ||
	       _theResult____h4899[6:0] == 7'b0110011) &&
	      (_theResult____h4899[14:12] == 3'b001 ||
	       _theResult____h4899[14:12] == 3'b101)) ?
	       rd_val__h13696 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1220 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1548 =
	     (_theResult____h4899[6:0] == 7'b1100111) ?
	       _theResult____h4899[19:15] != 5'd0 &&
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516 &&
	       (IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1529 ||
		IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d1534) :
	       _theResult____h4899[6:0] != 7'b0010011 &&
	       _theResult____h4899[6:0] != 7'b0110011 &&
	       _theResult____h4899[6:0] != 7'b0110111 &&
	       _theResult____h4899[6:0] != 7'b0010111 &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1546 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1584 =
	     (_theResult____h4899[19:15] == 5'd0) ?
	       30'd0 :
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1628 =
	     ((_theResult____h4899[6:0] == 7'b0010011 ||
	       _theResult____h4899[6:0] == 7'b0110011) &&
	      (_theResult____h4899[14:12] == 3'b001 ||
	       _theResult____h4899[14:12] == 3'b101)) ?
	       _theResult____h4899[19:15] != 5'd0 &&
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 ||
	       _theResult____h4899[24:20] != 5'd0 &&
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1596 :
	       IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1627 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1640 =
	     rs2_val_local__h13737 < y__h15464 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1658 =
	     x__h21638 < y__h21639 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1667 =
	     x__h22036 < y__h21590 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1678 =
	     rs2_val_local__h13737 < y__h15512 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1690 =
	     x__h22036 < y__h21639 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1694 =
	     x__h21638 < y__h21590 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1703 =
	     (_theResult____h4899[14:12] == 3'b0 &&
	      (_theResult____h4899[6:0] != 7'b0110011 ||
	       !_theResult____h4899[30])) ?
	       IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1674 :
	       _theResult____h4899[14:12] == 3'b0 &&
	       _theResult____h4899[6:0] == 7'b0110011 &&
	       _theResult____h4899[30] &&
	       IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1701 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1706 =
	     (_theResult____h4899[6:0] == 7'b0110011 &&
	      _theResult____h4899[31:25] == 7'b0000001) ?
	       _theResult____h4899[19:15] != 5'd0 &&
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516 :
	       _theResult____h4899[14:12] != 3'b001 &&
	       _theResult____h4899[14:12] != 3'b101 &&
	       (_theResult____h4899[6:0] == 7'b0010011 ||
		_theResult____h4899[6:0] == 7'b0110011) &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1703 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1779 =
	     (_theResult____h4899[14:12] == 3'b0 &&
	      (_theResult____h4899[6:0] != 7'b0110011 ||
	       !_theResult____h4899[30])) ?
	       IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1746 :
	       ((_theResult____h4899[14:12] == 3'b0 &&
		 _theResult____h4899[6:0] == 7'b0110011 &&
		 _theResult____h4899[30]) ?
		  IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1777 :
		  30'd0) ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1782 =
	     (_theResult____h4899[6:0] == 7'b0110011 &&
	      _theResult____h4899[31:25] == 7'b0000001) ?
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1584 :
	       (((_theResult____h4899[6:0] == 7'b0010011 ||
		  _theResult____h4899[6:0] == 7'b0110011) &&
		 (_theResult____h4899[14:12] == 3'b001 ||
		  _theResult____h4899[14:12] == 3'b101)) ?
		  30'd0 :
		  CASE_theResult__899_BITS_6_TO_0_0b10011_IF_IF__ETC__q26) ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1793 =
	     (_theResult____h4899[6:0] == 7'b0110011 &&
	      _theResult____h4899[31:25] == 7'b0000001) ?
	       _theResult____h4899[24:20] != 5'd0 &&
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1596 :
	       ((_theResult____h4899[6:0] == 7'b0100011) ?
		  _theResult____h4899[24:20] != 5'd0 &&
		  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1596 :
		  _theResult____h4899[6:0] == 7'b0101111 &&
		  _theResult____h4899[24:20] != 5'd0 &&
		  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1596) ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1798 =
	     (_theResult____h4899[6:0] == 7'b0110011 &&
	      _theResult____h4899[31:25] == 7'b0000001) ?
	       _theResult____h4899[24:20] != 5'd0 &&
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1613 :
	       ((_theResult____h4899[6:0] == 7'b0100011) ?
		  _theResult____h4899[24:20] != 5'd0 &&
		  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1613 :
		  _theResult____h4899[6:0] == 7'b0101111 &&
		  _theResult____h4899[24:20] != 5'd0 &&
		  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1613) ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1800 =
	     (_theResult____h4899[24:20] == 5'd0) ?
	       30'd0 :
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1730 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1833 =
	     ((_theResult____h4899[6:0] == 7'b0010011 ||
	       _theResult____h4899[6:0] == 7'b0110011) &&
	      (_theResult____h4899[14:12] == 3'b001 ||
	       _theResult____h4899[14:12] == 3'b101)) ?
	       rd_val__h13696 :
	       CASE_theResult__899_BITS_6_TO_0_0b10011_rd_val_ETC__q27 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d610 =
	     (_theResult____h4899[6:0] == 7'b1100111) ?
	       _theResult____h4899[19:15] != 5'd0 &&
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 :
	       CASE_theResult__899_BITS_6_TO_0_0b11_NOT_theRe_ETC__q10 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d698 =
	     (_theResult____h4899[6:0] == 7'b1100111) ?
	       _theResult____h4899[19:15] == 5'd0 ||
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d630 ||
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 &&
	       IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d674 :
	       _theResult____h4899[6:0] == 7'b0010011 ||
	       _theResult____h4899[6:0] == 7'b0110011 ||
	       _theResult____h4899[6:0] == 7'b0110111 ||
	       _theResult____h4899[6:0] == 7'b0010111 ||
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d696 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d771 =
	     (_theResult____h4899[14:12] == 3'b0) ?
	       _theResult____h4899[11:7] == 5'd0 &&
	       _theResult____h4899[19:15] == 5'd0 &&
	       _theResult____h4899[31:20] != 12'b0 &&
	       _theResult____h4899[31:20] != 12'b000000000001 &&
	       (rg_cur_priv == 2'b11 &&
		_theResult____h4899[31:20] == 12'b001100000010 ||
		rg_cur_priv_3_EQ_0b11_45_OR_rg_cur_priv_3_EQ_0_ETC___d763) :
	       _theResult____h4899[14:12] == 3'b001 ||
	       _theResult____h4899[14:12] == 3'b101 ||
	       _theResult____h4899[14:12] == 3'b010 ||
	       _theResult____h4899[14:12] == 3'b110 ||
	       _theResult____h4899[14:12] == 3'b011 ||
	       _theResult____h4899[14:12] == 3'b111 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d802 =
	     ((_theResult____h4899[6:0] == 7'b0010011 ||
	       _theResult____h4899[6:0] == 7'b0110011) &&
	      (_theResult____h4899[14:12] == 3'b001 ||
	       _theResult____h4899[14:12] == 3'b101)) ?
	       !_theResult____h4899[25] :
	       CASE_theResult__899_BITS_6_TO_0_0b10011_IF_NOT_ETC__q11 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d858 =
	     (_theResult____h4899[14:12] == 3'b0) ?
	       _theResult____h4899[11:7] != 5'd0 ||
	       _theResult____h4899[19:15] != 5'd0 ||
	       _theResult____h4899[31:20] == 12'b0 ||
	       _theResult____h4899[31:20] == 12'b000000000001 ||
	       (rg_cur_priv != 2'b11 ||
		_theResult____h4899[31:20] != 12'b001100000010) &&
	       NOT_rg_cur_priv_3_EQ_0b11_45_33_AND_NOT_rg_cur_ETC___d849 :
	       _theResult____h4899[14:12] != 3'b001 &&
	       _theResult____h4899[14:12] != 3'b101 &&
	       _theResult____h4899[14:12] != 3'b010 &&
	       _theResult____h4899[14:12] != 3'b110 &&
	       _theResult____h4899[14:12] != 3'b011 &&
	       _theResult____h4899[14:12] != 3'b111 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d888 =
	     ((_theResult____h4899[6:0] == 7'b0010011 ||
	       _theResult____h4899[6:0] == 7'b0110011) &&
	      (_theResult____h4899[14:12] == 3'b001 ||
	       _theResult____h4899[14:12] == 3'b101)) ?
	       _theResult____h4899[25] :
	       CASE_theResult__899_BITS_6_TO_0_0b10011_NOT_IF_ETC__q12 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d906 =
	     (_theResult____h4899[6:0] == 7'b1100011) ?
	       _theResult____h4899[14:12] == 3'b0 ||
	       _theResult____h4899[14:12] == 3'b001 ||
	       _theResult____h4899[14:12] == 3'b100 ||
	       _theResult____h4899[14:12] == 3'b101 ||
	       _theResult____h4899[14:12] == 3'b110 ||
	       _theResult____h4899[14:12] == 3'b111 :
	       _theResult____h4899[6:0] == 7'b1101111 ||
	       _theResult____h4899[6:0] == 7'b1100111 ||
	       _theResult____h4899[6:0] == 7'b0110011 &&
	       _theResult____h4899[31:25] == 7'b0000001 ||
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d802 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d914 =
	     ((_theResult____h4899[6:0] == 7'b0010011 ||
	       _theResult____h4899[6:0] == 7'b0110011) &&
	      (_theResult____h4899[14:12] == 3'b001 ||
	       _theResult____h4899[14:12] == 3'b101)) ?
	       _theResult____h4899[25] :
	       CASE_theResult__899_BITS_6_TO_0_0b10011_NOT_IF_ETC__q14 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d939 =
	     x__h22036 == rs2_val__h13501 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d941 =
	     (x__h22036 ^ 32'h80000000) < (rs2_val__h13501 ^ 32'h80000000) ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d943 =
	     x__h22036 < rs2_val__h13501 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d953 =
	     (_theResult____h4899[6:0] == 7'b1100011) ?
	       _theResult____h4899[14:12] != 3'b0 &&
	       _theResult____h4899[14:12] != 3'b001 &&
	       _theResult____h4899[14:12] != 3'b100 &&
	       _theResult____h4899[14:12] != 3'b101 &&
	       _theResult____h4899[14:12] != 3'b110 &&
	       _theResult____h4899[14:12] != 3'b111 ||
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d950 :
	       _theResult____h4899[6:0] == 7'b1101111 ||
	       _theResult____h4899[6:0] == 7'b1100111 ||
	       (_theResult____h4899[6:0] != 7'b0110011 ||
		_theResult____h4899[31:25] != 7'b0000001) &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d914 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d962 =
	     (_theResult____h4899[6:0] == 7'b1100011) ?
	       _theResult____h4899[14:12] != 3'b0 &&
	       _theResult____h4899[14:12] != 3'b001 &&
	       _theResult____h4899[14:12] != 3'b100 &&
	       _theResult____h4899[14:12] != 3'b101 &&
	       _theResult____h4899[14:12] != 3'b110 &&
	       _theResult____h4899[14:12] != 3'b111 ||
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d959 :
	       _theResult____h4899[6:0] != 7'b1101111 &&
	       _theResult____h4899[6:0] != 7'b1100111 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d982 =
	     ((_theResult____h4899[6:0] == 7'b0010011 ||
	       _theResult____h4899[6:0] == 7'b0110011) &&
	      (_theResult____h4899[14:12] == 3'b001 ||
	       _theResult____h4899[14:12] == 3'b101)) ?
	       !_theResult____h4899[25] :
	       CASE_theResult__899_BITS_6_TO_0_0b10011_IF_NOT_ETC__q16 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d989 =
	     (_theResult____h4899[6:0] == 7'b1100011) ?
	       (_theResult____h4899[14:12] == 3'b0 ||
		_theResult____h4899[14:12] == 3'b001 ||
		_theResult____h4899[14:12] == 3'b100 ||
		_theResult____h4899[14:12] == 3'b101 ||
		_theResult____h4899[14:12] == 3'b110 ||
		_theResult____h4899[14:12] == 3'b111) &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d959 :
	       _theResult____h4899[6:0] != 7'b1101111 &&
	       _theResult____h4899[6:0] != 7'b1100111 &&
	       (_theResult____h4899[6:0] == 7'b0110011 &&
		_theResult____h4899[31:25] == 7'b0000001 ||
		IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d982) ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d991 =
	     (_theResult____h4899[6:0] == 7'b1100011) ?
	       (_theResult____h4899[14:12] == 3'b0 ||
		_theResult____h4899[14:12] == 3'b001 ||
		_theResult____h4899[14:12] == 3'b100 ||
		_theResult____h4899[14:12] == 3'b101 ||
		_theResult____h4899[14:12] == 3'b110 ||
		_theResult____h4899[14:12] == 3'b111) &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d950 :
	       _theResult____h4899[6:0] == 7'b1101111 ||
	       _theResult____h4899[6:0] == 7'b1100111 ;
  assign IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517) ?
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1514 :
	       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1515 ;
  assign IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1529 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517) ?
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1525 :
	       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1528 ;
  assign IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517) ?
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1553 :
	       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1556 ;
  assign IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1596 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523) ?
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d590 :
	       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1595 ;
  assign IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1601 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523) ?
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1525 :
	       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1600 ;
  assign IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1607 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523) ?
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d624 :
	       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1606 ;
  assign IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1613 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523) ?
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1514 :
	       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1612 ;
  assign IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1730 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523) ?
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1553 :
	       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1729 ;
  assign IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517) ?
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d590 :
	       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d596 ;
  assign IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d630 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517) ?
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d624 :
	       IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d629 ;
  assign IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d929 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517) ?
	       x_out_bypass_rd_val_data__h7637 :
	       val_data__h14965 ;
  assign IF_NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1686 =
	     x__h21464[31] ?
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1678 ||
	       !_0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1679 :
	       NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1682 ||
	       !_0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1683 ;
  assign IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1723 =
	     (!IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1640 &&
	      _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1641) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 :
	       { x_8_ptr_pos_size__h21446, x_8_ptr_neg_size__h21447 } ;
  assign IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1735 =
	     (!IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1658 &&
	      _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1659) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1730 :
	       { x_14_ptr_pos_size__h21685, x_14_ptr_neg_size__h21686 } ;
  assign IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1742 =
	     (!IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1667 &&
	      _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1668) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1730 :
	       { x_8_ptr_pos_size__h21620, x_8_ptr_neg_size__h21621 } ;
  assign IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1752 =
	     (!IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1678 &&
	      _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1679) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 :
	       { x_14_ptr_pos_size__h21908, x_14_ptr_neg_size__h21909 } ;
  assign IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1767 =
	     (!IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1690 &&
	      _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1691) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1730 :
	       { x_14_ptr_pos_size__h22082, x_14_ptr_neg_size__h22083 } ;
  assign IF_NOT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1773 =
	     (!IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1694 &&
	      _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1695) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1730 :
	       { x_8_ptr_pos_size__h22018, x_8_ptr_neg_size__h22019 } ;
  assign IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1001 =
	     NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d818 ?
	       4'd12 :
	       4'd1 ;
  assign IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1570 =
	     (_theResult____h4899[19:15] != 5'd0 &&
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516) ?
	       IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1569 :
	       30'd0 ;
  assign IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1620 =
	     (_theResult____h4899[19:15] != 5'd0 &&
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516 &&
	      IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1608) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 :
	       (IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1616 ?
		  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1596 :
		  NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1618) ;
  assign IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1674 =
	     (_theResult____h4899[19:15] != 5'd0 &&
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516 &&
	      IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1608) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1529 ||
	       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1644 :
	       (_theResult____h4899[19:15] == 5'd0 ||
		IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1529 ||
		IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d630) &&
	       _theResult____h4899[6:0] != 7'b0010011 &&
	       _theResult____h4899[24:20] != 5'd0 &&
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1613 &&
	       (IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1601 ||
		IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1671) ;
  assign IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1701 =
	     NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1676 ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1529 ||
	       IF_NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_p_ETC___d1686 :
	       (_theResult____h4899[19:15] == 5'd0 ||
		IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1529 ||
		IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d630) &&
	       _theResult____h4899[24:20] != 5'd0 &&
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1613 &&
	       (IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1601 ||
		IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1698) ;
  assign IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1746 =
	     (_theResult____h4899[19:15] != 5'd0 &&
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516 &&
	      IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1608) ?
	       IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1725 :
	       (IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1616 ?
		  IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1744 :
		  30'd0) ;
  assign IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1777 =
	     NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1676 ?
	       IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1760 :
	       (((_theResult____h4899[19:15] == 5'd0 ||
		  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1529 ||
		  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d630) &&
		 _theResult____h4899[24:20] != 5'd0 &&
		 IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1613) ?
		  IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1775 :
		  30'd0) ;
  assign IF_NOT_NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem__ETC___d1716 =
	     (!NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1636 &&
	      _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1637) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 :
	       { x_14_ptr_pos_size__h21508, x_14_ptr_neg_size__h21509 } ;
  assign IF_NOT_NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem__ETC___d1758 =
	     (!NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1682 &&
	      _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1683) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 :
	       { x_8_ptr_pos_size__h21846, x_8_ptr_neg_size__h21847 } ;
  assign IF_NOT_NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_ime_ETC___d1562 =
	     (!NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d652 &&
	      _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d654) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 :
	       { x_14_ptr_pos_size__h15555, x_14_ptr_neg_size__h15556 } ;
  assign IF_NOT_NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_ime_ETC___d1575 =
	     (!NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d682 &&
	      _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d684) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 :
	       { x_14_ptr_pos_size__h16114, x_14_ptr_neg_size__h16115 } ;
  assign IF_NOT_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1567 =
	     (!SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_P_ETC___d670 &&
	      _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d672) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 :
	       { x_8_ptr_pos_size__h15493, x_8_ptr_neg_size__h15494 } ;
  assign IF_NOT_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1580 =
	     (!SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_P_ETC___d686 &&
	      _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d688) ?
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1557 :
	       { x_8_ptr_pos_size__h16052, x_8_ptr_neg_size__h16053 } ;
  assign IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d1522 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       ((stage2_rg_stage2[430:426] == 5'd0) ?
		  !stage2_rg_stage2[297] :
		  stage2_rg_stage2[448:446] != 3'b111 ||
		  !near_mem$dmem_word64[31]) :
	       !stage2_rg_stage2[297] ;
  assign IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d201 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       IF_stage2_rg_stage2_13_BITS_430_TO_426_73_EQ_0_ETC___d200 :
	       2'd0 ;
  assign IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d225 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       ((stage2_rg_stage2[430:426] == 5'd0) ?
		  stage2_rg_stage2[297] :
		  stage2_rg_stage2[448:446] == 3'b111 &&
		  near_mem$dmem_word64[31]) :
	       stage2_rg_stage2[297] ;
  assign IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d231 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       ((stage2_rg_stage2[430:426] == 5'd0) ?
		  stage2_rg_stage2[296] :
		  stage2_rg_stage2[448:446] == 3'b111 &&
		  near_mem$dmem_word64[30]) :
	       stage2_rg_stage2[296] ;
  assign IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d237 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       ((stage2_rg_stage2[430:426] == 5'd0) ?
		  stage2_rg_stage2[295:266] :
		  IF_stage2_rg_stage2_13_BITS_448_TO_446_20_EQ_0_ETC___d235) :
	       stage2_rg_stage2[295:266] ;
  assign IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d621 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       ((stage2_rg_stage2[430:426] == 5'd0) ?
		  !stage2_rg_stage2[296] :
		  stage2_rg_stage2[448:446] != 3'b111 ||
		  !near_mem$dmem_word64[30]) :
	       !stage2_rg_stage2[296] ;
  assign IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1157 =
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3__ETC___d256 ?
	       next_pc___1__h17344 :
	       next_pc__h17342 ;
  assign IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1608 =
	     _theResult____h4899[6:0] == 7'b0010011 ||
	     _theResult____h4899[24:20] == 5'd0 ||
	     IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1601 ||
	     IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1607 ;
  assign IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1616 =
	     (_theResult____h4899[19:15] == 5'd0 ||
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1529 ||
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d630) &&
	     _theResult____h4899[6:0] != 7'b0010011 &&
	     _theResult____h4899[24:20] != 5'd0 &&
	     IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1613 ;
  assign IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1627 =
	     (_theResult____h4899[6:0] == 7'b0010011 ||
	      _theResult____h4899[6:0] == 7'b0110011) &&
	     CASE_theResult__899_BITS_14_TO_12_0b0_IF_NOT_I_ETC__q25 ;
  assign IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d728 =
	     _theResult____h4899[14:12] == 3'b0 &&
	     (_theResult____h4899[6:0] != 7'b0110011 ||
	      !_theResult____h4899[30]) ||
	     _theResult____h4899[14:12] == 3'b0 &&
	     _theResult____h4899[6:0] == 7'b0110011 &&
	     _theResult____h4899[30] ||
	     _theResult____h4899[14:12] == 3'b010 ||
	     _theResult____h4899[14:12] == 3'b011 ||
	     _theResult____h4899[14:12] == 3'b100 ||
	     _theResult____h4899[14:12] == 3'b110 ||
	     _theResult____h4899[14:12] == 3'b111 ;
  assign IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d795 =
	     _theResult____h4899[6:0] == 7'b0101111 &&
	     (_theResult____h4899[31:27] == 5'b00010 ||
	      _theResult____h4899[31:27] == 5'b00011 ||
	      _theResult____h4899[31:27] == 5'b0 ||
	      _theResult____h4899[31:27] == 5'b00001 ||
	      _theResult____h4899[31:27] == 5'b01100 ||
	      _theResult____h4899[31:27] == 5'b01000 ||
	      _theResult____h4899[31:27] == 5'b00100 ||
	      _theResult____h4899[31:27] == 5'b10000 ||
	      _theResult____h4899[31:27] == 5'b11000 ||
	      _theResult____h4899[31:27] == 5'b10100 ||
	      _theResult____h4899[31:27] == 5'b11100) &&
	     _theResult____h4899[14:12] == 3'b010 ;
  assign IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d889 =
	     _theResult____h4899[6:0] == 7'b1100111 ||
	     _theResult____h4899[6:0] == 7'b0110011 &&
	     _theResult____h4899[31:25] == 7'b0000001 ||
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d802 ||
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d888 ;
  assign IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 =
	     near_mem$imem_exc ?
	       4'd12 :
	       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1036 ;
  assign IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1852 =
	     { CASE_theResult__899_BITS_6_TO_0_0b11_8_0b1111__ETC__q29,
	       x__h24045,
	       near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d534,
	       x__h24137,
	       x_out_data_to_stage2_trace_data_rd__h23443,
	       x__h24314,
	       rs2_val__h13501,
	       x_out_data_to_stage2_trace_data_word3__h23446,
	       32'hAAAAAAAA } ;
  assign IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1515 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d515) ?
	       stage3_rg_stage3[30] :
	       gpr_regfile$read_rs1[30] ;
  assign IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1528 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d515) ?
	       !stage3_rg_stage3[31] :
	       !gpr_regfile$read_rs1[31] ;
  assign IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1556 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d515) ?
	       stage3_rg_stage3[29:0] :
	       gpr_regfile$read_rs1[29:0] ;
  assign IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1595 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d521) ?
	       stage3_rg_stage3[31] :
	       gpr_regfile$read_rs2[31] ;
  assign IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1600 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d521) ?
	       !stage3_rg_stage3[31] :
	       !gpr_regfile$read_rs2[31] ;
  assign IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1606 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d521) ?
	       !stage3_rg_stage3[30] :
	       !gpr_regfile$read_rs2[30] ;
  assign IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1612 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d521) ?
	       stage3_rg_stage3[30] :
	       gpr_regfile$read_rs2[30] ;
  assign IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d1729 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d521) ?
	       stage3_rg_stage3[29:0] :
	       gpr_regfile$read_rs2[29:0] ;
  assign IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d596 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d515) ?
	       stage3_rg_stage3[31] :
	       gpr_regfile$read_rs1[31] ;
  assign IF_NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0_ETC___d629 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d515) ?
	       !stage3_rg_stage3[30] :
	       !gpr_regfile$read_rs1[30] ;
  assign IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d1534 =
	     x_3__h15396[31] ?
	       NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d652 ||
	       !_0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d654 :
	       SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_P_ETC___d670 ||
	       !_0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d672 ;
  assign IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d1541 =
	     x_3__h15922[31] ?
	       NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d682 ||
	       !_0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d684 :
	       SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_P_ETC___d686 ||
	       !_0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d688 ;
  assign IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d674 =
	     x_3__h15396[31] ?
	       !NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d652 &&
	       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d654 :
	       !SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_P_ETC___d670 &&
	       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d672 ;
  assign IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d690 =
	     x_3__h15922[31] ?
	       !NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d682 &&
	       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d684 :
	       !SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_P_ETC___d686 &&
	       _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d688 ;
  assign IF_csr_regfile_read_csr_rg_trap_instr_988_BITS_ETC___d2042 =
	     csr_regfile$read_csr[31:0] | rs1_val__h27760 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d488 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
	      instr__h4897[15:10] == 6'b100011 &&
	      instr__h4897[6:5] == 2'b0) ?
	       instr__h12872 :
	       ((csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b10 &&
		 instr__h4897[15:12] == 4'b1001 &&
		 instr__h4897[11:7] == 5'd0 &&
		 instr__h4897[6:2] == 5'd0) ?
		  instr__h13210 :
		  32'h0) ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d490 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
	      instr__h4897[15:10] == 6'b100011 &&
	      instr__h4897[6:5] == 2'b10) ?
	       instr__h12600 :
	       ((csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
		 instr__h4897[15:10] == 6'b100011 &&
		 instr__h4897[6:5] == 2'b01) ?
		  instr__h12736 :
		  IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d488) ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d492 =
	     (csr_regfile_read_misa__0_BIT_2_63_AND_IF_near__ETC___d359 &&
	      instr__h4897[6:2] != 5'd0) ?
	       instr__h12369 :
	       ((csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
		 instr__h4897[15:10] == 6'b100011 &&
		 instr__h4897[6:5] == 2'b11) ?
		  instr__h12464 :
		  IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d490) ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d493 =
	     (csr_regfile_read_misa__0_BIT_2_63_AND_IF_near__ETC___d353 &&
	      instr__h4897[6:2] != 5'd0) ?
	       instr__h12250 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d492 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d495 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
	      instr__h4897[15:13] == 3'b100 &&
	      instr__h4897[11:10] == 2'b01 &&
	      imm6__h10396 != 6'd0 &&
	      !instr__h4897[12]) ?
	       instr__h11955 :
	       ((csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
		 instr__h4897[15:13] == 3'b100 &&
		 instr__h4897[11:10] == 2'b10) ?
		  instr__h12072 :
		  IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d493) ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d496 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
	      instr__h4897[15:13] == 3'b100 &&
	      instr__h4897[11:10] == 2'b0 &&
	      imm6__h10396 != 6'd0 &&
	      !instr__h4897[12]) ?
	       instr__h11762 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d495 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d497 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b10 &&
	      instr__h4897[15:13] == 3'b0 &&
	      instr__h4897[11:7] != 5'd0 &&
	      imm6__h10396 != 6'd0 &&
	      !instr__h4897[12]) ?
	       instr__h11569 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d496 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d499 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
	      instr__h4897[15:13] == 3'b011 &&
	      instr__h4897[11:7] == 5'd2 &&
	      nzimm10__h11020 != 10'd0) ?
	       instr__h11224 :
	       ((csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b0 &&
		 instr__h4897[15:13] == 3'b0 &&
		 nzimm10__h11235 != 10'd0) ?
		  instr__h11396 :
		  IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d497) ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d500 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
	      instr__h4897[15:13] == 3'b0 &&
	      instr__h4897[11:7] != 5'd0 &&
	      imm6__h10396 != 6'd0 ||
	      csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
	      instr__h4897[15:13] == 3'b0 &&
	      instr__h4897[11:7] == 5'd0 &&
	      imm6__h10396 == 6'd0) ?
	       instr__h10787 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d499 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d501 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
	      instr__h4897[15:13] == 3'b011 &&
	      instr__h4897[11:7] != 5'd0 &&
	      instr__h4897[11:7] != 5'd2 &&
	      imm6__h10396 != 6'd0) ?
	       instr__h10658 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d500 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d503 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
	      instr__h4897[15:13] == 3'b111) ?
	       instr__h10136 :
	       ((csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
		 instr__h4897[15:13] == 3'b010 &&
		 instr__h4897[11:7] != 5'd0) ?
		  instr__h10474 :
		  IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d501) ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d504 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
	      instr__h4897[15:13] == 3'b110) ?
	       instr__h9819 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d503 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d505 =
	     (csr_regfile_read_misa__0_BIT_2_63_AND_IF_near__ETC___d359 &&
	      instr__h4897[6:2] == 5'd0) ?
	       instr__h9754 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d504 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d506 =
	     (csr_regfile_read_misa__0_BIT_2_63_AND_IF_near__ETC___d353 &&
	      instr__h4897[6:2] == 5'd0) ?
	       instr__h9638 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d505 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d507 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
	      instr__h4897[15:13] == 3'b001) ?
	       instr__h9248 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d506 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d508 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b01 &&
	      instr__h4897[15:13] == 3'b101) ?
	       instr__h8905 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d507 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d509 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b0 &&
	      instr__h4897[15:13] == 3'b110) ?
	       instr__h8676 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d508 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d510 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b0 &&
	      instr__h4897[15:13] == 3'b010) ?
	       instr__h8481 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d509 ;
  assign IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d511 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b10 &&
	      instr__h4897[15:13] == 3'b110) ?
	       instr__h8289 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d510 ;
  assign IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1027 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d906 ?
		  4'd12 :
		  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1025) :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1025 ;
  assign IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1030 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       (IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d965 ?
		  4'd12 :
		  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1028) :
	       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1028 ;
  assign IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1033 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       (IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d909 ?
		  4'd12 :
		  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1031) :
	       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1031 ;
  assign IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1035 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       (IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d907 ?
		  4'd12 :
		  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1033) :
	       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1033 ;
  assign IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1367 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       _theResult____h4899[6:0] != 7'b1100111 &&
	       (_theResult____h4899[6:0] != 7'b0110011 ||
		_theResult____h4899[31:25] != 7'b0000001) &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d888 &&
	       (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d989 ||
		IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d991) :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d989 ||
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d991 ;
  assign IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1394 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       _theResult____h4899[6:0] == 7'b1100111 ||
	       _theResult____h4899[6:0] == 7'b0110011 &&
	       _theResult____h4899[31:25] == 7'b0000001 ||
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d802 ||
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d914 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d953 &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d962 ;
  assign IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d907 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d895 &&
	       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d899 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d906 ;
  assign IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d908 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d898 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d906 ;
  assign IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d964 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d907 ||
	       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d909 ||
	       _0_OR_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d917 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d953 &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d962 ;
  assign IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d967 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d965 ||
	       _0_OR_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d917 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d953 &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d962 ;
  assign IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d969 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d906 ||
	       _0_OR_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d917 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d953 &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d962 ;
  assign IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d993 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       _theResult____h4899[6:0] != 7'b1100111 &&
	       (_theResult____h4899[6:0] != 7'b0110011 ||
		_theResult____h4899[31:25] != 7'b0000001) &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d888 &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d982 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d989 ||
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d991 ;
  assign IF_near_mem_dmem_valid__34_THEN_IF_near_mem_dm_ETC___d137 =
	     near_mem$dmem_valid ? (near_mem$dmem_exc ? 2'd3 : 2'd2) : 2'd1 ;
  assign IF_near_mem_imem_exc__50_THEN_near_mem_imem_ex_ETC___d1958 =
	     near_mem$imem_exc ?
	       { near_mem$imem_exc_code, imem_rg_tval } :
	       { _theResult_____2_snd_fst_exc_code__h17187,
		 _theResult_____2_snd_fst_tval__h17188 } ;
  assign IF_rg_cur_priv_3_EQ_0b11_45_OR_rg_cur_priv_3_E_ETC___d1007 =
	     ((rg_cur_priv == 2'b11 ||
	       rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[22]) &&
	      _theResult____h4899[31:20] == 12'b000100000010) ?
	       4'd9 :
	       (rg_cur_priv_3_EQ_0b11_45_OR_rg_cur_priv_3_EQ_0_ETC___d762 ?
		  4'd11 :
		  4'd12) ;
  assign IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 =
	     stage2_rg_full ?
	       CASE_stage2_rg_stage2_BITS_433_TO_431_0_2_1_IF_ETC__q1 :
	       2'd0 ;
  assign IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1514 =
	     (stage2_rg_stage2[433:431] == 3'd0) ?
	       stage2_rg_stage2[296] :
	       (stage2_rg_stage2[433:431] == 3'd1 ||
		stage2_rg_stage2[433:431] == 3'd4) &&
	       IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d231 ;
  assign IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1525 =
	     (stage2_rg_stage2[433:431] == 3'd0) ?
	       !stage2_rg_stage2[297] :
	       stage2_rg_stage2[433:431] != 3'd1 &&
	       stage2_rg_stage2[433:431] != 3'd4 ||
	       IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d1522 ;
  assign IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 =
	     stage2_rg_full ?
	       CASE_stage2_rg_stage2_BITS_433_TO_431_0_2_1_IF_ETC__q2 :
	       2'd0 ;
  assign IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517 =
	     x_out_bypass_rd__h7559 == _theResult____h4899[19:15] ;
  assign IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523 =
	     x_out_bypass_rd__h7559 == _theResult____h4899[24:20] ;
  assign IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d590 =
	     (stage2_rg_stage2[433:431] == 3'd0) ?
	       stage2_rg_stage2[297] :
	       (stage2_rg_stage2[433:431] == 3'd1 ||
		stage2_rg_stage2[433:431] == 3'd4) &&
	       IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d225 ;
  assign IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d624 =
	     (stage2_rg_stage2[433:431] == 3'd0) ?
	       !stage2_rg_stage2[296] :
	       stage2_rg_stage2[433:431] != 3'd1 &&
	       stage2_rg_stage2[433:431] != 3'd4 ||
	       IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d621 ;
  assign IF_stage2_rg_stage2_13_BITS_430_TO_426_73_EQ_0_ETC___d200 =
	     (stage2_rg_stage2[430:426] == 5'd0) ?
	       2'd0 :
	       ((near_mem$dmem_valid && !near_mem$dmem_exc) ? 2'd2 : 2'd1) ;
  assign IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d1469 =
	     { CASE_stage2_rg_stage2_BITS_433_TO_431_1_near_m_ETC__q21,
	       (stage2_rg_stage2[433:431] == 3'd1 ||
		stage2_rg_stage2[433:431] == 3'd4) &&
	       stage2_rg_stage2[448:446] == 3'b111 &&
	       near_mem$dmem_word64[31],
	       (stage2_rg_stage2[433:431] == 3'd1 ||
		stage2_rg_stage2[433:431] == 3'd4) &&
	       stage2_rg_stage2[448:446] == 3'b111 &&
	       near_mem$dmem_word64[30],
	       CASE_stage2_rg_stage2_BITS_433_TO_431_1_IF_sta_ETC__q22 } ;
  assign IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d242 =
	     { CASE_stage2_rg_stage2_BITS_433_TO_431_1_output_ETC__q23,
	       (stage2_rg_stage2[433:431] == 3'd1 ||
		stage2_rg_stage2[433:431] == 3'd4) &&
	       IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d225,
	       (stage2_rg_stage2[433:431] == 3'd1 ||
		stage2_rg_stage2[433:431] == 3'd4) &&
	       IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d231,
	       CASE_stage2_rg_stage2_BITS_433_TO_431_1_IF_NOT_ETC__q24 } ;
  assign IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_3_ETC___d140 =
	     stage2_mbox$valid ? 2'd2 : 2'd1 ;
  assign IF_stage2_rg_stage2_13_BITS_448_TO_446_20_EQ_0_ETC___d235 =
	     (stage2_rg_stage2[448:446] == 3'b111) ?
	       near_mem$dmem_word64[29:0] :
	       30'd0 ;
  assign IF_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11__ETC___d103 =
	     (stage3_rg_stage3[78:72] == 7'b0000011 &&
	      stage3_rg_stage3[86:84] == 3'b111) ?
	       stage3_rg_full :
	       stage3_rg_full && stage3_rg_stage3[69] ;
  assign IF_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11__ETC___d99 =
	     (stage3_rg_stage3[78:72] == 7'b0000011 &&
	      stage3_rg_stage3[86:84] == 3'b111) ?
	       !stage3_rg_full :
	       !stage3_rg_full || !stage3_rg_stage3[69] ;
  assign NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1636 =
	     x__h21464 < y__h15512 ;
  assign NEG_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1682 =
	     x__h21464 < y__h15464 ;
  assign NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d652 =
	     x__h15511 < y__h15512 ;
  assign NEG_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d682 =
	     x__h16070 < y__h15512 ;
  assign NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1592 =
	     { _theResult____h4899[6:0] != 7'b1100011 &&
	       _theResult____h4899[6:0] != 7'b1101111 &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1548,
	       CASE_theResult__899_BITS_6_TO_0_0b11_IF_NOT_IF_ETC__q31 } ;
  assign NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1618 =
	     _theResult____h4899[19:15] != 5'd0 &&
	     IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 ||
	     _theResult____h4899[6:0] != 7'b0010011 &&
	     _theResult____h4899[24:20] != 5'd0 &&
	     IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1596 ;
  assign NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1676 =
	     _theResult____h4899[19:15] != 5'd0 &&
	     IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516 &&
	     (_theResult____h4899[24:20] == 5'd0 ||
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1601 ||
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1607) ;
  assign NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1784 =
	     { _theResult____h4899[6:0] != 7'b1100011 &&
	       _theResult____h4899[6:0] != 7'b1101111 &&
	       _theResult____h4899[6:0] != 7'b1100111 &&
	       ((_theResult____h4899[6:0] == 7'b0110011 &&
		 _theResult____h4899[31:25] == 7'b0000001) ?
		  _theResult____h4899[19:15] != 5'd0 &&
		  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 :
		  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1628),
	       _theResult____h4899[6:0] != 7'b1100011 &&
	       _theResult____h4899[6:0] != 7'b1101111 &&
	       _theResult____h4899[6:0] != 7'b1100111 &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1706,
	       CASE_theResult__899_BITS_6_TO_0_0b1100011_0_0b_ETC__q30 } ;
  assign NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d818 =
	     (_theResult____h4899[14:12] != 3'b0 ||
	      _theResult____h4899[6:0] == 7'b0110011 &&
	      _theResult____h4899[30]) &&
	     (_theResult____h4899[14:12] != 3'b0 ||
	      _theResult____h4899[6:0] != 7'b0110011 ||
	      !_theResult____h4899[30]) &&
	     _theResult____h4899[14:12] != 3'b010 &&
	     _theResult____h4899[14:12] != 3'b011 &&
	     _theResult____h4899[14:12] != 3'b100 &&
	     _theResult____h4899[14:12] != 3'b110 &&
	     _theResult____h4899[14:12] != 3'b111 ;
  assign NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d881 =
	     _theResult____h4899[6:0] != 7'b0101111 ||
	     _theResult____h4899[31:27] != 5'b00010 &&
	     _theResult____h4899[31:27] != 5'b00011 &&
	     _theResult____h4899[31:27] != 5'b0 &&
	     _theResult____h4899[31:27] != 5'b00001 &&
	     _theResult____h4899[31:27] != 5'b01100 &&
	     _theResult____h4899[31:27] != 5'b01000 &&
	     _theResult____h4899[31:27] != 5'b00100 &&
	     _theResult____h4899[31:27] != 5'b10000 &&
	     _theResult____h4899[31:27] != 5'b11000 &&
	     _theResult____h4899[31:27] != 5'b10100 &&
	     _theResult____h4899[31:27] != 5'b11100 ||
	     _theResult____h4899[14:12] != 3'b010 ;
  assign NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d898 =
	     _theResult____h4899[6:0] != 7'b1100111 &&
	     (_theResult____h4899[6:0] != 7'b0110011 ||
	      _theResult____h4899[31:25] != 7'b0000001) &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d888 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d802 ;
  assign NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45 =
	     cur_verbosity__h3416 > 4'd1 ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1888 =
	     !csr_regfile$interrupt_pending[5] && !csr_regfile$nmi_pending ||
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1881) &&
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1883) ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1911 =
	     !csr_regfile$interrupt_pending[5] && !csr_regfile$nmi_pending ||
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423 &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1940 =
	     !csr_regfile$interrupt_pending[5] && !csr_regfile$nmi_pending ||
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 ;
  assign NOT_near_mem_imem_exc__50_76_AND_IF_IF_IF_NOT__ETC___d1110 =
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd1 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd2 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd3 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd4 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd5 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd6 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd7 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd8 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd9 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd10 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd11 ;
  assign NOT_near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_p_ETC___d2142 =
	     (!near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     f_run_halt_rsps$FULL_N &&
	     f_run_halt_reqs$EMPTY_N ;
  assign NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3__ETC___d256 =
	     !near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3___d248 &&
	     (!near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 ||
	      imem_rg_pc[1:0] != 2'b0 ||
	      near_mem$imem_instr[1:0] != 2'b11) ;
  assign NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3__ETC___d261 =
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3__ETC___d256 &&
	     (!near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] == 2'b11) &&
	     (!near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 ||
	      imem_rg_pc[1:0] != 2'b0 ||
	      near_mem$imem_instr[1:0] == 2'b11) ;
  assign NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1424 =
	     !near_mem$imem_valid ||
	     !near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3___d248 ||
	     stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_2_A_ETC___d519 ||
	     stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_2_A_ETC___d525 ||
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423 ;
  assign NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1436 =
	     !near_mem$imem_valid ||
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3__ETC___d261 ||
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	     2'd1 &&
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517 ||
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523) ;
  assign NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1881 =
	     !near_mem$imem_valid ||
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3__ETC___d261 ||
	     stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_2_A_ETC___d519 ||
	     stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_2_A_ETC___d525 ||
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423 ;
  assign NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1883 =
	     !near_mem$imem_valid ||
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3__ETC___d261 ||
	     stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_2_A_ETC___d519 ||
	     stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_2_A_ETC___d525 ||
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 ;
  assign NOT_rg_cur_priv_3_EQ_0b11_45_33_AND_NOT_rg_cur_ETC___d848 =
	     rg_cur_priv != 2'b11 &&
	     (rg_cur_priv != 2'b01 || csr_regfile$read_mstatus[21]) &&
	     (rg_cur_priv != 2'b0 || !csr_regfile$read_misa[13]) ||
	     _theResult____h4899[31:20] != 12'b000100000101 ;
  assign NOT_rg_cur_priv_3_EQ_0b11_45_33_AND_NOT_rg_cur_ETC___d849 =
	     (rg_cur_priv != 2'b11 &&
	      (rg_cur_priv != 2'b01 || csr_regfile$read_mstatus[22]) ||
	      _theResult____h4899[31:20] != 12'b000100000010) &&
	     NOT_rg_cur_priv_3_EQ_0b11_45_33_AND_NOT_rg_cur_ETC___d848 ;
  assign NOT_rg_stop_req_400_442_AND_NOT_rg_step_count__ETC___d1449 =
	     !rg_stop_req && !rg_step_count &&
	     csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376 &&
	     !csr_regfile$interrupt_pending[5] &&
	     !csr_regfile$nmi_pending ;
  assign NOT_rg_stop_req_400_442_AND_NOT_rg_step_count__ETC___d1455 =
	     NOT_rg_stop_req_400_442_AND_NOT_rg_step_count__ETC___d1449 ||
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1436 ||
	      near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423) &&
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1438 ||
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 !=
	     2'd0 ||
	     stage3_rg_full ;
  assign NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1438 =
	     !stage1_rg_full ||
	     NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1436 ||
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 ;
  assign NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1886 =
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1881) &&
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid_47_OR_NOT_near_mem_ime_ETC___d1883) ||
	     !rg_stop_req && !rg_step_count ;
  assign NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1894 =
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1886 &&
	     csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376 &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1888 &&
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1893 ;
  assign NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1919 =
	     NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1886 &&
	     csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376 &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1888 &&
	     (_0_OR_0_OR_near_mem_imem_exc__50_OR_IF_IF_IF_NO_ETC___d1909 &&
	      NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1911 &&
	      (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	       2'd2 ||
	       IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	       2'd0) &&
	      near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1510 ||
	      !stage1_rg_full) ;
  assign NOT_stage1_rg_full_45_46_OR_near_mem_imem_vali_ETC___d1961 =
	     !stage1_rg_full ||
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 ;
  assign NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 =
	     (stage3_rg_stage3[78:72] != 7'b0000011 ||
	      stage3_rg_stage3[86:84] != 3'b111 ||
	      !stage3_rg_full ||
	      !stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d515) &&
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 !=
	      2'd1 ||
	      !IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517) ;
  assign NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 =
	     (stage3_rg_stage3[78:72] != 7'b0000011 ||
	      stage3_rg_stage3[86:84] != 3'b111 ||
	      !stage3_rg_full ||
	      !stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d521) &&
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 !=
	      2'd1 ||
	      !IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523) ;
  assign SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_P_ETC___d670 =
	     x_3__h15396 < y__h15464 ;
  assign SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_P_ETC___d686 =
	     x_3__h15922 < y__h15464 ;
  assign SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d339 =
	     { {9{offset__h8852[11]}}, offset__h8852 } ;
  assign SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d368 =
	     { {4{offset__h9763[8]}}, offset__h9763 } ;
  assign _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1637 =
	     y__h15512 < x__h21464 ;
  assign _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1641 =
	     y__h15464 < rs2_val_local__h13737 ;
  assign _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1659 =
	     y__h21639 < x__h21638 ;
  assign _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1668 =
	     y__h21590 < x__h22036 ;
  assign _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1679 =
	     y__h15512 < rs2_val_local__h13737 ;
  assign _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1683 =
	     y__h15464 < x__h21464 ;
  assign _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1691 =
	     y__h21639 < x__h22036 ;
  assign _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d1695 =
	     y__h21590 < x__h21638 ;
  assign _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d654 =
	     y__h15512 < x__h15511 ;
  assign _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d672 =
	     y__h15464 < x_3__h15396 ;
  assign _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d684 =
	     y__h15512 < x__h16070 ;
  assign _0_CONCAT_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_ETC___d688 =
	     y__h15464 < x_3__h15922 ;
  assign _0_OR_0_OR_near_mem_imem_exc__50_OR_IF_IF_IF_NO_ETC___d1909 =
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423 &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 ||
	     !rg_stop_req && !rg_step_count ;
  assign _0_OR_0_OR_near_mem_imem_exc__50_OR_IF_IF_IF_NO_ETC___d1913 =
	     _0_OR_0_OR_near_mem_imem_exc__50_OR_IF_IF_IF_NO_ETC___d1909 &&
	     csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376 &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1911 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1510 ;
  assign _0_OR_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_ETC___d917 =
	     (_theResult____h4899[6:0] != 7'b0110011 ||
	      _theResult____h4899[31:25] != 7'b0000001) &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d914 &&
	     _theResult____h4899[6:0] != 7'b1100111 ;
  assign _theResult_____1_fst__h16656 =
	     (_theResult____h4899[14:12] == 3'b0 &&
	      _theResult____h4899[6:0] == 7'b0110011 &&
	      _theResult____h4899[30]) ?
	       rd_val___1__h17748 :
	       _theResult_____1_fst__h16666 ;
  assign _theResult_____1_fst__h16705 = x__h22036 & rs2_val_local__h13737 ;
  assign _theResult_____1_fst_val2__h24820 =
	     (x_out_data_to_stage2_instr__h13386[14:12] == 3'b111) ?
	       { _theResult____h4899[6:0] != 7'b1100011 &&
		 _theResult____h4899[6:0] != 7'b1101111 &&
		 _theResult____h4899[6:0] != 7'b1100111 &&
		 IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1793,
		 _theResult____h4899[6:0] != 7'b1100011 &&
		 _theResult____h4899[6:0] != 7'b1101111 &&
		 _theResult____h4899[6:0] != 7'b1100111 &&
		 IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1798,
		 IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1806 } :
	       x_out_data_to_stage2_val2__h13392 ;
  assign _theResult_____1_snd_fst_exc_code__h17181 =
	     IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d907 ?
	       5'd17 :
	       _theResult_____2_snd_fst_exc_code__h17178 ;
  assign _theResult_____1_snd_fst_exc_code__h17184 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       _theResult_____1_snd_fst_exc_code__h17181 :
	       _theResult_____2_snd_fst_exc_code__h17178 ;
  assign _theResult_____2_snd_fst_exc_code__h17175 =
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d909 ?
	       5'd16 :
	       _theResult_____3_snd_fst_exc_code__h17172 ;
  assign _theResult_____2_snd_fst_exc_code__h17178 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       _theResult_____2_snd_fst_exc_code__h17175 :
	       _theResult_____3_snd_fst_exc_code__h17172 ;
  assign _theResult_____2_snd_fst_tval__h17188 =
	     (_theResult____h4899[6:0] != 7'b1101111 &&
	      _theResult____h4899[6:0] != 7'b1100111 &&
	      (_theResult____h4899[6:0] != 7'b1110011 ||
	       _theResult____h4899[14:12] != 3'b0 ||
	       _theResult____h4899[11:7] != 5'd0 ||
	       _theResult____h4899[19:15] != 5'd0 ||
	       _theResult____h4899[31:20] != 12'b0 &&
	       _theResult____h4899[31:20] != 12'b000000000001)) ?
	       (near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d534 ?
		  _theResult____h4899 :
		  { 16'd0, instr__h4897[15:0] }) :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1313 ;
  assign _theResult_____3_snd_fst_exc_code__h17166 =
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d965 ?
	       5'd17 :
	       _theResult_____4_snd_fst_exc_code__h17163 ;
  assign _theResult_____3_snd_fst_exc_code__h17169 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       _theResult_____3_snd_fst_exc_code__h17166 :
	       _theResult_____4_snd_fst_exc_code__h17163 ;
  assign _theResult_____4_snd_fst_exc_code__h17157 =
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d906 ?
	       5'd16 :
	       alu_outputs_exc_code__h14150 ;
  assign _theResult_____4_snd_fst_exc_code__h17160 =
	     csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 ?
	       _theResult_____4_snd_fst_exc_code__h17157 :
	       alu_outputs_exc_code__h14150 ;
  assign _theResult_____4_snd_fst_exc_code__h17163 =
	     (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 ==
	      3'd1) ?
	       _theResult_____4_snd_fst_exc_code__h17160 :
	       alu_outputs_exc_code__h14150 ;
  assign _theResult____h33400 =
	     (delta_CPI_instrs__h33399 == 64'd0) ?
	       delta_CPI_instrs___1__h33435 :
	       delta_CPI_instrs__h33399 ;
  assign _theResult____h4899 = x_out_data_to_stage2_instr__h13386 ;
  assign _theResult___fst__h17651 =
	     _theResult____h4899[30] ? rd_val__h17704 : rd_val__h17681 ;
  assign _theResult___fst__h8044 =
	     (near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 &&
	      imem_rg_pc[1:0] == 2'b0 &&
	      near_mem$imem_instr[1:0] != 2'b11) ?
	       instr_out___1__h8046 :
	       _theResult___fst__h8072 ;
  assign _theResult___fst__h8072 =
	     (near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 &&
	      imem_rg_pc[1:0] != 2'b0 &&
	      near_mem$imem_instr[17:16] != 2'b11) ?
	       instr_out___1__h8074 :
	       near_mem$imem_instr ;
  assign _theResult___rd_tag_ptr_neg_size__h7684 =
	     (stage2_rg_stage2[448:446] == 3'b111) ?
	       near_mem$dmem_word64[14:0] :
	       15'h0 ;
  assign _theResult___rd_tag_ptr_pos_size__h7683 =
	     (stage2_rg_stage2[448:446] == 3'b111) ?
	       near_mem$dmem_word64[29:15] :
	       15'h0 ;
  assign _theResult___snd_snd_ptr_neg_size__h21336 =
	     (_theResult____h4899[6:0] == 7'b0010011 ||
	      _theResult____h4899[24:20] == 5'd0) ?
	       15'h0 :
	       val_tag_ptr_neg_size__h21328 ;
  assign _theResult___snd_snd_ptr_pos_size__h21335 =
	     (_theResult____h4899[6:0] == 7'b0010011 ||
	      _theResult____h4899[24:20] == 5'd0) ?
	       15'h0 :
	       val_tag_ptr_pos_size__h21327 ;
  assign alu_outputs___1_addr__h13532 =
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d950 ?
	       branch_target__h13505 :
	       IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1157 ;
  assign alu_outputs___1_addr__h13562 =
	     imem_rg_pc +
	     { {11{theResult__899_BIT_31_CONCAT_theResult__899_BI_ETC__q6[20]}},
	       theResult__899_BIT_31_CONCAT_theResult__899_BI_ETC__q6 } ;
  assign alu_outputs___1_addr__h13596 = { eaddr__h13812[31:1], 1'd0 } ;
  assign alu_outputs___1_exc_code__h14098 =
	     (_theResult____h4899[14:12] == 3'b0) ?
	       ((_theResult____h4899[11:7] == 5'd0 &&
		 _theResult____h4899[19:15] == 5'd0) ?
		  CASE_theResult__899_BITS_31_TO_20_0b0_CASE_rg__ETC__q8 :
		  5'd2) :
	       5'd2 ;
  assign alu_outputs___1_trace_data_word3__h23321 = { 32'd0, eaddr__h13812 } ;
  assign alu_outputs___1_trace_data_word3__h23340 = { 32'd0, eaddr__h13837 } ;
  assign alu_outputs___1_val1__h14103 =
	     _theResult____h4899[14] ?
	       { 27'd0, _theResult____h4899[19:15] } :
	       x__h22036 ;
  assign alu_outputs___1_val1__h14130 =
	     { 25'd0, _theResult____h4899[31:25] } ;
  assign branch_target__h13505 =
	     imem_rg_pc +
	     { {19{theResult__899_BIT_31_CONCAT_theResult__899_BI_ETC__q5[12]}},
	       theResult__899_BIT_31_CONCAT_theResult__899_BI_ETC__q5 } ;
  assign cpi__h33402 = x__h33401 / 64'd10 ;
  assign cpifrac__h33403 = x__h33401 % 64'd10 ;
  assign csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376 =
	     csr_regfile$csr_mip_read == rg_prev_mip ;
  assign csr_regfile_read_csr_mcycle__2_MINUS_rg_start__ETC___d2129 =
	     delta_CPI_cycles__h33398 * 64'd10 ;
  assign csr_regfile_read_misa__0_BIT_2_63_AND_IF_near__ETC___d353 =
	     csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b10 &&
	     instr__h4897[15:12] == 4'b1000 &&
	     instr__h4897[11:7] != 5'd0 ;
  assign csr_regfile_read_misa__0_BIT_2_63_AND_IF_near__ETC___d359 =
	     csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b10 &&
	     instr__h4897[15:12] == 4'b1001 &&
	     instr__h4897[11:7] != 5'd0 ;
  assign csr_regfile_read_tag_ctrl__81_BIT_0_82_AND_NOT_ETC___d700 =
	     csr_regfile$read_tag_ctrl[0] &&
	     _theResult____h4899[6:0] != 7'b1100011 &&
	     _theResult____h4899[6:0] != 7'b1101111 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d610 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d698 ;
  assign cur_verbosity__h3416 =
	     (csr_regfile$read_csr_minstret < cfg_logdelay) ?
	       4'd0 :
	       cfg_verbosity ;
  assign data_to_stage2_addr__h13377 = x_out_data_to_stage2_addr__h13389 ;
  assign delta_CPI_cycles__h33398 =
	     csr_regfile$read_csr_mcycle - rg_start_CPI_cycles ;
  assign delta_CPI_instrs___1__h33435 = delta_CPI_instrs__h33399 + 64'd1 ;
  assign delta_CPI_instrs__h33399 =
	     csr_regfile$read_csr_minstret - rg_start_CPI_instrs ;
  assign eaddr__h13812 = x__h22036 + x_3__h15396 ;
  assign eaddr__h13837 = x__h22036 + x_3__h15922 ;
  assign fall_through_pc__h13312 =
	     imem_rg_pc +
	     (near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d534 ?
		32'd4 :
		32'd2) ;
  assign imm12__h10398 = { {6{imm6__h10396[5]}}, imm6__h10396 } ;
  assign imm12__h11022 = { {2{nzimm10__h11020[9]}}, nzimm10__h11020 } ;
  assign imm12__h11237 = { 2'd0, nzimm10__h11235 } ;
  assign imm12__h11433 = { 7'b0, instr__h4897[6:2] } ;
  assign imm12__h11778 = { 7'b0100000, instr__h4897[6:2] } ;
  assign imm12__h8145 = { 4'd0, offset__h7915 } ;
  assign imm12__h8482 = { 5'd0, offset__h8424 } ;
  assign imm20__h10526 = { {14{imm6__h10396[5]}}, imm6__h10396 } ;
  assign imm6__h10396 = { instr__h4897[12], instr__h4897[6:2] } ;
  assign instr___1__h7877 =
	     (csr_regfile$read_misa[2] && instr__h4897[1:0] == 2'b10 &&
	      instr__h4897[11:7] != 5'd0 &&
	      instr__h4897[15:13] == 3'b010) ?
	       instr__h8144 :
	       IF_csr_regfile_read_misa__0_BIT_2_63_AND_IF_ne_ETC___d511 ;
  assign instr__h10136 =
	     { SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d368[12],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d368[10:5],
	       5'd0,
	       rs1__h8483,
	       3'b001,
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d368[4:1],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d368[11],
	       7'b1100011 } ;
  assign instr__h10474 =
	     { imm12__h10398, 8'd0, instr__h4897[11:7], 7'b0010011 } ;
  assign instr__h10658 = { imm20__h10526, instr__h4897[11:7], 7'b0110111 } ;
  assign instr__h10787 =
	     { imm12__h10398,
	       instr__h4897[11:7],
	       3'b0,
	       instr__h4897[11:7],
	       7'b0010011 } ;
  assign instr__h11224 =
	     { imm12__h11022,
	       instr__h4897[11:7],
	       3'b0,
	       instr__h4897[11:7],
	       7'b0010011 } ;
  assign instr__h11396 = { imm12__h11237, 8'd16, rd__h8484, 7'b0010011 } ;
  assign instr__h11569 =
	     { imm12__h11433,
	       instr__h4897[11:7],
	       3'b001,
	       instr__h4897[11:7],
	       7'b0010011 } ;
  assign instr__h11762 =
	     { imm12__h11433, rs1__h8483, 3'b101, rs1__h8483, 7'b0010011 } ;
  assign instr__h11955 =
	     { imm12__h11778, rs1__h8483, 3'b101, rs1__h8483, 7'b0010011 } ;
  assign instr__h12072 =
	     { imm12__h10398, rs1__h8483, 3'b111, rs1__h8483, 7'b0010011 } ;
  assign instr__h12250 =
	     { 7'b0,
	       instr__h4897[6:2],
	       8'd0,
	       instr__h4897[11:7],
	       7'b0110011 } ;
  assign instr__h12369 =
	     { 7'b0,
	       instr__h4897[6:2],
	       instr__h4897[11:7],
	       3'b0,
	       instr__h4897[11:7],
	       7'b0110011 } ;
  assign instr__h12464 =
	     { 7'b0, rd__h8484, rs1__h8483, 3'b111, rs1__h8483, 7'b0110011 } ;
  assign instr__h12600 =
	     { 7'b0, rd__h8484, rs1__h8483, 3'b110, rs1__h8483, 7'b0110011 } ;
  assign instr__h12736 =
	     { 7'b0, rd__h8484, rs1__h8483, 3'b100, rs1__h8483, 7'b0110011 } ;
  assign instr__h12872 =
	     { 7'b0100000,
	       rd__h8484,
	       rs1__h8483,
	       3'b0,
	       rs1__h8483,
	       7'b0110011 } ;
  assign instr__h13210 =
	     { 12'b000000000001,
	       instr__h4897[11:7],
	       3'b0,
	       instr__h4897[11:7],
	       7'b1110011 } ;
  assign instr__h4897 =
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3___d248 ?
	       instr_out___1__h8014 :
	       _theResult___fst__h8044 ;
  assign instr__h8144 =
	     { imm12__h8145, 8'd18, instr__h4897[11:7], 7'b0000011 } ;
  assign instr__h8289 =
	     { 4'd0,
	       instr__h4897[8:7],
	       instr__h4897[12],
	       instr__h4897[6:2],
	       8'd18,
	       offset_BITS_4_TO_0___h8413,
	       7'b0100011 } ;
  assign instr__h8481 =
	     { imm12__h8482, rs1__h8483, 3'b010, rd__h8484, 7'b0000011 } ;
  assign instr__h8676 =
	     { 5'd0,
	       instr__h4897[5],
	       instr__h4897[12],
	       rd__h8484,
	       rs1__h8483,
	       3'b010,
	       offset_BITS_4_TO_0___h8844,
	       7'b0100011 } ;
  assign instr__h8905 =
	     { SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d339[20],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d339[10:1],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d339[11],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d339[19:12],
	       12'd111 } ;
  assign instr__h9248 =
	     { SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d339[20],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d339[10:1],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d339[11],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d339[19:12],
	       12'd239 } ;
  assign instr__h9638 = { 12'd0, instr__h4897[11:7], 15'd103 } ;
  assign instr__h9754 = { 12'd0, instr__h4897[11:7], 15'd231 } ;
  assign instr__h9819 =
	     { SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d368[12],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d368[10:5],
	       5'd0,
	       rs1__h8483,
	       3'b0,
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d368[4:1],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS__ETC___d368[11],
	       7'b1100011 } ;
  assign instr_out___1__h8014 =
	     { near_mem$imem_instr[15:0], imem_rg_instr_15_0 } ;
  assign instr_out___1__h8046 = { 16'b0, near_mem$imem_instr[15:0] } ;
  assign instr_out___1__h8074 = { 16'b0, near_mem$imem_instr[31:16] } ;
  assign near_mem_RDY_server_reset_request_put__318_AND_ETC___d1330 =
	     near_mem$RDY_server_reset_request_put &&
	     csr_regfile$RDY_server_reset_request_put &&
	     f_reset_reqs$EMPTY_N &&
	     stage1_f_reset_reqs$FULL_N &&
	     stage2_f_reset_reqs$FULL_N &&
	     stage3_f_reset_reqs$FULL_N &&
	     f_trace_data$FULL_N ;
  assign near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1269 =
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd1 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd2 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd3 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd4 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd5 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd6 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd7 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd8 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd9 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd10 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 !=
	     4'd11 ;
  assign near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423 =
	     near_mem$imem_exc ||
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1395 ;
  assign near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1504 =
	     (near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423 &&
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 ||
	      !rg_stop_req && !rg_step_count) &&
	     csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376 ;
  assign near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1506 =
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1504 &&
	     (!csr_regfile$interrupt_pending[5] && !csr_regfile$nmi_pending ||
	      near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423 &&
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994) ;
  assign near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1512 =
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1506 &&
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	      2'd2 ||
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	      2'd0) &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1510 ;
  assign near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1890 =
	     (near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423 &&
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 ||
	      !rg_stop_req && !rg_step_count) &&
	     (!csr_regfile$interrupt_pending[5] && !csr_regfile$nmi_pending ||
	      near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423 &&
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994) ;
  assign near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1893 =
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1890 &&
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	      2'd2 ||
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	      2'd0) &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1510 ||
	     !stage1_rg_full ;
  assign near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1938 =
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1423 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 ||
	     !rg_stop_req && !rg_step_count ;
  assign near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 =
	     near_mem$imem_pc[31:2] == imem_rg_pc[31:2] ;
  assign near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d534 =
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3___d248 ||
	     near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 &&
	     imem_rg_pc[1:0] == 2'b0 &&
	     near_mem$imem_instr[1:0] == 2'b11 ;
  assign near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 =
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d534 ||
	     near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 &&
	     imem_rg_pc[1:0] != 2'b0 &&
	     near_mem$imem_instr[17:16] != 2'b11 ||
	     near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 &&
	     imem_rg_pc[1:0] == 2'b0 &&
	     near_mem$imem_instr[1:0] != 2'b11 ;
  assign near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3___d248 =
	     near_mem$imem_pc == next_pc___1__h17344 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1041 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd0 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1045 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd1 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1049 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd2 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1053 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd3 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1057 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd4 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1061 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd5 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1065 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd6 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1069 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd7 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1073 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd8 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1077 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd9 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1081 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd10 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1085 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd11 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1111 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     NOT_near_mem_imem_exc__50_76_AND_IF_IF_IF_NOT__ETC___d1110 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1116 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 ==
	     3'd0 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1120 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 ==
	     3'd1 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1124 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 ==
	     3'd2 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1128 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 ==
	     3'd3 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1138 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 !=
	     3'd0 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 !=
	     3'd1 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 !=
	     3'd2 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 !=
	     3'd3 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1234 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd0 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1237 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd1 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1240 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd2 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1243 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd3 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1246 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd4 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1249 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd5 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1252 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd6 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1255 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd7 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1258 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd8 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1261 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd9 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1264 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd10 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1267 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) &&
	     IF_NOT_stage1_rg_full_45_46_OR_NOT_near_mem_im_ETC___d1038 ==
	     4'd11 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1270 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1269 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1365 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 !=
	      2'd1 ||
	      !IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517) &&
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 !=
	      2'd1 ||
	      !IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523) ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1370 =
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1365 &&
	     (IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1368 ||
	      near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1398 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3___d248 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1392 ||
	      near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1395) ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1510 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1368 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1927 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1368 ||
	      near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3_48_O_ETC___d536 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d542 &&
	     NOT_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_ETC___d547 &&
	     !near_mem$imem_exc &&
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 ;
  assign next_pc___1__h17344 = imem_rg_pc + 32'd2 ;
  assign next_pc__h17342 = imem_rg_pc + 32'd4 ;
  assign nzimm10__h11020 =
	     { instr__h4897[12],
	       instr__h4897[4:3],
	       instr__h4897[5],
	       instr__h4897[2],
	       instr__h4897[6],
	       4'b0 } ;
  assign nzimm10__h11235 =
	     { instr__h4897[10:7],
	       instr__h4897[12:11],
	       instr__h4897[5],
	       instr__h4897[6],
	       2'b0 } ;
  assign offset_BITS_4_TO_0___h8413 = { instr__h4897[11:9], 2'b0 } ;
  assign offset_BITS_4_TO_0___h8844 =
	     { instr__h4897[11:10], instr__h4897[6], 2'b0 } ;
  assign offset__h7915 =
	     { instr__h4897[3:2],
	       instr__h4897[12],
	       instr__h4897[6:4],
	       2'b0 } ;
  assign offset__h8424 =
	     { instr__h4897[5], instr__h4897[12:10], instr__h4897[6], 2'b0 } ;
  assign offset__h8852 =
	     { instr__h4897[12],
	       instr__h4897[8],
	       instr__h4897[10:9],
	       instr__h4897[6],
	       instr__h4897[7],
	       instr__h4897[2],
	       instr__h4897[11],
	       instr__h4897[5:3],
	       1'b0 } ;
  assign offset__h9763 =
	     { instr__h4897[12],
	       instr__h4897[6:5],
	       instr__h4897[2],
	       instr__h4897[11:10],
	       instr__h4897[4:3],
	       1'b0 } ;
  assign output_stage2___1_bypass_rd_val_data__h7628 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       ((stage2_rg_stage2[430:426] == 5'd0) ?
		  stage2_rg_stage2[361:330] :
		  near_mem$dmem_word64[31:0]) :
	       stage2_rg_stage2[361:330] ;
  assign output_stage2___1_bypass_rd_val_tag_ptr_neg_size__h7689 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       ((stage2_rg_stage2[430:426] == 5'd0) ?
		  stage2_rg_stage2[280:266] :
		  _theResult___rd_tag_ptr_neg_size__h7684) :
	       stage2_rg_stage2[280:266] ;
  assign output_stage2___1_bypass_rd_val_tag_ptr_pos_size__h7688 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       ((stage2_rg_stage2[430:426] == 5'd0) ?
		  stage2_rg_stage2[295:281] :
		  _theResult___rd_tag_ptr_pos_size__h7683) :
	       stage2_rg_stage2[295:281] ;
  assign rd__h8484 = { 2'b01, instr__h4897[4:2] } ;
  assign rd_val___1__h17728 = x__h22036 + rs2_val_local__h13737 ;
  assign rd_val___1__h17748 = x__h22036 - rs2_val_local__h13737 ;
  assign rd_val___1__h17751 =
	     ((x__h22036 ^ 32'h80000000) <
	      (rs2_val_local__h13737 ^ 32'h80000000)) ?
	       32'd1 :
	       32'd0 ;
  assign rd_val___1__h17757 =
	     (x__h22036 < rs2_val_local__h13737) ? 32'd1 : 32'd0 ;
  assign rd_val___1__h17765 = x__h22036 ^ rs2_val_local__h13737 ;
  assign rd_val___1__h17768 = x__h22036 | rs2_val_local__h13737 ;
  assign rd_val__h13696 =
	     (_theResult____h4899[14:12] == 3'b001) ?
	       rd_val__h17619 :
	       _theResult___fst__h17651 ;
  assign rd_val__h13744 =
	     (_theResult____h4899[14:12] == 3'b0 &&
	      (_theResult____h4899[6:0] != 7'b0110011 ||
	       !_theResult____h4899[30])) ?
	       rd_val___1__h17728 :
	       _theResult_____1_fst__h16656 ;
  assign rd_val__h13766 = { _theResult____h4899[31:12], 12'h0 } ;
  assign rd_val__h13786 = imem_rg_pc + rd_val__h13766 ;
  assign rd_val__h17619 = x__h22036 << shamt__h13690 ;
  assign rd_val__h17681 = x__h22036 >> shamt__h13690 ;
  assign rd_val__h17704 =
	     x__h22036 >> shamt__h13690 |
	     ~(32'hFFFFFFFF >> shamt__h13690) & {32{x__h22036[31]}} ;
  assign rg_cur_priv_3_EQ_0b11_45_OR_rg_cur_priv_3_EQ_0_ETC___d762 =
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[21] ||
	      rg_cur_priv == 2'b0 && csr_regfile$read_misa[13]) &&
	     _theResult____h4899[31:20] == 12'b000100000101 ;
  assign rg_cur_priv_3_EQ_0b11_45_OR_rg_cur_priv_3_EQ_0_ETC___d763 =
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[22]) &&
	     _theResult____h4899[31:20] == 12'b000100000010 ||
	     rg_cur_priv_3_EQ_0b11_45_OR_rg_cur_priv_3_EQ_0_ETC___d762 ;
  assign rg_state_6_EQ_4_363_AND_near_mem_imem_exc__50__ETC___d1947 =
	     rg_state == 4'd4 &&
	     near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1938 &&
	     csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376 &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1940 &&
	     !stage3_rg_full &&
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	     2'd0 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1365 &&
	     (near_mem$imem_exc ||
	      IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972) ;
  assign rg_state_6_EQ_4_363_AND_stage3_rg_full_8_OR_NO_ETC___d1441 =
	     rg_state == 4'd4 &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 !=
	      2'd0 ||
	      stage1_rg_full) &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 !=
	      2'd3) &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 !=
	      2'd0 ||
	      NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1438) ;
  assign rg_stop_req_400_OR_rg_step_count_401_402_AND_s_ETC___d2121 =
	     (rg_stop_req || rg_step_count) && stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1370 &&
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	     2'd0 ;
  assign rg_stop_req_400_OR_rg_step_count_401_402_AND_s_ETC___d2124 =
	     rg_stop_req_400_OR_rg_step_count_401_402_AND_s_ETC___d2121 &&
	     !stage3_rg_full &&
	     csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376 &&
	     !csr_regfile$interrupt_pending[5] &&
	     !csr_regfile$nmi_pending ;
  assign rs1__h8483 = { 2'b01, instr__h4897[9:7] } ;
  assign rs1_val__h26929 =
	     (rg_trap_instr[14:12] == 3'b001) ?
	       rg_csr_val1 :
	       { 27'd0, rg_trap_instr[19:15] } ;
  assign rs1_val_bypassed_tag_ptr_neg_size__h15362 =
	     (_theResult____h4899[19:15] == 5'd0) ?
	       15'd0 :
	       val_tag_ptr_neg_size__h15358 ;
  assign rs1_val_bypassed_tag_ptr_pos_size__h15361 =
	     (_theResult____h4899[19:15] == 5'd0) ?
	       15'd0 :
	       val_tag_ptr_pos_size__h15357 ;
  assign rs2_val__h13501 =
	     (_theResult____h4899[24:20] == 5'd0) ? 32'd0 : val_data__h14998 ;
  assign rs2_val_local__h13737 =
	     (_theResult____h4899[6:0] == 7'b0010011) ?
	       x_3__h15396 :
	       rs2_val__h13501 ;
  assign shamt__h13690 =
	     (_theResult____h4899[6:0] == 7'b0010011) ?
	       _theResult____h4899[24:20] :
	       rs2_val__h13501[4:0] ;
  assign stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532 =
	     stage1_rg_full &&
	     (!near_mem$imem_valid ||
	      NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3__ETC___d261 ||
	      stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_2_A_ETC___d519 ||
	      stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_2_A_ETC___d525) ;
  assign stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1373 =
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1370 &&
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 ==
	     2'd0 &&
	     !stage3_rg_full ;
  assign stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1404 =
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1398 &&
	     (rg_stop_req || rg_step_count) ||
	     !csr_regfile_csr_mip_read__374_EQ_rg_prev_mip_375___d1376 ;
  assign stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1410 =
	     stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1404 ||
	     (csr_regfile$interrupt_pending[5] || csr_regfile$nmi_pending) &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1398 ;
  assign stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1428 =
	     stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1410 ||
	     IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1426 ||
	     !near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 ||
	     imem_rg_pc[1:0] == 2'b0 ||
	     near_mem$imem_instr[17:16] != 2'b11 ;
  assign stage1_rg_full_45_AND_near_mem_imem_valid_AND__ETC___d1931 =
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1927 &&
	     csr_regfile$read_dcsr_step &&
	     !rg_step_count ;
  assign stage2_f_reset_rsps_i_notEmpty__341_AND_stage3_ETC___d1350 =
	     stage2_f_reset_rsps$EMPTY_N && stage3_f_reset_rsps$EMPTY_N &&
	     f_reset_rsps$FULL_N &&
	     (!rg_run_on_reset ||
	      !near_mem_imem_pc_BITS_31_TO_2_EQ_imem_rg_pc_0__ETC___d12 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) ;
  assign stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d515 =
	     stage3_rg_stage3[68:64] == _theResult____h4899[19:15] ;
  assign stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d521 =
	     stage3_rg_stage3[68:64] == _theResult____h4899[24:20] ;
  assign stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_2_A_ETC___d519 =
	     stage3_rg_stage3[78:72] == 7'b0000011 &&
	     stage3_rg_stage3[86:84] == 3'b111 &&
	     stage3_rg_full &&
	     stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d515 ||
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	     2'd1 &&
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517 ;
  assign stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11_2_A_ETC___d525 =
	     stage3_rg_stage3[78:72] == 7'b0000011 &&
	     stage3_rg_stage3[86:84] == 3'b111 &&
	     stage3_rg_full &&
	     stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d521 ||
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	     2'd1 &&
	     IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523 ;
  assign td1_rd__h29076 = { 3'd0, csr_regfile$csr_ret_actions[33:32] } ;
  assign theResult__899_BITS_31_TO_20__q3 = _theResult____h4899[31:20] ;
  assign theResult__899_BITS_31_TO_25_CONCAT_theResult__ETC__q4 =
	     { _theResult____h4899[31:25], _theResult____h4899[11:7] } ;
  assign theResult__899_BIT_31_CONCAT_theResult__899_BI_ETC__q5 =
	     { _theResult____h4899[31],
	       _theResult____h4899[7],
	       _theResult____h4899[30:25],
	       _theResult____h4899[11:8],
	       1'b0 } ;
  assign theResult__899_BIT_31_CONCAT_theResult__899_BI_ETC__q6 =
	     { _theResult____h4899[31],
	       _theResult____h4899[19:12],
	       _theResult____h4899[20],
	       _theResult____h4899[30:21],
	       1'b0 } ;
  assign val_data__h14965 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d515) ?
	       stage3_rg_stage3[63:32] :
	       gpr_regfile$read_rs1[63:32] ;
  assign val_data__h14996 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d521) ?
	       stage3_rg_stage3[63:32] :
	       gpr_regfile$read_rs2[63:32] ;
  assign val_data__h14998 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523) ?
	       x_out_bypass_rd_val_data__h7637 :
	       val_data__h14996 ;
  assign val_tag_ptr_neg_size__h15354 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d515) ?
	       stage3_rg_stage3[14:0] :
	       gpr_regfile$read_rs1[14:0] ;
  assign val_tag_ptr_neg_size__h15358 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517) ?
	       x_out_bypass_rd_val_tag_ptr_neg_size__h7703 :
	       val_tag_ptr_neg_size__h15354 ;
  assign val_tag_ptr_neg_size__h21324 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d521) ?
	       stage3_rg_stage3[14:0] :
	       gpr_regfile$read_rs2[14:0] ;
  assign val_tag_ptr_neg_size__h21328 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523) ?
	       x_out_bypass_rd_val_tag_ptr_neg_size__h7703 :
	       val_tag_ptr_neg_size__h21324 ;
  assign val_tag_ptr_pos_size__h15353 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d515) ?
	       stage3_rg_stage3[29:15] :
	       gpr_regfile$read_rs1[29:15] ;
  assign val_tag_ptr_pos_size__h15357 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d517) ?
	       x_out_bypass_rd_val_tag_ptr_pos_size__h7702 :
	       val_tag_ptr_pos_size__h15353 ;
  assign val_tag_ptr_pos_size__h21323 =
	     ((stage3_rg_stage3[78:72] != 7'b0000011 ||
	       stage3_rg_stage3[86:84] != 3'b111) &&
	      stage3_rg_full &&
	      stage3_rg_stage3[69] &&
	      stage3_rg_stage3_0_BITS_68_TO_64_01_EQ_IF_NOT__ETC___d521) ?
	       stage3_rg_stage3[29:15] :
	       gpr_regfile$read_rs2[29:15] ;
  assign val_tag_ptr_pos_size__h21327 =
	     (IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 ==
	      2'd2 &&
	      IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d523) ?
	       x_out_bypass_rd_val_tag_ptr_pos_size__h7702 :
	       val_tag_ptr_pos_size__h21323 ;
  assign value__h17232 =
	     near_mem$imem_exc ?
	       imem_rg_tval :
	       _theResult_____2_snd_fst_tval__h17188 ;
  assign x_14_ptr_neg_size__h15556 =
	     rs1_val_bypassed_tag_ptr_neg_size__h15362 - x__h15511[14:0] ;
  assign x_14_ptr_neg_size__h16115 =
	     rs1_val_bypassed_tag_ptr_neg_size__h15362 - x__h16070[14:0] ;
  assign x_14_ptr_neg_size__h21509 =
	     rs1_val_bypassed_tag_ptr_neg_size__h15362 - x__h21464[14:0] ;
  assign x_14_ptr_neg_size__h21686 =
	     _theResult___snd_snd_ptr_neg_size__h21336 - x__h21638[14:0] ;
  assign x_14_ptr_neg_size__h21909 =
	     rs1_val_bypassed_tag_ptr_neg_size__h15362 -
	     rs2_val_local__h13737[14:0] ;
  assign x_14_ptr_neg_size__h22083 =
	     _theResult___snd_snd_ptr_neg_size__h21336 - x__h22036[14:0] ;
  assign x_14_ptr_pos_size__h15555 =
	     rs1_val_bypassed_tag_ptr_pos_size__h15361 + x__h15511[14:0] ;
  assign x_14_ptr_pos_size__h16114 =
	     rs1_val_bypassed_tag_ptr_pos_size__h15361 + x__h16070[14:0] ;
  assign x_14_ptr_pos_size__h21508 =
	     rs1_val_bypassed_tag_ptr_pos_size__h15361 + x__h21464[14:0] ;
  assign x_14_ptr_pos_size__h21685 =
	     _theResult___snd_snd_ptr_pos_size__h21335 + x__h21638[14:0] ;
  assign x_14_ptr_pos_size__h21908 =
	     rs1_val_bypassed_tag_ptr_pos_size__h15361 +
	     rs2_val_local__h13737[14:0] ;
  assign x_14_ptr_pos_size__h22082 =
	     _theResult___snd_snd_ptr_pos_size__h21335 + x__h22036[14:0] ;
  assign x_3__h15396 =
	     { {20{theResult__899_BITS_31_TO_20__q3[11]}},
	       theResult__899_BITS_31_TO_20__q3 } ;
  assign x_3__h15922 =
	     { {20{theResult__899_BITS_31_TO_25_CONCAT_theResult__ETC__q4[11]}},
	       theResult__899_BITS_31_TO_25_CONCAT_theResult__ETC__q4 } ;
  assign x_8_ptr_neg_size__h15494 =
	     rs1_val_bypassed_tag_ptr_neg_size__h15362 + x_3__h15396[14:0] ;
  assign x_8_ptr_neg_size__h16053 =
	     rs1_val_bypassed_tag_ptr_neg_size__h15362 + x_3__h15922[14:0] ;
  assign x_8_ptr_neg_size__h21447 =
	     rs1_val_bypassed_tag_ptr_neg_size__h15362 +
	     rs2_val_local__h13737[14:0] ;
  assign x_8_ptr_neg_size__h21621 =
	     _theResult___snd_snd_ptr_neg_size__h21336 + x__h22036[14:0] ;
  assign x_8_ptr_neg_size__h21847 =
	     rs1_val_bypassed_tag_ptr_neg_size__h15362 + x__h21464[14:0] ;
  assign x_8_ptr_neg_size__h22019 =
	     _theResult___snd_snd_ptr_neg_size__h21336 + x__h21638[14:0] ;
  assign x_8_ptr_pos_size__h15493 =
	     rs1_val_bypassed_tag_ptr_pos_size__h15361 - x_3__h15396[14:0] ;
  assign x_8_ptr_pos_size__h16052 =
	     rs1_val_bypassed_tag_ptr_pos_size__h15361 - x_3__h15922[14:0] ;
  assign x_8_ptr_pos_size__h21446 =
	     rs1_val_bypassed_tag_ptr_pos_size__h15361 -
	     rs2_val_local__h13737[14:0] ;
  assign x_8_ptr_pos_size__h21620 =
	     _theResult___snd_snd_ptr_pos_size__h21335 - x__h22036[14:0] ;
  assign x_8_ptr_pos_size__h21846 =
	     rs1_val_bypassed_tag_ptr_pos_size__h15361 - x__h21464[14:0] ;
  assign x_8_ptr_pos_size__h22018 =
	     _theResult___snd_snd_ptr_pos_size__h21335 - x__h21638[14:0] ;
  assign x__h15511 = -x_3__h15396 ;
  assign x__h16070 = -x_3__h15922 ;
  assign x__h21464 = -rs2_val_local__h13737 ;
  assign x__h21638 =
	     (_theResult____h4899[19:15] == 5'd0) ?
	       32'd0 :
	       -IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d929 ;
  assign x__h22036 =
	     (_theResult____h4899[19:15] == 5'd0) ?
	       32'd0 :
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d929 ;
  assign x__h24137 =
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3__ETC___d256 ?
	       { 16'd0, instr__h4897[15:0] } :
	       _theResult____h4899 ;
  assign x__h26483 = rg_trap_interrupt ? 32'd0 : rg_trap_info[31:0] ;
  assign x__h28200 = (rg_trap_instr[19:15] == 5'd0) ? 32'd0 : 32'd1 ;
  assign x__h28208 =
	     (rg_trap_instr[19:15] == 5'd0) ?
	       32'hAAAAAAAA :
	       csr_regfile$mav_csr_write ;
  assign x__h33401 =
	     csr_regfile_read_csr_mcycle__2_MINUS_rg_start__ETC___d2129[63:0] /
	     _theResult____h33400 ;
  assign x_exc_code__h33149 =
	     (csr_regfile$interrupt_pending[5] && !csr_regfile$nmi_pending) ?
	       csr_regfile$interrupt_pending[4:0] :
	       5'd0 ;
  assign x_out_data_to_stage2_instr__h13386 =
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_3__ETC___d256 ?
	       instr___1__h7877 :
	       instr__h4897 ;
  assign x_out_data_to_stage2_rd__h13388 =
	     (_theResult____h4899[6:0] == 7'b1100011) ?
	       5'd0 :
	       _theResult____h4899[11:7] ;
  assign x_out_data_to_stage2_val2__h13392 =
	     (_theResult____h4899[6:0] == 7'b1100011) ?
	       branch_target__h13505 :
	       rs2_val__h13501 ;
  assign x_out_next_pc__h13349 =
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d991 ?
	       data_to_stage2_addr__h13377 :
	       fall_through_pc__h13312 ;
  assign x_out_trap_info_exc_code__h17191 =
	     near_mem$imem_exc ?
	       near_mem$imem_exc_code :
	       _theResult_____2_snd_fst_exc_code__h17187 ;
  assign x_rd__h26315 = { 3'd0, csr_regfile$csr_trap_actions[1:0] } ;
  assign x_word3__h26318 = { 32'd0, rg_trap_info[68:37] } ;
  assign x_word3__h28153 = { 52'd0, rg_trap_instr[31:20] } ;
  assign y__h15464 = { 17'd0, rs1_val_bypassed_tag_ptr_pos_size__h15361 } ;
  assign y__h15512 = { 17'd0, rs1_val_bypassed_tag_ptr_neg_size__h15362 } ;
  assign y__h21590 = { 17'd0, _theResult___snd_snd_ptr_pos_size__h21335 } ;
  assign y__h21639 = { 17'd0, _theResult___snd_snd_ptr_neg_size__h21336 } ;
  assign y__h28043 = ~rs1_val__h27760 ;
  always@(stage2_rg_stage2 or stage2_mbox$word or near_mem$dmem_word64)
  begin
    case (stage2_rg_stage2[433:431])
      3'd0: x_out_data_to_stage3_rd_val__h7181 = stage2_rg_stage2[361:330];
      3'd1, 3'd4:
	  x_out_data_to_stage3_rd_val__h7181 = near_mem$dmem_word64[31:0];
      default: x_out_data_to_stage3_rd_val__h7181 = stage2_mbox$word;
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[433:431])
      3'd0, 3'd1, 3'd4:
	  x_out_data_to_stage3_rd__h7180 = stage2_rg_stage2[430:426];
      3'd2: x_out_data_to_stage3_rd__h7180 = 5'd0;
      default: x_out_data_to_stage3_rd__h7180 = stage2_rg_stage2[430:426];
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[433:431])
      3'd0, 3'd1, 3'd4: x_out_bypass_rd__h7559 = stage2_rg_stage2[430:426];
      default: x_out_bypass_rd__h7559 = stage2_rg_stage2[430:426];
    endcase
  end
  always@(rg_trap_instr or rg_csr_val1)
  begin
    case (rg_trap_instr[14:12])
      3'b010, 3'b011: rs1_val__h27760 = rg_csr_val1;
      default: rs1_val__h27760 = { 27'd0, rg_trap_instr[19:15] };
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_mbox$word or output_stage2___1_bypass_rd_val_data__h7628)
  begin
    case (stage2_rg_stage2[433:431])
      3'd0: x_out_bypass_rd_val_data__h7637 = stage2_rg_stage2[361:330];
      3'd1, 3'd4:
	  x_out_bypass_rd_val_data__h7637 =
	      output_stage2___1_bypass_rd_val_data__h7628;
      default: x_out_bypass_rd_val_data__h7637 = stage2_mbox$word;
    endcase
  end
  always@(stage2_rg_stage2 or
	  output_stage2___1_bypass_rd_val_tag_ptr_pos_size__h7688)
  begin
    case (stage2_rg_stage2[433:431])
      3'd0:
	  x_out_bypass_rd_val_tag_ptr_pos_size__h7702 =
	      stage2_rg_stage2[295:281];
      3'd1, 3'd4:
	  x_out_bypass_rd_val_tag_ptr_pos_size__h7702 =
	      output_stage2___1_bypass_rd_val_tag_ptr_pos_size__h7688;
      default: x_out_bypass_rd_val_tag_ptr_pos_size__h7702 = 15'd0;
    endcase
  end
  always@(stage2_rg_stage2 or
	  output_stage2___1_bypass_rd_val_tag_ptr_neg_size__h7689)
  begin
    case (stage2_rg_stage2[433:431])
      3'd0:
	  x_out_bypass_rd_val_tag_ptr_neg_size__h7703 =
	      stage2_rg_stage2[280:266];
      3'd1, 3'd4:
	  x_out_bypass_rd_val_tag_ptr_neg_size__h7703 =
	      output_stage2___1_bypass_rd_val_tag_ptr_neg_size__h7689;
      default: x_out_bypass_rd_val_tag_ptr_neg_size__h7703 = 15'd0;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_3_ETC___d140 or
	  IF_near_mem_dmem_valid__34_THEN_IF_near_mem_dm_ETC___d137)
  begin
    case (stage2_rg_stage2[433:431])
      3'd0: CASE_stage2_rg_stage2_BITS_433_TO_431_0_2_1_IF_ETC__q1 = 2'd2;
      3'd1, 3'd2, 3'd4:
	  CASE_stage2_rg_stage2_BITS_433_TO_431_0_2_1_IF_ETC__q1 =
	      IF_near_mem_dmem_valid__34_THEN_IF_near_mem_dm_ETC___d137;
      default: CASE_stage2_rg_stage2_BITS_433_TO_431_0_2_1_IF_ETC__q1 =
		   IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_3_ETC___d140;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_mbox$valid or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[433:431])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d157 =
	      !near_mem$dmem_valid || near_mem$dmem_exc;
      default: IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d157 =
		   !stage2_mbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_mbox$valid or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[433:431])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d166 =
	      near_mem$dmem_valid && !near_mem$dmem_exc;
      default: IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d166 =
		   stage2_mbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_3_ETC___d140 or
	  IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d201)
  begin
    case (stage2_rg_stage2[433:431])
      3'd0: CASE_stage2_rg_stage2_BITS_433_TO_431_0_2_1_IF_ETC__q2 = 2'd2;
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_433_TO_431_0_2_1_IF_ETC__q2 =
	      IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d201;
      3'd2: CASE_stage2_rg_stage2_BITS_433_TO_431_0_2_1_IF_ETC__q2 = 2'd0;
      default: CASE_stage2_rg_stage2_BITS_433_TO_431_0_2_1_IF_ETC__q2 =
		   IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_3_ETC___d140;
    endcase
  end
  always@(_theResult____h4899)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011,
      7'b0010011,
      7'b0010111,
      7'b0101111,
      7'b0110011,
      7'b0110111,
      7'b1100111,
      7'b1101111:
	  x_out_data_to_stage2_trace_data_rd__h23443 =
	      _theResult____h4899[11:7];
      default: x_out_data_to_stage2_trace_data_rd__h23443 = 5'd2;
    endcase
  end
  always@(rg_cur_priv)
  begin
    case (rg_cur_priv)
      2'b0: CASE_rg_cur_priv_0b0_8_0b1_9_11__q7 = 5'd8;
      2'b01: CASE_rg_cur_priv_0b0_8_0b1_9_11__q7 = 5'd9;
      default: CASE_rg_cur_priv_0b0_8_0b1_9_11__q7 = 5'd11;
    endcase
  end
  always@(_theResult____h4899 or CASE_rg_cur_priv_0b0_8_0b1_9_11__q7)
  begin
    case (_theResult____h4899[31:20])
      12'b0:
	  CASE_theResult__899_BITS_31_TO_20_0b0_CASE_rg__ETC__q8 =
	      CASE_rg_cur_priv_0b0_8_0b1_9_11__q7;
      12'b000000000001:
	  CASE_theResult__899_BITS_31_TO_20_0b0_CASE_rg__ETC__q8 = 5'd3;
      default: CASE_theResult__899_BITS_31_TO_20_0b0_CASE_rg__ETC__q8 = 5'd2;
    endcase
  end
  always@(_theResult____h4899 or alu_outputs___1_exc_code__h14098)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011,
      7'b0001111,
      7'b0010011,
      7'b0010111,
      7'b0100011,
      7'b0110011,
      7'b0110111,
      7'b1100011:
	  alu_outputs_exc_code__h14150 = 5'd2;
      7'b1100111, 7'b1101111: alu_outputs_exc_code__h14150 = 5'd0;
      7'b1110011:
	  alu_outputs_exc_code__h14150 = alu_outputs___1_exc_code__h14098;
      default: alu_outputs_exc_code__h14150 = 5'd2;
    endcase
  end
  always@(_theResult____h4899)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_1_0b10011_ETC__q9 = 3'd1;
      7'b0010011, 7'b0010111, 7'b0110011, 7'b0110111:
	  CASE_theResult__899_BITS_6_TO_0_0b11_1_0b10011_ETC__q9 = 3'd0;
      7'b0100011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_1_0b10011_ETC__q9 = 3'd2;
      default: CASE_theResult__899_BITS_6_TO_0_0b11_1_0b10011_ETC__q9 = 3'd4;
    endcase
  end
  always@(_theResult____h4899 or
	  CASE_theResult__899_BITS_6_TO_0_0b11_1_0b10011_ETC__q9)
  begin
    case (_theResult____h4899[6:0])
      7'b1100011, 7'b1100111, 7'b1101111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 = 3'd0;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 =
		   (_theResult____h4899[6:0] == 7'b0110011 &&
		    _theResult____h4899[31:25] == 7'b0000001) ?
		     3'd3 :
		     CASE_theResult__899_BITS_6_TO_0_0b11_1_0b10011_ETC__q9;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011, 7'b0100011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_NOT_theRe_ETC__q10 =
	      _theResult____h4899[19:15] != 5'd0 &&
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597;
      default: CASE_theResult__899_BITS_6_TO_0_0b11_NOT_theRe_ETC__q10 =
		   _theResult____h4899[6:0] == 7'b0101111 &&
		   _theResult____h4899[19:15] != 5'd0 &&
		   IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d630 or
	  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 or
	  IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d674 or
	  IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d690)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d696 =
	      _theResult____h4899[19:15] == 5'd0 ||
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d630 ||
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 &&
	      IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d674;
      7'b0100011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d696 =
	      _theResult____h4899[19:15] == 5'd0 ||
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d630 ||
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d597 &&
	      IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d690;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d696 =
		   _theResult____h4899[6:0] != 7'b0101111 ||
		   _theResult____h4899[19:15] == 5'd0 ||
		   IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d630;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d795 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d771)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d799 =
	      _theResult____h4899[14:12] == 3'b0 ||
	      _theResult____h4899[14:12] == 3'b100 ||
	      _theResult____h4899[14:12] == 3'b001 ||
	      _theResult____h4899[14:12] == 3'b101 ||
	      _theResult____h4899[14:12] == 3'b010 ||
	      _theResult____h4899[14:12] == 3'b111;
      7'b0001111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d799 =
	      _theResult____h4899[14:12] == 3'b001 ||
	      _theResult____h4899[14:12] == 3'b0;
      7'b0100011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d799 =
	      _theResult____h4899[14:12] == 3'b0 ||
	      _theResult____h4899[14:12] == 3'b001 ||
	      _theResult____h4899[14:12] == 3'b010 ||
	      _theResult____h4899[14:12] == 3'b111;
      7'b1110011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d799 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d771;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d799 =
		   IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d795;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d799 or
	  IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d728)
  begin
    case (_theResult____h4899[6:0])
      7'b0010011, 7'b0110011:
	  CASE_theResult__899_BITS_6_TO_0_0b10011_IF_NOT_ETC__q11 =
	      IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d728;
      default: CASE_theResult__899_BITS_6_TO_0_0b10011_IF_NOT_ETC__q11 =
		   _theResult____h4899[6:0] == 7'b0110111 ||
		   _theResult____h4899[6:0] == 7'b0010111 ||
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d799;
    endcase
  end
  always@(_theResult____h4899 or
	  NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d881 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d858)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d885 =
	      _theResult____h4899[14:12] != 3'b0 &&
	      _theResult____h4899[14:12] != 3'b100 &&
	      _theResult____h4899[14:12] != 3'b001 &&
	      _theResult____h4899[14:12] != 3'b101 &&
	      _theResult____h4899[14:12] != 3'b010 &&
	      _theResult____h4899[14:12] != 3'b111;
      7'b0001111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d885 =
	      _theResult____h4899[14:12] != 3'b001 &&
	      _theResult____h4899[14:12] != 3'b0;
      7'b0100011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d885 =
	      _theResult____h4899[14:12] != 3'b0 &&
	      _theResult____h4899[14:12] != 3'b001 &&
	      _theResult____h4899[14:12] != 3'b010 &&
	      _theResult____h4899[14:12] != 3'b111;
      7'b1110011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d885 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d858;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d885 =
		   NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d881;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d885 or
	  NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d818)
  begin
    case (_theResult____h4899[6:0])
      7'b0010011, 7'b0110011:
	  CASE_theResult__899_BITS_6_TO_0_0b10011_NOT_IF_ETC__q12 =
	      NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d818;
      default: CASE_theResult__899_BITS_6_TO_0_0b10011_NOT_IF_ETC__q12 =
		   _theResult____h4899[6:0] != 7'b0110111 &&
		   _theResult____h4899[6:0] != 7'b0010111 &&
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d885;
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  _theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d888 or
	  IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d889)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1, 3'd2:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d895 =
	      IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d889;
      default: IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d895 =
		   _theResult____h4899[6:0] != 7'b1100111 &&
		   (_theResult____h4899[6:0] != 7'b0110011 ||
		    _theResult____h4899[31:25] != 7'b0000001) &&
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d888;
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  _theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d802 or
	  NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d898)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1, 3'd2:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d899 =
	      NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d898;
      default: IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d899 =
		   _theResult____h4899[6:0] == 7'b1100111 ||
		   _theResult____h4899[6:0] == 7'b0110011 &&
		   _theResult____h4899[31:25] == 7'b0000001 ||
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d802;
    endcase
  end
  always@(_theResult____h4899 or
	  NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d881)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_NOT_theRe_ETC__q13 =
	      _theResult____h4899[14:12] != 3'b0 &&
	      _theResult____h4899[14:12] != 3'b100 &&
	      _theResult____h4899[14:12] != 3'b001 &&
	      _theResult____h4899[14:12] != 3'b101 &&
	      _theResult____h4899[14:12] != 3'b010 &&
	      _theResult____h4899[14:12] != 3'b111;
      7'b0100011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_NOT_theRe_ETC__q13 =
	      _theResult____h4899[14:12] != 3'b0 &&
	      _theResult____h4899[14:12] != 3'b001 &&
	      _theResult____h4899[14:12] != 3'b010 &&
	      _theResult____h4899[14:12] != 3'b111;
      default: CASE_theResult__899_BITS_6_TO_0_0b11_NOT_theRe_ETC__q13 =
		   NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d881;
    endcase
  end
  always@(_theResult____h4899 or
	  CASE_theResult__899_BITS_6_TO_0_0b11_NOT_theRe_ETC__q13 or
	  NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d818)
  begin
    case (_theResult____h4899[6:0])
      7'b0010011, 7'b0110011:
	  CASE_theResult__899_BITS_6_TO_0_0b10011_NOT_IF_ETC__q14 =
	      NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d818;
      default: CASE_theResult__899_BITS_6_TO_0_0b10011_NOT_IF_ETC__q14 =
		   _theResult____h4899[6:0] != 7'b0110111 &&
		   _theResult____h4899[6:0] != 7'b0010111 &&
		   CASE_theResult__899_BITS_6_TO_0_0b11_NOT_theRe_ETC__q13;
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d906 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d908)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1, 3'd2:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d909 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d908;
      default: IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d909 =
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d906;
    endcase
  end
  always@(_theResult____h4899 or
	  x__h22036 or
	  alu_outputs___1_trace_data_word3__h23321 or
	  alu_outputs___1_trace_data_word3__h23340)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011:
	  x_out_data_to_stage2_trace_data_word3__h23446 =
	      alu_outputs___1_trace_data_word3__h23321;
      7'b0100011:
	  x_out_data_to_stage2_trace_data_word3__h23446 =
	      alu_outputs___1_trace_data_word3__h23340;
      default: x_out_data_to_stage2_trace_data_word3__h23446 =
		   { 32'd0, x__h22036 };
    endcase
  end
  always@(_theResult____h4899 or
	  _theResult_____1_fst__h16705 or
	  rd_val___1__h17751 or
	  rd_val___1__h17757 or rd_val___1__h17765 or rd_val___1__h17768)
  begin
    case (_theResult____h4899[14:12])
      3'b010: _theResult_____1_fst__h16666 = rd_val___1__h17751;
      3'b011: _theResult_____1_fst__h16666 = rd_val___1__h17757;
      3'b100: _theResult_____1_fst__h16666 = rd_val___1__h17765;
      3'b110: _theResult_____1_fst__h16666 = rd_val___1__h17768;
      default: _theResult_____1_fst__h16666 = _theResult_____1_fst__h16705;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d943 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d939 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d941)
  begin
    case (_theResult____h4899[14:12])
      3'b0:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d950 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d939;
      3'b001:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d950 =
	      !IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d939;
      3'b100:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d950 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d941;
      3'b101:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d950 =
	      !IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d941;
      3'b110:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d950 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d943;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d950 =
		   _theResult____h4899[14:12] == 3'b111 &&
		   !IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d943;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d943 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d939 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d941)
  begin
    case (_theResult____h4899[14:12])
      3'b0:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d959 =
	      !IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d939;
      3'b001:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d959 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d939;
      3'b100:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d959 =
	      !IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d941;
      3'b101:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d959 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d941;
      3'b110:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d959 =
	      !IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d943;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d959 =
		   _theResult____h4899[14:12] != 3'b111 ||
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d943;
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  alu_outputs_exc_code__h14150 or
	  _theResult_____4_snd_fst_exc_code__h17160 or
	  _theResult_____3_snd_fst_exc_code__h17169)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1:
	  _theResult_____3_snd_fst_exc_code__h17172 =
	      _theResult_____4_snd_fst_exc_code__h17160;
      3'd2:
	  _theResult_____3_snd_fst_exc_code__h17172 =
	      _theResult_____3_snd_fst_exc_code__h17169;
      default: _theResult_____3_snd_fst_exc_code__h17172 =
		   alu_outputs_exc_code__h14150;
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  alu_outputs_exc_code__h14150 or
	  _theResult_____4_snd_fst_exc_code__h17160 or
	  _theResult_____3_snd_fst_exc_code__h17169 or
	  _theResult_____1_snd_fst_exc_code__h17184)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1:
	  _theResult_____2_snd_fst_exc_code__h17187 =
	      _theResult_____4_snd_fst_exc_code__h17160;
      3'd2:
	  _theResult_____2_snd_fst_exc_code__h17187 =
	      _theResult_____3_snd_fst_exc_code__h17169;
      3'd4:
	  _theResult_____2_snd_fst_exc_code__h17187 =
	      _theResult_____1_snd_fst_exc_code__h17184;
      default: _theResult_____2_snd_fst_exc_code__h17187 =
		   alu_outputs_exc_code__h14150;
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d953 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d962 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d969 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d967 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d964)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d969;
      3'd2:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d967;
      3'd4:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d964;
      default: IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d972 =
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d953 &&
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d962;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d795)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_theResult_ETC__q15 =
	      _theResult____h4899[14:12] == 3'b0 ||
	      _theResult____h4899[14:12] == 3'b100 ||
	      _theResult____h4899[14:12] == 3'b001 ||
	      _theResult____h4899[14:12] == 3'b101 ||
	      _theResult____h4899[14:12] == 3'b010 ||
	      _theResult____h4899[14:12] == 3'b111;
      7'b0100011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_theResult_ETC__q15 =
	      _theResult____h4899[14:12] == 3'b0 ||
	      _theResult____h4899[14:12] == 3'b001 ||
	      _theResult____h4899[14:12] == 3'b010 ||
	      _theResult____h4899[14:12] == 3'b111;
      default: CASE_theResult__899_BITS_6_TO_0_0b11_theResult_ETC__q15 =
		   IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d795;
    endcase
  end
  always@(_theResult____h4899 or
	  CASE_theResult__899_BITS_6_TO_0_0b11_theResult_ETC__q15 or
	  IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d728)
  begin
    case (_theResult____h4899[6:0])
      7'b0010011, 7'b0110011:
	  CASE_theResult__899_BITS_6_TO_0_0b10011_IF_NOT_ETC__q16 =
	      IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d728;
      default: CASE_theResult__899_BITS_6_TO_0_0b10011_IF_NOT_ETC__q16 =
		   _theResult____h4899[6:0] == 7'b0110111 ||
		   _theResult____h4899[6:0] == 7'b0010111 ||
		   CASE_theResult__899_BITS_6_TO_0_0b11_theResult_ETC__q15;
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d989 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d991 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d993)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1, 3'd2, 3'd4:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d993;
      default: IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d994 =
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d989 ||
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d991;
    endcase
  end
  always@(_theResult____h4899 or
	  rg_cur_priv or
	  IF_rg_cur_priv_3_EQ_0b11_45_OR_rg_cur_priv_3_E_ETC___d1007)
  begin
    case (_theResult____h4899[31:20])
      12'b0, 12'b000000000001:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1009 = 4'd12;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1009 =
		   (rg_cur_priv == 2'b11 &&
		    _theResult____h4899[31:20] == 12'b001100000010) ?
		     4'd8 :
		     IF_rg_cur_priv_3_EQ_0b11_45_OR_rg_cur_priv_3_E_ETC___d1007;
    endcase
  end
  always@(_theResult____h4899)
  begin
    case (_theResult____h4899[14:12])
      3'b0, 3'b001, 3'b010, 3'b100, 3'b101, 3'b111:
	  CASE_theResult__899_BITS_14_TO_12_0b0_1_0b1_1__ETC__q17 = 4'd1;
      default: CASE_theResult__899_BITS_14_TO_12_0b0_1_0b1_1__ETC__q17 =
		   4'd12;
    endcase
  end
  always@(_theResult____h4899)
  begin
    case (_theResult____h4899[14:12])
      3'b0: CASE_theResult__899_BITS_14_TO_12_0b0_5_0b1_6_12__q18 = 4'd5;
      3'b001: CASE_theResult__899_BITS_14_TO_12_0b0_5_0b1_6_12__q18 = 4'd6;
      default: CASE_theResult__899_BITS_14_TO_12_0b0_5_0b1_6_12__q18 = 4'd12;
    endcase
  end
  always@(_theResult____h4899)
  begin
    case (_theResult____h4899[14:12])
      3'b0, 3'b001, 3'b010, 3'b111:
	  CASE_theResult__899_BITS_14_TO_12_0b0_1_0b1_1__ETC__q19 = 4'd1;
      default: CASE_theResult__899_BITS_14_TO_12_0b0_1_0b1_1__ETC__q19 =
		   4'd12;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1009)
  begin
    case (_theResult____h4899[14:12])
      3'b0:
	  CASE_theResult__899_BITS_14_TO_12_0b0_IF_theRe_ETC__q20 =
	      (_theResult____h4899[11:7] == 5'd0 &&
	       _theResult____h4899[19:15] == 5'd0) ?
		IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1009 :
		4'd12;
      3'b001, 3'b101:
	  CASE_theResult__899_BITS_14_TO_12_0b0_IF_theRe_ETC__q20 = 4'd3;
      3'b010, 3'b011, 3'b110, 3'b111:
	  CASE_theResult__899_BITS_14_TO_12_0b0_IF_theRe_ETC__q20 = 4'd4;
      3'd4: CASE_theResult__899_BITS_14_TO_12_0b0_IF_theRe_ETC__q20 = 4'd12;
    endcase
  end
  always@(_theResult____h4899 or
	  CASE_theResult__899_BITS_14_TO_12_0b0_1_0b1_1__ETC__q17 or
	  CASE_theResult__899_BITS_14_TO_12_0b0_5_0b1_6_12__q18 or
	  IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1001 or
	  CASE_theResult__899_BITS_14_TO_12_0b0_1_0b1_1__ETC__q19 or
	  CASE_theResult__899_BITS_14_TO_12_0b0_IF_theRe_ETC__q20)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1021 =
	      CASE_theResult__899_BITS_14_TO_12_0b0_1_0b1_1__ETC__q17;
      7'b0001111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1021 =
	      CASE_theResult__899_BITS_14_TO_12_0b0_5_0b1_6_12__q18;
      7'b0010011, 7'b0110011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1021 =
	      IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1001;
      7'b0010111, 7'b0110111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1021 = 4'd1;
      7'b0100011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1021 =
	      CASE_theResult__899_BITS_14_TO_12_0b0_1_0b1_1__ETC__q19;
      7'b0101111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1021 =
	      ((_theResult____h4899[31:27] == 5'b00010 ||
		_theResult____h4899[31:27] == 5'b00011 ||
		_theResult____h4899[31:27] == 5'b0 ||
		_theResult____h4899[31:27] == 5'b00001 ||
		_theResult____h4899[31:27] == 5'b01100 ||
		_theResult____h4899[31:27] == 5'b01000 ||
		_theResult____h4899[31:27] == 5'b00100 ||
		_theResult____h4899[31:27] == 5'b10000 ||
		_theResult____h4899[31:27] == 5'b11000 ||
		_theResult____h4899[31:27] == 5'b10100 ||
		_theResult____h4899[31:27] == 5'b11100) &&
	       _theResult____h4899[14:12] == 3'b010) ?
		4'd1 :
		4'd12;
      7'b1110011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1021 =
	      CASE_theResult__899_BITS_14_TO_12_0b0_IF_theRe_ETC__q20;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1021 =
		   4'd12;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1021 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d950)
  begin
    case (_theResult____h4899[6:0])
      7'b1100011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1025 =
	      (_theResult____h4899[14:12] != 3'b0 &&
	       _theResult____h4899[14:12] != 3'b001 &&
	       _theResult____h4899[14:12] != 3'b100 &&
	       _theResult____h4899[14:12] != 3'b101 &&
	       _theResult____h4899[14:12] != 3'b110 &&
	       _theResult____h4899[14:12] != 3'b111) ?
		4'd12 :
		(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d950 ?
		   4'd2 :
		   4'd1);
      7'b1100111, 7'b1101111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1025 = 4'd2;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1025 =
		   (_theResult____h4899[6:0] == 7'b0110011 &&
		    _theResult____h4899[31:25] == 7'b0000001) ?
		     4'd1 :
		     (((_theResult____h4899[6:0] == 7'b0010011 ||
			_theResult____h4899[6:0] == 7'b0110011) &&
		       (_theResult____h4899[14:12] == 3'b001 ||
			_theResult____h4899[14:12] == 3'b101)) ?
			(_theResult____h4899[25] ? 4'd12 : 4'd1) :
			IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1021);
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1025 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1027 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1030)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1031 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1027;
      3'd2:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1031 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1030;
      default: IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1031 =
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1025;
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1025 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1027 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1030 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1035)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1036 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1027;
      3'd2:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1036 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1030;
      3'd4:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1036 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1035;
      default: IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1036 =
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1025;
    endcase
  end
  always@(_theResult____h4899 or
	  x__h22036 or
	  eaddr__h13812 or
	  eaddr__h13837 or
	  alu_outputs___1_addr__h13532 or
	  alu_outputs___1_addr__h13596 or alu_outputs___1_addr__h13562)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011: x_out_data_to_stage2_addr__h13389 = eaddr__h13812;
      7'b0100011: x_out_data_to_stage2_addr__h13389 = eaddr__h13837;
      7'b1100011:
	  x_out_data_to_stage2_addr__h13389 = alu_outputs___1_addr__h13532;
      7'b1100111:
	  x_out_data_to_stage2_addr__h13389 = alu_outputs___1_addr__h13596;
      7'b1101111:
	  x_out_data_to_stage2_addr__h13389 = alu_outputs___1_addr__h13562;
      default: x_out_data_to_stage2_addr__h13389 = x__h22036;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1157 or
	  alu_outputs___1_addr__h13532 or
	  alu_outputs___1_addr__h13596 or alu_outputs___1_addr__h13562)
  begin
    case (_theResult____h4899[6:0])
      7'b1100011: x__h24045 = alu_outputs___1_addr__h13532;
      7'b1100111: x__h24045 = alu_outputs___1_addr__h13596;
      7'b1101111: x__h24045 = alu_outputs___1_addr__h13562;
      default: x__h24045 =
		   IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1157;
    endcase
  end
  always@(_theResult____h4899 or imem_rg_pc or data_to_stage2_addr__h13377)
  begin
    case (_theResult____h4899[6:0])
      7'b1100111, 7'b1101111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1313 =
	      data_to_stage2_addr__h13377;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1313 =
		   (_theResult____h4899[6:0] == 7'b1110011 &&
		    _theResult____h4899[14:12] == 3'b0 &&
		    _theResult____h4899[11:7] == 5'd0 &&
		    _theResult____h4899[19:15] == 5'd0 &&
		    _theResult____h4899[31:20] == 12'b000000000001) ?
		     imem_rg_pc :
		     32'd0;
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d989 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d991 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1367)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1, 3'd2, 3'd4:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1368 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1367;
      default: IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1368 =
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d989 ||
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d991;
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d953 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d962 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1394)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1, 3'd2, 3'd4:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1395 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d1394;
      default: IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1395 =
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d953 &&
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d962;
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d989 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d991 or
	  IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d993)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1, 3'd2, 3'd4:
	  IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1392 =
	      IF_csr_regfile_read_tag_ctrl__81_BIT_0_82_AND__ETC___d993;
      default: IF_IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0__ETC___d1392 =
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d989 ||
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d991;
    endcase
  end
  always@(stage2_rg_stage2 or stage2_mbox$word or near_mem$dmem_word64)
  begin
    case (stage2_rg_stage2[433:431])
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_433_TO_431_1_near_m_ETC__q21 =
	      near_mem$dmem_word64[31:0];
      default: CASE_stage2_rg_stage2_BITS_433_TO_431_1_near_m_ETC__q21 =
		   stage2_mbox$word;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_rg_stage2_13_BITS_448_TO_446_20_EQ_0_ETC___d235)
  begin
    case (stage2_rg_stage2[433:431])
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_433_TO_431_1_IF_sta_ETC__q22 =
	      IF_stage2_rg_stage2_13_BITS_448_TO_446_20_EQ_0_ETC___d235;
      default: CASE_stage2_rg_stage2_BITS_433_TO_431_1_IF_sta_ETC__q22 =
		   30'd0;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_mbox$word or output_stage2___1_bypass_rd_val_data__h7628)
  begin
    case (stage2_rg_stage2[433:431])
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_433_TO_431_1_output_ETC__q23 =
	      output_stage2___1_bypass_rd_val_data__h7628;
      default: CASE_stage2_rg_stage2_BITS_433_TO_431_1_output_ETC__q23 =
		   stage2_mbox$word;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d237)
  begin
    case (stage2_rg_stage2[433:431])
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_433_TO_431_1_IF_NOT_ETC__q24 =
	      IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d237;
      default: CASE_stage2_rg_stage2_BITS_433_TO_431_1_IF_NOT_ETC__q24 =
		   30'd0;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516 or
	  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1529 or
	  IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d1534 or
	  IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d1541)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1546 =
	      _theResult____h4899[19:15] != 5'd0 &&
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516 &&
	      (IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1529 ||
	       IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d1534);
      7'b0100011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1546 =
	      _theResult____h4899[19:15] != 5'd0 &&
	      IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516 &&
	      (IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1529 ||
	       IF_SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc__ETC___d1541);
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1546 =
		   _theResult____h4899[6:0] == 7'b0101111 &&
		   _theResult____h4899[19:15] != 5'd0 &&
		   IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d237)
  begin
    case (stage2_rg_stage2[433:431])
      3'd0:
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1553 =
	      stage2_rg_stage2[295:266];
      3'd1, 3'd4:
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1553 =
	      IF_NOT_near_mem_dmem_valid__34_53_OR_NOT_near__ETC___d237;
      default: IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d1553 =
		   30'd0;
    endcase
  end
  always@(_theResult____h4899 or
	  NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1618 or
	  IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1620)
  begin
    case (_theResult____h4899[14:12])
      3'b0:
	  CASE_theResult__899_BITS_14_TO_12_0b0_IF_NOT_I_ETC__q25 =
	      IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1620;
      3'b010, 3'b011, 3'b100, 3'b110:
	  CASE_theResult__899_BITS_14_TO_12_0b0_IF_NOT_I_ETC__q25 =
	      NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1618;
      default: CASE_theResult__899_BITS_14_TO_12_0b0_IF_NOT_I_ETC__q25 =
		   _theResult____h4899[14:12] == 3'b111 &&
		   NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PL_ETC___d1618;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1779)
  begin
    case (_theResult____h4899[6:0])
      7'b0010011, 7'b0110011:
	  CASE_theResult__899_BITS_6_TO_0_0b10011_IF_IF__ETC__q26 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1779;
      default: CASE_theResult__899_BITS_6_TO_0_0b10011_IF_IF__ETC__q26 =
		   30'd0;
    endcase
  end
  always@(_theResult____h4899 or
	  alu_outputs___1_val1__h14130 or
	  rd_val__h13744 or
	  rd_val__h13786 or rd_val__h13766 or alu_outputs___1_val1__h14103)
  begin
    case (_theResult____h4899[6:0])
      7'b0010011, 7'b0110011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1220 =
	      rd_val__h13744;
      7'b0010111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1220 =
	      rd_val__h13786;
      7'b0110111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1220 =
	      rd_val__h13766;
      7'b1110011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1220 =
	      alu_outputs___1_val1__h14103;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1220 =
		   alu_outputs___1_val1__h14130;
    endcase
  end
  always@(_theResult____h4899 or
	  rd_val__h13786 or rd_val__h13744 or rd_val__h13766)
  begin
    case (_theResult____h4899[6:0])
      7'b0010011, 7'b0110011:
	  CASE_theResult__899_BITS_6_TO_0_0b10011_rd_val_ETC__q27 =
	      rd_val__h13744;
      7'b0110111:
	  CASE_theResult__899_BITS_6_TO_0_0b10011_rd_val_ETC__q27 =
	      rd_val__h13766;
      default: CASE_theResult__899_BITS_6_TO_0_0b10011_rd_val_ETC__q27 =
		   rd_val__h13786;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1833 or
	  IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1157)
  begin
    case (_theResult____h4899[6:0])
      7'b1100111, 7'b1101111:
	  x__h24314 =
	      IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1157;
      default: x__h24314 =
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1833;
    endcase
  end
  always@(_theResult____h4899 or
	  x__h22036 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1221 or
	  IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1157)
  begin
    case (_theResult____h4899[6:0])
      7'b1100111, 7'b1101111:
	  x_out_data_to_stage2_val1__h13391 =
	      IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLUS_2_ETC___d1157;
      default: x_out_data_to_stage2_val1__h13391 =
		   (_theResult____h4899[6:0] == 7'b0110011 &&
		    _theResult____h4899[31:25] == 7'b0000001) ?
		     x__h22036 :
		     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1221;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1800)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011,
      7'b0001111,
      7'b0010011,
      7'b0010111,
      7'b0110011,
      7'b0110111,
      7'b1110011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_0_0b1111__ETC__q28 = 30'd0;
      7'b0100011, 7'b0101111:
	  CASE_theResult__899_BITS_6_TO_0_0b11_0_0b1111__ETC__q28 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1800;
      default: CASE_theResult__899_BITS_6_TO_0_0b11_0_0b1111__ETC__q28 =
		   30'd0;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1800 or
	  CASE_theResult__899_BITS_6_TO_0_0b11_0_0b1111__ETC__q28)
  begin
    case (_theResult____h4899[6:0])
      7'b1100011, 7'b1100111, 7'b1101111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1806 = 30'd0;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1806 =
		   (_theResult____h4899[6:0] == 7'b0110011 &&
		    _theResult____h4899[31:25] == 7'b0000001) ?
		     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1800 :
		     CASE_theResult__899_BITS_6_TO_0_0b11_0_0b1111__ETC__q28;
    endcase
  end
  always@(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 or
	  x_out_data_to_stage2_val2__h13392 or
	  _theResult_____1_fst_val2__h24820)
  begin
    case (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579)
      3'd1: x__h24878 = x_out_data_to_stage2_val2__h13392;
      3'd2: x__h24878 = _theResult_____1_fst_val2__h24820;
      default: x__h24878 = x_out_data_to_stage2_val2__h13392;
    endcase
  end
  always@(_theResult____h4899)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_8_0b1111__ETC__q29 = 4'd8;
      7'b0001111, 7'b1100011, 7'b1110011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_8_0b1111__ETC__q29 = 4'd5;
      7'b0010011, 7'b0010111, 7'b0110011, 7'b0110111, 7'b1100111, 7'b1101111:
	  CASE_theResult__899_BITS_6_TO_0_0b11_8_0b1111__ETC__q29 = 4'd6;
      7'b0100011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_8_0b1111__ETC__q29 = 4'd10;
      7'b0101111:
	  CASE_theResult__899_BITS_6_TO_0_0b11_8_0b1111__ETC__q29 = 4'd11;
      default: CASE_theResult__899_BITS_6_TO_0_0b11_8_0b1111__ETC__q29 =
		   4'd12;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1782)
  begin
    case (_theResult____h4899[6:0])
      7'b1100011, 7'b1100111, 7'b1101111:
	  CASE_theResult__899_BITS_6_TO_0_0b1100011_0_0b_ETC__q30 = 30'd0;
      default: CASE_theResult__899_BITS_6_TO_0_0b1100011_0_0b_ETC__q30 =
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1782;
    endcase
  end
  always@(_theResult____h4899 or
	  IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1570 or
	  IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516 or
	  IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1582 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1584)
  begin
    case (_theResult____h4899[6:0])
      7'b0000011, 7'b1100111:
	  CASE_theResult__899_BITS_6_TO_0_0b11_IF_NOT_IF_ETC__q31 =
	      IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_ETC___d1570;
      7'b0001111,
      7'b0010011,
      7'b0010111,
      7'b0110011,
      7'b0110111,
      7'b1100011,
      7'b1101111,
      7'b1110011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_IF_NOT_IF_ETC__q31 = 30'd0;
      7'b0100011:
	  CASE_theResult__899_BITS_6_TO_0_0b11_IF_NOT_IF_ETC__q31 =
	      (_theResult____h4899[19:15] != 5'd0 &&
	       IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_stag_ETC___d1516) ?
		IF_IF_IF_stage2_rg_full_12_THEN_IF_stage2_rg_s_ETC___d1582 :
		30'd0;
      7'b0101111:
	  CASE_theResult__899_BITS_6_TO_0_0b11_IF_NOT_IF_ETC__q31 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d1584;
      default: CASE_theResult__899_BITS_6_TO_0_0b11_IF_NOT_IF_ETC__q31 =
		   30'd0;
    endcase
  end
  always@(stage2_rg_stage2 or stage2_mbox$word or near_mem$dmem_word64)
  begin
    case (stage2_rg_stage2[433:431])
      3'd0, 3'd2:
	  CASE_stage2_rg_stage2_BITS_433_TO_431_0_stage2_ETC__q32 =
	      stage2_rg_stage2[159:128];
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_433_TO_431_0_stage2_ETC__q32 =
	      near_mem$dmem_word64[31:0];
      default: CASE_stage2_rg_stage2_BITS_433_TO_431_0_stage2_ETC__q32 =
		   stage2_mbox$word;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cfg_logdelay <= `BSV_ASSIGNMENT_DELAY 64'd0;
	cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd2;
	rg_cur_priv <= `BSV_ASSIGNMENT_DELAY 2'b11;
	rg_prev_mip <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_run_on_reset <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_step_count <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_stop_req <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage1_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage2_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage2_rg_resetting <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage3_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	tagger_tp_m1_initialized <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (cfg_logdelay$EN)
	  cfg_logdelay <= `BSV_ASSIGNMENT_DELAY cfg_logdelay$D_IN;
	if (cfg_verbosity$EN)
	  cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
	if (rg_cur_priv$EN)
	  rg_cur_priv <= `BSV_ASSIGNMENT_DELAY rg_cur_priv$D_IN;
	if (rg_prev_mip$EN)
	  rg_prev_mip <= `BSV_ASSIGNMENT_DELAY rg_prev_mip$D_IN;
	if (rg_run_on_reset$EN)
	  rg_run_on_reset <= `BSV_ASSIGNMENT_DELAY rg_run_on_reset$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
	if (rg_step_count$EN)
	  rg_step_count <= `BSV_ASSIGNMENT_DELAY rg_step_count$D_IN;
	if (rg_stop_req$EN)
	  rg_stop_req <= `BSV_ASSIGNMENT_DELAY rg_stop_req$D_IN;
	if (stage1_rg_full$EN)
	  stage1_rg_full <= `BSV_ASSIGNMENT_DELAY stage1_rg_full$D_IN;
	if (stage2_rg_full$EN)
	  stage2_rg_full <= `BSV_ASSIGNMENT_DELAY stage2_rg_full$D_IN;
	if (stage2_rg_resetting$EN)
	  stage2_rg_resetting <= `BSV_ASSIGNMENT_DELAY
	      stage2_rg_resetting$D_IN;
	if (stage3_rg_full$EN)
	  stage3_rg_full <= `BSV_ASSIGNMENT_DELAY stage3_rg_full$D_IN;
	if (tagger_tp_m1_initialized$EN)
	  tagger_tp_m1_initialized <= `BSV_ASSIGNMENT_DELAY
	      tagger_tp_m1_initialized$D_IN;
      end
    if (imem_rg_f3$EN) imem_rg_f3 <= `BSV_ASSIGNMENT_DELAY imem_rg_f3$D_IN;
    if (imem_rg_instr_15_0$EN)
      imem_rg_instr_15_0 <= `BSV_ASSIGNMENT_DELAY imem_rg_instr_15_0$D_IN;
    if (imem_rg_mstatus_MXR$EN)
      imem_rg_mstatus_MXR <= `BSV_ASSIGNMENT_DELAY imem_rg_mstatus_MXR$D_IN;
    if (imem_rg_pc$EN) imem_rg_pc <= `BSV_ASSIGNMENT_DELAY imem_rg_pc$D_IN;
    if (imem_rg_priv$EN)
      imem_rg_priv <= `BSV_ASSIGNMENT_DELAY imem_rg_priv$D_IN;
    if (imem_rg_satp$EN)
      imem_rg_satp <= `BSV_ASSIGNMENT_DELAY imem_rg_satp$D_IN;
    if (imem_rg_sstatus_SUM$EN)
      imem_rg_sstatus_SUM <= `BSV_ASSIGNMENT_DELAY imem_rg_sstatus_SUM$D_IN;
    if (imem_rg_tval$EN)
      imem_rg_tval <= `BSV_ASSIGNMENT_DELAY imem_rg_tval$D_IN;
    if (rg_csr_pc$EN) rg_csr_pc <= `BSV_ASSIGNMENT_DELAY rg_csr_pc$D_IN;
    if (rg_csr_val1$EN) rg_csr_val1 <= `BSV_ASSIGNMENT_DELAY rg_csr_val1$D_IN;
    if (rg_mstatus_MXR$EN)
      rg_mstatus_MXR <= `BSV_ASSIGNMENT_DELAY rg_mstatus_MXR$D_IN;
    if (rg_next_pc$EN) rg_next_pc <= `BSV_ASSIGNMENT_DELAY rg_next_pc$D_IN;
    if (rg_sstatus_SUM$EN)
      rg_sstatus_SUM <= `BSV_ASSIGNMENT_DELAY rg_sstatus_SUM$D_IN;
    if (rg_start_CPI_cycles$EN)
      rg_start_CPI_cycles <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_cycles$D_IN;
    if (rg_start_CPI_instrs$EN)
      rg_start_CPI_instrs <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_instrs$D_IN;
    if (rg_trap_info$EN)
      rg_trap_info <= `BSV_ASSIGNMENT_DELAY rg_trap_info$D_IN;
    if (rg_trap_instr$EN)
      rg_trap_instr <= `BSV_ASSIGNMENT_DELAY rg_trap_instr$D_IN;
    if (rg_trap_interrupt$EN)
      rg_trap_interrupt <= `BSV_ASSIGNMENT_DELAY rg_trap_interrupt$D_IN;
    if (rg_trap_trace_data$EN)
      rg_trap_trace_data <= `BSV_ASSIGNMENT_DELAY rg_trap_trace_data$D_IN;
    if (stage2_rg_stage2$EN)
      stage2_rg_stage2 <= `BSV_ASSIGNMENT_DELAY stage2_rg_stage2$D_IN;
    if (stage3_rg_stage3$EN)
      stage3_rg_stage3 <= `BSV_ASSIGNMENT_DELAY stage3_rg_stage3$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cfg_logdelay = 64'hAAAAAAAAAAAAAAAA;
    cfg_verbosity = 4'hA;
    imem_rg_f3 = 3'h2;
    imem_rg_instr_15_0 = 16'hAAAA;
    imem_rg_mstatus_MXR = 1'h0;
    imem_rg_pc = 32'hAAAAAAAA;
    imem_rg_priv = 2'h2;
    imem_rg_satp = 32'hAAAAAAAA;
    imem_rg_sstatus_SUM = 1'h0;
    imem_rg_tval = 32'hAAAAAAAA;
    rg_csr_pc = 32'hAAAAAAAA;
    rg_csr_val1 = 32'hAAAAAAAA;
    rg_cur_priv = 2'h2;
    rg_mstatus_MXR = 1'h0;
    rg_next_pc = 32'hAAAAAAAA;
    rg_prev_mip = 32'hAAAAAAAA;
    rg_run_on_reset = 1'h0;
    rg_sstatus_SUM = 1'h0;
    rg_start_CPI_cycles = 64'hAAAAAAAAAAAAAAAA;
    rg_start_CPI_instrs = 64'hAAAAAAAAAAAAAAAA;
    rg_state = 4'hA;
    rg_step_count = 1'h0;
    rg_stop_req = 1'h0;
    rg_trap_info = 69'h0AAAAAAAAAAAAAAAAA;
    rg_trap_instr = 32'hAAAAAAAA;
    rg_trap_interrupt = 1'h0;
    rg_trap_trace_data =
	234'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stage1_rg_full = 1'h0;
    stage2_rg_full = 1'h0;
    stage2_rg_resetting = 1'h0;
    stage2_rg_stage2 =
	500'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stage3_rg_full = 1'h0;
    stage3_rg_stage3 = 136'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    tagger_tp_m1_initialized = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("%0d: Pipeline State:  minstret:%0d  cur_priv:%0d  mstatus:%0x",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_csr_minstret,
		 rg_cur_priv,
		 csr_regfile$read_mstatus);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write("MStatus{",
	       "sd:%0d",
	       csr_regfile$read_mstatus[14:13] == 2'h3 ||
	       csr_regfile$read_mstatus[16:15] == 2'h3);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && csr_regfile$read_misa[27:26] == 2'd2)
	$write(" sxl:%0d uxl:%0d", 2'd0, 2'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && csr_regfile$read_misa[27:26] != 2'd2)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tsr:%0d", csr_regfile$read_mstatus[22]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tw:%0d", csr_regfile$read_mstatus[21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tvm:%0d", csr_regfile$read_mstatus[20]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mxr:%0d", csr_regfile$read_mstatus[19]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" sum:%0d", csr_regfile$read_mstatus[18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mprv:%0d", csr_regfile$read_mstatus[17]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" xs:%0d", csr_regfile$read_mstatus[16:15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" fs:%0d", csr_regfile$read_mstatus[14:13]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mpp:%0d", csr_regfile$read_mstatus[12:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" spp:%0d", csr_regfile$read_mstatus[8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" pies:%0d_%0d%0d",
	       csr_regfile$read_mstatus[7],
	       csr_regfile$read_mstatus[5],
	       csr_regfile$read_mstatus[4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" ies:%0d_%0d%0d",
	       csr_regfile$read_mstatus[3],
	       csr_regfile$read_mstatus[1],
	       csr_regfile$read_mstatus[0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    Stage3: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_Stage3");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_full) $write(" PIPE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage3_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        Bypass  to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11__ETC___d99)
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  !IF_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11__ETC___d99)
	$write("Rd %0d ", stage3_rg_stage3[68:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11__ETC___d99)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11__ETC___d103 &&
	  stage3_rg_stage3[78:72] == 7'b0000011 &&
	  stage3_rg_stage3[86:84] == 3'b111 &&
	  stage3_rg_full)
	$write("busy");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage3_rg_stage3_0_BITS_78_TO_72_1_EQ_0b11__ETC___d103 &&
	  (stage3_rg_stage3[78:72] != 7'b0000011 ||
	   stage3_rg_stage3[86:84] != 3'b111 ||
	   !stage3_rg_full))
	$write("rd_val:%h", stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    Stage2: pc 0x%08h instr 0x%08h priv %0d",
		 stage2_rg_stage2[497:466],
		 stage2_rg_stage2[465:434],
		 stage2_rg_stage2[499:498]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("Output_Stage2", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("Output_Stage2", " BUSY: pc:%0h", stage2_rg_stage2[497:466]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("Output_Stage2", " NONPIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("Output_Stage2", " PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[497:466],
	       stage2_rg_stage2[465:434],
	       stage2_rg_stage2[499:498]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3 &&
	  stage2_rg_stage2[433:431] != 3'd0 &&
	  IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d157)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3 &&
	  (stage2_rg_stage2[433:431] == 3'd0 ||
	   IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d166))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("  grd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h7180,
	       x_out_data_to_stage3_rd_val__h7181);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("'h%h", stage2_rg_stage2[497:466]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("'h%h", near_mem$dmem_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("'h%h", stage2_rg_stage2[425:394], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("'h%h", stage2_rg_stage2[497:466]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("'h%h", near_mem$dmem_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd3)
	$write("'h%h", stage2_rg_stage2[425:394], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd1 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        Bypass  to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 == 2'd0)
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 != 2'd0)
	$write("Rd %0d ", x_out_bypass_rd__h7559);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 == 2'd1)
	$write("busy");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 != 2'd0 &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d205 != 2'd1)
	$write("rd_val:%h",
	       (stage2_rg_stage2[433:431] == 3'd0) ?
		 { stage2_rg_stage2[361:330], stage2_rg_stage2[297:266] } :
		 IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d242);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    Stage1: pc 0x%08h instr 0x%08h priv %0d",
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h13386,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("Output_Stage1", " BUSY pc:%h", imem_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("Output_Stage1", " NONPIPE: pc:%h", imem_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("Output_Stage1");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full)
	$write("Output_Stage1", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1041)
	$write("CONTROL_DISCARD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1045)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1049)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1053)
	$write("CONTROL_CSRR_W");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1057)
	$write("CONTROL_CSRR_S_or_C");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1061)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1065)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1069)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1073)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1077)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1081)
	$write("CONTROL_URET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1085)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1111)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("data_to_Stage 2 {pc:%h  instr:%h  priv:%0d\n",
	       imem_rg_pc,
	       x_out_data_to_stage2_instr__h13386,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("            op_stage2:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1116)
	$write("OP_Stage2_ALU");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1120)
	$write("OP_Stage2_LD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1124)
	$write("OP_Stage2_ST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1128)
	$write("OP_Stage2_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1138)
	$write("OP_Stage2_AMO");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("  rd:%0d\n", x_out_data_to_stage2_rd__h13388);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("            addr:%h  val1:%h  val2:%h}",
	       x_out_data_to_stage2_addr__h13389,
	       x_out_data_to_stage2_val1__h13391,
	       x_out_data_to_stage2_val2__h13392);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1234)
	$write("CONTROL_DISCARD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1237)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1240)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1243)
	$write("CONTROL_CSRR_W");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1246)
	$write("CONTROL_CSRR_S_or_C");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1249)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1252)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1255)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1258)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1261)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1264)
	$write("CONTROL_URET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1267)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1270)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("'h%h", imem_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("'h%h", x_out_trap_info_exc_code__h17191);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d974)
	$write("'h%h", value__h17232, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d996)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_45_AND_NOT_near_mem_imem_valid__ETC___d532)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $display("----------------");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_mip_cmd &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_mip_cmd: MIP new 0x%0h, old 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$csr_mip_read,
		 rg_prev_mip);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_SFENCE_VMA", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA && cur_verbosity__h3416 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h13386,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_SFENCE_VMA", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run_redundant &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_debug_run_redundant",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run_redundant)
	$display("%0d: %m.debug_run_redundant: CPU already running.",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_debug_halt_redundant",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant)
	$display("%0d: %m.rl_debug_halt_redundant: CPU already halted.",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant) $write("    state = ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd0)
	$write("CPU_RESET1");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd1)
	$write("CPU_RESET2");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd2)
	$write("CPU_GDB_PAUSING");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd3)
	$write("CPU_DEBUG_MODE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd4)
	$write("CPU_RUNNING");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd5)
	$write("CPU_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd6)
	$write("CPU_START_TRAP_HANDLER");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd7)
	$write("CPU_CSRRW_2");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd8)
	$write("CPU_CSRR_S_or_C_2");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd9)
	$write("CPU_CSRRX_RESTART");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd10)
	$write("CPU_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd11)
	$write("CPU_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd12)
	$write("CPU_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state != 4'd0 &&
	  rg_state != 4'd1 &&
	  rg_state != 4'd2 &&
	  rg_state != 4'd3 &&
	  rg_state != 4'd4 &&
	  rg_state != 4'd5 &&
	  rg_state != 4'd6 &&
	  rg_state != 4'd7 &&
	  rg_state != 4'd8 &&
	  rg_state != 4'd9 &&
	  rg_state != 4'd10 &&
	  rg_state != 4'd11 &&
	  rg_state != 4'd12)
	$write("CPU_WFI_PAUSED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_read_gpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_debug_read_gpr: reg %0d => 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_gpr_reqs$D_OUT[36:32],
		 gpr_regfile$read_rs1_port2);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_write_gpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_debug_write_gpr: reg %0d <= 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_gpr_reqs$D_OUT[36:32],
		 f_gpr_reqs$D_OUT[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_gpr_access_busy &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_debug_gpr_access_busy",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_read_csr &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_debug_read_csr: csr %0d => 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_csr_reqs$D_OUT[43:32],
		 csr_regfile$read_csr_port2[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_debug_run", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU_Stage1.enq: 0x%08h", csr_regfile$read_dpc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run)
	$display("%0d: %m.rl_debug_run: restart at PC = 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_dpc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_debug_run: 'run' from dpc 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_dpc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_write_csr &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_debug_write_csr: csr 0x%0h 0x%0h <= 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_csr_reqs$D_OUT[43:32],
		 f_csr_reqs$D_OUT[31:0],
		 csr_regfile$mav_csr_write);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_csr_access_busy &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_debug_csr_access_busy",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$write("%0d: %m.rl_stage1_trap: ", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_CSRR_W", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_CSRR_S_or_C",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_xRET", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h3416 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h13386,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h3416 != 4'd0)
	$display("    xRET: next_pc:0x%0h  new mstatus:0x%0h  new priv:%0d",
		 csr_regfile$csr_ret_actions[65:34],
		 csr_regfile$csr_ret_actions[31:0],
		 csr_regfile$csr_ret_actions[33:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I && cur_verbosity__h3416 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h13386,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE && cur_verbosity__h3416 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h13386,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI && cur_verbosity__h3416 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h13386,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU.rl_stage1_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_trap_BREAK_to_Debug_Mode",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    Flushing caches");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_BREAK_cache_flush_finish &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_BREAK_cache_flush_finish",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_stop &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_stop", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_stop && rg_stop_req)
	$display("%0d: %m.rl_stage1_stop: Stop for debugger. minstret %0d priv %0d PC 0x%0h instr 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_csr_minstret,
		 rg_cur_priv,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h13386);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_stop && rg_stop_req)
	$display("CPI: %0d.%0d = (%0d/%0d) since last 'continue'",
		 cpi__h33402,
		 cpifrac__h33403,
		 delta_CPI_cycles__h33398,
		 _theResult____h33400);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_stop && !rg_stop_req)
	$display("%0d: %m.rl_stage1_stop: Stop after single-step. PC = 0x%08h",
		 csr_regfile$read_csr_mcycle,
		 imem_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_tagger_tp_m1_rl_startup)
	$display("SizedPointerPolicy XLEN=%d sizeof(ptr_pos_size)=%d",
		 $signed(32'd32),
		 $signed(32'd15));
    if (WILL_FIRE_RL_imem_rl_assert_fail)
      $display("ERROR: CPU_Fetch_C: imem32.is_i32_not_i16 is False");
    if (WILL_FIRE_RL_imem_rl_assert_fail) $finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU_Stage1.enq: 0x%08h",
		 soc_map$m_pc_reset_value[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset)
	$display("%0d: %m.rl_reset_complete: restart at PC = 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 soc_map$m_pc_reset_value[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && !rg_run_on_reset)
	$display("%0d: %m.rl_reset_complete: entering DEBUG_MODE",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_pipe", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[69] &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45 &&
	  stage3_rg_stage3[78:72] == 7'b0000011 &&
	  stage3_rg_stage3[86:84] == 3'b111)
	$display("    load tag rd_val %h non-FD", stage3_rg_stage3[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[69] &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    S3.fa_deq: write GRd 0x%0h, rd_val 0x%0h ldst %d",
		 stage3_rg_stage3[68:64],
		 stage3_rg_stage3[63:32],
		 stage3_rg_stage3[78:72] == 7'b0000011 &&
		 stage3_rg_stage3[86:84] == 3'b111);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$write("    S3.enq: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[497:466],
	       stage2_rg_stage2[465:434],
	       stage2_rg_stage2[499:498]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45 &&
	  stage2_rg_stage2[433:431] != 3'd0 &&
	  IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d157)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45 &&
	  (stage2_rg_stage2[433:431] == 3'd0 ||
	   IF_stage2_rg_stage2_13_BITS_433_TO_431_14_EQ_1_ETC___d166))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$write("  grd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h7180,
	       x_out_data_to_stage3_rd_val__h7181);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_12_THEN_IF_stage2_rg_stage2__ETC___d143 == 2'd2 &&
	  cur_verbosity__h3416 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage2_rg_stage2[497:466],
		 stage2_rg_stage2[465:434],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1512 &&
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_0_PLU_ETC___d579 == 3'd1 &&
	  x_out_data_to_stage2_instr__h13386[14:12] == 3'b111)
	$display("CPU_Stage2 LD tag %h", x_out_data_to_stage2_instr__h13386);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  near_mem_imem_exc__50_OR_IF_IF_IF_NOT_near_mem_ETC___d1512 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU_Stage2.enq (Data_Stage1_to_Stage2)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_stage1_rg_full_45_46_OR_NOT_near_mem_imem__ETC___d1894 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU_Stage1.enq: 0x%08h", x_out_next_pc__h13349);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_debug_halt", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_debug_halt", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage2_nonpipe", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap && cur_verbosity__h3416 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 rg_trap_info[68:37],
		 rg_trap_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_trap", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    mcause: 0x%0h  epc: 0x%0h  tval: 0x%0h  next_pc: 0x%0h new_priv: %0d new_mstatus: 0x%0h",
		 csr_regfile$csr_trap_actions[33:2],
		 rg_trap_info[68:37],
		 rg_trap_info[31:0],
		 csr_regfile$csr_trap_actions[97:66],
		 csr_regfile$csr_trap_actions[1:0],
		 csr_regfile$csr_trap_actions[65:34]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_CSRR_W_2", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W_2 && csr_regfile$access_permitted_1 &&
	  cur_verbosity__h3416 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 rg_csr_pc,
		 rg_trap_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W_2 && csr_regfile$access_permitted_1 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    S1: write CSRRW/CSRRWI Rs1 %0d Rs1_val 0x%0h csr 0x%0h csr_val 0x%0h Rd %0d",
		 rg_trap_instr[19:15],
		 rs1_val__h26929,
		 rg_trap_instr[31:20],
		 csr_regfile$read_csr[31:0],
		 rg_trap_instr[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	  !csr_regfile$access_permitted_1 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    rl_stage1_CSRR_W: Trap on CSR permissions: Rs1 %0d Rs1_val 0x%0h csr 0x%0h Rd %0d",
		 rg_trap_instr[19:15],
		 rs1_val__h26929,
		 rg_trap_instr[31:20],
		 rg_trap_instr[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_CSRR_S_or_C_2",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	  csr_regfile$access_permitted_2 &&
	  cur_verbosity__h3416 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 rg_csr_pc,
		 rg_trap_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	  csr_regfile$access_permitted_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    S1: write CSRR_S_or_C: Rs1 %0d Rs1_val 0x%0h csr 0x%0h csr_val 0x%0h Rd %0d",
		 rg_trap_instr[19:15],
		 rs1_val__h27760,
		 rg_trap_instr[31:20],
		 csr_regfile$read_csr[31:0],
		 rg_trap_instr[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	  !csr_regfile$access_permitted_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    rl_stage1_CSRR_S_or_C: Trap on CSR permissions: Rs1 %0d Rs1_val 0x%0h csr 0x%0h Rd %0d",
		 rg_trap_instr[19:15],
		 rs1_val__h27760,
		 rg_trap_instr[31:20],
		 rg_trap_instr[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU_Stage1.enq: 0x%08h", x_out_next_pc__h13349);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: rl_stage1_restart_after_csrrx: minstret:%0d  pc:%0x  cur_priv:%0d",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_csr_minstret,
		 x_out_next_pc__h13349,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_finish_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU_Stage1.enq: 0x%08h", rg_next_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU.rl_finish_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_finish_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU_Stage1.enq: 0x%08h", rg_next_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU.rl_finish_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_finish_SFENCE_VMA", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU_Stage1.enq: 0x%08h", rg_next_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU.rl_finish_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_WFI_resume", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume && cur_verbosity__h3416 != 4'd0)
	$display("    WFI resume");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU_Stage1.enq: 0x%08h", rg_next_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_from_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_reset_from_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_fetch &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("    CPU_Stage1.enq: 0x%08h", rg_next_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_from_Debug_Module)
	$display("%0d: %m.rl_reset_from_Debug_Module",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__9_ULT_cf_ETC___d45)
	$display("%0d: %m.rl_stage1_interrupt", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$write("CPU: Bluespec  RISC-V  Piccolo  v3.0");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start) $display(" (RV32)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("Copyright (c) 2016-2019 Bluespec, Inc. All Rights Reserved.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start && cur_verbosity__h3416 != 4'd0)
	$display("%0d: %m.rl_reset_start", csr_regfile$read_csr_mcycle);
  end
  // synopsys translate_on
endmodule  // mkCPU

