#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 17 09:58:57 2022
# Process ID: 13108
# Current directory: G:/01Astar/Asatr32x32/top_astargnps
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12208 G:\01Astar\Asatr32x32\top_astargnps\top_astargnps.xpr
# Log file: G:/01Astar/Asatr32x32/top_astargnps/vivado.log
# Journal file: G:/01Astar/Asatr32x32/top_astargnps\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name openram8 -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {openram8} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips openram8]
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci]
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci]
catch { config_ip_cache -export [get_ips -all openram8] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci]
launch_runs -jobs 4 openram8_synth_1
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name openram12 -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {openram12} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {12} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips openram12]
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci]
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci]
catch { config_ip_cache -export [get_ips -all openram12] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci]
launch_runs -jobs 4 openram12_synth_1
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/openram8_tb.v w ]
add_files -fileset sim_1 G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/openram8_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top openram8_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source openram8_tb.tcl
current_wave_config {map_ram_tb_behav.wcfg}
add_wave {{/openram8_tb/your_instance_name/clka}} {{/openram8_tb/your_instance_name/ena}} {{/openram8_tb/your_instance_name/wea}} {{/openram8_tb/your_instance_name/addra}} {{/openram8_tb/your_instance_name/dina}} {{/openram8_tb/your_instance_name/clkb}} {{/openram8_tb/your_instance_name/enb}} {{/openram8_tb/your_instance_name/addrb}} {{/openram8_tb/your_instance_name/doutb}} 
run 100 ns
restart
run 100 ns
run 100 ns
save_wave_config {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source openram8_tb.tcl
run 100 ns
close_sim
launch_simulation
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source openram8_tb.tcl
run 100 ns
close_sim
launch_simulation
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source openram8_tb.tcl
run 100 ns
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name openg_ram -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {openg_ram} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips openg_ram]
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci]
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci]
catch { config_ip_cache -export [get_ips -all openg_ram] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci]
launch_runs -jobs 4 openg_ram_synth_1
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Write_Rate {50}] [get_ips openram8]
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci]
catch { config_ip_cache -export [get_ips -all openram8] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci] -no_script -sync -force -quiet
reset_run openram8_synth_1
launch_runs -jobs 4 openram8_synth_1
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci] -no_script -reset -force -quiet
remove_files  -fileset openg_ram g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci
file delete -force g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Write_Rate {50}] [get_ips openram12]
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci]
catch { config_ip_cache -export [get_ips -all openram12] }
catch { [ delete_ip_run [get_ips -all openram12] ] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci]
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mapram1 -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mapram1} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {1} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips mapram1]
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci]
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci]
catch { config_ip_cache -export [get_ips -all mapram1] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci]
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci] -no_script -reset -force -quiet
remove_files  -fileset map_ram G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci
file delete -force G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name closeram8 -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {closeram8} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips closeram8]
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci]
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci]
catch { config_ip_cache -export [get_ips -all closeram8] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci]
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closelist/closelist.xci] -no_script -reset -force -quiet
remove_files  -fileset closelist G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closelist/closelist.xci
file delete -force G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closelist
update_compile_order -fileset sources_1
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_astar -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.C_DATA_DEPTH {65536} CONFIG.C_NUM_OF_PROBES {2} CONFIG.Component_Name {ila_astar}] [get_ips ila_astar]
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/ila_astar/ila_astar.xci]
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/ila_astar/ila_astar.xci]
catch { config_ip_cache -export [get_ips -all ila_astar] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/ila_astar/ila_astar.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/ila_astar/ila_astar.xci]
launch_runs -jobs 4 ila_astar_synth_1
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/ila_astar/ila_astar.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
