{"vcs1":{"timestamp_begin":1759290143.164347414, "rt":0.87, "ut":0.35, "st":0.16}}
{"vcselab":{"timestamp_begin":1759290144.104686384, "rt":0.52, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1759290144.679640125, "rt":0.20, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759290142.836040602}
{"VCS_COMP_START_TIME": 1759290142.836040602}
{"VCS_COMP_END_TIME": 1759290145.825254293}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 370832}}
{"vcselab": {"peak_mem": 229972}}
