Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/florianfrank/Documents/Research/Projects/PUFMem/Self-Encrypting-Memory/code/SPECK_Cipher_Verilog/verilog/project_files/SPECK_Cipher_Verilog/tb_encrypt_rounds_isim_beh.exe -prj /home/florianfrank/Documents/Research/Projects/PUFMem/Self-Encrypting-Memory/code/SPECK_Cipher_Verilog/verilog/project_files/SPECK_Cipher_Verilog/tb_encrypt_rounds_beh.prj work.tb_encrypt_rounds work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/florianfrank/Documents/Research/Projects/PUFMem/Self-Encrypting-Memory/code/SPECK_Cipher_Verilog/verilog/project_files/SPECK_Cipher_Verilog/../../modules/round_encrypt.v" into library work
Analyzing Verilog file "/home/florianfrank/Documents/Research/Projects/PUFMem/Self-Encrypting-Memory/code/SPECK_Cipher_Verilog/verilog/project_files/SPECK_Cipher_Verilog/tb_encrypt_rounds.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
ERROR:HDLCompiler:1654 - "/home/florianfrank/Documents/Research/Projects/PUFMem/Self-Encrypting-Memory/code/SPECK_Cipher_Verilog/verilog/project_files/SPECK_Cipher_Verilog/tb_encrypt_rounds.v" Line 65: Instantiating <key_schedule1> from unknown module <key_schedule_encrypt>
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
