
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218049    0.000429    1.195598 v _323_/A (sky130_fd_sc_hd__and2_2)
     1    0.002102    0.035011    0.237814    1.433413 v _323_/X (sky130_fd_sc_hd__and2_2)
                                                         _013_ (net)
                      0.035011    0.000004    1.433416 v _367_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.433416   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _367_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121509    9.878491   library setup time
                                              9.878491   data required time
---------------------------------------------------------------------------------------------
                                              9.878491   data required time
                                             -1.433416   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445075   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218049    0.000457    1.195626 v _331_/A (sky130_fd_sc_hd__and2_2)
     1    0.002096    0.034959    0.237788    1.433415 v _331_/X (sky130_fd_sc_hd__and2_2)
                                                         _015_ (net)
                      0.034959    0.000003    1.433418 v _369_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.433418   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _369_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121486    9.878514   library setup time
                                              9.878514   data required time
---------------------------------------------------------------------------------------------
                                              9.878514   data required time
                                             -1.433418   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445096   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218048    0.000363    1.195533 v _327_/A (sky130_fd_sc_hd__and2_2)
     1    0.002087    0.034917    0.237748    1.433281 v _327_/X (sky130_fd_sc_hd__and2_2)
                                                         _014_ (net)
                      0.034917    0.000003    1.433284 v _368_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.433284   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _368_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121467    9.878533   library setup time
                                              9.878533   data required time
---------------------------------------------------------------------------------------------
                                              9.878533   data required time
                                             -1.433284   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445250   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218048    0.000403    1.195572 v _321_/A (sky130_fd_sc_hd__and2_2)
     1    0.002020    0.034781    0.237457    1.433029 v _321_/X (sky130_fd_sc_hd__and2_2)
                                                         _012_ (net)
                      0.034781    0.000002    1.433031 v _366_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.433031   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _366_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121407    9.878592   library setup time
                                              9.878592   data required time
---------------------------------------------------------------------------------------------
                                              9.878592   data required time
                                             -1.433031   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445561   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218049    0.000466    1.195636 v _317_/A (sky130_fd_sc_hd__and2_2)
     1    0.001996    0.034673    0.237350    1.432986 v _317_/X (sky130_fd_sc_hd__and2_2)
                                                         _011_ (net)
                      0.034673    0.000001    1.432987 v _365_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.432987   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _365_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121360    9.878640   library setup time
                                              9.878640   data required time
---------------------------------------------------------------------------------------------
                                              9.878640   data required time
                                             -1.432987   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445653   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218048    0.000382    1.195552 v _315_/A (sky130_fd_sc_hd__and2_2)
     1    0.001995    0.034688    0.237345    1.432896 v _315_/X (sky130_fd_sc_hd__and2_2)
                                                         _010_ (net)
                      0.034688    0.000000    1.432897 v _364_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.432897   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _364_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121367    9.878633   library setup time
                                              9.878633   data required time
---------------------------------------------------------------------------------------------
                                              9.878633   data required time
                                             -1.432897   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445736   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218049    0.000472    1.195642 v _335_/A (sky130_fd_sc_hd__and2_2)
     1    0.001967    0.034620    0.237224    1.432866 v _335_/X (sky130_fd_sc_hd__and2_2)
                                                         _016_ (net)
                      0.034620    0.000000    1.432867 v _370_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.432867   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _370_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121337    9.878663   library setup time
                                              9.878663   data required time
---------------------------------------------------------------------------------------------
                                              9.878663   data required time
                                             -1.432867   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445796   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218047    0.000181    1.195351 v _311_/A (sky130_fd_sc_hd__and2_2)
     1    0.001999    0.034715    0.237364    1.432715 v _311_/X (sky130_fd_sc_hd__and2_2)
                                                         _009_ (net)
                      0.034715    0.000001    1.432716 v _363_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.432716   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _363_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121378    9.878622   library setup time
                                              9.878622   data required time
---------------------------------------------------------------------------------------------
                                              9.878622   data required time
                                             -1.432716   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445906   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218047    0.000170    1.195340 v _307_/B1 (sky130_fd_sc_hd__o21a_2)
     1    0.002586    0.032603    0.185206    1.380546 v _307_/X (sky130_fd_sc_hd__o21a_2)
                                                         _008_ (net)
                      0.032603    0.000017    1.380562 v _362_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.380562   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.120449    9.879551   library setup time
                                              9.879551   data required time
---------------------------------------------------------------------------------------------
                                              9.879551   data required time
                                             -1.380562   data arrival time
---------------------------------------------------------------------------------------------
                                              8.498988   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218047    0.000205    1.195375 v _279_/A2_N (sky130_fd_sc_hd__o2bb2ai_2)
     1    0.002094    0.039982    0.179837    1.375212 v _279_/Y (sky130_fd_sc_hd__o2bb2ai_2)
                                                         _000_ (net)
                      0.039982    0.000003    1.375215 v _350_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.375215   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _350_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.123696    9.876305   library setup time
                                              9.876305   data required time
---------------------------------------------------------------------------------------------
                                              9.876305   data required time
                                             -1.375215   data arrival time
---------------------------------------------------------------------------------------------
                                              8.501089   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _363_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.027109    0.142062    0.408525    0.408525 ^ _363_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[1] (net)
                      0.142062    0.000302    0.408828 ^ _312_/A (sky130_fd_sc_hd__and4_2)
     7    0.034958    0.198632    0.359129    0.767957 ^ _312_/X (sky130_fd_sc_hd__and4_2)
                                                         _128_ (net)
                      0.198632    0.000619    0.768576 ^ _332_/C (sky130_fd_sc_hd__and4_2)
     2    0.013643    0.100941    0.297917    1.066493 ^ _332_/X (sky130_fd_sc_hd__and4_2)
                                                         _142_ (net)
                      0.100941    0.000058    1.066551 ^ _336_/B (sky130_fd_sc_hd__xnor2_2)
     1    0.004772    0.123179    0.116560    1.183111 ^ _336_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _145_ (net)
                      0.123179    0.000009    1.183120 ^ _337_/A (sky130_fd_sc_hd__nor2_2)
     1    0.002030    0.032183    0.049331    1.232451 v _337_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _017_ (net)
                      0.032183    0.000002    1.232453 v _371_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.232453   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _371_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.120265    9.879736   library setup time
                                              9.879736   data required time
---------------------------------------------------------------------------------------------
                                              9.879736   data required time
                                             -1.232453   data arrival time
---------------------------------------------------------------------------------------------
                                              8.647284   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _356_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003671    0.040453    0.366297    0.366297 v _356_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[1] (net)
                      0.040453    0.000016    0.366313 v _293_/B1 (sky130_fd_sc_hd__a31o_2)
     1    0.001618    0.033789    0.199002    0.565315 v _293_/X (sky130_fd_sc_hd__a31o_2)
                                                         _113_ (net)
                      0.033789    0.000003    0.565318 v _295_/B (sky130_fd_sc_hd__and3_2)
     1    0.002114    0.035731    0.178748    0.744066 v _295_/X (sky130_fd_sc_hd__and3_2)
                                                         _006_ (net)
                      0.035731    0.000004    0.744069 v _356_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.744069   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _356_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121825    9.878175   library setup time
                                              9.878175   data required time
---------------------------------------------------------------------------------------------
                                              9.878175   data required time
                                             -0.744069   data arrival time
---------------------------------------------------------------------------------------------
                                              9.134106   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _353_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003826    0.041108    0.367151    0.367151 v _353_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[5] (net)
                      0.041108    0.000029    0.367180 v _286_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.002225    0.039269    0.245525    0.612705 v _286_/X (sky130_fd_sc_hd__o211a_2)
                                                         _003_ (net)
                      0.039269    0.000007    0.612712 v _353_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.612712   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _353_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.123382    9.876618   library setup time
                                              9.876618   data required time
---------------------------------------------------------------------------------------------
                                              9.876618   data required time
                                             -0.612712   data arrival time
---------------------------------------------------------------------------------------------
                                              9.263906   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _354_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003495    0.039749    0.365321    0.365321 v _354_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[4] (net)
                      0.039749    0.000027    0.365348 v _289_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.002175    0.039102    0.244674    0.610022 v _289_/X (sky130_fd_sc_hd__o211a_2)
                                                         _004_ (net)
                      0.039102    0.000005    0.610028 v _354_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.610028   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _354_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.123309    9.876692   library setup time
                                              9.876692   data required time
---------------------------------------------------------------------------------------------
                                              9.876692   data required time
                                             -0.610028   data arrival time
---------------------------------------------------------------------------------------------
                                              9.266665   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _374_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003558    0.039998    0.365673    0.365673 v _374_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[2] (net)
                      0.039998    0.000016    0.365689 v _342_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.002062    0.038714    0.244173    0.609862 v _342_/X (sky130_fd_sc_hd__o211a_2)
                                                         _020_ (net)
                      0.038714    0.000003    0.609865 v _374_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.609865   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _374_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.123138    9.876863   library setup time
                                              9.876863   data required time
---------------------------------------------------------------------------------------------
                                              9.876863   data required time
                                             -0.609865   data arrival time
---------------------------------------------------------------------------------------------
                                              9.266997   slack (MET)


Startpoint: _375_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _375_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _375_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003405    0.039405    0.364825    0.364825 v _375_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[3] (net)
                      0.039405    0.000020    0.364845 v _345_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.002000    0.038503    0.243586    0.608431 v _345_/X (sky130_fd_sc_hd__o211a_2)
                                                         _021_ (net)
                      0.038503    0.000001    0.608432 v _375_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.608432   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _375_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.123045    9.876956   library setup time
                                              9.876956   data required time
---------------------------------------------------------------------------------------------
                                              9.876956   data required time
                                             -0.608432   data arrival time
---------------------------------------------------------------------------------------------
                                              9.268523   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _351_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.005978    0.047216    0.376030    0.376030 v _351_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[7] (net)
                      0.047216    0.000048    0.376079 v _281_/B2 (sky130_fd_sc_hd__a32o_2)
     1    0.002829    0.039275    0.226226    0.602305 v _281_/X (sky130_fd_sc_hd__a32o_2)
                                                         _001_ (net)
                      0.039275    0.000024    0.602329 v _351_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.602329   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _351_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.123385    9.876616   library setup time
                                              9.876616   data required time
---------------------------------------------------------------------------------------------
                                              9.876616   data required time
                                             -0.602329   data arrival time
---------------------------------------------------------------------------------------------
                                              9.274286   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _352_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.005715    0.046599    0.375059    0.375059 v _352_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[6] (net)
                      0.046599    0.000032    0.375090 v _283_/B2 (sky130_fd_sc_hd__a32o_2)
     1    0.002424    0.038194    0.224061    0.599152 v _283_/X (sky130_fd_sc_hd__a32o_2)
                                                         _002_ (net)
                      0.038194    0.000012    0.599163 v _352_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.599163   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _352_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.122909    9.877090   library setup time
                                              9.877090   data required time
---------------------------------------------------------------------------------------------
                                              9.877090   data required time
                                             -0.599163   data arrival time
---------------------------------------------------------------------------------------------
                                              9.277927   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _355_/CLK (sky130_fd_sc_hd__dfstp_2)
     2    0.004140    0.024131    0.340730    0.340730 v _355_/Q (sky130_fd_sc_hd__dfstp_2)
                                                         DATA_OUT_Rx[0] (net)
                      0.024131    0.000024    0.340754 v _292_/A1 (sky130_fd_sc_hd__a211o_2)
     1    0.002610    0.045595    0.275807    0.616561 v _292_/X (sky130_fd_sc_hd__a211o_2)
                                                         _005_ (net)
                      0.045595    0.000010    0.616572 v _355_/D (sky130_fd_sc_hd__dfstp_2)
                                              0.616572   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _355_/CLK (sky130_fd_sc_hd__dfstp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.081868    9.918133   library setup time
                                              9.918133   data required time
---------------------------------------------------------------------------------------------
                                              9.918133   data required time
                                             -0.616572   data arrival time
---------------------------------------------------------------------------------------------
                                              9.301560   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _372_/CLK (sky130_fd_sc_hd__dfrtp_2)
     3    0.005057    0.044819    0.372618    0.372618 v _372_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         IRQ_Rx (net)
                      0.044819    0.000019    0.372637 v _338_/B1 (sky130_fd_sc_hd__a31o_2)
     1    0.002101    0.035295    0.202857    0.575494 v _338_/X (sky130_fd_sc_hd__a31o_2)
                                                         _018_ (net)
                      0.035295    0.000004    0.575497 v _372_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.575497   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _372_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121634    9.878366   library setup time
                                              9.878366   data required time
---------------------------------------------------------------------------------------------
                                              9.878366   data required time
                                             -0.575497   data arrival time
---------------------------------------------------------------------------------------------
                                              9.302870   slack (MET)



