
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
$monitor("At time t=",$time, "ns, A=%b, B=%b, Cin=%b, S=%b, Cout=%b",A, B, Cin, S, Cout);

initial
begin 

   A[3:0] = 4'b0000;
   B[3:0] = 4'b0000;
   Cin = 1'b0;

#50 A=4'b1111; B=4'b1111; Cin=1'b0;

#50 A=4'b1010; B=4'b1010; Cin=1'b1;

#50 A=4'b0101; B=4'b0101; Cin=1'b1;

#50;

end 
