0.7
2020.2
Apr 18 2022
15:53:03
/home/ubuntu/course-lab_3/lab-fir/vvd/project_1/project_1.sim/sim_1/synth/timing/xsim/fir_tb_time_synth.v,1698063883,verilog,,,,fir_tb;glbl,,,,,,,,
