// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module morphological_filter_Loop_loop_height_proc4101 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        heightloop_1_reload_dout,
        heightloop_1_reload_empty_n,
        heightloop_1_reload_read,
        widthloop_1_reload_dout,
        widthloop_1_reload_empty_n,
        widthloop_1_reload_read,
        rows,
        p_neg392_i_i_i2_cast_reload_dout,
        p_neg392_i_i_i2_cast_reload_empty_n,
        p_neg392_i_i_i2_cast_reload_read,
        p_neg392_i_i_i2_cast27809_reload_dout,
        p_neg392_i_i_i2_cast27809_reload_empty_n,
        p_neg392_i_i_i2_cast27809_reload_read,
        p_neg392_i_i_i2_reload_dout,
        p_neg392_i_i_i2_reload_empty_n,
        p_neg392_i_i_i2_reload_read,
        tmp_41_cast_reload_dout,
        tmp_41_cast_reload_empty_n,
        tmp_41_cast_reload_read,
        tmp_41_reload_dout,
        tmp_41_reload_empty_n,
        tmp_41_reload_read,
        cols,
        img_3_data_stream_0_V_dout,
        img_3_data_stream_0_V_empty_n,
        img_3_data_stream_0_V_read,
        p_neg392_i_i_i2_cast27810_reload_dout,
        p_neg392_i_i_i2_cast27810_reload_empty_n,
        p_neg392_i_i_i2_cast27810_reload_read,
        img_4_data_stream_0_V_din,
        img_4_data_stream_0_V_full_n,
        img_4_data_stream_0_V_write,
        wdw_val_0_0_reload_dout,
        wdw_val_0_0_reload_empty_n,
        wdw_val_0_0_reload_read,
        wdw_val_0_1_reload_dout,
        wdw_val_0_1_reload_empty_n,
        wdw_val_0_1_reload_read,
        wdw_val_0_2_reload_dout,
        wdw_val_0_2_reload_empty_n,
        wdw_val_0_2_reload_read,
        wdw_val_0_3_reload_dout,
        wdw_val_0_3_reload_empty_n,
        wdw_val_0_3_reload_read,
        wdw_val_0_4_reload_dout,
        wdw_val_0_4_reload_empty_n,
        wdw_val_0_4_reload_read,
        wdw_val_0_5_reload_dout,
        wdw_val_0_5_reload_empty_n,
        wdw_val_0_5_reload_read,
        wdw_val_0_6_reload_dout,
        wdw_val_0_6_reload_empty_n,
        wdw_val_0_6_reload_read,
        wdw_val_0_7_reload_dout,
        wdw_val_0_7_reload_empty_n,
        wdw_val_0_7_reload_read,
        wdw_val_0_8_reload_dout,
        wdw_val_0_8_reload_empty_n,
        wdw_val_0_8_reload_read,
        wdw_val_0_9_reload_dout,
        wdw_val_0_9_reload_empty_n,
        wdw_val_0_9_reload_read,
        wdw_val_1_0_reload_dout,
        wdw_val_1_0_reload_empty_n,
        wdw_val_1_0_reload_read,
        wdw_val_1_1_reload_dout,
        wdw_val_1_1_reload_empty_n,
        wdw_val_1_1_reload_read,
        wdw_val_1_2_reload_dout,
        wdw_val_1_2_reload_empty_n,
        wdw_val_1_2_reload_read,
        wdw_val_1_3_reload_dout,
        wdw_val_1_3_reload_empty_n,
        wdw_val_1_3_reload_read,
        wdw_val_1_4_reload_dout,
        wdw_val_1_4_reload_empty_n,
        wdw_val_1_4_reload_read,
        wdw_val_1_5_reload_dout,
        wdw_val_1_5_reload_empty_n,
        wdw_val_1_5_reload_read,
        wdw_val_1_6_reload_dout,
        wdw_val_1_6_reload_empty_n,
        wdw_val_1_6_reload_read,
        wdw_val_1_7_reload_dout,
        wdw_val_1_7_reload_empty_n,
        wdw_val_1_7_reload_read,
        wdw_val_1_8_reload_dout,
        wdw_val_1_8_reload_empty_n,
        wdw_val_1_8_reload_read,
        wdw_val_1_9_reload_dout,
        wdw_val_1_9_reload_empty_n,
        wdw_val_1_9_reload_read,
        wdw_val_2_0_reload_dout,
        wdw_val_2_0_reload_empty_n,
        wdw_val_2_0_reload_read,
        wdw_val_2_1_reload_dout,
        wdw_val_2_1_reload_empty_n,
        wdw_val_2_1_reload_read,
        wdw_val_2_2_reload_dout,
        wdw_val_2_2_reload_empty_n,
        wdw_val_2_2_reload_read,
        wdw_val_2_3_reload_dout,
        wdw_val_2_3_reload_empty_n,
        wdw_val_2_3_reload_read,
        wdw_val_2_4_reload_dout,
        wdw_val_2_4_reload_empty_n,
        wdw_val_2_4_reload_read,
        wdw_val_2_5_reload_dout,
        wdw_val_2_5_reload_empty_n,
        wdw_val_2_5_reload_read,
        wdw_val_2_6_reload_dout,
        wdw_val_2_6_reload_empty_n,
        wdw_val_2_6_reload_read,
        wdw_val_2_7_reload_dout,
        wdw_val_2_7_reload_empty_n,
        wdw_val_2_7_reload_read,
        wdw_val_2_8_reload_dout,
        wdw_val_2_8_reload_empty_n,
        wdw_val_2_8_reload_read,
        wdw_val_2_9_reload_dout,
        wdw_val_2_9_reload_empty_n,
        wdw_val_2_9_reload_read,
        wdw_val_3_0_reload_dout,
        wdw_val_3_0_reload_empty_n,
        wdw_val_3_0_reload_read,
        wdw_val_3_1_reload_dout,
        wdw_val_3_1_reload_empty_n,
        wdw_val_3_1_reload_read,
        wdw_val_3_2_reload_dout,
        wdw_val_3_2_reload_empty_n,
        wdw_val_3_2_reload_read,
        wdw_val_3_3_reload_dout,
        wdw_val_3_3_reload_empty_n,
        wdw_val_3_3_reload_read,
        wdw_val_3_4_reload_dout,
        wdw_val_3_4_reload_empty_n,
        wdw_val_3_4_reload_read,
        wdw_val_3_5_reload_dout,
        wdw_val_3_5_reload_empty_n,
        wdw_val_3_5_reload_read,
        wdw_val_3_6_reload_dout,
        wdw_val_3_6_reload_empty_n,
        wdw_val_3_6_reload_read,
        wdw_val_3_7_reload_dout,
        wdw_val_3_7_reload_empty_n,
        wdw_val_3_7_reload_read,
        wdw_val_3_8_reload_dout,
        wdw_val_3_8_reload_empty_n,
        wdw_val_3_8_reload_read,
        wdw_val_3_9_reload_dout,
        wdw_val_3_9_reload_empty_n,
        wdw_val_3_9_reload_read,
        wdw_val_4_0_reload_dout,
        wdw_val_4_0_reload_empty_n,
        wdw_val_4_0_reload_read,
        wdw_val_4_1_reload_dout,
        wdw_val_4_1_reload_empty_n,
        wdw_val_4_1_reload_read,
        wdw_val_4_2_reload_dout,
        wdw_val_4_2_reload_empty_n,
        wdw_val_4_2_reload_read,
        wdw_val_4_3_reload_dout,
        wdw_val_4_3_reload_empty_n,
        wdw_val_4_3_reload_read,
        wdw_val_4_4_reload_dout,
        wdw_val_4_4_reload_empty_n,
        wdw_val_4_4_reload_read,
        wdw_val_4_5_reload_dout,
        wdw_val_4_5_reload_empty_n,
        wdw_val_4_5_reload_read,
        wdw_val_4_6_reload_dout,
        wdw_val_4_6_reload_empty_n,
        wdw_val_4_6_reload_read,
        wdw_val_4_7_reload_dout,
        wdw_val_4_7_reload_empty_n,
        wdw_val_4_7_reload_read,
        wdw_val_4_8_reload_dout,
        wdw_val_4_8_reload_empty_n,
        wdw_val_4_8_reload_read,
        wdw_val_4_9_reload_dout,
        wdw_val_4_9_reload_empty_n,
        wdw_val_4_9_reload_read,
        wdw_val_5_0_reload_dout,
        wdw_val_5_0_reload_empty_n,
        wdw_val_5_0_reload_read,
        wdw_val_5_1_reload_dout,
        wdw_val_5_1_reload_empty_n,
        wdw_val_5_1_reload_read,
        wdw_val_5_2_reload_dout,
        wdw_val_5_2_reload_empty_n,
        wdw_val_5_2_reload_read,
        wdw_val_5_3_reload_dout,
        wdw_val_5_3_reload_empty_n,
        wdw_val_5_3_reload_read,
        wdw_val_5_4_reload_dout,
        wdw_val_5_4_reload_empty_n,
        wdw_val_5_4_reload_read,
        wdw_val_5_5_reload_dout,
        wdw_val_5_5_reload_empty_n,
        wdw_val_5_5_reload_read,
        wdw_val_5_6_reload_dout,
        wdw_val_5_6_reload_empty_n,
        wdw_val_5_6_reload_read,
        wdw_val_5_7_reload_dout,
        wdw_val_5_7_reload_empty_n,
        wdw_val_5_7_reload_read,
        wdw_val_5_8_reload_dout,
        wdw_val_5_8_reload_empty_n,
        wdw_val_5_8_reload_read,
        wdw_val_5_9_reload_dout,
        wdw_val_5_9_reload_empty_n,
        wdw_val_5_9_reload_read,
        wdw_val_6_0_reload_dout,
        wdw_val_6_0_reload_empty_n,
        wdw_val_6_0_reload_read,
        wdw_val_6_1_reload_dout,
        wdw_val_6_1_reload_empty_n,
        wdw_val_6_1_reload_read,
        wdw_val_6_2_reload_dout,
        wdw_val_6_2_reload_empty_n,
        wdw_val_6_2_reload_read,
        wdw_val_6_3_reload_dout,
        wdw_val_6_3_reload_empty_n,
        wdw_val_6_3_reload_read,
        wdw_val_6_4_reload_dout,
        wdw_val_6_4_reload_empty_n,
        wdw_val_6_4_reload_read,
        wdw_val_6_5_reload_dout,
        wdw_val_6_5_reload_empty_n,
        wdw_val_6_5_reload_read,
        wdw_val_6_6_reload_dout,
        wdw_val_6_6_reload_empty_n,
        wdw_val_6_6_reload_read,
        wdw_val_6_7_reload_dout,
        wdw_val_6_7_reload_empty_n,
        wdw_val_6_7_reload_read,
        wdw_val_6_8_reload_dout,
        wdw_val_6_8_reload_empty_n,
        wdw_val_6_8_reload_read,
        wdw_val_6_9_reload_dout,
        wdw_val_6_9_reload_empty_n,
        wdw_val_6_9_reload_read,
        wdw_val_7_0_reload_dout,
        wdw_val_7_0_reload_empty_n,
        wdw_val_7_0_reload_read,
        wdw_val_7_1_reload_dout,
        wdw_val_7_1_reload_empty_n,
        wdw_val_7_1_reload_read,
        wdw_val_7_2_reload_dout,
        wdw_val_7_2_reload_empty_n,
        wdw_val_7_2_reload_read,
        wdw_val_7_3_reload_dout,
        wdw_val_7_3_reload_empty_n,
        wdw_val_7_3_reload_read,
        wdw_val_7_4_reload_dout,
        wdw_val_7_4_reload_empty_n,
        wdw_val_7_4_reload_read,
        wdw_val_7_5_reload_dout,
        wdw_val_7_5_reload_empty_n,
        wdw_val_7_5_reload_read,
        wdw_val_7_6_reload_dout,
        wdw_val_7_6_reload_empty_n,
        wdw_val_7_6_reload_read,
        wdw_val_7_7_reload_dout,
        wdw_val_7_7_reload_empty_n,
        wdw_val_7_7_reload_read,
        wdw_val_7_8_reload_dout,
        wdw_val_7_8_reload_empty_n,
        wdw_val_7_8_reload_read,
        wdw_val_7_9_reload_dout,
        wdw_val_7_9_reload_empty_n,
        wdw_val_7_9_reload_read,
        wdw_val_8_0_reload_dout,
        wdw_val_8_0_reload_empty_n,
        wdw_val_8_0_reload_read,
        wdw_val_8_1_reload_dout,
        wdw_val_8_1_reload_empty_n,
        wdw_val_8_1_reload_read,
        wdw_val_8_2_reload_dout,
        wdw_val_8_2_reload_empty_n,
        wdw_val_8_2_reload_read,
        wdw_val_8_3_reload_dout,
        wdw_val_8_3_reload_empty_n,
        wdw_val_8_3_reload_read,
        wdw_val_8_4_reload_dout,
        wdw_val_8_4_reload_empty_n,
        wdw_val_8_4_reload_read,
        wdw_val_8_5_reload_dout,
        wdw_val_8_5_reload_empty_n,
        wdw_val_8_5_reload_read,
        wdw_val_8_6_reload_dout,
        wdw_val_8_6_reload_empty_n,
        wdw_val_8_6_reload_read,
        wdw_val_8_7_reload_dout,
        wdw_val_8_7_reload_empty_n,
        wdw_val_8_7_reload_read,
        wdw_val_8_8_reload_dout,
        wdw_val_8_8_reload_empty_n,
        wdw_val_8_8_reload_read,
        wdw_val_8_9_reload_dout,
        wdw_val_8_9_reload_empty_n,
        wdw_val_8_9_reload_read,
        wdw_val_9_0_reload_dout,
        wdw_val_9_0_reload_empty_n,
        wdw_val_9_0_reload_read,
        wdw_val_9_1_reload_dout,
        wdw_val_9_1_reload_empty_n,
        wdw_val_9_1_reload_read,
        wdw_val_9_2_reload_dout,
        wdw_val_9_2_reload_empty_n,
        wdw_val_9_2_reload_read,
        wdw_val_9_3_reload_dout,
        wdw_val_9_3_reload_empty_n,
        wdw_val_9_3_reload_read,
        wdw_val_9_4_reload_dout,
        wdw_val_9_4_reload_empty_n,
        wdw_val_9_4_reload_read,
        wdw_val_9_5_reload_dout,
        wdw_val_9_5_reload_empty_n,
        wdw_val_9_5_reload_read,
        wdw_val_9_6_reload_dout,
        wdw_val_9_6_reload_empty_n,
        wdw_val_9_6_reload_read,
        wdw_val_9_7_reload_dout,
        wdw_val_9_7_reload_empty_n,
        wdw_val_9_7_reload_read,
        wdw_val_9_9_reload_dout,
        wdw_val_9_9_reload_empty_n,
        wdw_val_9_9_reload_read,
        wdw_val_9_8_reload_dout,
        wdw_val_9_8_reload_empty_n,
        wdw_val_9_8_reload_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st66_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv10_4 = 10'b100;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv10_3 = 10'b11;
parameter    ap_const_lv10_3FF = 10'b1111111111;
parameter    ap_const_lv10_3FE = 10'b1111111110;
parameter    ap_const_lv11_7FD = 11'b11111111101;
parameter    ap_const_lv11_7FC = 11'b11111111100;
parameter    ap_const_lv11_7FB = 11'b11111111011;
parameter    ap_const_lv11_7FA = 11'b11111111010;
parameter    ap_const_lv11_7F9 = 11'b11111111001;
parameter    ap_const_lv11_7F8 = 11'b11111111000;
parameter    ap_const_lv11_7F7 = 11'b11111110111;
parameter    ap_const_lv11_7F6 = 11'b11111110110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv12_FFB = 12'b111111111011;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [9:0] heightloop_1_reload_dout;
input   heightloop_1_reload_empty_n;
output   heightloop_1_reload_read;
input  [10:0] widthloop_1_reload_dout;
input   widthloop_1_reload_empty_n;
output   widthloop_1_reload_read;
input  [9:0] rows;
input  [3:0] p_neg392_i_i_i2_cast_reload_dout;
input   p_neg392_i_i_i2_cast_reload_empty_n;
output   p_neg392_i_i_i2_cast_reload_read;
input  [9:0] p_neg392_i_i_i2_cast27809_reload_dout;
input   p_neg392_i_i_i2_cast27809_reload_empty_n;
output   p_neg392_i_i_i2_cast27809_reload_read;
input  [9:0] p_neg392_i_i_i2_reload_dout;
input   p_neg392_i_i_i2_reload_empty_n;
output   p_neg392_i_i_i2_reload_read;
input  [10:0] tmp_41_cast_reload_dout;
input   tmp_41_cast_reload_empty_n;
output   tmp_41_cast_reload_read;
input  [10:0] tmp_41_reload_dout;
input   tmp_41_reload_empty_n;
output   tmp_41_reload_read;
input  [10:0] cols;
input  [7:0] img_3_data_stream_0_V_dout;
input   img_3_data_stream_0_V_empty_n;
output   img_3_data_stream_0_V_read;
input  [0:0] p_neg392_i_i_i2_cast27810_reload_dout;
input   p_neg392_i_i_i2_cast27810_reload_empty_n;
output   p_neg392_i_i_i2_cast27810_reload_read;
output  [7:0] img_4_data_stream_0_V_din;
input   img_4_data_stream_0_V_full_n;
output   img_4_data_stream_0_V_write;
input  [7:0] wdw_val_0_0_reload_dout;
input   wdw_val_0_0_reload_empty_n;
output   wdw_val_0_0_reload_read;
input  [7:0] wdw_val_0_1_reload_dout;
input   wdw_val_0_1_reload_empty_n;
output   wdw_val_0_1_reload_read;
input  [7:0] wdw_val_0_2_reload_dout;
input   wdw_val_0_2_reload_empty_n;
output   wdw_val_0_2_reload_read;
input  [7:0] wdw_val_0_3_reload_dout;
input   wdw_val_0_3_reload_empty_n;
output   wdw_val_0_3_reload_read;
input  [7:0] wdw_val_0_4_reload_dout;
input   wdw_val_0_4_reload_empty_n;
output   wdw_val_0_4_reload_read;
input  [7:0] wdw_val_0_5_reload_dout;
input   wdw_val_0_5_reload_empty_n;
output   wdw_val_0_5_reload_read;
input  [7:0] wdw_val_0_6_reload_dout;
input   wdw_val_0_6_reload_empty_n;
output   wdw_val_0_6_reload_read;
input  [7:0] wdw_val_0_7_reload_dout;
input   wdw_val_0_7_reload_empty_n;
output   wdw_val_0_7_reload_read;
input  [7:0] wdw_val_0_8_reload_dout;
input   wdw_val_0_8_reload_empty_n;
output   wdw_val_0_8_reload_read;
input  [7:0] wdw_val_0_9_reload_dout;
input   wdw_val_0_9_reload_empty_n;
output   wdw_val_0_9_reload_read;
input  [7:0] wdw_val_1_0_reload_dout;
input   wdw_val_1_0_reload_empty_n;
output   wdw_val_1_0_reload_read;
input  [7:0] wdw_val_1_1_reload_dout;
input   wdw_val_1_1_reload_empty_n;
output   wdw_val_1_1_reload_read;
input  [7:0] wdw_val_1_2_reload_dout;
input   wdw_val_1_2_reload_empty_n;
output   wdw_val_1_2_reload_read;
input  [7:0] wdw_val_1_3_reload_dout;
input   wdw_val_1_3_reload_empty_n;
output   wdw_val_1_3_reload_read;
input  [7:0] wdw_val_1_4_reload_dout;
input   wdw_val_1_4_reload_empty_n;
output   wdw_val_1_4_reload_read;
input  [7:0] wdw_val_1_5_reload_dout;
input   wdw_val_1_5_reload_empty_n;
output   wdw_val_1_5_reload_read;
input  [7:0] wdw_val_1_6_reload_dout;
input   wdw_val_1_6_reload_empty_n;
output   wdw_val_1_6_reload_read;
input  [7:0] wdw_val_1_7_reload_dout;
input   wdw_val_1_7_reload_empty_n;
output   wdw_val_1_7_reload_read;
input  [7:0] wdw_val_1_8_reload_dout;
input   wdw_val_1_8_reload_empty_n;
output   wdw_val_1_8_reload_read;
input  [7:0] wdw_val_1_9_reload_dout;
input   wdw_val_1_9_reload_empty_n;
output   wdw_val_1_9_reload_read;
input  [7:0] wdw_val_2_0_reload_dout;
input   wdw_val_2_0_reload_empty_n;
output   wdw_val_2_0_reload_read;
input  [7:0] wdw_val_2_1_reload_dout;
input   wdw_val_2_1_reload_empty_n;
output   wdw_val_2_1_reload_read;
input  [7:0] wdw_val_2_2_reload_dout;
input   wdw_val_2_2_reload_empty_n;
output   wdw_val_2_2_reload_read;
input  [7:0] wdw_val_2_3_reload_dout;
input   wdw_val_2_3_reload_empty_n;
output   wdw_val_2_3_reload_read;
input  [7:0] wdw_val_2_4_reload_dout;
input   wdw_val_2_4_reload_empty_n;
output   wdw_val_2_4_reload_read;
input  [7:0] wdw_val_2_5_reload_dout;
input   wdw_val_2_5_reload_empty_n;
output   wdw_val_2_5_reload_read;
input  [7:0] wdw_val_2_6_reload_dout;
input   wdw_val_2_6_reload_empty_n;
output   wdw_val_2_6_reload_read;
input  [7:0] wdw_val_2_7_reload_dout;
input   wdw_val_2_7_reload_empty_n;
output   wdw_val_2_7_reload_read;
input  [7:0] wdw_val_2_8_reload_dout;
input   wdw_val_2_8_reload_empty_n;
output   wdw_val_2_8_reload_read;
input  [7:0] wdw_val_2_9_reload_dout;
input   wdw_val_2_9_reload_empty_n;
output   wdw_val_2_9_reload_read;
input  [7:0] wdw_val_3_0_reload_dout;
input   wdw_val_3_0_reload_empty_n;
output   wdw_val_3_0_reload_read;
input  [7:0] wdw_val_3_1_reload_dout;
input   wdw_val_3_1_reload_empty_n;
output   wdw_val_3_1_reload_read;
input  [7:0] wdw_val_3_2_reload_dout;
input   wdw_val_3_2_reload_empty_n;
output   wdw_val_3_2_reload_read;
input  [7:0] wdw_val_3_3_reload_dout;
input   wdw_val_3_3_reload_empty_n;
output   wdw_val_3_3_reload_read;
input  [7:0] wdw_val_3_4_reload_dout;
input   wdw_val_3_4_reload_empty_n;
output   wdw_val_3_4_reload_read;
input  [7:0] wdw_val_3_5_reload_dout;
input   wdw_val_3_5_reload_empty_n;
output   wdw_val_3_5_reload_read;
input  [7:0] wdw_val_3_6_reload_dout;
input   wdw_val_3_6_reload_empty_n;
output   wdw_val_3_6_reload_read;
input  [7:0] wdw_val_3_7_reload_dout;
input   wdw_val_3_7_reload_empty_n;
output   wdw_val_3_7_reload_read;
input  [7:0] wdw_val_3_8_reload_dout;
input   wdw_val_3_8_reload_empty_n;
output   wdw_val_3_8_reload_read;
input  [7:0] wdw_val_3_9_reload_dout;
input   wdw_val_3_9_reload_empty_n;
output   wdw_val_3_9_reload_read;
input  [7:0] wdw_val_4_0_reload_dout;
input   wdw_val_4_0_reload_empty_n;
output   wdw_val_4_0_reload_read;
input  [7:0] wdw_val_4_1_reload_dout;
input   wdw_val_4_1_reload_empty_n;
output   wdw_val_4_1_reload_read;
input  [7:0] wdw_val_4_2_reload_dout;
input   wdw_val_4_2_reload_empty_n;
output   wdw_val_4_2_reload_read;
input  [7:0] wdw_val_4_3_reload_dout;
input   wdw_val_4_3_reload_empty_n;
output   wdw_val_4_3_reload_read;
input  [7:0] wdw_val_4_4_reload_dout;
input   wdw_val_4_4_reload_empty_n;
output   wdw_val_4_4_reload_read;
input  [7:0] wdw_val_4_5_reload_dout;
input   wdw_val_4_5_reload_empty_n;
output   wdw_val_4_5_reload_read;
input  [7:0] wdw_val_4_6_reload_dout;
input   wdw_val_4_6_reload_empty_n;
output   wdw_val_4_6_reload_read;
input  [7:0] wdw_val_4_7_reload_dout;
input   wdw_val_4_7_reload_empty_n;
output   wdw_val_4_7_reload_read;
input  [7:0] wdw_val_4_8_reload_dout;
input   wdw_val_4_8_reload_empty_n;
output   wdw_val_4_8_reload_read;
input  [7:0] wdw_val_4_9_reload_dout;
input   wdw_val_4_9_reload_empty_n;
output   wdw_val_4_9_reload_read;
input  [7:0] wdw_val_5_0_reload_dout;
input   wdw_val_5_0_reload_empty_n;
output   wdw_val_5_0_reload_read;
input  [7:0] wdw_val_5_1_reload_dout;
input   wdw_val_5_1_reload_empty_n;
output   wdw_val_5_1_reload_read;
input  [7:0] wdw_val_5_2_reload_dout;
input   wdw_val_5_2_reload_empty_n;
output   wdw_val_5_2_reload_read;
input  [7:0] wdw_val_5_3_reload_dout;
input   wdw_val_5_3_reload_empty_n;
output   wdw_val_5_3_reload_read;
input  [7:0] wdw_val_5_4_reload_dout;
input   wdw_val_5_4_reload_empty_n;
output   wdw_val_5_4_reload_read;
input  [7:0] wdw_val_5_5_reload_dout;
input   wdw_val_5_5_reload_empty_n;
output   wdw_val_5_5_reload_read;
input  [7:0] wdw_val_5_6_reload_dout;
input   wdw_val_5_6_reload_empty_n;
output   wdw_val_5_6_reload_read;
input  [7:0] wdw_val_5_7_reload_dout;
input   wdw_val_5_7_reload_empty_n;
output   wdw_val_5_7_reload_read;
input  [7:0] wdw_val_5_8_reload_dout;
input   wdw_val_5_8_reload_empty_n;
output   wdw_val_5_8_reload_read;
input  [7:0] wdw_val_5_9_reload_dout;
input   wdw_val_5_9_reload_empty_n;
output   wdw_val_5_9_reload_read;
input  [7:0] wdw_val_6_0_reload_dout;
input   wdw_val_6_0_reload_empty_n;
output   wdw_val_6_0_reload_read;
input  [7:0] wdw_val_6_1_reload_dout;
input   wdw_val_6_1_reload_empty_n;
output   wdw_val_6_1_reload_read;
input  [7:0] wdw_val_6_2_reload_dout;
input   wdw_val_6_2_reload_empty_n;
output   wdw_val_6_2_reload_read;
input  [7:0] wdw_val_6_3_reload_dout;
input   wdw_val_6_3_reload_empty_n;
output   wdw_val_6_3_reload_read;
input  [7:0] wdw_val_6_4_reload_dout;
input   wdw_val_6_4_reload_empty_n;
output   wdw_val_6_4_reload_read;
input  [7:0] wdw_val_6_5_reload_dout;
input   wdw_val_6_5_reload_empty_n;
output   wdw_val_6_5_reload_read;
input  [7:0] wdw_val_6_6_reload_dout;
input   wdw_val_6_6_reload_empty_n;
output   wdw_val_6_6_reload_read;
input  [7:0] wdw_val_6_7_reload_dout;
input   wdw_val_6_7_reload_empty_n;
output   wdw_val_6_7_reload_read;
input  [7:0] wdw_val_6_8_reload_dout;
input   wdw_val_6_8_reload_empty_n;
output   wdw_val_6_8_reload_read;
input  [7:0] wdw_val_6_9_reload_dout;
input   wdw_val_6_9_reload_empty_n;
output   wdw_val_6_9_reload_read;
input  [7:0] wdw_val_7_0_reload_dout;
input   wdw_val_7_0_reload_empty_n;
output   wdw_val_7_0_reload_read;
input  [7:0] wdw_val_7_1_reload_dout;
input   wdw_val_7_1_reload_empty_n;
output   wdw_val_7_1_reload_read;
input  [7:0] wdw_val_7_2_reload_dout;
input   wdw_val_7_2_reload_empty_n;
output   wdw_val_7_2_reload_read;
input  [7:0] wdw_val_7_3_reload_dout;
input   wdw_val_7_3_reload_empty_n;
output   wdw_val_7_3_reload_read;
input  [7:0] wdw_val_7_4_reload_dout;
input   wdw_val_7_4_reload_empty_n;
output   wdw_val_7_4_reload_read;
input  [7:0] wdw_val_7_5_reload_dout;
input   wdw_val_7_5_reload_empty_n;
output   wdw_val_7_5_reload_read;
input  [7:0] wdw_val_7_6_reload_dout;
input   wdw_val_7_6_reload_empty_n;
output   wdw_val_7_6_reload_read;
input  [7:0] wdw_val_7_7_reload_dout;
input   wdw_val_7_7_reload_empty_n;
output   wdw_val_7_7_reload_read;
input  [7:0] wdw_val_7_8_reload_dout;
input   wdw_val_7_8_reload_empty_n;
output   wdw_val_7_8_reload_read;
input  [7:0] wdw_val_7_9_reload_dout;
input   wdw_val_7_9_reload_empty_n;
output   wdw_val_7_9_reload_read;
input  [7:0] wdw_val_8_0_reload_dout;
input   wdw_val_8_0_reload_empty_n;
output   wdw_val_8_0_reload_read;
input  [7:0] wdw_val_8_1_reload_dout;
input   wdw_val_8_1_reload_empty_n;
output   wdw_val_8_1_reload_read;
input  [7:0] wdw_val_8_2_reload_dout;
input   wdw_val_8_2_reload_empty_n;
output   wdw_val_8_2_reload_read;
input  [7:0] wdw_val_8_3_reload_dout;
input   wdw_val_8_3_reload_empty_n;
output   wdw_val_8_3_reload_read;
input  [7:0] wdw_val_8_4_reload_dout;
input   wdw_val_8_4_reload_empty_n;
output   wdw_val_8_4_reload_read;
input  [7:0] wdw_val_8_5_reload_dout;
input   wdw_val_8_5_reload_empty_n;
output   wdw_val_8_5_reload_read;
input  [7:0] wdw_val_8_6_reload_dout;
input   wdw_val_8_6_reload_empty_n;
output   wdw_val_8_6_reload_read;
input  [7:0] wdw_val_8_7_reload_dout;
input   wdw_val_8_7_reload_empty_n;
output   wdw_val_8_7_reload_read;
input  [7:0] wdw_val_8_8_reload_dout;
input   wdw_val_8_8_reload_empty_n;
output   wdw_val_8_8_reload_read;
input  [7:0] wdw_val_8_9_reload_dout;
input   wdw_val_8_9_reload_empty_n;
output   wdw_val_8_9_reload_read;
input  [7:0] wdw_val_9_0_reload_dout;
input   wdw_val_9_0_reload_empty_n;
output   wdw_val_9_0_reload_read;
input  [7:0] wdw_val_9_1_reload_dout;
input   wdw_val_9_1_reload_empty_n;
output   wdw_val_9_1_reload_read;
input  [7:0] wdw_val_9_2_reload_dout;
input   wdw_val_9_2_reload_empty_n;
output   wdw_val_9_2_reload_read;
input  [7:0] wdw_val_9_3_reload_dout;
input   wdw_val_9_3_reload_empty_n;
output   wdw_val_9_3_reload_read;
input  [7:0] wdw_val_9_4_reload_dout;
input   wdw_val_9_4_reload_empty_n;
output   wdw_val_9_4_reload_read;
input  [7:0] wdw_val_9_5_reload_dout;
input   wdw_val_9_5_reload_empty_n;
output   wdw_val_9_5_reload_read;
input  [7:0] wdw_val_9_6_reload_dout;
input   wdw_val_9_6_reload_empty_n;
output   wdw_val_9_6_reload_read;
input  [7:0] wdw_val_9_7_reload_dout;
input   wdw_val_9_7_reload_empty_n;
output   wdw_val_9_7_reload_read;
input  [7:0] wdw_val_9_9_reload_dout;
input   wdw_val_9_9_reload_empty_n;
output   wdw_val_9_9_reload_read;
input  [7:0] wdw_val_9_8_reload_dout;
input   wdw_val_9_8_reload_empty_n;
output   wdw_val_9_8_reload_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg heightloop_1_reload_read;
reg widthloop_1_reload_read;
reg p_neg392_i_i_i2_cast_reload_read;
reg p_neg392_i_i_i2_cast27809_reload_read;
reg p_neg392_i_i_i2_reload_read;
reg tmp_41_cast_reload_read;
reg tmp_41_reload_read;
reg img_3_data_stream_0_V_read;
reg p_neg392_i_i_i2_cast27810_reload_read;
reg img_4_data_stream_0_V_write;
reg wdw_val_0_0_reload_read;
reg wdw_val_0_1_reload_read;
reg wdw_val_0_2_reload_read;
reg wdw_val_0_3_reload_read;
reg wdw_val_0_4_reload_read;
reg wdw_val_0_5_reload_read;
reg wdw_val_0_6_reload_read;
reg wdw_val_0_7_reload_read;
reg wdw_val_0_8_reload_read;
reg wdw_val_0_9_reload_read;
reg wdw_val_1_0_reload_read;
reg wdw_val_1_1_reload_read;
reg wdw_val_1_2_reload_read;
reg wdw_val_1_3_reload_read;
reg wdw_val_1_4_reload_read;
reg wdw_val_1_5_reload_read;
reg wdw_val_1_6_reload_read;
reg wdw_val_1_7_reload_read;
reg wdw_val_1_8_reload_read;
reg wdw_val_1_9_reload_read;
reg wdw_val_2_0_reload_read;
reg wdw_val_2_1_reload_read;
reg wdw_val_2_2_reload_read;
reg wdw_val_2_3_reload_read;
reg wdw_val_2_4_reload_read;
reg wdw_val_2_5_reload_read;
reg wdw_val_2_6_reload_read;
reg wdw_val_2_7_reload_read;
reg wdw_val_2_8_reload_read;
reg wdw_val_2_9_reload_read;
reg wdw_val_3_0_reload_read;
reg wdw_val_3_1_reload_read;
reg wdw_val_3_2_reload_read;
reg wdw_val_3_3_reload_read;
reg wdw_val_3_4_reload_read;
reg wdw_val_3_5_reload_read;
reg wdw_val_3_6_reload_read;
reg wdw_val_3_7_reload_read;
reg wdw_val_3_8_reload_read;
reg wdw_val_3_9_reload_read;
reg wdw_val_4_0_reload_read;
reg wdw_val_4_1_reload_read;
reg wdw_val_4_2_reload_read;
reg wdw_val_4_3_reload_read;
reg wdw_val_4_4_reload_read;
reg wdw_val_4_5_reload_read;
reg wdw_val_4_6_reload_read;
reg wdw_val_4_7_reload_read;
reg wdw_val_4_8_reload_read;
reg wdw_val_4_9_reload_read;
reg wdw_val_5_0_reload_read;
reg wdw_val_5_1_reload_read;
reg wdw_val_5_2_reload_read;
reg wdw_val_5_3_reload_read;
reg wdw_val_5_4_reload_read;
reg wdw_val_5_5_reload_read;
reg wdw_val_5_6_reload_read;
reg wdw_val_5_7_reload_read;
reg wdw_val_5_8_reload_read;
reg wdw_val_5_9_reload_read;
reg wdw_val_6_0_reload_read;
reg wdw_val_6_1_reload_read;
reg wdw_val_6_2_reload_read;
reg wdw_val_6_3_reload_read;
reg wdw_val_6_4_reload_read;
reg wdw_val_6_5_reload_read;
reg wdw_val_6_6_reload_read;
reg wdw_val_6_7_reload_read;
reg wdw_val_6_8_reload_read;
reg wdw_val_6_9_reload_read;
reg wdw_val_7_0_reload_read;
reg wdw_val_7_1_reload_read;
reg wdw_val_7_2_reload_read;
reg wdw_val_7_3_reload_read;
reg wdw_val_7_4_reload_read;
reg wdw_val_7_5_reload_read;
reg wdw_val_7_6_reload_read;
reg wdw_val_7_7_reload_read;
reg wdw_val_7_8_reload_read;
reg wdw_val_7_9_reload_read;
reg wdw_val_8_0_reload_read;
reg wdw_val_8_1_reload_read;
reg wdw_val_8_2_reload_read;
reg wdw_val_8_3_reload_read;
reg wdw_val_8_4_reload_read;
reg wdw_val_8_5_reload_read;
reg wdw_val_8_6_reload_read;
reg wdw_val_8_7_reload_read;
reg wdw_val_8_8_reload_read;
reg wdw_val_8_9_reload_read;
reg wdw_val_9_0_reload_read;
reg wdw_val_9_1_reload_read;
reg wdw_val_9_2_reload_read;
reg wdw_val_9_3_reload_read;
reg wdw_val_9_4_reload_read;
reg wdw_val_9_5_reload_read;
reg wdw_val_9_6_reload_read;
reg wdw_val_9_7_reload_read;
reg wdw_val_9_9_reload_read;
reg wdw_val_9_8_reload_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
reg   [10:0] p_027_0_i_i_i_i_reg_1623;
reg    ap_sig_bdd_695;
reg   [9:0] p_neg392_i_i_i2_cast27809_reloa_reg_6863;
reg   [3:0] p_neg392_i_i_i2_cast_reload_rea_reg_6868;
reg   [10:0] tmp_41_reload_read_reg_6882;
reg   [10:0] widthloop_1_reload_read_reg_6887;
reg   [9:0] heightloop_1_reload_read_reg_6892;
wire   [11:0] tmp_4_fu_1634_p1;
wire   [10:0] tmp_5_fu_1638_p1;
wire   [10:0] y_6_5_cast_i_fu_1654_p1;
reg   [10:0] y_6_5_cast_i_reg_6914;
wire   [0:0] tmp_464_0_i_fu_1658_p2;
reg   [0:0] tmp_464_0_i_reg_6919;
wire   [0:0] tmp_464_0_1_i_fu_1664_p2;
reg   [0:0] tmp_464_0_1_i_reg_6924;
wire   [0:0] tmp_464_0_2_i_fu_1670_p2;
reg   [0:0] tmp_464_0_2_i_reg_6929;
wire   [0:0] tmp_464_0_3_i_fu_1676_p2;
reg   [0:0] tmp_464_0_3_i_reg_6934;
wire   [0:0] tmp_464_0_4_i_fu_1682_p2;
reg   [0:0] tmp_464_0_4_i_reg_6939;
wire   [0:0] tmp_464_0_5_i_fu_1688_p2;
reg   [0:0] tmp_464_0_5_i_reg_6944;
wire   [0:0] tmp_464_0_6_i_fu_1694_p2;
reg   [0:0] tmp_464_0_6_i_reg_6949;
wire   [0:0] tmp_464_0_7_i_fu_1700_p2;
reg   [0:0] tmp_464_0_7_i_reg_6954;
wire   [0:0] tmp_464_0_8_i_fu_1706_p2;
reg   [0:0] tmp_464_0_8_i_reg_6959;
wire   [0:0] tmp_464_0_9_i_fu_1712_p2;
reg   [0:0] tmp_464_0_9_i_reg_6964;
wire   [0:0] tmp_464_1_i_fu_1718_p2;
reg   [0:0] tmp_464_1_i_reg_6969;
wire   [0:0] tmp_464_1_1_i_fu_1724_p2;
reg   [0:0] tmp_464_1_1_i_reg_6974;
wire   [0:0] tmp_464_1_2_i_fu_1730_p2;
reg   [0:0] tmp_464_1_2_i_reg_6979;
wire   [0:0] tmp_464_1_3_i_fu_1736_p2;
reg   [0:0] tmp_464_1_3_i_reg_6984;
wire   [0:0] tmp_464_1_4_i_fu_1742_p2;
reg   [0:0] tmp_464_1_4_i_reg_6989;
wire   [0:0] tmp_464_1_5_i_fu_1748_p2;
reg   [0:0] tmp_464_1_5_i_reg_6994;
wire   [0:0] tmp_464_1_6_i_fu_1754_p2;
reg   [0:0] tmp_464_1_6_i_reg_6999;
wire   [0:0] tmp_464_1_7_i_fu_1760_p2;
reg   [0:0] tmp_464_1_7_i_reg_7004;
wire   [0:0] tmp_464_1_8_i_fu_1766_p2;
reg   [0:0] tmp_464_1_8_i_reg_7009;
wire   [0:0] tmp_464_1_9_i_fu_1772_p2;
reg   [0:0] tmp_464_1_9_i_reg_7014;
wire   [0:0] tmp_464_2_i_fu_1778_p2;
reg   [0:0] tmp_464_2_i_reg_7019;
wire   [0:0] tmp_464_2_1_i_fu_1784_p2;
reg   [0:0] tmp_464_2_1_i_reg_7024;
wire   [0:0] tmp_464_2_2_i_fu_1790_p2;
reg   [0:0] tmp_464_2_2_i_reg_7029;
wire   [0:0] tmp_464_2_3_i_fu_1796_p2;
reg   [0:0] tmp_464_2_3_i_reg_7034;
wire   [0:0] tmp_464_2_4_i_fu_1802_p2;
reg   [0:0] tmp_464_2_4_i_reg_7039;
wire   [0:0] tmp_464_2_5_i_fu_1808_p2;
reg   [0:0] tmp_464_2_5_i_reg_7044;
wire   [0:0] tmp_464_2_6_i_fu_1814_p2;
reg   [0:0] tmp_464_2_6_i_reg_7049;
wire   [0:0] tmp_464_2_7_i_fu_1820_p2;
reg   [0:0] tmp_464_2_7_i_reg_7054;
wire   [0:0] tmp_464_2_8_i_fu_1826_p2;
reg   [0:0] tmp_464_2_8_i_reg_7059;
wire   [0:0] tmp_464_2_9_i_fu_1832_p2;
reg   [0:0] tmp_464_2_9_i_reg_7064;
wire   [0:0] tmp_464_3_i_fu_1838_p2;
reg   [0:0] tmp_464_3_i_reg_7069;
wire   [0:0] tmp_464_3_1_i_fu_1844_p2;
reg   [0:0] tmp_464_3_1_i_reg_7074;
wire   [0:0] tmp_464_3_2_i_fu_1850_p2;
reg   [0:0] tmp_464_3_2_i_reg_7079;
wire   [0:0] tmp_464_3_3_i_fu_1856_p2;
reg   [0:0] tmp_464_3_3_i_reg_7084;
wire   [0:0] tmp_464_3_4_i_fu_1862_p2;
reg   [0:0] tmp_464_3_4_i_reg_7089;
wire   [0:0] tmp_464_3_5_i_fu_1868_p2;
reg   [0:0] tmp_464_3_5_i_reg_7094;
wire   [0:0] tmp_464_3_6_i_fu_1874_p2;
reg   [0:0] tmp_464_3_6_i_reg_7099;
wire   [0:0] tmp_464_3_7_i_fu_1880_p2;
reg   [0:0] tmp_464_3_7_i_reg_7104;
wire   [0:0] tmp_464_3_8_i_fu_1886_p2;
reg   [0:0] tmp_464_3_8_i_reg_7109;
wire   [0:0] tmp_464_3_9_i_fu_1892_p2;
reg   [0:0] tmp_464_3_9_i_reg_7114;
wire   [0:0] tmp_464_4_i_fu_1898_p2;
reg   [0:0] tmp_464_4_i_reg_7119;
wire   [0:0] tmp_464_4_1_i_fu_1904_p2;
reg   [0:0] tmp_464_4_1_i_reg_7124;
wire   [0:0] tmp_464_4_2_i_fu_1910_p2;
reg   [0:0] tmp_464_4_2_i_reg_7129;
wire   [0:0] tmp_464_4_3_i_fu_1916_p2;
reg   [0:0] tmp_464_4_3_i_reg_7134;
wire   [0:0] tmp_464_4_4_i_fu_1922_p2;
reg   [0:0] tmp_464_4_4_i_reg_7139;
wire   [0:0] tmp_464_4_5_i_fu_1928_p2;
reg   [0:0] tmp_464_4_5_i_reg_7144;
wire   [0:0] tmp_464_4_6_i_fu_1934_p2;
reg   [0:0] tmp_464_4_6_i_reg_7149;
wire   [0:0] tmp_464_4_7_i_fu_1940_p2;
reg   [0:0] tmp_464_4_7_i_reg_7154;
wire   [0:0] tmp_464_4_8_i_fu_1946_p2;
reg   [0:0] tmp_464_4_8_i_reg_7159;
wire   [0:0] tmp_464_4_9_i_fu_1952_p2;
reg   [0:0] tmp_464_4_9_i_reg_7164;
wire   [0:0] tmp_464_5_i_fu_1958_p2;
reg   [0:0] tmp_464_5_i_reg_7169;
wire   [0:0] tmp_464_5_1_i_fu_1964_p2;
reg   [0:0] tmp_464_5_1_i_reg_7174;
wire   [0:0] tmp_464_5_2_i_fu_1970_p2;
reg   [0:0] tmp_464_5_2_i_reg_7179;
wire   [0:0] tmp_464_5_3_i_fu_1976_p2;
reg   [0:0] tmp_464_5_3_i_reg_7184;
wire   [0:0] tmp_464_5_4_i_fu_1982_p2;
reg   [0:0] tmp_464_5_4_i_reg_7189;
wire   [0:0] tmp_464_5_5_i_fu_1988_p2;
reg   [0:0] tmp_464_5_5_i_reg_7194;
wire   [0:0] tmp_464_5_6_i_fu_1994_p2;
reg   [0:0] tmp_464_5_6_i_reg_7199;
wire   [0:0] tmp_464_5_7_i_fu_2000_p2;
reg   [0:0] tmp_464_5_7_i_reg_7204;
wire   [0:0] tmp_464_5_8_i_fu_2006_p2;
reg   [0:0] tmp_464_5_8_i_reg_7209;
wire   [0:0] tmp_464_5_9_i_fu_2012_p2;
reg   [0:0] tmp_464_5_9_i_reg_7214;
wire   [0:0] tmp_464_6_i_fu_2018_p2;
reg   [0:0] tmp_464_6_i_reg_7219;
wire   [0:0] tmp_464_6_1_i_fu_2024_p2;
reg   [0:0] tmp_464_6_1_i_reg_7224;
wire   [0:0] tmp_464_6_2_i_fu_2030_p2;
reg   [0:0] tmp_464_6_2_i_reg_7229;
wire   [0:0] tmp_464_6_3_i_fu_2036_p2;
reg   [0:0] tmp_464_6_3_i_reg_7234;
wire   [0:0] tmp_464_6_4_i_fu_2042_p2;
reg   [0:0] tmp_464_6_4_i_reg_7239;
wire   [0:0] tmp_464_6_5_i_fu_2048_p2;
reg   [0:0] tmp_464_6_5_i_reg_7244;
wire   [0:0] tmp_464_6_6_i_fu_2054_p2;
reg   [0:0] tmp_464_6_6_i_reg_7249;
wire   [0:0] tmp_464_6_7_i_fu_2060_p2;
reg   [0:0] tmp_464_6_7_i_reg_7254;
wire   [0:0] tmp_464_6_8_i_fu_2066_p2;
reg   [0:0] tmp_464_6_8_i_reg_7259;
wire   [0:0] tmp_464_6_9_i_fu_2072_p2;
reg   [0:0] tmp_464_6_9_i_reg_7264;
wire   [0:0] tmp_464_7_i_fu_2078_p2;
reg   [0:0] tmp_464_7_i_reg_7269;
wire   [0:0] tmp_464_7_1_i_fu_2084_p2;
reg   [0:0] tmp_464_7_1_i_reg_7274;
wire   [0:0] tmp_464_7_2_i_fu_2090_p2;
reg   [0:0] tmp_464_7_2_i_reg_7279;
wire   [0:0] tmp_464_7_3_i_fu_2096_p2;
reg   [0:0] tmp_464_7_3_i_reg_7284;
wire   [0:0] tmp_464_7_4_i_fu_2102_p2;
reg   [0:0] tmp_464_7_4_i_reg_7289;
wire   [0:0] tmp_464_7_5_i_fu_2108_p2;
reg   [0:0] tmp_464_7_5_i_reg_7294;
wire   [0:0] tmp_464_7_6_i_fu_2114_p2;
reg   [0:0] tmp_464_7_6_i_reg_7299;
wire   [0:0] tmp_464_7_7_i_fu_2120_p2;
reg   [0:0] tmp_464_7_7_i_reg_7304;
wire   [0:0] tmp_464_7_8_i_fu_2126_p2;
reg   [0:0] tmp_464_7_8_i_reg_7309;
wire   [0:0] tmp_464_7_9_i_fu_2132_p2;
reg   [0:0] tmp_464_7_9_i_reg_7314;
wire   [0:0] tmp_464_8_i_fu_2138_p2;
reg   [0:0] tmp_464_8_i_reg_7319;
wire   [0:0] tmp_464_8_1_i_fu_2144_p2;
reg   [0:0] tmp_464_8_1_i_reg_7324;
wire   [0:0] tmp_464_8_2_i_fu_2150_p2;
reg   [0:0] tmp_464_8_2_i_reg_7329;
wire   [0:0] tmp_464_8_3_i_fu_2156_p2;
reg   [0:0] tmp_464_8_3_i_reg_7334;
wire   [0:0] tmp_464_8_4_i_fu_2162_p2;
reg   [0:0] tmp_464_8_4_i_reg_7339;
wire   [0:0] tmp_464_8_5_i_fu_2168_p2;
reg   [0:0] tmp_464_8_5_i_reg_7344;
wire   [0:0] tmp_464_8_6_i_fu_2174_p2;
reg   [0:0] tmp_464_8_6_i_reg_7349;
wire   [0:0] tmp_464_8_7_i_fu_2180_p2;
reg   [0:0] tmp_464_8_7_i_reg_7354;
wire   [0:0] tmp_464_8_8_i_fu_2186_p2;
reg   [0:0] tmp_464_8_8_i_reg_7359;
wire   [0:0] tmp_464_8_9_i_fu_2192_p2;
reg   [0:0] tmp_464_8_9_i_reg_7364;
wire   [0:0] tmp_464_9_i_fu_2198_p2;
reg   [0:0] tmp_464_9_i_reg_7369;
wire   [0:0] tmp_464_9_1_i_fu_2204_p2;
reg   [0:0] tmp_464_9_1_i_reg_7374;
wire   [0:0] tmp_464_9_2_i_fu_2210_p2;
reg   [0:0] tmp_464_9_2_i_reg_7379;
wire   [0:0] tmp_464_9_3_i_fu_2216_p2;
reg   [0:0] tmp_464_9_3_i_reg_7384;
wire   [0:0] tmp_464_9_4_i_fu_2222_p2;
reg   [0:0] tmp_464_9_4_i_reg_7389;
wire   [0:0] tmp_464_9_5_i_fu_2228_p2;
reg   [0:0] tmp_464_9_5_i_reg_7394;
wire   [0:0] tmp_464_9_6_i_fu_2234_p2;
reg   [0:0] tmp_464_9_6_i_reg_7399;
wire   [0:0] tmp_464_9_7_i_fu_2240_p2;
reg   [0:0] tmp_464_9_7_i_reg_7404;
wire   [0:0] tmp_464_9_8_i_fu_2246_p2;
reg   [0:0] tmp_464_9_8_i_reg_7409;
wire   [0:0] tmp_464_9_9_i_fu_2252_p2;
reg   [0:0] tmp_464_9_9_i_reg_7414;
wire   [3:0] tmp_fu_2258_p1;
reg   [3:0] tmp_reg_7419;
wire   [3:0] tmp_2_fu_2262_p1;
reg   [3:0] tmp_2_reg_7424;
wire   [0:0] exitcond1_fu_2270_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_925;
wire   [9:0] i_V_fu_2275_p2;
reg   [9:0] i_V_reg_7435;
wire   [0:0] tmp_107_i_fu_2281_p2;
reg   [0:0] tmp_107_i_reg_7440;
wire   [0:0] tmp_330_not_i_fu_2286_p2;
reg   [0:0] tmp_330_not_i_reg_7444;
wire   [0:0] tmp_363_i_fu_2292_p2;
reg   [0:0] tmp_363_i_reg_7449;
wire   [0:0] tmp_412_i_fu_2298_p2;
reg   [0:0] tmp_412_i_reg_7454;
wire   [0:0] tmp_412_5_i_fu_2304_p2;
reg   [0:0] tmp_412_5_i_reg_7458;
wire   [0:0] tmp_412_6_i_fu_2309_p2;
reg   [0:0] tmp_412_6_i_reg_7462;
wire   [0:0] tmp_412_7_i_fu_2315_p2;
reg   [0:0] tmp_412_7_i_reg_7466;
wire   [0:0] tmp_412_8_i_fu_2321_p2;
reg   [0:0] tmp_412_8_i_reg_7470;
wire   [0:0] tmp_412_9_i_fu_2327_p2;
reg   [0:0] tmp_412_9_i_reg_7474;
wire   [0:0] tmp_4431_i_fu_2333_p2;
reg   [0:0] tmp_4431_i_reg_7478;
wire   [3:0] row_assign_42_i_fu_2360_p2;
reg   [3:0] row_assign_42_i_reg_7492;
wire   [3:0] row_assign_42_1_t_i_fu_2387_p2;
reg   [3:0] row_assign_42_1_t_i_reg_7497;
wire   [3:0] row_assign_42_2_t_i_fu_2418_p2;
reg   [3:0] row_assign_42_2_t_i_reg_7502;
wire   [3:0] row_assign_42_3_t_i_fu_2446_p2;
reg   [3:0] row_assign_42_3_t_i_reg_7507;
wire   [3:0] row_assign_42_4_t_i_fu_2474_p2;
reg   [3:0] row_assign_42_4_t_i_reg_7512;
wire   [3:0] row_assign_42_5_t_i_fu_2502_p2;
reg   [3:0] row_assign_42_5_t_i_reg_7517;
wire   [3:0] row_assign_42_6_t_i_fu_2530_p2;
reg   [3:0] row_assign_42_6_t_i_reg_7522;
wire   [3:0] row_assign_42_7_t_i_fu_2558_p2;
reg   [3:0] row_assign_42_7_t_i_reg_7527;
wire   [3:0] row_assign_42_8_t_i_fu_2586_p2;
reg   [3:0] row_assign_42_8_t_i_reg_7532;
wire   [3:0] row_assign_42_9_t_i_fu_2649_p2;
reg   [3:0] row_assign_42_9_t_i_reg_7537;
wire   [0:0] exitcond_fu_2658_p2;
reg   [0:0] exitcond_reg_7542;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_979;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it1;
reg   [0:0] or_cond_i_i_i_i_i_reg_7556;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1;
reg    ap_sig_bdd_1003;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg    ap_reg_ppiten_pp0_it54 = 1'b0;
reg    ap_reg_ppiten_pp0_it55 = 1'b0;
reg    ap_reg_ppiten_pp0_it56 = 1'b0;
reg    ap_reg_ppiten_pp0_it57 = 1'b0;
reg    ap_reg_ppiten_pp0_it58 = 1'b0;
reg    ap_reg_ppiten_pp0_it59 = 1'b0;
reg    ap_reg_ppiten_pp0_it60 = 1'b0;
reg    ap_reg_ppiten_pp0_it61 = 1'b0;
reg   [0:0] or_cond_i_i_i4_i_reg_7580;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it61;
reg    ap_sig_bdd_1131;
reg    ap_reg_ppiten_pp0_it62 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it21;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it22;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it23;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it24;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it25;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it26;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it27;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it28;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it29;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it30;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it31;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it32;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it33;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it34;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it35;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it36;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it37;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it38;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it39;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it40;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it41;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it42;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it43;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it44;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it45;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it46;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it47;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it48;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it49;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it50;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it51;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it52;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it53;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it54;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7542_pp0_it55;
wire   [10:0] j_V_fu_2663_p2;
wire   [10:0] tmp_48_fu_2681_p1;
reg   [10:0] tmp_48_reg_7551;
wire   [0:0] or_cond_i_i_i_i_i_fu_2704_p2;
reg   [0:0] tmp_50_reg_7561;
wire   [0:0] brmerge8_i_fu_2718_p2;
reg   [0:0] brmerge8_i_reg_7566;
reg   [0:0] ap_reg_ppstg_brmerge8_i_reg_7566_pp0_it1;
wire   [0:0] or_cond_i_i_i4_i_fu_2723_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it22;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it23;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it24;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it25;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it26;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it27;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it28;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it29;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it30;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it31;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it32;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it33;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it34;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it35;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it36;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it37;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it38;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it39;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it40;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it41;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it42;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it43;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it44;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it45;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it46;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it47;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it48;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it49;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it50;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it51;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it52;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it53;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it54;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it55;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it56;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it57;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it58;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it59;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it60;
reg   [10:0] k_buf_0_val_10_1_i_addr_reg_7584;
wire   [3:0] col_assign_7_t_i_fu_2758_p2;
reg   [3:0] col_assign_7_t_i_reg_7590;
reg   [10:0] k_buf_0_val_11_1_i_addr_reg_7604;
reg   [10:0] k_buf_0_val_12_1_i_addr_reg_7610;
reg   [10:0] k_buf_0_val_13_1_i_addr_reg_7616;
reg   [10:0] k_buf_0_val_14_1_i_addr_reg_7622;
reg   [10:0] k_buf_0_val_15_1_i_addr_reg_7628;
reg   [10:0] k_buf_0_val_16_1_i_addr_reg_7634;
reg   [10:0] k_buf_0_val_17_1_i_addr_reg_7640;
reg   [10:0] k_buf_0_val_18_1_i_addr_reg_7646;
reg   [10:0] k_buf_0_val_19_1_i_addr_reg_7652;
reg   [7:0] src_kernel_win_0_val_0_2_1_reg_7658;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it54;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it55;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it56;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it59;
reg   [7:0] src_kernel_win_0_val_0_1_1_reg_7665;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it54;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it55;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it56;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it60;
reg   [7:0] src_kernel_win_0_val_9_7_1_reg_7671;
reg   [7:0] src_kernel_win_0_val_9_6_1_reg_7676;
reg   [7:0] src_kernel_win_0_val_9_5_1_reg_7682;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_5_1_reg_7682_pp0_it3;
reg   [7:0] src_kernel_win_0_val_9_4_1_reg_7688;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_4_1_reg_7688_pp0_it3;
wire   [7:0] src_kernel_win_0_val_0_0_fu_3209_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_7694;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it54;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it55;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it56;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it60;
wire   [7:0] src_kernel_win_0_val_1_0_fu_3241_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_7700;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it54;
wire   [7:0] src_kernel_win_0_val_2_0_fu_3273_p3;
reg   [7:0] src_kernel_win_0_val_2_0_reg_7707;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it48;
wire   [7:0] src_kernel_win_0_val_3_0_fu_3305_p3;
reg   [7:0] src_kernel_win_0_val_3_0_reg_7714;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it42;
wire   [7:0] src_kernel_win_0_val_4_0_fu_3337_p3;
reg   [7:0] src_kernel_win_0_val_4_0_reg_7721;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it36;
wire   [7:0] src_kernel_win_0_val_5_0_fu_3369_p3;
reg   [7:0] src_kernel_win_0_val_5_0_reg_7728;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it30;
wire   [7:0] src_kernel_win_0_val_6_0_fu_3401_p3;
reg   [7:0] src_kernel_win_0_val_6_0_reg_7735;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it24;
wire   [7:0] src_kernel_win_0_val_7_0_fu_3433_p3;
reg   [7:0] src_kernel_win_0_val_7_0_reg_7742;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it18;
wire   [7:0] src_kernel_win_0_val_8_0_fu_3465_p3;
reg   [7:0] src_kernel_win_0_val_8_0_reg_7749;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it12;
wire   [7:0] src_kernel_win_0_val_9_0_fu_3497_p3;
reg   [7:0] src_kernel_win_0_val_9_0_reg_7756;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it6;
reg   [7:0] src_kernel_win_0_val_9_1_lo_1_reg_7762;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7762_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7762_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7762_pp0_it5;
reg   [7:0] src_kernel_win_0_val_9_2_lo_1_reg_7768;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7768_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7768_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7768_pp0_it5;
reg   [7:0] src_kernel_win_0_val_9_3_lo_1_reg_7774;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7774_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7774_pp0_it4;
wire   [7:0] p_059_i_i_i_3_0_1_i_fu_3537_p3;
reg   [7:0] p_059_i_i_i_3_0_1_i_reg_7780;
wire   [0:0] tmp_466_0_2_i_fu_3544_p2;
reg   [0:0] tmp_466_0_2_i_reg_7786;
wire   [7:0] p_059_i_i_i_3_0_3_i_fu_3637_p3;
reg   [7:0] p_059_i_i_i_3_0_3_i_reg_7791;
wire   [7:0] p_059_i_i_i_3_0_4_i_fu_3654_p3;
reg   [7:0] p_059_i_i_i_3_0_4_i_reg_7798;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_4_fu_3665_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_4_reg_7803;
wire   [7:0] p_059_i_i_i_3_0_6_i_fu_3689_p3;
reg   [7:0] p_059_i_i_i_3_0_6_i_reg_7808;
wire   [0:0] tmp_466_0_7_i_fu_3696_p2;
reg   [0:0] tmp_466_0_7_i_reg_7814;
wire   [7:0] p_059_i_i_i_3_0_8_i_fu_3724_p3;
reg   [7:0] p_059_i_i_i_3_0_8_i_reg_7819;
wire   [7:0] p_059_i_i_i_3_0_9_i_fu_3741_p3;
reg   [7:0] p_059_i_i_i_3_0_9_i_reg_7826;
reg   [7:0] src_kernel_win_0_val_8_1_lo_1_reg_7833;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it12;
reg   [7:0] src_kernel_win_0_val_8_2_lo_1_reg_7839;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7839_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7839_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7839_pp0_it11;
reg   [7:0] src_kernel_win_0_val_8_3_lo_1_reg_7845;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7845_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7845_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_4_lo_1_reg_7851;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7851_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7851_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_5_lo_1_reg_7857;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_1_reg_7857_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_6_lo_1_reg_7863;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_1_reg_7863_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_7_lo_1_reg_7869;
wire   [7:0] p_059_i_i_i_3_1_i_fu_3786_p3;
reg   [7:0] p_059_i_i_i_3_1_i_reg_7875;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_1_fu_3798_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_1_reg_7880;
wire   [7:0] p_059_i_i_i_3_1_2_i_fu_3891_p3;
reg   [7:0] p_059_i_i_i_3_1_2_i_reg_7885;
wire   [0:0] tmp_466_1_3_i_fu_3898_p2;
reg   [0:0] tmp_466_1_3_i_reg_7891;
wire   [7:0] p_059_i_i_i_3_1_4_i_fu_3926_p3;
reg   [7:0] p_059_i_i_i_3_1_4_i_reg_7896;
wire   [7:0] p_059_i_i_i_3_1_5_i_fu_3943_p3;
reg   [7:0] p_059_i_i_i_3_1_5_i_reg_7903;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_6_fu_3954_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_6_reg_7908;
wire   [7:0] p_059_i_i_i_3_1_7_i_fu_3978_p3;
reg   [7:0] p_059_i_i_i_3_1_7_i_reg_7913;
wire   [0:0] tmp_466_1_8_i_fu_3985_p2;
reg   [0:0] tmp_466_1_8_i_reg_7919;
wire   [7:0] p_059_i_i_i_3_1_9_i_fu_4013_p3;
reg   [7:0] p_059_i_i_i_3_1_9_i_reg_7924;
reg   [7:0] src_kernel_win_0_val_7_1_lo_1_reg_7931;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it18;
reg   [7:0] src_kernel_win_0_val_7_2_lo_1_reg_7937;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7937_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7937_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7937_pp0_it17;
reg   [7:0] src_kernel_win_0_val_7_3_lo_1_reg_7943;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7943_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7943_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_4_lo_1_reg_7949;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7949_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7949_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_5_lo_1_reg_7955;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_1_reg_7955_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_6_lo_1_reg_7961;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_1_reg_7961_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_7_lo_1_reg_7967;
wire   [7:0] p_059_i_i_i_3_2_i_fu_4059_p3;
reg   [7:0] p_059_i_i_i_3_2_i_reg_7973;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_1_fu_4071_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_1_reg_7978;
wire   [7:0] p_059_i_i_i_3_2_2_i_fu_4164_p3;
reg   [7:0] p_059_i_i_i_3_2_2_i_reg_7983;
wire   [0:0] tmp_466_2_3_i_fu_4171_p2;
reg   [0:0] tmp_466_2_3_i_reg_7989;
wire   [7:0] p_059_i_i_i_3_2_4_i_fu_4199_p3;
reg   [7:0] p_059_i_i_i_3_2_4_i_reg_7994;
wire   [7:0] p_059_i_i_i_3_2_5_i_fu_4216_p3;
reg   [7:0] p_059_i_i_i_3_2_5_i_reg_8001;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_6_fu_4227_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_6_reg_8006;
wire   [7:0] p_059_i_i_i_3_2_7_i_fu_4251_p3;
reg   [7:0] p_059_i_i_i_3_2_7_i_reg_8011;
wire   [0:0] tmp_466_2_8_i_fu_4258_p2;
reg   [0:0] tmp_466_2_8_i_reg_8017;
wire   [7:0] p_059_i_i_i_3_2_9_i_fu_4286_p3;
reg   [7:0] p_059_i_i_i_3_2_9_i_reg_8022;
reg   [7:0] src_kernel_win_0_val_6_1_lo_1_reg_8029;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it24;
reg   [7:0] src_kernel_win_0_val_6_2_lo_1_reg_8035;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8035_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8035_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8035_pp0_it23;
reg   [7:0] src_kernel_win_0_val_6_3_lo_1_reg_8041;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8041_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8041_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_4_lo_1_reg_8047;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8047_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8047_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_5_lo_1_reg_8053;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_1_reg_8053_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_6_lo_1_reg_8059;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_1_reg_8059_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_7_lo_1_reg_8065;
wire   [7:0] p_059_i_i_i_3_3_i_fu_4332_p3;
reg   [7:0] p_059_i_i_i_3_3_i_reg_8071;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_1_fu_4344_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_1_reg_8076;
wire   [7:0] p_059_i_i_i_3_3_2_i_fu_4437_p3;
reg   [7:0] p_059_i_i_i_3_3_2_i_reg_8081;
wire   [0:0] tmp_466_3_3_i_fu_4444_p2;
reg   [0:0] tmp_466_3_3_i_reg_8087;
wire   [7:0] p_059_i_i_i_3_3_4_i_fu_4472_p3;
reg   [7:0] p_059_i_i_i_3_3_4_i_reg_8092;
wire   [7:0] p_059_i_i_i_3_3_5_i_fu_4489_p3;
reg   [7:0] p_059_i_i_i_3_3_5_i_reg_8099;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_6_fu_4500_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_6_reg_8104;
wire   [7:0] p_059_i_i_i_3_3_7_i_fu_4524_p3;
reg   [7:0] p_059_i_i_i_3_3_7_i_reg_8109;
wire   [0:0] tmp_466_3_8_i_fu_4531_p2;
reg   [0:0] tmp_466_3_8_i_reg_8115;
wire   [7:0] p_059_i_i_i_3_3_9_i_fu_4559_p3;
reg   [7:0] p_059_i_i_i_3_3_9_i_reg_8120;
reg   [7:0] src_kernel_win_0_val_5_1_lo_1_reg_8127;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it30;
reg   [7:0] src_kernel_win_0_val_5_2_lo_1_reg_8133;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8133_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8133_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8133_pp0_it29;
reg   [7:0] src_kernel_win_0_val_5_3_lo_1_reg_8139;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8139_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8139_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_4_lo_1_reg_8145;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8145_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8145_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_5_lo_1_reg_8151;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_1_reg_8151_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_6_lo_1_reg_8157;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_1_reg_8157_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_7_lo_1_reg_8163;
wire   [7:0] p_059_i_i_i_3_4_i_fu_4605_p3;
reg   [7:0] p_059_i_i_i_3_4_i_reg_8169;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_1_fu_4617_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_1_reg_8174;
wire   [7:0] p_059_i_i_i_3_4_2_i_fu_4710_p3;
reg   [7:0] p_059_i_i_i_3_4_2_i_reg_8179;
wire   [0:0] tmp_466_4_3_i_fu_4717_p2;
reg   [0:0] tmp_466_4_3_i_reg_8185;
wire   [7:0] p_059_i_i_i_3_4_4_i_fu_4745_p3;
reg   [7:0] p_059_i_i_i_3_4_4_i_reg_8190;
wire   [7:0] p_059_i_i_i_3_4_5_i_fu_4762_p3;
reg   [7:0] p_059_i_i_i_3_4_5_i_reg_8197;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_6_fu_4773_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_6_reg_8202;
wire   [7:0] p_059_i_i_i_3_4_7_i_fu_4797_p3;
reg   [7:0] p_059_i_i_i_3_4_7_i_reg_8207;
wire   [0:0] tmp_466_4_8_i_fu_4804_p2;
reg   [0:0] tmp_466_4_8_i_reg_8213;
wire   [7:0] p_059_i_i_i_3_4_9_i_fu_4832_p3;
reg   [7:0] p_059_i_i_i_3_4_9_i_reg_8218;
reg   [7:0] src_kernel_win_0_val_4_1_lo_1_reg_8225;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it36;
reg   [7:0] src_kernel_win_0_val_4_2_lo_1_reg_8231;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8231_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8231_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8231_pp0_it35;
reg   [7:0] src_kernel_win_0_val_4_3_lo_1_reg_8237;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8237_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8237_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_4_lo_1_reg_8243;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8243_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8243_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_5_lo_1_reg_8249;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_1_reg_8249_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_6_lo_1_reg_8255;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_1_reg_8255_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_7_lo_1_reg_8261;
wire   [7:0] p_059_i_i_i_3_5_i_fu_4878_p3;
reg   [7:0] p_059_i_i_i_3_5_i_reg_8267;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_1_fu_4890_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_1_reg_8272;
wire   [7:0] p_059_i_i_i_3_5_2_i_fu_4983_p3;
reg   [7:0] p_059_i_i_i_3_5_2_i_reg_8277;
wire   [0:0] tmp_466_5_3_i_fu_4990_p2;
reg   [0:0] tmp_466_5_3_i_reg_8283;
wire   [7:0] p_059_i_i_i_3_5_4_i_fu_5018_p3;
reg   [7:0] p_059_i_i_i_3_5_4_i_reg_8288;
wire   [7:0] p_059_i_i_i_3_5_5_i_fu_5035_p3;
reg   [7:0] p_059_i_i_i_3_5_5_i_reg_8295;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_6_fu_5046_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_6_reg_8300;
wire   [7:0] p_059_i_i_i_3_5_7_i_fu_5070_p3;
reg   [7:0] p_059_i_i_i_3_5_7_i_reg_8305;
wire   [0:0] tmp_466_5_8_i_fu_5077_p2;
reg   [0:0] tmp_466_5_8_i_reg_8311;
wire   [7:0] p_059_i_i_i_3_5_9_i_fu_5105_p3;
reg   [7:0] p_059_i_i_i_3_5_9_i_reg_8316;
reg   [7:0] src_kernel_win_0_val_3_1_lo_1_reg_8323;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it42;
reg   [7:0] src_kernel_win_0_val_3_2_lo_1_reg_8329;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8329_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8329_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8329_pp0_it41;
reg   [7:0] src_kernel_win_0_val_3_3_lo_1_reg_8335;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8335_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8335_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_4_lo_1_reg_8341;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8341_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8341_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_5_lo_1_reg_8347;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_1_reg_8347_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_6_lo_1_reg_8353;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_1_reg_8353_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_7_lo_1_reg_8359;
wire   [7:0] p_059_i_i_i_3_6_i_fu_5151_p3;
reg   [7:0] p_059_i_i_i_3_6_i_reg_8365;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_1_fu_5163_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_1_reg_8370;
wire   [7:0] p_059_i_i_i_3_6_2_i_fu_5256_p3;
reg   [7:0] p_059_i_i_i_3_6_2_i_reg_8375;
wire   [0:0] tmp_466_6_3_i_fu_5263_p2;
reg   [0:0] tmp_466_6_3_i_reg_8381;
wire   [7:0] p_059_i_i_i_3_6_4_i_fu_5291_p3;
reg   [7:0] p_059_i_i_i_3_6_4_i_reg_8386;
wire   [7:0] p_059_i_i_i_3_6_5_i_fu_5308_p3;
reg   [7:0] p_059_i_i_i_3_6_5_i_reg_8393;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_6_fu_5319_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_6_reg_8398;
wire   [7:0] p_059_i_i_i_3_6_7_i_fu_5343_p3;
reg   [7:0] p_059_i_i_i_3_6_7_i_reg_8403;
wire   [0:0] tmp_466_6_8_i_fu_5350_p2;
reg   [0:0] tmp_466_6_8_i_reg_8409;
wire   [7:0] p_059_i_i_i_3_6_9_i_fu_5378_p3;
reg   [7:0] p_059_i_i_i_3_6_9_i_reg_8414;
reg   [7:0] src_kernel_win_0_val_2_1_lo_1_reg_8421;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it48;
reg   [7:0] src_kernel_win_0_val_2_2_lo_1_reg_8427;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8427_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8427_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8427_pp0_it47;
reg   [7:0] src_kernel_win_0_val_2_3_lo_1_reg_8433;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8433_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8433_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_4_lo_1_reg_8439;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8439_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8439_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_5_lo_1_reg_8445;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_1_reg_8445_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_6_lo_1_reg_8451;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_1_reg_8451_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_7_lo_1_reg_8457;
wire   [7:0] p_059_i_i_i_3_7_i_fu_5424_p3;
reg   [7:0] p_059_i_i_i_3_7_i_reg_8463;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_1_fu_5436_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_1_reg_8468;
wire   [7:0] p_059_i_i_i_3_7_2_i_fu_5529_p3;
reg   [7:0] p_059_i_i_i_3_7_2_i_reg_8473;
wire   [0:0] tmp_466_7_3_i_fu_5536_p2;
reg   [0:0] tmp_466_7_3_i_reg_8479;
wire   [7:0] p_059_i_i_i_3_7_4_i_fu_5564_p3;
reg   [7:0] p_059_i_i_i_3_7_4_i_reg_8484;
wire   [7:0] p_059_i_i_i_3_7_5_i_fu_5581_p3;
reg   [7:0] p_059_i_i_i_3_7_5_i_reg_8491;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_6_fu_5592_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_6_reg_8496;
wire   [7:0] p_059_i_i_i_3_7_7_i_fu_5616_p3;
reg   [7:0] p_059_i_i_i_3_7_7_i_reg_8501;
wire   [0:0] tmp_466_7_8_i_fu_5623_p2;
reg   [0:0] tmp_466_7_8_i_reg_8507;
wire   [7:0] p_059_i_i_i_3_7_9_i_fu_5651_p3;
reg   [7:0] p_059_i_i_i_3_7_9_i_reg_8512;
reg   [7:0] src_kernel_win_0_val_1_1_lo_1_reg_8519;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it54;
reg   [7:0] src_kernel_win_0_val_1_2_lo_1_reg_8525;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8525_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8525_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8525_pp0_it53;
reg   [7:0] src_kernel_win_0_val_1_3_lo_1_reg_8531;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8531_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8531_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_4_lo_1_reg_8537;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8537_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8537_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_5_lo_1_reg_8543;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_1_reg_8543_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_6_lo_1_reg_8549;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_1_reg_8549_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_7_lo_1_reg_8555;
wire   [7:0] p_059_i_i_i_3_8_i_fu_5697_p3;
reg   [7:0] p_059_i_i_i_3_8_i_reg_8561;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_1_fu_5709_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_1_reg_8566;
wire   [7:0] p_059_i_i_i_3_8_2_i_fu_5802_p3;
reg   [7:0] p_059_i_i_i_3_8_2_i_reg_8571;
wire   [0:0] tmp_466_8_3_i_fu_5809_p2;
reg   [0:0] tmp_466_8_3_i_reg_8577;
wire   [7:0] p_059_i_i_i_3_8_4_i_fu_5837_p3;
reg   [7:0] p_059_i_i_i_3_8_4_i_reg_8582;
wire   [7:0] p_059_i_i_i_3_8_5_i_fu_5854_p3;
reg   [7:0] p_059_i_i_i_3_8_5_i_reg_8589;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_6_fu_5865_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_6_reg_8594;
wire   [7:0] p_059_i_i_i_3_8_7_i_fu_5889_p3;
reg   [7:0] p_059_i_i_i_3_8_7_i_reg_8599;
wire   [0:0] tmp_466_8_8_i_fu_5896_p2;
reg   [0:0] tmp_466_8_8_i_reg_8605;
wire   [7:0] p_059_i_i_i_3_8_9_i_fu_5924_p3;
reg   [7:0] p_059_i_i_i_3_8_9_i_reg_8610;
reg   [7:0] src_kernel_win_0_val_0_3_lo_1_reg_8617;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8617_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8617_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_4_lo_1_reg_8623;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8623_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8623_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_5_lo_1_reg_8629;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_1_reg_8629_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_6_lo_1_reg_8635;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_1_reg_8635_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_7_lo_1_reg_8641;
wire   [7:0] p_059_i_i_i_3_9_i_fu_5964_p3;
reg   [7:0] p_059_i_i_i_3_9_i_reg_8647;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_1_fu_5976_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_1_reg_8652;
wire   [7:0] p_059_i_i_i_3_9_2_i_fu_6053_p3;
reg   [7:0] p_059_i_i_i_3_9_2_i_reg_8657;
wire   [0:0] tmp_466_9_3_i_fu_6060_p2;
reg   [0:0] tmp_466_9_3_i_reg_8663;
wire   [7:0] p_059_i_i_i_3_9_4_i_fu_6088_p3;
reg   [7:0] p_059_i_i_i_3_9_4_i_reg_8668;
wire   [7:0] p_059_i_i_i_3_9_5_i_fu_6105_p3;
reg   [7:0] p_059_i_i_i_3_9_5_i_reg_8675;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_6_fu_6116_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_6_reg_8680;
wire   [7:0] p_059_i_i_i_3_9_7_i_fu_6140_p3;
reg   [7:0] p_059_i_i_i_3_9_7_i_reg_8685;
wire   [0:0] tmp_466_9_8_i_fu_6147_p2;
reg   [0:0] tmp_466_9_8_i_reg_8691;
wire   [7:0] tmp_41_fu_6175_p3;
reg   [7:0] tmp_41_reg_8696;
wire   [10:0] k_buf_0_val_10_1_i_address0;
reg    k_buf_0_val_10_1_i_ce0;
wire   [7:0] k_buf_0_val_10_1_i_q0;
wire   [10:0] k_buf_0_val_10_1_i_address1;
reg    k_buf_0_val_10_1_i_ce1;
reg    k_buf_0_val_10_1_i_we1;
wire   [7:0] k_buf_0_val_10_1_i_d1;
wire   [10:0] k_buf_0_val_11_1_i_address0;
reg    k_buf_0_val_11_1_i_ce0;
wire   [7:0] k_buf_0_val_11_1_i_q0;
wire   [10:0] k_buf_0_val_11_1_i_address1;
reg    k_buf_0_val_11_1_i_ce1;
reg    k_buf_0_val_11_1_i_we1;
reg   [7:0] k_buf_0_val_11_1_i_d1;
wire   [10:0] k_buf_0_val_12_1_i_address0;
reg    k_buf_0_val_12_1_i_ce0;
wire   [7:0] k_buf_0_val_12_1_i_q0;
wire   [10:0] k_buf_0_val_12_1_i_address1;
reg    k_buf_0_val_12_1_i_ce1;
reg    k_buf_0_val_12_1_i_we1;
reg   [7:0] k_buf_0_val_12_1_i_d1;
wire   [10:0] k_buf_0_val_13_1_i_address0;
reg    k_buf_0_val_13_1_i_ce0;
wire   [7:0] k_buf_0_val_13_1_i_q0;
wire   [10:0] k_buf_0_val_13_1_i_address1;
reg    k_buf_0_val_13_1_i_ce1;
reg    k_buf_0_val_13_1_i_we1;
reg   [7:0] k_buf_0_val_13_1_i_d1;
wire   [10:0] k_buf_0_val_14_1_i_address0;
reg    k_buf_0_val_14_1_i_ce0;
wire   [7:0] k_buf_0_val_14_1_i_q0;
wire   [10:0] k_buf_0_val_14_1_i_address1;
reg    k_buf_0_val_14_1_i_ce1;
reg    k_buf_0_val_14_1_i_we1;
reg   [7:0] k_buf_0_val_14_1_i_d1;
wire   [10:0] k_buf_0_val_15_1_i_address0;
reg    k_buf_0_val_15_1_i_ce0;
wire   [7:0] k_buf_0_val_15_1_i_q0;
wire   [10:0] k_buf_0_val_15_1_i_address1;
reg    k_buf_0_val_15_1_i_ce1;
reg    k_buf_0_val_15_1_i_we1;
reg   [7:0] k_buf_0_val_15_1_i_d1;
wire   [10:0] k_buf_0_val_16_1_i_address0;
reg    k_buf_0_val_16_1_i_ce0;
wire   [7:0] k_buf_0_val_16_1_i_q0;
wire   [10:0] k_buf_0_val_16_1_i_address1;
reg    k_buf_0_val_16_1_i_ce1;
reg    k_buf_0_val_16_1_i_we1;
reg   [7:0] k_buf_0_val_16_1_i_d1;
wire   [10:0] k_buf_0_val_17_1_i_address0;
reg    k_buf_0_val_17_1_i_ce0;
wire   [7:0] k_buf_0_val_17_1_i_q0;
wire   [10:0] k_buf_0_val_17_1_i_address1;
reg    k_buf_0_val_17_1_i_ce1;
reg    k_buf_0_val_17_1_i_we1;
reg   [7:0] k_buf_0_val_17_1_i_d1;
wire   [10:0] k_buf_0_val_18_1_i_address0;
reg    k_buf_0_val_18_1_i_ce0;
wire   [7:0] k_buf_0_val_18_1_i_q0;
wire   [10:0] k_buf_0_val_18_1_i_address1;
reg    k_buf_0_val_18_1_i_ce1;
reg    k_buf_0_val_18_1_i_we1;
reg   [7:0] k_buf_0_val_18_1_i_d1;
wire   [10:0] k_buf_0_val_19_1_i_address0;
reg    k_buf_0_val_19_1_i_ce0;
wire   [7:0] k_buf_0_val_19_1_i_q0;
wire   [10:0] k_buf_0_val_19_1_i_address1;
reg    k_buf_0_val_19_1_i_ce1;
reg    k_buf_0_val_19_1_i_we1;
reg   [7:0] k_buf_0_val_19_1_i_d1;
reg   [9:0] p_014_0_i_i_i_i_reg_1612;
reg    ap_sig_cseq_ST_st66_fsm_3;
reg    ap_sig_bdd_2861;
wire   [63:0] tmp_122_i_fu_2740_p1;
reg   [7:0] src_kernel_win_0_val_0_3_fu_340;
reg   [7:0] src_kernel_win_0_val_0_2_fu_344;
reg   [7:0] src_kernel_win_0_val_0_1_fu_348;
reg   [7:0] src_kernel_win_0_val_0_4_fu_352;
reg   [7:0] src_kernel_win_0_val_0_5_fu_356;
reg   [7:0] src_kernel_win_0_val_0_6_fu_360;
reg   [7:0] src_kernel_win_0_val_0_7_fu_364;
reg   [7:0] src_kernel_win_0_val_0_8_fu_368;
reg   [7:0] src_kernel_win_0_val_0_9_fu_372;
reg   [7:0] src_kernel_win_0_val_1_1_fu_376;
reg   [7:0] src_kernel_win_0_val_1_2_fu_380;
reg   [7:0] src_kernel_win_0_val_1_3_fu_384;
reg   [7:0] src_kernel_win_0_val_1_4_fu_388;
reg   [7:0] src_kernel_win_0_val_1_5_fu_392;
reg   [7:0] src_kernel_win_0_val_1_6_fu_396;
reg   [7:0] src_kernel_win_0_val_1_7_fu_400;
reg   [7:0] src_kernel_win_0_val_1_8_fu_404;
reg   [7:0] src_kernel_win_0_val_1_9_fu_408;
reg   [7:0] src_kernel_win_0_val_2_1_fu_412;
reg   [7:0] src_kernel_win_0_val_2_2_fu_416;
reg   [7:0] src_kernel_win_0_val_2_3_fu_420;
reg   [7:0] src_kernel_win_0_val_2_4_fu_424;
reg   [7:0] src_kernel_win_0_val_2_5_fu_428;
reg   [7:0] src_kernel_win_0_val_2_6_fu_432;
reg   [7:0] src_kernel_win_0_val_2_7_fu_436;
reg   [7:0] src_kernel_win_0_val_2_8_fu_440;
reg   [7:0] src_kernel_win_0_val_2_9_fu_444;
reg   [7:0] src_kernel_win_0_val_3_1_fu_448;
reg   [7:0] src_kernel_win_0_val_3_2_fu_452;
reg   [7:0] src_kernel_win_0_val_3_3_fu_456;
reg   [7:0] src_kernel_win_0_val_3_4_fu_460;
reg   [7:0] src_kernel_win_0_val_3_5_fu_464;
reg   [7:0] src_kernel_win_0_val_3_6_fu_468;
reg   [7:0] src_kernel_win_0_val_3_7_fu_472;
reg   [7:0] src_kernel_win_0_val_3_8_fu_476;
reg   [7:0] src_kernel_win_0_val_3_9_fu_480;
reg   [7:0] src_kernel_win_0_val_4_1_fu_484;
reg   [7:0] src_kernel_win_0_val_4_2_fu_488;
reg   [7:0] src_kernel_win_0_val_4_3_fu_492;
reg   [7:0] src_kernel_win_0_val_4_4_fu_496;
reg   [7:0] src_kernel_win_0_val_4_5_fu_500;
reg   [7:0] src_kernel_win_0_val_4_6_fu_504;
reg   [7:0] src_kernel_win_0_val_4_7_fu_508;
reg   [7:0] src_kernel_win_0_val_4_8_fu_512;
reg   [7:0] src_kernel_win_0_val_4_9_fu_516;
reg   [7:0] src_kernel_win_0_val_9_9_fu_520;
reg   [7:0] src_kernel_win_0_val_5_1_fu_524;
reg   [7:0] src_kernel_win_0_val_5_2_fu_528;
reg   [7:0] src_kernel_win_0_val_5_3_fu_532;
reg   [7:0] src_kernel_win_0_val_5_4_fu_536;
reg   [7:0] src_kernel_win_0_val_5_5_fu_540;
reg   [7:0] src_kernel_win_0_val_5_6_fu_544;
reg   [7:0] src_kernel_win_0_val_5_7_fu_548;
reg   [7:0] src_kernel_win_0_val_5_8_fu_552;
reg   [7:0] src_kernel_win_0_val_5_9_fu_556;
reg   [7:0] src_kernel_win_0_val_9_8_fu_560;
reg   [7:0] src_kernel_win_0_val_6_1_fu_564;
reg   [7:0] src_kernel_win_0_val_6_2_fu_568;
reg   [7:0] src_kernel_win_0_val_6_3_fu_572;
reg   [7:0] src_kernel_win_0_val_6_4_fu_576;
reg   [7:0] src_kernel_win_0_val_6_5_fu_580;
reg   [7:0] src_kernel_win_0_val_6_6_fu_584;
reg   [7:0] src_kernel_win_0_val_6_7_fu_588;
reg   [7:0] src_kernel_win_0_val_6_8_fu_592;
reg   [7:0] src_kernel_win_0_val_6_9_fu_596;
reg   [7:0] src_kernel_win_0_val_9_7_fu_600;
reg   [7:0] src_kernel_win_0_val_7_1_fu_604;
reg   [7:0] src_kernel_win_0_val_7_2_fu_608;
reg   [7:0] src_kernel_win_0_val_7_3_fu_612;
reg   [7:0] src_kernel_win_0_val_7_4_fu_616;
reg   [7:0] src_kernel_win_0_val_7_5_fu_620;
reg   [7:0] src_kernel_win_0_val_7_6_fu_624;
reg   [7:0] src_kernel_win_0_val_7_7_fu_628;
reg   [7:0] src_kernel_win_0_val_7_8_fu_632;
reg   [7:0] src_kernel_win_0_val_7_9_fu_636;
reg   [7:0] src_kernel_win_0_val_9_6_fu_640;
reg   [7:0] src_kernel_win_0_val_8_1_fu_644;
reg   [7:0] src_kernel_win_0_val_8_2_fu_648;
reg   [7:0] src_kernel_win_0_val_8_3_fu_652;
reg   [7:0] src_kernel_win_0_val_8_4_fu_656;
reg   [7:0] src_kernel_win_0_val_8_5_fu_660;
reg   [7:0] src_kernel_win_0_val_8_6_fu_664;
reg   [7:0] src_kernel_win_0_val_8_7_fu_668;
reg   [7:0] src_kernel_win_0_val_8_8_fu_672;
reg   [7:0] src_kernel_win_0_val_8_9_fu_676;
reg   [7:0] src_kernel_win_0_val_9_5_fu_680;
reg   [7:0] src_kernel_win_0_val_9_1_fu_684;
reg   [7:0] src_kernel_win_0_val_9_2_fu_688;
reg   [7:0] src_kernel_win_0_val_9_3_fu_692;
reg   [7:0] src_kernel_win_0_val_9_4_fu_696;
reg   [7:0] right_border_buf_0_val_9_0_fu_700;
wire   [7:0] col_buf_0_val_9_0_fu_3127_p3;
reg   [7:0] right_border_buf_0_val_8_0_fu_704;
wire   [7:0] col_buf_0_val_8_0_fu_3095_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_708;
wire   [7:0] col_buf_0_val_0_0_fu_2839_p3;
reg   [7:0] right_border_buf_0_val_7_0_fu_712;
wire   [7:0] col_buf_0_val_7_0_fu_3063_p3;
reg   [7:0] right_border_buf_0_val_6_0_fu_716;
wire   [7:0] col_buf_0_val_6_0_fu_3031_p3;
reg   [7:0] right_border_buf_0_val_5_0_fu_720;
wire   [7:0] col_buf_0_val_5_0_fu_2999_p3;
reg   [7:0] right_border_buf_0_val_4_0_fu_724;
wire   [7:0] col_buf_0_val_4_0_fu_2967_p3;
reg   [7:0] right_border_buf_0_val_3_0_fu_728;
wire   [7:0] col_buf_0_val_3_0_fu_2935_p3;
reg   [7:0] right_border_buf_0_val_2_0_fu_732;
wire   [7:0] col_buf_0_val_2_0_fu_2903_p3;
reg   [7:0] right_border_buf_0_val_1_0_fu_736;
wire   [7:0] col_buf_0_val_1_0_fu_2871_p3;
wire   [0:0] tmp_399_5_i_fu_1642_p2;
wire   [0:0] y_6_5_i_fu_1648_p2;
wire   [10:0] tmp_102_cast27801_i_fu_2266_p1;
wire   [9:0] tmp_4461_i_fu_2338_p2;
wire   [0:0] tmp_4481_i_fu_2344_p2;
wire   [3:0] tmp_6_fu_2349_p1;
wire   [3:0] tmp_3_fu_2353_p3;
wire   [9:0] p_assign_22_1_i_fu_2365_p2;
wire   [0:0] tmp_448_1_i_fu_2371_p2;
wire   [3:0] tmp_7_fu_2376_p1;
wire   [3:0] tmp_8_fu_2380_p3;
wire   [10:0] p_assign_22_2_i_fu_2392_p2;
wire   [0:0] tmp_448_2_i_fu_2398_p2;
wire   [3:0] tmp_9_fu_2403_p1;
wire   [3:0] tmp_10_fu_2407_p1;
wire   [3:0] tmp_s_fu_2410_p3;
wire   [10:0] p_assign_22_3_i_fu_2423_p2;
wire   [0:0] tmp_448_3_i_fu_2429_p2;
wire   [3:0] tmp_11_fu_2434_p1;
wire   [3:0] tmp_1_fu_2438_p3;
wire   [10:0] p_assign_22_4_i_fu_2451_p2;
wire   [0:0] tmp_448_4_i_fu_2457_p2;
wire   [3:0] tmp_12_fu_2462_p1;
wire   [3:0] tmp_13_fu_2466_p3;
wire   [10:0] p_assign_22_5_i_fu_2479_p2;
wire   [0:0] tmp_448_5_i_fu_2485_p2;
wire   [3:0] tmp_24_fu_2490_p1;
wire   [3:0] tmp_25_fu_2494_p3;
wire   [10:0] p_assign_22_6_i_fu_2507_p2;
wire   [0:0] tmp_448_6_i_fu_2513_p2;
wire   [3:0] tmp_27_fu_2518_p1;
wire   [3:0] tmp_36_fu_2522_p3;
wire   [10:0] p_assign_22_7_i_fu_2535_p2;
wire   [0:0] tmp_448_7_i_fu_2541_p2;
wire   [3:0] tmp_37_fu_2546_p1;
wire   [3:0] tmp_42_fu_2550_p3;
wire   [10:0] p_assign_22_8_i_fu_2563_p2;
wire   [0:0] tmp_448_8_i_fu_2569_p2;
wire   [3:0] tmp_43_fu_2574_p1;
wire   [3:0] tmp_44_fu_2578_p3;
wire   [10:0] p_assign_22_9_i_fu_2591_p2;
wire   [0:0] tmp_45_fu_2597_p3;
wire   [0:0] tmp_448_9_i_fu_2611_p2;
wire   [0:0] rev_fu_2605_p2;
wire   [0:0] tmp_46_fu_2622_p3;
wire   [0:0] or_cond_i411_i_i_i_9_i_fu_2616_p2;
wire   [3:0] tmp_47_fu_2630_p1;
wire   [3:0] tmp_38_fu_2634_p3;
wire   [3:0] tmp_39_fu_2641_p3;
wire   [11:0] tmp_109_cast27800_i_fu_2654_p1;
wire   [11:0] ImagLoc_x_fu_2675_p2;
wire   [0:0] tmp_49_fu_2685_p3;
wire   [0:0] tmp_117_i_fu_2699_p2;
wire   [0:0] rev8_fu_2693_p2;
wire   [0:0] tmp_114_i_fu_2669_p2;
wire   [10:0] p_assign_1_fu_2728_p3;
wire   [10:0] x_fu_2734_p3;
wire   [3:0] tmp_51_fu_2754_p1;
wire   [7:0] tmp_14_fu_2814_p12;
wire   [7:0] tmp_15_fu_2846_p12;
wire   [7:0] tmp_16_fu_2878_p12;
wire   [7:0] tmp_17_fu_2910_p12;
wire   [7:0] tmp_18_fu_2942_p12;
wire   [7:0] tmp_19_fu_2974_p12;
wire   [7:0] tmp_20_fu_3006_p12;
wire   [7:0] tmp_21_fu_3038_p12;
wire   [7:0] tmp_22_fu_3070_p12;
wire   [7:0] tmp_23_fu_3102_p12;
wire   [7:0] tmp_26_fu_3184_p12;
wire   [7:0] tmp_28_fu_3216_p12;
wire   [7:0] tmp_29_fu_3248_p12;
wire   [7:0] tmp_30_fu_3280_p12;
wire   [7:0] tmp_31_fu_3312_p12;
wire   [7:0] tmp_32_fu_3344_p12;
wire   [7:0] tmp_33_fu_3376_p12;
wire   [7:0] tmp_34_fu_3408_p12;
wire   [7:0] tmp_35_fu_3440_p12;
wire   [7:0] tmp_40_fu_3472_p12;
wire   [7:0] p_temp_3_0_i_fu_3516_p3;
wire   [0:0] tmp_466_0_1_i_fu_3523_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_s_fu_3529_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_1_fu_3614_p3;
wire   [7:0] p_059_i_i_i_3_0_2_i_fu_3619_p3;
wire   [0:0] tmp_466_0_3_i_fu_3625_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_2_fu_3630_p3;
wire   [0:0] tmp_466_0_4_i_fu_3644_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_3_fu_3648_p3;
wire   [0:0] tmp_466_0_5_i_fu_3660_p2;
wire   [7:0] p_059_i_i_i_3_0_5_i_fu_3672_p3;
wire   [0:0] tmp_466_0_6_i_fu_3677_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_5_fu_3682_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_6_fu_3701_p3;
wire   [7:0] p_059_i_i_i_3_0_7_i_fu_3706_p3;
wire   [0:0] tmp_466_0_8_i_fu_3712_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_7_fu_3717_p3;
wire   [0:0] tmp_466_0_9_i_fu_3731_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_8_fu_3735_p3;
wire   [0:0] tmp_466_1_i_fu_3774_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_s_fu_3779_p3;
wire   [0:0] tmp_466_1_1_i_fu_3792_p2;
wire   [7:0] p_059_i_i_i_3_1_1_i_fu_3874_p3;
wire   [0:0] tmp_466_1_2_i_fu_3879_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_2_fu_3884_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_3_fu_3903_p3;
wire   [7:0] p_059_i_i_i_3_1_3_i_fu_3908_p3;
wire   [0:0] tmp_466_1_4_i_fu_3914_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_4_fu_3919_p3;
wire   [0:0] tmp_466_1_5_i_fu_3933_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_5_fu_3937_p3;
wire   [0:0] tmp_466_1_6_i_fu_3949_p2;
wire   [7:0] p_059_i_i_i_3_1_6_i_fu_3961_p3;
wire   [0:0] tmp_466_1_7_i_fu_3966_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_7_fu_3971_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_8_fu_3990_p3;
wire   [7:0] p_059_i_i_i_3_1_8_i_fu_3995_p3;
wire   [0:0] tmp_466_1_9_i_fu_4001_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_9_fu_4006_p3;
wire   [0:0] tmp_466_2_i_fu_4047_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_s_fu_4052_p3;
wire   [0:0] tmp_466_2_1_i_fu_4065_p2;
wire   [7:0] p_059_i_i_i_3_2_1_i_fu_4147_p3;
wire   [0:0] tmp_466_2_2_i_fu_4152_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_2_fu_4157_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_3_fu_4176_p3;
wire   [7:0] p_059_i_i_i_3_2_3_i_fu_4181_p3;
wire   [0:0] tmp_466_2_4_i_fu_4187_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_4_fu_4192_p3;
wire   [0:0] tmp_466_2_5_i_fu_4206_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_5_fu_4210_p3;
wire   [0:0] tmp_466_2_6_i_fu_4222_p2;
wire   [7:0] p_059_i_i_i_3_2_6_i_fu_4234_p3;
wire   [0:0] tmp_466_2_7_i_fu_4239_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_7_fu_4244_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_8_fu_4263_p3;
wire   [7:0] p_059_i_i_i_3_2_8_i_fu_4268_p3;
wire   [0:0] tmp_466_2_9_i_fu_4274_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_9_fu_4279_p3;
wire   [0:0] tmp_466_3_i_fu_4320_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_s_fu_4325_p3;
wire   [0:0] tmp_466_3_1_i_fu_4338_p2;
wire   [7:0] p_059_i_i_i_3_3_1_i_fu_4420_p3;
wire   [0:0] tmp_466_3_2_i_fu_4425_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_2_fu_4430_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_3_fu_4449_p3;
wire   [7:0] p_059_i_i_i_3_3_3_i_fu_4454_p3;
wire   [0:0] tmp_466_3_4_i_fu_4460_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_4_fu_4465_p3;
wire   [0:0] tmp_466_3_5_i_fu_4479_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_5_fu_4483_p3;
wire   [0:0] tmp_466_3_6_i_fu_4495_p2;
wire   [7:0] p_059_i_i_i_3_3_6_i_fu_4507_p3;
wire   [0:0] tmp_466_3_7_i_fu_4512_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_7_fu_4517_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_8_fu_4536_p3;
wire   [7:0] p_059_i_i_i_3_3_8_i_fu_4541_p3;
wire   [0:0] tmp_466_3_9_i_fu_4547_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_9_fu_4552_p3;
wire   [0:0] tmp_466_4_i_fu_4593_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_s_fu_4598_p3;
wire   [0:0] tmp_466_4_1_i_fu_4611_p2;
wire   [7:0] p_059_i_i_i_3_4_1_i_fu_4693_p3;
wire   [0:0] tmp_466_4_2_i_fu_4698_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_2_fu_4703_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_3_fu_4722_p3;
wire   [7:0] p_059_i_i_i_3_4_3_i_fu_4727_p3;
wire   [0:0] tmp_466_4_4_i_fu_4733_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_4_fu_4738_p3;
wire   [0:0] tmp_466_4_5_i_fu_4752_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_5_fu_4756_p3;
wire   [0:0] tmp_466_4_6_i_fu_4768_p2;
wire   [7:0] p_059_i_i_i_3_4_6_i_fu_4780_p3;
wire   [0:0] tmp_466_4_7_i_fu_4785_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_7_fu_4790_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_8_fu_4809_p3;
wire   [7:0] p_059_i_i_i_3_4_8_i_fu_4814_p3;
wire   [0:0] tmp_466_4_9_i_fu_4820_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_9_fu_4825_p3;
wire   [0:0] tmp_466_5_i_fu_4866_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_s_fu_4871_p3;
wire   [0:0] tmp_466_5_1_i_fu_4884_p2;
wire   [7:0] p_059_i_i_i_3_5_1_i_fu_4966_p3;
wire   [0:0] tmp_466_5_2_i_fu_4971_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_2_fu_4976_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_3_fu_4995_p3;
wire   [7:0] p_059_i_i_i_3_5_3_i_fu_5000_p3;
wire   [0:0] tmp_466_5_4_i_fu_5006_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_4_fu_5011_p3;
wire   [0:0] tmp_466_5_5_i_fu_5025_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_5_fu_5029_p3;
wire   [0:0] tmp_466_5_6_i_fu_5041_p2;
wire   [7:0] p_059_i_i_i_3_5_6_i_fu_5053_p3;
wire   [0:0] tmp_466_5_7_i_fu_5058_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_7_fu_5063_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_8_fu_5082_p3;
wire   [7:0] p_059_i_i_i_3_5_8_i_fu_5087_p3;
wire   [0:0] tmp_466_5_9_i_fu_5093_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_9_fu_5098_p3;
wire   [0:0] tmp_466_6_i_fu_5139_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_s_fu_5144_p3;
wire   [0:0] tmp_466_6_1_i_fu_5157_p2;
wire   [7:0] p_059_i_i_i_3_6_1_i_fu_5239_p3;
wire   [0:0] tmp_466_6_2_i_fu_5244_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_2_fu_5249_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_3_fu_5268_p3;
wire   [7:0] p_059_i_i_i_3_6_3_i_fu_5273_p3;
wire   [0:0] tmp_466_6_4_i_fu_5279_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_4_fu_5284_p3;
wire   [0:0] tmp_466_6_5_i_fu_5298_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_5_fu_5302_p3;
wire   [0:0] tmp_466_6_6_i_fu_5314_p2;
wire   [7:0] p_059_i_i_i_3_6_6_i_fu_5326_p3;
wire   [0:0] tmp_466_6_7_i_fu_5331_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_7_fu_5336_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_8_fu_5355_p3;
wire   [7:0] p_059_i_i_i_3_6_8_i_fu_5360_p3;
wire   [0:0] tmp_466_6_9_i_fu_5366_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_9_fu_5371_p3;
wire   [0:0] tmp_466_7_i_fu_5412_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_s_fu_5417_p3;
wire   [0:0] tmp_466_7_1_i_fu_5430_p2;
wire   [7:0] p_059_i_i_i_3_7_1_i_fu_5512_p3;
wire   [0:0] tmp_466_7_2_i_fu_5517_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_2_fu_5522_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_3_fu_5541_p3;
wire   [7:0] p_059_i_i_i_3_7_3_i_fu_5546_p3;
wire   [0:0] tmp_466_7_4_i_fu_5552_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_4_fu_5557_p3;
wire   [0:0] tmp_466_7_5_i_fu_5571_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_5_fu_5575_p3;
wire   [0:0] tmp_466_7_6_i_fu_5587_p2;
wire   [7:0] p_059_i_i_i_3_7_6_i_fu_5599_p3;
wire   [0:0] tmp_466_7_7_i_fu_5604_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_7_fu_5609_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_8_fu_5628_p3;
wire   [7:0] p_059_i_i_i_3_7_8_i_fu_5633_p3;
wire   [0:0] tmp_466_7_9_i_fu_5639_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_9_fu_5644_p3;
wire   [0:0] tmp_466_8_i_fu_5685_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_s_fu_5690_p3;
wire   [0:0] tmp_466_8_1_i_fu_5703_p2;
wire   [7:0] p_059_i_i_i_3_8_1_i_fu_5785_p3;
wire   [0:0] tmp_466_8_2_i_fu_5790_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_2_fu_5795_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_3_fu_5814_p3;
wire   [7:0] p_059_i_i_i_3_8_3_i_fu_5819_p3;
wire   [0:0] tmp_466_8_4_i_fu_5825_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_4_fu_5830_p3;
wire   [0:0] tmp_466_8_5_i_fu_5844_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_5_fu_5848_p3;
wire   [0:0] tmp_466_8_6_i_fu_5860_p2;
wire   [7:0] p_059_i_i_i_3_8_6_i_fu_5872_p3;
wire   [0:0] tmp_466_8_7_i_fu_5877_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_7_fu_5882_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_8_fu_5901_p3;
wire   [7:0] p_059_i_i_i_3_8_8_i_fu_5906_p3;
wire   [0:0] tmp_466_8_9_i_fu_5912_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_9_fu_5917_p3;
wire   [0:0] tmp_466_9_i_fu_5952_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_s_fu_5957_p3;
wire   [0:0] tmp_466_9_1_i_fu_5970_p2;
wire   [7:0] p_059_i_i_i_3_9_1_i_fu_6036_p3;
wire   [0:0] tmp_466_9_2_i_fu_6041_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_2_fu_6046_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_3_fu_6065_p3;
wire   [7:0] p_059_i_i_i_3_9_3_i_fu_6070_p3;
wire   [0:0] tmp_466_9_4_i_fu_6076_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_4_fu_6081_p3;
wire   [0:0] tmp_466_9_5_i_fu_6095_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_5_fu_6099_p3;
wire   [0:0] tmp_466_9_6_i_fu_6111_p2;
wire   [7:0] p_059_i_i_i_3_9_6_i_fu_6123_p3;
wire   [0:0] tmp_466_9_7_i_fu_6128_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_7_fu_6133_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_8_fu_6152_p3;
wire   [7:0] p_059_i_i_i_3_9_8_i_fu_6157_p3;
wire   [0:0] tmp_466_9_9_i_fu_6163_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_9_fu_6168_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_bdd_6293;
reg    ap_sig_bdd_6295;
reg    ap_sig_bdd_6292;
reg    ap_sig_bdd_6298;
reg    ap_sig_bdd_6300;
reg    ap_sig_bdd_6302;
reg    ap_sig_bdd_6304;


morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_10_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_10_1_i_address0 ),
    .ce0( k_buf_0_val_10_1_i_ce0 ),
    .q0( k_buf_0_val_10_1_i_q0 ),
    .address1( k_buf_0_val_10_1_i_address1 ),
    .ce1( k_buf_0_val_10_1_i_ce1 ),
    .we1( k_buf_0_val_10_1_i_we1 ),
    .d1( k_buf_0_val_10_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_11_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_11_1_i_address0 ),
    .ce0( k_buf_0_val_11_1_i_ce0 ),
    .q0( k_buf_0_val_11_1_i_q0 ),
    .address1( k_buf_0_val_11_1_i_address1 ),
    .ce1( k_buf_0_val_11_1_i_ce1 ),
    .we1( k_buf_0_val_11_1_i_we1 ),
    .d1( k_buf_0_val_11_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_12_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_12_1_i_address0 ),
    .ce0( k_buf_0_val_12_1_i_ce0 ),
    .q0( k_buf_0_val_12_1_i_q0 ),
    .address1( k_buf_0_val_12_1_i_address1 ),
    .ce1( k_buf_0_val_12_1_i_ce1 ),
    .we1( k_buf_0_val_12_1_i_we1 ),
    .d1( k_buf_0_val_12_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_13_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_13_1_i_address0 ),
    .ce0( k_buf_0_val_13_1_i_ce0 ),
    .q0( k_buf_0_val_13_1_i_q0 ),
    .address1( k_buf_0_val_13_1_i_address1 ),
    .ce1( k_buf_0_val_13_1_i_ce1 ),
    .we1( k_buf_0_val_13_1_i_we1 ),
    .d1( k_buf_0_val_13_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_14_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_14_1_i_address0 ),
    .ce0( k_buf_0_val_14_1_i_ce0 ),
    .q0( k_buf_0_val_14_1_i_q0 ),
    .address1( k_buf_0_val_14_1_i_address1 ),
    .ce1( k_buf_0_val_14_1_i_ce1 ),
    .we1( k_buf_0_val_14_1_i_we1 ),
    .d1( k_buf_0_val_14_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_15_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_15_1_i_address0 ),
    .ce0( k_buf_0_val_15_1_i_ce0 ),
    .q0( k_buf_0_val_15_1_i_q0 ),
    .address1( k_buf_0_val_15_1_i_address1 ),
    .ce1( k_buf_0_val_15_1_i_ce1 ),
    .we1( k_buf_0_val_15_1_i_we1 ),
    .d1( k_buf_0_val_15_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_16_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_16_1_i_address0 ),
    .ce0( k_buf_0_val_16_1_i_ce0 ),
    .q0( k_buf_0_val_16_1_i_q0 ),
    .address1( k_buf_0_val_16_1_i_address1 ),
    .ce1( k_buf_0_val_16_1_i_ce1 ),
    .we1( k_buf_0_val_16_1_i_we1 ),
    .d1( k_buf_0_val_16_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_17_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_17_1_i_address0 ),
    .ce0( k_buf_0_val_17_1_i_ce0 ),
    .q0( k_buf_0_val_17_1_i_q0 ),
    .address1( k_buf_0_val_17_1_i_address1 ),
    .ce1( k_buf_0_val_17_1_i_ce1 ),
    .we1( k_buf_0_val_17_1_i_we1 ),
    .d1( k_buf_0_val_17_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_18_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_18_1_i_address0 ),
    .ce0( k_buf_0_val_18_1_i_ce0 ),
    .q0( k_buf_0_val_18_1_i_q0 ),
    .address1( k_buf_0_val_18_1_i_address1 ),
    .ce1( k_buf_0_val_18_1_i_ce1 ),
    .we1( k_buf_0_val_18_1_i_we1 ),
    .d1( k_buf_0_val_18_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_19_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_19_1_i_address0 ),
    .ce0( k_buf_0_val_19_1_i_ce0 ),
    .q0( k_buf_0_val_19_1_i_q0 ),
    .address1( k_buf_0_val_19_1_i_address1 ),
    .ce1( k_buf_0_val_19_1_i_ce1 ),
    .we1( k_buf_0_val_19_1_i_we1 ),
    .d1( k_buf_0_val_19_1_i_d1 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U830(
    .din1( right_border_buf_0_val_0_0_fu_708 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7590 ),
    .dout( tmp_14_fu_2814_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U831(
    .din1( right_border_buf_0_val_1_0_fu_736 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7590 ),
    .dout( tmp_15_fu_2846_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U832(
    .din1( right_border_buf_0_val_2_0_fu_732 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7590 ),
    .dout( tmp_16_fu_2878_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U833(
    .din1( right_border_buf_0_val_3_0_fu_728 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7590 ),
    .dout( tmp_17_fu_2910_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U834(
    .din1( right_border_buf_0_val_4_0_fu_724 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7590 ),
    .dout( tmp_18_fu_2942_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U835(
    .din1( right_border_buf_0_val_5_0_fu_720 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7590 ),
    .dout( tmp_19_fu_2974_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U836(
    .din1( right_border_buf_0_val_6_0_fu_716 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7590 ),
    .dout( tmp_20_fu_3006_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U837(
    .din1( right_border_buf_0_val_7_0_fu_712 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7590 ),
    .dout( tmp_21_fu_3038_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U838(
    .din1( right_border_buf_0_val_8_0_fu_704 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7590 ),
    .dout( tmp_22_fu_3070_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U839(
    .din1( right_border_buf_0_val_9_0_fu_700 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7590 ),
    .dout( tmp_23_fu_3102_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U840(
    .din1( col_buf_0_val_0_0_fu_2839_p3 ),
    .din2( col_buf_0_val_1_0_fu_2871_p3 ),
    .din3( col_buf_0_val_2_0_fu_2903_p3 ),
    .din4( col_buf_0_val_3_0_fu_2935_p3 ),
    .din5( col_buf_0_val_4_0_fu_2967_p3 ),
    .din6( col_buf_0_val_5_0_fu_2999_p3 ),
    .din7( col_buf_0_val_6_0_fu_3031_p3 ),
    .din8( col_buf_0_val_7_0_fu_3063_p3 ),
    .din9( col_buf_0_val_8_0_fu_3095_p3 ),
    .din10( col_buf_0_val_9_0_fu_3127_p3 ),
    .din11( row_assign_42_i_reg_7492 ),
    .dout( tmp_26_fu_3184_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U841(
    .din1( col_buf_0_val_0_0_fu_2839_p3 ),
    .din2( col_buf_0_val_1_0_fu_2871_p3 ),
    .din3( col_buf_0_val_2_0_fu_2903_p3 ),
    .din4( col_buf_0_val_3_0_fu_2935_p3 ),
    .din5( col_buf_0_val_4_0_fu_2967_p3 ),
    .din6( col_buf_0_val_5_0_fu_2999_p3 ),
    .din7( col_buf_0_val_6_0_fu_3031_p3 ),
    .din8( col_buf_0_val_7_0_fu_3063_p3 ),
    .din9( col_buf_0_val_8_0_fu_3095_p3 ),
    .din10( col_buf_0_val_9_0_fu_3127_p3 ),
    .din11( row_assign_42_1_t_i_reg_7497 ),
    .dout( tmp_28_fu_3216_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U842(
    .din1( col_buf_0_val_0_0_fu_2839_p3 ),
    .din2( col_buf_0_val_1_0_fu_2871_p3 ),
    .din3( col_buf_0_val_2_0_fu_2903_p3 ),
    .din4( col_buf_0_val_3_0_fu_2935_p3 ),
    .din5( col_buf_0_val_4_0_fu_2967_p3 ),
    .din6( col_buf_0_val_5_0_fu_2999_p3 ),
    .din7( col_buf_0_val_6_0_fu_3031_p3 ),
    .din8( col_buf_0_val_7_0_fu_3063_p3 ),
    .din9( col_buf_0_val_8_0_fu_3095_p3 ),
    .din10( col_buf_0_val_9_0_fu_3127_p3 ),
    .din11( row_assign_42_2_t_i_reg_7502 ),
    .dout( tmp_29_fu_3248_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U843(
    .din1( col_buf_0_val_0_0_fu_2839_p3 ),
    .din2( col_buf_0_val_1_0_fu_2871_p3 ),
    .din3( col_buf_0_val_2_0_fu_2903_p3 ),
    .din4( col_buf_0_val_3_0_fu_2935_p3 ),
    .din5( col_buf_0_val_4_0_fu_2967_p3 ),
    .din6( col_buf_0_val_5_0_fu_2999_p3 ),
    .din7( col_buf_0_val_6_0_fu_3031_p3 ),
    .din8( col_buf_0_val_7_0_fu_3063_p3 ),
    .din9( col_buf_0_val_8_0_fu_3095_p3 ),
    .din10( col_buf_0_val_9_0_fu_3127_p3 ),
    .din11( row_assign_42_3_t_i_reg_7507 ),
    .dout( tmp_30_fu_3280_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U844(
    .din1( col_buf_0_val_0_0_fu_2839_p3 ),
    .din2( col_buf_0_val_1_0_fu_2871_p3 ),
    .din3( col_buf_0_val_2_0_fu_2903_p3 ),
    .din4( col_buf_0_val_3_0_fu_2935_p3 ),
    .din5( col_buf_0_val_4_0_fu_2967_p3 ),
    .din6( col_buf_0_val_5_0_fu_2999_p3 ),
    .din7( col_buf_0_val_6_0_fu_3031_p3 ),
    .din8( col_buf_0_val_7_0_fu_3063_p3 ),
    .din9( col_buf_0_val_8_0_fu_3095_p3 ),
    .din10( col_buf_0_val_9_0_fu_3127_p3 ),
    .din11( row_assign_42_4_t_i_reg_7512 ),
    .dout( tmp_31_fu_3312_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U845(
    .din1( col_buf_0_val_0_0_fu_2839_p3 ),
    .din2( col_buf_0_val_1_0_fu_2871_p3 ),
    .din3( col_buf_0_val_2_0_fu_2903_p3 ),
    .din4( col_buf_0_val_3_0_fu_2935_p3 ),
    .din5( col_buf_0_val_4_0_fu_2967_p3 ),
    .din6( col_buf_0_val_5_0_fu_2999_p3 ),
    .din7( col_buf_0_val_6_0_fu_3031_p3 ),
    .din8( col_buf_0_val_7_0_fu_3063_p3 ),
    .din9( col_buf_0_val_8_0_fu_3095_p3 ),
    .din10( col_buf_0_val_9_0_fu_3127_p3 ),
    .din11( row_assign_42_5_t_i_reg_7517 ),
    .dout( tmp_32_fu_3344_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U846(
    .din1( col_buf_0_val_0_0_fu_2839_p3 ),
    .din2( col_buf_0_val_1_0_fu_2871_p3 ),
    .din3( col_buf_0_val_2_0_fu_2903_p3 ),
    .din4( col_buf_0_val_3_0_fu_2935_p3 ),
    .din5( col_buf_0_val_4_0_fu_2967_p3 ),
    .din6( col_buf_0_val_5_0_fu_2999_p3 ),
    .din7( col_buf_0_val_6_0_fu_3031_p3 ),
    .din8( col_buf_0_val_7_0_fu_3063_p3 ),
    .din9( col_buf_0_val_8_0_fu_3095_p3 ),
    .din10( col_buf_0_val_9_0_fu_3127_p3 ),
    .din11( row_assign_42_6_t_i_reg_7522 ),
    .dout( tmp_33_fu_3376_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U847(
    .din1( col_buf_0_val_0_0_fu_2839_p3 ),
    .din2( col_buf_0_val_1_0_fu_2871_p3 ),
    .din3( col_buf_0_val_2_0_fu_2903_p3 ),
    .din4( col_buf_0_val_3_0_fu_2935_p3 ),
    .din5( col_buf_0_val_4_0_fu_2967_p3 ),
    .din6( col_buf_0_val_5_0_fu_2999_p3 ),
    .din7( col_buf_0_val_6_0_fu_3031_p3 ),
    .din8( col_buf_0_val_7_0_fu_3063_p3 ),
    .din9( col_buf_0_val_8_0_fu_3095_p3 ),
    .din10( col_buf_0_val_9_0_fu_3127_p3 ),
    .din11( row_assign_42_7_t_i_reg_7527 ),
    .dout( tmp_34_fu_3408_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U848(
    .din1( col_buf_0_val_0_0_fu_2839_p3 ),
    .din2( col_buf_0_val_1_0_fu_2871_p3 ),
    .din3( col_buf_0_val_2_0_fu_2903_p3 ),
    .din4( col_buf_0_val_3_0_fu_2935_p3 ),
    .din5( col_buf_0_val_4_0_fu_2967_p3 ),
    .din6( col_buf_0_val_5_0_fu_2999_p3 ),
    .din7( col_buf_0_val_6_0_fu_3031_p3 ),
    .din8( col_buf_0_val_7_0_fu_3063_p3 ),
    .din9( col_buf_0_val_8_0_fu_3095_p3 ),
    .din10( col_buf_0_val_9_0_fu_3127_p3 ),
    .din11( row_assign_42_8_t_i_reg_7532 ),
    .dout( tmp_35_fu_3440_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U849(
    .din1( col_buf_0_val_0_0_fu_2839_p3 ),
    .din2( col_buf_0_val_1_0_fu_2871_p3 ),
    .din3( col_buf_0_val_2_0_fu_2903_p3 ),
    .din4( col_buf_0_val_3_0_fu_2935_p3 ),
    .din5( col_buf_0_val_4_0_fu_2967_p3 ),
    .din6( col_buf_0_val_5_0_fu_2999_p3 ),
    .din7( col_buf_0_val_6_0_fu_3031_p3 ),
    .din8( col_buf_0_val_7_0_fu_3063_p3 ),
    .din9( col_buf_0_val_8_0_fu_3095_p3 ),
    .din10( col_buf_0_val_9_0_fu_3127_p3 ),
    .din11( row_assign_42_9_t_i_reg_7537 ),
    .dout( tmp_40_fu_3472_p12 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_2270_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == exitcond_fu_2658_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_2270_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_2270_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it54
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it55
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it56
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it57
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it58
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it59
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it60
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it61
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it61 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it61 <= ap_reg_ppiten_pp0_it60;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it62
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it62 <= ap_reg_ppiten_pp0_it61;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_2270_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_3)) begin
        p_014_0_i_i_i_i_reg_1612 <= i_V_reg_7435;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        p_014_0_i_i_i_i_reg_1612 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_2658_p2))) begin
        p_027_0_i_i_i_i_reg_1623 <= j_V_fu_2663_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_2270_p2 == ap_const_lv1_0))) begin
        p_027_0_i_i_i_i_reg_1623 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        ap_reg_ppstg_brmerge8_i_reg_7566_pp0_it1 <= brmerge8_i_reg_7566;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it1 <= exitcond_reg_7542;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it1 <= or_cond_i_i_i4_i_reg_7580;
        ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 <= or_cond_i_i_i_i_i_reg_7556;
        exitcond_reg_7542 <= exitcond_fu_2658_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
        ap_reg_ppstg_exitcond_reg_7542_pp0_it10 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it9;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it11 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it10;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it12 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it11;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it13 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it12;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it14 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it13;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it15 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it14;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it16 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it15;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it17 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it16;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it18 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it17;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it19 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it18;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it2 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it1;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it20 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it19;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it21 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it20;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it22 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it21;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it23 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it22;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it24 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it23;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it25 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it24;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it26 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it25;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it27 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it26;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it28 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it27;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it29 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it28;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it3 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it2;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it30 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it29;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it31 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it30;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it32 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it31;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it33 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it32;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it34 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it33;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it35 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it34;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it36 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it35;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it37 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it36;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it38 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it37;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it39 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it38;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it4 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it3;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it40 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it39;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it41 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it40;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it42 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it41;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it43 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it42;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it44 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it43;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it45 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it44;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it46 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it45;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it47 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it46;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it48 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it47;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it49 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it48;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it5 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it4;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it50 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it49;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it51 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it50;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it52 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it51;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it53 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it52;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it54 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it53;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it55 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it54;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it6 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it5;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it7 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it6;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it8 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it7;
        ap_reg_ppstg_exitcond_reg_7542_pp0_it9 <= ap_reg_ppstg_exitcond_reg_7542_pp0_it8;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it10 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it9;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it11 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it10;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it12 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it11;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it13 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it12;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it14 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it13;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it15 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it14;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it16 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it15;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it17 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it16;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it18 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it17;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it19 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it18;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it2 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it1;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it20 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it19;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it21 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it20;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it22 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it21;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it23 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it22;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it24 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it23;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it25 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it24;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it26 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it25;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it27 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it26;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it28 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it27;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it29 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it28;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it3 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it2;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it30 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it29;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it31 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it30;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it32 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it31;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it33 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it32;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it34 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it33;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it35 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it34;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it36 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it35;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it37 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it36;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it38 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it37;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it39 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it38;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it4 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it3;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it40 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it39;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it41 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it40;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it42 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it41;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it43 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it42;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it44 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it43;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it45 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it44;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it46 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it45;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it47 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it46;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it48 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it47;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it49 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it48;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it5 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it4;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it50 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it49;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it51 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it50;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it52 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it51;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it53 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it52;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it54 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it53;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it55 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it54;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it56 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it55;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it57 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it56;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it58 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it57;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it59 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it58;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it6 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it5;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it60 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it59;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it61 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it60;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it7 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it6;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it8 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it7;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it9 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it3 <= src_kernel_win_0_val_0_0_reg_7694;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it55 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it54;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it56 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it55;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it57 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it56;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it3 <= src_kernel_win_0_val_0_1_1_reg_7665;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it55 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it54;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it56 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it55;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it57 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it56;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it3 <= src_kernel_win_0_val_0_2_1_reg_7658;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it55 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it54;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it56 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it55;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it57 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it56;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8617_pp0_it57 <= src_kernel_win_0_val_0_3_lo_1_reg_8617;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8617_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8617_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8623_pp0_it57 <= src_kernel_win_0_val_0_4_lo_1_reg_8623;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8623_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8623_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_1_reg_8629_pp0_it57 <= src_kernel_win_0_val_0_5_lo_1_reg_8629;
        ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_1_reg_8635_pp0_it57 <= src_kernel_win_0_val_0_6_lo_1_reg_8635;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it3 <= src_kernel_win_0_val_1_0_reg_7700;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it51 <= src_kernel_win_0_val_1_1_lo_1_reg_8519;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8525_pp0_it51 <= src_kernel_win_0_val_1_2_lo_1_reg_8525;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8525_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8525_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8525_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8525_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8531_pp0_it51 <= src_kernel_win_0_val_1_3_lo_1_reg_8531;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8531_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8531_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8537_pp0_it51 <= src_kernel_win_0_val_1_4_lo_1_reg_8537;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8537_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8537_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_1_reg_8543_pp0_it51 <= src_kernel_win_0_val_1_5_lo_1_reg_8543;
        ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_1_reg_8549_pp0_it51 <= src_kernel_win_0_val_1_6_lo_1_reg_8549;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it3 <= src_kernel_win_0_val_2_0_reg_7707;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it45 <= src_kernel_win_0_val_2_1_lo_1_reg_8421;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8427_pp0_it45 <= src_kernel_win_0_val_2_2_lo_1_reg_8427;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8427_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8427_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8427_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8427_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8433_pp0_it45 <= src_kernel_win_0_val_2_3_lo_1_reg_8433;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8433_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8433_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8439_pp0_it45 <= src_kernel_win_0_val_2_4_lo_1_reg_8439;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8439_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8439_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_1_reg_8445_pp0_it45 <= src_kernel_win_0_val_2_5_lo_1_reg_8445;
        ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_1_reg_8451_pp0_it45 <= src_kernel_win_0_val_2_6_lo_1_reg_8451;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it3 <= src_kernel_win_0_val_3_0_reg_7714;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it39 <= src_kernel_win_0_val_3_1_lo_1_reg_8323;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8329_pp0_it39 <= src_kernel_win_0_val_3_2_lo_1_reg_8329;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8329_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8329_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8329_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8329_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8335_pp0_it39 <= src_kernel_win_0_val_3_3_lo_1_reg_8335;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8335_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8335_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8341_pp0_it39 <= src_kernel_win_0_val_3_4_lo_1_reg_8341;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8341_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8341_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_1_reg_8347_pp0_it39 <= src_kernel_win_0_val_3_5_lo_1_reg_8347;
        ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_1_reg_8353_pp0_it39 <= src_kernel_win_0_val_3_6_lo_1_reg_8353;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it3 <= src_kernel_win_0_val_4_0_reg_7721;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it33 <= src_kernel_win_0_val_4_1_lo_1_reg_8225;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8231_pp0_it33 <= src_kernel_win_0_val_4_2_lo_1_reg_8231;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8231_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8231_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8231_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8231_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8237_pp0_it33 <= src_kernel_win_0_val_4_3_lo_1_reg_8237;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8237_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8237_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8243_pp0_it33 <= src_kernel_win_0_val_4_4_lo_1_reg_8243;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8243_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8243_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_1_reg_8249_pp0_it33 <= src_kernel_win_0_val_4_5_lo_1_reg_8249;
        ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_1_reg_8255_pp0_it33 <= src_kernel_win_0_val_4_6_lo_1_reg_8255;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it3 <= src_kernel_win_0_val_5_0_reg_7728;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it27 <= src_kernel_win_0_val_5_1_lo_1_reg_8127;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8133_pp0_it27 <= src_kernel_win_0_val_5_2_lo_1_reg_8133;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8133_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8133_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8133_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8133_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8139_pp0_it27 <= src_kernel_win_0_val_5_3_lo_1_reg_8139;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8139_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8139_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8145_pp0_it27 <= src_kernel_win_0_val_5_4_lo_1_reg_8145;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8145_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8145_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_1_reg_8151_pp0_it27 <= src_kernel_win_0_val_5_5_lo_1_reg_8151;
        ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_1_reg_8157_pp0_it27 <= src_kernel_win_0_val_5_6_lo_1_reg_8157;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it3 <= src_kernel_win_0_val_6_0_reg_7735;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it21 <= src_kernel_win_0_val_6_1_lo_1_reg_8029;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8035_pp0_it21 <= src_kernel_win_0_val_6_2_lo_1_reg_8035;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8035_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8035_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8035_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8035_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8041_pp0_it21 <= src_kernel_win_0_val_6_3_lo_1_reg_8041;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8041_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8041_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8047_pp0_it21 <= src_kernel_win_0_val_6_4_lo_1_reg_8047;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8047_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8047_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_1_reg_8053_pp0_it21 <= src_kernel_win_0_val_6_5_lo_1_reg_8053;
        ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_1_reg_8059_pp0_it21 <= src_kernel_win_0_val_6_6_lo_1_reg_8059;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it3 <= src_kernel_win_0_val_7_0_reg_7742;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it15 <= src_kernel_win_0_val_7_1_lo_1_reg_7931;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7937_pp0_it15 <= src_kernel_win_0_val_7_2_lo_1_reg_7937;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7937_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7937_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7937_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7937_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7943_pp0_it15 <= src_kernel_win_0_val_7_3_lo_1_reg_7943;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7943_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7943_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7949_pp0_it15 <= src_kernel_win_0_val_7_4_lo_1_reg_7949;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7949_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7949_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_1_reg_7955_pp0_it15 <= src_kernel_win_0_val_7_5_lo_1_reg_7955;
        ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_1_reg_7961_pp0_it15 <= src_kernel_win_0_val_7_6_lo_1_reg_7961;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it3 <= src_kernel_win_0_val_8_0_reg_7749;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it9 <= src_kernel_win_0_val_8_1_lo_1_reg_7833;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7839_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7839_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7839_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7839_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7839_pp0_it9 <= src_kernel_win_0_val_8_2_lo_1_reg_7839;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7845_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7845_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7845_pp0_it9 <= src_kernel_win_0_val_8_3_lo_1_reg_7845;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7851_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7851_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7851_pp0_it9 <= src_kernel_win_0_val_8_4_lo_1_reg_7851;
        ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_1_reg_7857_pp0_it9 <= src_kernel_win_0_val_8_5_lo_1_reg_7857;
        ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_1_reg_7863_pp0_it9 <= src_kernel_win_0_val_8_6_lo_1_reg_7863;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it3 <= src_kernel_win_0_val_9_0_reg_7756;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7762_pp0_it3 <= src_kernel_win_0_val_9_1_lo_1_reg_7762;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7762_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7762_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7762_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7762_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7768_pp0_it3 <= src_kernel_win_0_val_9_2_lo_1_reg_7768;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7768_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7768_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7768_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7768_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7774_pp0_it3 <= src_kernel_win_0_val_9_3_lo_1_reg_7774;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7774_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7774_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_4_1_reg_7688_pp0_it3 <= src_kernel_win_0_val_9_4_1_reg_7688;
        ap_reg_ppstg_src_kernel_win_0_val_9_5_1_reg_7682_pp0_it3 <= src_kernel_win_0_val_9_5_1_reg_7682;
        src_kernel_win_0_val_0_1_1_reg_7665 <= src_kernel_win_0_val_0_1_fu_348;
        src_kernel_win_0_val_0_2_1_reg_7658 <= src_kernel_win_0_val_0_2_fu_344;
        src_kernel_win_0_val_9_4_1_reg_7688 <= src_kernel_win_0_val_9_4_fu_696;
        src_kernel_win_0_val_9_5_1_reg_7682 <= src_kernel_win_0_val_9_5_fu_680;
        src_kernel_win_0_val_9_6_1_reg_7676 <= src_kernel_win_0_val_9_6_fu_640;
        src_kernel_win_0_val_9_7_1_reg_7671 <= src_kernel_win_0_val_9_7_fu_600;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_2658_p2))) begin
        brmerge8_i_reg_7566 <= brmerge8_i_fu_2718_p2;
        or_cond_i_i_i4_i_reg_7580 <= or_cond_i_i_i4_i_fu_2723_p2;
        or_cond_i_i_i_i_i_reg_7556 <= or_cond_i_i_i_i_i_fu_2704_p2;
        tmp_48_reg_7551 <= tmp_48_fu_2681_p1;
        tmp_50_reg_7561 <= ImagLoc_x_fu_2675_p2[ap_const_lv32_B];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_reg_7542))) begin
        col_assign_7_t_i_reg_7590 <= col_assign_7_t_i_fu_2758_p2;
        k_buf_0_val_10_1_i_addr_reg_7584 <= tmp_122_i_fu_2740_p1;
        k_buf_0_val_11_1_i_addr_reg_7604 <= tmp_122_i_fu_2740_p1;
        k_buf_0_val_12_1_i_addr_reg_7610 <= tmp_122_i_fu_2740_p1;
        k_buf_0_val_13_1_i_addr_reg_7616 <= tmp_122_i_fu_2740_p1;
        k_buf_0_val_14_1_i_addr_reg_7622 <= tmp_122_i_fu_2740_p1;
        k_buf_0_val_15_1_i_addr_reg_7628 <= tmp_122_i_fu_2740_p1;
        k_buf_0_val_16_1_i_addr_reg_7634 <= tmp_122_i_fu_2740_p1;
        k_buf_0_val_17_1_i_addr_reg_7640 <= tmp_122_i_fu_2740_p1;
        k_buf_0_val_18_1_i_addr_reg_7646 <= tmp_122_i_fu_2740_p1;
        k_buf_0_val_19_1_i_addr_reg_7652 <= tmp_122_i_fu_2740_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        heightloop_1_reload_read_reg_6892 <= heightloop_1_reload_dout;
        p_neg392_i_i_i2_cast27809_reloa_reg_6863 <= p_neg392_i_i_i2_cast27809_reload_dout;
        p_neg392_i_i_i2_cast_reload_rea_reg_6868 <= p_neg392_i_i_i2_cast_reload_dout;
        tmp_2_reg_7424 <= tmp_2_fu_2262_p1;
        tmp_41_reload_read_reg_6882 <= tmp_41_reload_dout;
        tmp_464_0_1_i_reg_6924 <= tmp_464_0_1_i_fu_1664_p2;
        tmp_464_0_2_i_reg_6929 <= tmp_464_0_2_i_fu_1670_p2;
        tmp_464_0_3_i_reg_6934 <= tmp_464_0_3_i_fu_1676_p2;
        tmp_464_0_4_i_reg_6939 <= tmp_464_0_4_i_fu_1682_p2;
        tmp_464_0_5_i_reg_6944 <= tmp_464_0_5_i_fu_1688_p2;
        tmp_464_0_6_i_reg_6949 <= tmp_464_0_6_i_fu_1694_p2;
        tmp_464_0_7_i_reg_6954 <= tmp_464_0_7_i_fu_1700_p2;
        tmp_464_0_8_i_reg_6959 <= tmp_464_0_8_i_fu_1706_p2;
        tmp_464_0_9_i_reg_6964 <= tmp_464_0_9_i_fu_1712_p2;
        tmp_464_0_i_reg_6919 <= tmp_464_0_i_fu_1658_p2;
        tmp_464_1_1_i_reg_6974 <= tmp_464_1_1_i_fu_1724_p2;
        tmp_464_1_2_i_reg_6979 <= tmp_464_1_2_i_fu_1730_p2;
        tmp_464_1_3_i_reg_6984 <= tmp_464_1_3_i_fu_1736_p2;
        tmp_464_1_4_i_reg_6989 <= tmp_464_1_4_i_fu_1742_p2;
        tmp_464_1_5_i_reg_6994 <= tmp_464_1_5_i_fu_1748_p2;
        tmp_464_1_6_i_reg_6999 <= tmp_464_1_6_i_fu_1754_p2;
        tmp_464_1_7_i_reg_7004 <= tmp_464_1_7_i_fu_1760_p2;
        tmp_464_1_8_i_reg_7009 <= tmp_464_1_8_i_fu_1766_p2;
        tmp_464_1_9_i_reg_7014 <= tmp_464_1_9_i_fu_1772_p2;
        tmp_464_1_i_reg_6969 <= tmp_464_1_i_fu_1718_p2;
        tmp_464_2_1_i_reg_7024 <= tmp_464_2_1_i_fu_1784_p2;
        tmp_464_2_2_i_reg_7029 <= tmp_464_2_2_i_fu_1790_p2;
        tmp_464_2_3_i_reg_7034 <= tmp_464_2_3_i_fu_1796_p2;
        tmp_464_2_4_i_reg_7039 <= tmp_464_2_4_i_fu_1802_p2;
        tmp_464_2_5_i_reg_7044 <= tmp_464_2_5_i_fu_1808_p2;
        tmp_464_2_6_i_reg_7049 <= tmp_464_2_6_i_fu_1814_p2;
        tmp_464_2_7_i_reg_7054 <= tmp_464_2_7_i_fu_1820_p2;
        tmp_464_2_8_i_reg_7059 <= tmp_464_2_8_i_fu_1826_p2;
        tmp_464_2_9_i_reg_7064 <= tmp_464_2_9_i_fu_1832_p2;
        tmp_464_2_i_reg_7019 <= tmp_464_2_i_fu_1778_p2;
        tmp_464_3_1_i_reg_7074 <= tmp_464_3_1_i_fu_1844_p2;
        tmp_464_3_2_i_reg_7079 <= tmp_464_3_2_i_fu_1850_p2;
        tmp_464_3_3_i_reg_7084 <= tmp_464_3_3_i_fu_1856_p2;
        tmp_464_3_4_i_reg_7089 <= tmp_464_3_4_i_fu_1862_p2;
        tmp_464_3_5_i_reg_7094 <= tmp_464_3_5_i_fu_1868_p2;
        tmp_464_3_6_i_reg_7099 <= tmp_464_3_6_i_fu_1874_p2;
        tmp_464_3_7_i_reg_7104 <= tmp_464_3_7_i_fu_1880_p2;
        tmp_464_3_8_i_reg_7109 <= tmp_464_3_8_i_fu_1886_p2;
        tmp_464_3_9_i_reg_7114 <= tmp_464_3_9_i_fu_1892_p2;
        tmp_464_3_i_reg_7069 <= tmp_464_3_i_fu_1838_p2;
        tmp_464_4_1_i_reg_7124 <= tmp_464_4_1_i_fu_1904_p2;
        tmp_464_4_2_i_reg_7129 <= tmp_464_4_2_i_fu_1910_p2;
        tmp_464_4_3_i_reg_7134 <= tmp_464_4_3_i_fu_1916_p2;
        tmp_464_4_4_i_reg_7139 <= tmp_464_4_4_i_fu_1922_p2;
        tmp_464_4_5_i_reg_7144 <= tmp_464_4_5_i_fu_1928_p2;
        tmp_464_4_6_i_reg_7149 <= tmp_464_4_6_i_fu_1934_p2;
        tmp_464_4_7_i_reg_7154 <= tmp_464_4_7_i_fu_1940_p2;
        tmp_464_4_8_i_reg_7159 <= tmp_464_4_8_i_fu_1946_p2;
        tmp_464_4_9_i_reg_7164 <= tmp_464_4_9_i_fu_1952_p2;
        tmp_464_4_i_reg_7119 <= tmp_464_4_i_fu_1898_p2;
        tmp_464_5_1_i_reg_7174 <= tmp_464_5_1_i_fu_1964_p2;
        tmp_464_5_2_i_reg_7179 <= tmp_464_5_2_i_fu_1970_p2;
        tmp_464_5_3_i_reg_7184 <= tmp_464_5_3_i_fu_1976_p2;
        tmp_464_5_4_i_reg_7189 <= tmp_464_5_4_i_fu_1982_p2;
        tmp_464_5_5_i_reg_7194 <= tmp_464_5_5_i_fu_1988_p2;
        tmp_464_5_6_i_reg_7199 <= tmp_464_5_6_i_fu_1994_p2;
        tmp_464_5_7_i_reg_7204 <= tmp_464_5_7_i_fu_2000_p2;
        tmp_464_5_8_i_reg_7209 <= tmp_464_5_8_i_fu_2006_p2;
        tmp_464_5_9_i_reg_7214 <= tmp_464_5_9_i_fu_2012_p2;
        tmp_464_5_i_reg_7169 <= tmp_464_5_i_fu_1958_p2;
        tmp_464_6_1_i_reg_7224 <= tmp_464_6_1_i_fu_2024_p2;
        tmp_464_6_2_i_reg_7229 <= tmp_464_6_2_i_fu_2030_p2;
        tmp_464_6_3_i_reg_7234 <= tmp_464_6_3_i_fu_2036_p2;
        tmp_464_6_4_i_reg_7239 <= tmp_464_6_4_i_fu_2042_p2;
        tmp_464_6_5_i_reg_7244 <= tmp_464_6_5_i_fu_2048_p2;
        tmp_464_6_6_i_reg_7249 <= tmp_464_6_6_i_fu_2054_p2;
        tmp_464_6_7_i_reg_7254 <= tmp_464_6_7_i_fu_2060_p2;
        tmp_464_6_8_i_reg_7259 <= tmp_464_6_8_i_fu_2066_p2;
        tmp_464_6_9_i_reg_7264 <= tmp_464_6_9_i_fu_2072_p2;
        tmp_464_6_i_reg_7219 <= tmp_464_6_i_fu_2018_p2;
        tmp_464_7_1_i_reg_7274 <= tmp_464_7_1_i_fu_2084_p2;
        tmp_464_7_2_i_reg_7279 <= tmp_464_7_2_i_fu_2090_p2;
        tmp_464_7_3_i_reg_7284 <= tmp_464_7_3_i_fu_2096_p2;
        tmp_464_7_4_i_reg_7289 <= tmp_464_7_4_i_fu_2102_p2;
        tmp_464_7_5_i_reg_7294 <= tmp_464_7_5_i_fu_2108_p2;
        tmp_464_7_6_i_reg_7299 <= tmp_464_7_6_i_fu_2114_p2;
        tmp_464_7_7_i_reg_7304 <= tmp_464_7_7_i_fu_2120_p2;
        tmp_464_7_8_i_reg_7309 <= tmp_464_7_8_i_fu_2126_p2;
        tmp_464_7_9_i_reg_7314 <= tmp_464_7_9_i_fu_2132_p2;
        tmp_464_7_i_reg_7269 <= tmp_464_7_i_fu_2078_p2;
        tmp_464_8_1_i_reg_7324 <= tmp_464_8_1_i_fu_2144_p2;
        tmp_464_8_2_i_reg_7329 <= tmp_464_8_2_i_fu_2150_p2;
        tmp_464_8_3_i_reg_7334 <= tmp_464_8_3_i_fu_2156_p2;
        tmp_464_8_4_i_reg_7339 <= tmp_464_8_4_i_fu_2162_p2;
        tmp_464_8_5_i_reg_7344 <= tmp_464_8_5_i_fu_2168_p2;
        tmp_464_8_6_i_reg_7349 <= tmp_464_8_6_i_fu_2174_p2;
        tmp_464_8_7_i_reg_7354 <= tmp_464_8_7_i_fu_2180_p2;
        tmp_464_8_8_i_reg_7359 <= tmp_464_8_8_i_fu_2186_p2;
        tmp_464_8_9_i_reg_7364 <= tmp_464_8_9_i_fu_2192_p2;
        tmp_464_8_i_reg_7319 <= tmp_464_8_i_fu_2138_p2;
        tmp_464_9_1_i_reg_7374 <= tmp_464_9_1_i_fu_2204_p2;
        tmp_464_9_2_i_reg_7379 <= tmp_464_9_2_i_fu_2210_p2;
        tmp_464_9_3_i_reg_7384 <= tmp_464_9_3_i_fu_2216_p2;
        tmp_464_9_4_i_reg_7389 <= tmp_464_9_4_i_fu_2222_p2;
        tmp_464_9_5_i_reg_7394 <= tmp_464_9_5_i_fu_2228_p2;
        tmp_464_9_6_i_reg_7399 <= tmp_464_9_6_i_fu_2234_p2;
        tmp_464_9_7_i_reg_7404 <= tmp_464_9_7_i_fu_2240_p2;
        tmp_464_9_8_i_reg_7409 <= tmp_464_9_8_i_fu_2246_p2;
        tmp_464_9_9_i_reg_7414 <= tmp_464_9_9_i_fu_2252_p2;
        tmp_464_9_i_reg_7369 <= tmp_464_9_i_fu_2198_p2;
        tmp_reg_7419 <= tmp_fu_2258_p1;
        widthloop_1_reload_read_reg_6887 <= widthloop_1_reload_dout;
        y_6_5_cast_i_reg_6914[0] <= y_6_5_cast_i_fu_1654_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_7435 <= i_V_fu_2275_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it1))) begin
        p_059_i_i_i_3_0_1_i_reg_7780 <= p_059_i_i_i_3_0_1_i_fu_3537_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it2))) begin
        p_059_i_i_i_3_0_3_i_reg_7791 <= p_059_i_i_i_3_0_3_i_fu_3637_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it3))) begin
        p_059_i_i_i_3_0_4_i_reg_7798 <= p_059_i_i_i_3_0_4_i_fu_3654_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it4))) begin
        p_059_i_i_i_3_0_6_i_reg_7808 <= p_059_i_i_i_3_0_6_i_fu_3689_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it5))) begin
        p_059_i_i_i_3_0_8_i_reg_7819 <= p_059_i_i_i_3_0_8_i_fu_3724_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it6))) begin
        p_059_i_i_i_3_0_9_i_reg_7826 <= p_059_i_i_i_3_0_9_i_fu_3741_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it8))) begin
        p_059_i_i_i_3_1_2_i_reg_7885 <= p_059_i_i_i_3_1_2_i_fu_3891_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it9))) begin
        p_059_i_i_i_3_1_4_i_reg_7896 <= p_059_i_i_i_3_1_4_i_fu_3926_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it10))) begin
        p_059_i_i_i_3_1_5_i_reg_7903 <= p_059_i_i_i_3_1_5_i_fu_3943_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it11))) begin
        p_059_i_i_i_3_1_7_i_reg_7913 <= p_059_i_i_i_3_1_7_i_fu_3978_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it12))) begin
        p_059_i_i_i_3_1_9_i_reg_7924 <= p_059_i_i_i_3_1_9_i_fu_4013_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it7))) begin
        p_059_i_i_i_3_1_i_reg_7875 <= p_059_i_i_i_3_1_i_fu_3786_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it14))) begin
        p_059_i_i_i_3_2_2_i_reg_7983 <= p_059_i_i_i_3_2_2_i_fu_4164_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it15))) begin
        p_059_i_i_i_3_2_4_i_reg_7994 <= p_059_i_i_i_3_2_4_i_fu_4199_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it16))) begin
        p_059_i_i_i_3_2_5_i_reg_8001 <= p_059_i_i_i_3_2_5_i_fu_4216_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it17))) begin
        p_059_i_i_i_3_2_7_i_reg_8011 <= p_059_i_i_i_3_2_7_i_fu_4251_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it18))) begin
        p_059_i_i_i_3_2_9_i_reg_8022 <= p_059_i_i_i_3_2_9_i_fu_4286_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it13))) begin
        p_059_i_i_i_3_2_i_reg_7973 <= p_059_i_i_i_3_2_i_fu_4059_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it20))) begin
        p_059_i_i_i_3_3_2_i_reg_8081 <= p_059_i_i_i_3_3_2_i_fu_4437_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it21))) begin
        p_059_i_i_i_3_3_4_i_reg_8092 <= p_059_i_i_i_3_3_4_i_fu_4472_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it22))) begin
        p_059_i_i_i_3_3_5_i_reg_8099 <= p_059_i_i_i_3_3_5_i_fu_4489_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it23))) begin
        p_059_i_i_i_3_3_7_i_reg_8109 <= p_059_i_i_i_3_3_7_i_fu_4524_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it24))) begin
        p_059_i_i_i_3_3_9_i_reg_8120 <= p_059_i_i_i_3_3_9_i_fu_4559_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it19))) begin
        p_059_i_i_i_3_3_i_reg_8071 <= p_059_i_i_i_3_3_i_fu_4332_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it26))) begin
        p_059_i_i_i_3_4_2_i_reg_8179 <= p_059_i_i_i_3_4_2_i_fu_4710_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it27))) begin
        p_059_i_i_i_3_4_4_i_reg_8190 <= p_059_i_i_i_3_4_4_i_fu_4745_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it28))) begin
        p_059_i_i_i_3_4_5_i_reg_8197 <= p_059_i_i_i_3_4_5_i_fu_4762_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it29))) begin
        p_059_i_i_i_3_4_7_i_reg_8207 <= p_059_i_i_i_3_4_7_i_fu_4797_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it30))) begin
        p_059_i_i_i_3_4_9_i_reg_8218 <= p_059_i_i_i_3_4_9_i_fu_4832_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it25))) begin
        p_059_i_i_i_3_4_i_reg_8169 <= p_059_i_i_i_3_4_i_fu_4605_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it32))) begin
        p_059_i_i_i_3_5_2_i_reg_8277 <= p_059_i_i_i_3_5_2_i_fu_4983_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it33))) begin
        p_059_i_i_i_3_5_4_i_reg_8288 <= p_059_i_i_i_3_5_4_i_fu_5018_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it34))) begin
        p_059_i_i_i_3_5_5_i_reg_8295 <= p_059_i_i_i_3_5_5_i_fu_5035_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it35))) begin
        p_059_i_i_i_3_5_7_i_reg_8305 <= p_059_i_i_i_3_5_7_i_fu_5070_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it36))) begin
        p_059_i_i_i_3_5_9_i_reg_8316 <= p_059_i_i_i_3_5_9_i_fu_5105_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it31))) begin
        p_059_i_i_i_3_5_i_reg_8267 <= p_059_i_i_i_3_5_i_fu_4878_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it38))) begin
        p_059_i_i_i_3_6_2_i_reg_8375 <= p_059_i_i_i_3_6_2_i_fu_5256_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it39))) begin
        p_059_i_i_i_3_6_4_i_reg_8386 <= p_059_i_i_i_3_6_4_i_fu_5291_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it40))) begin
        p_059_i_i_i_3_6_5_i_reg_8393 <= p_059_i_i_i_3_6_5_i_fu_5308_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it41))) begin
        p_059_i_i_i_3_6_7_i_reg_8403 <= p_059_i_i_i_3_6_7_i_fu_5343_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it42))) begin
        p_059_i_i_i_3_6_9_i_reg_8414 <= p_059_i_i_i_3_6_9_i_fu_5378_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it37))) begin
        p_059_i_i_i_3_6_i_reg_8365 <= p_059_i_i_i_3_6_i_fu_5151_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it44))) begin
        p_059_i_i_i_3_7_2_i_reg_8473 <= p_059_i_i_i_3_7_2_i_fu_5529_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it45))) begin
        p_059_i_i_i_3_7_4_i_reg_8484 <= p_059_i_i_i_3_7_4_i_fu_5564_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it46))) begin
        p_059_i_i_i_3_7_5_i_reg_8491 <= p_059_i_i_i_3_7_5_i_fu_5581_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it47))) begin
        p_059_i_i_i_3_7_7_i_reg_8501 <= p_059_i_i_i_3_7_7_i_fu_5616_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it48))) begin
        p_059_i_i_i_3_7_9_i_reg_8512 <= p_059_i_i_i_3_7_9_i_fu_5651_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it43))) begin
        p_059_i_i_i_3_7_i_reg_8463 <= p_059_i_i_i_3_7_i_fu_5424_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it50))) begin
        p_059_i_i_i_3_8_2_i_reg_8571 <= p_059_i_i_i_3_8_2_i_fu_5802_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it51))) begin
        p_059_i_i_i_3_8_4_i_reg_8582 <= p_059_i_i_i_3_8_4_i_fu_5837_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it52))) begin
        p_059_i_i_i_3_8_5_i_reg_8589 <= p_059_i_i_i_3_8_5_i_fu_5854_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it53))) begin
        p_059_i_i_i_3_8_7_i_reg_8599 <= p_059_i_i_i_3_8_7_i_fu_5889_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it54))) begin
        p_059_i_i_i_3_8_9_i_reg_8610 <= p_059_i_i_i_3_8_9_i_fu_5924_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it49))) begin
        p_059_i_i_i_3_8_i_reg_8561 <= p_059_i_i_i_3_8_i_fu_5697_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it56))) begin
        p_059_i_i_i_3_9_2_i_reg_8657 <= p_059_i_i_i_3_9_2_i_fu_6053_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it57))) begin
        p_059_i_i_i_3_9_4_i_reg_8668 <= p_059_i_i_i_3_9_4_i_fu_6088_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it58))) begin
        p_059_i_i_i_3_9_5_i_reg_8675 <= p_059_i_i_i_3_9_5_i_fu_6105_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it59))) begin
        p_059_i_i_i_3_9_7_i_reg_8685 <= p_059_i_i_i_3_9_7_i_fu_6140_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it55))) begin
        p_059_i_i_i_3_9_i_reg_8647 <= p_059_i_i_i_3_9_i_fu_5964_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        right_border_buf_0_val_0_0_fu_708 <= col_buf_0_val_0_0_fu_2839_p3;
        right_border_buf_0_val_1_0_fu_736 <= col_buf_0_val_1_0_fu_2871_p3;
        right_border_buf_0_val_2_0_fu_732 <= col_buf_0_val_2_0_fu_2903_p3;
        right_border_buf_0_val_3_0_fu_728 <= col_buf_0_val_3_0_fu_2935_p3;
        right_border_buf_0_val_4_0_fu_724 <= col_buf_0_val_4_0_fu_2967_p3;
        right_border_buf_0_val_5_0_fu_720 <= col_buf_0_val_5_0_fu_2999_p3;
        right_border_buf_0_val_6_0_fu_716 <= col_buf_0_val_6_0_fu_3031_p3;
        right_border_buf_0_val_7_0_fu_712 <= col_buf_0_val_7_0_fu_3063_p3;
        right_border_buf_0_val_8_0_fu_704 <= col_buf_0_val_8_0_fu_3095_p3;
        right_border_buf_0_val_9_0_fu_700 <= col_buf_0_val_9_0_fu_3127_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_2270_p2 == ap_const_lv1_0))) begin
        row_assign_42_1_t_i_reg_7497 <= row_assign_42_1_t_i_fu_2387_p2;
        row_assign_42_2_t_i_reg_7502 <= row_assign_42_2_t_i_fu_2418_p2;
        row_assign_42_3_t_i_reg_7507 <= row_assign_42_3_t_i_fu_2446_p2;
        row_assign_42_4_t_i_reg_7512 <= row_assign_42_4_t_i_fu_2474_p2;
        row_assign_42_5_t_i_reg_7517 <= row_assign_42_5_t_i_fu_2502_p2;
        row_assign_42_6_t_i_reg_7522 <= row_assign_42_6_t_i_fu_2530_p2;
        row_assign_42_7_t_i_reg_7527 <= row_assign_42_7_t_i_fu_2558_p2;
        row_assign_42_8_t_i_reg_7532 <= row_assign_42_8_t_i_fu_2586_p2;
        row_assign_42_9_t_i_reg_7537 <= row_assign_42_9_t_i_fu_2649_p2;
        row_assign_42_i_reg_7492 <= row_assign_42_i_fu_2360_p2;
        tmp_107_i_reg_7440 <= tmp_107_i_fu_2281_p2;
        tmp_330_not_i_reg_7444 <= tmp_330_not_i_fu_2286_p2;
        tmp_363_i_reg_7449 <= tmp_363_i_fu_2292_p2;
        tmp_412_5_i_reg_7458 <= tmp_412_5_i_fu_2304_p2;
        tmp_412_6_i_reg_7462 <= tmp_412_6_i_fu_2309_p2;
        tmp_412_7_i_reg_7466 <= tmp_412_7_i_fu_2315_p2;
        tmp_412_8_i_reg_7470 <= tmp_412_8_i_fu_2321_p2;
        tmp_412_9_i_reg_7474 <= tmp_412_9_i_fu_2327_p2;
        tmp_412_i_reg_7454 <= tmp_412_i_fu_2298_p2;
        tmp_4431_i_reg_7478 <= tmp_4431_i_fu_2333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_0_0_reg_7694 <= src_kernel_win_0_val_0_0_fu_3209_p3;
        src_kernel_win_0_val_1_0_reg_7700 <= src_kernel_win_0_val_1_0_fu_3241_p3;
        src_kernel_win_0_val_2_0_reg_7707 <= src_kernel_win_0_val_2_0_fu_3273_p3;
        src_kernel_win_0_val_3_0_reg_7714 <= src_kernel_win_0_val_3_0_fu_3305_p3;
        src_kernel_win_0_val_4_0_reg_7721 <= src_kernel_win_0_val_4_0_fu_3337_p3;
        src_kernel_win_0_val_5_0_reg_7728 <= src_kernel_win_0_val_5_0_fu_3369_p3;
        src_kernel_win_0_val_6_0_reg_7735 <= src_kernel_win_0_val_6_0_fu_3401_p3;
        src_kernel_win_0_val_7_0_reg_7742 <= src_kernel_win_0_val_7_0_fu_3433_p3;
        src_kernel_win_0_val_8_0_reg_7749 <= src_kernel_win_0_val_8_0_fu_3465_p3;
        src_kernel_win_0_val_9_0_reg_7756 <= src_kernel_win_0_val_9_0_fu_3497_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_0_1_fu_348 <= src_kernel_win_0_val_0_0_fu_3209_p3;
        src_kernel_win_0_val_0_2_fu_344 <= src_kernel_win_0_val_0_1_fu_348;
        src_kernel_win_0_val_9_1_fu_684 <= src_kernel_win_0_val_9_0_fu_3497_p3;
        src_kernel_win_0_val_9_2_fu_688 <= src_kernel_win_0_val_9_1_fu_684;
        src_kernel_win_0_val_9_3_fu_692 <= src_kernel_win_0_val_9_2_fu_688;
        src_kernel_win_0_val_9_4_fu_696 <= src_kernel_win_0_val_9_3_fu_692;
        src_kernel_win_0_val_9_5_fu_680 <= src_kernel_win_0_val_9_4_fu_696;
        src_kernel_win_0_val_9_6_fu_640 <= src_kernel_win_0_val_9_5_fu_680;
        src_kernel_win_0_val_9_7_fu_600 <= src_kernel_win_0_val_9_6_fu_640;
        src_kernel_win_0_val_9_8_fu_560 <= src_kernel_win_0_val_9_7_fu_600;
        src_kernel_win_0_val_9_9_fu_520 <= src_kernel_win_0_val_9_8_fu_560;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it56) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it55))) begin
        src_kernel_win_0_val_0_3_fu_340 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it55;
        src_kernel_win_0_val_0_4_fu_352 <= src_kernel_win_0_val_0_3_fu_340;
        src_kernel_win_0_val_0_5_fu_356 <= src_kernel_win_0_val_0_4_fu_352;
        src_kernel_win_0_val_0_6_fu_360 <= src_kernel_win_0_val_0_5_fu_356;
        src_kernel_win_0_val_0_7_fu_364 <= src_kernel_win_0_val_0_6_fu_360;
        src_kernel_win_0_val_0_8_fu_368 <= src_kernel_win_0_val_0_7_fu_364;
        src_kernel_win_0_val_0_9_fu_372 <= src_kernel_win_0_val_0_8_fu_368;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it55) & (tmp_464_9_6_i_reg_7399 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_3_lo_1_reg_8617 <= src_kernel_win_0_val_0_3_fu_340;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it55) & (tmp_464_9_5_i_reg_7394 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_4_lo_1_reg_8623 <= src_kernel_win_0_val_0_4_fu_352;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it55) & (tmp_464_9_4_i_reg_7389 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_5_lo_1_reg_8629 <= src_kernel_win_0_val_0_5_fu_356;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it55) & (tmp_464_9_3_i_reg_7384 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_6_lo_1_reg_8635 <= src_kernel_win_0_val_0_6_fu_360;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it55) & (tmp_464_9_2_i_reg_7379 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_7_lo_1_reg_8641 <= src_kernel_win_0_val_0_7_fu_364;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it50) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it49))) begin
        src_kernel_win_0_val_1_1_fu_376 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it49;
        src_kernel_win_0_val_1_2_fu_380 <= src_kernel_win_0_val_1_1_fu_376;
        src_kernel_win_0_val_1_3_fu_384 <= src_kernel_win_0_val_1_2_fu_380;
        src_kernel_win_0_val_1_4_fu_388 <= src_kernel_win_0_val_1_3_fu_384;
        src_kernel_win_0_val_1_5_fu_392 <= src_kernel_win_0_val_1_4_fu_388;
        src_kernel_win_0_val_1_6_fu_396 <= src_kernel_win_0_val_1_5_fu_392;
        src_kernel_win_0_val_1_7_fu_400 <= src_kernel_win_0_val_1_6_fu_396;
        src_kernel_win_0_val_1_8_fu_404 <= src_kernel_win_0_val_1_7_fu_400;
        src_kernel_win_0_val_1_9_fu_408 <= src_kernel_win_0_val_1_8_fu_404;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it49) & (tmp_464_8_8_i_reg_7359 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_1_lo_1_reg_8519 <= src_kernel_win_0_val_1_1_fu_376;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it49) & (tmp_464_8_7_i_reg_7354 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_2_lo_1_reg_8525 <= src_kernel_win_0_val_1_2_fu_380;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it49) & (tmp_464_8_6_i_reg_7349 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_3_lo_1_reg_8531 <= src_kernel_win_0_val_1_3_fu_384;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it49) & (tmp_464_8_5_i_reg_7344 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_4_lo_1_reg_8537 <= src_kernel_win_0_val_1_4_fu_388;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it49) & (tmp_464_8_4_i_reg_7339 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_5_lo_1_reg_8543 <= src_kernel_win_0_val_1_5_fu_392;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it49) & (tmp_464_8_3_i_reg_7334 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_6_lo_1_reg_8549 <= src_kernel_win_0_val_1_6_fu_396;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it49) & (tmp_464_8_2_i_reg_7329 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_7_lo_1_reg_8555 <= src_kernel_win_0_val_1_7_fu_400;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it44) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it43))) begin
        src_kernel_win_0_val_2_1_fu_412 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it43;
        src_kernel_win_0_val_2_2_fu_416 <= src_kernel_win_0_val_2_1_fu_412;
        src_kernel_win_0_val_2_3_fu_420 <= src_kernel_win_0_val_2_2_fu_416;
        src_kernel_win_0_val_2_4_fu_424 <= src_kernel_win_0_val_2_3_fu_420;
        src_kernel_win_0_val_2_5_fu_428 <= src_kernel_win_0_val_2_4_fu_424;
        src_kernel_win_0_val_2_6_fu_432 <= src_kernel_win_0_val_2_5_fu_428;
        src_kernel_win_0_val_2_7_fu_436 <= src_kernel_win_0_val_2_6_fu_432;
        src_kernel_win_0_val_2_8_fu_440 <= src_kernel_win_0_val_2_7_fu_436;
        src_kernel_win_0_val_2_9_fu_444 <= src_kernel_win_0_val_2_8_fu_440;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it43) & (tmp_464_7_8_i_reg_7309 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_1_lo_1_reg_8421 <= src_kernel_win_0_val_2_1_fu_412;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it43) & (tmp_464_7_7_i_reg_7304 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_2_lo_1_reg_8427 <= src_kernel_win_0_val_2_2_fu_416;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it43) & (tmp_464_7_6_i_reg_7299 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_3_lo_1_reg_8433 <= src_kernel_win_0_val_2_3_fu_420;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it43) & (tmp_464_7_5_i_reg_7294 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_4_lo_1_reg_8439 <= src_kernel_win_0_val_2_4_fu_424;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it43) & (tmp_464_7_4_i_reg_7289 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_5_lo_1_reg_8445 <= src_kernel_win_0_val_2_5_fu_428;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it43) & (tmp_464_7_3_i_reg_7284 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_6_lo_1_reg_8451 <= src_kernel_win_0_val_2_6_fu_432;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it43) & (tmp_464_7_2_i_reg_7279 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_7_lo_1_reg_8457 <= src_kernel_win_0_val_2_7_fu_436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it37))) begin
        src_kernel_win_0_val_3_1_fu_448 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it37;
        src_kernel_win_0_val_3_2_fu_452 <= src_kernel_win_0_val_3_1_fu_448;
        src_kernel_win_0_val_3_3_fu_456 <= src_kernel_win_0_val_3_2_fu_452;
        src_kernel_win_0_val_3_4_fu_460 <= src_kernel_win_0_val_3_3_fu_456;
        src_kernel_win_0_val_3_5_fu_464 <= src_kernel_win_0_val_3_4_fu_460;
        src_kernel_win_0_val_3_6_fu_468 <= src_kernel_win_0_val_3_5_fu_464;
        src_kernel_win_0_val_3_7_fu_472 <= src_kernel_win_0_val_3_6_fu_468;
        src_kernel_win_0_val_3_8_fu_476 <= src_kernel_win_0_val_3_7_fu_472;
        src_kernel_win_0_val_3_9_fu_480 <= src_kernel_win_0_val_3_8_fu_476;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it37) & (tmp_464_6_8_i_reg_7259 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_1_lo_1_reg_8323 <= src_kernel_win_0_val_3_1_fu_448;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it37) & (tmp_464_6_7_i_reg_7254 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_2_lo_1_reg_8329 <= src_kernel_win_0_val_3_2_fu_452;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it37) & (tmp_464_6_6_i_reg_7249 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_3_lo_1_reg_8335 <= src_kernel_win_0_val_3_3_fu_456;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it37) & (tmp_464_6_5_i_reg_7244 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_4_lo_1_reg_8341 <= src_kernel_win_0_val_3_4_fu_460;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it37) & (tmp_464_6_4_i_reg_7239 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_5_lo_1_reg_8347 <= src_kernel_win_0_val_3_5_fu_464;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it37) & (tmp_464_6_3_i_reg_7234 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_6_lo_1_reg_8353 <= src_kernel_win_0_val_3_6_fu_468;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it37) & (tmp_464_6_2_i_reg_7229 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_7_lo_1_reg_8359 <= src_kernel_win_0_val_3_7_fu_472;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it31))) begin
        src_kernel_win_0_val_4_1_fu_484 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it31;
        src_kernel_win_0_val_4_2_fu_488 <= src_kernel_win_0_val_4_1_fu_484;
        src_kernel_win_0_val_4_3_fu_492 <= src_kernel_win_0_val_4_2_fu_488;
        src_kernel_win_0_val_4_4_fu_496 <= src_kernel_win_0_val_4_3_fu_492;
        src_kernel_win_0_val_4_5_fu_500 <= src_kernel_win_0_val_4_4_fu_496;
        src_kernel_win_0_val_4_6_fu_504 <= src_kernel_win_0_val_4_5_fu_500;
        src_kernel_win_0_val_4_7_fu_508 <= src_kernel_win_0_val_4_6_fu_504;
        src_kernel_win_0_val_4_8_fu_512 <= src_kernel_win_0_val_4_7_fu_508;
        src_kernel_win_0_val_4_9_fu_516 <= src_kernel_win_0_val_4_8_fu_512;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it31) & (tmp_464_5_8_i_reg_7209 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_1_lo_1_reg_8225 <= src_kernel_win_0_val_4_1_fu_484;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it31) & (tmp_464_5_7_i_reg_7204 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_2_lo_1_reg_8231 <= src_kernel_win_0_val_4_2_fu_488;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it31) & (tmp_464_5_6_i_reg_7199 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_3_lo_1_reg_8237 <= src_kernel_win_0_val_4_3_fu_492;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it31) & (tmp_464_5_5_i_reg_7194 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_4_lo_1_reg_8243 <= src_kernel_win_0_val_4_4_fu_496;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it31) & (tmp_464_5_4_i_reg_7189 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_5_lo_1_reg_8249 <= src_kernel_win_0_val_4_5_fu_500;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it31) & (tmp_464_5_3_i_reg_7184 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_6_lo_1_reg_8255 <= src_kernel_win_0_val_4_6_fu_504;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it31) & (tmp_464_5_2_i_reg_7179 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_7_lo_1_reg_8261 <= src_kernel_win_0_val_4_7_fu_508;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it25))) begin
        src_kernel_win_0_val_5_1_fu_524 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it25;
        src_kernel_win_0_val_5_2_fu_528 <= src_kernel_win_0_val_5_1_fu_524;
        src_kernel_win_0_val_5_3_fu_532 <= src_kernel_win_0_val_5_2_fu_528;
        src_kernel_win_0_val_5_4_fu_536 <= src_kernel_win_0_val_5_3_fu_532;
        src_kernel_win_0_val_5_5_fu_540 <= src_kernel_win_0_val_5_4_fu_536;
        src_kernel_win_0_val_5_6_fu_544 <= src_kernel_win_0_val_5_5_fu_540;
        src_kernel_win_0_val_5_7_fu_548 <= src_kernel_win_0_val_5_6_fu_544;
        src_kernel_win_0_val_5_8_fu_552 <= src_kernel_win_0_val_5_7_fu_548;
        src_kernel_win_0_val_5_9_fu_556 <= src_kernel_win_0_val_5_8_fu_552;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it25) & (tmp_464_4_8_i_reg_7159 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_1_lo_1_reg_8127 <= src_kernel_win_0_val_5_1_fu_524;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it25) & (tmp_464_4_7_i_reg_7154 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_2_lo_1_reg_8133 <= src_kernel_win_0_val_5_2_fu_528;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it25) & (tmp_464_4_6_i_reg_7149 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_3_lo_1_reg_8139 <= src_kernel_win_0_val_5_3_fu_532;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it25) & (tmp_464_4_5_i_reg_7144 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_4_lo_1_reg_8145 <= src_kernel_win_0_val_5_4_fu_536;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it25) & (tmp_464_4_4_i_reg_7139 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_5_lo_1_reg_8151 <= src_kernel_win_0_val_5_5_fu_540;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it25) & (tmp_464_4_3_i_reg_7134 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_6_lo_1_reg_8157 <= src_kernel_win_0_val_5_6_fu_544;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it25) & (tmp_464_4_2_i_reg_7129 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_7_lo_1_reg_8163 <= src_kernel_win_0_val_5_7_fu_548;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it19))) begin
        src_kernel_win_0_val_6_1_fu_564 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it19;
        src_kernel_win_0_val_6_2_fu_568 <= src_kernel_win_0_val_6_1_fu_564;
        src_kernel_win_0_val_6_3_fu_572 <= src_kernel_win_0_val_6_2_fu_568;
        src_kernel_win_0_val_6_4_fu_576 <= src_kernel_win_0_val_6_3_fu_572;
        src_kernel_win_0_val_6_5_fu_580 <= src_kernel_win_0_val_6_4_fu_576;
        src_kernel_win_0_val_6_6_fu_584 <= src_kernel_win_0_val_6_5_fu_580;
        src_kernel_win_0_val_6_7_fu_588 <= src_kernel_win_0_val_6_6_fu_584;
        src_kernel_win_0_val_6_8_fu_592 <= src_kernel_win_0_val_6_7_fu_588;
        src_kernel_win_0_val_6_9_fu_596 <= src_kernel_win_0_val_6_8_fu_592;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it19) & (tmp_464_3_8_i_reg_7109 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_1_lo_1_reg_8029 <= src_kernel_win_0_val_6_1_fu_564;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it19) & (tmp_464_3_7_i_reg_7104 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_2_lo_1_reg_8035 <= src_kernel_win_0_val_6_2_fu_568;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it19) & (tmp_464_3_6_i_reg_7099 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_3_lo_1_reg_8041 <= src_kernel_win_0_val_6_3_fu_572;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it19) & (tmp_464_3_5_i_reg_7094 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_4_lo_1_reg_8047 <= src_kernel_win_0_val_6_4_fu_576;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it19) & (tmp_464_3_4_i_reg_7089 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_5_lo_1_reg_8053 <= src_kernel_win_0_val_6_5_fu_580;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it19) & (tmp_464_3_3_i_reg_7084 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_6_lo_1_reg_8059 <= src_kernel_win_0_val_6_6_fu_584;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it19) & (tmp_464_3_2_i_reg_7079 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_7_lo_1_reg_8065 <= src_kernel_win_0_val_6_7_fu_588;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it13))) begin
        src_kernel_win_0_val_7_1_fu_604 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it13;
        src_kernel_win_0_val_7_2_fu_608 <= src_kernel_win_0_val_7_1_fu_604;
        src_kernel_win_0_val_7_3_fu_612 <= src_kernel_win_0_val_7_2_fu_608;
        src_kernel_win_0_val_7_4_fu_616 <= src_kernel_win_0_val_7_3_fu_612;
        src_kernel_win_0_val_7_5_fu_620 <= src_kernel_win_0_val_7_4_fu_616;
        src_kernel_win_0_val_7_6_fu_624 <= src_kernel_win_0_val_7_5_fu_620;
        src_kernel_win_0_val_7_7_fu_628 <= src_kernel_win_0_val_7_6_fu_624;
        src_kernel_win_0_val_7_8_fu_632 <= src_kernel_win_0_val_7_7_fu_628;
        src_kernel_win_0_val_7_9_fu_636 <= src_kernel_win_0_val_7_8_fu_632;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it13) & (tmp_464_2_8_i_reg_7059 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_1_lo_1_reg_7931 <= src_kernel_win_0_val_7_1_fu_604;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it13) & (tmp_464_2_7_i_reg_7054 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_2_lo_1_reg_7937 <= src_kernel_win_0_val_7_2_fu_608;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it13) & (tmp_464_2_6_i_reg_7049 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_3_lo_1_reg_7943 <= src_kernel_win_0_val_7_3_fu_612;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it13) & (tmp_464_2_5_i_reg_7044 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_4_lo_1_reg_7949 <= src_kernel_win_0_val_7_4_fu_616;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it13) & (tmp_464_2_4_i_reg_7039 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_5_lo_1_reg_7955 <= src_kernel_win_0_val_7_5_fu_620;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it13) & (tmp_464_2_3_i_reg_7034 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_6_lo_1_reg_7961 <= src_kernel_win_0_val_7_6_fu_624;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it13) & (tmp_464_2_2_i_reg_7029 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_7_lo_1_reg_7967 <= src_kernel_win_0_val_7_7_fu_628;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it7))) begin
        src_kernel_win_0_val_8_1_fu_644 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it7;
        src_kernel_win_0_val_8_2_fu_648 <= src_kernel_win_0_val_8_1_fu_644;
        src_kernel_win_0_val_8_3_fu_652 <= src_kernel_win_0_val_8_2_fu_648;
        src_kernel_win_0_val_8_4_fu_656 <= src_kernel_win_0_val_8_3_fu_652;
        src_kernel_win_0_val_8_5_fu_660 <= src_kernel_win_0_val_8_4_fu_656;
        src_kernel_win_0_val_8_6_fu_664 <= src_kernel_win_0_val_8_5_fu_660;
        src_kernel_win_0_val_8_7_fu_668 <= src_kernel_win_0_val_8_6_fu_664;
        src_kernel_win_0_val_8_8_fu_672 <= src_kernel_win_0_val_8_7_fu_668;
        src_kernel_win_0_val_8_9_fu_676 <= src_kernel_win_0_val_8_8_fu_672;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it7) & (tmp_464_1_8_i_reg_7009 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_1_lo_1_reg_7833 <= src_kernel_win_0_val_8_1_fu_644;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it7) & (tmp_464_1_7_i_reg_7004 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_2_lo_1_reg_7839 <= src_kernel_win_0_val_8_2_fu_648;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it7) & (tmp_464_1_6_i_reg_6999 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_3_lo_1_reg_7845 <= src_kernel_win_0_val_8_3_fu_652;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it7) & (tmp_464_1_5_i_reg_6994 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_4_lo_1_reg_7851 <= src_kernel_win_0_val_8_4_fu_656;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it7) & (tmp_464_1_4_i_reg_6989 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_5_lo_1_reg_7857 <= src_kernel_win_0_val_8_5_fu_660;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it7) & (tmp_464_1_3_i_reg_6984 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_6_lo_1_reg_7863 <= src_kernel_win_0_val_8_6_fu_664;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it7) & (tmp_464_1_2_i_reg_6979 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_7_lo_1_reg_7869 <= src_kernel_win_0_val_8_7_fu_668;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it1) & (tmp_464_0_8_i_reg_6959 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_9_1_lo_1_reg_7762 <= src_kernel_win_0_val_9_1_fu_684;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it1) & (tmp_464_0_7_i_reg_6954 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_9_2_lo_1_reg_7768 <= src_kernel_win_0_val_9_2_fu_688;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it1) & (tmp_464_0_6_i_reg_6949 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_9_3_lo_1_reg_7774 <= src_kernel_win_0_val_9_3_fu_692;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it3) & (tmp_464_0_5_i_reg_6944 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_0_4_reg_7803 <= temp_0_i_i_i_i_059_i_i_i_1_0_4_fu_3665_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it7) & (tmp_464_1_1_i_reg_6974 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_1_1_reg_7880 <= temp_0_i_i_i_i_059_i_i_i_1_1_1_fu_3798_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_1_6_i_reg_6999 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it10))) begin
        temp_0_i_i_i_i_059_i_i_i_1_1_6_reg_7908 <= temp_0_i_i_i_i_059_i_i_i_1_1_6_fu_3954_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it13) & (tmp_464_2_1_i_reg_7024 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_2_1_reg_7978 <= temp_0_i_i_i_i_059_i_i_i_1_2_1_fu_4071_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_2_6_i_reg_7049 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it16))) begin
        temp_0_i_i_i_i_059_i_i_i_1_2_6_reg_8006 <= temp_0_i_i_i_i_059_i_i_i_1_2_6_fu_4227_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it19) & (tmp_464_3_1_i_reg_7074 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_3_1_reg_8076 <= temp_0_i_i_i_i_059_i_i_i_1_3_1_fu_4344_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_3_6_i_reg_7099 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it22))) begin
        temp_0_i_i_i_i_059_i_i_i_1_3_6_reg_8104 <= temp_0_i_i_i_i_059_i_i_i_1_3_6_fu_4500_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it25) & (tmp_464_4_1_i_reg_7124 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_4_1_reg_8174 <= temp_0_i_i_i_i_059_i_i_i_1_4_1_fu_4617_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_4_6_i_reg_7149 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it28))) begin
        temp_0_i_i_i_i_059_i_i_i_1_4_6_reg_8202 <= temp_0_i_i_i_i_059_i_i_i_1_4_6_fu_4773_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it31) & (tmp_464_5_1_i_reg_7174 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_5_1_reg_8272 <= temp_0_i_i_i_i_059_i_i_i_1_5_1_fu_4890_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_5_6_i_reg_7199 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it34))) begin
        temp_0_i_i_i_i_059_i_i_i_1_5_6_reg_8300 <= temp_0_i_i_i_i_059_i_i_i_1_5_6_fu_5046_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it37) & (tmp_464_6_1_i_reg_7224 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_6_1_reg_8370 <= temp_0_i_i_i_i_059_i_i_i_1_6_1_fu_5163_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_6_6_i_reg_7249 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it40))) begin
        temp_0_i_i_i_i_059_i_i_i_1_6_6_reg_8398 <= temp_0_i_i_i_i_059_i_i_i_1_6_6_fu_5319_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it43) & (tmp_464_7_1_i_reg_7274 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_7_1_reg_8468 <= temp_0_i_i_i_i_059_i_i_i_1_7_1_fu_5436_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_7_6_i_reg_7299 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it46))) begin
        temp_0_i_i_i_i_059_i_i_i_1_7_6_reg_8496 <= temp_0_i_i_i_i_059_i_i_i_1_7_6_fu_5592_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it49) & (tmp_464_8_1_i_reg_7324 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_8_1_reg_8566 <= temp_0_i_i_i_i_059_i_i_i_1_8_1_fu_5709_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_8_6_i_reg_7349 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it52))) begin
        temp_0_i_i_i_i_059_i_i_i_1_8_6_reg_8594 <= temp_0_i_i_i_i_059_i_i_i_1_8_6_fu_5865_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it55) & (tmp_464_9_1_i_reg_7374 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_9_1_reg_8652 <= temp_0_i_i_i_i_059_i_i_i_1_9_1_fu_5976_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_9_6_i_reg_7399 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it58))) begin
        temp_0_i_i_i_i_059_i_i_i_1_9_6_reg_8680 <= temp_0_i_i_i_i_059_i_i_i_1_9_6_fu_6116_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it60))) begin
        tmp_41_reg_8696 <= tmp_41_fu_6175_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it1) & (tmp_464_0_2_i_reg_6929 == ap_const_lv1_0))) begin
        tmp_466_0_2_i_reg_7786 <= tmp_466_0_2_i_fu_3544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_0_7_i_reg_6954 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it4))) begin
        tmp_466_0_7_i_reg_7814 <= tmp_466_0_7_i_fu_3696_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_1_3_i_reg_6984 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it8))) begin
        tmp_466_1_3_i_reg_7891 <= tmp_466_1_3_i_fu_3898_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_1_8_i_reg_7009 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it11))) begin
        tmp_466_1_8_i_reg_7919 <= tmp_466_1_8_i_fu_3985_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_2_3_i_reg_7034 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it14))) begin
        tmp_466_2_3_i_reg_7989 <= tmp_466_2_3_i_fu_4171_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_2_8_i_reg_7059 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it17))) begin
        tmp_466_2_8_i_reg_8017 <= tmp_466_2_8_i_fu_4258_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_3_3_i_reg_7084 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it20))) begin
        tmp_466_3_3_i_reg_8087 <= tmp_466_3_3_i_fu_4444_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_3_8_i_reg_7109 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it23))) begin
        tmp_466_3_8_i_reg_8115 <= tmp_466_3_8_i_fu_4531_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_4_3_i_reg_7134 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it26))) begin
        tmp_466_4_3_i_reg_8185 <= tmp_466_4_3_i_fu_4717_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_4_8_i_reg_7159 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it29))) begin
        tmp_466_4_8_i_reg_8213 <= tmp_466_4_8_i_fu_4804_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_5_3_i_reg_7184 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it32))) begin
        tmp_466_5_3_i_reg_8283 <= tmp_466_5_3_i_fu_4990_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_5_8_i_reg_7209 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it35))) begin
        tmp_466_5_8_i_reg_8311 <= tmp_466_5_8_i_fu_5077_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_6_3_i_reg_7234 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it38))) begin
        tmp_466_6_3_i_reg_8381 <= tmp_466_6_3_i_fu_5263_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_6_8_i_reg_7259 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it41))) begin
        tmp_466_6_8_i_reg_8409 <= tmp_466_6_8_i_fu_5350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_7_3_i_reg_7284 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it44))) begin
        tmp_466_7_3_i_reg_8479 <= tmp_466_7_3_i_fu_5536_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_7_8_i_reg_7309 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it47))) begin
        tmp_466_7_8_i_reg_8507 <= tmp_466_7_8_i_fu_5623_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_8_3_i_reg_7334 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it50))) begin
        tmp_466_8_3_i_reg_8577 <= tmp_466_8_3_i_fu_5809_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_8_8_i_reg_7359 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it53))) begin
        tmp_466_8_8_i_reg_8605 <= tmp_466_8_8_i_fu_5896_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_9_3_i_reg_7384 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it56))) begin
        tmp_466_9_3_i_reg_8663 <= tmp_466_9_3_i_fu_6060_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it59) & (tmp_464_9_8_i_reg_7409 == ap_const_lv1_0))) begin
        tmp_466_9_8_i_reg_8691 <= tmp_466_9_8_i_fu_6147_p2;
    end
end

always @ (ap_done_reg or exitcond1_fu_2270_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_2270_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond1_fu_2270_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_2270_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_979) begin
    if (ap_sig_bdd_979) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_925) begin
    if (ap_sig_bdd_925) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2861) begin
    if (ap_sig_bdd_2861) begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        heightloop_1_reload_read = ap_const_logic_1;
    end else begin
        heightloop_1_reload_read = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))))) begin
        img_3_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        img_3_data_stream_0_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it61 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it61) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        img_4_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        img_4_data_stream_0_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_10_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_9_i_reg_7474 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_9_i_reg_7474)))) begin
        k_buf_0_val_10_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_9_i_reg_7474 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_9_i_reg_7474)))) begin
        k_buf_0_val_10_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_11_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_8_i_reg_7470 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_8_i_reg_7470)))) begin
        k_buf_0_val_11_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_10_1_i_q0 or ap_sig_bdd_6293 or ap_sig_bdd_6295 or ap_sig_bdd_6292) begin
    if (ap_sig_bdd_6292) begin
        if (ap_sig_bdd_6295) begin
            k_buf_0_val_11_1_i_d1 = k_buf_0_val_10_1_i_q0;
        end else if (ap_sig_bdd_6293) begin
            k_buf_0_val_11_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_11_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_11_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_8_i_reg_7470 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_8_i_reg_7470)))) begin
        k_buf_0_val_11_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_12_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_7_i_reg_7466 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_7_i_reg_7466)))) begin
        k_buf_0_val_12_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_11_1_i_q0 or ap_sig_bdd_6295 or ap_sig_bdd_6292 or ap_sig_bdd_6298) begin
    if (ap_sig_bdd_6292) begin
        if (ap_sig_bdd_6295) begin
            k_buf_0_val_12_1_i_d1 = k_buf_0_val_11_1_i_q0;
        end else if (ap_sig_bdd_6298) begin
            k_buf_0_val_12_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_12_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_12_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_7_i_reg_7466 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_7_i_reg_7466)))) begin
        k_buf_0_val_12_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_13_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_6_i_reg_7462 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_6_i_reg_7462)))) begin
        k_buf_0_val_13_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_12_1_i_q0 or ap_sig_bdd_6295 or ap_sig_bdd_6292 or ap_sig_bdd_6300) begin
    if (ap_sig_bdd_6292) begin
        if (ap_sig_bdd_6295) begin
            k_buf_0_val_13_1_i_d1 = k_buf_0_val_12_1_i_q0;
        end else if (ap_sig_bdd_6300) begin
            k_buf_0_val_13_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_13_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_13_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_6_i_reg_7462 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_6_i_reg_7462)))) begin
        k_buf_0_val_13_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_14_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_5_i_reg_7458 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_5_i_reg_7458)))) begin
        k_buf_0_val_14_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_13_1_i_q0 or ap_sig_bdd_6295 or ap_sig_bdd_6292 or ap_sig_bdd_6302) begin
    if (ap_sig_bdd_6292) begin
        if (ap_sig_bdd_6295) begin
            k_buf_0_val_14_1_i_d1 = k_buf_0_val_13_1_i_q0;
        end else if (ap_sig_bdd_6302) begin
            k_buf_0_val_14_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_14_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_14_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_5_i_reg_7458 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_5_i_reg_7458)))) begin
        k_buf_0_val_14_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_15_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_i_reg_7454 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7454)))) begin
        k_buf_0_val_15_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_14_1_i_q0 or ap_sig_bdd_6295 or ap_sig_bdd_6292 or ap_sig_bdd_6304) begin
    if (ap_sig_bdd_6292) begin
        if (ap_sig_bdd_6295) begin
            k_buf_0_val_15_1_i_d1 = k_buf_0_val_14_1_i_q0;
        end else if (ap_sig_bdd_6304) begin
            k_buf_0_val_15_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_15_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_15_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_i_reg_7454 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7454)))) begin
        k_buf_0_val_15_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_16_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_i_reg_7454 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7454)))) begin
        k_buf_0_val_16_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_15_1_i_q0 or ap_sig_bdd_6295 or ap_sig_bdd_6292 or ap_sig_bdd_6304) begin
    if (ap_sig_bdd_6292) begin
        if (ap_sig_bdd_6295) begin
            k_buf_0_val_16_1_i_d1 = k_buf_0_val_15_1_i_q0;
        end else if (ap_sig_bdd_6304) begin
            k_buf_0_val_16_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_16_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_16_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_i_reg_7454 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7454)))) begin
        k_buf_0_val_16_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_17_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_i_reg_7454 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7454)))) begin
        k_buf_0_val_17_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_16_1_i_q0 or ap_sig_bdd_6295 or ap_sig_bdd_6292 or ap_sig_bdd_6304) begin
    if (ap_sig_bdd_6292) begin
        if (ap_sig_bdd_6295) begin
            k_buf_0_val_17_1_i_d1 = k_buf_0_val_16_1_i_q0;
        end else if (ap_sig_bdd_6304) begin
            k_buf_0_val_17_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_17_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_17_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_i_reg_7454 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7454)))) begin
        k_buf_0_val_17_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_18_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_i_reg_7454 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7454)))) begin
        k_buf_0_val_18_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_17_1_i_q0 or ap_sig_bdd_6295 or ap_sig_bdd_6292 or ap_sig_bdd_6304) begin
    if (ap_sig_bdd_6292) begin
        if (ap_sig_bdd_6295) begin
            k_buf_0_val_18_1_i_d1 = k_buf_0_val_17_1_i_q0;
        end else if (ap_sig_bdd_6304) begin
            k_buf_0_val_18_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_18_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_18_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_i_reg_7454 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7454)))) begin
        k_buf_0_val_18_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_19_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_i_reg_7454 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7454)))) begin
        k_buf_0_val_19_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_18_1_i_q0 or ap_sig_bdd_6295 or ap_sig_bdd_6292 or ap_sig_bdd_6304) begin
    if (ap_sig_bdd_6292) begin
        if (ap_sig_bdd_6295) begin
            k_buf_0_val_19_1_i_d1 = k_buf_0_val_18_1_i_q0;
        end else if (ap_sig_bdd_6304) begin
            k_buf_0_val_19_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_19_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_19_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or tmp_412_i_reg_7454 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7454)))) begin
        k_buf_0_val_19_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        p_neg392_i_i_i2_cast27809_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27809_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        p_neg392_i_i_i2_cast27810_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27810_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        p_neg392_i_i_i2_cast_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        p_neg392_i_i_i2_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        tmp_41_cast_reload_read = ap_const_logic_1;
    end else begin
        tmp_41_cast_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        tmp_41_reload_read = ap_const_logic_1;
    end else begin
        tmp_41_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        widthloop_1_reload_read = ap_const_logic_1;
    end else begin
        widthloop_1_reload_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_695 or exitcond1_fu_2270_p2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it61 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_695) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond1_fu_2270_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st66_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st66_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_fu_2675_p2 = ($signed(ap_const_lv12_FFB) + $signed(tmp_109_cast27800_i_fu_2654_p1));


always @ (img_3_data_stream_0_V_empty_n or tmp_107_i_reg_7440 or tmp_363_i_reg_7449 or ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) begin
    ap_sig_bdd_1003 = (((img_3_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7449)) | ((img_3_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0)));
end


always @ (img_4_data_stream_0_V_full_n or ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it61) begin
    ap_sig_bdd_1131 = ((img_4_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7580_pp0_it61));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2861 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_reg_ppstg_exitcond_reg_7542_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    ap_sig_bdd_6292 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7556_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end


always @ (tmp_363_i_reg_7449 or tmp_412_8_i_reg_7470) begin
    ap_sig_bdd_6293 = ((ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(ap_const_lv1_0 == tmp_412_8_i_reg_7470));
end


always @ (tmp_107_i_reg_7440 or tmp_363_i_reg_7449) begin
    ap_sig_bdd_6295 = (~(ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(tmp_107_i_reg_7440 == ap_const_lv1_0));
end


always @ (tmp_363_i_reg_7449 or tmp_412_7_i_reg_7466) begin
    ap_sig_bdd_6298 = ((ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(ap_const_lv1_0 == tmp_412_7_i_reg_7466));
end


always @ (tmp_363_i_reg_7449 or tmp_412_6_i_reg_7462) begin
    ap_sig_bdd_6300 = ((ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(ap_const_lv1_0 == tmp_412_6_i_reg_7462));
end


always @ (tmp_363_i_reg_7449 or tmp_412_5_i_reg_7458) begin
    ap_sig_bdd_6302 = ((ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(ap_const_lv1_0 == tmp_412_5_i_reg_7458));
end


always @ (tmp_363_i_reg_7449 or tmp_412_i_reg_7454) begin
    ap_sig_bdd_6304 = ((ap_const_lv1_0 == tmp_363_i_reg_7449) & ~(ap_const_lv1_0 == tmp_412_i_reg_7454));
end


always @ (ap_start or ap_done_reg or heightloop_1_reload_empty_n or widthloop_1_reload_empty_n or p_neg392_i_i_i2_cast_reload_empty_n or p_neg392_i_i_i2_cast27809_reload_empty_n or p_neg392_i_i_i2_reload_empty_n or tmp_41_cast_reload_empty_n or tmp_41_reload_empty_n or p_neg392_i_i_i2_cast27810_reload_empty_n or wdw_val_0_0_reload_empty_n or wdw_val_0_1_reload_empty_n or wdw_val_0_2_reload_empty_n or wdw_val_0_3_reload_empty_n or wdw_val_0_4_reload_empty_n or wdw_val_0_5_reload_empty_n or wdw_val_0_6_reload_empty_n or wdw_val_0_7_reload_empty_n or wdw_val_0_8_reload_empty_n or wdw_val_0_9_reload_empty_n or wdw_val_1_0_reload_empty_n or wdw_val_1_1_reload_empty_n or wdw_val_1_2_reload_empty_n or wdw_val_1_3_reload_empty_n or wdw_val_1_4_reload_empty_n or wdw_val_1_5_reload_empty_n or wdw_val_1_6_reload_empty_n or wdw_val_1_7_reload_empty_n or wdw_val_1_8_reload_empty_n or wdw_val_1_9_reload_empty_n or wdw_val_2_0_reload_empty_n or wdw_val_2_1_reload_empty_n or wdw_val_2_2_reload_empty_n or wdw_val_2_3_reload_empty_n or wdw_val_2_4_reload_empty_n or wdw_val_2_5_reload_empty_n or wdw_val_2_6_reload_empty_n or wdw_val_2_7_reload_empty_n or wdw_val_2_8_reload_empty_n or wdw_val_2_9_reload_empty_n or wdw_val_3_0_reload_empty_n or wdw_val_3_1_reload_empty_n or wdw_val_3_2_reload_empty_n or wdw_val_3_3_reload_empty_n or wdw_val_3_4_reload_empty_n or wdw_val_3_5_reload_empty_n or wdw_val_3_6_reload_empty_n or wdw_val_3_7_reload_empty_n or wdw_val_3_8_reload_empty_n or wdw_val_3_9_reload_empty_n or wdw_val_4_0_reload_empty_n or wdw_val_4_1_reload_empty_n or wdw_val_4_2_reload_empty_n or wdw_val_4_3_reload_empty_n or wdw_val_4_4_reload_empty_n or wdw_val_4_5_reload_empty_n or wdw_val_4_6_reload_empty_n or wdw_val_4_7_reload_empty_n or wdw_val_4_8_reload_empty_n or wdw_val_4_9_reload_empty_n or wdw_val_5_0_reload_empty_n or wdw_val_5_1_reload_empty_n or wdw_val_5_2_reload_empty_n or wdw_val_5_3_reload_empty_n or wdw_val_5_4_reload_empty_n or wdw_val_5_5_reload_empty_n or wdw_val_5_6_reload_empty_n or wdw_val_5_7_reload_empty_n or wdw_val_5_8_reload_empty_n or wdw_val_5_9_reload_empty_n or wdw_val_6_0_reload_empty_n or wdw_val_6_1_reload_empty_n or wdw_val_6_2_reload_empty_n or wdw_val_6_3_reload_empty_n or wdw_val_6_4_reload_empty_n or wdw_val_6_5_reload_empty_n or wdw_val_6_6_reload_empty_n or wdw_val_6_7_reload_empty_n or wdw_val_6_8_reload_empty_n or wdw_val_6_9_reload_empty_n or wdw_val_7_0_reload_empty_n or wdw_val_7_1_reload_empty_n or wdw_val_7_2_reload_empty_n or wdw_val_7_3_reload_empty_n or wdw_val_7_4_reload_empty_n or wdw_val_7_5_reload_empty_n or wdw_val_7_6_reload_empty_n or wdw_val_7_7_reload_empty_n or wdw_val_7_8_reload_empty_n or wdw_val_7_9_reload_empty_n or wdw_val_8_0_reload_empty_n or wdw_val_8_1_reload_empty_n or wdw_val_8_2_reload_empty_n or wdw_val_8_3_reload_empty_n or wdw_val_8_4_reload_empty_n or wdw_val_8_5_reload_empty_n or wdw_val_8_6_reload_empty_n or wdw_val_8_7_reload_empty_n or wdw_val_8_8_reload_empty_n or wdw_val_8_9_reload_empty_n or wdw_val_9_0_reload_empty_n or wdw_val_9_1_reload_empty_n or wdw_val_9_2_reload_empty_n or wdw_val_9_3_reload_empty_n or wdw_val_9_4_reload_empty_n or wdw_val_9_5_reload_empty_n or wdw_val_9_6_reload_empty_n or wdw_val_9_7_reload_empty_n or wdw_val_9_9_reload_empty_n or wdw_val_9_8_reload_empty_n) begin
    ap_sig_bdd_695 = ((p_neg392_i_i_i2_cast27810_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27809_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_reload_empty_n == ap_const_logic_0) | (tmp_41_cast_reload_empty_n == ap_const_logic_0) | (tmp_41_reload_empty_n == ap_const_logic_0) | (widthloop_1_reload_empty_n == ap_const_logic_0) | (heightloop_1_reload_empty_n == ap_const_logic_0) | (wdw_val_0_3_reload_empty_n == ap_const_logic_0) | (wdw_val_0_2_reload_empty_n == ap_const_logic_0) | (wdw_val_0_1_reload_empty_n == ap_const_logic_0) | (wdw_val_0_0_reload_empty_n == ap_const_logic_0) | (wdw_val_0_4_reload_empty_n == ap_const_logic_0) | (wdw_val_0_5_reload_empty_n == ap_const_logic_0) | (wdw_val_0_6_reload_empty_n == ap_const_logic_0) | (wdw_val_0_7_reload_empty_n == ap_const_logic_0) | (wdw_val_0_8_reload_empty_n == ap_const_logic_0) | (wdw_val_0_9_reload_empty_n == ap_const_logic_0) | (wdw_val_1_0_reload_empty_n == ap_const_logic_0) | (wdw_val_1_1_reload_empty_n == ap_const_logic_0) | (wdw_val_1_2_reload_empty_n == ap_const_logic_0) | (wdw_val_1_3_reload_empty_n == ap_const_logic_0) | (wdw_val_1_4_reload_empty_n == ap_const_logic_0) | (wdw_val_1_5_reload_empty_n == ap_const_logic_0) | (wdw_val_1_6_reload_empty_n == ap_const_logic_0) | (wdw_val_1_7_reload_empty_n == ap_const_logic_0) | (wdw_val_1_8_reload_empty_n == ap_const_logic_0) | (wdw_val_1_9_reload_empty_n == ap_const_logic_0) | (wdw_val_2_0_reload_empty_n == ap_const_logic_0) | (wdw_val_2_1_reload_empty_n == ap_const_logic_0) | (wdw_val_2_2_reload_empty_n == ap_const_logic_0) | (wdw_val_2_3_reload_empty_n == ap_const_logic_0) | (wdw_val_2_4_reload_empty_n == ap_const_logic_0) | (wdw_val_2_5_reload_empty_n == ap_const_logic_0) | (wdw_val_2_6_reload_empty_n == ap_const_logic_0) | (wdw_val_2_7_reload_empty_n == ap_const_logic_0) | (wdw_val_2_8_reload_empty_n == ap_const_logic_0) | (wdw_val_2_9_reload_empty_n == ap_const_logic_0) | (wdw_val_3_0_reload_empty_n == ap_const_logic_0) | (wdw_val_3_1_reload_empty_n == ap_const_logic_0) | (wdw_val_3_2_reload_empty_n == ap_const_logic_0) | (wdw_val_3_3_reload_empty_n == ap_const_logic_0) | (wdw_val_3_4_reload_empty_n == ap_const_logic_0) | (wdw_val_3_5_reload_empty_n == ap_const_logic_0) | (wdw_val_3_6_reload_empty_n == ap_const_logic_0) | (wdw_val_3_7_reload_empty_n == ap_const_logic_0) | (wdw_val_3_8_reload_empty_n == ap_const_logic_0) | (wdw_val_3_9_reload_empty_n == ap_const_logic_0) | (wdw_val_4_0_reload_empty_n == ap_const_logic_0) | (wdw_val_4_1_reload_empty_n == ap_const_logic_0) | (wdw_val_4_2_reload_empty_n == ap_const_logic_0) | (wdw_val_4_3_reload_empty_n == ap_const_logic_0) | (wdw_val_4_4_reload_empty_n == ap_const_logic_0) | (wdw_val_4_5_reload_empty_n == ap_const_logic_0) | (wdw_val_4_6_reload_empty_n == ap_const_logic_0) | (wdw_val_4_7_reload_empty_n == ap_const_logic_0) | (wdw_val_4_8_reload_empty_n == ap_const_logic_0) | (wdw_val_4_9_reload_empty_n == ap_const_logic_0) | (wdw_val_5_0_reload_empty_n == ap_const_logic_0) | (wdw_val_5_1_reload_empty_n == ap_const_logic_0) | (wdw_val_5_2_reload_empty_n == ap_const_logic_0) | (wdw_val_5_3_reload_empty_n == ap_const_logic_0) | (wdw_val_5_4_reload_empty_n == ap_const_logic_0) | (wdw_val_5_5_reload_empty_n == ap_const_logic_0) | (wdw_val_5_6_reload_empty_n == ap_const_logic_0) | (wdw_val_5_7_reload_empty_n == ap_const_logic_0) | (wdw_val_5_8_reload_empty_n == ap_const_logic_0) | (wdw_val_5_9_reload_empty_n == ap_const_logic_0) | (wdw_val_6_0_reload_empty_n == ap_const_logic_0) | (wdw_val_6_1_reload_empty_n == ap_const_logic_0) | (wdw_val_6_2_reload_empty_n == ap_const_logic_0) | (wdw_val_6_3_reload_empty_n == ap_const_logic_0) | (wdw_val_6_4_reload_empty_n == ap_const_logic_0) | (wdw_val_6_5_reload_empty_n == ap_const_logic_0) | (wdw_val_6_6_reload_empty_n == ap_const_logic_0) | (wdw_val_6_7_reload_empty_n == ap_const_logic_0) | (wdw_val_6_8_reload_empty_n == ap_const_logic_0) | (wdw_val_6_9_reload_empty_n == ap_const_logic_0) | (wdw_val_7_0_reload_empty_n == ap_const_logic_0) | (wdw_val_7_1_reload_empty_n == ap_const_logic_0) | (wdw_val_7_2_reload_empty_n == ap_const_logic_0) | (wdw_val_7_3_reload_empty_n == ap_const_logic_0) | (wdw_val_7_4_reload_empty_n == ap_const_logic_0) | (wdw_val_7_5_reload_empty_n == ap_const_logic_0) | (wdw_val_7_6_reload_empty_n == ap_const_logic_0) | (wdw_val_7_7_reload_empty_n == ap_const_logic_0) | (wdw_val_7_8_reload_empty_n == ap_const_logic_0) | (wdw_val_7_9_reload_empty_n == ap_const_logic_0) | (wdw_val_8_0_reload_empty_n == ap_const_logic_0) | (wdw_val_8_1_reload_empty_n == ap_const_logic_0) | (wdw_val_8_2_reload_empty_n == ap_const_logic_0) | (wdw_val_8_3_reload_empty_n == ap_const_logic_0) | (wdw_val_8_4_reload_empty_n == ap_const_logic_0) | (wdw_val_8_5_reload_empty_n == ap_const_logic_0) | (wdw_val_8_6_reload_empty_n == ap_const_logic_0) | (wdw_val_8_7_reload_empty_n == ap_const_logic_0) | (wdw_val_8_8_reload_empty_n == ap_const_logic_0) | (wdw_val_8_9_reload_empty_n == ap_const_logic_0) | (wdw_val_9_0_reload_empty_n == ap_const_logic_0) | (wdw_val_9_1_reload_empty_n == ap_const_logic_0) | (wdw_val_9_2_reload_empty_n == ap_const_logic_0) | (wdw_val_9_3_reload_empty_n == ap_const_logic_0) | (wdw_val_9_4_reload_empty_n == ap_const_logic_0) | (wdw_val_9_5_reload_empty_n == ap_const_logic_0) | (wdw_val_9_6_reload_empty_n == ap_const_logic_0) | (wdw_val_9_7_reload_empty_n == ap_const_logic_0) | (wdw_val_9_8_reload_empty_n == ap_const_logic_0) | (wdw_val_9_9_reload_empty_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_925 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_979 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign brmerge8_i_fu_2718_p2 = (tmp_117_i_fu_2699_p2 | tmp_330_not_i_reg_7444);

assign col_assign_7_t_i_fu_2758_p2 = (tmp_reg_7419 - tmp_51_fu_2754_p1);

assign col_buf_0_val_0_0_fu_2839_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7566_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_10_1_i_q0 : tmp_14_fu_2814_p12);

assign col_buf_0_val_1_0_fu_2871_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7566_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_11_1_i_q0 : tmp_15_fu_2846_p12);

assign col_buf_0_val_2_0_fu_2903_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7566_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_12_1_i_q0 : tmp_16_fu_2878_p12);

assign col_buf_0_val_3_0_fu_2935_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7566_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_13_1_i_q0 : tmp_17_fu_2910_p12);

assign col_buf_0_val_4_0_fu_2967_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7566_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_14_1_i_q0 : tmp_18_fu_2942_p12);

assign col_buf_0_val_5_0_fu_2999_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7566_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_15_1_i_q0 : tmp_19_fu_2974_p12);

assign col_buf_0_val_6_0_fu_3031_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7566_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_16_1_i_q0 : tmp_20_fu_3006_p12);

assign col_buf_0_val_7_0_fu_3063_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7566_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_17_1_i_q0 : tmp_21_fu_3038_p12);

assign col_buf_0_val_8_0_fu_3095_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7566_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_18_1_i_q0 : tmp_22_fu_3070_p12);

assign col_buf_0_val_9_0_fu_3127_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7566_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_19_1_i_q0 : tmp_23_fu_3102_p12);

assign exitcond1_fu_2270_p2 = (p_014_0_i_i_i_i_reg_1612 == heightloop_1_reload_read_reg_6892? 1'b1: 1'b0);

assign exitcond_fu_2658_p2 = (p_027_0_i_i_i_i_reg_1623 == widthloop_1_reload_read_reg_6887? 1'b1: 1'b0);

assign i_V_fu_2275_p2 = (p_014_0_i_i_i_i_reg_1612 + ap_const_lv10_1);

assign img_4_data_stream_0_V_din = tmp_41_reg_8696;

assign j_V_fu_2663_p2 = (p_027_0_i_i_i_i_reg_1623 + ap_const_lv11_1);

assign k_buf_0_val_10_1_i_address0 = tmp_122_i_fu_2740_p1;

assign k_buf_0_val_10_1_i_address1 = k_buf_0_val_10_1_i_addr_reg_7584;

assign k_buf_0_val_10_1_i_d1 = img_3_data_stream_0_V_dout;

assign k_buf_0_val_11_1_i_address0 = tmp_122_i_fu_2740_p1;

assign k_buf_0_val_11_1_i_address1 = k_buf_0_val_11_1_i_addr_reg_7604;

assign k_buf_0_val_12_1_i_address0 = tmp_122_i_fu_2740_p1;

assign k_buf_0_val_12_1_i_address1 = k_buf_0_val_12_1_i_addr_reg_7610;

assign k_buf_0_val_13_1_i_address0 = tmp_122_i_fu_2740_p1;

assign k_buf_0_val_13_1_i_address1 = k_buf_0_val_13_1_i_addr_reg_7616;

assign k_buf_0_val_14_1_i_address0 = tmp_122_i_fu_2740_p1;

assign k_buf_0_val_14_1_i_address1 = k_buf_0_val_14_1_i_addr_reg_7622;

assign k_buf_0_val_15_1_i_address0 = tmp_122_i_fu_2740_p1;

assign k_buf_0_val_15_1_i_address1 = k_buf_0_val_15_1_i_addr_reg_7628;

assign k_buf_0_val_16_1_i_address0 = tmp_122_i_fu_2740_p1;

assign k_buf_0_val_16_1_i_address1 = k_buf_0_val_16_1_i_addr_reg_7634;

assign k_buf_0_val_17_1_i_address0 = tmp_122_i_fu_2740_p1;

assign k_buf_0_val_17_1_i_address1 = k_buf_0_val_17_1_i_addr_reg_7640;

assign k_buf_0_val_18_1_i_address0 = tmp_122_i_fu_2740_p1;

assign k_buf_0_val_18_1_i_address1 = k_buf_0_val_18_1_i_addr_reg_7646;

assign k_buf_0_val_19_1_i_address0 = tmp_122_i_fu_2740_p1;

assign k_buf_0_val_19_1_i_address1 = k_buf_0_val_19_1_i_addr_reg_7652;

assign or_cond_i411_i_i_i_9_i_fu_2616_p2 = (tmp_448_9_i_fu_2611_p2 & rev_fu_2605_p2);

assign or_cond_i_i_i4_i_fu_2723_p2 = (tmp_363_i_reg_7449 & tmp_114_i_fu_2669_p2);

assign or_cond_i_i_i_i_i_fu_2704_p2 = (tmp_117_i_fu_2699_p2 & rev8_fu_2693_p2);

assign p_059_i_i_i_3_0_1_i_fu_3537_p3 = ((tmp_464_0_1_i_reg_6924[0:0] === 1'b1) ? p_temp_3_0_i_fu_3516_p3 : temp_0_i_i_i_i_059_i_i_i_1_0_s_fu_3529_p3);

assign p_059_i_i_i_3_0_2_i_fu_3619_p3 = ((tmp_464_0_2_i_reg_6929[0:0] === 1'b1) ? p_059_i_i_i_3_0_1_i_reg_7780 : temp_0_i_i_i_i_059_i_i_i_1_0_1_fu_3614_p3);

assign p_059_i_i_i_3_0_3_i_fu_3637_p3 = ((tmp_464_0_3_i_reg_6934[0:0] === 1'b1) ? p_059_i_i_i_3_0_2_i_fu_3619_p3 : temp_0_i_i_i_i_059_i_i_i_1_0_2_fu_3630_p3);

assign p_059_i_i_i_3_0_4_i_fu_3654_p3 = ((tmp_464_0_4_i_reg_6939[0:0] === 1'b1) ? p_059_i_i_i_3_0_3_i_reg_7791 : temp_0_i_i_i_i_059_i_i_i_1_0_3_fu_3648_p3);

assign p_059_i_i_i_3_0_5_i_fu_3672_p3 = ((tmp_464_0_5_i_reg_6944[0:0] === 1'b1) ? p_059_i_i_i_3_0_4_i_reg_7798 : temp_0_i_i_i_i_059_i_i_i_1_0_4_reg_7803);

assign p_059_i_i_i_3_0_6_i_fu_3689_p3 = ((tmp_464_0_6_i_reg_6949[0:0] === 1'b1) ? p_059_i_i_i_3_0_5_i_fu_3672_p3 : temp_0_i_i_i_i_059_i_i_i_1_0_5_fu_3682_p3);

assign p_059_i_i_i_3_0_7_i_fu_3706_p3 = ((tmp_464_0_7_i_reg_6954[0:0] === 1'b1) ? p_059_i_i_i_3_0_6_i_reg_7808 : temp_0_i_i_i_i_059_i_i_i_1_0_6_fu_3701_p3);

assign p_059_i_i_i_3_0_8_i_fu_3724_p3 = ((tmp_464_0_8_i_reg_6959[0:0] === 1'b1) ? p_059_i_i_i_3_0_7_i_fu_3706_p3 : temp_0_i_i_i_i_059_i_i_i_1_0_7_fu_3717_p3);

assign p_059_i_i_i_3_0_9_i_fu_3741_p3 = ((tmp_464_0_9_i_reg_6964[0:0] === 1'b1) ? p_059_i_i_i_3_0_8_i_reg_7819 : temp_0_i_i_i_i_059_i_i_i_1_0_8_fu_3735_p3);

assign p_059_i_i_i_3_1_1_i_fu_3874_p3 = ((tmp_464_1_1_i_reg_6974[0:0] === 1'b1) ? p_059_i_i_i_3_1_i_reg_7875 : temp_0_i_i_i_i_059_i_i_i_1_1_1_reg_7880);

assign p_059_i_i_i_3_1_2_i_fu_3891_p3 = ((tmp_464_1_2_i_reg_6979[0:0] === 1'b1) ? p_059_i_i_i_3_1_1_i_fu_3874_p3 : temp_0_i_i_i_i_059_i_i_i_1_1_2_fu_3884_p3);

assign p_059_i_i_i_3_1_3_i_fu_3908_p3 = ((tmp_464_1_3_i_reg_6984[0:0] === 1'b1) ? p_059_i_i_i_3_1_2_i_reg_7885 : temp_0_i_i_i_i_059_i_i_i_1_1_3_fu_3903_p3);

assign p_059_i_i_i_3_1_4_i_fu_3926_p3 = ((tmp_464_1_4_i_reg_6989[0:0] === 1'b1) ? p_059_i_i_i_3_1_3_i_fu_3908_p3 : temp_0_i_i_i_i_059_i_i_i_1_1_4_fu_3919_p3);

assign p_059_i_i_i_3_1_5_i_fu_3943_p3 = ((tmp_464_1_5_i_reg_6994[0:0] === 1'b1) ? p_059_i_i_i_3_1_4_i_reg_7896 : temp_0_i_i_i_i_059_i_i_i_1_1_5_fu_3937_p3);

assign p_059_i_i_i_3_1_6_i_fu_3961_p3 = ((tmp_464_1_6_i_reg_6999[0:0] === 1'b1) ? p_059_i_i_i_3_1_5_i_reg_7903 : temp_0_i_i_i_i_059_i_i_i_1_1_6_reg_7908);

assign p_059_i_i_i_3_1_7_i_fu_3978_p3 = ((tmp_464_1_7_i_reg_7004[0:0] === 1'b1) ? p_059_i_i_i_3_1_6_i_fu_3961_p3 : temp_0_i_i_i_i_059_i_i_i_1_1_7_fu_3971_p3);

assign p_059_i_i_i_3_1_8_i_fu_3995_p3 = ((tmp_464_1_8_i_reg_7009[0:0] === 1'b1) ? p_059_i_i_i_3_1_7_i_reg_7913 : temp_0_i_i_i_i_059_i_i_i_1_1_8_fu_3990_p3);

assign p_059_i_i_i_3_1_9_i_fu_4013_p3 = ((tmp_464_1_9_i_reg_7014[0:0] === 1'b1) ? p_059_i_i_i_3_1_8_i_fu_3995_p3 : temp_0_i_i_i_i_059_i_i_i_1_1_9_fu_4006_p3);

assign p_059_i_i_i_3_1_i_fu_3786_p3 = ((tmp_464_1_i_reg_6969[0:0] === 1'b1) ? p_059_i_i_i_3_0_9_i_reg_7826 : temp_0_i_i_i_i_059_i_i_i_1_1_s_fu_3779_p3);

assign p_059_i_i_i_3_2_1_i_fu_4147_p3 = ((tmp_464_2_1_i_reg_7024[0:0] === 1'b1) ? p_059_i_i_i_3_2_i_reg_7973 : temp_0_i_i_i_i_059_i_i_i_1_2_1_reg_7978);

assign p_059_i_i_i_3_2_2_i_fu_4164_p3 = ((tmp_464_2_2_i_reg_7029[0:0] === 1'b1) ? p_059_i_i_i_3_2_1_i_fu_4147_p3 : temp_0_i_i_i_i_059_i_i_i_1_2_2_fu_4157_p3);

assign p_059_i_i_i_3_2_3_i_fu_4181_p3 = ((tmp_464_2_3_i_reg_7034[0:0] === 1'b1) ? p_059_i_i_i_3_2_2_i_reg_7983 : temp_0_i_i_i_i_059_i_i_i_1_2_3_fu_4176_p3);

assign p_059_i_i_i_3_2_4_i_fu_4199_p3 = ((tmp_464_2_4_i_reg_7039[0:0] === 1'b1) ? p_059_i_i_i_3_2_3_i_fu_4181_p3 : temp_0_i_i_i_i_059_i_i_i_1_2_4_fu_4192_p3);

assign p_059_i_i_i_3_2_5_i_fu_4216_p3 = ((tmp_464_2_5_i_reg_7044[0:0] === 1'b1) ? p_059_i_i_i_3_2_4_i_reg_7994 : temp_0_i_i_i_i_059_i_i_i_1_2_5_fu_4210_p3);

assign p_059_i_i_i_3_2_6_i_fu_4234_p3 = ((tmp_464_2_6_i_reg_7049[0:0] === 1'b1) ? p_059_i_i_i_3_2_5_i_reg_8001 : temp_0_i_i_i_i_059_i_i_i_1_2_6_reg_8006);

assign p_059_i_i_i_3_2_7_i_fu_4251_p3 = ((tmp_464_2_7_i_reg_7054[0:0] === 1'b1) ? p_059_i_i_i_3_2_6_i_fu_4234_p3 : temp_0_i_i_i_i_059_i_i_i_1_2_7_fu_4244_p3);

assign p_059_i_i_i_3_2_8_i_fu_4268_p3 = ((tmp_464_2_8_i_reg_7059[0:0] === 1'b1) ? p_059_i_i_i_3_2_7_i_reg_8011 : temp_0_i_i_i_i_059_i_i_i_1_2_8_fu_4263_p3);

assign p_059_i_i_i_3_2_9_i_fu_4286_p3 = ((tmp_464_2_9_i_reg_7064[0:0] === 1'b1) ? p_059_i_i_i_3_2_8_i_fu_4268_p3 : temp_0_i_i_i_i_059_i_i_i_1_2_9_fu_4279_p3);

assign p_059_i_i_i_3_2_i_fu_4059_p3 = ((tmp_464_2_i_reg_7019[0:0] === 1'b1) ? p_059_i_i_i_3_1_9_i_reg_7924 : temp_0_i_i_i_i_059_i_i_i_1_2_s_fu_4052_p3);

assign p_059_i_i_i_3_3_1_i_fu_4420_p3 = ((tmp_464_3_1_i_reg_7074[0:0] === 1'b1) ? p_059_i_i_i_3_3_i_reg_8071 : temp_0_i_i_i_i_059_i_i_i_1_3_1_reg_8076);

assign p_059_i_i_i_3_3_2_i_fu_4437_p3 = ((tmp_464_3_2_i_reg_7079[0:0] === 1'b1) ? p_059_i_i_i_3_3_1_i_fu_4420_p3 : temp_0_i_i_i_i_059_i_i_i_1_3_2_fu_4430_p3);

assign p_059_i_i_i_3_3_3_i_fu_4454_p3 = ((tmp_464_3_3_i_reg_7084[0:0] === 1'b1) ? p_059_i_i_i_3_3_2_i_reg_8081 : temp_0_i_i_i_i_059_i_i_i_1_3_3_fu_4449_p3);

assign p_059_i_i_i_3_3_4_i_fu_4472_p3 = ((tmp_464_3_4_i_reg_7089[0:0] === 1'b1) ? p_059_i_i_i_3_3_3_i_fu_4454_p3 : temp_0_i_i_i_i_059_i_i_i_1_3_4_fu_4465_p3);

assign p_059_i_i_i_3_3_5_i_fu_4489_p3 = ((tmp_464_3_5_i_reg_7094[0:0] === 1'b1) ? p_059_i_i_i_3_3_4_i_reg_8092 : temp_0_i_i_i_i_059_i_i_i_1_3_5_fu_4483_p3);

assign p_059_i_i_i_3_3_6_i_fu_4507_p3 = ((tmp_464_3_6_i_reg_7099[0:0] === 1'b1) ? p_059_i_i_i_3_3_5_i_reg_8099 : temp_0_i_i_i_i_059_i_i_i_1_3_6_reg_8104);

assign p_059_i_i_i_3_3_7_i_fu_4524_p3 = ((tmp_464_3_7_i_reg_7104[0:0] === 1'b1) ? p_059_i_i_i_3_3_6_i_fu_4507_p3 : temp_0_i_i_i_i_059_i_i_i_1_3_7_fu_4517_p3);

assign p_059_i_i_i_3_3_8_i_fu_4541_p3 = ((tmp_464_3_8_i_reg_7109[0:0] === 1'b1) ? p_059_i_i_i_3_3_7_i_reg_8109 : temp_0_i_i_i_i_059_i_i_i_1_3_8_fu_4536_p3);

assign p_059_i_i_i_3_3_9_i_fu_4559_p3 = ((tmp_464_3_9_i_reg_7114[0:0] === 1'b1) ? p_059_i_i_i_3_3_8_i_fu_4541_p3 : temp_0_i_i_i_i_059_i_i_i_1_3_9_fu_4552_p3);

assign p_059_i_i_i_3_3_i_fu_4332_p3 = ((tmp_464_3_i_reg_7069[0:0] === 1'b1) ? p_059_i_i_i_3_2_9_i_reg_8022 : temp_0_i_i_i_i_059_i_i_i_1_3_s_fu_4325_p3);

assign p_059_i_i_i_3_4_1_i_fu_4693_p3 = ((tmp_464_4_1_i_reg_7124[0:0] === 1'b1) ? p_059_i_i_i_3_4_i_reg_8169 : temp_0_i_i_i_i_059_i_i_i_1_4_1_reg_8174);

assign p_059_i_i_i_3_4_2_i_fu_4710_p3 = ((tmp_464_4_2_i_reg_7129[0:0] === 1'b1) ? p_059_i_i_i_3_4_1_i_fu_4693_p3 : temp_0_i_i_i_i_059_i_i_i_1_4_2_fu_4703_p3);

assign p_059_i_i_i_3_4_3_i_fu_4727_p3 = ((tmp_464_4_3_i_reg_7134[0:0] === 1'b1) ? p_059_i_i_i_3_4_2_i_reg_8179 : temp_0_i_i_i_i_059_i_i_i_1_4_3_fu_4722_p3);

assign p_059_i_i_i_3_4_4_i_fu_4745_p3 = ((tmp_464_4_4_i_reg_7139[0:0] === 1'b1) ? p_059_i_i_i_3_4_3_i_fu_4727_p3 : temp_0_i_i_i_i_059_i_i_i_1_4_4_fu_4738_p3);

assign p_059_i_i_i_3_4_5_i_fu_4762_p3 = ((tmp_464_4_5_i_reg_7144[0:0] === 1'b1) ? p_059_i_i_i_3_4_4_i_reg_8190 : temp_0_i_i_i_i_059_i_i_i_1_4_5_fu_4756_p3);

assign p_059_i_i_i_3_4_6_i_fu_4780_p3 = ((tmp_464_4_6_i_reg_7149[0:0] === 1'b1) ? p_059_i_i_i_3_4_5_i_reg_8197 : temp_0_i_i_i_i_059_i_i_i_1_4_6_reg_8202);

assign p_059_i_i_i_3_4_7_i_fu_4797_p3 = ((tmp_464_4_7_i_reg_7154[0:0] === 1'b1) ? p_059_i_i_i_3_4_6_i_fu_4780_p3 : temp_0_i_i_i_i_059_i_i_i_1_4_7_fu_4790_p3);

assign p_059_i_i_i_3_4_8_i_fu_4814_p3 = ((tmp_464_4_8_i_reg_7159[0:0] === 1'b1) ? p_059_i_i_i_3_4_7_i_reg_8207 : temp_0_i_i_i_i_059_i_i_i_1_4_8_fu_4809_p3);

assign p_059_i_i_i_3_4_9_i_fu_4832_p3 = ((tmp_464_4_9_i_reg_7164[0:0] === 1'b1) ? p_059_i_i_i_3_4_8_i_fu_4814_p3 : temp_0_i_i_i_i_059_i_i_i_1_4_9_fu_4825_p3);

assign p_059_i_i_i_3_4_i_fu_4605_p3 = ((tmp_464_4_i_reg_7119[0:0] === 1'b1) ? p_059_i_i_i_3_3_9_i_reg_8120 : temp_0_i_i_i_i_059_i_i_i_1_4_s_fu_4598_p3);

assign p_059_i_i_i_3_5_1_i_fu_4966_p3 = ((tmp_464_5_1_i_reg_7174[0:0] === 1'b1) ? p_059_i_i_i_3_5_i_reg_8267 : temp_0_i_i_i_i_059_i_i_i_1_5_1_reg_8272);

assign p_059_i_i_i_3_5_2_i_fu_4983_p3 = ((tmp_464_5_2_i_reg_7179[0:0] === 1'b1) ? p_059_i_i_i_3_5_1_i_fu_4966_p3 : temp_0_i_i_i_i_059_i_i_i_1_5_2_fu_4976_p3);

assign p_059_i_i_i_3_5_3_i_fu_5000_p3 = ((tmp_464_5_3_i_reg_7184[0:0] === 1'b1) ? p_059_i_i_i_3_5_2_i_reg_8277 : temp_0_i_i_i_i_059_i_i_i_1_5_3_fu_4995_p3);

assign p_059_i_i_i_3_5_4_i_fu_5018_p3 = ((tmp_464_5_4_i_reg_7189[0:0] === 1'b1) ? p_059_i_i_i_3_5_3_i_fu_5000_p3 : temp_0_i_i_i_i_059_i_i_i_1_5_4_fu_5011_p3);

assign p_059_i_i_i_3_5_5_i_fu_5035_p3 = ((tmp_464_5_5_i_reg_7194[0:0] === 1'b1) ? p_059_i_i_i_3_5_4_i_reg_8288 : temp_0_i_i_i_i_059_i_i_i_1_5_5_fu_5029_p3);

assign p_059_i_i_i_3_5_6_i_fu_5053_p3 = ((tmp_464_5_6_i_reg_7199[0:0] === 1'b1) ? p_059_i_i_i_3_5_5_i_reg_8295 : temp_0_i_i_i_i_059_i_i_i_1_5_6_reg_8300);

assign p_059_i_i_i_3_5_7_i_fu_5070_p3 = ((tmp_464_5_7_i_reg_7204[0:0] === 1'b1) ? p_059_i_i_i_3_5_6_i_fu_5053_p3 : temp_0_i_i_i_i_059_i_i_i_1_5_7_fu_5063_p3);

assign p_059_i_i_i_3_5_8_i_fu_5087_p3 = ((tmp_464_5_8_i_reg_7209[0:0] === 1'b1) ? p_059_i_i_i_3_5_7_i_reg_8305 : temp_0_i_i_i_i_059_i_i_i_1_5_8_fu_5082_p3);

assign p_059_i_i_i_3_5_9_i_fu_5105_p3 = ((tmp_464_5_9_i_reg_7214[0:0] === 1'b1) ? p_059_i_i_i_3_5_8_i_fu_5087_p3 : temp_0_i_i_i_i_059_i_i_i_1_5_9_fu_5098_p3);

assign p_059_i_i_i_3_5_i_fu_4878_p3 = ((tmp_464_5_i_reg_7169[0:0] === 1'b1) ? p_059_i_i_i_3_4_9_i_reg_8218 : temp_0_i_i_i_i_059_i_i_i_1_5_s_fu_4871_p3);

assign p_059_i_i_i_3_6_1_i_fu_5239_p3 = ((tmp_464_6_1_i_reg_7224[0:0] === 1'b1) ? p_059_i_i_i_3_6_i_reg_8365 : temp_0_i_i_i_i_059_i_i_i_1_6_1_reg_8370);

assign p_059_i_i_i_3_6_2_i_fu_5256_p3 = ((tmp_464_6_2_i_reg_7229[0:0] === 1'b1) ? p_059_i_i_i_3_6_1_i_fu_5239_p3 : temp_0_i_i_i_i_059_i_i_i_1_6_2_fu_5249_p3);

assign p_059_i_i_i_3_6_3_i_fu_5273_p3 = ((tmp_464_6_3_i_reg_7234[0:0] === 1'b1) ? p_059_i_i_i_3_6_2_i_reg_8375 : temp_0_i_i_i_i_059_i_i_i_1_6_3_fu_5268_p3);

assign p_059_i_i_i_3_6_4_i_fu_5291_p3 = ((tmp_464_6_4_i_reg_7239[0:0] === 1'b1) ? p_059_i_i_i_3_6_3_i_fu_5273_p3 : temp_0_i_i_i_i_059_i_i_i_1_6_4_fu_5284_p3);

assign p_059_i_i_i_3_6_5_i_fu_5308_p3 = ((tmp_464_6_5_i_reg_7244[0:0] === 1'b1) ? p_059_i_i_i_3_6_4_i_reg_8386 : temp_0_i_i_i_i_059_i_i_i_1_6_5_fu_5302_p3);

assign p_059_i_i_i_3_6_6_i_fu_5326_p3 = ((tmp_464_6_6_i_reg_7249[0:0] === 1'b1) ? p_059_i_i_i_3_6_5_i_reg_8393 : temp_0_i_i_i_i_059_i_i_i_1_6_6_reg_8398);

assign p_059_i_i_i_3_6_7_i_fu_5343_p3 = ((tmp_464_6_7_i_reg_7254[0:0] === 1'b1) ? p_059_i_i_i_3_6_6_i_fu_5326_p3 : temp_0_i_i_i_i_059_i_i_i_1_6_7_fu_5336_p3);

assign p_059_i_i_i_3_6_8_i_fu_5360_p3 = ((tmp_464_6_8_i_reg_7259[0:0] === 1'b1) ? p_059_i_i_i_3_6_7_i_reg_8403 : temp_0_i_i_i_i_059_i_i_i_1_6_8_fu_5355_p3);

assign p_059_i_i_i_3_6_9_i_fu_5378_p3 = ((tmp_464_6_9_i_reg_7264[0:0] === 1'b1) ? p_059_i_i_i_3_6_8_i_fu_5360_p3 : temp_0_i_i_i_i_059_i_i_i_1_6_9_fu_5371_p3);

assign p_059_i_i_i_3_6_i_fu_5151_p3 = ((tmp_464_6_i_reg_7219[0:0] === 1'b1) ? p_059_i_i_i_3_5_9_i_reg_8316 : temp_0_i_i_i_i_059_i_i_i_1_6_s_fu_5144_p3);

assign p_059_i_i_i_3_7_1_i_fu_5512_p3 = ((tmp_464_7_1_i_reg_7274[0:0] === 1'b1) ? p_059_i_i_i_3_7_i_reg_8463 : temp_0_i_i_i_i_059_i_i_i_1_7_1_reg_8468);

assign p_059_i_i_i_3_7_2_i_fu_5529_p3 = ((tmp_464_7_2_i_reg_7279[0:0] === 1'b1) ? p_059_i_i_i_3_7_1_i_fu_5512_p3 : temp_0_i_i_i_i_059_i_i_i_1_7_2_fu_5522_p3);

assign p_059_i_i_i_3_7_3_i_fu_5546_p3 = ((tmp_464_7_3_i_reg_7284[0:0] === 1'b1) ? p_059_i_i_i_3_7_2_i_reg_8473 : temp_0_i_i_i_i_059_i_i_i_1_7_3_fu_5541_p3);

assign p_059_i_i_i_3_7_4_i_fu_5564_p3 = ((tmp_464_7_4_i_reg_7289[0:0] === 1'b1) ? p_059_i_i_i_3_7_3_i_fu_5546_p3 : temp_0_i_i_i_i_059_i_i_i_1_7_4_fu_5557_p3);

assign p_059_i_i_i_3_7_5_i_fu_5581_p3 = ((tmp_464_7_5_i_reg_7294[0:0] === 1'b1) ? p_059_i_i_i_3_7_4_i_reg_8484 : temp_0_i_i_i_i_059_i_i_i_1_7_5_fu_5575_p3);

assign p_059_i_i_i_3_7_6_i_fu_5599_p3 = ((tmp_464_7_6_i_reg_7299[0:0] === 1'b1) ? p_059_i_i_i_3_7_5_i_reg_8491 : temp_0_i_i_i_i_059_i_i_i_1_7_6_reg_8496);

assign p_059_i_i_i_3_7_7_i_fu_5616_p3 = ((tmp_464_7_7_i_reg_7304[0:0] === 1'b1) ? p_059_i_i_i_3_7_6_i_fu_5599_p3 : temp_0_i_i_i_i_059_i_i_i_1_7_7_fu_5609_p3);

assign p_059_i_i_i_3_7_8_i_fu_5633_p3 = ((tmp_464_7_8_i_reg_7309[0:0] === 1'b1) ? p_059_i_i_i_3_7_7_i_reg_8501 : temp_0_i_i_i_i_059_i_i_i_1_7_8_fu_5628_p3);

assign p_059_i_i_i_3_7_9_i_fu_5651_p3 = ((tmp_464_7_9_i_reg_7314[0:0] === 1'b1) ? p_059_i_i_i_3_7_8_i_fu_5633_p3 : temp_0_i_i_i_i_059_i_i_i_1_7_9_fu_5644_p3);

assign p_059_i_i_i_3_7_i_fu_5424_p3 = ((tmp_464_7_i_reg_7269[0:0] === 1'b1) ? p_059_i_i_i_3_6_9_i_reg_8414 : temp_0_i_i_i_i_059_i_i_i_1_7_s_fu_5417_p3);

assign p_059_i_i_i_3_8_1_i_fu_5785_p3 = ((tmp_464_8_1_i_reg_7324[0:0] === 1'b1) ? p_059_i_i_i_3_8_i_reg_8561 : temp_0_i_i_i_i_059_i_i_i_1_8_1_reg_8566);

assign p_059_i_i_i_3_8_2_i_fu_5802_p3 = ((tmp_464_8_2_i_reg_7329[0:0] === 1'b1) ? p_059_i_i_i_3_8_1_i_fu_5785_p3 : temp_0_i_i_i_i_059_i_i_i_1_8_2_fu_5795_p3);

assign p_059_i_i_i_3_8_3_i_fu_5819_p3 = ((tmp_464_8_3_i_reg_7334[0:0] === 1'b1) ? p_059_i_i_i_3_8_2_i_reg_8571 : temp_0_i_i_i_i_059_i_i_i_1_8_3_fu_5814_p3);

assign p_059_i_i_i_3_8_4_i_fu_5837_p3 = ((tmp_464_8_4_i_reg_7339[0:0] === 1'b1) ? p_059_i_i_i_3_8_3_i_fu_5819_p3 : temp_0_i_i_i_i_059_i_i_i_1_8_4_fu_5830_p3);

assign p_059_i_i_i_3_8_5_i_fu_5854_p3 = ((tmp_464_8_5_i_reg_7344[0:0] === 1'b1) ? p_059_i_i_i_3_8_4_i_reg_8582 : temp_0_i_i_i_i_059_i_i_i_1_8_5_fu_5848_p3);

assign p_059_i_i_i_3_8_6_i_fu_5872_p3 = ((tmp_464_8_6_i_reg_7349[0:0] === 1'b1) ? p_059_i_i_i_3_8_5_i_reg_8589 : temp_0_i_i_i_i_059_i_i_i_1_8_6_reg_8594);

assign p_059_i_i_i_3_8_7_i_fu_5889_p3 = ((tmp_464_8_7_i_reg_7354[0:0] === 1'b1) ? p_059_i_i_i_3_8_6_i_fu_5872_p3 : temp_0_i_i_i_i_059_i_i_i_1_8_7_fu_5882_p3);

assign p_059_i_i_i_3_8_8_i_fu_5906_p3 = ((tmp_464_8_8_i_reg_7359[0:0] === 1'b1) ? p_059_i_i_i_3_8_7_i_reg_8599 : temp_0_i_i_i_i_059_i_i_i_1_8_8_fu_5901_p3);

assign p_059_i_i_i_3_8_9_i_fu_5924_p3 = ((tmp_464_8_9_i_reg_7364[0:0] === 1'b1) ? p_059_i_i_i_3_8_8_i_fu_5906_p3 : temp_0_i_i_i_i_059_i_i_i_1_8_9_fu_5917_p3);

assign p_059_i_i_i_3_8_i_fu_5697_p3 = ((tmp_464_8_i_reg_7319[0:0] === 1'b1) ? p_059_i_i_i_3_7_9_i_reg_8512 : temp_0_i_i_i_i_059_i_i_i_1_8_s_fu_5690_p3);

assign p_059_i_i_i_3_9_1_i_fu_6036_p3 = ((tmp_464_9_1_i_reg_7374[0:0] === 1'b1) ? p_059_i_i_i_3_9_i_reg_8647 : temp_0_i_i_i_i_059_i_i_i_1_9_1_reg_8652);

assign p_059_i_i_i_3_9_2_i_fu_6053_p3 = ((tmp_464_9_2_i_reg_7379[0:0] === 1'b1) ? p_059_i_i_i_3_9_1_i_fu_6036_p3 : temp_0_i_i_i_i_059_i_i_i_1_9_2_fu_6046_p3);

assign p_059_i_i_i_3_9_3_i_fu_6070_p3 = ((tmp_464_9_3_i_reg_7384[0:0] === 1'b1) ? p_059_i_i_i_3_9_2_i_reg_8657 : temp_0_i_i_i_i_059_i_i_i_1_9_3_fu_6065_p3);

assign p_059_i_i_i_3_9_4_i_fu_6088_p3 = ((tmp_464_9_4_i_reg_7389[0:0] === 1'b1) ? p_059_i_i_i_3_9_3_i_fu_6070_p3 : temp_0_i_i_i_i_059_i_i_i_1_9_4_fu_6081_p3);

assign p_059_i_i_i_3_9_5_i_fu_6105_p3 = ((tmp_464_9_5_i_reg_7394[0:0] === 1'b1) ? p_059_i_i_i_3_9_4_i_reg_8668 : temp_0_i_i_i_i_059_i_i_i_1_9_5_fu_6099_p3);

assign p_059_i_i_i_3_9_6_i_fu_6123_p3 = ((tmp_464_9_6_i_reg_7399[0:0] === 1'b1) ? p_059_i_i_i_3_9_5_i_reg_8675 : temp_0_i_i_i_i_059_i_i_i_1_9_6_reg_8680);

assign p_059_i_i_i_3_9_7_i_fu_6140_p3 = ((tmp_464_9_7_i_reg_7404[0:0] === 1'b1) ? p_059_i_i_i_3_9_6_i_fu_6123_p3 : temp_0_i_i_i_i_059_i_i_i_1_9_7_fu_6133_p3);

assign p_059_i_i_i_3_9_8_i_fu_6157_p3 = ((tmp_464_9_8_i_reg_7409[0:0] === 1'b1) ? p_059_i_i_i_3_9_7_i_reg_8685 : temp_0_i_i_i_i_059_i_i_i_1_9_8_fu_6152_p3);

assign p_059_i_i_i_3_9_i_fu_5964_p3 = ((tmp_464_9_i_reg_7369[0:0] === 1'b1) ? p_059_i_i_i_3_8_9_i_reg_8610 : temp_0_i_i_i_i_059_i_i_i_1_9_s_fu_5957_p3);

assign p_assign_1_fu_2728_p3 = ((tmp_50_reg_7561[0:0] === 1'b1) ? ap_const_lv11_0 : tmp_41_reload_read_reg_6882);

assign p_assign_22_1_i_fu_2365_p2 = ($signed(ap_const_lv10_3FE) + $signed(p_014_0_i_i_i_i_reg_1612));

assign p_assign_22_2_i_fu_2392_p2 = ($signed(ap_const_lv11_7FD) + $signed(tmp_102_cast27801_i_fu_2266_p1));

assign p_assign_22_3_i_fu_2423_p2 = ($signed(ap_const_lv11_7FC) + $signed(tmp_102_cast27801_i_fu_2266_p1));

assign p_assign_22_4_i_fu_2451_p2 = ($signed(ap_const_lv11_7FB) + $signed(tmp_102_cast27801_i_fu_2266_p1));

assign p_assign_22_5_i_fu_2479_p2 = ($signed(ap_const_lv11_7FA) + $signed(tmp_102_cast27801_i_fu_2266_p1));

assign p_assign_22_6_i_fu_2507_p2 = ($signed(ap_const_lv11_7F9) + $signed(tmp_102_cast27801_i_fu_2266_p1));

assign p_assign_22_7_i_fu_2535_p2 = ($signed(ap_const_lv11_7F8) + $signed(tmp_102_cast27801_i_fu_2266_p1));

assign p_assign_22_8_i_fu_2563_p2 = ($signed(ap_const_lv11_7F7) + $signed(tmp_102_cast27801_i_fu_2266_p1));

assign p_assign_22_9_i_fu_2591_p2 = ($signed(ap_const_lv11_7F6) + $signed(tmp_102_cast27801_i_fu_2266_p1));

assign p_temp_3_0_i_fu_3516_p3 = ((tmp_464_0_i_reg_6919[0:0] === 1'b1) ? ap_const_lv8_FF : src_kernel_win_0_val_9_9_fu_520);

assign rev8_fu_2693_p2 = (tmp_49_fu_2685_p3 ^ ap_const_lv1_1);

assign rev_fu_2605_p2 = (tmp_45_fu_2597_p3 ^ ap_const_lv1_1);

assign row_assign_42_1_t_i_fu_2387_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6868 - tmp_8_fu_2380_p3);

assign row_assign_42_2_t_i_fu_2418_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6868 - tmp_s_fu_2410_p3);

assign row_assign_42_3_t_i_fu_2446_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6868 - tmp_1_fu_2438_p3);

assign row_assign_42_4_t_i_fu_2474_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6868 - tmp_13_fu_2466_p3);

assign row_assign_42_5_t_i_fu_2502_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6868 - tmp_25_fu_2494_p3);

assign row_assign_42_6_t_i_fu_2530_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6868 - tmp_36_fu_2522_p3);

assign row_assign_42_7_t_i_fu_2558_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6868 - tmp_42_fu_2550_p3);

assign row_assign_42_8_t_i_fu_2586_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6868 - tmp_44_fu_2578_p3);

assign row_assign_42_9_t_i_fu_2649_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6868 - tmp_39_fu_2641_p3);

assign row_assign_42_i_fu_2360_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6868 - tmp_3_fu_2353_p3);

assign src_kernel_win_0_val_0_0_fu_3209_p3 = ((tmp_4431_i_reg_7478[0:0] === 1'b1) ? tmp_26_fu_3184_p12 : col_buf_0_val_0_0_fu_2839_p3);

assign src_kernel_win_0_val_1_0_fu_3241_p3 = ((tmp_4431_i_reg_7478[0:0] === 1'b1) ? tmp_28_fu_3216_p12 : col_buf_0_val_1_0_fu_2871_p3);

assign src_kernel_win_0_val_2_0_fu_3273_p3 = ((tmp_4431_i_reg_7478[0:0] === 1'b1) ? tmp_29_fu_3248_p12 : col_buf_0_val_2_0_fu_2903_p3);

assign src_kernel_win_0_val_3_0_fu_3305_p3 = ((tmp_4431_i_reg_7478[0:0] === 1'b1) ? tmp_30_fu_3280_p12 : col_buf_0_val_3_0_fu_2935_p3);

assign src_kernel_win_0_val_4_0_fu_3337_p3 = ((tmp_4431_i_reg_7478[0:0] === 1'b1) ? tmp_31_fu_3312_p12 : col_buf_0_val_4_0_fu_2967_p3);

assign src_kernel_win_0_val_5_0_fu_3369_p3 = ((tmp_4431_i_reg_7478[0:0] === 1'b1) ? tmp_32_fu_3344_p12 : col_buf_0_val_5_0_fu_2999_p3);

assign src_kernel_win_0_val_6_0_fu_3401_p3 = ((tmp_4431_i_reg_7478[0:0] === 1'b1) ? tmp_33_fu_3376_p12 : col_buf_0_val_6_0_fu_3031_p3);

assign src_kernel_win_0_val_7_0_fu_3433_p3 = ((tmp_4431_i_reg_7478[0:0] === 1'b1) ? tmp_34_fu_3408_p12 : col_buf_0_val_7_0_fu_3063_p3);

assign src_kernel_win_0_val_8_0_fu_3465_p3 = ((tmp_4431_i_reg_7478[0:0] === 1'b1) ? tmp_35_fu_3440_p12 : col_buf_0_val_8_0_fu_3095_p3);

assign src_kernel_win_0_val_9_0_fu_3497_p3 = ((tmp_4431_i_reg_7478[0:0] === 1'b1) ? tmp_40_fu_3472_p12 : col_buf_0_val_9_0_fu_3127_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_0_1_fu_3614_p3 = ((tmp_466_0_2_i_reg_7786[0:0] === 1'b1) ? src_kernel_win_0_val_9_7_1_reg_7671 : p_059_i_i_i_3_0_1_i_reg_7780);

assign temp_0_i_i_i_i_059_i_i_i_1_0_2_fu_3630_p3 = ((tmp_466_0_3_i_fu_3625_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_6_1_reg_7676 : p_059_i_i_i_3_0_2_i_fu_3619_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_0_3_fu_3648_p3 = ((tmp_466_0_4_i_fu_3644_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_5_1_reg_7682_pp0_it3 : p_059_i_i_i_3_0_3_i_reg_7791);

assign temp_0_i_i_i_i_059_i_i_i_1_0_4_fu_3665_p3 = ((tmp_466_0_5_i_fu_3660_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_4_1_reg_7688_pp0_it3 : p_059_i_i_i_3_0_4_i_fu_3654_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_0_5_fu_3682_p3 = ((tmp_466_0_6_i_fu_3677_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7774_pp0_it4 : p_059_i_i_i_3_0_5_i_fu_3672_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_0_6_fu_3701_p3 = ((tmp_466_0_7_i_reg_7814[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7768_pp0_it5 : p_059_i_i_i_3_0_6_i_reg_7808);

assign temp_0_i_i_i_i_059_i_i_i_1_0_7_fu_3717_p3 = ((tmp_466_0_8_i_fu_3712_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7762_pp0_it5 : p_059_i_i_i_3_0_7_i_fu_3706_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_0_8_fu_3735_p3 = ((tmp_466_0_9_i_fu_3731_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it6 : p_059_i_i_i_3_0_8_i_reg_7819);

assign temp_0_i_i_i_i_059_i_i_i_1_0_s_fu_3529_p3 = ((tmp_466_0_1_i_fu_3523_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_8_fu_560 : p_temp_3_0_i_fu_3516_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_1_fu_3798_p3 = ((tmp_466_1_1_i_fu_3792_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_8_fu_672 : p_059_i_i_i_3_1_i_fu_3786_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_2_fu_3884_p3 = ((tmp_466_1_2_i_fu_3879_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_7_lo_1_reg_7869 : p_059_i_i_i_3_1_1_i_fu_3874_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_3_fu_3903_p3 = ((tmp_466_1_3_i_reg_7891[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_1_reg_7863_pp0_it9 : p_059_i_i_i_3_1_2_i_reg_7885);

assign temp_0_i_i_i_i_059_i_i_i_1_1_4_fu_3919_p3 = ((tmp_466_1_4_i_fu_3914_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_1_reg_7857_pp0_it9 : p_059_i_i_i_3_1_3_i_fu_3908_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_5_fu_3937_p3 = ((tmp_466_1_5_i_fu_3933_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7851_pp0_it10 : p_059_i_i_i_3_1_4_i_reg_7896);

assign temp_0_i_i_i_i_059_i_i_i_1_1_6_fu_3954_p3 = ((tmp_466_1_6_i_fu_3949_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7845_pp0_it10 : p_059_i_i_i_3_1_5_i_fu_3943_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_7_fu_3971_p3 = ((tmp_466_1_7_i_fu_3966_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7839_pp0_it11 : p_059_i_i_i_3_1_6_i_fu_3961_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_8_fu_3990_p3 = ((tmp_466_1_8_i_reg_7919[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it12 : p_059_i_i_i_3_1_7_i_reg_7913);

assign temp_0_i_i_i_i_059_i_i_i_1_1_9_fu_4006_p3 = ((tmp_466_1_9_i_fu_4001_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it12 : p_059_i_i_i_3_1_8_i_fu_3995_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_s_fu_3779_p3 = ((tmp_466_1_i_fu_3774_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_9_fu_676 : p_059_i_i_i_3_0_9_i_reg_7826);

assign temp_0_i_i_i_i_059_i_i_i_1_2_1_fu_4071_p3 = ((tmp_466_2_1_i_fu_4065_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_8_fu_632 : p_059_i_i_i_3_2_i_fu_4059_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_2_2_fu_4157_p3 = ((tmp_466_2_2_i_fu_4152_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_7_lo_1_reg_7967 : p_059_i_i_i_3_2_1_i_fu_4147_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_2_3_fu_4176_p3 = ((tmp_466_2_3_i_reg_7989[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_1_reg_7961_pp0_it15 : p_059_i_i_i_3_2_2_i_reg_7983);

assign temp_0_i_i_i_i_059_i_i_i_1_2_4_fu_4192_p3 = ((tmp_466_2_4_i_fu_4187_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_1_reg_7955_pp0_it15 : p_059_i_i_i_3_2_3_i_fu_4181_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_2_5_fu_4210_p3 = ((tmp_466_2_5_i_fu_4206_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7949_pp0_it16 : p_059_i_i_i_3_2_4_i_reg_7994);

assign temp_0_i_i_i_i_059_i_i_i_1_2_6_fu_4227_p3 = ((tmp_466_2_6_i_fu_4222_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7943_pp0_it16 : p_059_i_i_i_3_2_5_i_fu_4216_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_2_7_fu_4244_p3 = ((tmp_466_2_7_i_fu_4239_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7937_pp0_it17 : p_059_i_i_i_3_2_6_i_fu_4234_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_2_8_fu_4263_p3 = ((tmp_466_2_8_i_reg_8017[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it18 : p_059_i_i_i_3_2_7_i_reg_8011);

assign temp_0_i_i_i_i_059_i_i_i_1_2_9_fu_4279_p3 = ((tmp_466_2_9_i_fu_4274_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it18 : p_059_i_i_i_3_2_8_i_fu_4268_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_2_s_fu_4052_p3 = ((tmp_466_2_i_fu_4047_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_9_fu_636 : p_059_i_i_i_3_1_9_i_reg_7924);

assign temp_0_i_i_i_i_059_i_i_i_1_3_1_fu_4344_p3 = ((tmp_466_3_1_i_fu_4338_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_8_fu_592 : p_059_i_i_i_3_3_i_fu_4332_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_3_2_fu_4430_p3 = ((tmp_466_3_2_i_fu_4425_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_7_lo_1_reg_8065 : p_059_i_i_i_3_3_1_i_fu_4420_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_3_3_fu_4449_p3 = ((tmp_466_3_3_i_reg_8087[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_1_reg_8059_pp0_it21 : p_059_i_i_i_3_3_2_i_reg_8081);

assign temp_0_i_i_i_i_059_i_i_i_1_3_4_fu_4465_p3 = ((tmp_466_3_4_i_fu_4460_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_1_reg_8053_pp0_it21 : p_059_i_i_i_3_3_3_i_fu_4454_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_3_5_fu_4483_p3 = ((tmp_466_3_5_i_fu_4479_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8047_pp0_it22 : p_059_i_i_i_3_3_4_i_reg_8092);

assign temp_0_i_i_i_i_059_i_i_i_1_3_6_fu_4500_p3 = ((tmp_466_3_6_i_fu_4495_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8041_pp0_it22 : p_059_i_i_i_3_3_5_i_fu_4489_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_3_7_fu_4517_p3 = ((tmp_466_3_7_i_fu_4512_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8035_pp0_it23 : p_059_i_i_i_3_3_6_i_fu_4507_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_3_8_fu_4536_p3 = ((tmp_466_3_8_i_reg_8115[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it24 : p_059_i_i_i_3_3_7_i_reg_8109);

assign temp_0_i_i_i_i_059_i_i_i_1_3_9_fu_4552_p3 = ((tmp_466_3_9_i_fu_4547_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it24 : p_059_i_i_i_3_3_8_i_fu_4541_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_3_s_fu_4325_p3 = ((tmp_466_3_i_fu_4320_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_9_fu_596 : p_059_i_i_i_3_2_9_i_reg_8022);

assign temp_0_i_i_i_i_059_i_i_i_1_4_1_fu_4617_p3 = ((tmp_466_4_1_i_fu_4611_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_8_fu_552 : p_059_i_i_i_3_4_i_fu_4605_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_4_2_fu_4703_p3 = ((tmp_466_4_2_i_fu_4698_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_7_lo_1_reg_8163 : p_059_i_i_i_3_4_1_i_fu_4693_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_4_3_fu_4722_p3 = ((tmp_466_4_3_i_reg_8185[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_1_reg_8157_pp0_it27 : p_059_i_i_i_3_4_2_i_reg_8179);

assign temp_0_i_i_i_i_059_i_i_i_1_4_4_fu_4738_p3 = ((tmp_466_4_4_i_fu_4733_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_1_reg_8151_pp0_it27 : p_059_i_i_i_3_4_3_i_fu_4727_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_4_5_fu_4756_p3 = ((tmp_466_4_5_i_fu_4752_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8145_pp0_it28 : p_059_i_i_i_3_4_4_i_reg_8190);

assign temp_0_i_i_i_i_059_i_i_i_1_4_6_fu_4773_p3 = ((tmp_466_4_6_i_fu_4768_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8139_pp0_it28 : p_059_i_i_i_3_4_5_i_fu_4762_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_4_7_fu_4790_p3 = ((tmp_466_4_7_i_fu_4785_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8133_pp0_it29 : p_059_i_i_i_3_4_6_i_fu_4780_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_4_8_fu_4809_p3 = ((tmp_466_4_8_i_reg_8213[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it30 : p_059_i_i_i_3_4_7_i_reg_8207);

assign temp_0_i_i_i_i_059_i_i_i_1_4_9_fu_4825_p3 = ((tmp_466_4_9_i_fu_4820_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it30 : p_059_i_i_i_3_4_8_i_fu_4814_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_4_s_fu_4598_p3 = ((tmp_466_4_i_fu_4593_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_9_fu_556 : p_059_i_i_i_3_3_9_i_reg_8120);

assign temp_0_i_i_i_i_059_i_i_i_1_5_1_fu_4890_p3 = ((tmp_466_5_1_i_fu_4884_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_8_fu_512 : p_059_i_i_i_3_5_i_fu_4878_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_5_2_fu_4976_p3 = ((tmp_466_5_2_i_fu_4971_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_7_lo_1_reg_8261 : p_059_i_i_i_3_5_1_i_fu_4966_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_5_3_fu_4995_p3 = ((tmp_466_5_3_i_reg_8283[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_1_reg_8255_pp0_it33 : p_059_i_i_i_3_5_2_i_reg_8277);

assign temp_0_i_i_i_i_059_i_i_i_1_5_4_fu_5011_p3 = ((tmp_466_5_4_i_fu_5006_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_1_reg_8249_pp0_it33 : p_059_i_i_i_3_5_3_i_fu_5000_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_5_5_fu_5029_p3 = ((tmp_466_5_5_i_fu_5025_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8243_pp0_it34 : p_059_i_i_i_3_5_4_i_reg_8288);

assign temp_0_i_i_i_i_059_i_i_i_1_5_6_fu_5046_p3 = ((tmp_466_5_6_i_fu_5041_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8237_pp0_it34 : p_059_i_i_i_3_5_5_i_fu_5035_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_5_7_fu_5063_p3 = ((tmp_466_5_7_i_fu_5058_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8231_pp0_it35 : p_059_i_i_i_3_5_6_i_fu_5053_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_5_8_fu_5082_p3 = ((tmp_466_5_8_i_reg_8311[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it36 : p_059_i_i_i_3_5_7_i_reg_8305);

assign temp_0_i_i_i_i_059_i_i_i_1_5_9_fu_5098_p3 = ((tmp_466_5_9_i_fu_5093_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it36 : p_059_i_i_i_3_5_8_i_fu_5087_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_5_s_fu_4871_p3 = ((tmp_466_5_i_fu_4866_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_9_fu_516 : p_059_i_i_i_3_4_9_i_reg_8218);

assign temp_0_i_i_i_i_059_i_i_i_1_6_1_fu_5163_p3 = ((tmp_466_6_1_i_fu_5157_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_8_fu_476 : p_059_i_i_i_3_6_i_fu_5151_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_6_2_fu_5249_p3 = ((tmp_466_6_2_i_fu_5244_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_7_lo_1_reg_8359 : p_059_i_i_i_3_6_1_i_fu_5239_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_6_3_fu_5268_p3 = ((tmp_466_6_3_i_reg_8381[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_1_reg_8353_pp0_it39 : p_059_i_i_i_3_6_2_i_reg_8375);

assign temp_0_i_i_i_i_059_i_i_i_1_6_4_fu_5284_p3 = ((tmp_466_6_4_i_fu_5279_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_1_reg_8347_pp0_it39 : p_059_i_i_i_3_6_3_i_fu_5273_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_6_5_fu_5302_p3 = ((tmp_466_6_5_i_fu_5298_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8341_pp0_it40 : p_059_i_i_i_3_6_4_i_reg_8386);

assign temp_0_i_i_i_i_059_i_i_i_1_6_6_fu_5319_p3 = ((tmp_466_6_6_i_fu_5314_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8335_pp0_it40 : p_059_i_i_i_3_6_5_i_fu_5308_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_6_7_fu_5336_p3 = ((tmp_466_6_7_i_fu_5331_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8329_pp0_it41 : p_059_i_i_i_3_6_6_i_fu_5326_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_6_8_fu_5355_p3 = ((tmp_466_6_8_i_reg_8409[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it42 : p_059_i_i_i_3_6_7_i_reg_8403);

assign temp_0_i_i_i_i_059_i_i_i_1_6_9_fu_5371_p3 = ((tmp_466_6_9_i_fu_5366_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it42 : p_059_i_i_i_3_6_8_i_fu_5360_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_6_s_fu_5144_p3 = ((tmp_466_6_i_fu_5139_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_9_fu_480 : p_059_i_i_i_3_5_9_i_reg_8316);

assign temp_0_i_i_i_i_059_i_i_i_1_7_1_fu_5436_p3 = ((tmp_466_7_1_i_fu_5430_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_8_fu_440 : p_059_i_i_i_3_7_i_fu_5424_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_7_2_fu_5522_p3 = ((tmp_466_7_2_i_fu_5517_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_7_lo_1_reg_8457 : p_059_i_i_i_3_7_1_i_fu_5512_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_7_3_fu_5541_p3 = ((tmp_466_7_3_i_reg_8479[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_1_reg_8451_pp0_it45 : p_059_i_i_i_3_7_2_i_reg_8473);

assign temp_0_i_i_i_i_059_i_i_i_1_7_4_fu_5557_p3 = ((tmp_466_7_4_i_fu_5552_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_1_reg_8445_pp0_it45 : p_059_i_i_i_3_7_3_i_fu_5546_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_7_5_fu_5575_p3 = ((tmp_466_7_5_i_fu_5571_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8439_pp0_it46 : p_059_i_i_i_3_7_4_i_reg_8484);

assign temp_0_i_i_i_i_059_i_i_i_1_7_6_fu_5592_p3 = ((tmp_466_7_6_i_fu_5587_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8433_pp0_it46 : p_059_i_i_i_3_7_5_i_fu_5581_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_7_7_fu_5609_p3 = ((tmp_466_7_7_i_fu_5604_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8427_pp0_it47 : p_059_i_i_i_3_7_6_i_fu_5599_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_7_8_fu_5628_p3 = ((tmp_466_7_8_i_reg_8507[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it48 : p_059_i_i_i_3_7_7_i_reg_8501);

assign temp_0_i_i_i_i_059_i_i_i_1_7_9_fu_5644_p3 = ((tmp_466_7_9_i_fu_5639_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it48 : p_059_i_i_i_3_7_8_i_fu_5633_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_7_s_fu_5417_p3 = ((tmp_466_7_i_fu_5412_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_9_fu_444 : p_059_i_i_i_3_6_9_i_reg_8414);

assign temp_0_i_i_i_i_059_i_i_i_1_8_1_fu_5709_p3 = ((tmp_466_8_1_i_fu_5703_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_8_fu_404 : p_059_i_i_i_3_8_i_fu_5697_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_8_2_fu_5795_p3 = ((tmp_466_8_2_i_fu_5790_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_7_lo_1_reg_8555 : p_059_i_i_i_3_8_1_i_fu_5785_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_8_3_fu_5814_p3 = ((tmp_466_8_3_i_reg_8577[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_1_reg_8549_pp0_it51 : p_059_i_i_i_3_8_2_i_reg_8571);

assign temp_0_i_i_i_i_059_i_i_i_1_8_4_fu_5830_p3 = ((tmp_466_8_4_i_fu_5825_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_1_reg_8543_pp0_it51 : p_059_i_i_i_3_8_3_i_fu_5819_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_8_5_fu_5848_p3 = ((tmp_466_8_5_i_fu_5844_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8537_pp0_it52 : p_059_i_i_i_3_8_4_i_reg_8582);

assign temp_0_i_i_i_i_059_i_i_i_1_8_6_fu_5865_p3 = ((tmp_466_8_6_i_fu_5860_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8531_pp0_it52 : p_059_i_i_i_3_8_5_i_fu_5854_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_8_7_fu_5882_p3 = ((tmp_466_8_7_i_fu_5877_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8525_pp0_it53 : p_059_i_i_i_3_8_6_i_fu_5872_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_8_8_fu_5901_p3 = ((tmp_466_8_8_i_reg_8605[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it54 : p_059_i_i_i_3_8_7_i_reg_8599);

assign temp_0_i_i_i_i_059_i_i_i_1_8_9_fu_5917_p3 = ((tmp_466_8_9_i_fu_5912_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it54 : p_059_i_i_i_3_8_8_i_fu_5906_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_8_s_fu_5690_p3 = ((tmp_466_8_i_fu_5685_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_9_fu_408 : p_059_i_i_i_3_7_9_i_reg_8512);

assign temp_0_i_i_i_i_059_i_i_i_1_9_1_fu_5976_p3 = ((tmp_466_9_1_i_fu_5970_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_8_fu_368 : p_059_i_i_i_3_9_i_fu_5964_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_9_2_fu_6046_p3 = ((tmp_466_9_2_i_fu_6041_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_7_lo_1_reg_8641 : p_059_i_i_i_3_9_1_i_fu_6036_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_9_3_fu_6065_p3 = ((tmp_466_9_3_i_reg_8663[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_1_reg_8635_pp0_it57 : p_059_i_i_i_3_9_2_i_reg_8657);

assign temp_0_i_i_i_i_059_i_i_i_1_9_4_fu_6081_p3 = ((tmp_466_9_4_i_fu_6076_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_1_reg_8629_pp0_it57 : p_059_i_i_i_3_9_3_i_fu_6070_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_9_5_fu_6099_p3 = ((tmp_466_9_5_i_fu_6095_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8623_pp0_it58 : p_059_i_i_i_3_9_4_i_reg_8668);

assign temp_0_i_i_i_i_059_i_i_i_1_9_6_fu_6116_p3 = ((tmp_466_9_6_i_fu_6111_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8617_pp0_it58 : p_059_i_i_i_3_9_5_i_fu_6105_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_9_7_fu_6133_p3 = ((tmp_466_9_7_i_fu_6128_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it59 : p_059_i_i_i_3_9_6_i_fu_6123_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_9_8_fu_6152_p3 = ((tmp_466_9_8_i_reg_8691[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it60 : p_059_i_i_i_3_9_7_i_reg_8685);

assign temp_0_i_i_i_i_059_i_i_i_1_9_9_fu_6168_p3 = ((tmp_466_9_9_i_fu_6163_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it60 : p_059_i_i_i_3_9_8_i_fu_6157_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_9_s_fu_5957_p3 = ((tmp_466_9_i_fu_5952_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_9_fu_372 : p_059_i_i_i_3_8_9_i_reg_8610);

assign tmp_102_cast27801_i_fu_2266_p1 = p_014_0_i_i_i_i_reg_1612;

assign tmp_107_i_fu_2281_p2 = (p_014_0_i_i_i_i_reg_1612 < rows? 1'b1: 1'b0);

assign tmp_109_cast27800_i_fu_2654_p1 = p_027_0_i_i_i_i_reg_1623;

assign tmp_10_fu_2407_p1 = p_neg392_i_i_i2_cast27809_reloa_reg_6863[3:0];

assign tmp_114_i_fu_2669_p2 = (p_027_0_i_i_i_i_reg_1623 > ap_const_lv11_8? 1'b1: 1'b0);

assign tmp_117_i_fu_2699_p2 = ($signed(ImagLoc_x_fu_2675_p2) < $signed(tmp_4_fu_1634_p1)? 1'b1: 1'b0);

assign tmp_11_fu_2434_p1 = p_assign_22_3_i_fu_2423_p2[3:0];

assign tmp_122_i_fu_2740_p1 = x_fu_2734_p3;

assign tmp_12_fu_2462_p1 = p_assign_22_4_i_fu_2451_p2[3:0];

assign tmp_13_fu_2466_p3 = ((tmp_448_4_i_fu_2457_p2[0:0] === 1'b1) ? tmp_12_fu_2462_p1 : tmp_10_fu_2407_p1);

assign tmp_1_fu_2438_p3 = ((tmp_448_3_i_fu_2429_p2[0:0] === 1'b1) ? tmp_11_fu_2434_p1 : tmp_10_fu_2407_p1);

assign tmp_24_fu_2490_p1 = p_assign_22_5_i_fu_2479_p2[3:0];

assign tmp_25_fu_2494_p3 = ((tmp_448_5_i_fu_2485_p2[0:0] === 1'b1) ? tmp_24_fu_2490_p1 : tmp_10_fu_2407_p1);

assign tmp_27_fu_2518_p1 = p_assign_22_6_i_fu_2507_p2[3:0];

assign tmp_2_fu_2262_p1 = p_neg392_i_i_i2_reload_dout[3:0];

assign tmp_330_not_i_fu_2286_p2 = (tmp_107_i_fu_2281_p2 ^ ap_const_lv1_1);

assign tmp_363_i_fu_2292_p2 = (p_014_0_i_i_i_i_reg_1612 > ap_const_lv10_4? 1'b1: 1'b0);

assign tmp_36_fu_2522_p3 = ((tmp_448_6_i_fu_2513_p2[0:0] === 1'b1) ? tmp_27_fu_2518_p1 : tmp_10_fu_2407_p1);

assign tmp_37_fu_2546_p1 = p_assign_22_7_i_fu_2535_p2[3:0];

assign tmp_38_fu_2634_p3 = ((tmp_46_fu_2622_p3[0:0] === 1'b1) ? ap_const_lv4_0 : tmp_2_reg_7424);

assign tmp_399_5_i_fu_1642_p2 = (rows == ap_const_lv10_0? 1'b1: 1'b0);

assign tmp_39_fu_2641_p3 = ((or_cond_i411_i_i_i_9_i_fu_2616_p2[0:0] === 1'b1) ? tmp_47_fu_2630_p1 : tmp_38_fu_2634_p3);

assign tmp_3_fu_2353_p3 = ((tmp_4481_i_fu_2344_p2[0:0] === 1'b1) ? tmp_6_fu_2349_p1 : tmp_2_reg_7424);

assign tmp_412_5_i_fu_2304_p2 = (y_6_5_cast_i_reg_6914 == tmp_102_cast27801_i_fu_2266_p1? 1'b1: 1'b0);

assign tmp_412_6_i_fu_2309_p2 = (p_014_0_i_i_i_i_reg_1612 == ap_const_lv10_1? 1'b1: 1'b0);

assign tmp_412_7_i_fu_2315_p2 = (p_014_0_i_i_i_i_reg_1612 == ap_const_lv10_2? 1'b1: 1'b0);

assign tmp_412_8_i_fu_2321_p2 = (p_014_0_i_i_i_i_reg_1612 == ap_const_lv10_3? 1'b1: 1'b0);

assign tmp_412_9_i_fu_2327_p2 = (p_014_0_i_i_i_i_reg_1612 == ap_const_lv10_4? 1'b1: 1'b0);

assign tmp_412_i_fu_2298_p2 = (p_014_0_i_i_i_i_reg_1612 == ap_const_lv10_0? 1'b1: 1'b0);

assign tmp_41_fu_6175_p3 = ((tmp_464_9_9_i_reg_7414[0:0] === 1'b1) ? p_059_i_i_i_3_9_8_i_fu_6157_p3 : temp_0_i_i_i_i_059_i_i_i_1_9_9_fu_6168_p3);

assign tmp_42_fu_2550_p3 = ((tmp_448_7_i_fu_2541_p2[0:0] === 1'b1) ? tmp_37_fu_2546_p1 : tmp_10_fu_2407_p1);

assign tmp_43_fu_2574_p1 = p_assign_22_8_i_fu_2563_p2[3:0];

assign tmp_4431_i_fu_2333_p2 = (p_014_0_i_i_i_i_reg_1612 > rows? 1'b1: 1'b0);

assign tmp_4461_i_fu_2338_p2 = ($signed(ap_const_lv10_3FF) + $signed(p_014_0_i_i_i_i_reg_1612));

assign tmp_4481_i_fu_2344_p2 = (tmp_4461_i_fu_2338_p2 < rows? 1'b1: 1'b0);

assign tmp_448_1_i_fu_2371_p2 = (p_assign_22_1_i_fu_2365_p2 < rows? 1'b1: 1'b0);

assign tmp_448_2_i_fu_2398_p2 = ($signed(p_assign_22_2_i_fu_2392_p2) < $signed(tmp_5_fu_1638_p1)? 1'b1: 1'b0);

assign tmp_448_3_i_fu_2429_p2 = ($signed(p_assign_22_3_i_fu_2423_p2) < $signed(tmp_5_fu_1638_p1)? 1'b1: 1'b0);

assign tmp_448_4_i_fu_2457_p2 = ($signed(p_assign_22_4_i_fu_2451_p2) < $signed(tmp_5_fu_1638_p1)? 1'b1: 1'b0);

assign tmp_448_5_i_fu_2485_p2 = ($signed(p_assign_22_5_i_fu_2479_p2) < $signed(tmp_5_fu_1638_p1)? 1'b1: 1'b0);

assign tmp_448_6_i_fu_2513_p2 = ($signed(p_assign_22_6_i_fu_2507_p2) < $signed(tmp_5_fu_1638_p1)? 1'b1: 1'b0);

assign tmp_448_7_i_fu_2541_p2 = ($signed(p_assign_22_7_i_fu_2535_p2) < $signed(tmp_5_fu_1638_p1)? 1'b1: 1'b0);

assign tmp_448_8_i_fu_2569_p2 = ($signed(p_assign_22_8_i_fu_2563_p2) < $signed(tmp_5_fu_1638_p1)? 1'b1: 1'b0);

assign tmp_448_9_i_fu_2611_p2 = ($signed(p_assign_22_9_i_fu_2591_p2) < $signed(tmp_5_fu_1638_p1)? 1'b1: 1'b0);

assign tmp_44_fu_2578_p3 = ((tmp_448_8_i_fu_2569_p2[0:0] === 1'b1) ? tmp_43_fu_2574_p1 : tmp_10_fu_2407_p1);

assign tmp_45_fu_2597_p3 = p_assign_22_9_i_fu_2591_p2[ap_const_lv32_A];

assign tmp_464_0_1_i_fu_1664_p2 = (wdw_val_9_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_2_i_fu_1670_p2 = (wdw_val_9_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_3_i_fu_1676_p2 = (wdw_val_9_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_4_i_fu_1682_p2 = (wdw_val_9_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_5_i_fu_1688_p2 = (wdw_val_9_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_6_i_fu_1694_p2 = (wdw_val_9_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_7_i_fu_1700_p2 = (wdw_val_9_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_8_i_fu_1706_p2 = (wdw_val_9_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_9_i_fu_1712_p2 = (wdw_val_9_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_i_fu_1658_p2 = (wdw_val_9_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_1_i_fu_1724_p2 = (wdw_val_8_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_2_i_fu_1730_p2 = (wdw_val_8_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_3_i_fu_1736_p2 = (wdw_val_8_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_4_i_fu_1742_p2 = (wdw_val_8_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_5_i_fu_1748_p2 = (wdw_val_8_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_6_i_fu_1754_p2 = (wdw_val_8_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_7_i_fu_1760_p2 = (wdw_val_8_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_8_i_fu_1766_p2 = (wdw_val_8_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_9_i_fu_1772_p2 = (wdw_val_8_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_i_fu_1718_p2 = (wdw_val_8_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_1_i_fu_1784_p2 = (wdw_val_7_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_2_i_fu_1790_p2 = (wdw_val_7_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_3_i_fu_1796_p2 = (wdw_val_7_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_4_i_fu_1802_p2 = (wdw_val_7_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_5_i_fu_1808_p2 = (wdw_val_7_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_6_i_fu_1814_p2 = (wdw_val_7_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_7_i_fu_1820_p2 = (wdw_val_7_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_8_i_fu_1826_p2 = (wdw_val_7_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_9_i_fu_1832_p2 = (wdw_val_7_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_i_fu_1778_p2 = (wdw_val_7_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_1_i_fu_1844_p2 = (wdw_val_6_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_2_i_fu_1850_p2 = (wdw_val_6_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_3_i_fu_1856_p2 = (wdw_val_6_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_4_i_fu_1862_p2 = (wdw_val_6_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_5_i_fu_1868_p2 = (wdw_val_6_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_6_i_fu_1874_p2 = (wdw_val_6_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_7_i_fu_1880_p2 = (wdw_val_6_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_8_i_fu_1886_p2 = (wdw_val_6_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_9_i_fu_1892_p2 = (wdw_val_6_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_i_fu_1838_p2 = (wdw_val_6_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_1_i_fu_1904_p2 = (wdw_val_5_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_2_i_fu_1910_p2 = (wdw_val_5_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_3_i_fu_1916_p2 = (wdw_val_5_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_4_i_fu_1922_p2 = (wdw_val_5_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_5_i_fu_1928_p2 = (wdw_val_5_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_6_i_fu_1934_p2 = (wdw_val_5_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_7_i_fu_1940_p2 = (wdw_val_5_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_8_i_fu_1946_p2 = (wdw_val_5_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_9_i_fu_1952_p2 = (wdw_val_5_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_i_fu_1898_p2 = (wdw_val_5_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_1_i_fu_1964_p2 = (wdw_val_4_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_2_i_fu_1970_p2 = (wdw_val_4_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_3_i_fu_1976_p2 = (wdw_val_4_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_4_i_fu_1982_p2 = (wdw_val_4_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_5_i_fu_1988_p2 = (wdw_val_4_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_6_i_fu_1994_p2 = (wdw_val_4_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_7_i_fu_2000_p2 = (wdw_val_4_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_8_i_fu_2006_p2 = (wdw_val_4_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_9_i_fu_2012_p2 = (wdw_val_4_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_i_fu_1958_p2 = (wdw_val_4_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_1_i_fu_2024_p2 = (wdw_val_3_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_2_i_fu_2030_p2 = (wdw_val_3_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_3_i_fu_2036_p2 = (wdw_val_3_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_4_i_fu_2042_p2 = (wdw_val_3_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_5_i_fu_2048_p2 = (wdw_val_3_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_6_i_fu_2054_p2 = (wdw_val_3_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_7_i_fu_2060_p2 = (wdw_val_3_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_8_i_fu_2066_p2 = (wdw_val_3_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_9_i_fu_2072_p2 = (wdw_val_3_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_i_fu_2018_p2 = (wdw_val_3_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_1_i_fu_2084_p2 = (wdw_val_2_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_2_i_fu_2090_p2 = (wdw_val_2_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_3_i_fu_2096_p2 = (wdw_val_2_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_4_i_fu_2102_p2 = (wdw_val_2_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_5_i_fu_2108_p2 = (wdw_val_2_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_6_i_fu_2114_p2 = (wdw_val_2_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_7_i_fu_2120_p2 = (wdw_val_2_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_8_i_fu_2126_p2 = (wdw_val_2_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_9_i_fu_2132_p2 = (wdw_val_2_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_i_fu_2078_p2 = (wdw_val_2_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_1_i_fu_2144_p2 = (wdw_val_1_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_2_i_fu_2150_p2 = (wdw_val_1_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_3_i_fu_2156_p2 = (wdw_val_1_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_4_i_fu_2162_p2 = (wdw_val_1_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_5_i_fu_2168_p2 = (wdw_val_1_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_6_i_fu_2174_p2 = (wdw_val_1_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_7_i_fu_2180_p2 = (wdw_val_1_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_8_i_fu_2186_p2 = (wdw_val_1_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_9_i_fu_2192_p2 = (wdw_val_1_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_i_fu_2138_p2 = (wdw_val_1_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_1_i_fu_2204_p2 = (wdw_val_0_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_2_i_fu_2210_p2 = (wdw_val_0_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_3_i_fu_2216_p2 = (wdw_val_0_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_4_i_fu_2222_p2 = (wdw_val_0_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_5_i_fu_2228_p2 = (wdw_val_0_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_6_i_fu_2234_p2 = (wdw_val_0_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_7_i_fu_2240_p2 = (wdw_val_0_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_8_i_fu_2246_p2 = (wdw_val_0_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_9_i_fu_2252_p2 = (wdw_val_0_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_i_fu_2198_p2 = (wdw_val_0_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_466_0_1_i_fu_3523_p2 = (src_kernel_win_0_val_9_8_fu_560 < p_temp_3_0_i_fu_3516_p3? 1'b1: 1'b0);

assign tmp_466_0_2_i_fu_3544_p2 = (src_kernel_win_0_val_9_7_fu_600 < p_059_i_i_i_3_0_1_i_fu_3537_p3? 1'b1: 1'b0);

assign tmp_466_0_3_i_fu_3625_p2 = (src_kernel_win_0_val_9_6_1_reg_7676 < p_059_i_i_i_3_0_2_i_fu_3619_p3? 1'b1: 1'b0);

assign tmp_466_0_4_i_fu_3644_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_5_1_reg_7682_pp0_it3 < p_059_i_i_i_3_0_3_i_reg_7791? 1'b1: 1'b0);

assign tmp_466_0_5_i_fu_3660_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_4_1_reg_7688_pp0_it3 < p_059_i_i_i_3_0_4_i_fu_3654_p3? 1'b1: 1'b0);

assign tmp_466_0_6_i_fu_3677_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7774_pp0_it4 < p_059_i_i_i_3_0_5_i_fu_3672_p3? 1'b1: 1'b0);

assign tmp_466_0_7_i_fu_3696_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7768_pp0_it4 < p_059_i_i_i_3_0_6_i_fu_3689_p3? 1'b1: 1'b0);

assign tmp_466_0_8_i_fu_3712_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7762_pp0_it5 < p_059_i_i_i_3_0_7_i_fu_3706_p3? 1'b1: 1'b0);

assign tmp_466_0_9_i_fu_3731_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7756_pp0_it6 < p_059_i_i_i_3_0_8_i_reg_7819? 1'b1: 1'b0);

assign tmp_466_1_1_i_fu_3792_p2 = (src_kernel_win_0_val_8_8_fu_672 < p_059_i_i_i_3_1_i_fu_3786_p3? 1'b1: 1'b0);

assign tmp_466_1_2_i_fu_3879_p2 = (src_kernel_win_0_val_8_7_lo_1_reg_7869 < p_059_i_i_i_3_1_1_i_fu_3874_p3? 1'b1: 1'b0);

assign tmp_466_1_3_i_fu_3898_p2 = (src_kernel_win_0_val_8_6_lo_1_reg_7863 < p_059_i_i_i_3_1_2_i_fu_3891_p3? 1'b1: 1'b0);

assign tmp_466_1_4_i_fu_3914_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_1_reg_7857_pp0_it9 < p_059_i_i_i_3_1_3_i_fu_3908_p3? 1'b1: 1'b0);

assign tmp_466_1_5_i_fu_3933_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7851_pp0_it10 < p_059_i_i_i_3_1_4_i_reg_7896? 1'b1: 1'b0);

assign tmp_466_1_6_i_fu_3949_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7845_pp0_it10 < p_059_i_i_i_3_1_5_i_fu_3943_p3? 1'b1: 1'b0);

assign tmp_466_1_7_i_fu_3966_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7839_pp0_it11 < p_059_i_i_i_3_1_6_i_fu_3961_p3? 1'b1: 1'b0);

assign tmp_466_1_8_i_fu_3985_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7833_pp0_it11 < p_059_i_i_i_3_1_7_i_fu_3978_p3? 1'b1: 1'b0);

assign tmp_466_1_9_i_fu_4001_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7749_pp0_it12 < p_059_i_i_i_3_1_8_i_fu_3995_p3? 1'b1: 1'b0);

assign tmp_466_1_i_fu_3774_p2 = (src_kernel_win_0_val_8_9_fu_676 < p_059_i_i_i_3_0_9_i_reg_7826? 1'b1: 1'b0);

assign tmp_466_2_1_i_fu_4065_p2 = (src_kernel_win_0_val_7_8_fu_632 < p_059_i_i_i_3_2_i_fu_4059_p3? 1'b1: 1'b0);

assign tmp_466_2_2_i_fu_4152_p2 = (src_kernel_win_0_val_7_7_lo_1_reg_7967 < p_059_i_i_i_3_2_1_i_fu_4147_p3? 1'b1: 1'b0);

assign tmp_466_2_3_i_fu_4171_p2 = (src_kernel_win_0_val_7_6_lo_1_reg_7961 < p_059_i_i_i_3_2_2_i_fu_4164_p3? 1'b1: 1'b0);

assign tmp_466_2_4_i_fu_4187_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_1_reg_7955_pp0_it15 < p_059_i_i_i_3_2_3_i_fu_4181_p3? 1'b1: 1'b0);

assign tmp_466_2_5_i_fu_4206_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7949_pp0_it16 < p_059_i_i_i_3_2_4_i_reg_7994? 1'b1: 1'b0);

assign tmp_466_2_6_i_fu_4222_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7943_pp0_it16 < p_059_i_i_i_3_2_5_i_fu_4216_p3? 1'b1: 1'b0);

assign tmp_466_2_7_i_fu_4239_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7937_pp0_it17 < p_059_i_i_i_3_2_6_i_fu_4234_p3? 1'b1: 1'b0);

assign tmp_466_2_8_i_fu_4258_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7931_pp0_it17 < p_059_i_i_i_3_2_7_i_fu_4251_p3? 1'b1: 1'b0);

assign tmp_466_2_9_i_fu_4274_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7742_pp0_it18 < p_059_i_i_i_3_2_8_i_fu_4268_p3? 1'b1: 1'b0);

assign tmp_466_2_i_fu_4047_p2 = (src_kernel_win_0_val_7_9_fu_636 < p_059_i_i_i_3_1_9_i_reg_7924? 1'b1: 1'b0);

assign tmp_466_3_1_i_fu_4338_p2 = (src_kernel_win_0_val_6_8_fu_592 < p_059_i_i_i_3_3_i_fu_4332_p3? 1'b1: 1'b0);

assign tmp_466_3_2_i_fu_4425_p2 = (src_kernel_win_0_val_6_7_lo_1_reg_8065 < p_059_i_i_i_3_3_1_i_fu_4420_p3? 1'b1: 1'b0);

assign tmp_466_3_3_i_fu_4444_p2 = (src_kernel_win_0_val_6_6_lo_1_reg_8059 < p_059_i_i_i_3_3_2_i_fu_4437_p3? 1'b1: 1'b0);

assign tmp_466_3_4_i_fu_4460_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_1_reg_8053_pp0_it21 < p_059_i_i_i_3_3_3_i_fu_4454_p3? 1'b1: 1'b0);

assign tmp_466_3_5_i_fu_4479_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8047_pp0_it22 < p_059_i_i_i_3_3_4_i_reg_8092? 1'b1: 1'b0);

assign tmp_466_3_6_i_fu_4495_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8041_pp0_it22 < p_059_i_i_i_3_3_5_i_fu_4489_p3? 1'b1: 1'b0);

assign tmp_466_3_7_i_fu_4512_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8035_pp0_it23 < p_059_i_i_i_3_3_6_i_fu_4507_p3? 1'b1: 1'b0);

assign tmp_466_3_8_i_fu_4531_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8029_pp0_it23 < p_059_i_i_i_3_3_7_i_fu_4524_p3? 1'b1: 1'b0);

assign tmp_466_3_9_i_fu_4547_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7735_pp0_it24 < p_059_i_i_i_3_3_8_i_fu_4541_p3? 1'b1: 1'b0);

assign tmp_466_3_i_fu_4320_p2 = (src_kernel_win_0_val_6_9_fu_596 < p_059_i_i_i_3_2_9_i_reg_8022? 1'b1: 1'b0);

assign tmp_466_4_1_i_fu_4611_p2 = (src_kernel_win_0_val_5_8_fu_552 < p_059_i_i_i_3_4_i_fu_4605_p3? 1'b1: 1'b0);

assign tmp_466_4_2_i_fu_4698_p2 = (src_kernel_win_0_val_5_7_lo_1_reg_8163 < p_059_i_i_i_3_4_1_i_fu_4693_p3? 1'b1: 1'b0);

assign tmp_466_4_3_i_fu_4717_p2 = (src_kernel_win_0_val_5_6_lo_1_reg_8157 < p_059_i_i_i_3_4_2_i_fu_4710_p3? 1'b1: 1'b0);

assign tmp_466_4_4_i_fu_4733_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_1_reg_8151_pp0_it27 < p_059_i_i_i_3_4_3_i_fu_4727_p3? 1'b1: 1'b0);

assign tmp_466_4_5_i_fu_4752_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8145_pp0_it28 < p_059_i_i_i_3_4_4_i_reg_8190? 1'b1: 1'b0);

assign tmp_466_4_6_i_fu_4768_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8139_pp0_it28 < p_059_i_i_i_3_4_5_i_fu_4762_p3? 1'b1: 1'b0);

assign tmp_466_4_7_i_fu_4785_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8133_pp0_it29 < p_059_i_i_i_3_4_6_i_fu_4780_p3? 1'b1: 1'b0);

assign tmp_466_4_8_i_fu_4804_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8127_pp0_it29 < p_059_i_i_i_3_4_7_i_fu_4797_p3? 1'b1: 1'b0);

assign tmp_466_4_9_i_fu_4820_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7728_pp0_it30 < p_059_i_i_i_3_4_8_i_fu_4814_p3? 1'b1: 1'b0);

assign tmp_466_4_i_fu_4593_p2 = (src_kernel_win_0_val_5_9_fu_556 < p_059_i_i_i_3_3_9_i_reg_8120? 1'b1: 1'b0);

assign tmp_466_5_1_i_fu_4884_p2 = (src_kernel_win_0_val_4_8_fu_512 < p_059_i_i_i_3_5_i_fu_4878_p3? 1'b1: 1'b0);

assign tmp_466_5_2_i_fu_4971_p2 = (src_kernel_win_0_val_4_7_lo_1_reg_8261 < p_059_i_i_i_3_5_1_i_fu_4966_p3? 1'b1: 1'b0);

assign tmp_466_5_3_i_fu_4990_p2 = (src_kernel_win_0_val_4_6_lo_1_reg_8255 < p_059_i_i_i_3_5_2_i_fu_4983_p3? 1'b1: 1'b0);

assign tmp_466_5_4_i_fu_5006_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_1_reg_8249_pp0_it33 < p_059_i_i_i_3_5_3_i_fu_5000_p3? 1'b1: 1'b0);

assign tmp_466_5_5_i_fu_5025_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8243_pp0_it34 < p_059_i_i_i_3_5_4_i_reg_8288? 1'b1: 1'b0);

assign tmp_466_5_6_i_fu_5041_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8237_pp0_it34 < p_059_i_i_i_3_5_5_i_fu_5035_p3? 1'b1: 1'b0);

assign tmp_466_5_7_i_fu_5058_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8231_pp0_it35 < p_059_i_i_i_3_5_6_i_fu_5053_p3? 1'b1: 1'b0);

assign tmp_466_5_8_i_fu_5077_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8225_pp0_it35 < p_059_i_i_i_3_5_7_i_fu_5070_p3? 1'b1: 1'b0);

assign tmp_466_5_9_i_fu_5093_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7721_pp0_it36 < p_059_i_i_i_3_5_8_i_fu_5087_p3? 1'b1: 1'b0);

assign tmp_466_5_i_fu_4866_p2 = (src_kernel_win_0_val_4_9_fu_516 < p_059_i_i_i_3_4_9_i_reg_8218? 1'b1: 1'b0);

assign tmp_466_6_1_i_fu_5157_p2 = (src_kernel_win_0_val_3_8_fu_476 < p_059_i_i_i_3_6_i_fu_5151_p3? 1'b1: 1'b0);

assign tmp_466_6_2_i_fu_5244_p2 = (src_kernel_win_0_val_3_7_lo_1_reg_8359 < p_059_i_i_i_3_6_1_i_fu_5239_p3? 1'b1: 1'b0);

assign tmp_466_6_3_i_fu_5263_p2 = (src_kernel_win_0_val_3_6_lo_1_reg_8353 < p_059_i_i_i_3_6_2_i_fu_5256_p3? 1'b1: 1'b0);

assign tmp_466_6_4_i_fu_5279_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_1_reg_8347_pp0_it39 < p_059_i_i_i_3_6_3_i_fu_5273_p3? 1'b1: 1'b0);

assign tmp_466_6_5_i_fu_5298_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8341_pp0_it40 < p_059_i_i_i_3_6_4_i_reg_8386? 1'b1: 1'b0);

assign tmp_466_6_6_i_fu_5314_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8335_pp0_it40 < p_059_i_i_i_3_6_5_i_fu_5308_p3? 1'b1: 1'b0);

assign tmp_466_6_7_i_fu_5331_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8329_pp0_it41 < p_059_i_i_i_3_6_6_i_fu_5326_p3? 1'b1: 1'b0);

assign tmp_466_6_8_i_fu_5350_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8323_pp0_it41 < p_059_i_i_i_3_6_7_i_fu_5343_p3? 1'b1: 1'b0);

assign tmp_466_6_9_i_fu_5366_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7714_pp0_it42 < p_059_i_i_i_3_6_8_i_fu_5360_p3? 1'b1: 1'b0);

assign tmp_466_6_i_fu_5139_p2 = (src_kernel_win_0_val_3_9_fu_480 < p_059_i_i_i_3_5_9_i_reg_8316? 1'b1: 1'b0);

assign tmp_466_7_1_i_fu_5430_p2 = (src_kernel_win_0_val_2_8_fu_440 < p_059_i_i_i_3_7_i_fu_5424_p3? 1'b1: 1'b0);

assign tmp_466_7_2_i_fu_5517_p2 = (src_kernel_win_0_val_2_7_lo_1_reg_8457 < p_059_i_i_i_3_7_1_i_fu_5512_p3? 1'b1: 1'b0);

assign tmp_466_7_3_i_fu_5536_p2 = (src_kernel_win_0_val_2_6_lo_1_reg_8451 < p_059_i_i_i_3_7_2_i_fu_5529_p3? 1'b1: 1'b0);

assign tmp_466_7_4_i_fu_5552_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_1_reg_8445_pp0_it45 < p_059_i_i_i_3_7_3_i_fu_5546_p3? 1'b1: 1'b0);

assign tmp_466_7_5_i_fu_5571_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8439_pp0_it46 < p_059_i_i_i_3_7_4_i_reg_8484? 1'b1: 1'b0);

assign tmp_466_7_6_i_fu_5587_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8433_pp0_it46 < p_059_i_i_i_3_7_5_i_fu_5581_p3? 1'b1: 1'b0);

assign tmp_466_7_7_i_fu_5604_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8427_pp0_it47 < p_059_i_i_i_3_7_6_i_fu_5599_p3? 1'b1: 1'b0);

assign tmp_466_7_8_i_fu_5623_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8421_pp0_it47 < p_059_i_i_i_3_7_7_i_fu_5616_p3? 1'b1: 1'b0);

assign tmp_466_7_9_i_fu_5639_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7707_pp0_it48 < p_059_i_i_i_3_7_8_i_fu_5633_p3? 1'b1: 1'b0);

assign tmp_466_7_i_fu_5412_p2 = (src_kernel_win_0_val_2_9_fu_444 < p_059_i_i_i_3_6_9_i_reg_8414? 1'b1: 1'b0);

assign tmp_466_8_1_i_fu_5703_p2 = (src_kernel_win_0_val_1_8_fu_404 < p_059_i_i_i_3_8_i_fu_5697_p3? 1'b1: 1'b0);

assign tmp_466_8_2_i_fu_5790_p2 = (src_kernel_win_0_val_1_7_lo_1_reg_8555 < p_059_i_i_i_3_8_1_i_fu_5785_p3? 1'b1: 1'b0);

assign tmp_466_8_3_i_fu_5809_p2 = (src_kernel_win_0_val_1_6_lo_1_reg_8549 < p_059_i_i_i_3_8_2_i_fu_5802_p3? 1'b1: 1'b0);

assign tmp_466_8_4_i_fu_5825_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_1_reg_8543_pp0_it51 < p_059_i_i_i_3_8_3_i_fu_5819_p3? 1'b1: 1'b0);

assign tmp_466_8_5_i_fu_5844_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8537_pp0_it52 < p_059_i_i_i_3_8_4_i_reg_8582? 1'b1: 1'b0);

assign tmp_466_8_6_i_fu_5860_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8531_pp0_it52 < p_059_i_i_i_3_8_5_i_fu_5854_p3? 1'b1: 1'b0);

assign tmp_466_8_7_i_fu_5877_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8525_pp0_it53 < p_059_i_i_i_3_8_6_i_fu_5872_p3? 1'b1: 1'b0);

assign tmp_466_8_8_i_fu_5896_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8519_pp0_it53 < p_059_i_i_i_3_8_7_i_fu_5889_p3? 1'b1: 1'b0);

assign tmp_466_8_9_i_fu_5912_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7700_pp0_it54 < p_059_i_i_i_3_8_8_i_fu_5906_p3? 1'b1: 1'b0);

assign tmp_466_8_i_fu_5685_p2 = (src_kernel_win_0_val_1_9_fu_408 < p_059_i_i_i_3_7_9_i_reg_8512? 1'b1: 1'b0);

assign tmp_466_9_1_i_fu_5970_p2 = (src_kernel_win_0_val_0_8_fu_368 < p_059_i_i_i_3_9_i_fu_5964_p3? 1'b1: 1'b0);

assign tmp_466_9_2_i_fu_6041_p2 = (src_kernel_win_0_val_0_7_lo_1_reg_8641 < p_059_i_i_i_3_9_1_i_fu_6036_p3? 1'b1: 1'b0);

assign tmp_466_9_3_i_fu_6060_p2 = (src_kernel_win_0_val_0_6_lo_1_reg_8635 < p_059_i_i_i_3_9_2_i_fu_6053_p3? 1'b1: 1'b0);

assign tmp_466_9_4_i_fu_6076_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_1_reg_8629_pp0_it57 < p_059_i_i_i_3_9_3_i_fu_6070_p3? 1'b1: 1'b0);

assign tmp_466_9_5_i_fu_6095_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8623_pp0_it58 < p_059_i_i_i_3_9_4_i_reg_8668? 1'b1: 1'b0);

assign tmp_466_9_6_i_fu_6111_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8617_pp0_it58 < p_059_i_i_i_3_9_5_i_fu_6105_p3? 1'b1: 1'b0);

assign tmp_466_9_7_i_fu_6128_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7658_pp0_it59 < p_059_i_i_i_3_9_6_i_fu_6123_p3? 1'b1: 1'b0);

assign tmp_466_9_8_i_fu_6147_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7665_pp0_it59 < p_059_i_i_i_3_9_7_i_fu_6140_p3? 1'b1: 1'b0);

assign tmp_466_9_9_i_fu_6163_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7694_pp0_it60 < p_059_i_i_i_3_9_8_i_fu_6157_p3? 1'b1: 1'b0);

assign tmp_466_9_i_fu_5952_p2 = (src_kernel_win_0_val_0_9_fu_372 < p_059_i_i_i_3_8_9_i_reg_8610? 1'b1: 1'b0);

assign tmp_46_fu_2622_p3 = p_assign_22_9_i_fu_2591_p2[ap_const_lv32_A];

assign tmp_47_fu_2630_p1 = p_assign_22_9_i_fu_2591_p2[3:0];

assign tmp_48_fu_2681_p1 = ImagLoc_x_fu_2675_p2[10:0];

assign tmp_49_fu_2685_p3 = ImagLoc_x_fu_2675_p2[ap_const_lv32_B];

assign tmp_4_fu_1634_p1 = cols;

assign tmp_51_fu_2754_p1 = x_fu_2734_p3[3:0];

assign tmp_5_fu_1638_p1 = rows;

assign tmp_6_fu_2349_p1 = tmp_4461_i_fu_2338_p2[3:0];

assign tmp_7_fu_2376_p1 = p_assign_22_1_i_fu_2365_p2[3:0];

assign tmp_8_fu_2380_p3 = ((tmp_448_1_i_fu_2371_p2[0:0] === 1'b1) ? tmp_7_fu_2376_p1 : tmp_2_reg_7424);

assign tmp_9_fu_2403_p1 = p_assign_22_2_i_fu_2392_p2[3:0];

assign tmp_fu_2258_p1 = tmp_41_cast_reload_dout[3:0];

assign tmp_s_fu_2410_p3 = ((tmp_448_2_i_fu_2398_p2[0:0] === 1'b1) ? tmp_9_fu_2403_p1 : tmp_10_fu_2407_p1);

assign x_fu_2734_p3 = ((or_cond_i_i_i_i_i_reg_7556[0:0] === 1'b1) ? tmp_48_reg_7551 : p_assign_1_fu_2728_p3);

assign y_6_5_cast_i_fu_1654_p1 = y_6_5_i_fu_1648_p2;

assign y_6_5_i_fu_1648_p2 = (p_neg392_i_i_i2_cast27810_reload_dout & tmp_399_5_i_fu_1642_p2);
always @ (posedge ap_clk) begin
    y_6_5_cast_i_reg_6914[10:1] <= 10'b0000000000;
end



endmodule //morphological_filter_Loop_loop_height_proc4101

