// ECE460M Lab 6 Fall 2026 starter file
// Preserve module names and all port names, directions, and widths.
// Outputs may be declared reg if driven by procedural logic.
// Implement arithmetic using synthesizable Verilog RTL.

// Required: Tesla CFloat8 E4M3 matrix multiplication.
module Matrix (
    input  wire       clk,
    input  wire       reset,
    input  wire       start,
    input  wire [5:0] bias,
    input  wire [7:0] a00, a01, a02, a10, a11, a12, a20, a21, a22,
    input  wire [7:0] b00, b01, b02, b10, b11, b12, b20, b21, b22,
    output wire       busy,
    output wire       done,
    output wire [7:0] c00, c01, c02, c10, c11, c12, c20, c21, c22
);
    // TODO: Implement the required E4M3 systolic array.
endmodule
