#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000221720f2830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000221720f29c0 .scope module, "alu_tb" "alu_tb" 3 3;
 .timescale 0 0;
v000002217218d1d0_0 .var "func3", 2 0;
v000002217218d130_0 .var "operand1", 31 0;
v000002217218d270_0 .var "operand2", 31 0;
v000002217218def0_0 .net "result", 31 0, v000002217218d3b0_0;  1 drivers
v000002217218dd10_0 .var "subsra", 0 0;
S_000002217212e960 .scope module, "dut" "alu" 3 12, 4 1 0, S_00000221720f29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /INPUT 1 "subsra";
    .port_info 4 /OUTPUT 32 "result";
L_0000022172131060 .functor AND 32, v000002217218d130_0, v000002217218d270_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022172130c70 .functor OR 32, v000002217218d130_0, v000002217218d270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000221721309d0 .functor XOR 32, v000002217218d130_0, v000002217218d270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002217211af60_0 .net *"_ivl_10", 0 0, L_000002217218dbd0;  1 drivers
L_000002217218e058 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002217211b000_0 .net *"_ivl_15", 30 0, L_000002217218e058;  1 drivers
v00000221720f2b50_0 .net "and_result", 31 0, L_0000022172131060;  1 drivers
v00000221720f2bf0_0 .net "diff_result", 31 0, L_000002217218d770;  1 drivers
v000002217212eaf0_0 .net "func3", 2 0, v000002217218d1d0_0;  1 drivers
v000002217212eb90_0 .net "lt_result", 31 0, L_000002217218d310;  1 drivers
v000002217212ec30_0 .net "operand1", 31 0, v000002217218d130_0;  1 drivers
v000002217212ecd0_0 .net "operand2", 31 0, v000002217218d270_0;  1 drivers
v0000022172123fa0_0 .net "or_result", 31 0, L_0000022172130c70;  1 drivers
v000002217218d3b0_0 .var "result", 31 0;
v000002217218ddb0_0 .net "shl_result", 31 0, L_000002217218d450;  1 drivers
v000002217218de50_0 .net "shr_result", 31 0, L_000002217218d630;  1 drivers
v000002217218df90_0 .net "shra_result", 31 0, L_000002217218d090;  1 drivers
v000002217218d4f0_0 .net "subsra", 0 0, v000002217218dd10_0;  1 drivers
v000002217218d6d0_0 .net "sum_result", 31 0, L_000002217218db30;  1 drivers
v000002217218d590_0 .net "xor_result", 31 0, L_00000221721309d0;  1 drivers
E_000002217211db40/0 .event anyedge, v000002217212eaf0_0, v000002217218d4f0_0, v00000221720f2bf0_0, v000002217218d6d0_0;
E_000002217211db40/1 .event anyedge, v000002217218ddb0_0, v000002217212ec30_0, v000002217212ecd0_0, v000002217212eb90_0;
E_000002217211db40/2 .event anyedge, v000002217218d590_0, v000002217218df90_0, v000002217218de50_0, v0000022172123fa0_0;
E_000002217211db40/3 .event anyedge, v00000221720f2b50_0;
E_000002217211db40 .event/or E_000002217211db40/0, E_000002217211db40/1, E_000002217211db40/2, E_000002217211db40/3;
L_000002217218db30 .arith/sum 32, v000002217218d130_0, v000002217218d270_0;
L_000002217218d770 .arith/sub 32, v000002217218d130_0, v000002217218d270_0;
L_000002217218dbd0 .cmp/gt 32, v000002217218d270_0, v000002217218d130_0;
L_000002217218d310 .concat [ 1 31 0 0], L_000002217218dbd0, L_000002217218e058;
L_000002217218d450 .shift/l 32, v000002217218d130_0, v000002217218d270_0;
L_000002217218d630 .shift/r 32, v000002217218d130_0, v000002217218d270_0;
L_000002217218d090 .shift/r 32, v000002217218d130_0, v000002217218d270_0;
    .scope S_000002217212e960;
T_0 ;
    %wait E_000002217211db40;
    %load/vec4 v000002217212eaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v000002217218d4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v00000221720f2bf0_0;
    %store/vec4 v000002217218d3b0_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v000002217218d6d0_0;
    %store/vec4 v000002217218d3b0_0, 0, 32;
T_0.10 ;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v000002217218ddb0_0;
    %store/vec4 v000002217218d3b0_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v000002217212ec30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.13, 4;
    %load/vec4 v000002217212ecd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002217218d3b0_0, 0, 32;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v000002217212ec30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v000002217212ecd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002217218d3b0_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v000002217212ec30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002217212ecd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_0.17, 4;
    %load/vec4 v000002217212eb90_0;
    %store/vec4 v000002217218d3b0_0, 0, 32;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002217218d3b0_0, 0, 32;
T_0.18 ;
T_0.15 ;
T_0.12 ;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v000002217212eb90_0;
    %store/vec4 v000002217218d3b0_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v000002217218d590_0;
    %store/vec4 v000002217218d3b0_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v000002217218d4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.19, 8;
    %load/vec4 v000002217218df90_0;
    %store/vec4 v000002217218d3b0_0, 0, 32;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v000002217218de50_0;
    %store/vec4 v000002217218d3b0_0, 0, 32;
T_0.20 ;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0000022172123fa0_0;
    %store/vec4 v000002217218d3b0_0, 0, 32;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v00000221720f2b50_0;
    %store/vec4 v000002217218d3b0_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000221720f29c0;
T_1 ;
    %vpi_call/w 3 22 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000221720f29c0 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4294967264, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 745, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 745, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 4294967290, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000002217218d130_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v000002217218d270_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002217218d1d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002217218dd10_0, 0, 1;
    %vpi_call/w 3 156 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "alu_tb.sv";
    "alu.sv";
