***************
bsg_mul_comp42
***************

* Overview

  This module is a adder for mul.

- Port
  
  +---------+----------------------------+------------------------------------------+--------------------------------------------+
  |  Type   |            NAME            |                   WIDTH                  |                 DESCRIPTION                |
  +---------+----------------------------+------------------------------------------+--------------------------------------------+
  |         |             i              |                     4                    | data input port                            |
  +  INPUT  +----------------------------+------------------------------------------+--------------------------------------------+
  |         |            cr_i            |                     1                    | data input port                            |
  +---------+----------------------------+------------------------------------------+--------------------------------------------+
  |         |            cl_o            |                     1                    | data output port                           |
  +         +----------------------------+------------------------------------------+--------------------------------------------+
  |  OUTPUT |            c_o             |                     1                    | data output port                           |
  +         +----------------------------+------------------------------------------+--------------------------------------------+
  |         |            s_o             |                     1                    | data output port                           |
  +---------+----------------------------+------------------------------------------+--------------------------------------------+

* Parameter
  
  None

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_mul_comp42.jpg

******************
bsg_mul_comp42_rep
******************

* Overview

  This module combine vectors of results from blocks.

- Port
  
  +---------+----------------------------+------------------------------------------+--------------------------------------------+
  |  Type   |            NAME            |                   WIDTH                  |                 DESCRIPTION                |
  +---------+----------------------------+------------------------------------------+--------------------------------------------+
  |         |             i              |                4*blocks_p                | data input port                            |
  +  INPUT  +----------------------------+------------------------------------------+--------------------------------------------+
  |         |            cr_i            |                     1                    | data input port                            |
  +---------+----------------------------+------------------------------------------+--------------------------------------------+
  |         |            cl_o            |                     1                    | data output port                           |
  +         +----------------------------+------------------------------------------+--------------------------------------------+
  |  OUTPUT |            c_o             |                 blocks_p                 | data output port                           |
  +         +----------------------------+------------------------------------------+--------------------------------------------+
  |         |            s_o             |                 blocks_p                 | data output port                           |
  +---------+----------------------------+------------------------------------------+--------------------------------------------+

* Parameter
  
  +------------------------+-----------------------------------------------+-------------------------------+
  |          Name          |     DESCRIPTION                               |             DEFAULT           |
  +------------------------+-----------------------------------------------+-------------------------------+ 
  |        blocks_p        | signal width                                  |                1              |    
  +------------------------+-----------------------------------------------+-------------------------------+
  |        harden_p        | use harden IP or not                          |                0              |        
  +------------------------+-----------------------------------------------+-------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_mul_comp42_rep.jpg 

*********************
bsg_mul_booth_4_block
*********************

* Overview

  This module is a block of mul_booth_4.

- Port
  
  +---------+----------------------------+------------------------------------------+--------------------------------------------+
  |  Type   |            NAME            |                   WIDTH                  |                 DESCRIPTION                |
  +---------+----------------------------+------------------------------------------+--------------------------------------------+
  |         |           SDN_i            |                    15                    | data input port                            |
  +         +----------------------------+------------------------------------------+--------------------------------------------+
  |  INPUT  |           cr_i             |                     1                    | data input port                            |
  +         +----------------------------+------------------------------------------+--------------------------------------------+
  |         |            y_i             |                     8                    | data input port                            |
  +---------+----------------------------+------------------------------------------+--------------------------------------------+
  |         |            cl_o            |                     1                    | data output port                           |
  +         +----------------------------+------------------------------------------+--------------------------------------------+
  |  OUTPUT |            c_o             |                     1                    | data output port                           |
  +         +----------------------------+------------------------------------------+--------------------------------------------+
  |         |            s_o             |                     1                    | data output port                           |
  +---------+----------------------------+------------------------------------------+--------------------------------------------+

* Parameter
  
  +------------------------+-----------------------------------------------+-------------------------------+
  |          Name          |     DESCRIPTION                               |            DEFAULT            |
  +------------------------+-----------------------------------------------+-------------------------------+ 
  |      S_above_vec_p     | select signal                                 |            4'b0000            |    
  +------------------------+-----------------------------------------------+-------------------------------+
  |      dot_bar_vec_p     | select signal                                 |            4'b0000            |        
  +------------------------+-----------------------------------------------+-------------------------------+
  |        B_vec_p         | select signal                                 |            4'b0000            |        
  +------------------------+-----------------------------------------------+-------------------------------+
  |       one_vec_p        | select signal                                 |            4'b0000            |        
  +------------------------+-----------------------------------------------+-------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_mul_comp42_rep.jpg

*************************
bsg_mul_booth_4_block_rep
*************************

* Overview

  This module combine vectors of results from blocks.

- Port
  
  +---------+----------------------------+------------------------------------------+--------------------------------------------+
  |  Type   |            NAME            |                   WIDTH                  |                 DESCRIPTION                |
  +---------+----------------------------+------------------------------------------+--------------------------------------------+
  |         |           SDN_i            |                    15                    | data input port                            |
  +         +----------------------------+------------------------------------------+--------------------------------------------+
  |  INPUT  |           cr_i             |                     1                    | data input port                            |
  +         +----------------------------+------------------------------------------+--------------------------------------------+
  |         |          y_vec_i           |                 8*blocks_p               | data input port                            |
  +---------+----------------------------+------------------------------------------+--------------------------------------------+
  |         |            cl_o            |                     1                    | data output port                           |
  +         +----------------------------+------------------------------------------+--------------------------------------------+
  |  OUTPUT |            c_o             |                 blocks_p                 | data output port                           |
  +         +----------------------------+------------------------------------------+--------------------------------------------+
  |         |            s_o             |                 blocks_p                 | data output port                           |
  +---------+----------------------------+------------------------------------------+--------------------------------------------+

* Parameter
  
  +------------------------+-----------------------------------------------+-------------------------------+
  |          Name          |     DESCRIPTION                               |            DEFAULT            |
  +------------------------+-----------------------------------------------+-------------------------------+ 
  |        blocks_p        | input and output data width                   |               1               |    
  +------------------------+-----------------------------------------------+-------------------------------+
  |      S_above_vec_p     | select signal                                 |               0               |    
  +------------------------+-----------------------------------------------+-------------------------------+
  |      dot_bar_vec_p     | select signal                                 |               0               |        
  +------------------------+-----------------------------------------------+-------------------------------+
  |        B_vec_p         | select signal                                 |               0               |        
  +------------------------+-----------------------------------------------+-------------------------------+
  |       one_vec_p        | select signal                                 |               0               |        
  +------------------------+-----------------------------------------------+-------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_mul_booth_4_block_rep.jpg


