

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_129_5'
================================================================
* Date:           Fri Jun 13 14:38:47 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.091 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      131|      131|  1.310 us|  1.310 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_129_5  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      57|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      57|    135|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U30  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln129_fu_393_p2     |         +|   0|  0|  15|           8|           1|
    |icmp_ln129_fu_387_p2    |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln40_fu_453_p2     |      icmp|   0|  0|  39|          32|           1|
    |select_ln132_fu_458_p3  |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  79|          50|          14|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|    8|         16|
    |i_fu_312                 |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_2_fu_316                        |   1|   0|   32|         31|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_predicate_pred124_state3       |   1|   0|    1|          0|
    |i_fu_312                          |   8|   0|    8|          0|
    |icmp_ln129_reg_488                |   1|   0|    1|          0|
    |trunc_ln129_1_reg_497             |   7|   0|    7|          0|
    |trunc_ln129_reg_492               |   2|   0|    2|          0|
    |x_2_reg_521                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  57|   0|   88|         31|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_129_5|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_129_5|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_129_5|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_129_5|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_129_5|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_129_5|  return value|
|layer2_activations_address0    |  out|    5|   ap_memory|                     layer2_activations|         array|
|layer2_activations_ce0         |  out|    1|   ap_memory|                     layer2_activations|         array|
|layer2_activations_q0          |   in|   32|   ap_memory|                     layer2_activations|         array|
|layer2_activations_4_address0  |  out|    5|   ap_memory|                   layer2_activations_4|         array|
|layer2_activations_4_ce0       |  out|    1|   ap_memory|                   layer2_activations_4|         array|
|layer2_activations_4_q0        |   in|   32|   ap_memory|                   layer2_activations_4|         array|
|layer2_activations_5_address0  |  out|    5|   ap_memory|                   layer2_activations_5|         array|
|layer2_activations_5_ce0       |  out|    1|   ap_memory|                   layer2_activations_5|         array|
|layer2_activations_5_q0        |   in|   32|   ap_memory|                   layer2_activations_5|         array|
|layer2_activations_6_address0  |  out|    5|   ap_memory|                   layer2_activations_6|         array|
|layer2_activations_6_ce0       |  out|    1|   ap_memory|                   layer2_activations_6|         array|
|layer2_activations_6_q0        |   in|   32|   ap_memory|                   layer2_activations_6|         array|
|a_2_out                        |  out|   32|      ap_vld|                                a_2_out|       pointer|
|a_2_out_ap_vld                 |  out|    1|      ap_vld|                                a_2_out|       pointer|
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+

