

================================================================
== Vivado HLS Report for 'softmax_latency_ap_fixed_ap_fixed_softmax_config0_s'
================================================================
* Date:           Sat Apr 23 08:39:50 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.691 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      5|        -|        -|     -|
|Expression           |        -|      -|        0|       68|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |       16|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|       83|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       16|      5|       83|       68|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+----------------------------------+-----------+
    |                Instance                |              Module              | Expression|
    +----------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_16s_16s_26_1_1_U1028  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U1029  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U1030  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U1031  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U1032  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    +----------------------------------------+----------------------------------+-----------+

    * Memory: 
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |invert_table4_U  |softmax_latency_ap_fixed_ap_fixed_sa_softmax_config0_s_incud  |        4|  0|   0|    0|  4096|   16|     1|        65536|
    |exp_table3_U     |softmax_latency_ap_fixed_ap_fixed_softmax_config0_s_exp_tdEe  |       12|  0|   0|    0|  4096|   16|     1|        65536|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                              |       16|  0|   0|    0|  8192|   32|     2|       131072|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_32_fu_227_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_33_fu_233_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_fu_221_p2        |     +    |      0|  0|  16|          16|          16|
    |exp_sum_V_fu_239_p2        |     +    |      0|  0|  16|          16|          16|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  68|          66|          67|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |exp_res_0_V_reg_414      |  16|   0|   16|          0|
    |exp_res_1_V_reg_419      |  16|   0|   16|          0|
    |exp_res_2_V_reg_424      |  16|   0|   16|          0|
    |exp_res_3_V_reg_429      |  16|   0|   16|          0|
    |exp_res_4_V_reg_434      |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  83|   0|   83|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config0> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config0> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config0> | return value |
|ap_done        | out |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config0> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config0> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config0> | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config0> | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config0> | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config0> | return value |
|ap_return_3    | out |   16| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config0> | return value |
|ap_return_4    | out |   16| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config0> | return value |
|data_0_V_read  |  in |   16|   ap_none  |                    data_0_V_read                   |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                    data_1_V_read                   |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                    data_2_V_read                   |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                    data_3_V_read                   |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  |                    data_4_V_read                   |    scalar    |
+---------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:273]   --->   Operation 4 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_3_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:273]   --->   Operation 5 'read' 'data_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:273]   --->   Operation 6 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_1_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:273]   --->   Operation 7 'read' 'data_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:273]   --->   Operation 8 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %data_0_V_read_1, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 9 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i12 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 10 'zext' 'zext_ln307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%exp_table3_addr = getelementptr [4096 x i16]* @exp_table3, i64 0, i64 %zext_ln307" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 11 'getelementptr' 'exp_table3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.15ns)   --->   "%exp_res_0_V = load i16* %exp_table3_addr, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 12 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_V_1 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %data_1_V_read_2, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 13 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln307_1 = zext i12 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 14 'zext' 'zext_ln307_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%exp_table3_addr_1 = getelementptr [4096 x i16]* @exp_table3, i64 0, i64 %zext_ln307_1" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 15 'getelementptr' 'exp_table3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.15ns)   --->   "%exp_res_1_V = load i16* %exp_table3_addr_1, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 16 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_V_2 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %data_2_V_read_1, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 17 'partselect' 'y_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln307_2 = zext i12 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 18 'zext' 'zext_ln307_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%exp_table3_addr_2 = getelementptr [4096 x i16]* @exp_table3, i64 0, i64 %zext_ln307_2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 19 'getelementptr' 'exp_table3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.15ns)   --->   "%exp_res_2_V = load i16* %exp_table3_addr_2, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 20 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_V_3 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %data_3_V_read_2, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 21 'partselect' 'y_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln307_3 = zext i12 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 22 'zext' 'zext_ln307_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%exp_table3_addr_3 = getelementptr [4096 x i16]* @exp_table3, i64 0, i64 %zext_ln307_3" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 23 'getelementptr' 'exp_table3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.15ns)   --->   "%exp_res_3_V = load i16* %exp_table3_addr_3, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 24 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_V_4 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %data_4_V_read_1, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 25 'partselect' 'y_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln307_4 = zext i12 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 26 'zext' 'zext_ln307_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%exp_table3_addr_4 = getelementptr [4096 x i16]* @exp_table3, i64 0, i64 %zext_ln307_4" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 27 'getelementptr' 'exp_table3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.15ns)   --->   "%exp_res_4_V = load i16* %exp_table3_addr_4, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 28 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>

State 2 <SV = 1> <Delay = 3.66>
ST_2 : Operation 29 [1/2] (1.15ns)   --->   "%exp_res_0_V = load i16* %exp_table3_addr, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 29 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_2 : Operation 30 [1/2] (1.15ns)   --->   "%exp_res_1_V = load i16* %exp_table3_addr_1, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 30 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_2 : Operation 31 [1/2] (1.15ns)   --->   "%exp_res_2_V = load i16* %exp_table3_addr_2, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 31 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_2 : Operation 32 [1/2] (1.15ns)   --->   "%exp_res_3_V = load i16* %exp_table3_addr_3, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 32 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_2 : Operation 33 [1/2] (1.15ns)   --->   "%exp_res_4_V = load i16* %exp_table3_addr_4, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 33 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i16 %exp_res_0_V, %exp_res_1_V" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation.h:315]   --->   Operation 34 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_32 = add i16 %exp_res_2_V, %exp_res_4_V" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation.h:315]   --->   Operation 35 'add' 'add_ln703_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_33 = add i16 %add_ln703_32, %exp_res_3_V" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation.h:315]   --->   Operation 36 'add' 'add_ln703_33' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i16 %add_ln703_33, %add_ln703" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation.h:315]   --->   Operation 37 'add' 'exp_sum_V' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%y_V_5 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %exp_sum_V, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:319]   --->   Operation 38 'partselect' 'y_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i12 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:319]   --->   Operation 39 'zext' 'zext_ln319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%invert_table4_addr = getelementptr [4096 x i16]* @invert_table4, i64 0, i64 %zext_ln319" [firmware/nnet_utils/nnet_activation.h:319]   --->   Operation 40 'getelementptr' 'invert_table4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.15ns)   --->   "%inv_exp_sum_V = load i16* %invert_table4_addr, align 2" [firmware/nnet_utils/nnet_activation.h:319]   --->   Operation 41 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_activation.h:275]   --->   Operation 42 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (1.15ns)   --->   "%inv_exp_sum_V = load i16* %invert_table4_addr, align 2" [firmware/nnet_utils/nnet_activation.h:319]   --->   Operation 43 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 44 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 45 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 46 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 47 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 48 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %sext_ln1116, %sext_ln1118_1" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 49 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 50 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %exp_res_2_V to i26" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 51 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %sext_ln1116, %sext_ln1118_2" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 52 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 53 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %exp_res_3_V to i26" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 54 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i26 %sext_ln1116, %sext_ln1118_3" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 55 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 56 'partselect' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %exp_res_4_V to i26" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 57 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %sext_ln1116, %sext_ln1118_4" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 58 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 59 'partselect' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 60 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 61 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 62 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 63 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 64 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16 } %mrv_4" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_V_read_1      (read         ) [ 0000]
data_3_V_read_2      (read         ) [ 0000]
data_2_V_read_1      (read         ) [ 0000]
data_1_V_read_2      (read         ) [ 0000]
data_0_V_read_1      (read         ) [ 0000]
y_V                  (partselect   ) [ 0000]
zext_ln307           (zext         ) [ 0000]
exp_table3_addr      (getelementptr) [ 0110]
y_V_1                (partselect   ) [ 0000]
zext_ln307_1         (zext         ) [ 0000]
exp_table3_addr_1    (getelementptr) [ 0110]
y_V_2                (partselect   ) [ 0000]
zext_ln307_2         (zext         ) [ 0000]
exp_table3_addr_2    (getelementptr) [ 0110]
y_V_3                (partselect   ) [ 0000]
zext_ln307_3         (zext         ) [ 0000]
exp_table3_addr_3    (getelementptr) [ 0110]
y_V_4                (partselect   ) [ 0000]
zext_ln307_4         (zext         ) [ 0000]
exp_table3_addr_4    (getelementptr) [ 0110]
exp_res_0_V          (load         ) [ 0101]
exp_res_1_V          (load         ) [ 0101]
exp_res_2_V          (load         ) [ 0101]
exp_res_3_V          (load         ) [ 0101]
exp_res_4_V          (load         ) [ 0101]
add_ln703            (add          ) [ 0000]
add_ln703_32         (add          ) [ 0000]
add_ln703_33         (add          ) [ 0000]
exp_sum_V            (add          ) [ 0000]
y_V_5                (partselect   ) [ 0000]
zext_ln319           (zext         ) [ 0000]
invert_table4_addr   (getelementptr) [ 0101]
specpipeline_ln275   (specpipeline ) [ 0000]
inv_exp_sum_V        (load         ) [ 0000]
sext_ln1116          (sext         ) [ 0000]
sext_ln1118          (sext         ) [ 0000]
mul_ln1118           (mul          ) [ 0000]
res_0_V_write_assign (partselect   ) [ 0000]
sext_ln1118_1        (sext         ) [ 0000]
mul_ln1118_1         (mul          ) [ 0000]
res_1_V_write_assign (partselect   ) [ 0000]
sext_ln1118_2        (sext         ) [ 0000]
mul_ln1118_2         (mul          ) [ 0000]
res_2_V_write_assign (partselect   ) [ 0000]
sext_ln1118_3        (sext         ) [ 0000]
mul_ln1118_3         (mul          ) [ 0000]
res_3_V_write_assign (partselect   ) [ 0000]
sext_ln1118_4        (sext         ) [ 0000]
mul_ln1118_4         (mul          ) [ 0000]
res_4_V_write_assign (partselect   ) [ 0000]
mrv                  (insertvalue  ) [ 0000]
mrv_1                (insertvalue  ) [ 0000]
mrv_2                (insertvalue  ) [ 0000]
mrv_3                (insertvalue  ) [ 0000]
mrv_4                (insertvalue  ) [ 0000]
ret_ln331            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_table3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table3"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invert_table4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="data_4_V_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="data_3_V_read_2_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="data_2_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="data_1_V_read_2_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_0_V_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="exp_table3_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="12" slack="0"/>
<pin id="76" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table3_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="16" slack="0"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="8" bw="12" slack="0"/>
<pin id="105" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="106" dir="0" index="10" bw="0" slack="0"/>
<pin id="116" dir="0" index="12" bw="12" slack="2147483647"/>
<pin id="117" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="16" bw="12" slack="2147483647"/>
<pin id="129" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="130" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="16" slack="0"/>
<pin id="95" dir="1" index="7" bw="16" slack="0"/>
<pin id="107" dir="1" index="11" bw="16" slack="0"/>
<pin id="119" dir="1" index="15" bw="16" slack="0"/>
<pin id="131" dir="1" index="19" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/1 exp_res_1_V/1 exp_res_2_V/1 exp_res_3_V/1 exp_res_4_V/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="exp_table3_addr_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="0"/>
<pin id="89" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table3_addr_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="exp_table3_addr_2_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="12" slack="0"/>
<pin id="101" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table3_addr_2/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="exp_table3_addr_3_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="12" slack="0"/>
<pin id="113" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table3_addr_3/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="exp_table3_addr_4_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="12" slack="0"/>
<pin id="125" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table3_addr_4/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="invert_table4_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="12" slack="0"/>
<pin id="137" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table4_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="y_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="5" slack="0"/>
<pin id="151" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln307_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="y_V_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="0" index="3" bw="5" slack="0"/>
<pin id="166" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln307_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="y_V_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="0" index="3" bw="5" slack="0"/>
<pin id="181" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln307_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307_2/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="y_V_3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="0" index="3" bw="5" slack="0"/>
<pin id="196" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_3/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln307_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="y_V_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="0" index="3" bw="5" slack="0"/>
<pin id="211" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_4/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln307_4_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307_4/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln703_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln703_32_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_32/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln703_33_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_33/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="exp_sum_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="y_V_5_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="0" index="3" bw="5" slack="0"/>
<pin id="250" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_5/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln319_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln319/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln1116_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln1118_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="1"/>
<pin id="266" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="res_0_V_write_assign_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="26" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="0" index="3" bw="6" slack="0"/>
<pin id="272" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln1118_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="1"/>
<pin id="278" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="res_1_V_write_assign_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="26" slack="0"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="0" index="3" bw="6" slack="0"/>
<pin id="284" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln1118_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="1"/>
<pin id="290" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="res_2_V_write_assign_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="26" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="0" index="3" bw="6" slack="0"/>
<pin id="296" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln1118_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="res_3_V_write_assign_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="26" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_3_V_write_assign/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sext_ln1118_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="1"/>
<pin id="314" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="res_4_V_write_assign_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="26" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_4_V_write_assign/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mrv_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="80" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="mrv_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="80" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="mrv_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="80" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mrv_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="80" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="mrv_4_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="80" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/3 "/>
</bind>
</comp>

<comp id="354" class="1007" name="mul_ln1118_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/3 "/>
</bind>
</comp>

<comp id="361" class="1007" name="mul_ln1118_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="0"/>
<pin id="364" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/3 "/>
</bind>
</comp>

<comp id="368" class="1007" name="mul_ln1118_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/3 "/>
</bind>
</comp>

<comp id="375" class="1007" name="mul_ln1118_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/3 "/>
</bind>
</comp>

<comp id="382" class="1007" name="mul_ln1118_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/3 "/>
</bind>
</comp>

<comp id="389" class="1005" name="exp_table3_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="1"/>
<pin id="391" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_table3_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="exp_table3_addr_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="1"/>
<pin id="396" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_table3_addr_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="exp_table3_addr_2_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="1"/>
<pin id="401" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_table3_addr_2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="exp_table3_addr_3_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="1"/>
<pin id="406" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_table3_addr_3 "/>
</bind>
</comp>

<comp id="409" class="1005" name="exp_table3_addr_4_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="1"/>
<pin id="411" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_table3_addr_4 "/>
</bind>
</comp>

<comp id="414" class="1005" name="exp_res_0_V_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="1"/>
<pin id="416" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="419" class="1005" name="exp_res_1_V_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="1"/>
<pin id="421" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="424" class="1005" name="exp_res_2_V_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="1"/>
<pin id="426" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="429" class="1005" name="exp_res_3_V_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="1"/>
<pin id="431" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_3_V "/>
</bind>
</comp>

<comp id="434" class="1005" name="exp_res_4_V_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="1"/>
<pin id="436" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_4_V "/>
</bind>
</comp>

<comp id="439" class="1005" name="invert_table4_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="12" slack="1"/>
<pin id="441" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="invert_table4_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="79" pin=5"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="79" pin=8"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="79" pin=10"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="66" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="146" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="60" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="174"><net_src comp="161" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="54" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="189"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="48" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="204"><net_src comp="191" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="42" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="225"><net_src comp="79" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="79" pin="7"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="79" pin="11"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="79" pin="19"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="79" pin="15"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="221" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="239" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="258"><net_src comp="245" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="263"><net_src comp="140" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="36" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="267" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="279" pin="4"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="291" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="303" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="315" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="260" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="264" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="354" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="365"><net_src comp="260" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="276" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="361" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="372"><net_src comp="260" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="288" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="368" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="379"><net_src comp="260" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="300" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="375" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="386"><net_src comp="260" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="312" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="382" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="392"><net_src comp="72" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="397"><net_src comp="85" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="402"><net_src comp="97" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="79" pin=5"/></net>

<net id="407"><net_src comp="109" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="79" pin=8"/></net>

<net id="412"><net_src comp="121" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="79" pin=10"/></net>

<net id="417"><net_src comp="79" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="422"><net_src comp="79" pin="7"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="427"><net_src comp="79" pin="11"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="432"><net_src comp="79" pin="15"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="437"><net_src comp="79" pin="19"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="442"><net_src comp="133" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="140" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_V_read | {}
	Port: data_1_V_read | {}
	Port: data_2_V_read | {}
	Port: data_3_V_read | {}
	Port: data_4_V_read | {}
	Port: exp_table3 | {}
	Port: invert_table4 | {}
 - Input state : 
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config0> : data_0_V_read | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config0> : data_1_V_read | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config0> : data_2_V_read | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config0> : data_3_V_read | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config0> : data_4_V_read | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config0> : exp_table3 | {1 2 }
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config0> : invert_table4 | {2 3 }
  - Chain level:
	State 1
		zext_ln307 : 1
		exp_table3_addr : 2
		exp_res_0_V : 3
		zext_ln307_1 : 1
		exp_table3_addr_1 : 2
		exp_res_1_V : 3
		zext_ln307_2 : 1
		exp_table3_addr_2 : 2
		exp_res_2_V : 3
		zext_ln307_3 : 1
		exp_table3_addr_3 : 2
		exp_res_3_V : 3
		zext_ln307_4 : 1
		exp_table3_addr_4 : 2
		exp_res_4_V : 3
	State 2
		add_ln703 : 1
		add_ln703_32 : 1
		add_ln703_33 : 2
		exp_sum_V : 3
		y_V_5 : 4
		zext_ln319 : 5
		invert_table4_addr : 6
		inv_exp_sum_V : 7
	State 3
		sext_ln1116 : 1
		mul_ln1118 : 2
		res_0_V_write_assign : 3
		mul_ln1118_1 : 2
		res_1_V_write_assign : 3
		mul_ln1118_2 : 2
		res_2_V_write_assign : 3
		mul_ln1118_3 : 2
		res_3_V_write_assign : 3
		mul_ln1118_4 : 2
		res_4_V_write_assign : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		ret_ln331 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln703_fu_221      |    0    |    0    |    16   |
|    add   |     add_ln703_32_fu_227     |    0    |    0    |    16   |
|          |     add_ln703_33_fu_233     |    0    |    0    |    16   |
|          |       exp_sum_V_fu_239      |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |      mul_ln1118_fu_354      |    1    |    0    |    0    |
|          |     mul_ln1118_1_fu_361     |    1    |    0    |    0    |
|    mul   |     mul_ln1118_2_fu_368     |    1    |    0    |    0    |
|          |     mul_ln1118_3_fu_375     |    1    |    0    |    0    |
|          |     mul_ln1118_4_fu_382     |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  data_4_V_read_1_read_fu_42 |    0    |    0    |    0    |
|          |  data_3_V_read_2_read_fu_48 |    0    |    0    |    0    |
|   read   |  data_2_V_read_1_read_fu_54 |    0    |    0    |    0    |
|          |  data_1_V_read_2_read_fu_60 |    0    |    0    |    0    |
|          |  data_0_V_read_1_read_fu_66 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          y_V_fu_146         |    0    |    0    |    0    |
|          |         y_V_1_fu_161        |    0    |    0    |    0    |
|          |         y_V_2_fu_176        |    0    |    0    |    0    |
|          |         y_V_3_fu_191        |    0    |    0    |    0    |
|          |         y_V_4_fu_206        |    0    |    0    |    0    |
|partselect|         y_V_5_fu_245        |    0    |    0    |    0    |
|          | res_0_V_write_assign_fu_267 |    0    |    0    |    0    |
|          | res_1_V_write_assign_fu_279 |    0    |    0    |    0    |
|          | res_2_V_write_assign_fu_291 |    0    |    0    |    0    |
|          | res_3_V_write_assign_fu_303 |    0    |    0    |    0    |
|          | res_4_V_write_assign_fu_315 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln307_fu_156      |    0    |    0    |    0    |
|          |     zext_ln307_1_fu_171     |    0    |    0    |    0    |
|   zext   |     zext_ln307_2_fu_186     |    0    |    0    |    0    |
|          |     zext_ln307_3_fu_201     |    0    |    0    |    0    |
|          |     zext_ln307_4_fu_216     |    0    |    0    |    0    |
|          |      zext_ln319_fu_255      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln1116_fu_260     |    0    |    0    |    0    |
|          |      sext_ln1118_fu_264     |    0    |    0    |    0    |
|   sext   |     sext_ln1118_1_fu_276    |    0    |    0    |    0    |
|          |     sext_ln1118_2_fu_288    |    0    |    0    |    0    |
|          |     sext_ln1118_3_fu_300    |    0    |    0    |    0    |
|          |     sext_ln1118_4_fu_312    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_324         |    0    |    0    |    0    |
|          |         mrv_1_fu_330        |    0    |    0    |    0    |
|insertvalue|         mrv_2_fu_336        |    0    |    0    |    0    |
|          |         mrv_3_fu_342        |    0    |    0    |    0    |
|          |         mrv_4_fu_348        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    exp_res_0_V_reg_414   |   16   |
|    exp_res_1_V_reg_419   |   16   |
|    exp_res_2_V_reg_424   |   16   |
|    exp_res_3_V_reg_429   |   16   |
|    exp_res_4_V_reg_434   |   16   |
| exp_table3_addr_1_reg_394|   12   |
| exp_table3_addr_2_reg_399|   12   |
| exp_table3_addr_3_reg_404|   12   |
| exp_table3_addr_4_reg_409|   12   |
|  exp_table3_addr_reg_389 |   12   |
|invert_table4_addr_reg_439|   12   |
+--------------------------+--------+
|           Total          |   152  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_79 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_79 |  p5  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_79 |  p8  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_79 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_140 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  3.618  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   64   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   54   |
|  Register |    -   |    -   |   152  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   152  |   118  |
+-----------+--------+--------+--------+--------+
