Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct  9 11:04:37 2024
| Host         : ES2172 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_aes_AES_IP_0_0'

1. Summary
----------

SUCCESS in the conversion of design_aes_AES_IP_0_0 (inpg.fr:user:AES_IP:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct  9 10:53:16 2024
| Host         : ES2172 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_aes_AES_IP_0_0'

1. Summary
----------

SUCCESS in the conversion of design_aes_AES_IP_0_0 (inpg.fr:user:AES_IP:1.0 (Rev. 2)) to Vivado generation flows.

