
High_boost_semb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004834  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  080048f4  080048f4  000058f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004998  08004998  00006070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004998  08004998  00006070  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004998  08004998  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004998  08004998  00005998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800499c  0800499c  0000599c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080049a0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001804  20000070  08004a10  00006070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001874  08004a10  00006874  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000872a  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000180c  00000000  00000000  0000e7c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f8  00000000  00000000  0000ffd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000552  00000000  00000000  000106c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001053f  00000000  00000000  00010c1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000097ea  00000000  00000000  00021159  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005ebd7  00000000  00000000  0002a943  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008951a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002090  00000000  00000000  00089560  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0008b5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080048dc 	.word	0x080048dc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080048dc 	.word	0x080048dc

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_fadd>:
 8000408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800040a:	024b      	lsls	r3, r1, #9
 800040c:	0a5a      	lsrs	r2, r3, #9
 800040e:	4694      	mov	ip, r2
 8000410:	004a      	lsls	r2, r1, #1
 8000412:	0fc9      	lsrs	r1, r1, #31
 8000414:	46ce      	mov	lr, r9
 8000416:	4647      	mov	r7, r8
 8000418:	4689      	mov	r9, r1
 800041a:	0045      	lsls	r5, r0, #1
 800041c:	0246      	lsls	r6, r0, #9
 800041e:	0e2d      	lsrs	r5, r5, #24
 8000420:	0e12      	lsrs	r2, r2, #24
 8000422:	b580      	push	{r7, lr}
 8000424:	0999      	lsrs	r1, r3, #6
 8000426:	0a77      	lsrs	r7, r6, #9
 8000428:	0fc4      	lsrs	r4, r0, #31
 800042a:	09b6      	lsrs	r6, r6, #6
 800042c:	1aab      	subs	r3, r5, r2
 800042e:	454c      	cmp	r4, r9
 8000430:	d020      	beq.n	8000474 <__aeabi_fadd+0x6c>
 8000432:	2b00      	cmp	r3, #0
 8000434:	dd0c      	ble.n	8000450 <__aeabi_fadd+0x48>
 8000436:	2a00      	cmp	r2, #0
 8000438:	d134      	bne.n	80004a4 <__aeabi_fadd+0x9c>
 800043a:	2900      	cmp	r1, #0
 800043c:	d02a      	beq.n	8000494 <__aeabi_fadd+0x8c>
 800043e:	1e5a      	subs	r2, r3, #1
 8000440:	2b01      	cmp	r3, #1
 8000442:	d100      	bne.n	8000446 <__aeabi_fadd+0x3e>
 8000444:	e08f      	b.n	8000566 <__aeabi_fadd+0x15e>
 8000446:	2bff      	cmp	r3, #255	@ 0xff
 8000448:	d100      	bne.n	800044c <__aeabi_fadd+0x44>
 800044a:	e0cd      	b.n	80005e8 <__aeabi_fadd+0x1e0>
 800044c:	0013      	movs	r3, r2
 800044e:	e02f      	b.n	80004b0 <__aeabi_fadd+0xa8>
 8000450:	2b00      	cmp	r3, #0
 8000452:	d060      	beq.n	8000516 <__aeabi_fadd+0x10e>
 8000454:	1b53      	subs	r3, r2, r5
 8000456:	2d00      	cmp	r5, #0
 8000458:	d000      	beq.n	800045c <__aeabi_fadd+0x54>
 800045a:	e0ee      	b.n	800063a <__aeabi_fadd+0x232>
 800045c:	2e00      	cmp	r6, #0
 800045e:	d100      	bne.n	8000462 <__aeabi_fadd+0x5a>
 8000460:	e13e      	b.n	80006e0 <__aeabi_fadd+0x2d8>
 8000462:	1e5c      	subs	r4, r3, #1
 8000464:	2b01      	cmp	r3, #1
 8000466:	d100      	bne.n	800046a <__aeabi_fadd+0x62>
 8000468:	e16b      	b.n	8000742 <__aeabi_fadd+0x33a>
 800046a:	2bff      	cmp	r3, #255	@ 0xff
 800046c:	d100      	bne.n	8000470 <__aeabi_fadd+0x68>
 800046e:	e0b9      	b.n	80005e4 <__aeabi_fadd+0x1dc>
 8000470:	0023      	movs	r3, r4
 8000472:	e0e7      	b.n	8000644 <__aeabi_fadd+0x23c>
 8000474:	2b00      	cmp	r3, #0
 8000476:	dc00      	bgt.n	800047a <__aeabi_fadd+0x72>
 8000478:	e0a4      	b.n	80005c4 <__aeabi_fadd+0x1bc>
 800047a:	2a00      	cmp	r2, #0
 800047c:	d069      	beq.n	8000552 <__aeabi_fadd+0x14a>
 800047e:	2dff      	cmp	r5, #255	@ 0xff
 8000480:	d100      	bne.n	8000484 <__aeabi_fadd+0x7c>
 8000482:	e0b1      	b.n	80005e8 <__aeabi_fadd+0x1e0>
 8000484:	2280      	movs	r2, #128	@ 0x80
 8000486:	04d2      	lsls	r2, r2, #19
 8000488:	4311      	orrs	r1, r2
 800048a:	2b1b      	cmp	r3, #27
 800048c:	dc00      	bgt.n	8000490 <__aeabi_fadd+0x88>
 800048e:	e0e9      	b.n	8000664 <__aeabi_fadd+0x25c>
 8000490:	002b      	movs	r3, r5
 8000492:	3605      	adds	r6, #5
 8000494:	08f7      	lsrs	r7, r6, #3
 8000496:	2bff      	cmp	r3, #255	@ 0xff
 8000498:	d100      	bne.n	800049c <__aeabi_fadd+0x94>
 800049a:	e0a5      	b.n	80005e8 <__aeabi_fadd+0x1e0>
 800049c:	027a      	lsls	r2, r7, #9
 800049e:	0a52      	lsrs	r2, r2, #9
 80004a0:	b2d8      	uxtb	r0, r3
 80004a2:	e030      	b.n	8000506 <__aeabi_fadd+0xfe>
 80004a4:	2dff      	cmp	r5, #255	@ 0xff
 80004a6:	d100      	bne.n	80004aa <__aeabi_fadd+0xa2>
 80004a8:	e09e      	b.n	80005e8 <__aeabi_fadd+0x1e0>
 80004aa:	2280      	movs	r2, #128	@ 0x80
 80004ac:	04d2      	lsls	r2, r2, #19
 80004ae:	4311      	orrs	r1, r2
 80004b0:	2001      	movs	r0, #1
 80004b2:	2b1b      	cmp	r3, #27
 80004b4:	dc08      	bgt.n	80004c8 <__aeabi_fadd+0xc0>
 80004b6:	0008      	movs	r0, r1
 80004b8:	2220      	movs	r2, #32
 80004ba:	40d8      	lsrs	r0, r3
 80004bc:	1ad3      	subs	r3, r2, r3
 80004be:	4099      	lsls	r1, r3
 80004c0:	000b      	movs	r3, r1
 80004c2:	1e5a      	subs	r2, r3, #1
 80004c4:	4193      	sbcs	r3, r2
 80004c6:	4318      	orrs	r0, r3
 80004c8:	1a36      	subs	r6, r6, r0
 80004ca:	0173      	lsls	r3, r6, #5
 80004cc:	d400      	bmi.n	80004d0 <__aeabi_fadd+0xc8>
 80004ce:	e071      	b.n	80005b4 <__aeabi_fadd+0x1ac>
 80004d0:	01b6      	lsls	r6, r6, #6
 80004d2:	09b7      	lsrs	r7, r6, #6
 80004d4:	0038      	movs	r0, r7
 80004d6:	f000 fdb7 	bl	8001048 <__clzsi2>
 80004da:	003b      	movs	r3, r7
 80004dc:	3805      	subs	r0, #5
 80004de:	4083      	lsls	r3, r0
 80004e0:	4285      	cmp	r5, r0
 80004e2:	dd4d      	ble.n	8000580 <__aeabi_fadd+0x178>
 80004e4:	4eb4      	ldr	r6, [pc, #720]	@ (80007b8 <__aeabi_fadd+0x3b0>)
 80004e6:	1a2d      	subs	r5, r5, r0
 80004e8:	401e      	ands	r6, r3
 80004ea:	075a      	lsls	r2, r3, #29
 80004ec:	d068      	beq.n	80005c0 <__aeabi_fadd+0x1b8>
 80004ee:	220f      	movs	r2, #15
 80004f0:	4013      	ands	r3, r2
 80004f2:	2b04      	cmp	r3, #4
 80004f4:	d064      	beq.n	80005c0 <__aeabi_fadd+0x1b8>
 80004f6:	3604      	adds	r6, #4
 80004f8:	0173      	lsls	r3, r6, #5
 80004fa:	d561      	bpl.n	80005c0 <__aeabi_fadd+0x1b8>
 80004fc:	1c68      	adds	r0, r5, #1
 80004fe:	2dfe      	cmp	r5, #254	@ 0xfe
 8000500:	d154      	bne.n	80005ac <__aeabi_fadd+0x1a4>
 8000502:	20ff      	movs	r0, #255	@ 0xff
 8000504:	2200      	movs	r2, #0
 8000506:	05c0      	lsls	r0, r0, #23
 8000508:	4310      	orrs	r0, r2
 800050a:	07e4      	lsls	r4, r4, #31
 800050c:	4320      	orrs	r0, r4
 800050e:	bcc0      	pop	{r6, r7}
 8000510:	46b9      	mov	r9, r7
 8000512:	46b0      	mov	r8, r6
 8000514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000516:	22fe      	movs	r2, #254	@ 0xfe
 8000518:	4690      	mov	r8, r2
 800051a:	1c68      	adds	r0, r5, #1
 800051c:	0002      	movs	r2, r0
 800051e:	4640      	mov	r0, r8
 8000520:	4210      	tst	r0, r2
 8000522:	d16b      	bne.n	80005fc <__aeabi_fadd+0x1f4>
 8000524:	2d00      	cmp	r5, #0
 8000526:	d000      	beq.n	800052a <__aeabi_fadd+0x122>
 8000528:	e0dd      	b.n	80006e6 <__aeabi_fadd+0x2de>
 800052a:	2e00      	cmp	r6, #0
 800052c:	d100      	bne.n	8000530 <__aeabi_fadd+0x128>
 800052e:	e102      	b.n	8000736 <__aeabi_fadd+0x32e>
 8000530:	2900      	cmp	r1, #0
 8000532:	d0b3      	beq.n	800049c <__aeabi_fadd+0x94>
 8000534:	2280      	movs	r2, #128	@ 0x80
 8000536:	1a77      	subs	r7, r6, r1
 8000538:	04d2      	lsls	r2, r2, #19
 800053a:	4217      	tst	r7, r2
 800053c:	d100      	bne.n	8000540 <__aeabi_fadd+0x138>
 800053e:	e136      	b.n	80007ae <__aeabi_fadd+0x3a6>
 8000540:	464c      	mov	r4, r9
 8000542:	1b8e      	subs	r6, r1, r6
 8000544:	d061      	beq.n	800060a <__aeabi_fadd+0x202>
 8000546:	2001      	movs	r0, #1
 8000548:	4216      	tst	r6, r2
 800054a:	d130      	bne.n	80005ae <__aeabi_fadd+0x1a6>
 800054c:	2300      	movs	r3, #0
 800054e:	08f7      	lsrs	r7, r6, #3
 8000550:	e7a4      	b.n	800049c <__aeabi_fadd+0x94>
 8000552:	2900      	cmp	r1, #0
 8000554:	d09e      	beq.n	8000494 <__aeabi_fadd+0x8c>
 8000556:	1e5a      	subs	r2, r3, #1
 8000558:	2b01      	cmp	r3, #1
 800055a:	d100      	bne.n	800055e <__aeabi_fadd+0x156>
 800055c:	e0ca      	b.n	80006f4 <__aeabi_fadd+0x2ec>
 800055e:	2bff      	cmp	r3, #255	@ 0xff
 8000560:	d042      	beq.n	80005e8 <__aeabi_fadd+0x1e0>
 8000562:	0013      	movs	r3, r2
 8000564:	e791      	b.n	800048a <__aeabi_fadd+0x82>
 8000566:	1a71      	subs	r1, r6, r1
 8000568:	014b      	lsls	r3, r1, #5
 800056a:	d400      	bmi.n	800056e <__aeabi_fadd+0x166>
 800056c:	e0d1      	b.n	8000712 <__aeabi_fadd+0x30a>
 800056e:	018f      	lsls	r7, r1, #6
 8000570:	09bf      	lsrs	r7, r7, #6
 8000572:	0038      	movs	r0, r7
 8000574:	f000 fd68 	bl	8001048 <__clzsi2>
 8000578:	003b      	movs	r3, r7
 800057a:	3805      	subs	r0, #5
 800057c:	4083      	lsls	r3, r0
 800057e:	2501      	movs	r5, #1
 8000580:	2220      	movs	r2, #32
 8000582:	1b40      	subs	r0, r0, r5
 8000584:	3001      	adds	r0, #1
 8000586:	1a12      	subs	r2, r2, r0
 8000588:	001e      	movs	r6, r3
 800058a:	4093      	lsls	r3, r2
 800058c:	40c6      	lsrs	r6, r0
 800058e:	1e5a      	subs	r2, r3, #1
 8000590:	4193      	sbcs	r3, r2
 8000592:	431e      	orrs	r6, r3
 8000594:	d039      	beq.n	800060a <__aeabi_fadd+0x202>
 8000596:	0773      	lsls	r3, r6, #29
 8000598:	d100      	bne.n	800059c <__aeabi_fadd+0x194>
 800059a:	e11b      	b.n	80007d4 <__aeabi_fadd+0x3cc>
 800059c:	230f      	movs	r3, #15
 800059e:	2500      	movs	r5, #0
 80005a0:	4033      	ands	r3, r6
 80005a2:	2b04      	cmp	r3, #4
 80005a4:	d1a7      	bne.n	80004f6 <__aeabi_fadd+0xee>
 80005a6:	2001      	movs	r0, #1
 80005a8:	0172      	lsls	r2, r6, #5
 80005aa:	d57c      	bpl.n	80006a6 <__aeabi_fadd+0x29e>
 80005ac:	b2c0      	uxtb	r0, r0
 80005ae:	01b2      	lsls	r2, r6, #6
 80005b0:	0a52      	lsrs	r2, r2, #9
 80005b2:	e7a8      	b.n	8000506 <__aeabi_fadd+0xfe>
 80005b4:	0773      	lsls	r3, r6, #29
 80005b6:	d003      	beq.n	80005c0 <__aeabi_fadd+0x1b8>
 80005b8:	230f      	movs	r3, #15
 80005ba:	4033      	ands	r3, r6
 80005bc:	2b04      	cmp	r3, #4
 80005be:	d19a      	bne.n	80004f6 <__aeabi_fadd+0xee>
 80005c0:	002b      	movs	r3, r5
 80005c2:	e767      	b.n	8000494 <__aeabi_fadd+0x8c>
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d023      	beq.n	8000610 <__aeabi_fadd+0x208>
 80005c8:	1b53      	subs	r3, r2, r5
 80005ca:	2d00      	cmp	r5, #0
 80005cc:	d17b      	bne.n	80006c6 <__aeabi_fadd+0x2be>
 80005ce:	2e00      	cmp	r6, #0
 80005d0:	d100      	bne.n	80005d4 <__aeabi_fadd+0x1cc>
 80005d2:	e086      	b.n	80006e2 <__aeabi_fadd+0x2da>
 80005d4:	1e5d      	subs	r5, r3, #1
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d100      	bne.n	80005dc <__aeabi_fadd+0x1d4>
 80005da:	e08b      	b.n	80006f4 <__aeabi_fadd+0x2ec>
 80005dc:	2bff      	cmp	r3, #255	@ 0xff
 80005de:	d002      	beq.n	80005e6 <__aeabi_fadd+0x1de>
 80005e0:	002b      	movs	r3, r5
 80005e2:	e075      	b.n	80006d0 <__aeabi_fadd+0x2c8>
 80005e4:	464c      	mov	r4, r9
 80005e6:	4667      	mov	r7, ip
 80005e8:	2f00      	cmp	r7, #0
 80005ea:	d100      	bne.n	80005ee <__aeabi_fadd+0x1e6>
 80005ec:	e789      	b.n	8000502 <__aeabi_fadd+0xfa>
 80005ee:	2280      	movs	r2, #128	@ 0x80
 80005f0:	03d2      	lsls	r2, r2, #15
 80005f2:	433a      	orrs	r2, r7
 80005f4:	0252      	lsls	r2, r2, #9
 80005f6:	20ff      	movs	r0, #255	@ 0xff
 80005f8:	0a52      	lsrs	r2, r2, #9
 80005fa:	e784      	b.n	8000506 <__aeabi_fadd+0xfe>
 80005fc:	1a77      	subs	r7, r6, r1
 80005fe:	017b      	lsls	r3, r7, #5
 8000600:	d46b      	bmi.n	80006da <__aeabi_fadd+0x2d2>
 8000602:	2f00      	cmp	r7, #0
 8000604:	d000      	beq.n	8000608 <__aeabi_fadd+0x200>
 8000606:	e765      	b.n	80004d4 <__aeabi_fadd+0xcc>
 8000608:	2400      	movs	r4, #0
 800060a:	2000      	movs	r0, #0
 800060c:	2200      	movs	r2, #0
 800060e:	e77a      	b.n	8000506 <__aeabi_fadd+0xfe>
 8000610:	22fe      	movs	r2, #254	@ 0xfe
 8000612:	1c6b      	adds	r3, r5, #1
 8000614:	421a      	tst	r2, r3
 8000616:	d149      	bne.n	80006ac <__aeabi_fadd+0x2a4>
 8000618:	2d00      	cmp	r5, #0
 800061a:	d000      	beq.n	800061e <__aeabi_fadd+0x216>
 800061c:	e09f      	b.n	800075e <__aeabi_fadd+0x356>
 800061e:	2e00      	cmp	r6, #0
 8000620:	d100      	bne.n	8000624 <__aeabi_fadd+0x21c>
 8000622:	e0ba      	b.n	800079a <__aeabi_fadd+0x392>
 8000624:	2900      	cmp	r1, #0
 8000626:	d100      	bne.n	800062a <__aeabi_fadd+0x222>
 8000628:	e0cf      	b.n	80007ca <__aeabi_fadd+0x3c2>
 800062a:	1872      	adds	r2, r6, r1
 800062c:	0153      	lsls	r3, r2, #5
 800062e:	d400      	bmi.n	8000632 <__aeabi_fadd+0x22a>
 8000630:	e0cd      	b.n	80007ce <__aeabi_fadd+0x3c6>
 8000632:	0192      	lsls	r2, r2, #6
 8000634:	2001      	movs	r0, #1
 8000636:	0a52      	lsrs	r2, r2, #9
 8000638:	e765      	b.n	8000506 <__aeabi_fadd+0xfe>
 800063a:	2aff      	cmp	r2, #255	@ 0xff
 800063c:	d0d2      	beq.n	80005e4 <__aeabi_fadd+0x1dc>
 800063e:	2080      	movs	r0, #128	@ 0x80
 8000640:	04c0      	lsls	r0, r0, #19
 8000642:	4306      	orrs	r6, r0
 8000644:	2001      	movs	r0, #1
 8000646:	2b1b      	cmp	r3, #27
 8000648:	dc08      	bgt.n	800065c <__aeabi_fadd+0x254>
 800064a:	0030      	movs	r0, r6
 800064c:	2420      	movs	r4, #32
 800064e:	40d8      	lsrs	r0, r3
 8000650:	1ae3      	subs	r3, r4, r3
 8000652:	409e      	lsls	r6, r3
 8000654:	0033      	movs	r3, r6
 8000656:	1e5c      	subs	r4, r3, #1
 8000658:	41a3      	sbcs	r3, r4
 800065a:	4318      	orrs	r0, r3
 800065c:	464c      	mov	r4, r9
 800065e:	0015      	movs	r5, r2
 8000660:	1a0e      	subs	r6, r1, r0
 8000662:	e732      	b.n	80004ca <__aeabi_fadd+0xc2>
 8000664:	0008      	movs	r0, r1
 8000666:	2220      	movs	r2, #32
 8000668:	40d8      	lsrs	r0, r3
 800066a:	1ad3      	subs	r3, r2, r3
 800066c:	4099      	lsls	r1, r3
 800066e:	000b      	movs	r3, r1
 8000670:	1e5a      	subs	r2, r3, #1
 8000672:	4193      	sbcs	r3, r2
 8000674:	4303      	orrs	r3, r0
 8000676:	18f6      	adds	r6, r6, r3
 8000678:	0173      	lsls	r3, r6, #5
 800067a:	d59b      	bpl.n	80005b4 <__aeabi_fadd+0x1ac>
 800067c:	3501      	adds	r5, #1
 800067e:	2dff      	cmp	r5, #255	@ 0xff
 8000680:	d100      	bne.n	8000684 <__aeabi_fadd+0x27c>
 8000682:	e73e      	b.n	8000502 <__aeabi_fadd+0xfa>
 8000684:	2301      	movs	r3, #1
 8000686:	494d      	ldr	r1, [pc, #308]	@ (80007bc <__aeabi_fadd+0x3b4>)
 8000688:	0872      	lsrs	r2, r6, #1
 800068a:	4033      	ands	r3, r6
 800068c:	400a      	ands	r2, r1
 800068e:	431a      	orrs	r2, r3
 8000690:	0016      	movs	r6, r2
 8000692:	0753      	lsls	r3, r2, #29
 8000694:	d004      	beq.n	80006a0 <__aeabi_fadd+0x298>
 8000696:	230f      	movs	r3, #15
 8000698:	4013      	ands	r3, r2
 800069a:	2b04      	cmp	r3, #4
 800069c:	d000      	beq.n	80006a0 <__aeabi_fadd+0x298>
 800069e:	e72a      	b.n	80004f6 <__aeabi_fadd+0xee>
 80006a0:	0173      	lsls	r3, r6, #5
 80006a2:	d500      	bpl.n	80006a6 <__aeabi_fadd+0x29e>
 80006a4:	e72a      	b.n	80004fc <__aeabi_fadd+0xf4>
 80006a6:	002b      	movs	r3, r5
 80006a8:	08f7      	lsrs	r7, r6, #3
 80006aa:	e6f7      	b.n	800049c <__aeabi_fadd+0x94>
 80006ac:	2bff      	cmp	r3, #255	@ 0xff
 80006ae:	d100      	bne.n	80006b2 <__aeabi_fadd+0x2aa>
 80006b0:	e727      	b.n	8000502 <__aeabi_fadd+0xfa>
 80006b2:	1871      	adds	r1, r6, r1
 80006b4:	0849      	lsrs	r1, r1, #1
 80006b6:	074a      	lsls	r2, r1, #29
 80006b8:	d02f      	beq.n	800071a <__aeabi_fadd+0x312>
 80006ba:	220f      	movs	r2, #15
 80006bc:	400a      	ands	r2, r1
 80006be:	2a04      	cmp	r2, #4
 80006c0:	d02b      	beq.n	800071a <__aeabi_fadd+0x312>
 80006c2:	1d0e      	adds	r6, r1, #4
 80006c4:	e6e6      	b.n	8000494 <__aeabi_fadd+0x8c>
 80006c6:	2aff      	cmp	r2, #255	@ 0xff
 80006c8:	d08d      	beq.n	80005e6 <__aeabi_fadd+0x1de>
 80006ca:	2080      	movs	r0, #128	@ 0x80
 80006cc:	04c0      	lsls	r0, r0, #19
 80006ce:	4306      	orrs	r6, r0
 80006d0:	2b1b      	cmp	r3, #27
 80006d2:	dd24      	ble.n	800071e <__aeabi_fadd+0x316>
 80006d4:	0013      	movs	r3, r2
 80006d6:	1d4e      	adds	r6, r1, #5
 80006d8:	e6dc      	b.n	8000494 <__aeabi_fadd+0x8c>
 80006da:	464c      	mov	r4, r9
 80006dc:	1b8f      	subs	r7, r1, r6
 80006de:	e6f9      	b.n	80004d4 <__aeabi_fadd+0xcc>
 80006e0:	464c      	mov	r4, r9
 80006e2:	000e      	movs	r6, r1
 80006e4:	e6d6      	b.n	8000494 <__aeabi_fadd+0x8c>
 80006e6:	2e00      	cmp	r6, #0
 80006e8:	d149      	bne.n	800077e <__aeabi_fadd+0x376>
 80006ea:	2900      	cmp	r1, #0
 80006ec:	d068      	beq.n	80007c0 <__aeabi_fadd+0x3b8>
 80006ee:	4667      	mov	r7, ip
 80006f0:	464c      	mov	r4, r9
 80006f2:	e77c      	b.n	80005ee <__aeabi_fadd+0x1e6>
 80006f4:	1870      	adds	r0, r6, r1
 80006f6:	0143      	lsls	r3, r0, #5
 80006f8:	d574      	bpl.n	80007e4 <__aeabi_fadd+0x3dc>
 80006fa:	4930      	ldr	r1, [pc, #192]	@ (80007bc <__aeabi_fadd+0x3b4>)
 80006fc:	0840      	lsrs	r0, r0, #1
 80006fe:	4001      	ands	r1, r0
 8000700:	0743      	lsls	r3, r0, #29
 8000702:	d009      	beq.n	8000718 <__aeabi_fadd+0x310>
 8000704:	230f      	movs	r3, #15
 8000706:	4003      	ands	r3, r0
 8000708:	2b04      	cmp	r3, #4
 800070a:	d005      	beq.n	8000718 <__aeabi_fadd+0x310>
 800070c:	2302      	movs	r3, #2
 800070e:	1d0e      	adds	r6, r1, #4
 8000710:	e6c0      	b.n	8000494 <__aeabi_fadd+0x8c>
 8000712:	2301      	movs	r3, #1
 8000714:	08cf      	lsrs	r7, r1, #3
 8000716:	e6c1      	b.n	800049c <__aeabi_fadd+0x94>
 8000718:	2302      	movs	r3, #2
 800071a:	08cf      	lsrs	r7, r1, #3
 800071c:	e6be      	b.n	800049c <__aeabi_fadd+0x94>
 800071e:	2520      	movs	r5, #32
 8000720:	0030      	movs	r0, r6
 8000722:	40d8      	lsrs	r0, r3
 8000724:	1aeb      	subs	r3, r5, r3
 8000726:	409e      	lsls	r6, r3
 8000728:	0033      	movs	r3, r6
 800072a:	1e5d      	subs	r5, r3, #1
 800072c:	41ab      	sbcs	r3, r5
 800072e:	4303      	orrs	r3, r0
 8000730:	0015      	movs	r5, r2
 8000732:	185e      	adds	r6, r3, r1
 8000734:	e7a0      	b.n	8000678 <__aeabi_fadd+0x270>
 8000736:	2900      	cmp	r1, #0
 8000738:	d100      	bne.n	800073c <__aeabi_fadd+0x334>
 800073a:	e765      	b.n	8000608 <__aeabi_fadd+0x200>
 800073c:	464c      	mov	r4, r9
 800073e:	4667      	mov	r7, ip
 8000740:	e6ac      	b.n	800049c <__aeabi_fadd+0x94>
 8000742:	1b8f      	subs	r7, r1, r6
 8000744:	017b      	lsls	r3, r7, #5
 8000746:	d52e      	bpl.n	80007a6 <__aeabi_fadd+0x39e>
 8000748:	01bf      	lsls	r7, r7, #6
 800074a:	09bf      	lsrs	r7, r7, #6
 800074c:	0038      	movs	r0, r7
 800074e:	f000 fc7b 	bl	8001048 <__clzsi2>
 8000752:	003b      	movs	r3, r7
 8000754:	3805      	subs	r0, #5
 8000756:	4083      	lsls	r3, r0
 8000758:	464c      	mov	r4, r9
 800075a:	3501      	adds	r5, #1
 800075c:	e710      	b.n	8000580 <__aeabi_fadd+0x178>
 800075e:	2e00      	cmp	r6, #0
 8000760:	d100      	bne.n	8000764 <__aeabi_fadd+0x35c>
 8000762:	e740      	b.n	80005e6 <__aeabi_fadd+0x1de>
 8000764:	2900      	cmp	r1, #0
 8000766:	d100      	bne.n	800076a <__aeabi_fadd+0x362>
 8000768:	e741      	b.n	80005ee <__aeabi_fadd+0x1e6>
 800076a:	2380      	movs	r3, #128	@ 0x80
 800076c:	03db      	lsls	r3, r3, #15
 800076e:	429f      	cmp	r7, r3
 8000770:	d200      	bcs.n	8000774 <__aeabi_fadd+0x36c>
 8000772:	e73c      	b.n	80005ee <__aeabi_fadd+0x1e6>
 8000774:	459c      	cmp	ip, r3
 8000776:	d300      	bcc.n	800077a <__aeabi_fadd+0x372>
 8000778:	e739      	b.n	80005ee <__aeabi_fadd+0x1e6>
 800077a:	4667      	mov	r7, ip
 800077c:	e737      	b.n	80005ee <__aeabi_fadd+0x1e6>
 800077e:	2900      	cmp	r1, #0
 8000780:	d100      	bne.n	8000784 <__aeabi_fadd+0x37c>
 8000782:	e734      	b.n	80005ee <__aeabi_fadd+0x1e6>
 8000784:	2380      	movs	r3, #128	@ 0x80
 8000786:	03db      	lsls	r3, r3, #15
 8000788:	429f      	cmp	r7, r3
 800078a:	d200      	bcs.n	800078e <__aeabi_fadd+0x386>
 800078c:	e72f      	b.n	80005ee <__aeabi_fadd+0x1e6>
 800078e:	459c      	cmp	ip, r3
 8000790:	d300      	bcc.n	8000794 <__aeabi_fadd+0x38c>
 8000792:	e72c      	b.n	80005ee <__aeabi_fadd+0x1e6>
 8000794:	464c      	mov	r4, r9
 8000796:	4667      	mov	r7, ip
 8000798:	e729      	b.n	80005ee <__aeabi_fadd+0x1e6>
 800079a:	2900      	cmp	r1, #0
 800079c:	d100      	bne.n	80007a0 <__aeabi_fadd+0x398>
 800079e:	e734      	b.n	800060a <__aeabi_fadd+0x202>
 80007a0:	2300      	movs	r3, #0
 80007a2:	08cf      	lsrs	r7, r1, #3
 80007a4:	e67a      	b.n	800049c <__aeabi_fadd+0x94>
 80007a6:	464c      	mov	r4, r9
 80007a8:	2301      	movs	r3, #1
 80007aa:	08ff      	lsrs	r7, r7, #3
 80007ac:	e676      	b.n	800049c <__aeabi_fadd+0x94>
 80007ae:	2f00      	cmp	r7, #0
 80007b0:	d100      	bne.n	80007b4 <__aeabi_fadd+0x3ac>
 80007b2:	e729      	b.n	8000608 <__aeabi_fadd+0x200>
 80007b4:	08ff      	lsrs	r7, r7, #3
 80007b6:	e671      	b.n	800049c <__aeabi_fadd+0x94>
 80007b8:	fbffffff 	.word	0xfbffffff
 80007bc:	7dffffff 	.word	0x7dffffff
 80007c0:	2280      	movs	r2, #128	@ 0x80
 80007c2:	2400      	movs	r4, #0
 80007c4:	20ff      	movs	r0, #255	@ 0xff
 80007c6:	03d2      	lsls	r2, r2, #15
 80007c8:	e69d      	b.n	8000506 <__aeabi_fadd+0xfe>
 80007ca:	2300      	movs	r3, #0
 80007cc:	e666      	b.n	800049c <__aeabi_fadd+0x94>
 80007ce:	2300      	movs	r3, #0
 80007d0:	08d7      	lsrs	r7, r2, #3
 80007d2:	e663      	b.n	800049c <__aeabi_fadd+0x94>
 80007d4:	2001      	movs	r0, #1
 80007d6:	0172      	lsls	r2, r6, #5
 80007d8:	d500      	bpl.n	80007dc <__aeabi_fadd+0x3d4>
 80007da:	e6e7      	b.n	80005ac <__aeabi_fadd+0x1a4>
 80007dc:	0031      	movs	r1, r6
 80007de:	2300      	movs	r3, #0
 80007e0:	08cf      	lsrs	r7, r1, #3
 80007e2:	e65b      	b.n	800049c <__aeabi_fadd+0x94>
 80007e4:	2301      	movs	r3, #1
 80007e6:	08c7      	lsrs	r7, r0, #3
 80007e8:	e658      	b.n	800049c <__aeabi_fadd+0x94>
 80007ea:	46c0      	nop			@ (mov r8, r8)

080007ec <__aeabi_fmul>:
 80007ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ee:	464f      	mov	r7, r9
 80007f0:	4646      	mov	r6, r8
 80007f2:	46d6      	mov	lr, sl
 80007f4:	0044      	lsls	r4, r0, #1
 80007f6:	b5c0      	push	{r6, r7, lr}
 80007f8:	0246      	lsls	r6, r0, #9
 80007fa:	1c0f      	adds	r7, r1, #0
 80007fc:	0a76      	lsrs	r6, r6, #9
 80007fe:	0e24      	lsrs	r4, r4, #24
 8000800:	0fc5      	lsrs	r5, r0, #31
 8000802:	2c00      	cmp	r4, #0
 8000804:	d100      	bne.n	8000808 <__aeabi_fmul+0x1c>
 8000806:	e0da      	b.n	80009be <__aeabi_fmul+0x1d2>
 8000808:	2cff      	cmp	r4, #255	@ 0xff
 800080a:	d074      	beq.n	80008f6 <__aeabi_fmul+0x10a>
 800080c:	2380      	movs	r3, #128	@ 0x80
 800080e:	00f6      	lsls	r6, r6, #3
 8000810:	04db      	lsls	r3, r3, #19
 8000812:	431e      	orrs	r6, r3
 8000814:	2300      	movs	r3, #0
 8000816:	4699      	mov	r9, r3
 8000818:	469a      	mov	sl, r3
 800081a:	3c7f      	subs	r4, #127	@ 0x7f
 800081c:	027b      	lsls	r3, r7, #9
 800081e:	0a5b      	lsrs	r3, r3, #9
 8000820:	4698      	mov	r8, r3
 8000822:	007b      	lsls	r3, r7, #1
 8000824:	0e1b      	lsrs	r3, r3, #24
 8000826:	0fff      	lsrs	r7, r7, #31
 8000828:	2b00      	cmp	r3, #0
 800082a:	d074      	beq.n	8000916 <__aeabi_fmul+0x12a>
 800082c:	2bff      	cmp	r3, #255	@ 0xff
 800082e:	d100      	bne.n	8000832 <__aeabi_fmul+0x46>
 8000830:	e08e      	b.n	8000950 <__aeabi_fmul+0x164>
 8000832:	4642      	mov	r2, r8
 8000834:	2180      	movs	r1, #128	@ 0x80
 8000836:	00d2      	lsls	r2, r2, #3
 8000838:	04c9      	lsls	r1, r1, #19
 800083a:	4311      	orrs	r1, r2
 800083c:	3b7f      	subs	r3, #127	@ 0x7f
 800083e:	002a      	movs	r2, r5
 8000840:	18e4      	adds	r4, r4, r3
 8000842:	464b      	mov	r3, r9
 8000844:	407a      	eors	r2, r7
 8000846:	4688      	mov	r8, r1
 8000848:	b2d2      	uxtb	r2, r2
 800084a:	2b0a      	cmp	r3, #10
 800084c:	dc75      	bgt.n	800093a <__aeabi_fmul+0x14e>
 800084e:	464b      	mov	r3, r9
 8000850:	2000      	movs	r0, #0
 8000852:	2b02      	cmp	r3, #2
 8000854:	dd0f      	ble.n	8000876 <__aeabi_fmul+0x8a>
 8000856:	4649      	mov	r1, r9
 8000858:	2301      	movs	r3, #1
 800085a:	408b      	lsls	r3, r1
 800085c:	21a6      	movs	r1, #166	@ 0xa6
 800085e:	00c9      	lsls	r1, r1, #3
 8000860:	420b      	tst	r3, r1
 8000862:	d169      	bne.n	8000938 <__aeabi_fmul+0x14c>
 8000864:	2190      	movs	r1, #144	@ 0x90
 8000866:	0089      	lsls	r1, r1, #2
 8000868:	420b      	tst	r3, r1
 800086a:	d000      	beq.n	800086e <__aeabi_fmul+0x82>
 800086c:	e100      	b.n	8000a70 <__aeabi_fmul+0x284>
 800086e:	2188      	movs	r1, #136	@ 0x88
 8000870:	4219      	tst	r1, r3
 8000872:	d000      	beq.n	8000876 <__aeabi_fmul+0x8a>
 8000874:	e0f5      	b.n	8000a62 <__aeabi_fmul+0x276>
 8000876:	4641      	mov	r1, r8
 8000878:	0409      	lsls	r1, r1, #16
 800087a:	0c09      	lsrs	r1, r1, #16
 800087c:	4643      	mov	r3, r8
 800087e:	0008      	movs	r0, r1
 8000880:	0c35      	lsrs	r5, r6, #16
 8000882:	0436      	lsls	r6, r6, #16
 8000884:	0c1b      	lsrs	r3, r3, #16
 8000886:	0c36      	lsrs	r6, r6, #16
 8000888:	4370      	muls	r0, r6
 800088a:	4369      	muls	r1, r5
 800088c:	435e      	muls	r6, r3
 800088e:	435d      	muls	r5, r3
 8000890:	1876      	adds	r6, r6, r1
 8000892:	0c03      	lsrs	r3, r0, #16
 8000894:	199b      	adds	r3, r3, r6
 8000896:	4299      	cmp	r1, r3
 8000898:	d903      	bls.n	80008a2 <__aeabi_fmul+0xb6>
 800089a:	2180      	movs	r1, #128	@ 0x80
 800089c:	0249      	lsls	r1, r1, #9
 800089e:	468c      	mov	ip, r1
 80008a0:	4465      	add	r5, ip
 80008a2:	0400      	lsls	r0, r0, #16
 80008a4:	0419      	lsls	r1, r3, #16
 80008a6:	0c00      	lsrs	r0, r0, #16
 80008a8:	1809      	adds	r1, r1, r0
 80008aa:	018e      	lsls	r6, r1, #6
 80008ac:	1e70      	subs	r0, r6, #1
 80008ae:	4186      	sbcs	r6, r0
 80008b0:	0c1b      	lsrs	r3, r3, #16
 80008b2:	0e89      	lsrs	r1, r1, #26
 80008b4:	195b      	adds	r3, r3, r5
 80008b6:	430e      	orrs	r6, r1
 80008b8:	019b      	lsls	r3, r3, #6
 80008ba:	431e      	orrs	r6, r3
 80008bc:	011b      	lsls	r3, r3, #4
 80008be:	d46c      	bmi.n	800099a <__aeabi_fmul+0x1ae>
 80008c0:	0023      	movs	r3, r4
 80008c2:	337f      	adds	r3, #127	@ 0x7f
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	dc00      	bgt.n	80008ca <__aeabi_fmul+0xde>
 80008c8:	e0b1      	b.n	8000a2e <__aeabi_fmul+0x242>
 80008ca:	0015      	movs	r5, r2
 80008cc:	0771      	lsls	r1, r6, #29
 80008ce:	d00b      	beq.n	80008e8 <__aeabi_fmul+0xfc>
 80008d0:	200f      	movs	r0, #15
 80008d2:	0021      	movs	r1, r4
 80008d4:	4030      	ands	r0, r6
 80008d6:	2804      	cmp	r0, #4
 80008d8:	d006      	beq.n	80008e8 <__aeabi_fmul+0xfc>
 80008da:	3604      	adds	r6, #4
 80008dc:	0132      	lsls	r2, r6, #4
 80008de:	d503      	bpl.n	80008e8 <__aeabi_fmul+0xfc>
 80008e0:	4b6e      	ldr	r3, [pc, #440]	@ (8000a9c <__aeabi_fmul+0x2b0>)
 80008e2:	401e      	ands	r6, r3
 80008e4:	000b      	movs	r3, r1
 80008e6:	3380      	adds	r3, #128	@ 0x80
 80008e8:	2bfe      	cmp	r3, #254	@ 0xfe
 80008ea:	dd00      	ble.n	80008ee <__aeabi_fmul+0x102>
 80008ec:	e0bd      	b.n	8000a6a <__aeabi_fmul+0x27e>
 80008ee:	01b2      	lsls	r2, r6, #6
 80008f0:	0a52      	lsrs	r2, r2, #9
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	e048      	b.n	8000988 <__aeabi_fmul+0x19c>
 80008f6:	2e00      	cmp	r6, #0
 80008f8:	d000      	beq.n	80008fc <__aeabi_fmul+0x110>
 80008fa:	e092      	b.n	8000a22 <__aeabi_fmul+0x236>
 80008fc:	2308      	movs	r3, #8
 80008fe:	4699      	mov	r9, r3
 8000900:	3b06      	subs	r3, #6
 8000902:	469a      	mov	sl, r3
 8000904:	027b      	lsls	r3, r7, #9
 8000906:	0a5b      	lsrs	r3, r3, #9
 8000908:	4698      	mov	r8, r3
 800090a:	007b      	lsls	r3, r7, #1
 800090c:	24ff      	movs	r4, #255	@ 0xff
 800090e:	0e1b      	lsrs	r3, r3, #24
 8000910:	0fff      	lsrs	r7, r7, #31
 8000912:	2b00      	cmp	r3, #0
 8000914:	d18a      	bne.n	800082c <__aeabi_fmul+0x40>
 8000916:	4642      	mov	r2, r8
 8000918:	2a00      	cmp	r2, #0
 800091a:	d164      	bne.n	80009e6 <__aeabi_fmul+0x1fa>
 800091c:	4649      	mov	r1, r9
 800091e:	3201      	adds	r2, #1
 8000920:	4311      	orrs	r1, r2
 8000922:	4689      	mov	r9, r1
 8000924:	290a      	cmp	r1, #10
 8000926:	dc08      	bgt.n	800093a <__aeabi_fmul+0x14e>
 8000928:	407d      	eors	r5, r7
 800092a:	2001      	movs	r0, #1
 800092c:	b2ea      	uxtb	r2, r5
 800092e:	2902      	cmp	r1, #2
 8000930:	dc91      	bgt.n	8000856 <__aeabi_fmul+0x6a>
 8000932:	0015      	movs	r5, r2
 8000934:	2200      	movs	r2, #0
 8000936:	e027      	b.n	8000988 <__aeabi_fmul+0x19c>
 8000938:	0015      	movs	r5, r2
 800093a:	4653      	mov	r3, sl
 800093c:	2b02      	cmp	r3, #2
 800093e:	d100      	bne.n	8000942 <__aeabi_fmul+0x156>
 8000940:	e093      	b.n	8000a6a <__aeabi_fmul+0x27e>
 8000942:	2b03      	cmp	r3, #3
 8000944:	d01a      	beq.n	800097c <__aeabi_fmul+0x190>
 8000946:	2b01      	cmp	r3, #1
 8000948:	d12c      	bne.n	80009a4 <__aeabi_fmul+0x1b8>
 800094a:	2300      	movs	r3, #0
 800094c:	2200      	movs	r2, #0
 800094e:	e01b      	b.n	8000988 <__aeabi_fmul+0x19c>
 8000950:	4643      	mov	r3, r8
 8000952:	34ff      	adds	r4, #255	@ 0xff
 8000954:	2b00      	cmp	r3, #0
 8000956:	d055      	beq.n	8000a04 <__aeabi_fmul+0x218>
 8000958:	2103      	movs	r1, #3
 800095a:	464b      	mov	r3, r9
 800095c:	430b      	orrs	r3, r1
 800095e:	0019      	movs	r1, r3
 8000960:	2b0a      	cmp	r3, #10
 8000962:	dc00      	bgt.n	8000966 <__aeabi_fmul+0x17a>
 8000964:	e092      	b.n	8000a8c <__aeabi_fmul+0x2a0>
 8000966:	2b0f      	cmp	r3, #15
 8000968:	d000      	beq.n	800096c <__aeabi_fmul+0x180>
 800096a:	e08c      	b.n	8000a86 <__aeabi_fmul+0x29a>
 800096c:	2280      	movs	r2, #128	@ 0x80
 800096e:	03d2      	lsls	r2, r2, #15
 8000970:	4216      	tst	r6, r2
 8000972:	d003      	beq.n	800097c <__aeabi_fmul+0x190>
 8000974:	4643      	mov	r3, r8
 8000976:	4213      	tst	r3, r2
 8000978:	d100      	bne.n	800097c <__aeabi_fmul+0x190>
 800097a:	e07d      	b.n	8000a78 <__aeabi_fmul+0x28c>
 800097c:	2280      	movs	r2, #128	@ 0x80
 800097e:	03d2      	lsls	r2, r2, #15
 8000980:	4332      	orrs	r2, r6
 8000982:	0252      	lsls	r2, r2, #9
 8000984:	0a52      	lsrs	r2, r2, #9
 8000986:	23ff      	movs	r3, #255	@ 0xff
 8000988:	05d8      	lsls	r0, r3, #23
 800098a:	07ed      	lsls	r5, r5, #31
 800098c:	4310      	orrs	r0, r2
 800098e:	4328      	orrs	r0, r5
 8000990:	bce0      	pop	{r5, r6, r7}
 8000992:	46ba      	mov	sl, r7
 8000994:	46b1      	mov	r9, r6
 8000996:	46a8      	mov	r8, r5
 8000998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800099a:	2301      	movs	r3, #1
 800099c:	0015      	movs	r5, r2
 800099e:	0871      	lsrs	r1, r6, #1
 80009a0:	401e      	ands	r6, r3
 80009a2:	430e      	orrs	r6, r1
 80009a4:	0023      	movs	r3, r4
 80009a6:	3380      	adds	r3, #128	@ 0x80
 80009a8:	1c61      	adds	r1, r4, #1
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	dd41      	ble.n	8000a32 <__aeabi_fmul+0x246>
 80009ae:	0772      	lsls	r2, r6, #29
 80009b0:	d094      	beq.n	80008dc <__aeabi_fmul+0xf0>
 80009b2:	220f      	movs	r2, #15
 80009b4:	4032      	ands	r2, r6
 80009b6:	2a04      	cmp	r2, #4
 80009b8:	d000      	beq.n	80009bc <__aeabi_fmul+0x1d0>
 80009ba:	e78e      	b.n	80008da <__aeabi_fmul+0xee>
 80009bc:	e78e      	b.n	80008dc <__aeabi_fmul+0xf0>
 80009be:	2e00      	cmp	r6, #0
 80009c0:	d105      	bne.n	80009ce <__aeabi_fmul+0x1e2>
 80009c2:	2304      	movs	r3, #4
 80009c4:	4699      	mov	r9, r3
 80009c6:	3b03      	subs	r3, #3
 80009c8:	2400      	movs	r4, #0
 80009ca:	469a      	mov	sl, r3
 80009cc:	e726      	b.n	800081c <__aeabi_fmul+0x30>
 80009ce:	0030      	movs	r0, r6
 80009d0:	f000 fb3a 	bl	8001048 <__clzsi2>
 80009d4:	2476      	movs	r4, #118	@ 0x76
 80009d6:	1f43      	subs	r3, r0, #5
 80009d8:	409e      	lsls	r6, r3
 80009da:	2300      	movs	r3, #0
 80009dc:	4264      	negs	r4, r4
 80009de:	4699      	mov	r9, r3
 80009e0:	469a      	mov	sl, r3
 80009e2:	1a24      	subs	r4, r4, r0
 80009e4:	e71a      	b.n	800081c <__aeabi_fmul+0x30>
 80009e6:	4640      	mov	r0, r8
 80009e8:	f000 fb2e 	bl	8001048 <__clzsi2>
 80009ec:	464b      	mov	r3, r9
 80009ee:	1a24      	subs	r4, r4, r0
 80009f0:	3c76      	subs	r4, #118	@ 0x76
 80009f2:	2b0a      	cmp	r3, #10
 80009f4:	dca1      	bgt.n	800093a <__aeabi_fmul+0x14e>
 80009f6:	4643      	mov	r3, r8
 80009f8:	3805      	subs	r0, #5
 80009fa:	4083      	lsls	r3, r0
 80009fc:	407d      	eors	r5, r7
 80009fe:	4698      	mov	r8, r3
 8000a00:	b2ea      	uxtb	r2, r5
 8000a02:	e724      	b.n	800084e <__aeabi_fmul+0x62>
 8000a04:	464a      	mov	r2, r9
 8000a06:	3302      	adds	r3, #2
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	002a      	movs	r2, r5
 8000a0c:	407a      	eors	r2, r7
 8000a0e:	b2d2      	uxtb	r2, r2
 8000a10:	2b0a      	cmp	r3, #10
 8000a12:	dc92      	bgt.n	800093a <__aeabi_fmul+0x14e>
 8000a14:	4649      	mov	r1, r9
 8000a16:	0015      	movs	r5, r2
 8000a18:	2900      	cmp	r1, #0
 8000a1a:	d026      	beq.n	8000a6a <__aeabi_fmul+0x27e>
 8000a1c:	4699      	mov	r9, r3
 8000a1e:	2002      	movs	r0, #2
 8000a20:	e719      	b.n	8000856 <__aeabi_fmul+0x6a>
 8000a22:	230c      	movs	r3, #12
 8000a24:	4699      	mov	r9, r3
 8000a26:	3b09      	subs	r3, #9
 8000a28:	24ff      	movs	r4, #255	@ 0xff
 8000a2a:	469a      	mov	sl, r3
 8000a2c:	e6f6      	b.n	800081c <__aeabi_fmul+0x30>
 8000a2e:	0015      	movs	r5, r2
 8000a30:	0021      	movs	r1, r4
 8000a32:	2201      	movs	r2, #1
 8000a34:	1ad3      	subs	r3, r2, r3
 8000a36:	2b1b      	cmp	r3, #27
 8000a38:	dd00      	ble.n	8000a3c <__aeabi_fmul+0x250>
 8000a3a:	e786      	b.n	800094a <__aeabi_fmul+0x15e>
 8000a3c:	319e      	adds	r1, #158	@ 0x9e
 8000a3e:	0032      	movs	r2, r6
 8000a40:	408e      	lsls	r6, r1
 8000a42:	40da      	lsrs	r2, r3
 8000a44:	1e73      	subs	r3, r6, #1
 8000a46:	419e      	sbcs	r6, r3
 8000a48:	4332      	orrs	r2, r6
 8000a4a:	0753      	lsls	r3, r2, #29
 8000a4c:	d004      	beq.n	8000a58 <__aeabi_fmul+0x26c>
 8000a4e:	230f      	movs	r3, #15
 8000a50:	4013      	ands	r3, r2
 8000a52:	2b04      	cmp	r3, #4
 8000a54:	d000      	beq.n	8000a58 <__aeabi_fmul+0x26c>
 8000a56:	3204      	adds	r2, #4
 8000a58:	0153      	lsls	r3, r2, #5
 8000a5a:	d510      	bpl.n	8000a7e <__aeabi_fmul+0x292>
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	2200      	movs	r2, #0
 8000a60:	e792      	b.n	8000988 <__aeabi_fmul+0x19c>
 8000a62:	003d      	movs	r5, r7
 8000a64:	4646      	mov	r6, r8
 8000a66:	4682      	mov	sl, r0
 8000a68:	e767      	b.n	800093a <__aeabi_fmul+0x14e>
 8000a6a:	23ff      	movs	r3, #255	@ 0xff
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	e78b      	b.n	8000988 <__aeabi_fmul+0x19c>
 8000a70:	2280      	movs	r2, #128	@ 0x80
 8000a72:	2500      	movs	r5, #0
 8000a74:	03d2      	lsls	r2, r2, #15
 8000a76:	e786      	b.n	8000986 <__aeabi_fmul+0x19a>
 8000a78:	003d      	movs	r5, r7
 8000a7a:	431a      	orrs	r2, r3
 8000a7c:	e783      	b.n	8000986 <__aeabi_fmul+0x19a>
 8000a7e:	0192      	lsls	r2, r2, #6
 8000a80:	2300      	movs	r3, #0
 8000a82:	0a52      	lsrs	r2, r2, #9
 8000a84:	e780      	b.n	8000988 <__aeabi_fmul+0x19c>
 8000a86:	003d      	movs	r5, r7
 8000a88:	4646      	mov	r6, r8
 8000a8a:	e777      	b.n	800097c <__aeabi_fmul+0x190>
 8000a8c:	002a      	movs	r2, r5
 8000a8e:	2301      	movs	r3, #1
 8000a90:	407a      	eors	r2, r7
 8000a92:	408b      	lsls	r3, r1
 8000a94:	2003      	movs	r0, #3
 8000a96:	b2d2      	uxtb	r2, r2
 8000a98:	e6e9      	b.n	800086e <__aeabi_fmul+0x82>
 8000a9a:	46c0      	nop			@ (mov r8, r8)
 8000a9c:	f7ffffff 	.word	0xf7ffffff

08000aa0 <__aeabi_fsub>:
 8000aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aa2:	4647      	mov	r7, r8
 8000aa4:	46ce      	mov	lr, r9
 8000aa6:	0243      	lsls	r3, r0, #9
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	0a5f      	lsrs	r7, r3, #9
 8000aac:	099b      	lsrs	r3, r3, #6
 8000aae:	0045      	lsls	r5, r0, #1
 8000ab0:	004a      	lsls	r2, r1, #1
 8000ab2:	469c      	mov	ip, r3
 8000ab4:	024b      	lsls	r3, r1, #9
 8000ab6:	0fc4      	lsrs	r4, r0, #31
 8000ab8:	0fce      	lsrs	r6, r1, #31
 8000aba:	0e2d      	lsrs	r5, r5, #24
 8000abc:	0a58      	lsrs	r0, r3, #9
 8000abe:	0e12      	lsrs	r2, r2, #24
 8000ac0:	0999      	lsrs	r1, r3, #6
 8000ac2:	2aff      	cmp	r2, #255	@ 0xff
 8000ac4:	d06b      	beq.n	8000b9e <__aeabi_fsub+0xfe>
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	405e      	eors	r6, r3
 8000aca:	1aab      	subs	r3, r5, r2
 8000acc:	42b4      	cmp	r4, r6
 8000ace:	d04b      	beq.n	8000b68 <__aeabi_fsub+0xc8>
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	dc00      	bgt.n	8000ad6 <__aeabi_fsub+0x36>
 8000ad4:	e0ff      	b.n	8000cd6 <__aeabi_fsub+0x236>
 8000ad6:	2a00      	cmp	r2, #0
 8000ad8:	d100      	bne.n	8000adc <__aeabi_fsub+0x3c>
 8000ada:	e088      	b.n	8000bee <__aeabi_fsub+0x14e>
 8000adc:	2dff      	cmp	r5, #255	@ 0xff
 8000ade:	d100      	bne.n	8000ae2 <__aeabi_fsub+0x42>
 8000ae0:	e0ef      	b.n	8000cc2 <__aeabi_fsub+0x222>
 8000ae2:	2280      	movs	r2, #128	@ 0x80
 8000ae4:	04d2      	lsls	r2, r2, #19
 8000ae6:	4311      	orrs	r1, r2
 8000ae8:	2001      	movs	r0, #1
 8000aea:	2b1b      	cmp	r3, #27
 8000aec:	dc08      	bgt.n	8000b00 <__aeabi_fsub+0x60>
 8000aee:	0008      	movs	r0, r1
 8000af0:	2220      	movs	r2, #32
 8000af2:	40d8      	lsrs	r0, r3
 8000af4:	1ad3      	subs	r3, r2, r3
 8000af6:	4099      	lsls	r1, r3
 8000af8:	000b      	movs	r3, r1
 8000afa:	1e5a      	subs	r2, r3, #1
 8000afc:	4193      	sbcs	r3, r2
 8000afe:	4318      	orrs	r0, r3
 8000b00:	4663      	mov	r3, ip
 8000b02:	1a1b      	subs	r3, r3, r0
 8000b04:	469c      	mov	ip, r3
 8000b06:	4663      	mov	r3, ip
 8000b08:	015b      	lsls	r3, r3, #5
 8000b0a:	d400      	bmi.n	8000b0e <__aeabi_fsub+0x6e>
 8000b0c:	e0cd      	b.n	8000caa <__aeabi_fsub+0x20a>
 8000b0e:	4663      	mov	r3, ip
 8000b10:	019f      	lsls	r7, r3, #6
 8000b12:	09bf      	lsrs	r7, r7, #6
 8000b14:	0038      	movs	r0, r7
 8000b16:	f000 fa97 	bl	8001048 <__clzsi2>
 8000b1a:	003b      	movs	r3, r7
 8000b1c:	3805      	subs	r0, #5
 8000b1e:	4083      	lsls	r3, r0
 8000b20:	4285      	cmp	r5, r0
 8000b22:	dc00      	bgt.n	8000b26 <__aeabi_fsub+0x86>
 8000b24:	e0a2      	b.n	8000c6c <__aeabi_fsub+0x1cc>
 8000b26:	4ab7      	ldr	r2, [pc, #732]	@ (8000e04 <__aeabi_fsub+0x364>)
 8000b28:	1a2d      	subs	r5, r5, r0
 8000b2a:	401a      	ands	r2, r3
 8000b2c:	4694      	mov	ip, r2
 8000b2e:	075a      	lsls	r2, r3, #29
 8000b30:	d100      	bne.n	8000b34 <__aeabi_fsub+0x94>
 8000b32:	e0c3      	b.n	8000cbc <__aeabi_fsub+0x21c>
 8000b34:	220f      	movs	r2, #15
 8000b36:	4013      	ands	r3, r2
 8000b38:	2b04      	cmp	r3, #4
 8000b3a:	d100      	bne.n	8000b3e <__aeabi_fsub+0x9e>
 8000b3c:	e0be      	b.n	8000cbc <__aeabi_fsub+0x21c>
 8000b3e:	2304      	movs	r3, #4
 8000b40:	4698      	mov	r8, r3
 8000b42:	44c4      	add	ip, r8
 8000b44:	4663      	mov	r3, ip
 8000b46:	015b      	lsls	r3, r3, #5
 8000b48:	d400      	bmi.n	8000b4c <__aeabi_fsub+0xac>
 8000b4a:	e0b7      	b.n	8000cbc <__aeabi_fsub+0x21c>
 8000b4c:	1c68      	adds	r0, r5, #1
 8000b4e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000b50:	d000      	beq.n	8000b54 <__aeabi_fsub+0xb4>
 8000b52:	e0a5      	b.n	8000ca0 <__aeabi_fsub+0x200>
 8000b54:	20ff      	movs	r0, #255	@ 0xff
 8000b56:	2200      	movs	r2, #0
 8000b58:	05c0      	lsls	r0, r0, #23
 8000b5a:	4310      	orrs	r0, r2
 8000b5c:	07e4      	lsls	r4, r4, #31
 8000b5e:	4320      	orrs	r0, r4
 8000b60:	bcc0      	pop	{r6, r7}
 8000b62:	46b9      	mov	r9, r7
 8000b64:	46b0      	mov	r8, r6
 8000b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	dc00      	bgt.n	8000b6e <__aeabi_fsub+0xce>
 8000b6c:	e1eb      	b.n	8000f46 <__aeabi_fsub+0x4a6>
 8000b6e:	2a00      	cmp	r2, #0
 8000b70:	d046      	beq.n	8000c00 <__aeabi_fsub+0x160>
 8000b72:	2dff      	cmp	r5, #255	@ 0xff
 8000b74:	d100      	bne.n	8000b78 <__aeabi_fsub+0xd8>
 8000b76:	e0a4      	b.n	8000cc2 <__aeabi_fsub+0x222>
 8000b78:	2280      	movs	r2, #128	@ 0x80
 8000b7a:	04d2      	lsls	r2, r2, #19
 8000b7c:	4311      	orrs	r1, r2
 8000b7e:	2b1b      	cmp	r3, #27
 8000b80:	dc00      	bgt.n	8000b84 <__aeabi_fsub+0xe4>
 8000b82:	e0fb      	b.n	8000d7c <__aeabi_fsub+0x2dc>
 8000b84:	2305      	movs	r3, #5
 8000b86:	4698      	mov	r8, r3
 8000b88:	002b      	movs	r3, r5
 8000b8a:	44c4      	add	ip, r8
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	08d7      	lsrs	r7, r2, #3
 8000b90:	2bff      	cmp	r3, #255	@ 0xff
 8000b92:	d100      	bne.n	8000b96 <__aeabi_fsub+0xf6>
 8000b94:	e095      	b.n	8000cc2 <__aeabi_fsub+0x222>
 8000b96:	027a      	lsls	r2, r7, #9
 8000b98:	0a52      	lsrs	r2, r2, #9
 8000b9a:	b2d8      	uxtb	r0, r3
 8000b9c:	e7dc      	b.n	8000b58 <__aeabi_fsub+0xb8>
 8000b9e:	002b      	movs	r3, r5
 8000ba0:	3bff      	subs	r3, #255	@ 0xff
 8000ba2:	4699      	mov	r9, r3
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	d118      	bne.n	8000bda <__aeabi_fsub+0x13a>
 8000ba8:	2301      	movs	r3, #1
 8000baa:	405e      	eors	r6, r3
 8000bac:	42b4      	cmp	r4, r6
 8000bae:	d100      	bne.n	8000bb2 <__aeabi_fsub+0x112>
 8000bb0:	e0ca      	b.n	8000d48 <__aeabi_fsub+0x2a8>
 8000bb2:	464b      	mov	r3, r9
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d02d      	beq.n	8000c14 <__aeabi_fsub+0x174>
 8000bb8:	2d00      	cmp	r5, #0
 8000bba:	d000      	beq.n	8000bbe <__aeabi_fsub+0x11e>
 8000bbc:	e13c      	b.n	8000e38 <__aeabi_fsub+0x398>
 8000bbe:	23ff      	movs	r3, #255	@ 0xff
 8000bc0:	4664      	mov	r4, ip
 8000bc2:	2c00      	cmp	r4, #0
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_fsub+0x128>
 8000bc6:	e15f      	b.n	8000e88 <__aeabi_fsub+0x3e8>
 8000bc8:	1e5d      	subs	r5, r3, #1
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_fsub+0x130>
 8000bce:	e174      	b.n	8000eba <__aeabi_fsub+0x41a>
 8000bd0:	0034      	movs	r4, r6
 8000bd2:	2bff      	cmp	r3, #255	@ 0xff
 8000bd4:	d074      	beq.n	8000cc0 <__aeabi_fsub+0x220>
 8000bd6:	002b      	movs	r3, r5
 8000bd8:	e103      	b.n	8000de2 <__aeabi_fsub+0x342>
 8000bda:	42b4      	cmp	r4, r6
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_fsub+0x140>
 8000bde:	e09c      	b.n	8000d1a <__aeabi_fsub+0x27a>
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d017      	beq.n	8000c14 <__aeabi_fsub+0x174>
 8000be4:	2d00      	cmp	r5, #0
 8000be6:	d0ea      	beq.n	8000bbe <__aeabi_fsub+0x11e>
 8000be8:	0007      	movs	r7, r0
 8000bea:	0034      	movs	r4, r6
 8000bec:	e06c      	b.n	8000cc8 <__aeabi_fsub+0x228>
 8000bee:	2900      	cmp	r1, #0
 8000bf0:	d0cc      	beq.n	8000b8c <__aeabi_fsub+0xec>
 8000bf2:	1e5a      	subs	r2, r3, #1
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d02b      	beq.n	8000c50 <__aeabi_fsub+0x1b0>
 8000bf8:	2bff      	cmp	r3, #255	@ 0xff
 8000bfa:	d062      	beq.n	8000cc2 <__aeabi_fsub+0x222>
 8000bfc:	0013      	movs	r3, r2
 8000bfe:	e773      	b.n	8000ae8 <__aeabi_fsub+0x48>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	d0c3      	beq.n	8000b8c <__aeabi_fsub+0xec>
 8000c04:	1e5a      	subs	r2, r3, #1
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d100      	bne.n	8000c0c <__aeabi_fsub+0x16c>
 8000c0a:	e11e      	b.n	8000e4a <__aeabi_fsub+0x3aa>
 8000c0c:	2bff      	cmp	r3, #255	@ 0xff
 8000c0e:	d058      	beq.n	8000cc2 <__aeabi_fsub+0x222>
 8000c10:	0013      	movs	r3, r2
 8000c12:	e7b4      	b.n	8000b7e <__aeabi_fsub+0xde>
 8000c14:	22fe      	movs	r2, #254	@ 0xfe
 8000c16:	1c6b      	adds	r3, r5, #1
 8000c18:	421a      	tst	r2, r3
 8000c1a:	d10d      	bne.n	8000c38 <__aeabi_fsub+0x198>
 8000c1c:	2d00      	cmp	r5, #0
 8000c1e:	d060      	beq.n	8000ce2 <__aeabi_fsub+0x242>
 8000c20:	4663      	mov	r3, ip
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d000      	beq.n	8000c28 <__aeabi_fsub+0x188>
 8000c26:	e120      	b.n	8000e6a <__aeabi_fsub+0x3ca>
 8000c28:	2900      	cmp	r1, #0
 8000c2a:	d000      	beq.n	8000c2e <__aeabi_fsub+0x18e>
 8000c2c:	e128      	b.n	8000e80 <__aeabi_fsub+0x3e0>
 8000c2e:	2280      	movs	r2, #128	@ 0x80
 8000c30:	2400      	movs	r4, #0
 8000c32:	20ff      	movs	r0, #255	@ 0xff
 8000c34:	03d2      	lsls	r2, r2, #15
 8000c36:	e78f      	b.n	8000b58 <__aeabi_fsub+0xb8>
 8000c38:	4663      	mov	r3, ip
 8000c3a:	1a5f      	subs	r7, r3, r1
 8000c3c:	017b      	lsls	r3, r7, #5
 8000c3e:	d500      	bpl.n	8000c42 <__aeabi_fsub+0x1a2>
 8000c40:	e0fe      	b.n	8000e40 <__aeabi_fsub+0x3a0>
 8000c42:	2f00      	cmp	r7, #0
 8000c44:	d000      	beq.n	8000c48 <__aeabi_fsub+0x1a8>
 8000c46:	e765      	b.n	8000b14 <__aeabi_fsub+0x74>
 8000c48:	2400      	movs	r4, #0
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	e783      	b.n	8000b58 <__aeabi_fsub+0xb8>
 8000c50:	4663      	mov	r3, ip
 8000c52:	1a59      	subs	r1, r3, r1
 8000c54:	014b      	lsls	r3, r1, #5
 8000c56:	d400      	bmi.n	8000c5a <__aeabi_fsub+0x1ba>
 8000c58:	e119      	b.n	8000e8e <__aeabi_fsub+0x3ee>
 8000c5a:	018f      	lsls	r7, r1, #6
 8000c5c:	09bf      	lsrs	r7, r7, #6
 8000c5e:	0038      	movs	r0, r7
 8000c60:	f000 f9f2 	bl	8001048 <__clzsi2>
 8000c64:	003b      	movs	r3, r7
 8000c66:	3805      	subs	r0, #5
 8000c68:	4083      	lsls	r3, r0
 8000c6a:	2501      	movs	r5, #1
 8000c6c:	2220      	movs	r2, #32
 8000c6e:	1b40      	subs	r0, r0, r5
 8000c70:	3001      	adds	r0, #1
 8000c72:	1a12      	subs	r2, r2, r0
 8000c74:	0019      	movs	r1, r3
 8000c76:	4093      	lsls	r3, r2
 8000c78:	40c1      	lsrs	r1, r0
 8000c7a:	1e5a      	subs	r2, r3, #1
 8000c7c:	4193      	sbcs	r3, r2
 8000c7e:	4319      	orrs	r1, r3
 8000c80:	468c      	mov	ip, r1
 8000c82:	1e0b      	subs	r3, r1, #0
 8000c84:	d0e1      	beq.n	8000c4a <__aeabi_fsub+0x1aa>
 8000c86:	075b      	lsls	r3, r3, #29
 8000c88:	d100      	bne.n	8000c8c <__aeabi_fsub+0x1ec>
 8000c8a:	e152      	b.n	8000f32 <__aeabi_fsub+0x492>
 8000c8c:	230f      	movs	r3, #15
 8000c8e:	2500      	movs	r5, #0
 8000c90:	400b      	ands	r3, r1
 8000c92:	2b04      	cmp	r3, #4
 8000c94:	d000      	beq.n	8000c98 <__aeabi_fsub+0x1f8>
 8000c96:	e752      	b.n	8000b3e <__aeabi_fsub+0x9e>
 8000c98:	2001      	movs	r0, #1
 8000c9a:	014a      	lsls	r2, r1, #5
 8000c9c:	d400      	bmi.n	8000ca0 <__aeabi_fsub+0x200>
 8000c9e:	e092      	b.n	8000dc6 <__aeabi_fsub+0x326>
 8000ca0:	b2c0      	uxtb	r0, r0
 8000ca2:	4663      	mov	r3, ip
 8000ca4:	019a      	lsls	r2, r3, #6
 8000ca6:	0a52      	lsrs	r2, r2, #9
 8000ca8:	e756      	b.n	8000b58 <__aeabi_fsub+0xb8>
 8000caa:	4663      	mov	r3, ip
 8000cac:	075b      	lsls	r3, r3, #29
 8000cae:	d005      	beq.n	8000cbc <__aeabi_fsub+0x21c>
 8000cb0:	230f      	movs	r3, #15
 8000cb2:	4662      	mov	r2, ip
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	2b04      	cmp	r3, #4
 8000cb8:	d000      	beq.n	8000cbc <__aeabi_fsub+0x21c>
 8000cba:	e740      	b.n	8000b3e <__aeabi_fsub+0x9e>
 8000cbc:	002b      	movs	r3, r5
 8000cbe:	e765      	b.n	8000b8c <__aeabi_fsub+0xec>
 8000cc0:	0007      	movs	r7, r0
 8000cc2:	2f00      	cmp	r7, #0
 8000cc4:	d100      	bne.n	8000cc8 <__aeabi_fsub+0x228>
 8000cc6:	e745      	b.n	8000b54 <__aeabi_fsub+0xb4>
 8000cc8:	2280      	movs	r2, #128	@ 0x80
 8000cca:	03d2      	lsls	r2, r2, #15
 8000ccc:	433a      	orrs	r2, r7
 8000cce:	0252      	lsls	r2, r2, #9
 8000cd0:	20ff      	movs	r0, #255	@ 0xff
 8000cd2:	0a52      	lsrs	r2, r2, #9
 8000cd4:	e740      	b.n	8000b58 <__aeabi_fsub+0xb8>
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d179      	bne.n	8000dce <__aeabi_fsub+0x32e>
 8000cda:	22fe      	movs	r2, #254	@ 0xfe
 8000cdc:	1c6b      	adds	r3, r5, #1
 8000cde:	421a      	tst	r2, r3
 8000ce0:	d1aa      	bne.n	8000c38 <__aeabi_fsub+0x198>
 8000ce2:	4663      	mov	r3, ip
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d100      	bne.n	8000cea <__aeabi_fsub+0x24a>
 8000ce8:	e0f5      	b.n	8000ed6 <__aeabi_fsub+0x436>
 8000cea:	2900      	cmp	r1, #0
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_fsub+0x250>
 8000cee:	e0d1      	b.n	8000e94 <__aeabi_fsub+0x3f4>
 8000cf0:	1a5f      	subs	r7, r3, r1
 8000cf2:	2380      	movs	r3, #128	@ 0x80
 8000cf4:	04db      	lsls	r3, r3, #19
 8000cf6:	421f      	tst	r7, r3
 8000cf8:	d100      	bne.n	8000cfc <__aeabi_fsub+0x25c>
 8000cfa:	e10e      	b.n	8000f1a <__aeabi_fsub+0x47a>
 8000cfc:	4662      	mov	r2, ip
 8000cfe:	2401      	movs	r4, #1
 8000d00:	1a8a      	subs	r2, r1, r2
 8000d02:	4694      	mov	ip, r2
 8000d04:	2000      	movs	r0, #0
 8000d06:	4034      	ands	r4, r6
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	d100      	bne.n	8000d0e <__aeabi_fsub+0x26e>
 8000d0c:	e724      	b.n	8000b58 <__aeabi_fsub+0xb8>
 8000d0e:	2001      	movs	r0, #1
 8000d10:	421a      	tst	r2, r3
 8000d12:	d1c6      	bne.n	8000ca2 <__aeabi_fsub+0x202>
 8000d14:	2300      	movs	r3, #0
 8000d16:	08d7      	lsrs	r7, r2, #3
 8000d18:	e73d      	b.n	8000b96 <__aeabi_fsub+0xf6>
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d017      	beq.n	8000d4e <__aeabi_fsub+0x2ae>
 8000d1e:	2d00      	cmp	r5, #0
 8000d20:	d000      	beq.n	8000d24 <__aeabi_fsub+0x284>
 8000d22:	e0af      	b.n	8000e84 <__aeabi_fsub+0x3e4>
 8000d24:	23ff      	movs	r3, #255	@ 0xff
 8000d26:	4665      	mov	r5, ip
 8000d28:	2d00      	cmp	r5, #0
 8000d2a:	d100      	bne.n	8000d2e <__aeabi_fsub+0x28e>
 8000d2c:	e0ad      	b.n	8000e8a <__aeabi_fsub+0x3ea>
 8000d2e:	1e5e      	subs	r6, r3, #1
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d100      	bne.n	8000d36 <__aeabi_fsub+0x296>
 8000d34:	e089      	b.n	8000e4a <__aeabi_fsub+0x3aa>
 8000d36:	2bff      	cmp	r3, #255	@ 0xff
 8000d38:	d0c2      	beq.n	8000cc0 <__aeabi_fsub+0x220>
 8000d3a:	2e1b      	cmp	r6, #27
 8000d3c:	dc00      	bgt.n	8000d40 <__aeabi_fsub+0x2a0>
 8000d3e:	e0ab      	b.n	8000e98 <__aeabi_fsub+0x3f8>
 8000d40:	1d4b      	adds	r3, r1, #5
 8000d42:	469c      	mov	ip, r3
 8000d44:	0013      	movs	r3, r2
 8000d46:	e721      	b.n	8000b8c <__aeabi_fsub+0xec>
 8000d48:	464b      	mov	r3, r9
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d170      	bne.n	8000e30 <__aeabi_fsub+0x390>
 8000d4e:	22fe      	movs	r2, #254	@ 0xfe
 8000d50:	1c6b      	adds	r3, r5, #1
 8000d52:	421a      	tst	r2, r3
 8000d54:	d15e      	bne.n	8000e14 <__aeabi_fsub+0x374>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d000      	beq.n	8000d5c <__aeabi_fsub+0x2bc>
 8000d5a:	e0c3      	b.n	8000ee4 <__aeabi_fsub+0x444>
 8000d5c:	4663      	mov	r3, ip
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d100      	bne.n	8000d64 <__aeabi_fsub+0x2c4>
 8000d62:	e0d0      	b.n	8000f06 <__aeabi_fsub+0x466>
 8000d64:	2900      	cmp	r1, #0
 8000d66:	d100      	bne.n	8000d6a <__aeabi_fsub+0x2ca>
 8000d68:	e094      	b.n	8000e94 <__aeabi_fsub+0x3f4>
 8000d6a:	000a      	movs	r2, r1
 8000d6c:	4462      	add	r2, ip
 8000d6e:	0153      	lsls	r3, r2, #5
 8000d70:	d400      	bmi.n	8000d74 <__aeabi_fsub+0x2d4>
 8000d72:	e0d8      	b.n	8000f26 <__aeabi_fsub+0x486>
 8000d74:	0192      	lsls	r2, r2, #6
 8000d76:	2001      	movs	r0, #1
 8000d78:	0a52      	lsrs	r2, r2, #9
 8000d7a:	e6ed      	b.n	8000b58 <__aeabi_fsub+0xb8>
 8000d7c:	0008      	movs	r0, r1
 8000d7e:	2220      	movs	r2, #32
 8000d80:	40d8      	lsrs	r0, r3
 8000d82:	1ad3      	subs	r3, r2, r3
 8000d84:	4099      	lsls	r1, r3
 8000d86:	000b      	movs	r3, r1
 8000d88:	1e5a      	subs	r2, r3, #1
 8000d8a:	4193      	sbcs	r3, r2
 8000d8c:	4303      	orrs	r3, r0
 8000d8e:	449c      	add	ip, r3
 8000d90:	4663      	mov	r3, ip
 8000d92:	015b      	lsls	r3, r3, #5
 8000d94:	d589      	bpl.n	8000caa <__aeabi_fsub+0x20a>
 8000d96:	3501      	adds	r5, #1
 8000d98:	2dff      	cmp	r5, #255	@ 0xff
 8000d9a:	d100      	bne.n	8000d9e <__aeabi_fsub+0x2fe>
 8000d9c:	e6da      	b.n	8000b54 <__aeabi_fsub+0xb4>
 8000d9e:	4662      	mov	r2, ip
 8000da0:	2301      	movs	r3, #1
 8000da2:	4919      	ldr	r1, [pc, #100]	@ (8000e08 <__aeabi_fsub+0x368>)
 8000da4:	4013      	ands	r3, r2
 8000da6:	0852      	lsrs	r2, r2, #1
 8000da8:	400a      	ands	r2, r1
 8000daa:	431a      	orrs	r2, r3
 8000dac:	0013      	movs	r3, r2
 8000dae:	4694      	mov	ip, r2
 8000db0:	075b      	lsls	r3, r3, #29
 8000db2:	d004      	beq.n	8000dbe <__aeabi_fsub+0x31e>
 8000db4:	230f      	movs	r3, #15
 8000db6:	4013      	ands	r3, r2
 8000db8:	2b04      	cmp	r3, #4
 8000dba:	d000      	beq.n	8000dbe <__aeabi_fsub+0x31e>
 8000dbc:	e6bf      	b.n	8000b3e <__aeabi_fsub+0x9e>
 8000dbe:	4663      	mov	r3, ip
 8000dc0:	015b      	lsls	r3, r3, #5
 8000dc2:	d500      	bpl.n	8000dc6 <__aeabi_fsub+0x326>
 8000dc4:	e6c2      	b.n	8000b4c <__aeabi_fsub+0xac>
 8000dc6:	4663      	mov	r3, ip
 8000dc8:	08df      	lsrs	r7, r3, #3
 8000dca:	002b      	movs	r3, r5
 8000dcc:	e6e3      	b.n	8000b96 <__aeabi_fsub+0xf6>
 8000dce:	1b53      	subs	r3, r2, r5
 8000dd0:	2d00      	cmp	r5, #0
 8000dd2:	d100      	bne.n	8000dd6 <__aeabi_fsub+0x336>
 8000dd4:	e6f4      	b.n	8000bc0 <__aeabi_fsub+0x120>
 8000dd6:	2080      	movs	r0, #128	@ 0x80
 8000dd8:	4664      	mov	r4, ip
 8000dda:	04c0      	lsls	r0, r0, #19
 8000ddc:	4304      	orrs	r4, r0
 8000dde:	46a4      	mov	ip, r4
 8000de0:	0034      	movs	r4, r6
 8000de2:	2001      	movs	r0, #1
 8000de4:	2b1b      	cmp	r3, #27
 8000de6:	dc09      	bgt.n	8000dfc <__aeabi_fsub+0x35c>
 8000de8:	2520      	movs	r5, #32
 8000dea:	4660      	mov	r0, ip
 8000dec:	40d8      	lsrs	r0, r3
 8000dee:	1aeb      	subs	r3, r5, r3
 8000df0:	4665      	mov	r5, ip
 8000df2:	409d      	lsls	r5, r3
 8000df4:	002b      	movs	r3, r5
 8000df6:	1e5d      	subs	r5, r3, #1
 8000df8:	41ab      	sbcs	r3, r5
 8000dfa:	4318      	orrs	r0, r3
 8000dfc:	1a0b      	subs	r3, r1, r0
 8000dfe:	469c      	mov	ip, r3
 8000e00:	0015      	movs	r5, r2
 8000e02:	e680      	b.n	8000b06 <__aeabi_fsub+0x66>
 8000e04:	fbffffff 	.word	0xfbffffff
 8000e08:	7dffffff 	.word	0x7dffffff
 8000e0c:	22fe      	movs	r2, #254	@ 0xfe
 8000e0e:	1c6b      	adds	r3, r5, #1
 8000e10:	4213      	tst	r3, r2
 8000e12:	d0a3      	beq.n	8000d5c <__aeabi_fsub+0x2bc>
 8000e14:	2bff      	cmp	r3, #255	@ 0xff
 8000e16:	d100      	bne.n	8000e1a <__aeabi_fsub+0x37a>
 8000e18:	e69c      	b.n	8000b54 <__aeabi_fsub+0xb4>
 8000e1a:	4461      	add	r1, ip
 8000e1c:	0849      	lsrs	r1, r1, #1
 8000e1e:	074a      	lsls	r2, r1, #29
 8000e20:	d049      	beq.n	8000eb6 <__aeabi_fsub+0x416>
 8000e22:	220f      	movs	r2, #15
 8000e24:	400a      	ands	r2, r1
 8000e26:	2a04      	cmp	r2, #4
 8000e28:	d045      	beq.n	8000eb6 <__aeabi_fsub+0x416>
 8000e2a:	1d0a      	adds	r2, r1, #4
 8000e2c:	4694      	mov	ip, r2
 8000e2e:	e6ad      	b.n	8000b8c <__aeabi_fsub+0xec>
 8000e30:	2d00      	cmp	r5, #0
 8000e32:	d100      	bne.n	8000e36 <__aeabi_fsub+0x396>
 8000e34:	e776      	b.n	8000d24 <__aeabi_fsub+0x284>
 8000e36:	e68d      	b.n	8000b54 <__aeabi_fsub+0xb4>
 8000e38:	0034      	movs	r4, r6
 8000e3a:	20ff      	movs	r0, #255	@ 0xff
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	e68b      	b.n	8000b58 <__aeabi_fsub+0xb8>
 8000e40:	4663      	mov	r3, ip
 8000e42:	2401      	movs	r4, #1
 8000e44:	1acf      	subs	r7, r1, r3
 8000e46:	4034      	ands	r4, r6
 8000e48:	e664      	b.n	8000b14 <__aeabi_fsub+0x74>
 8000e4a:	4461      	add	r1, ip
 8000e4c:	014b      	lsls	r3, r1, #5
 8000e4e:	d56d      	bpl.n	8000f2c <__aeabi_fsub+0x48c>
 8000e50:	0848      	lsrs	r0, r1, #1
 8000e52:	4944      	ldr	r1, [pc, #272]	@ (8000f64 <__aeabi_fsub+0x4c4>)
 8000e54:	4001      	ands	r1, r0
 8000e56:	0743      	lsls	r3, r0, #29
 8000e58:	d02c      	beq.n	8000eb4 <__aeabi_fsub+0x414>
 8000e5a:	230f      	movs	r3, #15
 8000e5c:	4003      	ands	r3, r0
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	d028      	beq.n	8000eb4 <__aeabi_fsub+0x414>
 8000e62:	1d0b      	adds	r3, r1, #4
 8000e64:	469c      	mov	ip, r3
 8000e66:	2302      	movs	r3, #2
 8000e68:	e690      	b.n	8000b8c <__aeabi_fsub+0xec>
 8000e6a:	2900      	cmp	r1, #0
 8000e6c:	d100      	bne.n	8000e70 <__aeabi_fsub+0x3d0>
 8000e6e:	e72b      	b.n	8000cc8 <__aeabi_fsub+0x228>
 8000e70:	2380      	movs	r3, #128	@ 0x80
 8000e72:	03db      	lsls	r3, r3, #15
 8000e74:	429f      	cmp	r7, r3
 8000e76:	d200      	bcs.n	8000e7a <__aeabi_fsub+0x3da>
 8000e78:	e726      	b.n	8000cc8 <__aeabi_fsub+0x228>
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d300      	bcc.n	8000e80 <__aeabi_fsub+0x3e0>
 8000e7e:	e723      	b.n	8000cc8 <__aeabi_fsub+0x228>
 8000e80:	2401      	movs	r4, #1
 8000e82:	4034      	ands	r4, r6
 8000e84:	0007      	movs	r7, r0
 8000e86:	e71f      	b.n	8000cc8 <__aeabi_fsub+0x228>
 8000e88:	0034      	movs	r4, r6
 8000e8a:	468c      	mov	ip, r1
 8000e8c:	e67e      	b.n	8000b8c <__aeabi_fsub+0xec>
 8000e8e:	2301      	movs	r3, #1
 8000e90:	08cf      	lsrs	r7, r1, #3
 8000e92:	e680      	b.n	8000b96 <__aeabi_fsub+0xf6>
 8000e94:	2300      	movs	r3, #0
 8000e96:	e67e      	b.n	8000b96 <__aeabi_fsub+0xf6>
 8000e98:	2020      	movs	r0, #32
 8000e9a:	4665      	mov	r5, ip
 8000e9c:	1b80      	subs	r0, r0, r6
 8000e9e:	4085      	lsls	r5, r0
 8000ea0:	4663      	mov	r3, ip
 8000ea2:	0028      	movs	r0, r5
 8000ea4:	40f3      	lsrs	r3, r6
 8000ea6:	1e45      	subs	r5, r0, #1
 8000ea8:	41a8      	sbcs	r0, r5
 8000eaa:	4303      	orrs	r3, r0
 8000eac:	469c      	mov	ip, r3
 8000eae:	0015      	movs	r5, r2
 8000eb0:	448c      	add	ip, r1
 8000eb2:	e76d      	b.n	8000d90 <__aeabi_fsub+0x2f0>
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	08cf      	lsrs	r7, r1, #3
 8000eb8:	e66d      	b.n	8000b96 <__aeabi_fsub+0xf6>
 8000eba:	1b0f      	subs	r7, r1, r4
 8000ebc:	017b      	lsls	r3, r7, #5
 8000ebe:	d528      	bpl.n	8000f12 <__aeabi_fsub+0x472>
 8000ec0:	01bf      	lsls	r7, r7, #6
 8000ec2:	09bf      	lsrs	r7, r7, #6
 8000ec4:	0038      	movs	r0, r7
 8000ec6:	f000 f8bf 	bl	8001048 <__clzsi2>
 8000eca:	003b      	movs	r3, r7
 8000ecc:	3805      	subs	r0, #5
 8000ece:	4083      	lsls	r3, r0
 8000ed0:	0034      	movs	r4, r6
 8000ed2:	2501      	movs	r5, #1
 8000ed4:	e6ca      	b.n	8000c6c <__aeabi_fsub+0x1cc>
 8000ed6:	2900      	cmp	r1, #0
 8000ed8:	d100      	bne.n	8000edc <__aeabi_fsub+0x43c>
 8000eda:	e6b5      	b.n	8000c48 <__aeabi_fsub+0x1a8>
 8000edc:	2401      	movs	r4, #1
 8000ede:	0007      	movs	r7, r0
 8000ee0:	4034      	ands	r4, r6
 8000ee2:	e658      	b.n	8000b96 <__aeabi_fsub+0xf6>
 8000ee4:	4663      	mov	r3, ip
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d100      	bne.n	8000eec <__aeabi_fsub+0x44c>
 8000eea:	e6e9      	b.n	8000cc0 <__aeabi_fsub+0x220>
 8000eec:	2900      	cmp	r1, #0
 8000eee:	d100      	bne.n	8000ef2 <__aeabi_fsub+0x452>
 8000ef0:	e6ea      	b.n	8000cc8 <__aeabi_fsub+0x228>
 8000ef2:	2380      	movs	r3, #128	@ 0x80
 8000ef4:	03db      	lsls	r3, r3, #15
 8000ef6:	429f      	cmp	r7, r3
 8000ef8:	d200      	bcs.n	8000efc <__aeabi_fsub+0x45c>
 8000efa:	e6e5      	b.n	8000cc8 <__aeabi_fsub+0x228>
 8000efc:	4298      	cmp	r0, r3
 8000efe:	d300      	bcc.n	8000f02 <__aeabi_fsub+0x462>
 8000f00:	e6e2      	b.n	8000cc8 <__aeabi_fsub+0x228>
 8000f02:	0007      	movs	r7, r0
 8000f04:	e6e0      	b.n	8000cc8 <__aeabi_fsub+0x228>
 8000f06:	2900      	cmp	r1, #0
 8000f08:	d100      	bne.n	8000f0c <__aeabi_fsub+0x46c>
 8000f0a:	e69e      	b.n	8000c4a <__aeabi_fsub+0x1aa>
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	08cf      	lsrs	r7, r1, #3
 8000f10:	e641      	b.n	8000b96 <__aeabi_fsub+0xf6>
 8000f12:	0034      	movs	r4, r6
 8000f14:	2301      	movs	r3, #1
 8000f16:	08ff      	lsrs	r7, r7, #3
 8000f18:	e63d      	b.n	8000b96 <__aeabi_fsub+0xf6>
 8000f1a:	2f00      	cmp	r7, #0
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_fsub+0x480>
 8000f1e:	e693      	b.n	8000c48 <__aeabi_fsub+0x1a8>
 8000f20:	2300      	movs	r3, #0
 8000f22:	08ff      	lsrs	r7, r7, #3
 8000f24:	e637      	b.n	8000b96 <__aeabi_fsub+0xf6>
 8000f26:	2300      	movs	r3, #0
 8000f28:	08d7      	lsrs	r7, r2, #3
 8000f2a:	e634      	b.n	8000b96 <__aeabi_fsub+0xf6>
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	08cf      	lsrs	r7, r1, #3
 8000f30:	e631      	b.n	8000b96 <__aeabi_fsub+0xf6>
 8000f32:	2280      	movs	r2, #128	@ 0x80
 8000f34:	000b      	movs	r3, r1
 8000f36:	04d2      	lsls	r2, r2, #19
 8000f38:	2001      	movs	r0, #1
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	4211      	tst	r1, r2
 8000f3e:	d000      	beq.n	8000f42 <__aeabi_fsub+0x4a2>
 8000f40:	e6ae      	b.n	8000ca0 <__aeabi_fsub+0x200>
 8000f42:	08cf      	lsrs	r7, r1, #3
 8000f44:	e627      	b.n	8000b96 <__aeabi_fsub+0xf6>
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d100      	bne.n	8000f4c <__aeabi_fsub+0x4ac>
 8000f4a:	e75f      	b.n	8000e0c <__aeabi_fsub+0x36c>
 8000f4c:	1b56      	subs	r6, r2, r5
 8000f4e:	2d00      	cmp	r5, #0
 8000f50:	d101      	bne.n	8000f56 <__aeabi_fsub+0x4b6>
 8000f52:	0033      	movs	r3, r6
 8000f54:	e6e7      	b.n	8000d26 <__aeabi_fsub+0x286>
 8000f56:	2380      	movs	r3, #128	@ 0x80
 8000f58:	4660      	mov	r0, ip
 8000f5a:	04db      	lsls	r3, r3, #19
 8000f5c:	4318      	orrs	r0, r3
 8000f5e:	4684      	mov	ip, r0
 8000f60:	e6eb      	b.n	8000d3a <__aeabi_fsub+0x29a>
 8000f62:	46c0      	nop			@ (mov r8, r8)
 8000f64:	7dffffff 	.word	0x7dffffff

08000f68 <__aeabi_f2iz>:
 8000f68:	0241      	lsls	r1, r0, #9
 8000f6a:	0042      	lsls	r2, r0, #1
 8000f6c:	0fc3      	lsrs	r3, r0, #31
 8000f6e:	0a49      	lsrs	r1, r1, #9
 8000f70:	2000      	movs	r0, #0
 8000f72:	0e12      	lsrs	r2, r2, #24
 8000f74:	2a7e      	cmp	r2, #126	@ 0x7e
 8000f76:	dd03      	ble.n	8000f80 <__aeabi_f2iz+0x18>
 8000f78:	2a9d      	cmp	r2, #157	@ 0x9d
 8000f7a:	dd02      	ble.n	8000f82 <__aeabi_f2iz+0x1a>
 8000f7c:	4a09      	ldr	r2, [pc, #36]	@ (8000fa4 <__aeabi_f2iz+0x3c>)
 8000f7e:	1898      	adds	r0, r3, r2
 8000f80:	4770      	bx	lr
 8000f82:	2080      	movs	r0, #128	@ 0x80
 8000f84:	0400      	lsls	r0, r0, #16
 8000f86:	4301      	orrs	r1, r0
 8000f88:	2a95      	cmp	r2, #149	@ 0x95
 8000f8a:	dc07      	bgt.n	8000f9c <__aeabi_f2iz+0x34>
 8000f8c:	2096      	movs	r0, #150	@ 0x96
 8000f8e:	1a82      	subs	r2, r0, r2
 8000f90:	40d1      	lsrs	r1, r2
 8000f92:	4248      	negs	r0, r1
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d1f3      	bne.n	8000f80 <__aeabi_f2iz+0x18>
 8000f98:	0008      	movs	r0, r1
 8000f9a:	e7f1      	b.n	8000f80 <__aeabi_f2iz+0x18>
 8000f9c:	3a96      	subs	r2, #150	@ 0x96
 8000f9e:	4091      	lsls	r1, r2
 8000fa0:	e7f7      	b.n	8000f92 <__aeabi_f2iz+0x2a>
 8000fa2:	46c0      	nop			@ (mov r8, r8)
 8000fa4:	7fffffff 	.word	0x7fffffff

08000fa8 <__aeabi_i2f>:
 8000fa8:	b570      	push	{r4, r5, r6, lr}
 8000faa:	2800      	cmp	r0, #0
 8000fac:	d012      	beq.n	8000fd4 <__aeabi_i2f+0x2c>
 8000fae:	17c3      	asrs	r3, r0, #31
 8000fb0:	18c5      	adds	r5, r0, r3
 8000fb2:	405d      	eors	r5, r3
 8000fb4:	0fc4      	lsrs	r4, r0, #31
 8000fb6:	0028      	movs	r0, r5
 8000fb8:	f000 f846 	bl	8001048 <__clzsi2>
 8000fbc:	239e      	movs	r3, #158	@ 0x9e
 8000fbe:	1a1b      	subs	r3, r3, r0
 8000fc0:	2b96      	cmp	r3, #150	@ 0x96
 8000fc2:	dc0f      	bgt.n	8000fe4 <__aeabi_i2f+0x3c>
 8000fc4:	2808      	cmp	r0, #8
 8000fc6:	d038      	beq.n	800103a <__aeabi_i2f+0x92>
 8000fc8:	3808      	subs	r0, #8
 8000fca:	4085      	lsls	r5, r0
 8000fcc:	026d      	lsls	r5, r5, #9
 8000fce:	0a6d      	lsrs	r5, r5, #9
 8000fd0:	b2d8      	uxtb	r0, r3
 8000fd2:	e002      	b.n	8000fda <__aeabi_i2f+0x32>
 8000fd4:	2400      	movs	r4, #0
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	2500      	movs	r5, #0
 8000fda:	05c0      	lsls	r0, r0, #23
 8000fdc:	4328      	orrs	r0, r5
 8000fde:	07e4      	lsls	r4, r4, #31
 8000fe0:	4320      	orrs	r0, r4
 8000fe2:	bd70      	pop	{r4, r5, r6, pc}
 8000fe4:	2b99      	cmp	r3, #153	@ 0x99
 8000fe6:	dc14      	bgt.n	8001012 <__aeabi_i2f+0x6a>
 8000fe8:	1f42      	subs	r2, r0, #5
 8000fea:	4095      	lsls	r5, r2
 8000fec:	002a      	movs	r2, r5
 8000fee:	4915      	ldr	r1, [pc, #84]	@ (8001044 <__aeabi_i2f+0x9c>)
 8000ff0:	4011      	ands	r1, r2
 8000ff2:	0755      	lsls	r5, r2, #29
 8000ff4:	d01c      	beq.n	8001030 <__aeabi_i2f+0x88>
 8000ff6:	250f      	movs	r5, #15
 8000ff8:	402a      	ands	r2, r5
 8000ffa:	2a04      	cmp	r2, #4
 8000ffc:	d018      	beq.n	8001030 <__aeabi_i2f+0x88>
 8000ffe:	3104      	adds	r1, #4
 8001000:	08ca      	lsrs	r2, r1, #3
 8001002:	0149      	lsls	r1, r1, #5
 8001004:	d515      	bpl.n	8001032 <__aeabi_i2f+0x8a>
 8001006:	239f      	movs	r3, #159	@ 0x9f
 8001008:	0252      	lsls	r2, r2, #9
 800100a:	1a18      	subs	r0, r3, r0
 800100c:	0a55      	lsrs	r5, r2, #9
 800100e:	b2c0      	uxtb	r0, r0
 8001010:	e7e3      	b.n	8000fda <__aeabi_i2f+0x32>
 8001012:	2205      	movs	r2, #5
 8001014:	0029      	movs	r1, r5
 8001016:	1a12      	subs	r2, r2, r0
 8001018:	40d1      	lsrs	r1, r2
 800101a:	0002      	movs	r2, r0
 800101c:	321b      	adds	r2, #27
 800101e:	4095      	lsls	r5, r2
 8001020:	002a      	movs	r2, r5
 8001022:	1e55      	subs	r5, r2, #1
 8001024:	41aa      	sbcs	r2, r5
 8001026:	430a      	orrs	r2, r1
 8001028:	4906      	ldr	r1, [pc, #24]	@ (8001044 <__aeabi_i2f+0x9c>)
 800102a:	4011      	ands	r1, r2
 800102c:	0755      	lsls	r5, r2, #29
 800102e:	d1e2      	bne.n	8000ff6 <__aeabi_i2f+0x4e>
 8001030:	08ca      	lsrs	r2, r1, #3
 8001032:	0252      	lsls	r2, r2, #9
 8001034:	0a55      	lsrs	r5, r2, #9
 8001036:	b2d8      	uxtb	r0, r3
 8001038:	e7cf      	b.n	8000fda <__aeabi_i2f+0x32>
 800103a:	026d      	lsls	r5, r5, #9
 800103c:	0a6d      	lsrs	r5, r5, #9
 800103e:	308e      	adds	r0, #142	@ 0x8e
 8001040:	e7cb      	b.n	8000fda <__aeabi_i2f+0x32>
 8001042:	46c0      	nop			@ (mov r8, r8)
 8001044:	fbffffff 	.word	0xfbffffff

08001048 <__clzsi2>:
 8001048:	211c      	movs	r1, #28
 800104a:	2301      	movs	r3, #1
 800104c:	041b      	lsls	r3, r3, #16
 800104e:	4298      	cmp	r0, r3
 8001050:	d301      	bcc.n	8001056 <__clzsi2+0xe>
 8001052:	0c00      	lsrs	r0, r0, #16
 8001054:	3910      	subs	r1, #16
 8001056:	0a1b      	lsrs	r3, r3, #8
 8001058:	4298      	cmp	r0, r3
 800105a:	d301      	bcc.n	8001060 <__clzsi2+0x18>
 800105c:	0a00      	lsrs	r0, r0, #8
 800105e:	3908      	subs	r1, #8
 8001060:	091b      	lsrs	r3, r3, #4
 8001062:	4298      	cmp	r0, r3
 8001064:	d301      	bcc.n	800106a <__clzsi2+0x22>
 8001066:	0900      	lsrs	r0, r0, #4
 8001068:	3904      	subs	r1, #4
 800106a:	a202      	add	r2, pc, #8	@ (adr r2, 8001074 <__clzsi2+0x2c>)
 800106c:	5c10      	ldrb	r0, [r2, r0]
 800106e:	1840      	adds	r0, r0, r1
 8001070:	4770      	bx	lr
 8001072:	46c0      	nop			@ (mov r8, r8)
 8001074:	02020304 	.word	0x02020304
 8001078:	01010101 	.word	0x01010101
	...

08001084 <receber_linhas>:
uint8_t fatia = 0;
uint8_t total_fatias = 5;
float amp = 2.0f;

int receber_linhas(uint8_t *line_buffer)
{
 8001084:	b590      	push	{r4, r7, lr}
 8001086:	b087      	sub	sp, #28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	uint8_t rx_byte;
	int pixel_count = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
	int valor_atual = 0;
 8001090:	2300      	movs	r3, #0
 8001092:	613b      	str	r3, [r7, #16]
	int has_digit = 0;
 8001094:	2300      	movs	r3, #0
 8001096:	60fb      	str	r3, [r7, #12]

	while (pixel_count < 90)
 8001098:	e048      	b.n	800112c <receber_linhas+0xa8>
	{
		if (HAL_UART_Receive(&huart2, &rx_byte, 1, 3600000) == HAL_OK)
 800109a:	4b2b      	ldr	r3, [pc, #172]	@ (8001148 <receber_linhas+0xc4>)
 800109c:	240b      	movs	r4, #11
 800109e:	1939      	adds	r1, r7, r4
 80010a0:	482a      	ldr	r0, [pc, #168]	@ (800114c <receber_linhas+0xc8>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	f001 fcb0 	bl	8002a08 <HAL_UART_Receive>
 80010a8:	1e03      	subs	r3, r0, #0
 80010aa:	d13d      	bne.n	8001128 <receber_linhas+0xa4>
		{
			if (rx_byte >= '0' && rx_byte <= '9')
 80010ac:	0021      	movs	r1, r4
 80010ae:	187b      	adds	r3, r7, r1
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b2f      	cmp	r3, #47	@ 0x2f
 80010b4:	d911      	bls.n	80010da <receber_linhas+0x56>
 80010b6:	187b      	adds	r3, r7, r1
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b39      	cmp	r3, #57	@ 0x39
 80010bc:	d80d      	bhi.n	80010da <receber_linhas+0x56>
			{
				valor_atual = valor_atual * 10 + (rx_byte - '0');
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	0013      	movs	r3, r2
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	189b      	adds	r3, r3, r2
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	001a      	movs	r2, r3
 80010ca:	187b      	adds	r3, r7, r1
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	3b30      	subs	r3, #48	@ 0x30
 80010d0:	18d3      	adds	r3, r2, r3
 80010d2:	613b      	str	r3, [r7, #16]
				has_digit = 1;
 80010d4:	2301      	movs	r3, #1
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	e028      	b.n	800112c <receber_linhas+0xa8>
			}
			else if (rx_byte == ' ' || rx_byte == '\n' || rx_byte == '\r')
 80010da:	220b      	movs	r2, #11
 80010dc:	18bb      	adds	r3, r7, r2
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b20      	cmp	r3, #32
 80010e2:	d007      	beq.n	80010f4 <receber_linhas+0x70>
 80010e4:	18bb      	adds	r3, r7, r2
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b0a      	cmp	r3, #10
 80010ea:	d003      	beq.n	80010f4 <receber_linhas+0x70>
 80010ec:	18bb      	adds	r3, r7, r2
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b0d      	cmp	r3, #13
 80010f2:	d11b      	bne.n	800112c <receber_linhas+0xa8>
			{
				if (has_digit)
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d010      	beq.n	800111c <receber_linhas+0x98>
				{
					line_buffer[pixel_count++] = (uint8_t)valor_atual;
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	1c5a      	adds	r2, r3, #1
 80010fe:	617a      	str	r2, [r7, #20]
 8001100:	001a      	movs	r2, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	189b      	adds	r3, r3, r2
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	b2d2      	uxtb	r2, r2
 800110a:	701a      	strb	r2, [r3, #0]
					valor_atual = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	613b      	str	r3, [r7, #16]
					has_digit = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	60fb      	str	r3, [r7, #12]
					printf(valor_atual);
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	0018      	movs	r0, r3
 8001118:	f002 fca4 	bl	8003a64 <iprintf>
				}
				if (rx_byte == '\n')
 800111c:	230b      	movs	r3, #11
 800111e:	18fb      	adds	r3, r7, r3
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	2b0a      	cmp	r3, #10
 8001124:	d006      	beq.n	8001134 <receber_linhas+0xb0>
 8001126:	e001      	b.n	800112c <receber_linhas+0xa8>
					break;
			}
		}
		else
		{
			return 0; // Timeout
 8001128:	2300      	movs	r3, #0
 800112a:	e009      	b.n	8001140 <receber_linhas+0xbc>
	while (pixel_count < 90)
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	2b59      	cmp	r3, #89	@ 0x59
 8001130:	ddb3      	ble.n	800109a <receber_linhas+0x16>
 8001132:	e000      	b.n	8001136 <receber_linhas+0xb2>
					break;
 8001134:	46c0      	nop			@ (mov r8, r8)
		}
	}
	return (pixel_count == 90) ? 1 : 0;
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	3b5a      	subs	r3, #90	@ 0x5a
 800113a:	425a      	negs	r2, r3
 800113c:	4153      	adcs	r3, r2
 800113e:	b2db      	uxtb	r3, r3
}
 8001140:	0018      	movs	r0, r3
 8001142:	46bd      	mov	sp, r7
 8001144:	b007      	add	sp, #28
 8001146:	bd90      	pop	{r4, r7, pc}
 8001148:	0036ee80 	.word	0x0036ee80
 800114c:	2000008c 	.word	0x2000008c

08001150 <high_boost>:
}



// Lembrar de colocar no loop !!!!!!!!!!!!!!!!!
void high_boost() {
 8001150:	b590      	push	{r4, r7, lr}
 8001152:	b08f      	sub	sp, #60	@ 0x3c
 8001154:	af00      	add	r7, sp, #0
	// Aplica o zero padding antes da imagem ser recebida
	for (int i = 0; i < altura + 2; i++) {
 8001156:	2300      	movs	r3, #0
 8001158:	637b      	str	r3, [r7, #52]	@ 0x34
 800115a:	e017      	b.n	800118c <high_boost+0x3c>
		for (int j = 0; j < largura + 2; j++) {
 800115c:	2300      	movs	r3, #0
 800115e:	633b      	str	r3, [r7, #48]	@ 0x30
 8001160:	e00b      	b.n	800117a <high_boost+0x2a>
			imagem_padd[i][j] = 0;
 8001162:	4a83      	ldr	r2, [pc, #524]	@ (8001370 <high_boost+0x220>)
 8001164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001166:	215c      	movs	r1, #92	@ 0x5c
 8001168:	434b      	muls	r3, r1
 800116a:	18d2      	adds	r2, r2, r3
 800116c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800116e:	18d3      	adds	r3, r2, r3
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < largura + 2; j++) {
 8001174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001176:	3301      	adds	r3, #1
 8001178:	633b      	str	r3, [r7, #48]	@ 0x30
 800117a:	4b7e      	ldr	r3, [pc, #504]	@ (8001374 <high_boost+0x224>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	3301      	adds	r3, #1
 8001180:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001182:	429a      	cmp	r2, r3
 8001184:	dded      	ble.n	8001162 <high_boost+0x12>
	for (int i = 0; i < altura + 2; i++) {
 8001186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001188:	3301      	adds	r3, #1
 800118a:	637b      	str	r3, [r7, #52]	@ 0x34
 800118c:	4b7a      	ldr	r3, [pc, #488]	@ (8001378 <high_boost+0x228>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	3301      	adds	r3, #1
 8001192:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001194:	429a      	cmp	r2, r3
 8001196:	dde1      	ble.n	800115c <high_boost+0xc>
	}



	//Recebendo a imagem/matriz --> A FAZER
	for (int i = 0; i < 32; i++) {
 8001198:	2300      	movs	r3, #0
 800119a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800119c:	e00b      	b.n	80011b6 <high_boost+0x66>
		receber_linhas(imagem_padd[i + 1]);
 800119e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011a0:	3301      	adds	r3, #1
 80011a2:	225c      	movs	r2, #92	@ 0x5c
 80011a4:	435a      	muls	r2, r3
 80011a6:	4b72      	ldr	r3, [pc, #456]	@ (8001370 <high_boost+0x220>)
 80011a8:	18d3      	adds	r3, r2, r3
 80011aa:	0018      	movs	r0, r3
 80011ac:	f7ff ff6a 	bl	8001084 <receber_linhas>
	for (int i = 0; i < 32; i++) {
 80011b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011b2:	3301      	adds	r3, #1
 80011b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011b8:	2b1f      	cmp	r3, #31
 80011ba:	ddf0      	ble.n	800119e <high_boost+0x4e>


	// Aplica filtro de suavizacao
	// A imagem e percorrida pixel a pixel enquanto calcula a media
	// somando o valor dos pixels ao redor (3x3) e dividindo por 9
	for (int i = 1; i < altura + 1; i++) {
 80011bc:	2301      	movs	r3, #1
 80011be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80011c0:	e050      	b.n	8001264 <high_boost+0x114>
		for (int j = 1; j < largura + 1; j++) {
 80011c2:	2301      	movs	r3, #1
 80011c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80011c6:	e044      	b.n	8001252 <high_boost+0x102>
			// Calcula media 3x3
			int sum = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	623b      	str	r3, [r7, #32]
			for (int di = -1; di <= 1; di++) {
 80011cc:	2301      	movs	r3, #1
 80011ce:	425b      	negs	r3, r3
 80011d0:	61fb      	str	r3, [r7, #28]
 80011d2:	e01b      	b.n	800120c <high_boost+0xbc>
				for (int dj = -1; dj <= 1; dj++) {
 80011d4:	2301      	movs	r3, #1
 80011d6:	425b      	negs	r3, r3
 80011d8:	61bb      	str	r3, [r7, #24]
 80011da:	e011      	b.n	8001200 <high_boost+0xb0>
					sum += imagem_padd[i + di][j + dj];
 80011dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	18d2      	adds	r2, r2, r3
 80011e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	18cb      	adds	r3, r1, r3
 80011e8:	4961      	ldr	r1, [pc, #388]	@ (8001370 <high_boost+0x220>)
 80011ea:	205c      	movs	r0, #92	@ 0x5c
 80011ec:	4342      	muls	r2, r0
 80011ee:	188a      	adds	r2, r1, r2
 80011f0:	5cd3      	ldrb	r3, [r2, r3]
 80011f2:	001a      	movs	r2, r3
 80011f4:	6a3b      	ldr	r3, [r7, #32]
 80011f6:	189b      	adds	r3, r3, r2
 80011f8:	623b      	str	r3, [r7, #32]
				for (int dj = -1; dj <= 1; dj++) {
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	3301      	adds	r3, #1
 80011fe:	61bb      	str	r3, [r7, #24]
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	2b01      	cmp	r3, #1
 8001204:	ddea      	ble.n	80011dc <high_boost+0x8c>
			for (int di = -1; di <= 1; di++) {
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	3301      	adds	r3, #1
 800120a:	61fb      	str	r3, [r7, #28]
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	2b01      	cmp	r3, #1
 8001210:	dde0      	ble.n	80011d4 <high_boost+0x84>
				}
			}
			int avg = sum / 9;
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	2109      	movs	r1, #9
 8001216:	0018      	movs	r0, r3
 8001218:	f7ff f80a 	bl	8000230 <__divsi3>
 800121c:	0003      	movs	r3, r0
 800121e:	617b      	str	r3, [r7, #20]

			// Garante que os valores da matriz estejam no intervalo [0, 255]
			if (avg < 0) avg = 0;
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	2b00      	cmp	r3, #0
 8001224:	da01      	bge.n	800122a <high_boost+0xda>
 8001226:	2300      	movs	r3, #0
 8001228:	617b      	str	r3, [r7, #20]
			if (avg > MAX_VAL) avg = MAX_VAL;
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	2bff      	cmp	r3, #255	@ 0xff
 800122e:	dd01      	ble.n	8001234 <high_boost+0xe4>
 8001230:	23ff      	movs	r3, #255	@ 0xff
 8001232:	617b      	str	r3, [r7, #20]

			suavizado[i - 1][j - 1] = avg;
 8001234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001236:	1e5a      	subs	r2, r3, #1
 8001238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800123a:	3b01      	subs	r3, #1
 800123c:	6979      	ldr	r1, [r7, #20]
 800123e:	b2cc      	uxtb	r4, r1
 8001240:	494e      	ldr	r1, [pc, #312]	@ (800137c <high_boost+0x22c>)
 8001242:	205a      	movs	r0, #90	@ 0x5a
 8001244:	4342      	muls	r2, r0
 8001246:	188a      	adds	r2, r1, r2
 8001248:	1c21      	adds	r1, r4, #0
 800124a:	54d1      	strb	r1, [r2, r3]
		for (int j = 1; j < largura + 1; j++) {
 800124c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800124e:	3301      	adds	r3, #1
 8001250:	627b      	str	r3, [r7, #36]	@ 0x24
 8001252:	4b48      	ldr	r3, [pc, #288]	@ (8001374 <high_boost+0x224>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	001a      	movs	r2, r3
 8001258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800125a:	4293      	cmp	r3, r2
 800125c:	ddb4      	ble.n	80011c8 <high_boost+0x78>
	for (int i = 1; i < altura + 1; i++) {
 800125e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001260:	3301      	adds	r3, #1
 8001262:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001264:	4b44      	ldr	r3, [pc, #272]	@ (8001378 <high_boost+0x228>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	001a      	movs	r2, r3
 800126a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800126c:	4293      	cmp	r3, r2
 800126e:	dda8      	ble.n	80011c2 <high_boost+0x72>
		}
	}

	for (int i = 0; i < altura; i++) {
 8001270:	2300      	movs	r3, #0
 8001272:	613b      	str	r3, [r7, #16]
 8001274:	e064      	b.n	8001340 <high_boost+0x1f0>
		for (int j = 0; j < largura; j++) {
 8001276:	2300      	movs	r3, #0
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	e050      	b.n	800131e <high_boost+0x1ce>
			int resultado;

			// Variavel refernte a (imagem - suavizado)
			int high_pass = imagem_padd[i + 1][j + 1] - suavizado[i][j];
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	1c5a      	adds	r2, r3, #1
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	3301      	adds	r3, #1
 8001284:	493a      	ldr	r1, [pc, #232]	@ (8001370 <high_boost+0x220>)
 8001286:	205c      	movs	r0, #92	@ 0x5c
 8001288:	4342      	muls	r2, r0
 800128a:	188a      	adds	r2, r1, r2
 800128c:	5cd3      	ldrb	r3, [r2, r3]
 800128e:	0018      	movs	r0, r3
 8001290:	4a3a      	ldr	r2, [pc, #232]	@ (800137c <high_boost+0x22c>)
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	215a      	movs	r1, #90	@ 0x5a
 8001296:	434b      	muls	r3, r1
 8001298:	18d2      	adds	r2, r2, r3
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	18d3      	adds	r3, r2, r3
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	1ac3      	subs	r3, r0, r3
 80012a2:	607b      	str	r3, [r7, #4]

			resultado = (amp - 1.0f) * imagem_padd[i + 1][j + 1] + high_pass;
 80012a4:	4b36      	ldr	r3, [pc, #216]	@ (8001380 <high_boost+0x230>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	21fe      	movs	r1, #254	@ 0xfe
 80012aa:	0589      	lsls	r1, r1, #22
 80012ac:	1c18      	adds	r0, r3, #0
 80012ae:	f7ff fbf7 	bl	8000aa0 <__aeabi_fsub>
 80012b2:	1c03      	adds	r3, r0, #0
 80012b4:	1c1c      	adds	r4, r3, #0
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	1c5a      	adds	r2, r3, #1
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	3301      	adds	r3, #1
 80012be:	492c      	ldr	r1, [pc, #176]	@ (8001370 <high_boost+0x220>)
 80012c0:	205c      	movs	r0, #92	@ 0x5c
 80012c2:	4342      	muls	r2, r0
 80012c4:	188a      	adds	r2, r1, r2
 80012c6:	5cd3      	ldrb	r3, [r2, r3]
 80012c8:	0018      	movs	r0, r3
 80012ca:	f7ff fe6d 	bl	8000fa8 <__aeabi_i2f>
 80012ce:	1c03      	adds	r3, r0, #0
 80012d0:	1c19      	adds	r1, r3, #0
 80012d2:	1c20      	adds	r0, r4, #0
 80012d4:	f7ff fa8a 	bl	80007ec <__aeabi_fmul>
 80012d8:	1c03      	adds	r3, r0, #0
 80012da:	1c1c      	adds	r4, r3, #0
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff fe63 	bl	8000fa8 <__aeabi_i2f>
 80012e2:	1c03      	adds	r3, r0, #0
 80012e4:	1c19      	adds	r1, r3, #0
 80012e6:	1c20      	adds	r0, r4, #0
 80012e8:	f7ff f88e 	bl	8000408 <__aeabi_fadd>
 80012ec:	1c03      	adds	r3, r0, #0
 80012ee:	1c18      	adds	r0, r3, #0
 80012f0:	f7ff fe3a 	bl	8000f68 <__aeabi_f2iz>
 80012f4:	0003      	movs	r3, r0
 80012f6:	60bb      	str	r3, [r7, #8]

			// Garante que os valores da matriz estejam no intervalo [0, 255]
			if (resultado < 0) resultado = 0;
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	da01      	bge.n	8001302 <high_boost+0x1b2>
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
			if (resultado > MAX_VAL) resultado = MAX_VAL;
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	2bff      	cmp	r3, #255	@ 0xff
 8001306:	dd01      	ble.n	800130c <high_boost+0x1bc>
 8001308:	23ff      	movs	r3, #255	@ 0xff
 800130a:	60bb      	str	r3, [r7, #8]

			//Insere o resultado na matriz filtrado
			printf("%d ", resultado);
 800130c:	68ba      	ldr	r2, [r7, #8]
 800130e:	4b1d      	ldr	r3, [pc, #116]	@ (8001384 <high_boost+0x234>)
 8001310:	0011      	movs	r1, r2
 8001312:	0018      	movs	r0, r3
 8001314:	f002 fba6 	bl	8003a64 <iprintf>
		for (int j = 0; j < largura; j++) {
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	3301      	adds	r3, #1
 800131c:	60fb      	str	r3, [r7, #12]
 800131e:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <high_boost+0x224>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	001a      	movs	r2, r3
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	4293      	cmp	r3, r2
 8001328:	dba8      	blt.n	800127c <high_boost+0x12c>
		}
		printf("\n");
 800132a:	200a      	movs	r0, #10
 800132c:	f002 fbaa 	bl	8003a84 <putchar>
		HAL_Delay(300);
 8001330:	2396      	movs	r3, #150	@ 0x96
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	0018      	movs	r0, r3
 8001336:	f000 fb07 	bl	8001948 <HAL_Delay>
	for (int i = 0; i < altura; i++) {
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	3301      	adds	r3, #1
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	4b0d      	ldr	r3, [pc, #52]	@ (8001378 <high_boost+0x228>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	001a      	movs	r2, r3
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	4293      	cmp	r3, r2
 800134a:	db94      	blt.n	8001276 <high_boost+0x126>
	}
	printf("\n--- Processamento Completo ---\n");
 800134c:	4b0e      	ldr	r3, [pc, #56]	@ (8001388 <high_boost+0x238>)
 800134e:	0018      	movs	r0, r3
 8001350:	f002 fbf8 	bl	8003b44 <puts>
	printf("Dimenses: %dx%d\n", altura, largura);
 8001354:	4b08      	ldr	r3, [pc, #32]	@ (8001378 <high_boost+0x228>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	0019      	movs	r1, r3
 800135a:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <high_boost+0x224>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	001a      	movs	r2, r3
 8001360:	4b0a      	ldr	r3, [pc, #40]	@ (800138c <high_boost+0x23c>)
 8001362:	0018      	movs	r0, r3
 8001364:	f002 fb7e 	bl	8003a64 <iprintf>
}
 8001368:	46c0      	nop			@ (mov r8, r8)
 800136a:	46bd      	mov	sp, r7
 800136c:	b00f      	add	sp, #60	@ 0x3c
 800136e:	bd90      	pop	{r4, r7, pc}
 8001370:	20000114 	.word	0x20000114
 8001374:	20000001 	.word	0x20000001
 8001378:	20000000 	.word	0x20000000
 800137c:	20000c94 	.word	0x20000c94
 8001380:	20000004 	.word	0x20000004
 8001384:	080048f4 	.word	0x080048f4
 8001388:	080048f8 	.word	0x080048f8
 800138c:	08004918 	.word	0x08004918

08001390 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001394:	f000 fa74 	bl	8001880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001398:	f000 f808 	bl	80013ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800139c:	f000 f880 	bl	80014a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013a0:	f000 f84e 	bl	8001440 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


  high_boost();
 80013a4:	f7ff fed4 	bl	8001150 <high_boost>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013a8:	46c0      	nop			@ (mov r8, r8)
 80013aa:	e7fd      	b.n	80013a8 <main+0x18>

080013ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ac:	b590      	push	{r4, r7, lr}
 80013ae:	b091      	sub	sp, #68	@ 0x44
 80013b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b2:	2410      	movs	r4, #16
 80013b4:	193b      	adds	r3, r7, r4
 80013b6:	0018      	movs	r0, r3
 80013b8:	2330      	movs	r3, #48	@ 0x30
 80013ba:	001a      	movs	r2, r3
 80013bc:	2100      	movs	r1, #0
 80013be:	f002 fcb7 	bl	8003d30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c2:	003b      	movs	r3, r7
 80013c4:	0018      	movs	r0, r3
 80013c6:	2310      	movs	r3, #16
 80013c8:	001a      	movs	r2, r3
 80013ca:	2100      	movs	r1, #0
 80013cc:	f002 fcb0 	bl	8003d30 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013d0:	0021      	movs	r1, r4
 80013d2:	187b      	adds	r3, r7, r1
 80013d4:	2202      	movs	r2, #2
 80013d6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013d8:	187b      	adds	r3, r7, r1
 80013da:	2201      	movs	r2, #1
 80013dc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013de:	187b      	adds	r3, r7, r1
 80013e0:	2210      	movs	r2, #16
 80013e2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e4:	187b      	adds	r3, r7, r1
 80013e6:	2202      	movs	r2, #2
 80013e8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013ea:	187b      	adds	r3, r7, r1
 80013ec:	2200      	movs	r2, #0
 80013ee:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80013f0:	187b      	adds	r3, r7, r1
 80013f2:	22a0      	movs	r2, #160	@ 0xa0
 80013f4:	0392      	lsls	r2, r2, #14
 80013f6:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80013f8:	187b      	adds	r3, r7, r1
 80013fa:	2200      	movs	r2, #0
 80013fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013fe:	187b      	adds	r3, r7, r1
 8001400:	0018      	movs	r0, r3
 8001402:	f000 fdaf 	bl	8001f64 <HAL_RCC_OscConfig>
 8001406:	1e03      	subs	r3, r0, #0
 8001408:	d001      	beq.n	800140e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800140a:	f000 f8c9 	bl	80015a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800140e:	003b      	movs	r3, r7
 8001410:	2207      	movs	r2, #7
 8001412:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001414:	003b      	movs	r3, r7
 8001416:	2202      	movs	r2, #2
 8001418:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800141a:	003b      	movs	r3, r7
 800141c:	2200      	movs	r2, #0
 800141e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001420:	003b      	movs	r3, r7
 8001422:	2200      	movs	r2, #0
 8001424:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001426:	003b      	movs	r3, r7
 8001428:	2101      	movs	r1, #1
 800142a:	0018      	movs	r0, r3
 800142c:	f001 f8b4 	bl	8002598 <HAL_RCC_ClockConfig>
 8001430:	1e03      	subs	r3, r0, #0
 8001432:	d001      	beq.n	8001438 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001434:	f000 f8b4 	bl	80015a0 <Error_Handler>
  }
}
 8001438:	46c0      	nop			@ (mov r8, r8)
 800143a:	46bd      	mov	sp, r7
 800143c:	b011      	add	sp, #68	@ 0x44
 800143e:	bd90      	pop	{r4, r7, pc}

08001440 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001444:	4b14      	ldr	r3, [pc, #80]	@ (8001498 <MX_USART2_UART_Init+0x58>)
 8001446:	4a15      	ldr	r2, [pc, #84]	@ (800149c <MX_USART2_UART_Init+0x5c>)
 8001448:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800144a:	4b13      	ldr	r3, [pc, #76]	@ (8001498 <MX_USART2_UART_Init+0x58>)
 800144c:	22e1      	movs	r2, #225	@ 0xe1
 800144e:	0252      	lsls	r2, r2, #9
 8001450:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001452:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <MX_USART2_UART_Init+0x58>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001458:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <MX_USART2_UART_Init+0x58>)
 800145a:	2200      	movs	r2, #0
 800145c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <MX_USART2_UART_Init+0x58>)
 8001460:	2200      	movs	r2, #0
 8001462:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001464:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <MX_USART2_UART_Init+0x58>)
 8001466:	220c      	movs	r2, #12
 8001468:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146a:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <MX_USART2_UART_Init+0x58>)
 800146c:	2200      	movs	r2, #0
 800146e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001470:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <MX_USART2_UART_Init+0x58>)
 8001472:	2200      	movs	r2, #0
 8001474:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001476:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <MX_USART2_UART_Init+0x58>)
 8001478:	2200      	movs	r2, #0
 800147a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <MX_USART2_UART_Init+0x58>)
 800147e:	2200      	movs	r2, #0
 8001480:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001482:	4b05      	ldr	r3, [pc, #20]	@ (8001498 <MX_USART2_UART_Init+0x58>)
 8001484:	0018      	movs	r0, r3
 8001486:	f001 f9cb 	bl	8002820 <HAL_UART_Init>
 800148a:	1e03      	subs	r3, r0, #0
 800148c:	d001      	beq.n	8001492 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800148e:	f000 f887 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001492:	46c0      	nop			@ (mov r8, r8)
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	2000008c 	.word	0x2000008c
 800149c:	40004400 	.word	0x40004400

080014a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a0:	b590      	push	{r4, r7, lr}
 80014a2:	b089      	sub	sp, #36	@ 0x24
 80014a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a6:	240c      	movs	r4, #12
 80014a8:	193b      	adds	r3, r7, r4
 80014aa:	0018      	movs	r0, r3
 80014ac:	2314      	movs	r3, #20
 80014ae:	001a      	movs	r2, r3
 80014b0:	2100      	movs	r1, #0
 80014b2:	f002 fc3d 	bl	8003d30 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b6:	4b2d      	ldr	r3, [pc, #180]	@ (800156c <MX_GPIO_Init+0xcc>)
 80014b8:	695a      	ldr	r2, [r3, #20]
 80014ba:	4b2c      	ldr	r3, [pc, #176]	@ (800156c <MX_GPIO_Init+0xcc>)
 80014bc:	2180      	movs	r1, #128	@ 0x80
 80014be:	0309      	lsls	r1, r1, #12
 80014c0:	430a      	orrs	r2, r1
 80014c2:	615a      	str	r2, [r3, #20]
 80014c4:	4b29      	ldr	r3, [pc, #164]	@ (800156c <MX_GPIO_Init+0xcc>)
 80014c6:	695a      	ldr	r2, [r3, #20]
 80014c8:	2380      	movs	r3, #128	@ 0x80
 80014ca:	031b      	lsls	r3, r3, #12
 80014cc:	4013      	ands	r3, r2
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014d2:	4b26      	ldr	r3, [pc, #152]	@ (800156c <MX_GPIO_Init+0xcc>)
 80014d4:	695a      	ldr	r2, [r3, #20]
 80014d6:	4b25      	ldr	r3, [pc, #148]	@ (800156c <MX_GPIO_Init+0xcc>)
 80014d8:	2180      	movs	r1, #128	@ 0x80
 80014da:	03c9      	lsls	r1, r1, #15
 80014dc:	430a      	orrs	r2, r1
 80014de:	615a      	str	r2, [r3, #20]
 80014e0:	4b22      	ldr	r3, [pc, #136]	@ (800156c <MX_GPIO_Init+0xcc>)
 80014e2:	695a      	ldr	r2, [r3, #20]
 80014e4:	2380      	movs	r3, #128	@ 0x80
 80014e6:	03db      	lsls	r3, r3, #15
 80014e8:	4013      	ands	r3, r2
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ee:	4b1f      	ldr	r3, [pc, #124]	@ (800156c <MX_GPIO_Init+0xcc>)
 80014f0:	695a      	ldr	r2, [r3, #20]
 80014f2:	4b1e      	ldr	r3, [pc, #120]	@ (800156c <MX_GPIO_Init+0xcc>)
 80014f4:	2180      	movs	r1, #128	@ 0x80
 80014f6:	0289      	lsls	r1, r1, #10
 80014f8:	430a      	orrs	r2, r1
 80014fa:	615a      	str	r2, [r3, #20]
 80014fc:	4b1b      	ldr	r3, [pc, #108]	@ (800156c <MX_GPIO_Init+0xcc>)
 80014fe:	695a      	ldr	r2, [r3, #20]
 8001500:	2380      	movs	r3, #128	@ 0x80
 8001502:	029b      	lsls	r3, r3, #10
 8001504:	4013      	ands	r3, r2
 8001506:	603b      	str	r3, [r7, #0]
 8001508:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800150a:	2390      	movs	r3, #144	@ 0x90
 800150c:	05db      	lsls	r3, r3, #23
 800150e:	2200      	movs	r2, #0
 8001510:	2120      	movs	r1, #32
 8001512:	0018      	movs	r0, r3
 8001514:	f000 fd08 	bl	8001f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001518:	193b      	adds	r3, r7, r4
 800151a:	2280      	movs	r2, #128	@ 0x80
 800151c:	0192      	lsls	r2, r2, #6
 800151e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001520:	193b      	adds	r3, r7, r4
 8001522:	2284      	movs	r2, #132	@ 0x84
 8001524:	0392      	lsls	r2, r2, #14
 8001526:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	193b      	adds	r3, r7, r4
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800152e:	193b      	adds	r3, r7, r4
 8001530:	4a0f      	ldr	r2, [pc, #60]	@ (8001570 <MX_GPIO_Init+0xd0>)
 8001532:	0019      	movs	r1, r3
 8001534:	0010      	movs	r0, r2
 8001536:	f000 fb87 	bl	8001c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800153a:	0021      	movs	r1, r4
 800153c:	187b      	adds	r3, r7, r1
 800153e:	2220      	movs	r2, #32
 8001540:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001542:	187b      	adds	r3, r7, r1
 8001544:	2201      	movs	r2, #1
 8001546:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	187b      	adds	r3, r7, r1
 800154a:	2200      	movs	r2, #0
 800154c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154e:	187b      	adds	r3, r7, r1
 8001550:	2200      	movs	r2, #0
 8001552:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001554:	187a      	adds	r2, r7, r1
 8001556:	2390      	movs	r3, #144	@ 0x90
 8001558:	05db      	lsls	r3, r3, #23
 800155a:	0011      	movs	r1, r2
 800155c:	0018      	movs	r0, r3
 800155e:	f000 fb73 	bl	8001c48 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001562:	46c0      	nop			@ (mov r8, r8)
 8001564:	46bd      	mov	sp, r7
 8001566:	b009      	add	sp, #36	@ 0x24
 8001568:	bd90      	pop	{r4, r7, pc}
 800156a:	46c0      	nop			@ (mov r8, r8)
 800156c:	40021000 	.word	0x40021000
 8001570:	48000800 	.word	0x48000800

08001574 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  // Usa um buffer de 8 bits para o caractere
  uint8_t data = (uint8_t)ch;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	b2da      	uxtb	r2, r3
 8001580:	210f      	movs	r1, #15
 8001582:	187b      	adds	r3, r7, r1
 8001584:	701a      	strb	r2, [r3, #0]

  // Transmite o caractere via UART2 (huart2)
  // O ltimo parmetro (100)  o timeout em ms.
  HAL_UART_Transmit(&huart2, &data, 1, 100);
 8001586:	1879      	adds	r1, r7, r1
 8001588:	4804      	ldr	r0, [pc, #16]	@ (800159c <__io_putchar+0x28>)
 800158a:	2364      	movs	r3, #100	@ 0x64
 800158c:	2201      	movs	r2, #1
 800158e:	f001 f99b 	bl	80028c8 <HAL_UART_Transmit>

  return ch;
 8001592:	687b      	ldr	r3, [r7, #4]
}
 8001594:	0018      	movs	r0, r3
 8001596:	46bd      	mov	sp, r7
 8001598:	b004      	add	sp, #16
 800159a:	bd80      	pop	{r7, pc}
 800159c:	2000008c 	.word	0x2000008c

080015a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015a4:	b672      	cpsid	i
}
 80015a6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015a8:	46c0      	nop			@ (mov r8, r8)
 80015aa:	e7fd      	b.n	80015a8 <Error_Handler+0x8>

080015ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015b2:	4b0f      	ldr	r3, [pc, #60]	@ (80015f0 <HAL_MspInit+0x44>)
 80015b4:	699a      	ldr	r2, [r3, #24]
 80015b6:	4b0e      	ldr	r3, [pc, #56]	@ (80015f0 <HAL_MspInit+0x44>)
 80015b8:	2101      	movs	r1, #1
 80015ba:	430a      	orrs	r2, r1
 80015bc:	619a      	str	r2, [r3, #24]
 80015be:	4b0c      	ldr	r3, [pc, #48]	@ (80015f0 <HAL_MspInit+0x44>)
 80015c0:	699b      	ldr	r3, [r3, #24]
 80015c2:	2201      	movs	r2, #1
 80015c4:	4013      	ands	r3, r2
 80015c6:	607b      	str	r3, [r7, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ca:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <HAL_MspInit+0x44>)
 80015cc:	69da      	ldr	r2, [r3, #28]
 80015ce:	4b08      	ldr	r3, [pc, #32]	@ (80015f0 <HAL_MspInit+0x44>)
 80015d0:	2180      	movs	r1, #128	@ 0x80
 80015d2:	0549      	lsls	r1, r1, #21
 80015d4:	430a      	orrs	r2, r1
 80015d6:	61da      	str	r2, [r3, #28]
 80015d8:	4b05      	ldr	r3, [pc, #20]	@ (80015f0 <HAL_MspInit+0x44>)
 80015da:	69da      	ldr	r2, [r3, #28]
 80015dc:	2380      	movs	r3, #128	@ 0x80
 80015de:	055b      	lsls	r3, r3, #21
 80015e0:	4013      	ands	r3, r2
 80015e2:	603b      	str	r3, [r7, #0]
 80015e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015e6:	46c0      	nop			@ (mov r8, r8)
 80015e8:	46bd      	mov	sp, r7
 80015ea:	b002      	add	sp, #8
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	46c0      	nop			@ (mov r8, r8)
 80015f0:	40021000 	.word	0x40021000

080015f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015f4:	b590      	push	{r4, r7, lr}
 80015f6:	b08b      	sub	sp, #44	@ 0x2c
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fc:	2414      	movs	r4, #20
 80015fe:	193b      	adds	r3, r7, r4
 8001600:	0018      	movs	r0, r3
 8001602:	2314      	movs	r3, #20
 8001604:	001a      	movs	r2, r3
 8001606:	2100      	movs	r1, #0
 8001608:	f002 fb92 	bl	8003d30 <memset>
  if(huart->Instance==USART2)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a20      	ldr	r2, [pc, #128]	@ (8001694 <HAL_UART_MspInit+0xa0>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d13a      	bne.n	800168c <HAL_UART_MspInit+0x98>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001616:	4b20      	ldr	r3, [pc, #128]	@ (8001698 <HAL_UART_MspInit+0xa4>)
 8001618:	69da      	ldr	r2, [r3, #28]
 800161a:	4b1f      	ldr	r3, [pc, #124]	@ (8001698 <HAL_UART_MspInit+0xa4>)
 800161c:	2180      	movs	r1, #128	@ 0x80
 800161e:	0289      	lsls	r1, r1, #10
 8001620:	430a      	orrs	r2, r1
 8001622:	61da      	str	r2, [r3, #28]
 8001624:	4b1c      	ldr	r3, [pc, #112]	@ (8001698 <HAL_UART_MspInit+0xa4>)
 8001626:	69da      	ldr	r2, [r3, #28]
 8001628:	2380      	movs	r3, #128	@ 0x80
 800162a:	029b      	lsls	r3, r3, #10
 800162c:	4013      	ands	r3, r2
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001632:	4b19      	ldr	r3, [pc, #100]	@ (8001698 <HAL_UART_MspInit+0xa4>)
 8001634:	695a      	ldr	r2, [r3, #20]
 8001636:	4b18      	ldr	r3, [pc, #96]	@ (8001698 <HAL_UART_MspInit+0xa4>)
 8001638:	2180      	movs	r1, #128	@ 0x80
 800163a:	0289      	lsls	r1, r1, #10
 800163c:	430a      	orrs	r2, r1
 800163e:	615a      	str	r2, [r3, #20]
 8001640:	4b15      	ldr	r3, [pc, #84]	@ (8001698 <HAL_UART_MspInit+0xa4>)
 8001642:	695a      	ldr	r2, [r3, #20]
 8001644:	2380      	movs	r3, #128	@ 0x80
 8001646:	029b      	lsls	r3, r3, #10
 8001648:	4013      	ands	r3, r2
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800164e:	0021      	movs	r1, r4
 8001650:	187b      	adds	r3, r7, r1
 8001652:	220c      	movs	r2, #12
 8001654:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001656:	187b      	adds	r3, r7, r1
 8001658:	2202      	movs	r2, #2
 800165a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	187b      	adds	r3, r7, r1
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	187b      	adds	r3, r7, r1
 8001664:	2200      	movs	r2, #0
 8001666:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001668:	187b      	adds	r3, r7, r1
 800166a:	2201      	movs	r2, #1
 800166c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166e:	187a      	adds	r2, r7, r1
 8001670:	2390      	movs	r3, #144	@ 0x90
 8001672:	05db      	lsls	r3, r3, #23
 8001674:	0011      	movs	r1, r2
 8001676:	0018      	movs	r0, r3
 8001678:	f000 fae6 	bl	8001c48 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800167c:	2200      	movs	r2, #0
 800167e:	2100      	movs	r1, #0
 8001680:	201c      	movs	r0, #28
 8001682:	f000 fa31 	bl	8001ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001686:	201c      	movs	r0, #28
 8001688:	f000 fa43 	bl	8001b12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800168c:	46c0      	nop			@ (mov r8, r8)
 800168e:	46bd      	mov	sp, r7
 8001690:	b00b      	add	sp, #44	@ 0x2c
 8001692:	bd90      	pop	{r4, r7, pc}
 8001694:	40004400 	.word	0x40004400
 8001698:	40021000 	.word	0x40021000

0800169c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016a0:	46c0      	nop			@ (mov r8, r8)
 80016a2:	e7fd      	b.n	80016a0 <NMI_Handler+0x4>

080016a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016a8:	46c0      	nop			@ (mov r8, r8)
 80016aa:	e7fd      	b.n	80016a8 <HardFault_Handler+0x4>

080016ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80016b0:	46c0      	nop			@ (mov r8, r8)
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ba:	46c0      	nop			@ (mov r8, r8)
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016c4:	f000 f924 	bl	8001910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016c8:	46c0      	nop			@ (mov r8, r8)
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
	...

080016d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016d4:	4b03      	ldr	r3, [pc, #12]	@ (80016e4 <USART2_IRQHandler+0x14>)
 80016d6:	0018      	movs	r0, r3
 80016d8:	f001 fa6a 	bl	8002bb0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016dc:	46c0      	nop			@ (mov r8, r8)
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	46c0      	nop			@ (mov r8, r8)
 80016e4:	2000008c 	.word	0x2000008c

080016e8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
 80016f8:	e00a      	b.n	8001710 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016fa:	e000      	b.n	80016fe <_read+0x16>
 80016fc:	bf00      	nop
 80016fe:	0001      	movs	r1, r0
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	1c5a      	adds	r2, r3, #1
 8001704:	60ba      	str	r2, [r7, #8]
 8001706:	b2ca      	uxtb	r2, r1
 8001708:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	3301      	adds	r3, #1
 800170e:	617b      	str	r3, [r7, #20]
 8001710:	697a      	ldr	r2, [r7, #20]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	429a      	cmp	r2, r3
 8001716:	dbf0      	blt.n	80016fa <_read+0x12>
  }

  return len;
 8001718:	687b      	ldr	r3, [r7, #4]
}
 800171a:	0018      	movs	r0, r3
 800171c:	46bd      	mov	sp, r7
 800171e:	b006      	add	sp, #24
 8001720:	bd80      	pop	{r7, pc}

08001722 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b086      	sub	sp, #24
 8001726:	af00      	add	r7, sp, #0
 8001728:	60f8      	str	r0, [r7, #12]
 800172a:	60b9      	str	r1, [r7, #8]
 800172c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
 8001732:	e009      	b.n	8001748 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	1c5a      	adds	r2, r3, #1
 8001738:	60ba      	str	r2, [r7, #8]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	0018      	movs	r0, r3
 800173e:	f7ff ff19 	bl	8001574 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	3301      	adds	r3, #1
 8001746:	617b      	str	r3, [r7, #20]
 8001748:	697a      	ldr	r2, [r7, #20]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	429a      	cmp	r2, r3
 800174e:	dbf1      	blt.n	8001734 <_write+0x12>
  }
  return len;
 8001750:	687b      	ldr	r3, [r7, #4]
}
 8001752:	0018      	movs	r0, r3
 8001754:	46bd      	mov	sp, r7
 8001756:	b006      	add	sp, #24
 8001758:	bd80      	pop	{r7, pc}

0800175a <_close>:

int _close(int file)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b082      	sub	sp, #8
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001762:	2301      	movs	r3, #1
 8001764:	425b      	negs	r3, r3
}
 8001766:	0018      	movs	r0, r3
 8001768:	46bd      	mov	sp, r7
 800176a:	b002      	add	sp, #8
 800176c:	bd80      	pop	{r7, pc}

0800176e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
 8001776:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	2280      	movs	r2, #128	@ 0x80
 800177c:	0192      	lsls	r2, r2, #6
 800177e:	605a      	str	r2, [r3, #4]
  return 0;
 8001780:	2300      	movs	r3, #0
}
 8001782:	0018      	movs	r0, r3
 8001784:	46bd      	mov	sp, r7
 8001786:	b002      	add	sp, #8
 8001788:	bd80      	pop	{r7, pc}

0800178a <_isatty>:

int _isatty(int file)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001792:	2301      	movs	r3, #1
}
 8001794:	0018      	movs	r0, r3
 8001796:	46bd      	mov	sp, r7
 8001798:	b002      	add	sp, #8
 800179a:	bd80      	pop	{r7, pc}

0800179c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	0018      	movs	r0, r3
 80017ac:	46bd      	mov	sp, r7
 80017ae:	b004      	add	sp, #16
 80017b0:	bd80      	pop	{r7, pc}
	...

080017b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017bc:	4a14      	ldr	r2, [pc, #80]	@ (8001810 <_sbrk+0x5c>)
 80017be:	4b15      	ldr	r3, [pc, #84]	@ (8001814 <_sbrk+0x60>)
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017c8:	4b13      	ldr	r3, [pc, #76]	@ (8001818 <_sbrk+0x64>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d102      	bne.n	80017d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017d0:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <_sbrk+0x64>)
 80017d2:	4a12      	ldr	r2, [pc, #72]	@ (800181c <_sbrk+0x68>)
 80017d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017d6:	4b10      	ldr	r3, [pc, #64]	@ (8001818 <_sbrk+0x64>)
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	18d3      	adds	r3, r2, r3
 80017de:	693a      	ldr	r2, [r7, #16]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d207      	bcs.n	80017f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017e4:	f002 fafa 	bl	8003ddc <__errno>
 80017e8:	0003      	movs	r3, r0
 80017ea:	220c      	movs	r2, #12
 80017ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017ee:	2301      	movs	r3, #1
 80017f0:	425b      	negs	r3, r3
 80017f2:	e009      	b.n	8001808 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017f4:	4b08      	ldr	r3, [pc, #32]	@ (8001818 <_sbrk+0x64>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017fa:	4b07      	ldr	r3, [pc, #28]	@ (8001818 <_sbrk+0x64>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	18d2      	adds	r2, r2, r3
 8001802:	4b05      	ldr	r3, [pc, #20]	@ (8001818 <_sbrk+0x64>)
 8001804:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001806:	68fb      	ldr	r3, [r7, #12]
}
 8001808:	0018      	movs	r0, r3
 800180a:	46bd      	mov	sp, r7
 800180c:	b006      	add	sp, #24
 800180e:	bd80      	pop	{r7, pc}
 8001810:	20002000 	.word	0x20002000
 8001814:	00000400 	.word	0x00000400
 8001818:	20001720 	.word	0x20001720
 800181c:	20001878 	.word	0x20001878

08001820 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001824:	46c0      	nop			@ (mov r8, r8)
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
	...

0800182c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800182c:	480d      	ldr	r0, [pc, #52]	@ (8001864 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800182e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001830:	f7ff fff6 	bl	8001820 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001834:	480c      	ldr	r0, [pc, #48]	@ (8001868 <LoopForever+0x6>)
  ldr r1, =_edata
 8001836:	490d      	ldr	r1, [pc, #52]	@ (800186c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001838:	4a0d      	ldr	r2, [pc, #52]	@ (8001870 <LoopForever+0xe>)
  movs r3, #0
 800183a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800183c:	e002      	b.n	8001844 <LoopCopyDataInit>

0800183e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800183e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001840:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001842:	3304      	adds	r3, #4

08001844 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001844:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001846:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001848:	d3f9      	bcc.n	800183e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800184a:	4a0a      	ldr	r2, [pc, #40]	@ (8001874 <LoopForever+0x12>)
  ldr r4, =_ebss
 800184c:	4c0a      	ldr	r4, [pc, #40]	@ (8001878 <LoopForever+0x16>)
  movs r3, #0
 800184e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001850:	e001      	b.n	8001856 <LoopFillZerobss>

08001852 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001852:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001854:	3204      	adds	r2, #4

08001856 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001856:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001858:	d3fb      	bcc.n	8001852 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800185a:	f002 fac5 	bl	8003de8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800185e:	f7ff fd97 	bl	8001390 <main>

08001862 <LoopForever>:

LoopForever:
    b LoopForever
 8001862:	e7fe      	b.n	8001862 <LoopForever>
  ldr   r0, =_estack
 8001864:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800186c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001870:	080049a0 	.word	0x080049a0
  ldr r2, =_sbss
 8001874:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001878:	20001874 	.word	0x20001874

0800187c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800187c:	e7fe      	b.n	800187c <ADC1_IRQHandler>
	...

08001880 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001884:	4b07      	ldr	r3, [pc, #28]	@ (80018a4 <HAL_Init+0x24>)
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <HAL_Init+0x24>)
 800188a:	2110      	movs	r1, #16
 800188c:	430a      	orrs	r2, r1
 800188e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001890:	2000      	movs	r0, #0
 8001892:	f000 f809 	bl	80018a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001896:	f7ff fe89 	bl	80015ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800189a:	2300      	movs	r3, #0
}
 800189c:	0018      	movs	r0, r3
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	46c0      	nop			@ (mov r8, r8)
 80018a4:	40022000 	.word	0x40022000

080018a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018a8:	b590      	push	{r4, r7, lr}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018b0:	4b14      	ldr	r3, [pc, #80]	@ (8001904 <HAL_InitTick+0x5c>)
 80018b2:	681c      	ldr	r4, [r3, #0]
 80018b4:	4b14      	ldr	r3, [pc, #80]	@ (8001908 <HAL_InitTick+0x60>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	0019      	movs	r1, r3
 80018ba:	23fa      	movs	r3, #250	@ 0xfa
 80018bc:	0098      	lsls	r0, r3, #2
 80018be:	f7fe fc2d 	bl	800011c <__udivsi3>
 80018c2:	0003      	movs	r3, r0
 80018c4:	0019      	movs	r1, r3
 80018c6:	0020      	movs	r0, r4
 80018c8:	f7fe fc28 	bl	800011c <__udivsi3>
 80018cc:	0003      	movs	r3, r0
 80018ce:	0018      	movs	r0, r3
 80018d0:	f000 f92f 	bl	8001b32 <HAL_SYSTICK_Config>
 80018d4:	1e03      	subs	r3, r0, #0
 80018d6:	d001      	beq.n	80018dc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e00f      	b.n	80018fc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2b03      	cmp	r3, #3
 80018e0:	d80b      	bhi.n	80018fa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e2:	6879      	ldr	r1, [r7, #4]
 80018e4:	2301      	movs	r3, #1
 80018e6:	425b      	negs	r3, r3
 80018e8:	2200      	movs	r2, #0
 80018ea:	0018      	movs	r0, r3
 80018ec:	f000 f8fc 	bl	8001ae8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018f0:	4b06      	ldr	r3, [pc, #24]	@ (800190c <HAL_InitTick+0x64>)
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80018f6:	2300      	movs	r3, #0
 80018f8:	e000      	b.n	80018fc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
}
 80018fc:	0018      	movs	r0, r3
 80018fe:	46bd      	mov	sp, r7
 8001900:	b003      	add	sp, #12
 8001902:	bd90      	pop	{r4, r7, pc}
 8001904:	20000008 	.word	0x20000008
 8001908:	20000010 	.word	0x20000010
 800190c:	2000000c 	.word	0x2000000c

08001910 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001914:	4b05      	ldr	r3, [pc, #20]	@ (800192c <HAL_IncTick+0x1c>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	001a      	movs	r2, r3
 800191a:	4b05      	ldr	r3, [pc, #20]	@ (8001930 <HAL_IncTick+0x20>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	18d2      	adds	r2, r2, r3
 8001920:	4b03      	ldr	r3, [pc, #12]	@ (8001930 <HAL_IncTick+0x20>)
 8001922:	601a      	str	r2, [r3, #0]
}
 8001924:	46c0      	nop			@ (mov r8, r8)
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	46c0      	nop			@ (mov r8, r8)
 800192c:	20000010 	.word	0x20000010
 8001930:	20001724 	.word	0x20001724

08001934 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  return uwTick;
 8001938:	4b02      	ldr	r3, [pc, #8]	@ (8001944 <HAL_GetTick+0x10>)
 800193a:	681b      	ldr	r3, [r3, #0]
}
 800193c:	0018      	movs	r0, r3
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	46c0      	nop			@ (mov r8, r8)
 8001944:	20001724 	.word	0x20001724

08001948 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001950:	f7ff fff0 	bl	8001934 <HAL_GetTick>
 8001954:	0003      	movs	r3, r0
 8001956:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	3301      	adds	r3, #1
 8001960:	d005      	beq.n	800196e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001962:	4b0a      	ldr	r3, [pc, #40]	@ (800198c <HAL_Delay+0x44>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	001a      	movs	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	189b      	adds	r3, r3, r2
 800196c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800196e:	46c0      	nop			@ (mov r8, r8)
 8001970:	f7ff ffe0 	bl	8001934 <HAL_GetTick>
 8001974:	0002      	movs	r2, r0
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	429a      	cmp	r2, r3
 800197e:	d8f7      	bhi.n	8001970 <HAL_Delay+0x28>
  {
  }
}
 8001980:	46c0      	nop			@ (mov r8, r8)
 8001982:	46c0      	nop			@ (mov r8, r8)
 8001984:	46bd      	mov	sp, r7
 8001986:	b004      	add	sp, #16
 8001988:	bd80      	pop	{r7, pc}
 800198a:	46c0      	nop			@ (mov r8, r8)
 800198c:	20000010 	.word	0x20000010

08001990 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	0002      	movs	r2, r0
 8001998:	1dfb      	adds	r3, r7, #7
 800199a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800199c:	1dfb      	adds	r3, r7, #7
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80019a2:	d809      	bhi.n	80019b8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019a4:	1dfb      	adds	r3, r7, #7
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	001a      	movs	r2, r3
 80019aa:	231f      	movs	r3, #31
 80019ac:	401a      	ands	r2, r3
 80019ae:	4b04      	ldr	r3, [pc, #16]	@ (80019c0 <__NVIC_EnableIRQ+0x30>)
 80019b0:	2101      	movs	r1, #1
 80019b2:	4091      	lsls	r1, r2
 80019b4:	000a      	movs	r2, r1
 80019b6:	601a      	str	r2, [r3, #0]
  }
}
 80019b8:	46c0      	nop			@ (mov r8, r8)
 80019ba:	46bd      	mov	sp, r7
 80019bc:	b002      	add	sp, #8
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	e000e100 	.word	0xe000e100

080019c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019c4:	b590      	push	{r4, r7, lr}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	0002      	movs	r2, r0
 80019cc:	6039      	str	r1, [r7, #0]
 80019ce:	1dfb      	adds	r3, r7, #7
 80019d0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80019d2:	1dfb      	adds	r3, r7, #7
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80019d8:	d828      	bhi.n	8001a2c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019da:	4a2f      	ldr	r2, [pc, #188]	@ (8001a98 <__NVIC_SetPriority+0xd4>)
 80019dc:	1dfb      	adds	r3, r7, #7
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	b25b      	sxtb	r3, r3
 80019e2:	089b      	lsrs	r3, r3, #2
 80019e4:	33c0      	adds	r3, #192	@ 0xc0
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	589b      	ldr	r3, [r3, r2]
 80019ea:	1dfa      	adds	r2, r7, #7
 80019ec:	7812      	ldrb	r2, [r2, #0]
 80019ee:	0011      	movs	r1, r2
 80019f0:	2203      	movs	r2, #3
 80019f2:	400a      	ands	r2, r1
 80019f4:	00d2      	lsls	r2, r2, #3
 80019f6:	21ff      	movs	r1, #255	@ 0xff
 80019f8:	4091      	lsls	r1, r2
 80019fa:	000a      	movs	r2, r1
 80019fc:	43d2      	mvns	r2, r2
 80019fe:	401a      	ands	r2, r3
 8001a00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	019b      	lsls	r3, r3, #6
 8001a06:	22ff      	movs	r2, #255	@ 0xff
 8001a08:	401a      	ands	r2, r3
 8001a0a:	1dfb      	adds	r3, r7, #7
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	0018      	movs	r0, r3
 8001a10:	2303      	movs	r3, #3
 8001a12:	4003      	ands	r3, r0
 8001a14:	00db      	lsls	r3, r3, #3
 8001a16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a18:	481f      	ldr	r0, [pc, #124]	@ (8001a98 <__NVIC_SetPriority+0xd4>)
 8001a1a:	1dfb      	adds	r3, r7, #7
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	b25b      	sxtb	r3, r3
 8001a20:	089b      	lsrs	r3, r3, #2
 8001a22:	430a      	orrs	r2, r1
 8001a24:	33c0      	adds	r3, #192	@ 0xc0
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001a2a:	e031      	b.n	8001a90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a2c:	4a1b      	ldr	r2, [pc, #108]	@ (8001a9c <__NVIC_SetPriority+0xd8>)
 8001a2e:	1dfb      	adds	r3, r7, #7
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	0019      	movs	r1, r3
 8001a34:	230f      	movs	r3, #15
 8001a36:	400b      	ands	r3, r1
 8001a38:	3b08      	subs	r3, #8
 8001a3a:	089b      	lsrs	r3, r3, #2
 8001a3c:	3306      	adds	r3, #6
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	18d3      	adds	r3, r2, r3
 8001a42:	3304      	adds	r3, #4
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	1dfa      	adds	r2, r7, #7
 8001a48:	7812      	ldrb	r2, [r2, #0]
 8001a4a:	0011      	movs	r1, r2
 8001a4c:	2203      	movs	r2, #3
 8001a4e:	400a      	ands	r2, r1
 8001a50:	00d2      	lsls	r2, r2, #3
 8001a52:	21ff      	movs	r1, #255	@ 0xff
 8001a54:	4091      	lsls	r1, r2
 8001a56:	000a      	movs	r2, r1
 8001a58:	43d2      	mvns	r2, r2
 8001a5a:	401a      	ands	r2, r3
 8001a5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	019b      	lsls	r3, r3, #6
 8001a62:	22ff      	movs	r2, #255	@ 0xff
 8001a64:	401a      	ands	r2, r3
 8001a66:	1dfb      	adds	r3, r7, #7
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	0018      	movs	r0, r3
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	4003      	ands	r3, r0
 8001a70:	00db      	lsls	r3, r3, #3
 8001a72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a74:	4809      	ldr	r0, [pc, #36]	@ (8001a9c <__NVIC_SetPriority+0xd8>)
 8001a76:	1dfb      	adds	r3, r7, #7
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	001c      	movs	r4, r3
 8001a7c:	230f      	movs	r3, #15
 8001a7e:	4023      	ands	r3, r4
 8001a80:	3b08      	subs	r3, #8
 8001a82:	089b      	lsrs	r3, r3, #2
 8001a84:	430a      	orrs	r2, r1
 8001a86:	3306      	adds	r3, #6
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	18c3      	adds	r3, r0, r3
 8001a8c:	3304      	adds	r3, #4
 8001a8e:	601a      	str	r2, [r3, #0]
}
 8001a90:	46c0      	nop			@ (mov r8, r8)
 8001a92:	46bd      	mov	sp, r7
 8001a94:	b003      	add	sp, #12
 8001a96:	bd90      	pop	{r4, r7, pc}
 8001a98:	e000e100 	.word	0xe000e100
 8001a9c:	e000ed00 	.word	0xe000ed00

08001aa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	1e5a      	subs	r2, r3, #1
 8001aac:	2380      	movs	r3, #128	@ 0x80
 8001aae:	045b      	lsls	r3, r3, #17
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d301      	bcc.n	8001ab8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e010      	b.n	8001ada <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae4 <SysTick_Config+0x44>)
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	3a01      	subs	r2, #1
 8001abe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	425b      	negs	r3, r3
 8001ac4:	2103      	movs	r1, #3
 8001ac6:	0018      	movs	r0, r3
 8001ac8:	f7ff ff7c 	bl	80019c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001acc:	4b05      	ldr	r3, [pc, #20]	@ (8001ae4 <SysTick_Config+0x44>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ad2:	4b04      	ldr	r3, [pc, #16]	@ (8001ae4 <SysTick_Config+0x44>)
 8001ad4:	2207      	movs	r2, #7
 8001ad6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	0018      	movs	r0, r3
 8001adc:	46bd      	mov	sp, r7
 8001ade:	b002      	add	sp, #8
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	46c0      	nop			@ (mov r8, r8)
 8001ae4:	e000e010 	.word	0xe000e010

08001ae8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	60b9      	str	r1, [r7, #8]
 8001af0:	607a      	str	r2, [r7, #4]
 8001af2:	210f      	movs	r1, #15
 8001af4:	187b      	adds	r3, r7, r1
 8001af6:	1c02      	adds	r2, r0, #0
 8001af8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001afa:	68ba      	ldr	r2, [r7, #8]
 8001afc:	187b      	adds	r3, r7, r1
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	b25b      	sxtb	r3, r3
 8001b02:	0011      	movs	r1, r2
 8001b04:	0018      	movs	r0, r3
 8001b06:	f7ff ff5d 	bl	80019c4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001b0a:	46c0      	nop			@ (mov r8, r8)
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	b004      	add	sp, #16
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	0002      	movs	r2, r0
 8001b1a:	1dfb      	adds	r3, r7, #7
 8001b1c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b1e:	1dfb      	adds	r3, r7, #7
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	b25b      	sxtb	r3, r3
 8001b24:	0018      	movs	r0, r3
 8001b26:	f7ff ff33 	bl	8001990 <__NVIC_EnableIRQ>
}
 8001b2a:	46c0      	nop			@ (mov r8, r8)
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	b002      	add	sp, #8
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b082      	sub	sp, #8
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	f7ff ffaf 	bl	8001aa0 <SysTick_Config>
 8001b42:	0003      	movs	r3, r0
}
 8001b44:	0018      	movs	r0, r3
 8001b46:	46bd      	mov	sp, r7
 8001b48:	b002      	add	sp, #8
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2221      	movs	r2, #33	@ 0x21
 8001b58:	5c9b      	ldrb	r3, [r3, r2]
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d008      	beq.n	8001b72 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2204      	movs	r2, #4
 8001b64:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2220      	movs	r2, #32
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e020      	b.n	8001bb4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	210e      	movs	r1, #14
 8001b7e:	438a      	bics	r2, r1
 8001b80:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	438a      	bics	r2, r1
 8001b90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b9a:	2101      	movs	r1, #1
 8001b9c:	4091      	lsls	r1, r2
 8001b9e:	000a      	movs	r2, r1
 8001ba0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2221      	movs	r2, #33	@ 0x21
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2220      	movs	r2, #32
 8001bae:	2100      	movs	r1, #0
 8001bb0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	b002      	add	sp, #8
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bc4:	210f      	movs	r1, #15
 8001bc6:	187b      	adds	r3, r7, r1
 8001bc8:	2200      	movs	r2, #0
 8001bca:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2221      	movs	r2, #33	@ 0x21
 8001bd0:	5c9b      	ldrb	r3, [r3, r2]
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d006      	beq.n	8001be6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2204      	movs	r2, #4
 8001bdc:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001bde:	187b      	adds	r3, r7, r1
 8001be0:	2201      	movs	r2, #1
 8001be2:	701a      	strb	r2, [r3, #0]
 8001be4:	e028      	b.n	8001c38 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	210e      	movs	r1, #14
 8001bf2:	438a      	bics	r2, r1
 8001bf4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2101      	movs	r1, #1
 8001c02:	438a      	bics	r2, r1
 8001c04:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c0e:	2101      	movs	r1, #1
 8001c10:	4091      	lsls	r1, r2
 8001c12:	000a      	movs	r2, r1
 8001c14:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2221      	movs	r2, #33	@ 0x21
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2220      	movs	r2, #32
 8001c22:	2100      	movs	r1, #0
 8001c24:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d004      	beq.n	8001c38 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	0010      	movs	r0, r2
 8001c36:	4798      	blx	r3
    }
  }
  return status;
 8001c38:	230f      	movs	r3, #15
 8001c3a:	18fb      	adds	r3, r7, r3
 8001c3c:	781b      	ldrb	r3, [r3, #0]
}
 8001c3e:	0018      	movs	r0, r3
 8001c40:	46bd      	mov	sp, r7
 8001c42:	b004      	add	sp, #16
 8001c44:	bd80      	pop	{r7, pc}
	...

08001c48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c52:	2300      	movs	r3, #0
 8001c54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c56:	e14f      	b.n	8001ef8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	697a      	ldr	r2, [r7, #20]
 8001c60:	4091      	lsls	r1, r2
 8001c62:	000a      	movs	r2, r1
 8001c64:	4013      	ands	r3, r2
 8001c66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d100      	bne.n	8001c70 <HAL_GPIO_Init+0x28>
 8001c6e:	e140      	b.n	8001ef2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	2203      	movs	r2, #3
 8001c76:	4013      	ands	r3, r2
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d005      	beq.n	8001c88 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	2203      	movs	r2, #3
 8001c82:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d130      	bne.n	8001cea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	2203      	movs	r2, #3
 8001c94:	409a      	lsls	r2, r3
 8001c96:	0013      	movs	r3, r2
 8001c98:	43da      	mvns	r2, r3
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	68da      	ldr	r2, [r3, #12]
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	409a      	lsls	r2, r3
 8001caa:	0013      	movs	r3, r2
 8001cac:	693a      	ldr	r2, [r7, #16]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	693a      	ldr	r2, [r7, #16]
 8001cb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	409a      	lsls	r2, r3
 8001cc4:	0013      	movs	r3, r2
 8001cc6:	43da      	mvns	r2, r3
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	091b      	lsrs	r3, r3, #4
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	401a      	ands	r2, r3
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	409a      	lsls	r2, r3
 8001cdc:	0013      	movs	r3, r2
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	693a      	ldr	r2, [r7, #16]
 8001ce8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	2203      	movs	r2, #3
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	2b03      	cmp	r3, #3
 8001cf4:	d017      	beq.n	8001d26 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	2203      	movs	r2, #3
 8001d02:	409a      	lsls	r2, r3
 8001d04:	0013      	movs	r3, r2
 8001d06:	43da      	mvns	r2, r3
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	689a      	ldr	r2, [r3, #8]
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	409a      	lsls	r2, r3
 8001d18:	0013      	movs	r3, r2
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	2203      	movs	r2, #3
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d123      	bne.n	8001d7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	08da      	lsrs	r2, r3, #3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	3208      	adds	r2, #8
 8001d3a:	0092      	lsls	r2, r2, #2
 8001d3c:	58d3      	ldr	r3, [r2, r3]
 8001d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	2207      	movs	r2, #7
 8001d44:	4013      	ands	r3, r2
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	220f      	movs	r2, #15
 8001d4a:	409a      	lsls	r2, r3
 8001d4c:	0013      	movs	r3, r2
 8001d4e:	43da      	mvns	r2, r3
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	4013      	ands	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	691a      	ldr	r2, [r3, #16]
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	2107      	movs	r1, #7
 8001d5e:	400b      	ands	r3, r1
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	409a      	lsls	r2, r3
 8001d64:	0013      	movs	r3, r2
 8001d66:	693a      	ldr	r2, [r7, #16]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	08da      	lsrs	r2, r3, #3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	3208      	adds	r2, #8
 8001d74:	0092      	lsls	r2, r2, #2
 8001d76:	6939      	ldr	r1, [r7, #16]
 8001d78:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	005b      	lsls	r3, r3, #1
 8001d84:	2203      	movs	r2, #3
 8001d86:	409a      	lsls	r2, r3
 8001d88:	0013      	movs	r3, r2
 8001d8a:	43da      	mvns	r2, r3
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	4013      	ands	r3, r2
 8001d90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2203      	movs	r2, #3
 8001d98:	401a      	ands	r2, r3
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	409a      	lsls	r2, r3
 8001da0:	0013      	movs	r3, r2
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	685a      	ldr	r2, [r3, #4]
 8001db2:	23c0      	movs	r3, #192	@ 0xc0
 8001db4:	029b      	lsls	r3, r3, #10
 8001db6:	4013      	ands	r3, r2
 8001db8:	d100      	bne.n	8001dbc <HAL_GPIO_Init+0x174>
 8001dba:	e09a      	b.n	8001ef2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dbc:	4b54      	ldr	r3, [pc, #336]	@ (8001f10 <HAL_GPIO_Init+0x2c8>)
 8001dbe:	699a      	ldr	r2, [r3, #24]
 8001dc0:	4b53      	ldr	r3, [pc, #332]	@ (8001f10 <HAL_GPIO_Init+0x2c8>)
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	619a      	str	r2, [r3, #24]
 8001dc8:	4b51      	ldr	r3, [pc, #324]	@ (8001f10 <HAL_GPIO_Init+0x2c8>)
 8001dca:	699b      	ldr	r3, [r3, #24]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	4013      	ands	r3, r2
 8001dd0:	60bb      	str	r3, [r7, #8]
 8001dd2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001dd4:	4a4f      	ldr	r2, [pc, #316]	@ (8001f14 <HAL_GPIO_Init+0x2cc>)
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	089b      	lsrs	r3, r3, #2
 8001dda:	3302      	adds	r3, #2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	589b      	ldr	r3, [r3, r2]
 8001de0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	2203      	movs	r2, #3
 8001de6:	4013      	ands	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	220f      	movs	r2, #15
 8001dec:	409a      	lsls	r2, r3
 8001dee:	0013      	movs	r3, r2
 8001df0:	43da      	mvns	r2, r3
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	4013      	ands	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	2390      	movs	r3, #144	@ 0x90
 8001dfc:	05db      	lsls	r3, r3, #23
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d013      	beq.n	8001e2a <HAL_GPIO_Init+0x1e2>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a44      	ldr	r2, [pc, #272]	@ (8001f18 <HAL_GPIO_Init+0x2d0>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d00d      	beq.n	8001e26 <HAL_GPIO_Init+0x1de>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a43      	ldr	r2, [pc, #268]	@ (8001f1c <HAL_GPIO_Init+0x2d4>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d007      	beq.n	8001e22 <HAL_GPIO_Init+0x1da>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a42      	ldr	r2, [pc, #264]	@ (8001f20 <HAL_GPIO_Init+0x2d8>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d101      	bne.n	8001e1e <HAL_GPIO_Init+0x1d6>
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e006      	b.n	8001e2c <HAL_GPIO_Init+0x1e4>
 8001e1e:	2305      	movs	r3, #5
 8001e20:	e004      	b.n	8001e2c <HAL_GPIO_Init+0x1e4>
 8001e22:	2302      	movs	r3, #2
 8001e24:	e002      	b.n	8001e2c <HAL_GPIO_Init+0x1e4>
 8001e26:	2301      	movs	r3, #1
 8001e28:	e000      	b.n	8001e2c <HAL_GPIO_Init+0x1e4>
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	2103      	movs	r1, #3
 8001e30:	400a      	ands	r2, r1
 8001e32:	0092      	lsls	r2, r2, #2
 8001e34:	4093      	lsls	r3, r2
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e3c:	4935      	ldr	r1, [pc, #212]	@ (8001f14 <HAL_GPIO_Init+0x2cc>)
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	089b      	lsrs	r3, r3, #2
 8001e42:	3302      	adds	r3, #2
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e4a:	4b36      	ldr	r3, [pc, #216]	@ (8001f24 <HAL_GPIO_Init+0x2dc>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	43da      	mvns	r2, r3
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	4013      	ands	r3, r2
 8001e58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685a      	ldr	r2, [r3, #4]
 8001e5e:	2380      	movs	r3, #128	@ 0x80
 8001e60:	035b      	lsls	r3, r3, #13
 8001e62:	4013      	ands	r3, r2
 8001e64:	d003      	beq.n	8001e6e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001e6e:	4b2d      	ldr	r3, [pc, #180]	@ (8001f24 <HAL_GPIO_Init+0x2dc>)
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001e74:	4b2b      	ldr	r3, [pc, #172]	@ (8001f24 <HAL_GPIO_Init+0x2dc>)
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	43da      	mvns	r2, r3
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	4013      	ands	r3, r2
 8001e82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685a      	ldr	r2, [r3, #4]
 8001e88:	2380      	movs	r3, #128	@ 0x80
 8001e8a:	039b      	lsls	r3, r3, #14
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	d003      	beq.n	8001e98 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001e98:	4b22      	ldr	r3, [pc, #136]	@ (8001f24 <HAL_GPIO_Init+0x2dc>)
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001e9e:	4b21      	ldr	r3, [pc, #132]	@ (8001f24 <HAL_GPIO_Init+0x2dc>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	43da      	mvns	r2, r3
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	4013      	ands	r3, r2
 8001eac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685a      	ldr	r2, [r3, #4]
 8001eb2:	2380      	movs	r3, #128	@ 0x80
 8001eb4:	029b      	lsls	r3, r3, #10
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	d003      	beq.n	8001ec2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ec2:	4b18      	ldr	r3, [pc, #96]	@ (8001f24 <HAL_GPIO_Init+0x2dc>)
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001ec8:	4b16      	ldr	r3, [pc, #88]	@ (8001f24 <HAL_GPIO_Init+0x2dc>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	43da      	mvns	r2, r3
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	2380      	movs	r3, #128	@ 0x80
 8001ede:	025b      	lsls	r3, r3, #9
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d003      	beq.n	8001eec <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001eec:	4b0d      	ldr	r3, [pc, #52]	@ (8001f24 <HAL_GPIO_Init+0x2dc>)
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	40da      	lsrs	r2, r3
 8001f00:	1e13      	subs	r3, r2, #0
 8001f02:	d000      	beq.n	8001f06 <HAL_GPIO_Init+0x2be>
 8001f04:	e6a8      	b.n	8001c58 <HAL_GPIO_Init+0x10>
  } 
}
 8001f06:	46c0      	nop			@ (mov r8, r8)
 8001f08:	46c0      	nop			@ (mov r8, r8)
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	b006      	add	sp, #24
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40021000 	.word	0x40021000
 8001f14:	40010000 	.word	0x40010000
 8001f18:	48000400 	.word	0x48000400
 8001f1c:	48000800 	.word	0x48000800
 8001f20:	48000c00 	.word	0x48000c00
 8001f24:	40010400 	.word	0x40010400

08001f28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	0008      	movs	r0, r1
 8001f32:	0011      	movs	r1, r2
 8001f34:	1cbb      	adds	r3, r7, #2
 8001f36:	1c02      	adds	r2, r0, #0
 8001f38:	801a      	strh	r2, [r3, #0]
 8001f3a:	1c7b      	adds	r3, r7, #1
 8001f3c:	1c0a      	adds	r2, r1, #0
 8001f3e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f40:	1c7b      	adds	r3, r7, #1
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d004      	beq.n	8001f52 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f48:	1cbb      	adds	r3, r7, #2
 8001f4a:	881a      	ldrh	r2, [r3, #0]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f50:	e003      	b.n	8001f5a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f52:	1cbb      	adds	r3, r7, #2
 8001f54:	881a      	ldrh	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f5a:	46c0      	nop			@ (mov r8, r8)
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	b002      	add	sp, #8
 8001f60:	bd80      	pop	{r7, pc}
	...

08001f64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b088      	sub	sp, #32
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d101      	bne.n	8001f76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e301      	b.n	800257a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d100      	bne.n	8001f82 <HAL_RCC_OscConfig+0x1e>
 8001f80:	e08d      	b.n	800209e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f82:	4bc3      	ldr	r3, [pc, #780]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	220c      	movs	r2, #12
 8001f88:	4013      	ands	r3, r2
 8001f8a:	2b04      	cmp	r3, #4
 8001f8c:	d00e      	beq.n	8001fac <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f8e:	4bc0      	ldr	r3, [pc, #768]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	220c      	movs	r2, #12
 8001f94:	4013      	ands	r3, r2
 8001f96:	2b08      	cmp	r3, #8
 8001f98:	d116      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x64>
 8001f9a:	4bbd      	ldr	r3, [pc, #756]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8001f9c:	685a      	ldr	r2, [r3, #4]
 8001f9e:	2380      	movs	r3, #128	@ 0x80
 8001fa0:	025b      	lsls	r3, r3, #9
 8001fa2:	401a      	ands	r2, r3
 8001fa4:	2380      	movs	r3, #128	@ 0x80
 8001fa6:	025b      	lsls	r3, r3, #9
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d10d      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fac:	4bb8      	ldr	r3, [pc, #736]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	2380      	movs	r3, #128	@ 0x80
 8001fb2:	029b      	lsls	r3, r3, #10
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	d100      	bne.n	8001fba <HAL_RCC_OscConfig+0x56>
 8001fb8:	e070      	b.n	800209c <HAL_RCC_OscConfig+0x138>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d000      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x60>
 8001fc2:	e06b      	b.n	800209c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e2d8      	b.n	800257a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d107      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x7c>
 8001fd0:	4baf      	ldr	r3, [pc, #700]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	4bae      	ldr	r3, [pc, #696]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8001fd6:	2180      	movs	r1, #128	@ 0x80
 8001fd8:	0249      	lsls	r1, r1, #9
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	e02f      	b.n	8002040 <HAL_RCC_OscConfig+0xdc>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d10c      	bne.n	8002002 <HAL_RCC_OscConfig+0x9e>
 8001fe8:	4ba9      	ldr	r3, [pc, #676]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	4ba8      	ldr	r3, [pc, #672]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8001fee:	49a9      	ldr	r1, [pc, #676]	@ (8002294 <HAL_RCC_OscConfig+0x330>)
 8001ff0:	400a      	ands	r2, r1
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	4ba6      	ldr	r3, [pc, #664]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	4ba5      	ldr	r3, [pc, #660]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8001ffa:	49a7      	ldr	r1, [pc, #668]	@ (8002298 <HAL_RCC_OscConfig+0x334>)
 8001ffc:	400a      	ands	r2, r1
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	e01e      	b.n	8002040 <HAL_RCC_OscConfig+0xdc>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	2b05      	cmp	r3, #5
 8002008:	d10e      	bne.n	8002028 <HAL_RCC_OscConfig+0xc4>
 800200a:	4ba1      	ldr	r3, [pc, #644]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	4ba0      	ldr	r3, [pc, #640]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002010:	2180      	movs	r1, #128	@ 0x80
 8002012:	02c9      	lsls	r1, r1, #11
 8002014:	430a      	orrs	r2, r1
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	4b9d      	ldr	r3, [pc, #628]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4b9c      	ldr	r3, [pc, #624]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 800201e:	2180      	movs	r1, #128	@ 0x80
 8002020:	0249      	lsls	r1, r1, #9
 8002022:	430a      	orrs	r2, r1
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	e00b      	b.n	8002040 <HAL_RCC_OscConfig+0xdc>
 8002028:	4b99      	ldr	r3, [pc, #612]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	4b98      	ldr	r3, [pc, #608]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 800202e:	4999      	ldr	r1, [pc, #612]	@ (8002294 <HAL_RCC_OscConfig+0x330>)
 8002030:	400a      	ands	r2, r1
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	4b96      	ldr	r3, [pc, #600]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	4b95      	ldr	r3, [pc, #596]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 800203a:	4997      	ldr	r1, [pc, #604]	@ (8002298 <HAL_RCC_OscConfig+0x334>)
 800203c:	400a      	ands	r2, r1
 800203e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d014      	beq.n	8002072 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002048:	f7ff fc74 	bl	8001934 <HAL_GetTick>
 800204c:	0003      	movs	r3, r0
 800204e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002050:	e008      	b.n	8002064 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002052:	f7ff fc6f 	bl	8001934 <HAL_GetTick>
 8002056:	0002      	movs	r2, r0
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b64      	cmp	r3, #100	@ 0x64
 800205e:	d901      	bls.n	8002064 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e28a      	b.n	800257a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002064:	4b8a      	ldr	r3, [pc, #552]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	2380      	movs	r3, #128	@ 0x80
 800206a:	029b      	lsls	r3, r3, #10
 800206c:	4013      	ands	r3, r2
 800206e:	d0f0      	beq.n	8002052 <HAL_RCC_OscConfig+0xee>
 8002070:	e015      	b.n	800209e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002072:	f7ff fc5f 	bl	8001934 <HAL_GetTick>
 8002076:	0003      	movs	r3, r0
 8002078:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800207c:	f7ff fc5a 	bl	8001934 <HAL_GetTick>
 8002080:	0002      	movs	r2, r0
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b64      	cmp	r3, #100	@ 0x64
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e275      	b.n	800257a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800208e:	4b80      	ldr	r3, [pc, #512]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	2380      	movs	r3, #128	@ 0x80
 8002094:	029b      	lsls	r3, r3, #10
 8002096:	4013      	ands	r3, r2
 8002098:	d1f0      	bne.n	800207c <HAL_RCC_OscConfig+0x118>
 800209a:	e000      	b.n	800209e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2202      	movs	r2, #2
 80020a4:	4013      	ands	r3, r2
 80020a6:	d100      	bne.n	80020aa <HAL_RCC_OscConfig+0x146>
 80020a8:	e069      	b.n	800217e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80020aa:	4b79      	ldr	r3, [pc, #484]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	220c      	movs	r2, #12
 80020b0:	4013      	ands	r3, r2
 80020b2:	d00b      	beq.n	80020cc <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80020b4:	4b76      	ldr	r3, [pc, #472]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	220c      	movs	r2, #12
 80020ba:	4013      	ands	r3, r2
 80020bc:	2b08      	cmp	r3, #8
 80020be:	d11c      	bne.n	80020fa <HAL_RCC_OscConfig+0x196>
 80020c0:	4b73      	ldr	r3, [pc, #460]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 80020c2:	685a      	ldr	r2, [r3, #4]
 80020c4:	2380      	movs	r3, #128	@ 0x80
 80020c6:	025b      	lsls	r3, r3, #9
 80020c8:	4013      	ands	r3, r2
 80020ca:	d116      	bne.n	80020fa <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020cc:	4b70      	ldr	r3, [pc, #448]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2202      	movs	r2, #2
 80020d2:	4013      	ands	r3, r2
 80020d4:	d005      	beq.n	80020e2 <HAL_RCC_OscConfig+0x17e>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d001      	beq.n	80020e2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e24b      	b.n	800257a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020e2:	4b6b      	ldr	r3, [pc, #428]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	22f8      	movs	r2, #248	@ 0xf8
 80020e8:	4393      	bics	r3, r2
 80020ea:	0019      	movs	r1, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	00da      	lsls	r2, r3, #3
 80020f2:	4b67      	ldr	r3, [pc, #412]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 80020f4:	430a      	orrs	r2, r1
 80020f6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020f8:	e041      	b.n	800217e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d024      	beq.n	800214c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002102:	4b63      	ldr	r3, [pc, #396]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	4b62      	ldr	r3, [pc, #392]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002108:	2101      	movs	r1, #1
 800210a:	430a      	orrs	r2, r1
 800210c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210e:	f7ff fc11 	bl	8001934 <HAL_GetTick>
 8002112:	0003      	movs	r3, r0
 8002114:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002116:	e008      	b.n	800212a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002118:	f7ff fc0c 	bl	8001934 <HAL_GetTick>
 800211c:	0002      	movs	r2, r0
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b02      	cmp	r3, #2
 8002124:	d901      	bls.n	800212a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e227      	b.n	800257a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800212a:	4b59      	ldr	r3, [pc, #356]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2202      	movs	r2, #2
 8002130:	4013      	ands	r3, r2
 8002132:	d0f1      	beq.n	8002118 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002134:	4b56      	ldr	r3, [pc, #344]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	22f8      	movs	r2, #248	@ 0xf8
 800213a:	4393      	bics	r3, r2
 800213c:	0019      	movs	r1, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	00da      	lsls	r2, r3, #3
 8002144:	4b52      	ldr	r3, [pc, #328]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002146:	430a      	orrs	r2, r1
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	e018      	b.n	800217e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800214c:	4b50      	ldr	r3, [pc, #320]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	4b4f      	ldr	r3, [pc, #316]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002152:	2101      	movs	r1, #1
 8002154:	438a      	bics	r2, r1
 8002156:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002158:	f7ff fbec 	bl	8001934 <HAL_GetTick>
 800215c:	0003      	movs	r3, r0
 800215e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002160:	e008      	b.n	8002174 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002162:	f7ff fbe7 	bl	8001934 <HAL_GetTick>
 8002166:	0002      	movs	r2, r0
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e202      	b.n	800257a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002174:	4b46      	ldr	r3, [pc, #280]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2202      	movs	r2, #2
 800217a:	4013      	ands	r3, r2
 800217c:	d1f1      	bne.n	8002162 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2208      	movs	r2, #8
 8002184:	4013      	ands	r3, r2
 8002186:	d036      	beq.n	80021f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	69db      	ldr	r3, [r3, #28]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d019      	beq.n	80021c4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002190:	4b3f      	ldr	r3, [pc, #252]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002192:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002194:	4b3e      	ldr	r3, [pc, #248]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002196:	2101      	movs	r1, #1
 8002198:	430a      	orrs	r2, r1
 800219a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800219c:	f7ff fbca 	bl	8001934 <HAL_GetTick>
 80021a0:	0003      	movs	r3, r0
 80021a2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021a4:	e008      	b.n	80021b8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021a6:	f7ff fbc5 	bl	8001934 <HAL_GetTick>
 80021aa:	0002      	movs	r2, r0
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d901      	bls.n	80021b8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	e1e0      	b.n	800257a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021b8:	4b35      	ldr	r3, [pc, #212]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 80021ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021bc:	2202      	movs	r2, #2
 80021be:	4013      	ands	r3, r2
 80021c0:	d0f1      	beq.n	80021a6 <HAL_RCC_OscConfig+0x242>
 80021c2:	e018      	b.n	80021f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021c4:	4b32      	ldr	r3, [pc, #200]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 80021c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021c8:	4b31      	ldr	r3, [pc, #196]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 80021ca:	2101      	movs	r1, #1
 80021cc:	438a      	bics	r2, r1
 80021ce:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021d0:	f7ff fbb0 	bl	8001934 <HAL_GetTick>
 80021d4:	0003      	movs	r3, r0
 80021d6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021d8:	e008      	b.n	80021ec <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021da:	f7ff fbab 	bl	8001934 <HAL_GetTick>
 80021de:	0002      	movs	r2, r0
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d901      	bls.n	80021ec <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e1c6      	b.n	800257a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021ec:	4b28      	ldr	r3, [pc, #160]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 80021ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f0:	2202      	movs	r2, #2
 80021f2:	4013      	ands	r3, r2
 80021f4:	d1f1      	bne.n	80021da <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2204      	movs	r2, #4
 80021fc:	4013      	ands	r3, r2
 80021fe:	d100      	bne.n	8002202 <HAL_RCC_OscConfig+0x29e>
 8002200:	e0b4      	b.n	800236c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002202:	201f      	movs	r0, #31
 8002204:	183b      	adds	r3, r7, r0
 8002206:	2200      	movs	r2, #0
 8002208:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800220a:	4b21      	ldr	r3, [pc, #132]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 800220c:	69da      	ldr	r2, [r3, #28]
 800220e:	2380      	movs	r3, #128	@ 0x80
 8002210:	055b      	lsls	r3, r3, #21
 8002212:	4013      	ands	r3, r2
 8002214:	d110      	bne.n	8002238 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002216:	4b1e      	ldr	r3, [pc, #120]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002218:	69da      	ldr	r2, [r3, #28]
 800221a:	4b1d      	ldr	r3, [pc, #116]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 800221c:	2180      	movs	r1, #128	@ 0x80
 800221e:	0549      	lsls	r1, r1, #21
 8002220:	430a      	orrs	r2, r1
 8002222:	61da      	str	r2, [r3, #28]
 8002224:	4b1a      	ldr	r3, [pc, #104]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002226:	69da      	ldr	r2, [r3, #28]
 8002228:	2380      	movs	r3, #128	@ 0x80
 800222a:	055b      	lsls	r3, r3, #21
 800222c:	4013      	ands	r3, r2
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002232:	183b      	adds	r3, r7, r0
 8002234:	2201      	movs	r2, #1
 8002236:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002238:	4b18      	ldr	r3, [pc, #96]	@ (800229c <HAL_RCC_OscConfig+0x338>)
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	2380      	movs	r3, #128	@ 0x80
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	4013      	ands	r3, r2
 8002242:	d11a      	bne.n	800227a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002244:	4b15      	ldr	r3, [pc, #84]	@ (800229c <HAL_RCC_OscConfig+0x338>)
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	4b14      	ldr	r3, [pc, #80]	@ (800229c <HAL_RCC_OscConfig+0x338>)
 800224a:	2180      	movs	r1, #128	@ 0x80
 800224c:	0049      	lsls	r1, r1, #1
 800224e:	430a      	orrs	r2, r1
 8002250:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002252:	f7ff fb6f 	bl	8001934 <HAL_GetTick>
 8002256:	0003      	movs	r3, r0
 8002258:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800225a:	e008      	b.n	800226e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800225c:	f7ff fb6a 	bl	8001934 <HAL_GetTick>
 8002260:	0002      	movs	r2, r0
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	2b64      	cmp	r3, #100	@ 0x64
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e185      	b.n	800257a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800226e:	4b0b      	ldr	r3, [pc, #44]	@ (800229c <HAL_RCC_OscConfig+0x338>)
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	2380      	movs	r3, #128	@ 0x80
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	4013      	ands	r3, r2
 8002278:	d0f0      	beq.n	800225c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d10e      	bne.n	80022a0 <HAL_RCC_OscConfig+0x33c>
 8002282:	4b03      	ldr	r3, [pc, #12]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002284:	6a1a      	ldr	r2, [r3, #32]
 8002286:	4b02      	ldr	r3, [pc, #8]	@ (8002290 <HAL_RCC_OscConfig+0x32c>)
 8002288:	2101      	movs	r1, #1
 800228a:	430a      	orrs	r2, r1
 800228c:	621a      	str	r2, [r3, #32]
 800228e:	e035      	b.n	80022fc <HAL_RCC_OscConfig+0x398>
 8002290:	40021000 	.word	0x40021000
 8002294:	fffeffff 	.word	0xfffeffff
 8002298:	fffbffff 	.word	0xfffbffff
 800229c:	40007000 	.word	0x40007000
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d10c      	bne.n	80022c2 <HAL_RCC_OscConfig+0x35e>
 80022a8:	4bb6      	ldr	r3, [pc, #728]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80022aa:	6a1a      	ldr	r2, [r3, #32]
 80022ac:	4bb5      	ldr	r3, [pc, #724]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80022ae:	2101      	movs	r1, #1
 80022b0:	438a      	bics	r2, r1
 80022b2:	621a      	str	r2, [r3, #32]
 80022b4:	4bb3      	ldr	r3, [pc, #716]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80022b6:	6a1a      	ldr	r2, [r3, #32]
 80022b8:	4bb2      	ldr	r3, [pc, #712]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80022ba:	2104      	movs	r1, #4
 80022bc:	438a      	bics	r2, r1
 80022be:	621a      	str	r2, [r3, #32]
 80022c0:	e01c      	b.n	80022fc <HAL_RCC_OscConfig+0x398>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	2b05      	cmp	r3, #5
 80022c8:	d10c      	bne.n	80022e4 <HAL_RCC_OscConfig+0x380>
 80022ca:	4bae      	ldr	r3, [pc, #696]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80022cc:	6a1a      	ldr	r2, [r3, #32]
 80022ce:	4bad      	ldr	r3, [pc, #692]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80022d0:	2104      	movs	r1, #4
 80022d2:	430a      	orrs	r2, r1
 80022d4:	621a      	str	r2, [r3, #32]
 80022d6:	4bab      	ldr	r3, [pc, #684]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80022d8:	6a1a      	ldr	r2, [r3, #32]
 80022da:	4baa      	ldr	r3, [pc, #680]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80022dc:	2101      	movs	r1, #1
 80022de:	430a      	orrs	r2, r1
 80022e0:	621a      	str	r2, [r3, #32]
 80022e2:	e00b      	b.n	80022fc <HAL_RCC_OscConfig+0x398>
 80022e4:	4ba7      	ldr	r3, [pc, #668]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80022e6:	6a1a      	ldr	r2, [r3, #32]
 80022e8:	4ba6      	ldr	r3, [pc, #664]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80022ea:	2101      	movs	r1, #1
 80022ec:	438a      	bics	r2, r1
 80022ee:	621a      	str	r2, [r3, #32]
 80022f0:	4ba4      	ldr	r3, [pc, #656]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80022f2:	6a1a      	ldr	r2, [r3, #32]
 80022f4:	4ba3      	ldr	r3, [pc, #652]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80022f6:	2104      	movs	r1, #4
 80022f8:	438a      	bics	r2, r1
 80022fa:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d014      	beq.n	800232e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002304:	f7ff fb16 	bl	8001934 <HAL_GetTick>
 8002308:	0003      	movs	r3, r0
 800230a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800230c:	e009      	b.n	8002322 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800230e:	f7ff fb11 	bl	8001934 <HAL_GetTick>
 8002312:	0002      	movs	r2, r0
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	4a9b      	ldr	r2, [pc, #620]	@ (8002588 <HAL_RCC_OscConfig+0x624>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d901      	bls.n	8002322 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e12b      	b.n	800257a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002322:	4b98      	ldr	r3, [pc, #608]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	2202      	movs	r2, #2
 8002328:	4013      	ands	r3, r2
 800232a:	d0f0      	beq.n	800230e <HAL_RCC_OscConfig+0x3aa>
 800232c:	e013      	b.n	8002356 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800232e:	f7ff fb01 	bl	8001934 <HAL_GetTick>
 8002332:	0003      	movs	r3, r0
 8002334:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002336:	e009      	b.n	800234c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002338:	f7ff fafc 	bl	8001934 <HAL_GetTick>
 800233c:	0002      	movs	r2, r0
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	4a91      	ldr	r2, [pc, #580]	@ (8002588 <HAL_RCC_OscConfig+0x624>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d901      	bls.n	800234c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e116      	b.n	800257a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800234c:	4b8d      	ldr	r3, [pc, #564]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 800234e:	6a1b      	ldr	r3, [r3, #32]
 8002350:	2202      	movs	r2, #2
 8002352:	4013      	ands	r3, r2
 8002354:	d1f0      	bne.n	8002338 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002356:	231f      	movs	r3, #31
 8002358:	18fb      	adds	r3, r7, r3
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	2b01      	cmp	r3, #1
 800235e:	d105      	bne.n	800236c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002360:	4b88      	ldr	r3, [pc, #544]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002362:	69da      	ldr	r2, [r3, #28]
 8002364:	4b87      	ldr	r3, [pc, #540]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002366:	4989      	ldr	r1, [pc, #548]	@ (800258c <HAL_RCC_OscConfig+0x628>)
 8002368:	400a      	ands	r2, r1
 800236a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2210      	movs	r2, #16
 8002372:	4013      	ands	r3, r2
 8002374:	d063      	beq.n	800243e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	695b      	ldr	r3, [r3, #20]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d12a      	bne.n	80023d4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800237e:	4b81      	ldr	r3, [pc, #516]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002380:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002382:	4b80      	ldr	r3, [pc, #512]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002384:	2104      	movs	r1, #4
 8002386:	430a      	orrs	r2, r1
 8002388:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800238a:	4b7e      	ldr	r3, [pc, #504]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 800238c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800238e:	4b7d      	ldr	r3, [pc, #500]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002390:	2101      	movs	r1, #1
 8002392:	430a      	orrs	r2, r1
 8002394:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002396:	f7ff facd 	bl	8001934 <HAL_GetTick>
 800239a:	0003      	movs	r3, r0
 800239c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800239e:	e008      	b.n	80023b2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80023a0:	f7ff fac8 	bl	8001934 <HAL_GetTick>
 80023a4:	0002      	movs	r2, r0
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e0e3      	b.n	800257a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80023b2:	4b74      	ldr	r3, [pc, #464]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80023b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023b6:	2202      	movs	r2, #2
 80023b8:	4013      	ands	r3, r2
 80023ba:	d0f1      	beq.n	80023a0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80023bc:	4b71      	ldr	r3, [pc, #452]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80023be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023c0:	22f8      	movs	r2, #248	@ 0xf8
 80023c2:	4393      	bics	r3, r2
 80023c4:	0019      	movs	r1, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	699b      	ldr	r3, [r3, #24]
 80023ca:	00da      	lsls	r2, r3, #3
 80023cc:	4b6d      	ldr	r3, [pc, #436]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80023ce:	430a      	orrs	r2, r1
 80023d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80023d2:	e034      	b.n	800243e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	695b      	ldr	r3, [r3, #20]
 80023d8:	3305      	adds	r3, #5
 80023da:	d111      	bne.n	8002400 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80023dc:	4b69      	ldr	r3, [pc, #420]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80023de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80023e0:	4b68      	ldr	r3, [pc, #416]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80023e2:	2104      	movs	r1, #4
 80023e4:	438a      	bics	r2, r1
 80023e6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80023e8:	4b66      	ldr	r3, [pc, #408]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80023ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023ec:	22f8      	movs	r2, #248	@ 0xf8
 80023ee:	4393      	bics	r3, r2
 80023f0:	0019      	movs	r1, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	699b      	ldr	r3, [r3, #24]
 80023f6:	00da      	lsls	r2, r3, #3
 80023f8:	4b62      	ldr	r3, [pc, #392]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80023fa:	430a      	orrs	r2, r1
 80023fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80023fe:	e01e      	b.n	800243e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002400:	4b60      	ldr	r3, [pc, #384]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002402:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002404:	4b5f      	ldr	r3, [pc, #380]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002406:	2104      	movs	r1, #4
 8002408:	430a      	orrs	r2, r1
 800240a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800240c:	4b5d      	ldr	r3, [pc, #372]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 800240e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002410:	4b5c      	ldr	r3, [pc, #368]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002412:	2101      	movs	r1, #1
 8002414:	438a      	bics	r2, r1
 8002416:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002418:	f7ff fa8c 	bl	8001934 <HAL_GetTick>
 800241c:	0003      	movs	r3, r0
 800241e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002420:	e008      	b.n	8002434 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002422:	f7ff fa87 	bl	8001934 <HAL_GetTick>
 8002426:	0002      	movs	r2, r0
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	2b02      	cmp	r3, #2
 800242e:	d901      	bls.n	8002434 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e0a2      	b.n	800257a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002434:	4b53      	ldr	r3, [pc, #332]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002436:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002438:	2202      	movs	r2, #2
 800243a:	4013      	ands	r3, r2
 800243c:	d1f1      	bne.n	8002422 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d100      	bne.n	8002448 <HAL_RCC_OscConfig+0x4e4>
 8002446:	e097      	b.n	8002578 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002448:	4b4e      	ldr	r3, [pc, #312]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	220c      	movs	r2, #12
 800244e:	4013      	ands	r3, r2
 8002450:	2b08      	cmp	r3, #8
 8002452:	d100      	bne.n	8002456 <HAL_RCC_OscConfig+0x4f2>
 8002454:	e06b      	b.n	800252e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a1b      	ldr	r3, [r3, #32]
 800245a:	2b02      	cmp	r3, #2
 800245c:	d14c      	bne.n	80024f8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800245e:	4b49      	ldr	r3, [pc, #292]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	4b48      	ldr	r3, [pc, #288]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002464:	494a      	ldr	r1, [pc, #296]	@ (8002590 <HAL_RCC_OscConfig+0x62c>)
 8002466:	400a      	ands	r2, r1
 8002468:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800246a:	f7ff fa63 	bl	8001934 <HAL_GetTick>
 800246e:	0003      	movs	r3, r0
 8002470:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002472:	e008      	b.n	8002486 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002474:	f7ff fa5e 	bl	8001934 <HAL_GetTick>
 8002478:	0002      	movs	r2, r0
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e079      	b.n	800257a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002486:	4b3f      	ldr	r3, [pc, #252]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	2380      	movs	r3, #128	@ 0x80
 800248c:	049b      	lsls	r3, r3, #18
 800248e:	4013      	ands	r3, r2
 8002490:	d1f0      	bne.n	8002474 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002492:	4b3c      	ldr	r3, [pc, #240]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002496:	220f      	movs	r2, #15
 8002498:	4393      	bics	r3, r2
 800249a:	0019      	movs	r1, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024a0:	4b38      	ldr	r3, [pc, #224]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80024a2:	430a      	orrs	r2, r1
 80024a4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80024a6:	4b37      	ldr	r3, [pc, #220]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	4a3a      	ldr	r2, [pc, #232]	@ (8002594 <HAL_RCC_OscConfig+0x630>)
 80024ac:	4013      	ands	r3, r2
 80024ae:	0019      	movs	r1, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b8:	431a      	orrs	r2, r3
 80024ba:	4b32      	ldr	r3, [pc, #200]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80024bc:	430a      	orrs	r2, r1
 80024be:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024c0:	4b30      	ldr	r3, [pc, #192]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	4b2f      	ldr	r3, [pc, #188]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80024c6:	2180      	movs	r1, #128	@ 0x80
 80024c8:	0449      	lsls	r1, r1, #17
 80024ca:	430a      	orrs	r2, r1
 80024cc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ce:	f7ff fa31 	bl	8001934 <HAL_GetTick>
 80024d2:	0003      	movs	r3, r0
 80024d4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024d6:	e008      	b.n	80024ea <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024d8:	f7ff fa2c 	bl	8001934 <HAL_GetTick>
 80024dc:	0002      	movs	r2, r0
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e047      	b.n	800257a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024ea:	4b26      	ldr	r3, [pc, #152]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	2380      	movs	r3, #128	@ 0x80
 80024f0:	049b      	lsls	r3, r3, #18
 80024f2:	4013      	ands	r3, r2
 80024f4:	d0f0      	beq.n	80024d8 <HAL_RCC_OscConfig+0x574>
 80024f6:	e03f      	b.n	8002578 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024f8:	4b22      	ldr	r3, [pc, #136]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	4b21      	ldr	r3, [pc, #132]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 80024fe:	4924      	ldr	r1, [pc, #144]	@ (8002590 <HAL_RCC_OscConfig+0x62c>)
 8002500:	400a      	ands	r2, r1
 8002502:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002504:	f7ff fa16 	bl	8001934 <HAL_GetTick>
 8002508:	0003      	movs	r3, r0
 800250a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800250c:	e008      	b.n	8002520 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800250e:	f7ff fa11 	bl	8001934 <HAL_GetTick>
 8002512:	0002      	movs	r2, r0
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e02c      	b.n	800257a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002520:	4b18      	ldr	r3, [pc, #96]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	2380      	movs	r3, #128	@ 0x80
 8002526:	049b      	lsls	r3, r3, #18
 8002528:	4013      	ands	r3, r2
 800252a:	d1f0      	bne.n	800250e <HAL_RCC_OscConfig+0x5aa>
 800252c:	e024      	b.n	8002578 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a1b      	ldr	r3, [r3, #32]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d101      	bne.n	800253a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e01f      	b.n	800257a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800253a:	4b12      	ldr	r3, [pc, #72]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002540:	4b10      	ldr	r3, [pc, #64]	@ (8002584 <HAL_RCC_OscConfig+0x620>)
 8002542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002544:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002546:	697a      	ldr	r2, [r7, #20]
 8002548:	2380      	movs	r3, #128	@ 0x80
 800254a:	025b      	lsls	r3, r3, #9
 800254c:	401a      	ands	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002552:	429a      	cmp	r2, r3
 8002554:	d10e      	bne.n	8002574 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	220f      	movs	r2, #15
 800255a:	401a      	ands	r2, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002560:	429a      	cmp	r2, r3
 8002562:	d107      	bne.n	8002574 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	23f0      	movs	r3, #240	@ 0xf0
 8002568:	039b      	lsls	r3, r3, #14
 800256a:	401a      	ands	r2, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002570:	429a      	cmp	r2, r3
 8002572:	d001      	beq.n	8002578 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e000      	b.n	800257a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	0018      	movs	r0, r3
 800257c:	46bd      	mov	sp, r7
 800257e:	b008      	add	sp, #32
 8002580:	bd80      	pop	{r7, pc}
 8002582:	46c0      	nop			@ (mov r8, r8)
 8002584:	40021000 	.word	0x40021000
 8002588:	00001388 	.word	0x00001388
 800258c:	efffffff 	.word	0xefffffff
 8002590:	feffffff 	.word	0xfeffffff
 8002594:	ffc2ffff 	.word	0xffc2ffff

08002598 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e0b3      	b.n	8002714 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025ac:	4b5b      	ldr	r3, [pc, #364]	@ (800271c <HAL_RCC_ClockConfig+0x184>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2201      	movs	r2, #1
 80025b2:	4013      	ands	r3, r2
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d911      	bls.n	80025de <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ba:	4b58      	ldr	r3, [pc, #352]	@ (800271c <HAL_RCC_ClockConfig+0x184>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2201      	movs	r2, #1
 80025c0:	4393      	bics	r3, r2
 80025c2:	0019      	movs	r1, r3
 80025c4:	4b55      	ldr	r3, [pc, #340]	@ (800271c <HAL_RCC_ClockConfig+0x184>)
 80025c6:	683a      	ldr	r2, [r7, #0]
 80025c8:	430a      	orrs	r2, r1
 80025ca:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025cc:	4b53      	ldr	r3, [pc, #332]	@ (800271c <HAL_RCC_ClockConfig+0x184>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2201      	movs	r2, #1
 80025d2:	4013      	ands	r3, r2
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d001      	beq.n	80025de <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e09a      	b.n	8002714 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2202      	movs	r2, #2
 80025e4:	4013      	ands	r3, r2
 80025e6:	d015      	beq.n	8002614 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2204      	movs	r2, #4
 80025ee:	4013      	ands	r3, r2
 80025f0:	d006      	beq.n	8002600 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80025f2:	4b4b      	ldr	r3, [pc, #300]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 80025f4:	685a      	ldr	r2, [r3, #4]
 80025f6:	4b4a      	ldr	r3, [pc, #296]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 80025f8:	21e0      	movs	r1, #224	@ 0xe0
 80025fa:	00c9      	lsls	r1, r1, #3
 80025fc:	430a      	orrs	r2, r1
 80025fe:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002600:	4b47      	ldr	r3, [pc, #284]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	22f0      	movs	r2, #240	@ 0xf0
 8002606:	4393      	bics	r3, r2
 8002608:	0019      	movs	r1, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	689a      	ldr	r2, [r3, #8]
 800260e:	4b44      	ldr	r3, [pc, #272]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 8002610:	430a      	orrs	r2, r1
 8002612:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2201      	movs	r2, #1
 800261a:	4013      	ands	r3, r2
 800261c:	d040      	beq.n	80026a0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d107      	bne.n	8002636 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002626:	4b3e      	ldr	r3, [pc, #248]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	2380      	movs	r3, #128	@ 0x80
 800262c:	029b      	lsls	r3, r3, #10
 800262e:	4013      	ands	r3, r2
 8002630:	d114      	bne.n	800265c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e06e      	b.n	8002714 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	2b02      	cmp	r3, #2
 800263c:	d107      	bne.n	800264e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800263e:	4b38      	ldr	r3, [pc, #224]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	2380      	movs	r3, #128	@ 0x80
 8002644:	049b      	lsls	r3, r3, #18
 8002646:	4013      	ands	r3, r2
 8002648:	d108      	bne.n	800265c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e062      	b.n	8002714 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800264e:	4b34      	ldr	r3, [pc, #208]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2202      	movs	r2, #2
 8002654:	4013      	ands	r3, r2
 8002656:	d101      	bne.n	800265c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e05b      	b.n	8002714 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800265c:	4b30      	ldr	r3, [pc, #192]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	2203      	movs	r2, #3
 8002662:	4393      	bics	r3, r2
 8002664:	0019      	movs	r1, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	4b2d      	ldr	r3, [pc, #180]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 800266c:	430a      	orrs	r2, r1
 800266e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002670:	f7ff f960 	bl	8001934 <HAL_GetTick>
 8002674:	0003      	movs	r3, r0
 8002676:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002678:	e009      	b.n	800268e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800267a:	f7ff f95b 	bl	8001934 <HAL_GetTick>
 800267e:	0002      	movs	r2, r0
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	4a27      	ldr	r2, [pc, #156]	@ (8002724 <HAL_RCC_ClockConfig+0x18c>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d901      	bls.n	800268e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e042      	b.n	8002714 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800268e:	4b24      	ldr	r3, [pc, #144]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	220c      	movs	r2, #12
 8002694:	401a      	ands	r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	429a      	cmp	r2, r3
 800269e:	d1ec      	bne.n	800267a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026a0:	4b1e      	ldr	r3, [pc, #120]	@ (800271c <HAL_RCC_ClockConfig+0x184>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2201      	movs	r2, #1
 80026a6:	4013      	ands	r3, r2
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d211      	bcs.n	80026d2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ae:	4b1b      	ldr	r3, [pc, #108]	@ (800271c <HAL_RCC_ClockConfig+0x184>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2201      	movs	r2, #1
 80026b4:	4393      	bics	r3, r2
 80026b6:	0019      	movs	r1, r3
 80026b8:	4b18      	ldr	r3, [pc, #96]	@ (800271c <HAL_RCC_ClockConfig+0x184>)
 80026ba:	683a      	ldr	r2, [r7, #0]
 80026bc:	430a      	orrs	r2, r1
 80026be:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026c0:	4b16      	ldr	r3, [pc, #88]	@ (800271c <HAL_RCC_ClockConfig+0x184>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2201      	movs	r2, #1
 80026c6:	4013      	ands	r3, r2
 80026c8:	683a      	ldr	r2, [r7, #0]
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d001      	beq.n	80026d2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e020      	b.n	8002714 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2204      	movs	r2, #4
 80026d8:	4013      	ands	r3, r2
 80026da:	d009      	beq.n	80026f0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80026dc:	4b10      	ldr	r3, [pc, #64]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	4a11      	ldr	r2, [pc, #68]	@ (8002728 <HAL_RCC_ClockConfig+0x190>)
 80026e2:	4013      	ands	r3, r2
 80026e4:	0019      	movs	r1, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	68da      	ldr	r2, [r3, #12]
 80026ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 80026ec:	430a      	orrs	r2, r1
 80026ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80026f0:	f000 f820 	bl	8002734 <HAL_RCC_GetSysClockFreq>
 80026f4:	0001      	movs	r1, r0
 80026f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002720 <HAL_RCC_ClockConfig+0x188>)
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	091b      	lsrs	r3, r3, #4
 80026fc:	220f      	movs	r2, #15
 80026fe:	4013      	ands	r3, r2
 8002700:	4a0a      	ldr	r2, [pc, #40]	@ (800272c <HAL_RCC_ClockConfig+0x194>)
 8002702:	5cd3      	ldrb	r3, [r2, r3]
 8002704:	000a      	movs	r2, r1
 8002706:	40da      	lsrs	r2, r3
 8002708:	4b09      	ldr	r3, [pc, #36]	@ (8002730 <HAL_RCC_ClockConfig+0x198>)
 800270a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800270c:	2000      	movs	r0, #0
 800270e:	f7ff f8cb 	bl	80018a8 <HAL_InitTick>
  
  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	0018      	movs	r0, r3
 8002716:	46bd      	mov	sp, r7
 8002718:	b004      	add	sp, #16
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40022000 	.word	0x40022000
 8002720:	40021000 	.word	0x40021000
 8002724:	00001388 	.word	0x00001388
 8002728:	fffff8ff 	.word	0xfffff8ff
 800272c:	0800492c 	.word	0x0800492c
 8002730:	20000008 	.word	0x20000008

08002734 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b086      	sub	sp, #24
 8002738:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800273a:	2300      	movs	r3, #0
 800273c:	60fb      	str	r3, [r7, #12]
 800273e:	2300      	movs	r3, #0
 8002740:	60bb      	str	r3, [r7, #8]
 8002742:	2300      	movs	r3, #0
 8002744:	617b      	str	r3, [r7, #20]
 8002746:	2300      	movs	r3, #0
 8002748:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800274a:	2300      	movs	r3, #0
 800274c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800274e:	4b20      	ldr	r3, [pc, #128]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	220c      	movs	r2, #12
 8002758:	4013      	ands	r3, r2
 800275a:	2b04      	cmp	r3, #4
 800275c:	d002      	beq.n	8002764 <HAL_RCC_GetSysClockFreq+0x30>
 800275e:	2b08      	cmp	r3, #8
 8002760:	d003      	beq.n	800276a <HAL_RCC_GetSysClockFreq+0x36>
 8002762:	e02c      	b.n	80027be <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002764:	4b1b      	ldr	r3, [pc, #108]	@ (80027d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002766:	613b      	str	r3, [r7, #16]
      break;
 8002768:	e02c      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	0c9b      	lsrs	r3, r3, #18
 800276e:	220f      	movs	r2, #15
 8002770:	4013      	ands	r3, r2
 8002772:	4a19      	ldr	r2, [pc, #100]	@ (80027d8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002774:	5cd3      	ldrb	r3, [r2, r3]
 8002776:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002778:	4b15      	ldr	r3, [pc, #84]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800277a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800277c:	220f      	movs	r2, #15
 800277e:	4013      	ands	r3, r2
 8002780:	4a16      	ldr	r2, [pc, #88]	@ (80027dc <HAL_RCC_GetSysClockFreq+0xa8>)
 8002782:	5cd3      	ldrb	r3, [r2, r3]
 8002784:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	2380      	movs	r3, #128	@ 0x80
 800278a:	025b      	lsls	r3, r3, #9
 800278c:	4013      	ands	r3, r2
 800278e:	d009      	beq.n	80027a4 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002790:	68b9      	ldr	r1, [r7, #8]
 8002792:	4810      	ldr	r0, [pc, #64]	@ (80027d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002794:	f7fd fcc2 	bl	800011c <__udivsi3>
 8002798:	0003      	movs	r3, r0
 800279a:	001a      	movs	r2, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4353      	muls	r3, r2
 80027a0:	617b      	str	r3, [r7, #20]
 80027a2:	e009      	b.n	80027b8 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80027a4:	6879      	ldr	r1, [r7, #4]
 80027a6:	000a      	movs	r2, r1
 80027a8:	0152      	lsls	r2, r2, #5
 80027aa:	1a52      	subs	r2, r2, r1
 80027ac:	0193      	lsls	r3, r2, #6
 80027ae:	1a9b      	subs	r3, r3, r2
 80027b0:	00db      	lsls	r3, r3, #3
 80027b2:	185b      	adds	r3, r3, r1
 80027b4:	021b      	lsls	r3, r3, #8
 80027b6:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	613b      	str	r3, [r7, #16]
      break;
 80027bc:	e002      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80027be:	4b05      	ldr	r3, [pc, #20]	@ (80027d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80027c0:	613b      	str	r3, [r7, #16]
      break;
 80027c2:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80027c4:	693b      	ldr	r3, [r7, #16]
}
 80027c6:	0018      	movs	r0, r3
 80027c8:	46bd      	mov	sp, r7
 80027ca:	b006      	add	sp, #24
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	46c0      	nop			@ (mov r8, r8)
 80027d0:	40021000 	.word	0x40021000
 80027d4:	007a1200 	.word	0x007a1200
 80027d8:	08004944 	.word	0x08004944
 80027dc:	08004954 	.word	0x08004954

080027e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027e4:	4b02      	ldr	r3, [pc, #8]	@ (80027f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80027e6:	681b      	ldr	r3, [r3, #0]
}
 80027e8:	0018      	movs	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	46c0      	nop			@ (mov r8, r8)
 80027f0:	20000008 	.word	0x20000008

080027f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80027f8:	f7ff fff2 	bl	80027e0 <HAL_RCC_GetHCLKFreq>
 80027fc:	0001      	movs	r1, r0
 80027fe:	4b06      	ldr	r3, [pc, #24]	@ (8002818 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	0a1b      	lsrs	r3, r3, #8
 8002804:	2207      	movs	r2, #7
 8002806:	4013      	ands	r3, r2
 8002808:	4a04      	ldr	r2, [pc, #16]	@ (800281c <HAL_RCC_GetPCLK1Freq+0x28>)
 800280a:	5cd3      	ldrb	r3, [r2, r3]
 800280c:	40d9      	lsrs	r1, r3
 800280e:	000b      	movs	r3, r1
}    
 8002810:	0018      	movs	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	46c0      	nop			@ (mov r8, r8)
 8002818:	40021000 	.word	0x40021000
 800281c:	0800493c 	.word	0x0800493c

08002820 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e044      	b.n	80028bc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002836:	2b00      	cmp	r3, #0
 8002838:	d107      	bne.n	800284a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2278      	movs	r2, #120	@ 0x78
 800283e:	2100      	movs	r1, #0
 8002840:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	0018      	movs	r0, r3
 8002846:	f7fe fed5 	bl	80015f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2224      	movs	r2, #36	@ 0x24
 800284e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2101      	movs	r1, #1
 800285c:	438a      	bics	r2, r1
 800285e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002864:	2b00      	cmp	r3, #0
 8002866:	d003      	beq.n	8002870 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	0018      	movs	r0, r3
 800286c:	f000 fdc4 	bl	80033f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	0018      	movs	r0, r3
 8002874:	f000 fc80 	bl	8003178 <UART_SetConfig>
 8002878:	0003      	movs	r3, r0
 800287a:	2b01      	cmp	r3, #1
 800287c:	d101      	bne.n	8002882 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e01c      	b.n	80028bc <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	685a      	ldr	r2, [r3, #4]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	490d      	ldr	r1, [pc, #52]	@ (80028c4 <HAL_UART_Init+0xa4>)
 800288e:	400a      	ands	r2, r1
 8002890:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	689a      	ldr	r2, [r3, #8]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2108      	movs	r1, #8
 800289e:	438a      	bics	r2, r1
 80028a0:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2101      	movs	r1, #1
 80028ae:	430a      	orrs	r2, r1
 80028b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	0018      	movs	r0, r3
 80028b6:	f000 fe53 	bl	8003560 <UART_CheckIdleState>
 80028ba:	0003      	movs	r3, r0
}
 80028bc:	0018      	movs	r0, r3
 80028be:	46bd      	mov	sp, r7
 80028c0:	b002      	add	sp, #8
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	fffff7ff 	.word	0xfffff7ff

080028c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08a      	sub	sp, #40	@ 0x28
 80028cc:	af02      	add	r7, sp, #8
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	603b      	str	r3, [r7, #0]
 80028d4:	1dbb      	adds	r3, r7, #6
 80028d6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80028dc:	2b20      	cmp	r3, #32
 80028de:	d000      	beq.n	80028e2 <HAL_UART_Transmit+0x1a>
 80028e0:	e08c      	b.n	80029fc <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_UART_Transmit+0x28>
 80028e8:	1dbb      	adds	r3, r7, #6
 80028ea:	881b      	ldrh	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e084      	b.n	80029fe <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	2380      	movs	r3, #128	@ 0x80
 80028fa:	015b      	lsls	r3, r3, #5
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d109      	bne.n	8002914 <HAL_UART_Transmit+0x4c>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	691b      	ldr	r3, [r3, #16]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d105      	bne.n	8002914 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2201      	movs	r2, #1
 800290c:	4013      	ands	r3, r2
 800290e:	d001      	beq.n	8002914 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e074      	b.n	80029fe <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2284      	movs	r2, #132	@ 0x84
 8002918:	2100      	movs	r1, #0
 800291a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2221      	movs	r2, #33	@ 0x21
 8002920:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002922:	f7ff f807 	bl	8001934 <HAL_GetTick>
 8002926:	0003      	movs	r3, r0
 8002928:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	1dba      	adds	r2, r7, #6
 800292e:	2150      	movs	r1, #80	@ 0x50
 8002930:	8812      	ldrh	r2, [r2, #0]
 8002932:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	1dba      	adds	r2, r7, #6
 8002938:	2152      	movs	r1, #82	@ 0x52
 800293a:	8812      	ldrh	r2, [r2, #0]
 800293c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	2380      	movs	r3, #128	@ 0x80
 8002944:	015b      	lsls	r3, r3, #5
 8002946:	429a      	cmp	r2, r3
 8002948:	d108      	bne.n	800295c <HAL_UART_Transmit+0x94>
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d104      	bne.n	800295c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002952:	2300      	movs	r3, #0
 8002954:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	61bb      	str	r3, [r7, #24]
 800295a:	e003      	b.n	8002964 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002960:	2300      	movs	r3, #0
 8002962:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002964:	e02f      	b.n	80029c6 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002966:	697a      	ldr	r2, [r7, #20]
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	0013      	movs	r3, r2
 8002970:	2200      	movs	r2, #0
 8002972:	2180      	movs	r1, #128	@ 0x80
 8002974:	f000 fe9c 	bl	80036b0 <UART_WaitOnFlagUntilTimeout>
 8002978:	1e03      	subs	r3, r0, #0
 800297a:	d004      	beq.n	8002986 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2220      	movs	r2, #32
 8002980:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e03b      	b.n	80029fe <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d10b      	bne.n	80029a4 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	881a      	ldrh	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	05d2      	lsls	r2, r2, #23
 8002996:	0dd2      	lsrs	r2, r2, #23
 8002998:	b292      	uxth	r2, r2
 800299a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	3302      	adds	r3, #2
 80029a0:	61bb      	str	r3, [r7, #24]
 80029a2:	e007      	b.n	80029b4 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	781a      	ldrb	r2, [r3, #0]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	3301      	adds	r3, #1
 80029b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2252      	movs	r2, #82	@ 0x52
 80029b8:	5a9b      	ldrh	r3, [r3, r2]
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	3b01      	subs	r3, #1
 80029be:	b299      	uxth	r1, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2252      	movs	r2, #82	@ 0x52
 80029c4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2252      	movs	r2, #82	@ 0x52
 80029ca:	5a9b      	ldrh	r3, [r3, r2]
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1c9      	bne.n	8002966 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029d2:	697a      	ldr	r2, [r7, #20]
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	0013      	movs	r3, r2
 80029dc:	2200      	movs	r2, #0
 80029de:	2140      	movs	r1, #64	@ 0x40
 80029e0:	f000 fe66 	bl	80036b0 <UART_WaitOnFlagUntilTimeout>
 80029e4:	1e03      	subs	r3, r0, #0
 80029e6:	d004      	beq.n	80029f2 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2220      	movs	r2, #32
 80029ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e005      	b.n	80029fe <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2220      	movs	r2, #32
 80029f6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80029f8:	2300      	movs	r3, #0
 80029fa:	e000      	b.n	80029fe <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80029fc:	2302      	movs	r3, #2
  }
}
 80029fe:	0018      	movs	r0, r3
 8002a00:	46bd      	mov	sp, r7
 8002a02:	b008      	add	sp, #32
 8002a04:	bd80      	pop	{r7, pc}
	...

08002a08 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b08a      	sub	sp, #40	@ 0x28
 8002a0c:	af02      	add	r7, sp, #8
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	603b      	str	r3, [r7, #0]
 8002a14:	1dbb      	adds	r3, r7, #6
 8002a16:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2280      	movs	r2, #128	@ 0x80
 8002a1c:	589b      	ldr	r3, [r3, r2]
 8002a1e:	2b20      	cmp	r3, #32
 8002a20:	d000      	beq.n	8002a24 <HAL_UART_Receive+0x1c>
 8002a22:	e0bd      	b.n	8002ba0 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_UART_Receive+0x2a>
 8002a2a:	1dbb      	adds	r3, r7, #6
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e0b5      	b.n	8002ba2 <HAL_UART_Receive+0x19a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	689a      	ldr	r2, [r3, #8]
 8002a3a:	2380      	movs	r3, #128	@ 0x80
 8002a3c:	015b      	lsls	r3, r3, #5
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d109      	bne.n	8002a56 <HAL_UART_Receive+0x4e>
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d105      	bne.n	8002a56 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	4013      	ands	r3, r2
 8002a50:	d001      	beq.n	8002a56 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e0a5      	b.n	8002ba2 <HAL_UART_Receive+0x19a>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2284      	movs	r2, #132	@ 0x84
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2280      	movs	r2, #128	@ 0x80
 8002a62:	2122      	movs	r1, #34	@ 0x22
 8002a64:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a6c:	f7fe ff62 	bl	8001934 <HAL_GetTick>
 8002a70:	0003      	movs	r3, r0
 8002a72:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	1dba      	adds	r2, r7, #6
 8002a78:	2158      	movs	r1, #88	@ 0x58
 8002a7a:	8812      	ldrh	r2, [r2, #0]
 8002a7c:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	1dba      	adds	r2, r7, #6
 8002a82:	215a      	movs	r1, #90	@ 0x5a
 8002a84:	8812      	ldrh	r2, [r2, #0]
 8002a86:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	689a      	ldr	r2, [r3, #8]
 8002a8c:	2380      	movs	r3, #128	@ 0x80
 8002a8e:	015b      	lsls	r3, r3, #5
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d10d      	bne.n	8002ab0 <HAL_UART_Receive+0xa8>
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	691b      	ldr	r3, [r3, #16]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d104      	bne.n	8002aa6 <HAL_UART_Receive+0x9e>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	225c      	movs	r2, #92	@ 0x5c
 8002aa0:	4942      	ldr	r1, [pc, #264]	@ (8002bac <HAL_UART_Receive+0x1a4>)
 8002aa2:	5299      	strh	r1, [r3, r2]
 8002aa4:	e01a      	b.n	8002adc <HAL_UART_Receive+0xd4>
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	225c      	movs	r2, #92	@ 0x5c
 8002aaa:	21ff      	movs	r1, #255	@ 0xff
 8002aac:	5299      	strh	r1, [r3, r2]
 8002aae:	e015      	b.n	8002adc <HAL_UART_Receive+0xd4>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d10d      	bne.n	8002ad4 <HAL_UART_Receive+0xcc>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	691b      	ldr	r3, [r3, #16]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d104      	bne.n	8002aca <HAL_UART_Receive+0xc2>
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	225c      	movs	r2, #92	@ 0x5c
 8002ac4:	21ff      	movs	r1, #255	@ 0xff
 8002ac6:	5299      	strh	r1, [r3, r2]
 8002ac8:	e008      	b.n	8002adc <HAL_UART_Receive+0xd4>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	225c      	movs	r2, #92	@ 0x5c
 8002ace:	217f      	movs	r1, #127	@ 0x7f
 8002ad0:	5299      	strh	r1, [r3, r2]
 8002ad2:	e003      	b.n	8002adc <HAL_UART_Receive+0xd4>
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	225c      	movs	r2, #92	@ 0x5c
 8002ad8:	2100      	movs	r1, #0
 8002ada:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002adc:	2312      	movs	r3, #18
 8002ade:	18fb      	adds	r3, r7, r3
 8002ae0:	68fa      	ldr	r2, [r7, #12]
 8002ae2:	215c      	movs	r1, #92	@ 0x5c
 8002ae4:	5a52      	ldrh	r2, [r2, r1]
 8002ae6:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	689a      	ldr	r2, [r3, #8]
 8002aec:	2380      	movs	r3, #128	@ 0x80
 8002aee:	015b      	lsls	r3, r3, #5
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d108      	bne.n	8002b06 <HAL_UART_Receive+0xfe>
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	691b      	ldr	r3, [r3, #16]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d104      	bne.n	8002b06 <HAL_UART_Receive+0xfe>
    {
      pdata8bits  = NULL;
 8002afc:	2300      	movs	r3, #0
 8002afe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	61bb      	str	r3, [r7, #24]
 8002b04:	e003      	b.n	8002b0e <HAL_UART_Receive+0x106>
    }
    else
    {
      pdata8bits  = pData;
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002b0e:	e03b      	b.n	8002b88 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002b10:	697a      	ldr	r2, [r7, #20]
 8002b12:	68f8      	ldr	r0, [r7, #12]
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	0013      	movs	r3, r2
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2120      	movs	r1, #32
 8002b1e:	f000 fdc7 	bl	80036b0 <UART_WaitOnFlagUntilTimeout>
 8002b22:	1e03      	subs	r3, r0, #0
 8002b24:	d005      	beq.n	8002b32 <HAL_UART_Receive+0x12a>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2280      	movs	r2, #128	@ 0x80
 8002b2a:	2120      	movs	r1, #32
 8002b2c:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e037      	b.n	8002ba2 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d10e      	bne.n	8002b56 <HAL_UART_Receive+0x14e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	2212      	movs	r2, #18
 8002b42:	18ba      	adds	r2, r7, r2
 8002b44:	8812      	ldrh	r2, [r2, #0]
 8002b46:	4013      	ands	r3, r2
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	3302      	adds	r3, #2
 8002b52:	61bb      	str	r3, [r7, #24]
 8002b54:	e00f      	b.n	8002b76 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	2212      	movs	r2, #18
 8002b62:	18ba      	adds	r2, r7, r2
 8002b64:	8812      	ldrh	r2, [r2, #0]
 8002b66:	b2d2      	uxtb	r2, r2
 8002b68:	4013      	ands	r3, r2
 8002b6a:	b2da      	uxtb	r2, r3
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	3301      	adds	r3, #1
 8002b74:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	225a      	movs	r2, #90	@ 0x5a
 8002b7a:	5a9b      	ldrh	r3, [r3, r2]
 8002b7c:	b29b      	uxth	r3, r3
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	b299      	uxth	r1, r3
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	225a      	movs	r2, #90	@ 0x5a
 8002b86:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	225a      	movs	r2, #90	@ 0x5a
 8002b8c:	5a9b      	ldrh	r3, [r3, r2]
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d1bd      	bne.n	8002b10 <HAL_UART_Receive+0x108>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2280      	movs	r2, #128	@ 0x80
 8002b98:	2120      	movs	r1, #32
 8002b9a:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	e000      	b.n	8002ba2 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8002ba0:	2302      	movs	r3, #2
  }
}
 8002ba2:	0018      	movs	r0, r3
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	b008      	add	sp, #32
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	46c0      	nop			@ (mov r8, r8)
 8002bac:	000001ff 	.word	0x000001ff

08002bb0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002bb0:	b590      	push	{r4, r7, lr}
 8002bb2:	b0ab      	sub	sp, #172	@ 0xac
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	22a4      	movs	r2, #164	@ 0xa4
 8002bc0:	18b9      	adds	r1, r7, r2
 8002bc2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	20a0      	movs	r0, #160	@ 0xa0
 8002bcc:	1839      	adds	r1, r7, r0
 8002bce:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	219c      	movs	r1, #156	@ 0x9c
 8002bd8:	1879      	adds	r1, r7, r1
 8002bda:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002bdc:	0011      	movs	r1, r2
 8002bde:	18bb      	adds	r3, r7, r2
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a99      	ldr	r2, [pc, #612]	@ (8002e48 <HAL_UART_IRQHandler+0x298>)
 8002be4:	4013      	ands	r3, r2
 8002be6:	2298      	movs	r2, #152	@ 0x98
 8002be8:	18bc      	adds	r4, r7, r2
 8002bea:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002bec:	18bb      	adds	r3, r7, r2
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d114      	bne.n	8002c1e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002bf4:	187b      	adds	r3, r7, r1
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	d00f      	beq.n	8002c1e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002bfe:	183b      	adds	r3, r7, r0
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2220      	movs	r2, #32
 8002c04:	4013      	ands	r3, r2
 8002c06:	d00a      	beq.n	8002c1e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d100      	bne.n	8002c12 <HAL_UART_IRQHandler+0x62>
 8002c10:	e286      	b.n	8003120 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	0010      	movs	r0, r2
 8002c1a:	4798      	blx	r3
      }
      return;
 8002c1c:	e280      	b.n	8003120 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002c1e:	2398      	movs	r3, #152	@ 0x98
 8002c20:	18fb      	adds	r3, r7, r3
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d100      	bne.n	8002c2a <HAL_UART_IRQHandler+0x7a>
 8002c28:	e114      	b.n	8002e54 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002c2a:	239c      	movs	r3, #156	@ 0x9c
 8002c2c:	18fb      	adds	r3, r7, r3
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2201      	movs	r2, #1
 8002c32:	4013      	ands	r3, r2
 8002c34:	d106      	bne.n	8002c44 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002c36:	23a0      	movs	r3, #160	@ 0xa0
 8002c38:	18fb      	adds	r3, r7, r3
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a83      	ldr	r2, [pc, #524]	@ (8002e4c <HAL_UART_IRQHandler+0x29c>)
 8002c3e:	4013      	ands	r3, r2
 8002c40:	d100      	bne.n	8002c44 <HAL_UART_IRQHandler+0x94>
 8002c42:	e107      	b.n	8002e54 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002c44:	23a4      	movs	r3, #164	@ 0xa4
 8002c46:	18fb      	adds	r3, r7, r3
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	d012      	beq.n	8002c76 <HAL_UART_IRQHandler+0xc6>
 8002c50:	23a0      	movs	r3, #160	@ 0xa0
 8002c52:	18fb      	adds	r3, r7, r3
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	2380      	movs	r3, #128	@ 0x80
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d00b      	beq.n	8002c76 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2201      	movs	r2, #1
 8002c64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2284      	movs	r2, #132	@ 0x84
 8002c6a:	589b      	ldr	r3, [r3, r2]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2184      	movs	r1, #132	@ 0x84
 8002c74:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c76:	23a4      	movs	r3, #164	@ 0xa4
 8002c78:	18fb      	adds	r3, r7, r3
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	4013      	ands	r3, r2
 8002c80:	d011      	beq.n	8002ca6 <HAL_UART_IRQHandler+0xf6>
 8002c82:	239c      	movs	r3, #156	@ 0x9c
 8002c84:	18fb      	adds	r3, r7, r3
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	d00b      	beq.n	8002ca6 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2202      	movs	r2, #2
 8002c94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2284      	movs	r2, #132	@ 0x84
 8002c9a:	589b      	ldr	r3, [r3, r2]
 8002c9c:	2204      	movs	r2, #4
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2184      	movs	r1, #132	@ 0x84
 8002ca4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002ca6:	23a4      	movs	r3, #164	@ 0xa4
 8002ca8:	18fb      	adds	r3, r7, r3
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2204      	movs	r2, #4
 8002cae:	4013      	ands	r3, r2
 8002cb0:	d011      	beq.n	8002cd6 <HAL_UART_IRQHandler+0x126>
 8002cb2:	239c      	movs	r3, #156	@ 0x9c
 8002cb4:	18fb      	adds	r3, r7, r3
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	4013      	ands	r3, r2
 8002cbc:	d00b      	beq.n	8002cd6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2204      	movs	r2, #4
 8002cc4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2284      	movs	r2, #132	@ 0x84
 8002cca:	589b      	ldr	r3, [r3, r2]
 8002ccc:	2202      	movs	r2, #2
 8002cce:	431a      	orrs	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2184      	movs	r1, #132	@ 0x84
 8002cd4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002cd6:	23a4      	movs	r3, #164	@ 0xa4
 8002cd8:	18fb      	adds	r3, r7, r3
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2208      	movs	r2, #8
 8002cde:	4013      	ands	r3, r2
 8002ce0:	d017      	beq.n	8002d12 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002ce2:	23a0      	movs	r3, #160	@ 0xa0
 8002ce4:	18fb      	adds	r3, r7, r3
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2220      	movs	r2, #32
 8002cea:	4013      	ands	r3, r2
 8002cec:	d105      	bne.n	8002cfa <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002cee:	239c      	movs	r3, #156	@ 0x9c
 8002cf0:	18fb      	adds	r3, r7, r3
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002cf8:	d00b      	beq.n	8002d12 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2208      	movs	r2, #8
 8002d00:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2284      	movs	r2, #132	@ 0x84
 8002d06:	589b      	ldr	r3, [r3, r2]
 8002d08:	2208      	movs	r2, #8
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2184      	movs	r1, #132	@ 0x84
 8002d10:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002d12:	23a4      	movs	r3, #164	@ 0xa4
 8002d14:	18fb      	adds	r3, r7, r3
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	2380      	movs	r3, #128	@ 0x80
 8002d1a:	011b      	lsls	r3, r3, #4
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	d013      	beq.n	8002d48 <HAL_UART_IRQHandler+0x198>
 8002d20:	23a0      	movs	r3, #160	@ 0xa0
 8002d22:	18fb      	adds	r3, r7, r3
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	2380      	movs	r3, #128	@ 0x80
 8002d28:	04db      	lsls	r3, r3, #19
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	d00c      	beq.n	8002d48 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2280      	movs	r2, #128	@ 0x80
 8002d34:	0112      	lsls	r2, r2, #4
 8002d36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2284      	movs	r2, #132	@ 0x84
 8002d3c:	589b      	ldr	r3, [r3, r2]
 8002d3e:	2220      	movs	r2, #32
 8002d40:	431a      	orrs	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2184      	movs	r1, #132	@ 0x84
 8002d46:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2284      	movs	r2, #132	@ 0x84
 8002d4c:	589b      	ldr	r3, [r3, r2]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d100      	bne.n	8002d54 <HAL_UART_IRQHandler+0x1a4>
 8002d52:	e1e7      	b.n	8003124 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002d54:	23a4      	movs	r3, #164	@ 0xa4
 8002d56:	18fb      	adds	r3, r7, r3
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	d00e      	beq.n	8002d7e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002d60:	23a0      	movs	r3, #160	@ 0xa0
 8002d62:	18fb      	adds	r3, r7, r3
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2220      	movs	r2, #32
 8002d68:	4013      	ands	r3, r2
 8002d6a:	d008      	beq.n	8002d7e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d004      	beq.n	8002d7e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	0010      	movs	r0, r2
 8002d7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2284      	movs	r2, #132	@ 0x84
 8002d82:	589b      	ldr	r3, [r3, r2]
 8002d84:	2194      	movs	r1, #148	@ 0x94
 8002d86:	187a      	adds	r2, r7, r1
 8002d88:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	2240      	movs	r2, #64	@ 0x40
 8002d92:	4013      	ands	r3, r2
 8002d94:	2b40      	cmp	r3, #64	@ 0x40
 8002d96:	d004      	beq.n	8002da2 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002d98:	187b      	adds	r3, r7, r1
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2228      	movs	r2, #40	@ 0x28
 8002d9e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002da0:	d047      	beq.n	8002e32 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	0018      	movs	r0, r3
 8002da6:	f000 fcf3 	bl	8003790 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	2240      	movs	r2, #64	@ 0x40
 8002db2:	4013      	ands	r3, r2
 8002db4:	2b40      	cmp	r3, #64	@ 0x40
 8002db6:	d137      	bne.n	8002e28 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002db8:	f3ef 8310 	mrs	r3, PRIMASK
 8002dbc:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002dbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dc0:	2090      	movs	r0, #144	@ 0x90
 8002dc2:	183a      	adds	r2, r7, r0
 8002dc4:	6013      	str	r3, [r2, #0]
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002dcc:	f383 8810 	msr	PRIMASK, r3
}
 8002dd0:	46c0      	nop			@ (mov r8, r8)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	689a      	ldr	r2, [r3, #8]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2140      	movs	r1, #64	@ 0x40
 8002dde:	438a      	bics	r2, r1
 8002de0:	609a      	str	r2, [r3, #8]
 8002de2:	183b      	adds	r3, r7, r0
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002de8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002dea:	f383 8810 	msr	PRIMASK, r3
}
 8002dee:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d012      	beq.n	8002e1e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dfc:	4a14      	ldr	r2, [pc, #80]	@ (8002e50 <HAL_UART_IRQHandler+0x2a0>)
 8002dfe:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e04:	0018      	movs	r0, r3
 8002e06:	f7fe fed9 	bl	8001bbc <HAL_DMA_Abort_IT>
 8002e0a:	1e03      	subs	r3, r0, #0
 8002e0c:	d01a      	beq.n	8002e44 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e18:	0018      	movs	r0, r3
 8002e1a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e1c:	e012      	b.n	8002e44 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	0018      	movs	r0, r3
 8002e22:	f000 f995 	bl	8003150 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e26:	e00d      	b.n	8002e44 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	0018      	movs	r0, r3
 8002e2c:	f000 f990 	bl	8003150 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e30:	e008      	b.n	8002e44 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	0018      	movs	r0, r3
 8002e36:	f000 f98b 	bl	8003150 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2284      	movs	r2, #132	@ 0x84
 8002e3e:	2100      	movs	r1, #0
 8002e40:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002e42:	e16f      	b.n	8003124 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e44:	46c0      	nop			@ (mov r8, r8)
    return;
 8002e46:	e16d      	b.n	8003124 <HAL_UART_IRQHandler+0x574>
 8002e48:	0000080f 	.word	0x0000080f
 8002e4c:	04000120 	.word	0x04000120
 8002e50:	08003859 	.word	0x08003859

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d000      	beq.n	8002e5e <HAL_UART_IRQHandler+0x2ae>
 8002e5c:	e139      	b.n	80030d2 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002e5e:	23a4      	movs	r3, #164	@ 0xa4
 8002e60:	18fb      	adds	r3, r7, r3
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2210      	movs	r2, #16
 8002e66:	4013      	ands	r3, r2
 8002e68:	d100      	bne.n	8002e6c <HAL_UART_IRQHandler+0x2bc>
 8002e6a:	e132      	b.n	80030d2 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002e6c:	23a0      	movs	r3, #160	@ 0xa0
 8002e6e:	18fb      	adds	r3, r7, r3
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2210      	movs	r2, #16
 8002e74:	4013      	ands	r3, r2
 8002e76:	d100      	bne.n	8002e7a <HAL_UART_IRQHandler+0x2ca>
 8002e78:	e12b      	b.n	80030d2 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2210      	movs	r2, #16
 8002e80:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	2240      	movs	r2, #64	@ 0x40
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	2b40      	cmp	r3, #64	@ 0x40
 8002e8e:	d000      	beq.n	8002e92 <HAL_UART_IRQHandler+0x2e2>
 8002e90:	e09f      	b.n	8002fd2 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	685a      	ldr	r2, [r3, #4]
 8002e9a:	217e      	movs	r1, #126	@ 0x7e
 8002e9c:	187b      	adds	r3, r7, r1
 8002e9e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002ea0:	187b      	adds	r3, r7, r1
 8002ea2:	881b      	ldrh	r3, [r3, #0]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d100      	bne.n	8002eaa <HAL_UART_IRQHandler+0x2fa>
 8002ea8:	e13e      	b.n	8003128 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2258      	movs	r2, #88	@ 0x58
 8002eae:	5a9b      	ldrh	r3, [r3, r2]
 8002eb0:	187a      	adds	r2, r7, r1
 8002eb2:	8812      	ldrh	r2, [r2, #0]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d300      	bcc.n	8002eba <HAL_UART_IRQHandler+0x30a>
 8002eb8:	e136      	b.n	8003128 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	187a      	adds	r2, r7, r1
 8002ebe:	215a      	movs	r1, #90	@ 0x5a
 8002ec0:	8812      	ldrh	r2, [r2, #0]
 8002ec2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	2b20      	cmp	r3, #32
 8002ecc:	d06f      	beq.n	8002fae <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ece:	f3ef 8310 	mrs	r3, PRIMASK
 8002ed2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ed6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002ed8:	2301      	movs	r3, #1
 8002eda:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002edc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ede:	f383 8810 	msr	PRIMASK, r3
}
 8002ee2:	46c0      	nop			@ (mov r8, r8)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4992      	ldr	r1, [pc, #584]	@ (8003138 <HAL_UART_IRQHandler+0x588>)
 8002ef0:	400a      	ands	r2, r1
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ef6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002efa:	f383 8810 	msr	PRIMASK, r3
}
 8002efe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f00:	f3ef 8310 	mrs	r3, PRIMASK
 8002f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8002f06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f08:	677b      	str	r3, [r7, #116]	@ 0x74
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f10:	f383 8810 	msr	PRIMASK, r3
}
 8002f14:	46c0      	nop			@ (mov r8, r8)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2101      	movs	r1, #1
 8002f22:	438a      	bics	r2, r1
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f28:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f2c:	f383 8810 	msr	PRIMASK, r3
}
 8002f30:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f32:	f3ef 8310 	mrs	r3, PRIMASK
 8002f36:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8002f38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f3a:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f42:	f383 8810 	msr	PRIMASK, r3
}
 8002f46:	46c0      	nop			@ (mov r8, r8)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689a      	ldr	r2, [r3, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2140      	movs	r1, #64	@ 0x40
 8002f54:	438a      	bics	r2, r1
 8002f56:	609a      	str	r2, [r3, #8]
 8002f58:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f5a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f5e:	f383 8810 	msr	PRIMASK, r3
}
 8002f62:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2280      	movs	r2, #128	@ 0x80
 8002f68:	2120      	movs	r1, #32
 8002f6a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f72:	f3ef 8310 	mrs	r3, PRIMASK
 8002f76:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8002f78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f82:	f383 8810 	msr	PRIMASK, r3
}
 8002f86:	46c0      	nop			@ (mov r8, r8)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2110      	movs	r1, #16
 8002f94:	438a      	bics	r2, r1
 8002f96:	601a      	str	r2, [r3, #0]
 8002f98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f9e:	f383 8810 	msr	PRIMASK, r3
}
 8002fa2:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fa8:	0018      	movs	r0, r3
 8002faa:	f7fe fdcf 	bl	8001b4c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2258      	movs	r2, #88	@ 0x58
 8002fb8:	5a9a      	ldrh	r2, [r3, r2]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	215a      	movs	r1, #90	@ 0x5a
 8002fbe:	5a5b      	ldrh	r3, [r3, r1]
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	0011      	movs	r1, r2
 8002fca:	0018      	movs	r0, r3
 8002fcc:	f000 f8c8 	bl	8003160 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002fd0:	e0aa      	b.n	8003128 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2258      	movs	r2, #88	@ 0x58
 8002fd6:	5a99      	ldrh	r1, [r3, r2]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	225a      	movs	r2, #90	@ 0x5a
 8002fdc:	5a9b      	ldrh	r3, [r3, r2]
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	208e      	movs	r0, #142	@ 0x8e
 8002fe2:	183b      	adds	r3, r7, r0
 8002fe4:	1a8a      	subs	r2, r1, r2
 8002fe6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	225a      	movs	r2, #90	@ 0x5a
 8002fec:	5a9b      	ldrh	r3, [r3, r2]
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d100      	bne.n	8002ff6 <HAL_UART_IRQHandler+0x446>
 8002ff4:	e09a      	b.n	800312c <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8002ff6:	183b      	adds	r3, r7, r0
 8002ff8:	881b      	ldrh	r3, [r3, #0]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d100      	bne.n	8003000 <HAL_UART_IRQHandler+0x450>
 8002ffe:	e095      	b.n	800312c <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003000:	f3ef 8310 	mrs	r3, PRIMASK
 8003004:	60fb      	str	r3, [r7, #12]
  return(result);
 8003006:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003008:	2488      	movs	r4, #136	@ 0x88
 800300a:	193a      	adds	r2, r7, r4
 800300c:	6013      	str	r3, [r2, #0]
 800300e:	2301      	movs	r3, #1
 8003010:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	f383 8810 	msr	PRIMASK, r3
}
 8003018:	46c0      	nop			@ (mov r8, r8)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4945      	ldr	r1, [pc, #276]	@ (800313c <HAL_UART_IRQHandler+0x58c>)
 8003026:	400a      	ands	r2, r1
 8003028:	601a      	str	r2, [r3, #0]
 800302a:	193b      	adds	r3, r7, r4
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	f383 8810 	msr	PRIMASK, r3
}
 8003036:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003038:	f3ef 8310 	mrs	r3, PRIMASK
 800303c:	61bb      	str	r3, [r7, #24]
  return(result);
 800303e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003040:	2484      	movs	r4, #132	@ 0x84
 8003042:	193a      	adds	r2, r7, r4
 8003044:	6013      	str	r3, [r2, #0]
 8003046:	2301      	movs	r3, #1
 8003048:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	f383 8810 	msr	PRIMASK, r3
}
 8003050:	46c0      	nop			@ (mov r8, r8)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2101      	movs	r1, #1
 800305e:	438a      	bics	r2, r1
 8003060:	609a      	str	r2, [r3, #8]
 8003062:	193b      	adds	r3, r7, r4
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003068:	6a3b      	ldr	r3, [r7, #32]
 800306a:	f383 8810 	msr	PRIMASK, r3
}
 800306e:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2280      	movs	r2, #128	@ 0x80
 8003074:	2120      	movs	r1, #32
 8003076:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003084:	f3ef 8310 	mrs	r3, PRIMASK
 8003088:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800308c:	2480      	movs	r4, #128	@ 0x80
 800308e:	193a      	adds	r2, r7, r4
 8003090:	6013      	str	r3, [r2, #0]
 8003092:	2301      	movs	r3, #1
 8003094:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003098:	f383 8810 	msr	PRIMASK, r3
}
 800309c:	46c0      	nop			@ (mov r8, r8)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2110      	movs	r1, #16
 80030aa:	438a      	bics	r2, r1
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	193b      	adds	r3, r7, r4
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030b6:	f383 8810 	msr	PRIMASK, r3
}
 80030ba:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2202      	movs	r2, #2
 80030c0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80030c2:	183b      	adds	r3, r7, r0
 80030c4:	881a      	ldrh	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	0011      	movs	r1, r2
 80030ca:	0018      	movs	r0, r3
 80030cc:	f000 f848 	bl	8003160 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80030d0:	e02c      	b.n	800312c <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80030d2:	23a4      	movs	r3, #164	@ 0xa4
 80030d4:	18fb      	adds	r3, r7, r3
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2280      	movs	r2, #128	@ 0x80
 80030da:	4013      	ands	r3, r2
 80030dc:	d00f      	beq.n	80030fe <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80030de:	23a0      	movs	r3, #160	@ 0xa0
 80030e0:	18fb      	adds	r3, r7, r3
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2280      	movs	r2, #128	@ 0x80
 80030e6:	4013      	ands	r3, r2
 80030e8:	d009      	beq.n	80030fe <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d01e      	beq.n	8003130 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	0010      	movs	r0, r2
 80030fa:	4798      	blx	r3
    }
    return;
 80030fc:	e018      	b.n	8003130 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80030fe:	23a4      	movs	r3, #164	@ 0xa4
 8003100:	18fb      	adds	r3, r7, r3
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2240      	movs	r2, #64	@ 0x40
 8003106:	4013      	ands	r3, r2
 8003108:	d013      	beq.n	8003132 <HAL_UART_IRQHandler+0x582>
 800310a:	23a0      	movs	r3, #160	@ 0xa0
 800310c:	18fb      	adds	r3, r7, r3
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2240      	movs	r2, #64	@ 0x40
 8003112:	4013      	ands	r3, r2
 8003114:	d00d      	beq.n	8003132 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	0018      	movs	r0, r3
 800311a:	f000 fbb4 	bl	8003886 <UART_EndTransmit_IT>
    return;
 800311e:	e008      	b.n	8003132 <HAL_UART_IRQHandler+0x582>
      return;
 8003120:	46c0      	nop			@ (mov r8, r8)
 8003122:	e006      	b.n	8003132 <HAL_UART_IRQHandler+0x582>
    return;
 8003124:	46c0      	nop			@ (mov r8, r8)
 8003126:	e004      	b.n	8003132 <HAL_UART_IRQHandler+0x582>
      return;
 8003128:	46c0      	nop			@ (mov r8, r8)
 800312a:	e002      	b.n	8003132 <HAL_UART_IRQHandler+0x582>
      return;
 800312c:	46c0      	nop			@ (mov r8, r8)
 800312e:	e000      	b.n	8003132 <HAL_UART_IRQHandler+0x582>
    return;
 8003130:	46c0      	nop			@ (mov r8, r8)
  }

}
 8003132:	46bd      	mov	sp, r7
 8003134:	b02b      	add	sp, #172	@ 0xac
 8003136:	bd90      	pop	{r4, r7, pc}
 8003138:	fffffeff 	.word	0xfffffeff
 800313c:	fffffedf 	.word	0xfffffedf

08003140 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003148:	46c0      	nop			@ (mov r8, r8)
 800314a:	46bd      	mov	sp, r7
 800314c:	b002      	add	sp, #8
 800314e:	bd80      	pop	{r7, pc}

08003150 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003158:	46c0      	nop			@ (mov r8, r8)
 800315a:	46bd      	mov	sp, r7
 800315c:	b002      	add	sp, #8
 800315e:	bd80      	pop	{r7, pc}

08003160 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	000a      	movs	r2, r1
 800316a:	1cbb      	adds	r3, r7, #2
 800316c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800316e:	46c0      	nop			@ (mov r8, r8)
 8003170:	46bd      	mov	sp, r7
 8003172:	b002      	add	sp, #8
 8003174:	bd80      	pop	{r7, pc}
	...

08003178 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b088      	sub	sp, #32
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003180:	231e      	movs	r3, #30
 8003182:	18fb      	adds	r3, r7, r3
 8003184:	2200      	movs	r2, #0
 8003186:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	431a      	orrs	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	431a      	orrs	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	69db      	ldr	r3, [r3, #28]
 800319c:	4313      	orrs	r3, r2
 800319e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a8d      	ldr	r2, [pc, #564]	@ (80033dc <UART_SetConfig+0x264>)
 80031a8:	4013      	ands	r3, r2
 80031aa:	0019      	movs	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	697a      	ldr	r2, [r7, #20]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	4a88      	ldr	r2, [pc, #544]	@ (80033e0 <UART_SetConfig+0x268>)
 80031be:	4013      	ands	r3, r2
 80031c0:	0019      	movs	r1, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68da      	ldr	r2, [r3, #12]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	697a      	ldr	r2, [r7, #20]
 80031da:	4313      	orrs	r3, r2
 80031dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	4a7f      	ldr	r2, [pc, #508]	@ (80033e4 <UART_SetConfig+0x26c>)
 80031e6:	4013      	ands	r3, r2
 80031e8:	0019      	movs	r1, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	697a      	ldr	r2, [r7, #20]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a7b      	ldr	r2, [pc, #492]	@ (80033e8 <UART_SetConfig+0x270>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d127      	bne.n	800324e <UART_SetConfig+0xd6>
 80031fe:	4b7b      	ldr	r3, [pc, #492]	@ (80033ec <UART_SetConfig+0x274>)
 8003200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003202:	2203      	movs	r2, #3
 8003204:	4013      	ands	r3, r2
 8003206:	2b03      	cmp	r3, #3
 8003208:	d00d      	beq.n	8003226 <UART_SetConfig+0xae>
 800320a:	d81b      	bhi.n	8003244 <UART_SetConfig+0xcc>
 800320c:	2b02      	cmp	r3, #2
 800320e:	d014      	beq.n	800323a <UART_SetConfig+0xc2>
 8003210:	d818      	bhi.n	8003244 <UART_SetConfig+0xcc>
 8003212:	2b00      	cmp	r3, #0
 8003214:	d002      	beq.n	800321c <UART_SetConfig+0xa4>
 8003216:	2b01      	cmp	r3, #1
 8003218:	d00a      	beq.n	8003230 <UART_SetConfig+0xb8>
 800321a:	e013      	b.n	8003244 <UART_SetConfig+0xcc>
 800321c:	231f      	movs	r3, #31
 800321e:	18fb      	adds	r3, r7, r3
 8003220:	2200      	movs	r2, #0
 8003222:	701a      	strb	r2, [r3, #0]
 8003224:	e021      	b.n	800326a <UART_SetConfig+0xf2>
 8003226:	231f      	movs	r3, #31
 8003228:	18fb      	adds	r3, r7, r3
 800322a:	2202      	movs	r2, #2
 800322c:	701a      	strb	r2, [r3, #0]
 800322e:	e01c      	b.n	800326a <UART_SetConfig+0xf2>
 8003230:	231f      	movs	r3, #31
 8003232:	18fb      	adds	r3, r7, r3
 8003234:	2204      	movs	r2, #4
 8003236:	701a      	strb	r2, [r3, #0]
 8003238:	e017      	b.n	800326a <UART_SetConfig+0xf2>
 800323a:	231f      	movs	r3, #31
 800323c:	18fb      	adds	r3, r7, r3
 800323e:	2208      	movs	r2, #8
 8003240:	701a      	strb	r2, [r3, #0]
 8003242:	e012      	b.n	800326a <UART_SetConfig+0xf2>
 8003244:	231f      	movs	r3, #31
 8003246:	18fb      	adds	r3, r7, r3
 8003248:	2210      	movs	r2, #16
 800324a:	701a      	strb	r2, [r3, #0]
 800324c:	e00d      	b.n	800326a <UART_SetConfig+0xf2>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a67      	ldr	r2, [pc, #412]	@ (80033f0 <UART_SetConfig+0x278>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d104      	bne.n	8003262 <UART_SetConfig+0xea>
 8003258:	231f      	movs	r3, #31
 800325a:	18fb      	adds	r3, r7, r3
 800325c:	2200      	movs	r2, #0
 800325e:	701a      	strb	r2, [r3, #0]
 8003260:	e003      	b.n	800326a <UART_SetConfig+0xf2>
 8003262:	231f      	movs	r3, #31
 8003264:	18fb      	adds	r3, r7, r3
 8003266:	2210      	movs	r2, #16
 8003268:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69da      	ldr	r2, [r3, #28]
 800326e:	2380      	movs	r3, #128	@ 0x80
 8003270:	021b      	lsls	r3, r3, #8
 8003272:	429a      	cmp	r2, r3
 8003274:	d15c      	bne.n	8003330 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8003276:	231f      	movs	r3, #31
 8003278:	18fb      	adds	r3, r7, r3
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2b08      	cmp	r3, #8
 800327e:	d015      	beq.n	80032ac <UART_SetConfig+0x134>
 8003280:	dc18      	bgt.n	80032b4 <UART_SetConfig+0x13c>
 8003282:	2b04      	cmp	r3, #4
 8003284:	d00d      	beq.n	80032a2 <UART_SetConfig+0x12a>
 8003286:	dc15      	bgt.n	80032b4 <UART_SetConfig+0x13c>
 8003288:	2b00      	cmp	r3, #0
 800328a:	d002      	beq.n	8003292 <UART_SetConfig+0x11a>
 800328c:	2b02      	cmp	r3, #2
 800328e:	d005      	beq.n	800329c <UART_SetConfig+0x124>
 8003290:	e010      	b.n	80032b4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003292:	f7ff faaf 	bl	80027f4 <HAL_RCC_GetPCLK1Freq>
 8003296:	0003      	movs	r3, r0
 8003298:	61bb      	str	r3, [r7, #24]
        break;
 800329a:	e012      	b.n	80032c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800329c:	4b55      	ldr	r3, [pc, #340]	@ (80033f4 <UART_SetConfig+0x27c>)
 800329e:	61bb      	str	r3, [r7, #24]
        break;
 80032a0:	e00f      	b.n	80032c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032a2:	f7ff fa47 	bl	8002734 <HAL_RCC_GetSysClockFreq>
 80032a6:	0003      	movs	r3, r0
 80032a8:	61bb      	str	r3, [r7, #24]
        break;
 80032aa:	e00a      	b.n	80032c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032ac:	2380      	movs	r3, #128	@ 0x80
 80032ae:	021b      	lsls	r3, r3, #8
 80032b0:	61bb      	str	r3, [r7, #24]
        break;
 80032b2:	e006      	b.n	80032c2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032b8:	231e      	movs	r3, #30
 80032ba:	18fb      	adds	r3, r7, r3
 80032bc:	2201      	movs	r2, #1
 80032be:	701a      	strb	r2, [r3, #0]
        break;
 80032c0:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d100      	bne.n	80032ca <UART_SetConfig+0x152>
 80032c8:	e07a      	b.n	80033c0 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	005a      	lsls	r2, r3, #1
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	085b      	lsrs	r3, r3, #1
 80032d4:	18d2      	adds	r2, r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	0019      	movs	r1, r3
 80032dc:	0010      	movs	r0, r2
 80032de:	f7fc ff1d 	bl	800011c <__udivsi3>
 80032e2:	0003      	movs	r3, r0
 80032e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	2b0f      	cmp	r3, #15
 80032ea:	d91c      	bls.n	8003326 <UART_SetConfig+0x1ae>
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	2380      	movs	r3, #128	@ 0x80
 80032f0:	025b      	lsls	r3, r3, #9
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d217      	bcs.n	8003326 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	200e      	movs	r0, #14
 80032fc:	183b      	adds	r3, r7, r0
 80032fe:	210f      	movs	r1, #15
 8003300:	438a      	bics	r2, r1
 8003302:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	085b      	lsrs	r3, r3, #1
 8003308:	b29b      	uxth	r3, r3
 800330a:	2207      	movs	r2, #7
 800330c:	4013      	ands	r3, r2
 800330e:	b299      	uxth	r1, r3
 8003310:	183b      	adds	r3, r7, r0
 8003312:	183a      	adds	r2, r7, r0
 8003314:	8812      	ldrh	r2, [r2, #0]
 8003316:	430a      	orrs	r2, r1
 8003318:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	183a      	adds	r2, r7, r0
 8003320:	8812      	ldrh	r2, [r2, #0]
 8003322:	60da      	str	r2, [r3, #12]
 8003324:	e04c      	b.n	80033c0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003326:	231e      	movs	r3, #30
 8003328:	18fb      	adds	r3, r7, r3
 800332a:	2201      	movs	r2, #1
 800332c:	701a      	strb	r2, [r3, #0]
 800332e:	e047      	b.n	80033c0 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003330:	231f      	movs	r3, #31
 8003332:	18fb      	adds	r3, r7, r3
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	2b08      	cmp	r3, #8
 8003338:	d015      	beq.n	8003366 <UART_SetConfig+0x1ee>
 800333a:	dc18      	bgt.n	800336e <UART_SetConfig+0x1f6>
 800333c:	2b04      	cmp	r3, #4
 800333e:	d00d      	beq.n	800335c <UART_SetConfig+0x1e4>
 8003340:	dc15      	bgt.n	800336e <UART_SetConfig+0x1f6>
 8003342:	2b00      	cmp	r3, #0
 8003344:	d002      	beq.n	800334c <UART_SetConfig+0x1d4>
 8003346:	2b02      	cmp	r3, #2
 8003348:	d005      	beq.n	8003356 <UART_SetConfig+0x1de>
 800334a:	e010      	b.n	800336e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800334c:	f7ff fa52 	bl	80027f4 <HAL_RCC_GetPCLK1Freq>
 8003350:	0003      	movs	r3, r0
 8003352:	61bb      	str	r3, [r7, #24]
        break;
 8003354:	e012      	b.n	800337c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003356:	4b27      	ldr	r3, [pc, #156]	@ (80033f4 <UART_SetConfig+0x27c>)
 8003358:	61bb      	str	r3, [r7, #24]
        break;
 800335a:	e00f      	b.n	800337c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800335c:	f7ff f9ea 	bl	8002734 <HAL_RCC_GetSysClockFreq>
 8003360:	0003      	movs	r3, r0
 8003362:	61bb      	str	r3, [r7, #24]
        break;
 8003364:	e00a      	b.n	800337c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003366:	2380      	movs	r3, #128	@ 0x80
 8003368:	021b      	lsls	r3, r3, #8
 800336a:	61bb      	str	r3, [r7, #24]
        break;
 800336c:	e006      	b.n	800337c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800336e:	2300      	movs	r3, #0
 8003370:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003372:	231e      	movs	r3, #30
 8003374:	18fb      	adds	r3, r7, r3
 8003376:	2201      	movs	r2, #1
 8003378:	701a      	strb	r2, [r3, #0]
        break;
 800337a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d01e      	beq.n	80033c0 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	085a      	lsrs	r2, r3, #1
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	18d2      	adds	r2, r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	0019      	movs	r1, r3
 8003392:	0010      	movs	r0, r2
 8003394:	f7fc fec2 	bl	800011c <__udivsi3>
 8003398:	0003      	movs	r3, r0
 800339a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	2b0f      	cmp	r3, #15
 80033a0:	d90a      	bls.n	80033b8 <UART_SetConfig+0x240>
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	2380      	movs	r3, #128	@ 0x80
 80033a6:	025b      	lsls	r3, r3, #9
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d205      	bcs.n	80033b8 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	60da      	str	r2, [r3, #12]
 80033b6:	e003      	b.n	80033c0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80033b8:	231e      	movs	r3, #30
 80033ba:	18fb      	adds	r3, r7, r3
 80033bc:	2201      	movs	r2, #1
 80033be:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80033cc:	231e      	movs	r3, #30
 80033ce:	18fb      	adds	r3, r7, r3
 80033d0:	781b      	ldrb	r3, [r3, #0]
}
 80033d2:	0018      	movs	r0, r3
 80033d4:	46bd      	mov	sp, r7
 80033d6:	b008      	add	sp, #32
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	46c0      	nop			@ (mov r8, r8)
 80033dc:	ffff69f3 	.word	0xffff69f3
 80033e0:	ffffcfff 	.word	0xffffcfff
 80033e4:	fffff4ff 	.word	0xfffff4ff
 80033e8:	40013800 	.word	0x40013800
 80033ec:	40021000 	.word	0x40021000
 80033f0:	40004400 	.word	0x40004400
 80033f4:	007a1200 	.word	0x007a1200

080033f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003404:	2208      	movs	r2, #8
 8003406:	4013      	ands	r3, r2
 8003408:	d00b      	beq.n	8003422 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	4a4a      	ldr	r2, [pc, #296]	@ (800353c <UART_AdvFeatureConfig+0x144>)
 8003412:	4013      	ands	r3, r2
 8003414:	0019      	movs	r1, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003426:	2201      	movs	r2, #1
 8003428:	4013      	ands	r3, r2
 800342a:	d00b      	beq.n	8003444 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	4a43      	ldr	r2, [pc, #268]	@ (8003540 <UART_AdvFeatureConfig+0x148>)
 8003434:	4013      	ands	r3, r2
 8003436:	0019      	movs	r1, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003448:	2202      	movs	r2, #2
 800344a:	4013      	ands	r3, r2
 800344c:	d00b      	beq.n	8003466 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	4a3b      	ldr	r2, [pc, #236]	@ (8003544 <UART_AdvFeatureConfig+0x14c>)
 8003456:	4013      	ands	r3, r2
 8003458:	0019      	movs	r1, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	430a      	orrs	r2, r1
 8003464:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346a:	2204      	movs	r2, #4
 800346c:	4013      	ands	r3, r2
 800346e:	d00b      	beq.n	8003488 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	4a34      	ldr	r2, [pc, #208]	@ (8003548 <UART_AdvFeatureConfig+0x150>)
 8003478:	4013      	ands	r3, r2
 800347a:	0019      	movs	r1, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	430a      	orrs	r2, r1
 8003486:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348c:	2210      	movs	r2, #16
 800348e:	4013      	ands	r3, r2
 8003490:	d00b      	beq.n	80034aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	4a2c      	ldr	r2, [pc, #176]	@ (800354c <UART_AdvFeatureConfig+0x154>)
 800349a:	4013      	ands	r3, r2
 800349c:	0019      	movs	r1, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ae:	2220      	movs	r2, #32
 80034b0:	4013      	ands	r3, r2
 80034b2:	d00b      	beq.n	80034cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	4a25      	ldr	r2, [pc, #148]	@ (8003550 <UART_AdvFeatureConfig+0x158>)
 80034bc:	4013      	ands	r3, r2
 80034be:	0019      	movs	r1, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	430a      	orrs	r2, r1
 80034ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d0:	2240      	movs	r2, #64	@ 0x40
 80034d2:	4013      	ands	r3, r2
 80034d4:	d01d      	beq.n	8003512 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	4a1d      	ldr	r2, [pc, #116]	@ (8003554 <UART_AdvFeatureConfig+0x15c>)
 80034de:	4013      	ands	r3, r2
 80034e0:	0019      	movs	r1, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	430a      	orrs	r2, r1
 80034ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034f2:	2380      	movs	r3, #128	@ 0x80
 80034f4:	035b      	lsls	r3, r3, #13
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d10b      	bne.n	8003512 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	4a15      	ldr	r2, [pc, #84]	@ (8003558 <UART_AdvFeatureConfig+0x160>)
 8003502:	4013      	ands	r3, r2
 8003504:	0019      	movs	r1, r3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	430a      	orrs	r2, r1
 8003510:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003516:	2280      	movs	r2, #128	@ 0x80
 8003518:	4013      	ands	r3, r2
 800351a:	d00b      	beq.n	8003534 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	4a0e      	ldr	r2, [pc, #56]	@ (800355c <UART_AdvFeatureConfig+0x164>)
 8003524:	4013      	ands	r3, r2
 8003526:	0019      	movs	r1, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	430a      	orrs	r2, r1
 8003532:	605a      	str	r2, [r3, #4]
  }
}
 8003534:	46c0      	nop			@ (mov r8, r8)
 8003536:	46bd      	mov	sp, r7
 8003538:	b002      	add	sp, #8
 800353a:	bd80      	pop	{r7, pc}
 800353c:	ffff7fff 	.word	0xffff7fff
 8003540:	fffdffff 	.word	0xfffdffff
 8003544:	fffeffff 	.word	0xfffeffff
 8003548:	fffbffff 	.word	0xfffbffff
 800354c:	ffffefff 	.word	0xffffefff
 8003550:	ffffdfff 	.word	0xffffdfff
 8003554:	ffefffff 	.word	0xffefffff
 8003558:	ff9fffff 	.word	0xff9fffff
 800355c:	fff7ffff 	.word	0xfff7ffff

08003560 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b092      	sub	sp, #72	@ 0x48
 8003564:	af02      	add	r7, sp, #8
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2284      	movs	r2, #132	@ 0x84
 800356c:	2100      	movs	r1, #0
 800356e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003570:	f7fe f9e0 	bl	8001934 <HAL_GetTick>
 8003574:	0003      	movs	r3, r0
 8003576:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2208      	movs	r2, #8
 8003580:	4013      	ands	r3, r2
 8003582:	2b08      	cmp	r3, #8
 8003584:	d12c      	bne.n	80035e0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003588:	2280      	movs	r2, #128	@ 0x80
 800358a:	0391      	lsls	r1, r2, #14
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	4a46      	ldr	r2, [pc, #280]	@ (80036a8 <UART_CheckIdleState+0x148>)
 8003590:	9200      	str	r2, [sp, #0]
 8003592:	2200      	movs	r2, #0
 8003594:	f000 f88c 	bl	80036b0 <UART_WaitOnFlagUntilTimeout>
 8003598:	1e03      	subs	r3, r0, #0
 800359a:	d021      	beq.n	80035e0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800359c:	f3ef 8310 	mrs	r3, PRIMASK
 80035a0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80035a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80035a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80035a6:	2301      	movs	r3, #1
 80035a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ac:	f383 8810 	msr	PRIMASK, r3
}
 80035b0:	46c0      	nop			@ (mov r8, r8)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2180      	movs	r1, #128	@ 0x80
 80035be:	438a      	bics	r2, r1
 80035c0:	601a      	str	r2, [r3, #0]
 80035c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035c8:	f383 8810 	msr	PRIMASK, r3
}
 80035cc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2220      	movs	r2, #32
 80035d2:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2278      	movs	r2, #120	@ 0x78
 80035d8:	2100      	movs	r1, #0
 80035da:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e05f      	b.n	80036a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2204      	movs	r2, #4
 80035e8:	4013      	ands	r3, r2
 80035ea:	2b04      	cmp	r3, #4
 80035ec:	d146      	bne.n	800367c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035f0:	2280      	movs	r2, #128	@ 0x80
 80035f2:	03d1      	lsls	r1, r2, #15
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	4a2c      	ldr	r2, [pc, #176]	@ (80036a8 <UART_CheckIdleState+0x148>)
 80035f8:	9200      	str	r2, [sp, #0]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f000 f858 	bl	80036b0 <UART_WaitOnFlagUntilTimeout>
 8003600:	1e03      	subs	r3, r0, #0
 8003602:	d03b      	beq.n	800367c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003604:	f3ef 8310 	mrs	r3, PRIMASK
 8003608:	60fb      	str	r3, [r7, #12]
  return(result);
 800360a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800360c:	637b      	str	r3, [r7, #52]	@ 0x34
 800360e:	2301      	movs	r3, #1
 8003610:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	f383 8810 	msr	PRIMASK, r3
}
 8003618:	46c0      	nop			@ (mov r8, r8)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4921      	ldr	r1, [pc, #132]	@ (80036ac <UART_CheckIdleState+0x14c>)
 8003626:	400a      	ands	r2, r1
 8003628:	601a      	str	r2, [r3, #0]
 800362a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800362c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	f383 8810 	msr	PRIMASK, r3
}
 8003634:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003636:	f3ef 8310 	mrs	r3, PRIMASK
 800363a:	61bb      	str	r3, [r7, #24]
  return(result);
 800363c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800363e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003640:	2301      	movs	r3, #1
 8003642:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	f383 8810 	msr	PRIMASK, r3
}
 800364a:	46c0      	nop			@ (mov r8, r8)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689a      	ldr	r2, [r3, #8]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2101      	movs	r1, #1
 8003658:	438a      	bics	r2, r1
 800365a:	609a      	str	r2, [r3, #8]
 800365c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800365e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003660:	6a3b      	ldr	r3, [r7, #32]
 8003662:	f383 8810 	msr	PRIMASK, r3
}
 8003666:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2280      	movs	r2, #128	@ 0x80
 800366c:	2120      	movs	r1, #32
 800366e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2278      	movs	r2, #120	@ 0x78
 8003674:	2100      	movs	r1, #0
 8003676:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e011      	b.n	80036a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2220      	movs	r2, #32
 8003680:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2280      	movs	r2, #128	@ 0x80
 8003686:	2120      	movs	r1, #32
 8003688:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2278      	movs	r2, #120	@ 0x78
 800369a:	2100      	movs	r1, #0
 800369c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	0018      	movs	r0, r3
 80036a2:	46bd      	mov	sp, r7
 80036a4:	b010      	add	sp, #64	@ 0x40
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	01ffffff 	.word	0x01ffffff
 80036ac:	fffffedf 	.word	0xfffffedf

080036b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	603b      	str	r3, [r7, #0]
 80036bc:	1dfb      	adds	r3, r7, #7
 80036be:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036c0:	e051      	b.n	8003766 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	3301      	adds	r3, #1
 80036c6:	d04e      	beq.n	8003766 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036c8:	f7fe f934 	bl	8001934 <HAL_GetTick>
 80036cc:	0002      	movs	r2, r0
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d302      	bcc.n	80036de <UART_WaitOnFlagUntilTimeout+0x2e>
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e051      	b.n	8003786 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2204      	movs	r2, #4
 80036ea:	4013      	ands	r3, r2
 80036ec:	d03b      	beq.n	8003766 <UART_WaitOnFlagUntilTimeout+0xb6>
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	2b80      	cmp	r3, #128	@ 0x80
 80036f2:	d038      	beq.n	8003766 <UART_WaitOnFlagUntilTimeout+0xb6>
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	2b40      	cmp	r3, #64	@ 0x40
 80036f8:	d035      	beq.n	8003766 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	69db      	ldr	r3, [r3, #28]
 8003700:	2208      	movs	r2, #8
 8003702:	4013      	ands	r3, r2
 8003704:	2b08      	cmp	r3, #8
 8003706:	d111      	bne.n	800372c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2208      	movs	r2, #8
 800370e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	0018      	movs	r0, r3
 8003714:	f000 f83c 	bl	8003790 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2284      	movs	r2, #132	@ 0x84
 800371c:	2108      	movs	r1, #8
 800371e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2278      	movs	r2, #120	@ 0x78
 8003724:	2100      	movs	r1, #0
 8003726:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e02c      	b.n	8003786 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	69da      	ldr	r2, [r3, #28]
 8003732:	2380      	movs	r3, #128	@ 0x80
 8003734:	011b      	lsls	r3, r3, #4
 8003736:	401a      	ands	r2, r3
 8003738:	2380      	movs	r3, #128	@ 0x80
 800373a:	011b      	lsls	r3, r3, #4
 800373c:	429a      	cmp	r2, r3
 800373e:	d112      	bne.n	8003766 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2280      	movs	r2, #128	@ 0x80
 8003746:	0112      	lsls	r2, r2, #4
 8003748:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	0018      	movs	r0, r3
 800374e:	f000 f81f 	bl	8003790 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2284      	movs	r2, #132	@ 0x84
 8003756:	2120      	movs	r1, #32
 8003758:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2278      	movs	r2, #120	@ 0x78
 800375e:	2100      	movs	r1, #0
 8003760:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e00f      	b.n	8003786 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	69db      	ldr	r3, [r3, #28]
 800376c:	68ba      	ldr	r2, [r7, #8]
 800376e:	4013      	ands	r3, r2
 8003770:	68ba      	ldr	r2, [r7, #8]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	425a      	negs	r2, r3
 8003776:	4153      	adcs	r3, r2
 8003778:	b2db      	uxtb	r3, r3
 800377a:	001a      	movs	r2, r3
 800377c:	1dfb      	adds	r3, r7, #7
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	429a      	cmp	r2, r3
 8003782:	d09e      	beq.n	80036c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	0018      	movs	r0, r3
 8003788:	46bd      	mov	sp, r7
 800378a:	b004      	add	sp, #16
 800378c:	bd80      	pop	{r7, pc}
	...

08003790 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b08e      	sub	sp, #56	@ 0x38
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003798:	f3ef 8310 	mrs	r3, PRIMASK
 800379c:	617b      	str	r3, [r7, #20]
  return(result);
 800379e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80037a2:	2301      	movs	r3, #1
 80037a4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	f383 8810 	msr	PRIMASK, r3
}
 80037ac:	46c0      	nop			@ (mov r8, r8)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4926      	ldr	r1, [pc, #152]	@ (8003854 <UART_EndRxTransfer+0xc4>)
 80037ba:	400a      	ands	r2, r1
 80037bc:	601a      	str	r2, [r3, #0]
 80037be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	f383 8810 	msr	PRIMASK, r3
}
 80037c8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037ca:	f3ef 8310 	mrs	r3, PRIMASK
 80037ce:	623b      	str	r3, [r7, #32]
  return(result);
 80037d0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80037d4:	2301      	movs	r3, #1
 80037d6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037da:	f383 8810 	msr	PRIMASK, r3
}
 80037de:	46c0      	nop			@ (mov r8, r8)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689a      	ldr	r2, [r3, #8]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2101      	movs	r1, #1
 80037ec:	438a      	bics	r2, r1
 80037ee:	609a      	str	r2, [r3, #8]
 80037f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f6:	f383 8810 	msr	PRIMASK, r3
}
 80037fa:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003800:	2b01      	cmp	r3, #1
 8003802:	d118      	bne.n	8003836 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003804:	f3ef 8310 	mrs	r3, PRIMASK
 8003808:	60bb      	str	r3, [r7, #8]
  return(result);
 800380a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800380c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800380e:	2301      	movs	r3, #1
 8003810:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f383 8810 	msr	PRIMASK, r3
}
 8003818:	46c0      	nop			@ (mov r8, r8)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2110      	movs	r1, #16
 8003826:	438a      	bics	r2, r1
 8003828:	601a      	str	r2, [r3, #0]
 800382a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800382c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	f383 8810 	msr	PRIMASK, r3
}
 8003834:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2280      	movs	r2, #128	@ 0x80
 800383a:	2120      	movs	r1, #32
 800383c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800384a:	46c0      	nop			@ (mov r8, r8)
 800384c:	46bd      	mov	sp, r7
 800384e:	b00e      	add	sp, #56	@ 0x38
 8003850:	bd80      	pop	{r7, pc}
 8003852:	46c0      	nop			@ (mov r8, r8)
 8003854:	fffffedf 	.word	0xfffffedf

08003858 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003864:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	225a      	movs	r2, #90	@ 0x5a
 800386a:	2100      	movs	r1, #0
 800386c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2252      	movs	r2, #82	@ 0x52
 8003872:	2100      	movs	r1, #0
 8003874:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	0018      	movs	r0, r3
 800387a:	f7ff fc69 	bl	8003150 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800387e:	46c0      	nop			@ (mov r8, r8)
 8003880:	46bd      	mov	sp, r7
 8003882:	b004      	add	sp, #16
 8003884:	bd80      	pop	{r7, pc}

08003886 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b086      	sub	sp, #24
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800388e:	f3ef 8310 	mrs	r3, PRIMASK
 8003892:	60bb      	str	r3, [r7, #8]
  return(result);
 8003894:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003896:	617b      	str	r3, [r7, #20]
 8003898:	2301      	movs	r3, #1
 800389a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f383 8810 	msr	PRIMASK, r3
}
 80038a2:	46c0      	nop			@ (mov r8, r8)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2140      	movs	r1, #64	@ 0x40
 80038b0:	438a      	bics	r2, r1
 80038b2:	601a      	str	r2, [r3, #0]
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	f383 8810 	msr	PRIMASK, r3
}
 80038be:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2220      	movs	r2, #32
 80038c4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	0018      	movs	r0, r3
 80038d0:	f7ff fc36 	bl	8003140 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038d4:	46c0      	nop			@ (mov r8, r8)
 80038d6:	46bd      	mov	sp, r7
 80038d8:	b006      	add	sp, #24
 80038da:	bd80      	pop	{r7, pc}

080038dc <std>:
 80038dc:	2300      	movs	r3, #0
 80038de:	b510      	push	{r4, lr}
 80038e0:	0004      	movs	r4, r0
 80038e2:	6003      	str	r3, [r0, #0]
 80038e4:	6043      	str	r3, [r0, #4]
 80038e6:	6083      	str	r3, [r0, #8]
 80038e8:	8181      	strh	r1, [r0, #12]
 80038ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80038ec:	81c2      	strh	r2, [r0, #14]
 80038ee:	6103      	str	r3, [r0, #16]
 80038f0:	6143      	str	r3, [r0, #20]
 80038f2:	6183      	str	r3, [r0, #24]
 80038f4:	0019      	movs	r1, r3
 80038f6:	2208      	movs	r2, #8
 80038f8:	305c      	adds	r0, #92	@ 0x5c
 80038fa:	f000 fa19 	bl	8003d30 <memset>
 80038fe:	4b0b      	ldr	r3, [pc, #44]	@ (800392c <std+0x50>)
 8003900:	6224      	str	r4, [r4, #32]
 8003902:	6263      	str	r3, [r4, #36]	@ 0x24
 8003904:	4b0a      	ldr	r3, [pc, #40]	@ (8003930 <std+0x54>)
 8003906:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003908:	4b0a      	ldr	r3, [pc, #40]	@ (8003934 <std+0x58>)
 800390a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800390c:	4b0a      	ldr	r3, [pc, #40]	@ (8003938 <std+0x5c>)
 800390e:	6323      	str	r3, [r4, #48]	@ 0x30
 8003910:	4b0a      	ldr	r3, [pc, #40]	@ (800393c <std+0x60>)
 8003912:	429c      	cmp	r4, r3
 8003914:	d005      	beq.n	8003922 <std+0x46>
 8003916:	4b0a      	ldr	r3, [pc, #40]	@ (8003940 <std+0x64>)
 8003918:	429c      	cmp	r4, r3
 800391a:	d002      	beq.n	8003922 <std+0x46>
 800391c:	4b09      	ldr	r3, [pc, #36]	@ (8003944 <std+0x68>)
 800391e:	429c      	cmp	r4, r3
 8003920:	d103      	bne.n	800392a <std+0x4e>
 8003922:	0020      	movs	r0, r4
 8003924:	3058      	adds	r0, #88	@ 0x58
 8003926:	f000 fa83 	bl	8003e30 <__retarget_lock_init_recursive>
 800392a:	bd10      	pop	{r4, pc}
 800392c:	08003b59 	.word	0x08003b59
 8003930:	08003b81 	.word	0x08003b81
 8003934:	08003bb9 	.word	0x08003bb9
 8003938:	08003be5 	.word	0x08003be5
 800393c:	20001728 	.word	0x20001728
 8003940:	20001790 	.word	0x20001790
 8003944:	200017f8 	.word	0x200017f8

08003948 <stdio_exit_handler>:
 8003948:	b510      	push	{r4, lr}
 800394a:	4a03      	ldr	r2, [pc, #12]	@ (8003958 <stdio_exit_handler+0x10>)
 800394c:	4903      	ldr	r1, [pc, #12]	@ (800395c <stdio_exit_handler+0x14>)
 800394e:	4804      	ldr	r0, [pc, #16]	@ (8003960 <stdio_exit_handler+0x18>)
 8003950:	f000 f86c 	bl	8003a2c <_fwalk_sglue>
 8003954:	bd10      	pop	{r4, pc}
 8003956:	46c0      	nop			@ (mov r8, r8)
 8003958:	20000014 	.word	0x20000014
 800395c:	080046bd 	.word	0x080046bd
 8003960:	20000024 	.word	0x20000024

08003964 <cleanup_stdio>:
 8003964:	6841      	ldr	r1, [r0, #4]
 8003966:	4b0b      	ldr	r3, [pc, #44]	@ (8003994 <cleanup_stdio+0x30>)
 8003968:	b510      	push	{r4, lr}
 800396a:	0004      	movs	r4, r0
 800396c:	4299      	cmp	r1, r3
 800396e:	d001      	beq.n	8003974 <cleanup_stdio+0x10>
 8003970:	f000 fea4 	bl	80046bc <_fflush_r>
 8003974:	68a1      	ldr	r1, [r4, #8]
 8003976:	4b08      	ldr	r3, [pc, #32]	@ (8003998 <cleanup_stdio+0x34>)
 8003978:	4299      	cmp	r1, r3
 800397a:	d002      	beq.n	8003982 <cleanup_stdio+0x1e>
 800397c:	0020      	movs	r0, r4
 800397e:	f000 fe9d 	bl	80046bc <_fflush_r>
 8003982:	68e1      	ldr	r1, [r4, #12]
 8003984:	4b05      	ldr	r3, [pc, #20]	@ (800399c <cleanup_stdio+0x38>)
 8003986:	4299      	cmp	r1, r3
 8003988:	d002      	beq.n	8003990 <cleanup_stdio+0x2c>
 800398a:	0020      	movs	r0, r4
 800398c:	f000 fe96 	bl	80046bc <_fflush_r>
 8003990:	bd10      	pop	{r4, pc}
 8003992:	46c0      	nop			@ (mov r8, r8)
 8003994:	20001728 	.word	0x20001728
 8003998:	20001790 	.word	0x20001790
 800399c:	200017f8 	.word	0x200017f8

080039a0 <global_stdio_init.part.0>:
 80039a0:	b510      	push	{r4, lr}
 80039a2:	4b09      	ldr	r3, [pc, #36]	@ (80039c8 <global_stdio_init.part.0+0x28>)
 80039a4:	4a09      	ldr	r2, [pc, #36]	@ (80039cc <global_stdio_init.part.0+0x2c>)
 80039a6:	2104      	movs	r1, #4
 80039a8:	601a      	str	r2, [r3, #0]
 80039aa:	4809      	ldr	r0, [pc, #36]	@ (80039d0 <global_stdio_init.part.0+0x30>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	f7ff ff95 	bl	80038dc <std>
 80039b2:	2201      	movs	r2, #1
 80039b4:	2109      	movs	r1, #9
 80039b6:	4807      	ldr	r0, [pc, #28]	@ (80039d4 <global_stdio_init.part.0+0x34>)
 80039b8:	f7ff ff90 	bl	80038dc <std>
 80039bc:	2202      	movs	r2, #2
 80039be:	2112      	movs	r1, #18
 80039c0:	4805      	ldr	r0, [pc, #20]	@ (80039d8 <global_stdio_init.part.0+0x38>)
 80039c2:	f7ff ff8b 	bl	80038dc <std>
 80039c6:	bd10      	pop	{r4, pc}
 80039c8:	20001860 	.word	0x20001860
 80039cc:	08003949 	.word	0x08003949
 80039d0:	20001728 	.word	0x20001728
 80039d4:	20001790 	.word	0x20001790
 80039d8:	200017f8 	.word	0x200017f8

080039dc <__sfp_lock_acquire>:
 80039dc:	b510      	push	{r4, lr}
 80039de:	4802      	ldr	r0, [pc, #8]	@ (80039e8 <__sfp_lock_acquire+0xc>)
 80039e0:	f000 fa27 	bl	8003e32 <__retarget_lock_acquire_recursive>
 80039e4:	bd10      	pop	{r4, pc}
 80039e6:	46c0      	nop			@ (mov r8, r8)
 80039e8:	20001869 	.word	0x20001869

080039ec <__sfp_lock_release>:
 80039ec:	b510      	push	{r4, lr}
 80039ee:	4802      	ldr	r0, [pc, #8]	@ (80039f8 <__sfp_lock_release+0xc>)
 80039f0:	f000 fa20 	bl	8003e34 <__retarget_lock_release_recursive>
 80039f4:	bd10      	pop	{r4, pc}
 80039f6:	46c0      	nop			@ (mov r8, r8)
 80039f8:	20001869 	.word	0x20001869

080039fc <__sinit>:
 80039fc:	b510      	push	{r4, lr}
 80039fe:	0004      	movs	r4, r0
 8003a00:	f7ff ffec 	bl	80039dc <__sfp_lock_acquire>
 8003a04:	6a23      	ldr	r3, [r4, #32]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d002      	beq.n	8003a10 <__sinit+0x14>
 8003a0a:	f7ff ffef 	bl	80039ec <__sfp_lock_release>
 8003a0e:	bd10      	pop	{r4, pc}
 8003a10:	4b04      	ldr	r3, [pc, #16]	@ (8003a24 <__sinit+0x28>)
 8003a12:	6223      	str	r3, [r4, #32]
 8003a14:	4b04      	ldr	r3, [pc, #16]	@ (8003a28 <__sinit+0x2c>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d1f6      	bne.n	8003a0a <__sinit+0xe>
 8003a1c:	f7ff ffc0 	bl	80039a0 <global_stdio_init.part.0>
 8003a20:	e7f3      	b.n	8003a0a <__sinit+0xe>
 8003a22:	46c0      	nop			@ (mov r8, r8)
 8003a24:	08003965 	.word	0x08003965
 8003a28:	20001860 	.word	0x20001860

08003a2c <_fwalk_sglue>:
 8003a2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a2e:	0014      	movs	r4, r2
 8003a30:	2600      	movs	r6, #0
 8003a32:	9000      	str	r0, [sp, #0]
 8003a34:	9101      	str	r1, [sp, #4]
 8003a36:	68a5      	ldr	r5, [r4, #8]
 8003a38:	6867      	ldr	r7, [r4, #4]
 8003a3a:	3f01      	subs	r7, #1
 8003a3c:	d504      	bpl.n	8003a48 <_fwalk_sglue+0x1c>
 8003a3e:	6824      	ldr	r4, [r4, #0]
 8003a40:	2c00      	cmp	r4, #0
 8003a42:	d1f8      	bne.n	8003a36 <_fwalk_sglue+0xa>
 8003a44:	0030      	movs	r0, r6
 8003a46:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a48:	89ab      	ldrh	r3, [r5, #12]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d908      	bls.n	8003a60 <_fwalk_sglue+0x34>
 8003a4e:	220e      	movs	r2, #14
 8003a50:	5eab      	ldrsh	r3, [r5, r2]
 8003a52:	3301      	adds	r3, #1
 8003a54:	d004      	beq.n	8003a60 <_fwalk_sglue+0x34>
 8003a56:	0029      	movs	r1, r5
 8003a58:	9800      	ldr	r0, [sp, #0]
 8003a5a:	9b01      	ldr	r3, [sp, #4]
 8003a5c:	4798      	blx	r3
 8003a5e:	4306      	orrs	r6, r0
 8003a60:	3568      	adds	r5, #104	@ 0x68
 8003a62:	e7ea      	b.n	8003a3a <_fwalk_sglue+0xe>

08003a64 <iprintf>:
 8003a64:	b40f      	push	{r0, r1, r2, r3}
 8003a66:	b507      	push	{r0, r1, r2, lr}
 8003a68:	4905      	ldr	r1, [pc, #20]	@ (8003a80 <iprintf+0x1c>)
 8003a6a:	ab04      	add	r3, sp, #16
 8003a6c:	6808      	ldr	r0, [r1, #0]
 8003a6e:	cb04      	ldmia	r3!, {r2}
 8003a70:	6881      	ldr	r1, [r0, #8]
 8003a72:	9301      	str	r3, [sp, #4]
 8003a74:	f000 fb04 	bl	8004080 <_vfiprintf_r>
 8003a78:	b003      	add	sp, #12
 8003a7a:	bc08      	pop	{r3}
 8003a7c:	b004      	add	sp, #16
 8003a7e:	4718      	bx	r3
 8003a80:	20000020 	.word	0x20000020

08003a84 <putchar>:
 8003a84:	b510      	push	{r4, lr}
 8003a86:	4b03      	ldr	r3, [pc, #12]	@ (8003a94 <putchar+0x10>)
 8003a88:	0001      	movs	r1, r0
 8003a8a:	6818      	ldr	r0, [r3, #0]
 8003a8c:	6882      	ldr	r2, [r0, #8]
 8003a8e:	f000 feac 	bl	80047ea <_putc_r>
 8003a92:	bd10      	pop	{r4, pc}
 8003a94:	20000020 	.word	0x20000020

08003a98 <_puts_r>:
 8003a98:	6a03      	ldr	r3, [r0, #32]
 8003a9a:	b570      	push	{r4, r5, r6, lr}
 8003a9c:	0005      	movs	r5, r0
 8003a9e:	000e      	movs	r6, r1
 8003aa0:	6884      	ldr	r4, [r0, #8]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <_puts_r+0x12>
 8003aa6:	f7ff ffa9 	bl	80039fc <__sinit>
 8003aaa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003aac:	07db      	lsls	r3, r3, #31
 8003aae:	d405      	bmi.n	8003abc <_puts_r+0x24>
 8003ab0:	89a3      	ldrh	r3, [r4, #12]
 8003ab2:	059b      	lsls	r3, r3, #22
 8003ab4:	d402      	bmi.n	8003abc <_puts_r+0x24>
 8003ab6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ab8:	f000 f9bb 	bl	8003e32 <__retarget_lock_acquire_recursive>
 8003abc:	89a3      	ldrh	r3, [r4, #12]
 8003abe:	071b      	lsls	r3, r3, #28
 8003ac0:	d502      	bpl.n	8003ac8 <_puts_r+0x30>
 8003ac2:	6923      	ldr	r3, [r4, #16]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d11f      	bne.n	8003b08 <_puts_r+0x70>
 8003ac8:	0021      	movs	r1, r4
 8003aca:	0028      	movs	r0, r5
 8003acc:	f000 f8d2 	bl	8003c74 <__swsetup_r>
 8003ad0:	2800      	cmp	r0, #0
 8003ad2:	d019      	beq.n	8003b08 <_puts_r+0x70>
 8003ad4:	2501      	movs	r5, #1
 8003ad6:	426d      	negs	r5, r5
 8003ad8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ada:	07db      	lsls	r3, r3, #31
 8003adc:	d405      	bmi.n	8003aea <_puts_r+0x52>
 8003ade:	89a3      	ldrh	r3, [r4, #12]
 8003ae0:	059b      	lsls	r3, r3, #22
 8003ae2:	d402      	bmi.n	8003aea <_puts_r+0x52>
 8003ae4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ae6:	f000 f9a5 	bl	8003e34 <__retarget_lock_release_recursive>
 8003aea:	0028      	movs	r0, r5
 8003aec:	bd70      	pop	{r4, r5, r6, pc}
 8003aee:	3601      	adds	r6, #1
 8003af0:	60a3      	str	r3, [r4, #8]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	da04      	bge.n	8003b00 <_puts_r+0x68>
 8003af6:	69a2      	ldr	r2, [r4, #24]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	dc16      	bgt.n	8003b2a <_puts_r+0x92>
 8003afc:	290a      	cmp	r1, #10
 8003afe:	d014      	beq.n	8003b2a <_puts_r+0x92>
 8003b00:	6823      	ldr	r3, [r4, #0]
 8003b02:	1c5a      	adds	r2, r3, #1
 8003b04:	6022      	str	r2, [r4, #0]
 8003b06:	7019      	strb	r1, [r3, #0]
 8003b08:	68a3      	ldr	r3, [r4, #8]
 8003b0a:	7831      	ldrb	r1, [r6, #0]
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	2900      	cmp	r1, #0
 8003b10:	d1ed      	bne.n	8003aee <_puts_r+0x56>
 8003b12:	60a3      	str	r3, [r4, #8]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	da0f      	bge.n	8003b38 <_puts_r+0xa0>
 8003b18:	0022      	movs	r2, r4
 8003b1a:	0028      	movs	r0, r5
 8003b1c:	310a      	adds	r1, #10
 8003b1e:	f000 f867 	bl	8003bf0 <__swbuf_r>
 8003b22:	3001      	adds	r0, #1
 8003b24:	d0d6      	beq.n	8003ad4 <_puts_r+0x3c>
 8003b26:	250a      	movs	r5, #10
 8003b28:	e7d6      	b.n	8003ad8 <_puts_r+0x40>
 8003b2a:	0022      	movs	r2, r4
 8003b2c:	0028      	movs	r0, r5
 8003b2e:	f000 f85f 	bl	8003bf0 <__swbuf_r>
 8003b32:	3001      	adds	r0, #1
 8003b34:	d1e8      	bne.n	8003b08 <_puts_r+0x70>
 8003b36:	e7cd      	b.n	8003ad4 <_puts_r+0x3c>
 8003b38:	6823      	ldr	r3, [r4, #0]
 8003b3a:	1c5a      	adds	r2, r3, #1
 8003b3c:	6022      	str	r2, [r4, #0]
 8003b3e:	220a      	movs	r2, #10
 8003b40:	701a      	strb	r2, [r3, #0]
 8003b42:	e7f0      	b.n	8003b26 <_puts_r+0x8e>

08003b44 <puts>:
 8003b44:	b510      	push	{r4, lr}
 8003b46:	4b03      	ldr	r3, [pc, #12]	@ (8003b54 <puts+0x10>)
 8003b48:	0001      	movs	r1, r0
 8003b4a:	6818      	ldr	r0, [r3, #0]
 8003b4c:	f7ff ffa4 	bl	8003a98 <_puts_r>
 8003b50:	bd10      	pop	{r4, pc}
 8003b52:	46c0      	nop			@ (mov r8, r8)
 8003b54:	20000020 	.word	0x20000020

08003b58 <__sread>:
 8003b58:	b570      	push	{r4, r5, r6, lr}
 8003b5a:	000c      	movs	r4, r1
 8003b5c:	250e      	movs	r5, #14
 8003b5e:	5f49      	ldrsh	r1, [r1, r5]
 8003b60:	f000 f914 	bl	8003d8c <_read_r>
 8003b64:	2800      	cmp	r0, #0
 8003b66:	db03      	blt.n	8003b70 <__sread+0x18>
 8003b68:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003b6a:	181b      	adds	r3, r3, r0
 8003b6c:	6563      	str	r3, [r4, #84]	@ 0x54
 8003b6e:	bd70      	pop	{r4, r5, r6, pc}
 8003b70:	89a3      	ldrh	r3, [r4, #12]
 8003b72:	4a02      	ldr	r2, [pc, #8]	@ (8003b7c <__sread+0x24>)
 8003b74:	4013      	ands	r3, r2
 8003b76:	81a3      	strh	r3, [r4, #12]
 8003b78:	e7f9      	b.n	8003b6e <__sread+0x16>
 8003b7a:	46c0      	nop			@ (mov r8, r8)
 8003b7c:	ffffefff 	.word	0xffffefff

08003b80 <__swrite>:
 8003b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b82:	001f      	movs	r7, r3
 8003b84:	898b      	ldrh	r3, [r1, #12]
 8003b86:	0005      	movs	r5, r0
 8003b88:	000c      	movs	r4, r1
 8003b8a:	0016      	movs	r6, r2
 8003b8c:	05db      	lsls	r3, r3, #23
 8003b8e:	d505      	bpl.n	8003b9c <__swrite+0x1c>
 8003b90:	230e      	movs	r3, #14
 8003b92:	5ec9      	ldrsh	r1, [r1, r3]
 8003b94:	2200      	movs	r2, #0
 8003b96:	2302      	movs	r3, #2
 8003b98:	f000 f8e4 	bl	8003d64 <_lseek_r>
 8003b9c:	89a3      	ldrh	r3, [r4, #12]
 8003b9e:	4a05      	ldr	r2, [pc, #20]	@ (8003bb4 <__swrite+0x34>)
 8003ba0:	0028      	movs	r0, r5
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	81a3      	strh	r3, [r4, #12]
 8003ba6:	0032      	movs	r2, r6
 8003ba8:	230e      	movs	r3, #14
 8003baa:	5ee1      	ldrsh	r1, [r4, r3]
 8003bac:	003b      	movs	r3, r7
 8003bae:	f000 f901 	bl	8003db4 <_write_r>
 8003bb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bb4:	ffffefff 	.word	0xffffefff

08003bb8 <__sseek>:
 8003bb8:	b570      	push	{r4, r5, r6, lr}
 8003bba:	000c      	movs	r4, r1
 8003bbc:	250e      	movs	r5, #14
 8003bbe:	5f49      	ldrsh	r1, [r1, r5]
 8003bc0:	f000 f8d0 	bl	8003d64 <_lseek_r>
 8003bc4:	89a3      	ldrh	r3, [r4, #12]
 8003bc6:	1c42      	adds	r2, r0, #1
 8003bc8:	d103      	bne.n	8003bd2 <__sseek+0x1a>
 8003bca:	4a05      	ldr	r2, [pc, #20]	@ (8003be0 <__sseek+0x28>)
 8003bcc:	4013      	ands	r3, r2
 8003bce:	81a3      	strh	r3, [r4, #12]
 8003bd0:	bd70      	pop	{r4, r5, r6, pc}
 8003bd2:	2280      	movs	r2, #128	@ 0x80
 8003bd4:	0152      	lsls	r2, r2, #5
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	81a3      	strh	r3, [r4, #12]
 8003bda:	6560      	str	r0, [r4, #84]	@ 0x54
 8003bdc:	e7f8      	b.n	8003bd0 <__sseek+0x18>
 8003bde:	46c0      	nop			@ (mov r8, r8)
 8003be0:	ffffefff 	.word	0xffffefff

08003be4 <__sclose>:
 8003be4:	b510      	push	{r4, lr}
 8003be6:	230e      	movs	r3, #14
 8003be8:	5ec9      	ldrsh	r1, [r1, r3]
 8003bea:	f000 f8a9 	bl	8003d40 <_close_r>
 8003bee:	bd10      	pop	{r4, pc}

08003bf0 <__swbuf_r>:
 8003bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf2:	0006      	movs	r6, r0
 8003bf4:	000d      	movs	r5, r1
 8003bf6:	0014      	movs	r4, r2
 8003bf8:	2800      	cmp	r0, #0
 8003bfa:	d004      	beq.n	8003c06 <__swbuf_r+0x16>
 8003bfc:	6a03      	ldr	r3, [r0, #32]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d101      	bne.n	8003c06 <__swbuf_r+0x16>
 8003c02:	f7ff fefb 	bl	80039fc <__sinit>
 8003c06:	69a3      	ldr	r3, [r4, #24]
 8003c08:	60a3      	str	r3, [r4, #8]
 8003c0a:	89a3      	ldrh	r3, [r4, #12]
 8003c0c:	071b      	lsls	r3, r3, #28
 8003c0e:	d502      	bpl.n	8003c16 <__swbuf_r+0x26>
 8003c10:	6923      	ldr	r3, [r4, #16]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d109      	bne.n	8003c2a <__swbuf_r+0x3a>
 8003c16:	0021      	movs	r1, r4
 8003c18:	0030      	movs	r0, r6
 8003c1a:	f000 f82b 	bl	8003c74 <__swsetup_r>
 8003c1e:	2800      	cmp	r0, #0
 8003c20:	d003      	beq.n	8003c2a <__swbuf_r+0x3a>
 8003c22:	2501      	movs	r5, #1
 8003c24:	426d      	negs	r5, r5
 8003c26:	0028      	movs	r0, r5
 8003c28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c2a:	6923      	ldr	r3, [r4, #16]
 8003c2c:	6820      	ldr	r0, [r4, #0]
 8003c2e:	b2ef      	uxtb	r7, r5
 8003c30:	1ac0      	subs	r0, r0, r3
 8003c32:	6963      	ldr	r3, [r4, #20]
 8003c34:	b2ed      	uxtb	r5, r5
 8003c36:	4283      	cmp	r3, r0
 8003c38:	dc05      	bgt.n	8003c46 <__swbuf_r+0x56>
 8003c3a:	0021      	movs	r1, r4
 8003c3c:	0030      	movs	r0, r6
 8003c3e:	f000 fd3d 	bl	80046bc <_fflush_r>
 8003c42:	2800      	cmp	r0, #0
 8003c44:	d1ed      	bne.n	8003c22 <__swbuf_r+0x32>
 8003c46:	68a3      	ldr	r3, [r4, #8]
 8003c48:	3001      	adds	r0, #1
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	60a3      	str	r3, [r4, #8]
 8003c4e:	6823      	ldr	r3, [r4, #0]
 8003c50:	1c5a      	adds	r2, r3, #1
 8003c52:	6022      	str	r2, [r4, #0]
 8003c54:	701f      	strb	r7, [r3, #0]
 8003c56:	6963      	ldr	r3, [r4, #20]
 8003c58:	4283      	cmp	r3, r0
 8003c5a:	d004      	beq.n	8003c66 <__swbuf_r+0x76>
 8003c5c:	89a3      	ldrh	r3, [r4, #12]
 8003c5e:	07db      	lsls	r3, r3, #31
 8003c60:	d5e1      	bpl.n	8003c26 <__swbuf_r+0x36>
 8003c62:	2d0a      	cmp	r5, #10
 8003c64:	d1df      	bne.n	8003c26 <__swbuf_r+0x36>
 8003c66:	0021      	movs	r1, r4
 8003c68:	0030      	movs	r0, r6
 8003c6a:	f000 fd27 	bl	80046bc <_fflush_r>
 8003c6e:	2800      	cmp	r0, #0
 8003c70:	d0d9      	beq.n	8003c26 <__swbuf_r+0x36>
 8003c72:	e7d6      	b.n	8003c22 <__swbuf_r+0x32>

08003c74 <__swsetup_r>:
 8003c74:	4b2d      	ldr	r3, [pc, #180]	@ (8003d2c <__swsetup_r+0xb8>)
 8003c76:	b570      	push	{r4, r5, r6, lr}
 8003c78:	0005      	movs	r5, r0
 8003c7a:	6818      	ldr	r0, [r3, #0]
 8003c7c:	000c      	movs	r4, r1
 8003c7e:	2800      	cmp	r0, #0
 8003c80:	d004      	beq.n	8003c8c <__swsetup_r+0x18>
 8003c82:	6a03      	ldr	r3, [r0, #32]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d101      	bne.n	8003c8c <__swsetup_r+0x18>
 8003c88:	f7ff feb8 	bl	80039fc <__sinit>
 8003c8c:	220c      	movs	r2, #12
 8003c8e:	5ea3      	ldrsh	r3, [r4, r2]
 8003c90:	071a      	lsls	r2, r3, #28
 8003c92:	d423      	bmi.n	8003cdc <__swsetup_r+0x68>
 8003c94:	06da      	lsls	r2, r3, #27
 8003c96:	d407      	bmi.n	8003ca8 <__swsetup_r+0x34>
 8003c98:	2209      	movs	r2, #9
 8003c9a:	602a      	str	r2, [r5, #0]
 8003c9c:	2240      	movs	r2, #64	@ 0x40
 8003c9e:	2001      	movs	r0, #1
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	81a3      	strh	r3, [r4, #12]
 8003ca4:	4240      	negs	r0, r0
 8003ca6:	e03a      	b.n	8003d1e <__swsetup_r+0xaa>
 8003ca8:	075b      	lsls	r3, r3, #29
 8003caa:	d513      	bpl.n	8003cd4 <__swsetup_r+0x60>
 8003cac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003cae:	2900      	cmp	r1, #0
 8003cb0:	d008      	beq.n	8003cc4 <__swsetup_r+0x50>
 8003cb2:	0023      	movs	r3, r4
 8003cb4:	3344      	adds	r3, #68	@ 0x44
 8003cb6:	4299      	cmp	r1, r3
 8003cb8:	d002      	beq.n	8003cc0 <__swsetup_r+0x4c>
 8003cba:	0028      	movs	r0, r5
 8003cbc:	f000 f8bc 	bl	8003e38 <_free_r>
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	6363      	str	r3, [r4, #52]	@ 0x34
 8003cc4:	2224      	movs	r2, #36	@ 0x24
 8003cc6:	89a3      	ldrh	r3, [r4, #12]
 8003cc8:	4393      	bics	r3, r2
 8003cca:	81a3      	strh	r3, [r4, #12]
 8003ccc:	2300      	movs	r3, #0
 8003cce:	6063      	str	r3, [r4, #4]
 8003cd0:	6923      	ldr	r3, [r4, #16]
 8003cd2:	6023      	str	r3, [r4, #0]
 8003cd4:	2308      	movs	r3, #8
 8003cd6:	89a2      	ldrh	r2, [r4, #12]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	81a3      	strh	r3, [r4, #12]
 8003cdc:	6923      	ldr	r3, [r4, #16]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10b      	bne.n	8003cfa <__swsetup_r+0x86>
 8003ce2:	21a0      	movs	r1, #160	@ 0xa0
 8003ce4:	2280      	movs	r2, #128	@ 0x80
 8003ce6:	89a3      	ldrh	r3, [r4, #12]
 8003ce8:	0089      	lsls	r1, r1, #2
 8003cea:	0092      	lsls	r2, r2, #2
 8003cec:	400b      	ands	r3, r1
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d003      	beq.n	8003cfa <__swsetup_r+0x86>
 8003cf2:	0021      	movs	r1, r4
 8003cf4:	0028      	movs	r0, r5
 8003cf6:	f000 fd37 	bl	8004768 <__smakebuf_r>
 8003cfa:	220c      	movs	r2, #12
 8003cfc:	5ea3      	ldrsh	r3, [r4, r2]
 8003cfe:	2101      	movs	r1, #1
 8003d00:	001a      	movs	r2, r3
 8003d02:	400a      	ands	r2, r1
 8003d04:	420b      	tst	r3, r1
 8003d06:	d00b      	beq.n	8003d20 <__swsetup_r+0xac>
 8003d08:	2200      	movs	r2, #0
 8003d0a:	60a2      	str	r2, [r4, #8]
 8003d0c:	6962      	ldr	r2, [r4, #20]
 8003d0e:	4252      	negs	r2, r2
 8003d10:	61a2      	str	r2, [r4, #24]
 8003d12:	2000      	movs	r0, #0
 8003d14:	6922      	ldr	r2, [r4, #16]
 8003d16:	4282      	cmp	r2, r0
 8003d18:	d101      	bne.n	8003d1e <__swsetup_r+0xaa>
 8003d1a:	061a      	lsls	r2, r3, #24
 8003d1c:	d4be      	bmi.n	8003c9c <__swsetup_r+0x28>
 8003d1e:	bd70      	pop	{r4, r5, r6, pc}
 8003d20:	0799      	lsls	r1, r3, #30
 8003d22:	d400      	bmi.n	8003d26 <__swsetup_r+0xb2>
 8003d24:	6962      	ldr	r2, [r4, #20]
 8003d26:	60a2      	str	r2, [r4, #8]
 8003d28:	e7f3      	b.n	8003d12 <__swsetup_r+0x9e>
 8003d2a:	46c0      	nop			@ (mov r8, r8)
 8003d2c:	20000020 	.word	0x20000020

08003d30 <memset>:
 8003d30:	0003      	movs	r3, r0
 8003d32:	1882      	adds	r2, r0, r2
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d100      	bne.n	8003d3a <memset+0xa>
 8003d38:	4770      	bx	lr
 8003d3a:	7019      	strb	r1, [r3, #0]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	e7f9      	b.n	8003d34 <memset+0x4>

08003d40 <_close_r>:
 8003d40:	2300      	movs	r3, #0
 8003d42:	b570      	push	{r4, r5, r6, lr}
 8003d44:	4d06      	ldr	r5, [pc, #24]	@ (8003d60 <_close_r+0x20>)
 8003d46:	0004      	movs	r4, r0
 8003d48:	0008      	movs	r0, r1
 8003d4a:	602b      	str	r3, [r5, #0]
 8003d4c:	f7fd fd05 	bl	800175a <_close>
 8003d50:	1c43      	adds	r3, r0, #1
 8003d52:	d103      	bne.n	8003d5c <_close_r+0x1c>
 8003d54:	682b      	ldr	r3, [r5, #0]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d000      	beq.n	8003d5c <_close_r+0x1c>
 8003d5a:	6023      	str	r3, [r4, #0]
 8003d5c:	bd70      	pop	{r4, r5, r6, pc}
 8003d5e:	46c0      	nop			@ (mov r8, r8)
 8003d60:	20001864 	.word	0x20001864

08003d64 <_lseek_r>:
 8003d64:	b570      	push	{r4, r5, r6, lr}
 8003d66:	0004      	movs	r4, r0
 8003d68:	0008      	movs	r0, r1
 8003d6a:	0011      	movs	r1, r2
 8003d6c:	001a      	movs	r2, r3
 8003d6e:	2300      	movs	r3, #0
 8003d70:	4d05      	ldr	r5, [pc, #20]	@ (8003d88 <_lseek_r+0x24>)
 8003d72:	602b      	str	r3, [r5, #0]
 8003d74:	f7fd fd12 	bl	800179c <_lseek>
 8003d78:	1c43      	adds	r3, r0, #1
 8003d7a:	d103      	bne.n	8003d84 <_lseek_r+0x20>
 8003d7c:	682b      	ldr	r3, [r5, #0]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d000      	beq.n	8003d84 <_lseek_r+0x20>
 8003d82:	6023      	str	r3, [r4, #0]
 8003d84:	bd70      	pop	{r4, r5, r6, pc}
 8003d86:	46c0      	nop			@ (mov r8, r8)
 8003d88:	20001864 	.word	0x20001864

08003d8c <_read_r>:
 8003d8c:	b570      	push	{r4, r5, r6, lr}
 8003d8e:	0004      	movs	r4, r0
 8003d90:	0008      	movs	r0, r1
 8003d92:	0011      	movs	r1, r2
 8003d94:	001a      	movs	r2, r3
 8003d96:	2300      	movs	r3, #0
 8003d98:	4d05      	ldr	r5, [pc, #20]	@ (8003db0 <_read_r+0x24>)
 8003d9a:	602b      	str	r3, [r5, #0]
 8003d9c:	f7fd fca4 	bl	80016e8 <_read>
 8003da0:	1c43      	adds	r3, r0, #1
 8003da2:	d103      	bne.n	8003dac <_read_r+0x20>
 8003da4:	682b      	ldr	r3, [r5, #0]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d000      	beq.n	8003dac <_read_r+0x20>
 8003daa:	6023      	str	r3, [r4, #0]
 8003dac:	bd70      	pop	{r4, r5, r6, pc}
 8003dae:	46c0      	nop			@ (mov r8, r8)
 8003db0:	20001864 	.word	0x20001864

08003db4 <_write_r>:
 8003db4:	b570      	push	{r4, r5, r6, lr}
 8003db6:	0004      	movs	r4, r0
 8003db8:	0008      	movs	r0, r1
 8003dba:	0011      	movs	r1, r2
 8003dbc:	001a      	movs	r2, r3
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	4d05      	ldr	r5, [pc, #20]	@ (8003dd8 <_write_r+0x24>)
 8003dc2:	602b      	str	r3, [r5, #0]
 8003dc4:	f7fd fcad 	bl	8001722 <_write>
 8003dc8:	1c43      	adds	r3, r0, #1
 8003dca:	d103      	bne.n	8003dd4 <_write_r+0x20>
 8003dcc:	682b      	ldr	r3, [r5, #0]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d000      	beq.n	8003dd4 <_write_r+0x20>
 8003dd2:	6023      	str	r3, [r4, #0]
 8003dd4:	bd70      	pop	{r4, r5, r6, pc}
 8003dd6:	46c0      	nop			@ (mov r8, r8)
 8003dd8:	20001864 	.word	0x20001864

08003ddc <__errno>:
 8003ddc:	4b01      	ldr	r3, [pc, #4]	@ (8003de4 <__errno+0x8>)
 8003dde:	6818      	ldr	r0, [r3, #0]
 8003de0:	4770      	bx	lr
 8003de2:	46c0      	nop			@ (mov r8, r8)
 8003de4:	20000020 	.word	0x20000020

08003de8 <__libc_init_array>:
 8003de8:	b570      	push	{r4, r5, r6, lr}
 8003dea:	2600      	movs	r6, #0
 8003dec:	4c0c      	ldr	r4, [pc, #48]	@ (8003e20 <__libc_init_array+0x38>)
 8003dee:	4d0d      	ldr	r5, [pc, #52]	@ (8003e24 <__libc_init_array+0x3c>)
 8003df0:	1b64      	subs	r4, r4, r5
 8003df2:	10a4      	asrs	r4, r4, #2
 8003df4:	42a6      	cmp	r6, r4
 8003df6:	d109      	bne.n	8003e0c <__libc_init_array+0x24>
 8003df8:	2600      	movs	r6, #0
 8003dfa:	f000 fd6f 	bl	80048dc <_init>
 8003dfe:	4c0a      	ldr	r4, [pc, #40]	@ (8003e28 <__libc_init_array+0x40>)
 8003e00:	4d0a      	ldr	r5, [pc, #40]	@ (8003e2c <__libc_init_array+0x44>)
 8003e02:	1b64      	subs	r4, r4, r5
 8003e04:	10a4      	asrs	r4, r4, #2
 8003e06:	42a6      	cmp	r6, r4
 8003e08:	d105      	bne.n	8003e16 <__libc_init_array+0x2e>
 8003e0a:	bd70      	pop	{r4, r5, r6, pc}
 8003e0c:	00b3      	lsls	r3, r6, #2
 8003e0e:	58eb      	ldr	r3, [r5, r3]
 8003e10:	4798      	blx	r3
 8003e12:	3601      	adds	r6, #1
 8003e14:	e7ee      	b.n	8003df4 <__libc_init_array+0xc>
 8003e16:	00b3      	lsls	r3, r6, #2
 8003e18:	58eb      	ldr	r3, [r5, r3]
 8003e1a:	4798      	blx	r3
 8003e1c:	3601      	adds	r6, #1
 8003e1e:	e7f2      	b.n	8003e06 <__libc_init_array+0x1e>
 8003e20:	08004998 	.word	0x08004998
 8003e24:	08004998 	.word	0x08004998
 8003e28:	0800499c 	.word	0x0800499c
 8003e2c:	08004998 	.word	0x08004998

08003e30 <__retarget_lock_init_recursive>:
 8003e30:	4770      	bx	lr

08003e32 <__retarget_lock_acquire_recursive>:
 8003e32:	4770      	bx	lr

08003e34 <__retarget_lock_release_recursive>:
 8003e34:	4770      	bx	lr
	...

08003e38 <_free_r>:
 8003e38:	b570      	push	{r4, r5, r6, lr}
 8003e3a:	0005      	movs	r5, r0
 8003e3c:	1e0c      	subs	r4, r1, #0
 8003e3e:	d010      	beq.n	8003e62 <_free_r+0x2a>
 8003e40:	3c04      	subs	r4, #4
 8003e42:	6823      	ldr	r3, [r4, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	da00      	bge.n	8003e4a <_free_r+0x12>
 8003e48:	18e4      	adds	r4, r4, r3
 8003e4a:	0028      	movs	r0, r5
 8003e4c:	f000 f8e0 	bl	8004010 <__malloc_lock>
 8003e50:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec8 <_free_r+0x90>)
 8003e52:	6813      	ldr	r3, [r2, #0]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d105      	bne.n	8003e64 <_free_r+0x2c>
 8003e58:	6063      	str	r3, [r4, #4]
 8003e5a:	6014      	str	r4, [r2, #0]
 8003e5c:	0028      	movs	r0, r5
 8003e5e:	f000 f8df 	bl	8004020 <__malloc_unlock>
 8003e62:	bd70      	pop	{r4, r5, r6, pc}
 8003e64:	42a3      	cmp	r3, r4
 8003e66:	d908      	bls.n	8003e7a <_free_r+0x42>
 8003e68:	6820      	ldr	r0, [r4, #0]
 8003e6a:	1821      	adds	r1, r4, r0
 8003e6c:	428b      	cmp	r3, r1
 8003e6e:	d1f3      	bne.n	8003e58 <_free_r+0x20>
 8003e70:	6819      	ldr	r1, [r3, #0]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	1809      	adds	r1, r1, r0
 8003e76:	6021      	str	r1, [r4, #0]
 8003e78:	e7ee      	b.n	8003e58 <_free_r+0x20>
 8003e7a:	001a      	movs	r2, r3
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <_free_r+0x4e>
 8003e82:	42a3      	cmp	r3, r4
 8003e84:	d9f9      	bls.n	8003e7a <_free_r+0x42>
 8003e86:	6811      	ldr	r1, [r2, #0]
 8003e88:	1850      	adds	r0, r2, r1
 8003e8a:	42a0      	cmp	r0, r4
 8003e8c:	d10b      	bne.n	8003ea6 <_free_r+0x6e>
 8003e8e:	6820      	ldr	r0, [r4, #0]
 8003e90:	1809      	adds	r1, r1, r0
 8003e92:	1850      	adds	r0, r2, r1
 8003e94:	6011      	str	r1, [r2, #0]
 8003e96:	4283      	cmp	r3, r0
 8003e98:	d1e0      	bne.n	8003e5c <_free_r+0x24>
 8003e9a:	6818      	ldr	r0, [r3, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	1841      	adds	r1, r0, r1
 8003ea0:	6011      	str	r1, [r2, #0]
 8003ea2:	6053      	str	r3, [r2, #4]
 8003ea4:	e7da      	b.n	8003e5c <_free_r+0x24>
 8003ea6:	42a0      	cmp	r0, r4
 8003ea8:	d902      	bls.n	8003eb0 <_free_r+0x78>
 8003eaa:	230c      	movs	r3, #12
 8003eac:	602b      	str	r3, [r5, #0]
 8003eae:	e7d5      	b.n	8003e5c <_free_r+0x24>
 8003eb0:	6820      	ldr	r0, [r4, #0]
 8003eb2:	1821      	adds	r1, r4, r0
 8003eb4:	428b      	cmp	r3, r1
 8003eb6:	d103      	bne.n	8003ec0 <_free_r+0x88>
 8003eb8:	6819      	ldr	r1, [r3, #0]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	1809      	adds	r1, r1, r0
 8003ebe:	6021      	str	r1, [r4, #0]
 8003ec0:	6063      	str	r3, [r4, #4]
 8003ec2:	6054      	str	r4, [r2, #4]
 8003ec4:	e7ca      	b.n	8003e5c <_free_r+0x24>
 8003ec6:	46c0      	nop			@ (mov r8, r8)
 8003ec8:	20001870 	.word	0x20001870

08003ecc <sbrk_aligned>:
 8003ecc:	b570      	push	{r4, r5, r6, lr}
 8003ece:	4e0f      	ldr	r6, [pc, #60]	@ (8003f0c <sbrk_aligned+0x40>)
 8003ed0:	000d      	movs	r5, r1
 8003ed2:	6831      	ldr	r1, [r6, #0]
 8003ed4:	0004      	movs	r4, r0
 8003ed6:	2900      	cmp	r1, #0
 8003ed8:	d102      	bne.n	8003ee0 <sbrk_aligned+0x14>
 8003eda:	f000 fce1 	bl	80048a0 <_sbrk_r>
 8003ede:	6030      	str	r0, [r6, #0]
 8003ee0:	0029      	movs	r1, r5
 8003ee2:	0020      	movs	r0, r4
 8003ee4:	f000 fcdc 	bl	80048a0 <_sbrk_r>
 8003ee8:	1c43      	adds	r3, r0, #1
 8003eea:	d103      	bne.n	8003ef4 <sbrk_aligned+0x28>
 8003eec:	2501      	movs	r5, #1
 8003eee:	426d      	negs	r5, r5
 8003ef0:	0028      	movs	r0, r5
 8003ef2:	bd70      	pop	{r4, r5, r6, pc}
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	1cc5      	adds	r5, r0, #3
 8003ef8:	439d      	bics	r5, r3
 8003efa:	42a8      	cmp	r0, r5
 8003efc:	d0f8      	beq.n	8003ef0 <sbrk_aligned+0x24>
 8003efe:	1a29      	subs	r1, r5, r0
 8003f00:	0020      	movs	r0, r4
 8003f02:	f000 fccd 	bl	80048a0 <_sbrk_r>
 8003f06:	3001      	adds	r0, #1
 8003f08:	d1f2      	bne.n	8003ef0 <sbrk_aligned+0x24>
 8003f0a:	e7ef      	b.n	8003eec <sbrk_aligned+0x20>
 8003f0c:	2000186c 	.word	0x2000186c

08003f10 <_malloc_r>:
 8003f10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f12:	2203      	movs	r2, #3
 8003f14:	1ccb      	adds	r3, r1, #3
 8003f16:	4393      	bics	r3, r2
 8003f18:	3308      	adds	r3, #8
 8003f1a:	0005      	movs	r5, r0
 8003f1c:	001f      	movs	r7, r3
 8003f1e:	2b0c      	cmp	r3, #12
 8003f20:	d234      	bcs.n	8003f8c <_malloc_r+0x7c>
 8003f22:	270c      	movs	r7, #12
 8003f24:	42b9      	cmp	r1, r7
 8003f26:	d833      	bhi.n	8003f90 <_malloc_r+0x80>
 8003f28:	0028      	movs	r0, r5
 8003f2a:	f000 f871 	bl	8004010 <__malloc_lock>
 8003f2e:	4e37      	ldr	r6, [pc, #220]	@ (800400c <_malloc_r+0xfc>)
 8003f30:	6833      	ldr	r3, [r6, #0]
 8003f32:	001c      	movs	r4, r3
 8003f34:	2c00      	cmp	r4, #0
 8003f36:	d12f      	bne.n	8003f98 <_malloc_r+0x88>
 8003f38:	0039      	movs	r1, r7
 8003f3a:	0028      	movs	r0, r5
 8003f3c:	f7ff ffc6 	bl	8003ecc <sbrk_aligned>
 8003f40:	0004      	movs	r4, r0
 8003f42:	1c43      	adds	r3, r0, #1
 8003f44:	d15f      	bne.n	8004006 <_malloc_r+0xf6>
 8003f46:	6834      	ldr	r4, [r6, #0]
 8003f48:	9400      	str	r4, [sp, #0]
 8003f4a:	9b00      	ldr	r3, [sp, #0]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d14a      	bne.n	8003fe6 <_malloc_r+0xd6>
 8003f50:	2c00      	cmp	r4, #0
 8003f52:	d052      	beq.n	8003ffa <_malloc_r+0xea>
 8003f54:	6823      	ldr	r3, [r4, #0]
 8003f56:	0028      	movs	r0, r5
 8003f58:	18e3      	adds	r3, r4, r3
 8003f5a:	9900      	ldr	r1, [sp, #0]
 8003f5c:	9301      	str	r3, [sp, #4]
 8003f5e:	f000 fc9f 	bl	80048a0 <_sbrk_r>
 8003f62:	9b01      	ldr	r3, [sp, #4]
 8003f64:	4283      	cmp	r3, r0
 8003f66:	d148      	bne.n	8003ffa <_malloc_r+0xea>
 8003f68:	6823      	ldr	r3, [r4, #0]
 8003f6a:	0028      	movs	r0, r5
 8003f6c:	1aff      	subs	r7, r7, r3
 8003f6e:	0039      	movs	r1, r7
 8003f70:	f7ff ffac 	bl	8003ecc <sbrk_aligned>
 8003f74:	3001      	adds	r0, #1
 8003f76:	d040      	beq.n	8003ffa <_malloc_r+0xea>
 8003f78:	6823      	ldr	r3, [r4, #0]
 8003f7a:	19db      	adds	r3, r3, r7
 8003f7c:	6023      	str	r3, [r4, #0]
 8003f7e:	6833      	ldr	r3, [r6, #0]
 8003f80:	685a      	ldr	r2, [r3, #4]
 8003f82:	2a00      	cmp	r2, #0
 8003f84:	d133      	bne.n	8003fee <_malloc_r+0xde>
 8003f86:	9b00      	ldr	r3, [sp, #0]
 8003f88:	6033      	str	r3, [r6, #0]
 8003f8a:	e019      	b.n	8003fc0 <_malloc_r+0xb0>
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	dac9      	bge.n	8003f24 <_malloc_r+0x14>
 8003f90:	230c      	movs	r3, #12
 8003f92:	602b      	str	r3, [r5, #0]
 8003f94:	2000      	movs	r0, #0
 8003f96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003f98:	6821      	ldr	r1, [r4, #0]
 8003f9a:	1bc9      	subs	r1, r1, r7
 8003f9c:	d420      	bmi.n	8003fe0 <_malloc_r+0xd0>
 8003f9e:	290b      	cmp	r1, #11
 8003fa0:	d90a      	bls.n	8003fb8 <_malloc_r+0xa8>
 8003fa2:	19e2      	adds	r2, r4, r7
 8003fa4:	6027      	str	r7, [r4, #0]
 8003fa6:	42a3      	cmp	r3, r4
 8003fa8:	d104      	bne.n	8003fb4 <_malloc_r+0xa4>
 8003faa:	6032      	str	r2, [r6, #0]
 8003fac:	6863      	ldr	r3, [r4, #4]
 8003fae:	6011      	str	r1, [r2, #0]
 8003fb0:	6053      	str	r3, [r2, #4]
 8003fb2:	e005      	b.n	8003fc0 <_malloc_r+0xb0>
 8003fb4:	605a      	str	r2, [r3, #4]
 8003fb6:	e7f9      	b.n	8003fac <_malloc_r+0x9c>
 8003fb8:	6862      	ldr	r2, [r4, #4]
 8003fba:	42a3      	cmp	r3, r4
 8003fbc:	d10e      	bne.n	8003fdc <_malloc_r+0xcc>
 8003fbe:	6032      	str	r2, [r6, #0]
 8003fc0:	0028      	movs	r0, r5
 8003fc2:	f000 f82d 	bl	8004020 <__malloc_unlock>
 8003fc6:	0020      	movs	r0, r4
 8003fc8:	2207      	movs	r2, #7
 8003fca:	300b      	adds	r0, #11
 8003fcc:	1d23      	adds	r3, r4, #4
 8003fce:	4390      	bics	r0, r2
 8003fd0:	1ac2      	subs	r2, r0, r3
 8003fd2:	4298      	cmp	r0, r3
 8003fd4:	d0df      	beq.n	8003f96 <_malloc_r+0x86>
 8003fd6:	1a1b      	subs	r3, r3, r0
 8003fd8:	50a3      	str	r3, [r4, r2]
 8003fda:	e7dc      	b.n	8003f96 <_malloc_r+0x86>
 8003fdc:	605a      	str	r2, [r3, #4]
 8003fde:	e7ef      	b.n	8003fc0 <_malloc_r+0xb0>
 8003fe0:	0023      	movs	r3, r4
 8003fe2:	6864      	ldr	r4, [r4, #4]
 8003fe4:	e7a6      	b.n	8003f34 <_malloc_r+0x24>
 8003fe6:	9c00      	ldr	r4, [sp, #0]
 8003fe8:	6863      	ldr	r3, [r4, #4]
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	e7ad      	b.n	8003f4a <_malloc_r+0x3a>
 8003fee:	001a      	movs	r2, r3
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	42a3      	cmp	r3, r4
 8003ff4:	d1fb      	bne.n	8003fee <_malloc_r+0xde>
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	e7da      	b.n	8003fb0 <_malloc_r+0xa0>
 8003ffa:	230c      	movs	r3, #12
 8003ffc:	0028      	movs	r0, r5
 8003ffe:	602b      	str	r3, [r5, #0]
 8004000:	f000 f80e 	bl	8004020 <__malloc_unlock>
 8004004:	e7c6      	b.n	8003f94 <_malloc_r+0x84>
 8004006:	6007      	str	r7, [r0, #0]
 8004008:	e7da      	b.n	8003fc0 <_malloc_r+0xb0>
 800400a:	46c0      	nop			@ (mov r8, r8)
 800400c:	20001870 	.word	0x20001870

08004010 <__malloc_lock>:
 8004010:	b510      	push	{r4, lr}
 8004012:	4802      	ldr	r0, [pc, #8]	@ (800401c <__malloc_lock+0xc>)
 8004014:	f7ff ff0d 	bl	8003e32 <__retarget_lock_acquire_recursive>
 8004018:	bd10      	pop	{r4, pc}
 800401a:	46c0      	nop			@ (mov r8, r8)
 800401c:	20001868 	.word	0x20001868

08004020 <__malloc_unlock>:
 8004020:	b510      	push	{r4, lr}
 8004022:	4802      	ldr	r0, [pc, #8]	@ (800402c <__malloc_unlock+0xc>)
 8004024:	f7ff ff06 	bl	8003e34 <__retarget_lock_release_recursive>
 8004028:	bd10      	pop	{r4, pc}
 800402a:	46c0      	nop			@ (mov r8, r8)
 800402c:	20001868 	.word	0x20001868

08004030 <__sfputc_r>:
 8004030:	6893      	ldr	r3, [r2, #8]
 8004032:	b510      	push	{r4, lr}
 8004034:	3b01      	subs	r3, #1
 8004036:	6093      	str	r3, [r2, #8]
 8004038:	2b00      	cmp	r3, #0
 800403a:	da04      	bge.n	8004046 <__sfputc_r+0x16>
 800403c:	6994      	ldr	r4, [r2, #24]
 800403e:	42a3      	cmp	r3, r4
 8004040:	db07      	blt.n	8004052 <__sfputc_r+0x22>
 8004042:	290a      	cmp	r1, #10
 8004044:	d005      	beq.n	8004052 <__sfputc_r+0x22>
 8004046:	6813      	ldr	r3, [r2, #0]
 8004048:	1c58      	adds	r0, r3, #1
 800404a:	6010      	str	r0, [r2, #0]
 800404c:	7019      	strb	r1, [r3, #0]
 800404e:	0008      	movs	r0, r1
 8004050:	bd10      	pop	{r4, pc}
 8004052:	f7ff fdcd 	bl	8003bf0 <__swbuf_r>
 8004056:	0001      	movs	r1, r0
 8004058:	e7f9      	b.n	800404e <__sfputc_r+0x1e>

0800405a <__sfputs_r>:
 800405a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800405c:	0006      	movs	r6, r0
 800405e:	000f      	movs	r7, r1
 8004060:	0014      	movs	r4, r2
 8004062:	18d5      	adds	r5, r2, r3
 8004064:	42ac      	cmp	r4, r5
 8004066:	d101      	bne.n	800406c <__sfputs_r+0x12>
 8004068:	2000      	movs	r0, #0
 800406a:	e007      	b.n	800407c <__sfputs_r+0x22>
 800406c:	7821      	ldrb	r1, [r4, #0]
 800406e:	003a      	movs	r2, r7
 8004070:	0030      	movs	r0, r6
 8004072:	f7ff ffdd 	bl	8004030 <__sfputc_r>
 8004076:	3401      	adds	r4, #1
 8004078:	1c43      	adds	r3, r0, #1
 800407a:	d1f3      	bne.n	8004064 <__sfputs_r+0xa>
 800407c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004080 <_vfiprintf_r>:
 8004080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004082:	b0a1      	sub	sp, #132	@ 0x84
 8004084:	000f      	movs	r7, r1
 8004086:	0015      	movs	r5, r2
 8004088:	001e      	movs	r6, r3
 800408a:	9003      	str	r0, [sp, #12]
 800408c:	2800      	cmp	r0, #0
 800408e:	d004      	beq.n	800409a <_vfiprintf_r+0x1a>
 8004090:	6a03      	ldr	r3, [r0, #32]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <_vfiprintf_r+0x1a>
 8004096:	f7ff fcb1 	bl	80039fc <__sinit>
 800409a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800409c:	07db      	lsls	r3, r3, #31
 800409e:	d405      	bmi.n	80040ac <_vfiprintf_r+0x2c>
 80040a0:	89bb      	ldrh	r3, [r7, #12]
 80040a2:	059b      	lsls	r3, r3, #22
 80040a4:	d402      	bmi.n	80040ac <_vfiprintf_r+0x2c>
 80040a6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80040a8:	f7ff fec3 	bl	8003e32 <__retarget_lock_acquire_recursive>
 80040ac:	89bb      	ldrh	r3, [r7, #12]
 80040ae:	071b      	lsls	r3, r3, #28
 80040b0:	d502      	bpl.n	80040b8 <_vfiprintf_r+0x38>
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d113      	bne.n	80040e0 <_vfiprintf_r+0x60>
 80040b8:	0039      	movs	r1, r7
 80040ba:	9803      	ldr	r0, [sp, #12]
 80040bc:	f7ff fdda 	bl	8003c74 <__swsetup_r>
 80040c0:	2800      	cmp	r0, #0
 80040c2:	d00d      	beq.n	80040e0 <_vfiprintf_r+0x60>
 80040c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040c6:	07db      	lsls	r3, r3, #31
 80040c8:	d503      	bpl.n	80040d2 <_vfiprintf_r+0x52>
 80040ca:	2001      	movs	r0, #1
 80040cc:	4240      	negs	r0, r0
 80040ce:	b021      	add	sp, #132	@ 0x84
 80040d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040d2:	89bb      	ldrh	r3, [r7, #12]
 80040d4:	059b      	lsls	r3, r3, #22
 80040d6:	d4f8      	bmi.n	80040ca <_vfiprintf_r+0x4a>
 80040d8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80040da:	f7ff feab 	bl	8003e34 <__retarget_lock_release_recursive>
 80040de:	e7f4      	b.n	80040ca <_vfiprintf_r+0x4a>
 80040e0:	2300      	movs	r3, #0
 80040e2:	ac08      	add	r4, sp, #32
 80040e4:	6163      	str	r3, [r4, #20]
 80040e6:	3320      	adds	r3, #32
 80040e8:	7663      	strb	r3, [r4, #25]
 80040ea:	3310      	adds	r3, #16
 80040ec:	76a3      	strb	r3, [r4, #26]
 80040ee:	9607      	str	r6, [sp, #28]
 80040f0:	002e      	movs	r6, r5
 80040f2:	7833      	ldrb	r3, [r6, #0]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d001      	beq.n	80040fc <_vfiprintf_r+0x7c>
 80040f8:	2b25      	cmp	r3, #37	@ 0x25
 80040fa:	d148      	bne.n	800418e <_vfiprintf_r+0x10e>
 80040fc:	1b73      	subs	r3, r6, r5
 80040fe:	9305      	str	r3, [sp, #20]
 8004100:	42ae      	cmp	r6, r5
 8004102:	d00b      	beq.n	800411c <_vfiprintf_r+0x9c>
 8004104:	002a      	movs	r2, r5
 8004106:	0039      	movs	r1, r7
 8004108:	9803      	ldr	r0, [sp, #12]
 800410a:	f7ff ffa6 	bl	800405a <__sfputs_r>
 800410e:	3001      	adds	r0, #1
 8004110:	d100      	bne.n	8004114 <_vfiprintf_r+0x94>
 8004112:	e0ae      	b.n	8004272 <_vfiprintf_r+0x1f2>
 8004114:	6963      	ldr	r3, [r4, #20]
 8004116:	9a05      	ldr	r2, [sp, #20]
 8004118:	189b      	adds	r3, r3, r2
 800411a:	6163      	str	r3, [r4, #20]
 800411c:	7833      	ldrb	r3, [r6, #0]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d100      	bne.n	8004124 <_vfiprintf_r+0xa4>
 8004122:	e0a6      	b.n	8004272 <_vfiprintf_r+0x1f2>
 8004124:	2201      	movs	r2, #1
 8004126:	2300      	movs	r3, #0
 8004128:	4252      	negs	r2, r2
 800412a:	6062      	str	r2, [r4, #4]
 800412c:	a904      	add	r1, sp, #16
 800412e:	3254      	adds	r2, #84	@ 0x54
 8004130:	1852      	adds	r2, r2, r1
 8004132:	1c75      	adds	r5, r6, #1
 8004134:	6023      	str	r3, [r4, #0]
 8004136:	60e3      	str	r3, [r4, #12]
 8004138:	60a3      	str	r3, [r4, #8]
 800413a:	7013      	strb	r3, [r2, #0]
 800413c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800413e:	4b59      	ldr	r3, [pc, #356]	@ (80042a4 <_vfiprintf_r+0x224>)
 8004140:	2205      	movs	r2, #5
 8004142:	0018      	movs	r0, r3
 8004144:	7829      	ldrb	r1, [r5, #0]
 8004146:	9305      	str	r3, [sp, #20]
 8004148:	f000 fbbc 	bl	80048c4 <memchr>
 800414c:	1c6e      	adds	r6, r5, #1
 800414e:	2800      	cmp	r0, #0
 8004150:	d11f      	bne.n	8004192 <_vfiprintf_r+0x112>
 8004152:	6822      	ldr	r2, [r4, #0]
 8004154:	06d3      	lsls	r3, r2, #27
 8004156:	d504      	bpl.n	8004162 <_vfiprintf_r+0xe2>
 8004158:	2353      	movs	r3, #83	@ 0x53
 800415a:	a904      	add	r1, sp, #16
 800415c:	185b      	adds	r3, r3, r1
 800415e:	2120      	movs	r1, #32
 8004160:	7019      	strb	r1, [r3, #0]
 8004162:	0713      	lsls	r3, r2, #28
 8004164:	d504      	bpl.n	8004170 <_vfiprintf_r+0xf0>
 8004166:	2353      	movs	r3, #83	@ 0x53
 8004168:	a904      	add	r1, sp, #16
 800416a:	185b      	adds	r3, r3, r1
 800416c:	212b      	movs	r1, #43	@ 0x2b
 800416e:	7019      	strb	r1, [r3, #0]
 8004170:	782b      	ldrb	r3, [r5, #0]
 8004172:	2b2a      	cmp	r3, #42	@ 0x2a
 8004174:	d016      	beq.n	80041a4 <_vfiprintf_r+0x124>
 8004176:	002e      	movs	r6, r5
 8004178:	2100      	movs	r1, #0
 800417a:	200a      	movs	r0, #10
 800417c:	68e3      	ldr	r3, [r4, #12]
 800417e:	7832      	ldrb	r2, [r6, #0]
 8004180:	1c75      	adds	r5, r6, #1
 8004182:	3a30      	subs	r2, #48	@ 0x30
 8004184:	2a09      	cmp	r2, #9
 8004186:	d950      	bls.n	800422a <_vfiprintf_r+0x1aa>
 8004188:	2900      	cmp	r1, #0
 800418a:	d111      	bne.n	80041b0 <_vfiprintf_r+0x130>
 800418c:	e017      	b.n	80041be <_vfiprintf_r+0x13e>
 800418e:	3601      	adds	r6, #1
 8004190:	e7af      	b.n	80040f2 <_vfiprintf_r+0x72>
 8004192:	9b05      	ldr	r3, [sp, #20]
 8004194:	6822      	ldr	r2, [r4, #0]
 8004196:	1ac0      	subs	r0, r0, r3
 8004198:	2301      	movs	r3, #1
 800419a:	4083      	lsls	r3, r0
 800419c:	4313      	orrs	r3, r2
 800419e:	0035      	movs	r5, r6
 80041a0:	6023      	str	r3, [r4, #0]
 80041a2:	e7cc      	b.n	800413e <_vfiprintf_r+0xbe>
 80041a4:	9b07      	ldr	r3, [sp, #28]
 80041a6:	1d19      	adds	r1, r3, #4
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	9107      	str	r1, [sp, #28]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	db01      	blt.n	80041b4 <_vfiprintf_r+0x134>
 80041b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80041b2:	e004      	b.n	80041be <_vfiprintf_r+0x13e>
 80041b4:	425b      	negs	r3, r3
 80041b6:	60e3      	str	r3, [r4, #12]
 80041b8:	2302      	movs	r3, #2
 80041ba:	4313      	orrs	r3, r2
 80041bc:	6023      	str	r3, [r4, #0]
 80041be:	7833      	ldrb	r3, [r6, #0]
 80041c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80041c2:	d10c      	bne.n	80041de <_vfiprintf_r+0x15e>
 80041c4:	7873      	ldrb	r3, [r6, #1]
 80041c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80041c8:	d134      	bne.n	8004234 <_vfiprintf_r+0x1b4>
 80041ca:	9b07      	ldr	r3, [sp, #28]
 80041cc:	3602      	adds	r6, #2
 80041ce:	1d1a      	adds	r2, r3, #4
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	9207      	str	r2, [sp, #28]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	da01      	bge.n	80041dc <_vfiprintf_r+0x15c>
 80041d8:	2301      	movs	r3, #1
 80041da:	425b      	negs	r3, r3
 80041dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80041de:	4d32      	ldr	r5, [pc, #200]	@ (80042a8 <_vfiprintf_r+0x228>)
 80041e0:	2203      	movs	r2, #3
 80041e2:	0028      	movs	r0, r5
 80041e4:	7831      	ldrb	r1, [r6, #0]
 80041e6:	f000 fb6d 	bl	80048c4 <memchr>
 80041ea:	2800      	cmp	r0, #0
 80041ec:	d006      	beq.n	80041fc <_vfiprintf_r+0x17c>
 80041ee:	2340      	movs	r3, #64	@ 0x40
 80041f0:	1b40      	subs	r0, r0, r5
 80041f2:	4083      	lsls	r3, r0
 80041f4:	6822      	ldr	r2, [r4, #0]
 80041f6:	3601      	adds	r6, #1
 80041f8:	4313      	orrs	r3, r2
 80041fa:	6023      	str	r3, [r4, #0]
 80041fc:	7831      	ldrb	r1, [r6, #0]
 80041fe:	2206      	movs	r2, #6
 8004200:	482a      	ldr	r0, [pc, #168]	@ (80042ac <_vfiprintf_r+0x22c>)
 8004202:	1c75      	adds	r5, r6, #1
 8004204:	7621      	strb	r1, [r4, #24]
 8004206:	f000 fb5d 	bl	80048c4 <memchr>
 800420a:	2800      	cmp	r0, #0
 800420c:	d040      	beq.n	8004290 <_vfiprintf_r+0x210>
 800420e:	4b28      	ldr	r3, [pc, #160]	@ (80042b0 <_vfiprintf_r+0x230>)
 8004210:	2b00      	cmp	r3, #0
 8004212:	d122      	bne.n	800425a <_vfiprintf_r+0x1da>
 8004214:	2207      	movs	r2, #7
 8004216:	9b07      	ldr	r3, [sp, #28]
 8004218:	3307      	adds	r3, #7
 800421a:	4393      	bics	r3, r2
 800421c:	3308      	adds	r3, #8
 800421e:	9307      	str	r3, [sp, #28]
 8004220:	6963      	ldr	r3, [r4, #20]
 8004222:	9a04      	ldr	r2, [sp, #16]
 8004224:	189b      	adds	r3, r3, r2
 8004226:	6163      	str	r3, [r4, #20]
 8004228:	e762      	b.n	80040f0 <_vfiprintf_r+0x70>
 800422a:	4343      	muls	r3, r0
 800422c:	002e      	movs	r6, r5
 800422e:	2101      	movs	r1, #1
 8004230:	189b      	adds	r3, r3, r2
 8004232:	e7a4      	b.n	800417e <_vfiprintf_r+0xfe>
 8004234:	2300      	movs	r3, #0
 8004236:	200a      	movs	r0, #10
 8004238:	0019      	movs	r1, r3
 800423a:	3601      	adds	r6, #1
 800423c:	6063      	str	r3, [r4, #4]
 800423e:	7832      	ldrb	r2, [r6, #0]
 8004240:	1c75      	adds	r5, r6, #1
 8004242:	3a30      	subs	r2, #48	@ 0x30
 8004244:	2a09      	cmp	r2, #9
 8004246:	d903      	bls.n	8004250 <_vfiprintf_r+0x1d0>
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0c8      	beq.n	80041de <_vfiprintf_r+0x15e>
 800424c:	9109      	str	r1, [sp, #36]	@ 0x24
 800424e:	e7c6      	b.n	80041de <_vfiprintf_r+0x15e>
 8004250:	4341      	muls	r1, r0
 8004252:	002e      	movs	r6, r5
 8004254:	2301      	movs	r3, #1
 8004256:	1889      	adds	r1, r1, r2
 8004258:	e7f1      	b.n	800423e <_vfiprintf_r+0x1be>
 800425a:	aa07      	add	r2, sp, #28
 800425c:	9200      	str	r2, [sp, #0]
 800425e:	0021      	movs	r1, r4
 8004260:	003a      	movs	r2, r7
 8004262:	4b14      	ldr	r3, [pc, #80]	@ (80042b4 <_vfiprintf_r+0x234>)
 8004264:	9803      	ldr	r0, [sp, #12]
 8004266:	e000      	b.n	800426a <_vfiprintf_r+0x1ea>
 8004268:	bf00      	nop
 800426a:	9004      	str	r0, [sp, #16]
 800426c:	9b04      	ldr	r3, [sp, #16]
 800426e:	3301      	adds	r3, #1
 8004270:	d1d6      	bne.n	8004220 <_vfiprintf_r+0x1a0>
 8004272:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004274:	07db      	lsls	r3, r3, #31
 8004276:	d405      	bmi.n	8004284 <_vfiprintf_r+0x204>
 8004278:	89bb      	ldrh	r3, [r7, #12]
 800427a:	059b      	lsls	r3, r3, #22
 800427c:	d402      	bmi.n	8004284 <_vfiprintf_r+0x204>
 800427e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004280:	f7ff fdd8 	bl	8003e34 <__retarget_lock_release_recursive>
 8004284:	89bb      	ldrh	r3, [r7, #12]
 8004286:	065b      	lsls	r3, r3, #25
 8004288:	d500      	bpl.n	800428c <_vfiprintf_r+0x20c>
 800428a:	e71e      	b.n	80040ca <_vfiprintf_r+0x4a>
 800428c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800428e:	e71e      	b.n	80040ce <_vfiprintf_r+0x4e>
 8004290:	aa07      	add	r2, sp, #28
 8004292:	9200      	str	r2, [sp, #0]
 8004294:	0021      	movs	r1, r4
 8004296:	003a      	movs	r2, r7
 8004298:	4b06      	ldr	r3, [pc, #24]	@ (80042b4 <_vfiprintf_r+0x234>)
 800429a:	9803      	ldr	r0, [sp, #12]
 800429c:	f000 f87c 	bl	8004398 <_printf_i>
 80042a0:	e7e3      	b.n	800426a <_vfiprintf_r+0x1ea>
 80042a2:	46c0      	nop			@ (mov r8, r8)
 80042a4:	08004964 	.word	0x08004964
 80042a8:	0800496a 	.word	0x0800496a
 80042ac:	0800496e 	.word	0x0800496e
 80042b0:	00000000 	.word	0x00000000
 80042b4:	0800405b 	.word	0x0800405b

080042b8 <_printf_common>:
 80042b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042ba:	0016      	movs	r6, r2
 80042bc:	9301      	str	r3, [sp, #4]
 80042be:	688a      	ldr	r2, [r1, #8]
 80042c0:	690b      	ldr	r3, [r1, #16]
 80042c2:	000c      	movs	r4, r1
 80042c4:	9000      	str	r0, [sp, #0]
 80042c6:	4293      	cmp	r3, r2
 80042c8:	da00      	bge.n	80042cc <_printf_common+0x14>
 80042ca:	0013      	movs	r3, r2
 80042cc:	0022      	movs	r2, r4
 80042ce:	6033      	str	r3, [r6, #0]
 80042d0:	3243      	adds	r2, #67	@ 0x43
 80042d2:	7812      	ldrb	r2, [r2, #0]
 80042d4:	2a00      	cmp	r2, #0
 80042d6:	d001      	beq.n	80042dc <_printf_common+0x24>
 80042d8:	3301      	adds	r3, #1
 80042da:	6033      	str	r3, [r6, #0]
 80042dc:	6823      	ldr	r3, [r4, #0]
 80042de:	069b      	lsls	r3, r3, #26
 80042e0:	d502      	bpl.n	80042e8 <_printf_common+0x30>
 80042e2:	6833      	ldr	r3, [r6, #0]
 80042e4:	3302      	adds	r3, #2
 80042e6:	6033      	str	r3, [r6, #0]
 80042e8:	6822      	ldr	r2, [r4, #0]
 80042ea:	2306      	movs	r3, #6
 80042ec:	0015      	movs	r5, r2
 80042ee:	401d      	ands	r5, r3
 80042f0:	421a      	tst	r2, r3
 80042f2:	d027      	beq.n	8004344 <_printf_common+0x8c>
 80042f4:	0023      	movs	r3, r4
 80042f6:	3343      	adds	r3, #67	@ 0x43
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	1e5a      	subs	r2, r3, #1
 80042fc:	4193      	sbcs	r3, r2
 80042fe:	6822      	ldr	r2, [r4, #0]
 8004300:	0692      	lsls	r2, r2, #26
 8004302:	d430      	bmi.n	8004366 <_printf_common+0xae>
 8004304:	0022      	movs	r2, r4
 8004306:	9901      	ldr	r1, [sp, #4]
 8004308:	9800      	ldr	r0, [sp, #0]
 800430a:	9d08      	ldr	r5, [sp, #32]
 800430c:	3243      	adds	r2, #67	@ 0x43
 800430e:	47a8      	blx	r5
 8004310:	3001      	adds	r0, #1
 8004312:	d025      	beq.n	8004360 <_printf_common+0xa8>
 8004314:	2206      	movs	r2, #6
 8004316:	6823      	ldr	r3, [r4, #0]
 8004318:	2500      	movs	r5, #0
 800431a:	4013      	ands	r3, r2
 800431c:	2b04      	cmp	r3, #4
 800431e:	d105      	bne.n	800432c <_printf_common+0x74>
 8004320:	6833      	ldr	r3, [r6, #0]
 8004322:	68e5      	ldr	r5, [r4, #12]
 8004324:	1aed      	subs	r5, r5, r3
 8004326:	43eb      	mvns	r3, r5
 8004328:	17db      	asrs	r3, r3, #31
 800432a:	401d      	ands	r5, r3
 800432c:	68a3      	ldr	r3, [r4, #8]
 800432e:	6922      	ldr	r2, [r4, #16]
 8004330:	4293      	cmp	r3, r2
 8004332:	dd01      	ble.n	8004338 <_printf_common+0x80>
 8004334:	1a9b      	subs	r3, r3, r2
 8004336:	18ed      	adds	r5, r5, r3
 8004338:	2600      	movs	r6, #0
 800433a:	42b5      	cmp	r5, r6
 800433c:	d120      	bne.n	8004380 <_printf_common+0xc8>
 800433e:	2000      	movs	r0, #0
 8004340:	e010      	b.n	8004364 <_printf_common+0xac>
 8004342:	3501      	adds	r5, #1
 8004344:	68e3      	ldr	r3, [r4, #12]
 8004346:	6832      	ldr	r2, [r6, #0]
 8004348:	1a9b      	subs	r3, r3, r2
 800434a:	42ab      	cmp	r3, r5
 800434c:	ddd2      	ble.n	80042f4 <_printf_common+0x3c>
 800434e:	0022      	movs	r2, r4
 8004350:	2301      	movs	r3, #1
 8004352:	9901      	ldr	r1, [sp, #4]
 8004354:	9800      	ldr	r0, [sp, #0]
 8004356:	9f08      	ldr	r7, [sp, #32]
 8004358:	3219      	adds	r2, #25
 800435a:	47b8      	blx	r7
 800435c:	3001      	adds	r0, #1
 800435e:	d1f0      	bne.n	8004342 <_printf_common+0x8a>
 8004360:	2001      	movs	r0, #1
 8004362:	4240      	negs	r0, r0
 8004364:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004366:	2030      	movs	r0, #48	@ 0x30
 8004368:	18e1      	adds	r1, r4, r3
 800436a:	3143      	adds	r1, #67	@ 0x43
 800436c:	7008      	strb	r0, [r1, #0]
 800436e:	0021      	movs	r1, r4
 8004370:	1c5a      	adds	r2, r3, #1
 8004372:	3145      	adds	r1, #69	@ 0x45
 8004374:	7809      	ldrb	r1, [r1, #0]
 8004376:	18a2      	adds	r2, r4, r2
 8004378:	3243      	adds	r2, #67	@ 0x43
 800437a:	3302      	adds	r3, #2
 800437c:	7011      	strb	r1, [r2, #0]
 800437e:	e7c1      	b.n	8004304 <_printf_common+0x4c>
 8004380:	0022      	movs	r2, r4
 8004382:	2301      	movs	r3, #1
 8004384:	9901      	ldr	r1, [sp, #4]
 8004386:	9800      	ldr	r0, [sp, #0]
 8004388:	9f08      	ldr	r7, [sp, #32]
 800438a:	321a      	adds	r2, #26
 800438c:	47b8      	blx	r7
 800438e:	3001      	adds	r0, #1
 8004390:	d0e6      	beq.n	8004360 <_printf_common+0xa8>
 8004392:	3601      	adds	r6, #1
 8004394:	e7d1      	b.n	800433a <_printf_common+0x82>
	...

08004398 <_printf_i>:
 8004398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800439a:	b08b      	sub	sp, #44	@ 0x2c
 800439c:	9206      	str	r2, [sp, #24]
 800439e:	000a      	movs	r2, r1
 80043a0:	3243      	adds	r2, #67	@ 0x43
 80043a2:	9307      	str	r3, [sp, #28]
 80043a4:	9005      	str	r0, [sp, #20]
 80043a6:	9203      	str	r2, [sp, #12]
 80043a8:	7e0a      	ldrb	r2, [r1, #24]
 80043aa:	000c      	movs	r4, r1
 80043ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80043ae:	2a78      	cmp	r2, #120	@ 0x78
 80043b0:	d809      	bhi.n	80043c6 <_printf_i+0x2e>
 80043b2:	2a62      	cmp	r2, #98	@ 0x62
 80043b4:	d80b      	bhi.n	80043ce <_printf_i+0x36>
 80043b6:	2a00      	cmp	r2, #0
 80043b8:	d100      	bne.n	80043bc <_printf_i+0x24>
 80043ba:	e0ba      	b.n	8004532 <_printf_i+0x19a>
 80043bc:	497a      	ldr	r1, [pc, #488]	@ (80045a8 <_printf_i+0x210>)
 80043be:	9104      	str	r1, [sp, #16]
 80043c0:	2a58      	cmp	r2, #88	@ 0x58
 80043c2:	d100      	bne.n	80043c6 <_printf_i+0x2e>
 80043c4:	e08e      	b.n	80044e4 <_printf_i+0x14c>
 80043c6:	0025      	movs	r5, r4
 80043c8:	3542      	adds	r5, #66	@ 0x42
 80043ca:	702a      	strb	r2, [r5, #0]
 80043cc:	e022      	b.n	8004414 <_printf_i+0x7c>
 80043ce:	0010      	movs	r0, r2
 80043d0:	3863      	subs	r0, #99	@ 0x63
 80043d2:	2815      	cmp	r0, #21
 80043d4:	d8f7      	bhi.n	80043c6 <_printf_i+0x2e>
 80043d6:	f7fb fe97 	bl	8000108 <__gnu_thumb1_case_shi>
 80043da:	0016      	.short	0x0016
 80043dc:	fff6001f 	.word	0xfff6001f
 80043e0:	fff6fff6 	.word	0xfff6fff6
 80043e4:	001ffff6 	.word	0x001ffff6
 80043e8:	fff6fff6 	.word	0xfff6fff6
 80043ec:	fff6fff6 	.word	0xfff6fff6
 80043f0:	0036009f 	.word	0x0036009f
 80043f4:	fff6007e 	.word	0xfff6007e
 80043f8:	00b0fff6 	.word	0x00b0fff6
 80043fc:	0036fff6 	.word	0x0036fff6
 8004400:	fff6fff6 	.word	0xfff6fff6
 8004404:	0082      	.short	0x0082
 8004406:	0025      	movs	r5, r4
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	3542      	adds	r5, #66	@ 0x42
 800440c:	1d11      	adds	r1, r2, #4
 800440e:	6019      	str	r1, [r3, #0]
 8004410:	6813      	ldr	r3, [r2, #0]
 8004412:	702b      	strb	r3, [r5, #0]
 8004414:	2301      	movs	r3, #1
 8004416:	e09e      	b.n	8004556 <_printf_i+0x1be>
 8004418:	6818      	ldr	r0, [r3, #0]
 800441a:	6809      	ldr	r1, [r1, #0]
 800441c:	1d02      	adds	r2, r0, #4
 800441e:	060d      	lsls	r5, r1, #24
 8004420:	d50b      	bpl.n	800443a <_printf_i+0xa2>
 8004422:	6806      	ldr	r6, [r0, #0]
 8004424:	601a      	str	r2, [r3, #0]
 8004426:	2e00      	cmp	r6, #0
 8004428:	da03      	bge.n	8004432 <_printf_i+0x9a>
 800442a:	232d      	movs	r3, #45	@ 0x2d
 800442c:	9a03      	ldr	r2, [sp, #12]
 800442e:	4276      	negs	r6, r6
 8004430:	7013      	strb	r3, [r2, #0]
 8004432:	4b5d      	ldr	r3, [pc, #372]	@ (80045a8 <_printf_i+0x210>)
 8004434:	270a      	movs	r7, #10
 8004436:	9304      	str	r3, [sp, #16]
 8004438:	e018      	b.n	800446c <_printf_i+0xd4>
 800443a:	6806      	ldr	r6, [r0, #0]
 800443c:	601a      	str	r2, [r3, #0]
 800443e:	0649      	lsls	r1, r1, #25
 8004440:	d5f1      	bpl.n	8004426 <_printf_i+0x8e>
 8004442:	b236      	sxth	r6, r6
 8004444:	e7ef      	b.n	8004426 <_printf_i+0x8e>
 8004446:	6808      	ldr	r0, [r1, #0]
 8004448:	6819      	ldr	r1, [r3, #0]
 800444a:	c940      	ldmia	r1!, {r6}
 800444c:	0605      	lsls	r5, r0, #24
 800444e:	d402      	bmi.n	8004456 <_printf_i+0xbe>
 8004450:	0640      	lsls	r0, r0, #25
 8004452:	d500      	bpl.n	8004456 <_printf_i+0xbe>
 8004454:	b2b6      	uxth	r6, r6
 8004456:	6019      	str	r1, [r3, #0]
 8004458:	4b53      	ldr	r3, [pc, #332]	@ (80045a8 <_printf_i+0x210>)
 800445a:	270a      	movs	r7, #10
 800445c:	9304      	str	r3, [sp, #16]
 800445e:	2a6f      	cmp	r2, #111	@ 0x6f
 8004460:	d100      	bne.n	8004464 <_printf_i+0xcc>
 8004462:	3f02      	subs	r7, #2
 8004464:	0023      	movs	r3, r4
 8004466:	2200      	movs	r2, #0
 8004468:	3343      	adds	r3, #67	@ 0x43
 800446a:	701a      	strb	r2, [r3, #0]
 800446c:	6863      	ldr	r3, [r4, #4]
 800446e:	60a3      	str	r3, [r4, #8]
 8004470:	2b00      	cmp	r3, #0
 8004472:	db06      	blt.n	8004482 <_printf_i+0xea>
 8004474:	2104      	movs	r1, #4
 8004476:	6822      	ldr	r2, [r4, #0]
 8004478:	9d03      	ldr	r5, [sp, #12]
 800447a:	438a      	bics	r2, r1
 800447c:	6022      	str	r2, [r4, #0]
 800447e:	4333      	orrs	r3, r6
 8004480:	d00c      	beq.n	800449c <_printf_i+0x104>
 8004482:	9d03      	ldr	r5, [sp, #12]
 8004484:	0030      	movs	r0, r6
 8004486:	0039      	movs	r1, r7
 8004488:	f7fb fece 	bl	8000228 <__aeabi_uidivmod>
 800448c:	9b04      	ldr	r3, [sp, #16]
 800448e:	3d01      	subs	r5, #1
 8004490:	5c5b      	ldrb	r3, [r3, r1]
 8004492:	702b      	strb	r3, [r5, #0]
 8004494:	0033      	movs	r3, r6
 8004496:	0006      	movs	r6, r0
 8004498:	429f      	cmp	r7, r3
 800449a:	d9f3      	bls.n	8004484 <_printf_i+0xec>
 800449c:	2f08      	cmp	r7, #8
 800449e:	d109      	bne.n	80044b4 <_printf_i+0x11c>
 80044a0:	6823      	ldr	r3, [r4, #0]
 80044a2:	07db      	lsls	r3, r3, #31
 80044a4:	d506      	bpl.n	80044b4 <_printf_i+0x11c>
 80044a6:	6862      	ldr	r2, [r4, #4]
 80044a8:	6923      	ldr	r3, [r4, #16]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	dc02      	bgt.n	80044b4 <_printf_i+0x11c>
 80044ae:	2330      	movs	r3, #48	@ 0x30
 80044b0:	3d01      	subs	r5, #1
 80044b2:	702b      	strb	r3, [r5, #0]
 80044b4:	9b03      	ldr	r3, [sp, #12]
 80044b6:	1b5b      	subs	r3, r3, r5
 80044b8:	6123      	str	r3, [r4, #16]
 80044ba:	9b07      	ldr	r3, [sp, #28]
 80044bc:	0021      	movs	r1, r4
 80044be:	9300      	str	r3, [sp, #0]
 80044c0:	9805      	ldr	r0, [sp, #20]
 80044c2:	9b06      	ldr	r3, [sp, #24]
 80044c4:	aa09      	add	r2, sp, #36	@ 0x24
 80044c6:	f7ff fef7 	bl	80042b8 <_printf_common>
 80044ca:	3001      	adds	r0, #1
 80044cc:	d148      	bne.n	8004560 <_printf_i+0x1c8>
 80044ce:	2001      	movs	r0, #1
 80044d0:	4240      	negs	r0, r0
 80044d2:	b00b      	add	sp, #44	@ 0x2c
 80044d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044d6:	2220      	movs	r2, #32
 80044d8:	6809      	ldr	r1, [r1, #0]
 80044da:	430a      	orrs	r2, r1
 80044dc:	6022      	str	r2, [r4, #0]
 80044de:	2278      	movs	r2, #120	@ 0x78
 80044e0:	4932      	ldr	r1, [pc, #200]	@ (80045ac <_printf_i+0x214>)
 80044e2:	9104      	str	r1, [sp, #16]
 80044e4:	0021      	movs	r1, r4
 80044e6:	3145      	adds	r1, #69	@ 0x45
 80044e8:	700a      	strb	r2, [r1, #0]
 80044ea:	6819      	ldr	r1, [r3, #0]
 80044ec:	6822      	ldr	r2, [r4, #0]
 80044ee:	c940      	ldmia	r1!, {r6}
 80044f0:	0610      	lsls	r0, r2, #24
 80044f2:	d402      	bmi.n	80044fa <_printf_i+0x162>
 80044f4:	0650      	lsls	r0, r2, #25
 80044f6:	d500      	bpl.n	80044fa <_printf_i+0x162>
 80044f8:	b2b6      	uxth	r6, r6
 80044fa:	6019      	str	r1, [r3, #0]
 80044fc:	07d3      	lsls	r3, r2, #31
 80044fe:	d502      	bpl.n	8004506 <_printf_i+0x16e>
 8004500:	2320      	movs	r3, #32
 8004502:	4313      	orrs	r3, r2
 8004504:	6023      	str	r3, [r4, #0]
 8004506:	2e00      	cmp	r6, #0
 8004508:	d001      	beq.n	800450e <_printf_i+0x176>
 800450a:	2710      	movs	r7, #16
 800450c:	e7aa      	b.n	8004464 <_printf_i+0xcc>
 800450e:	2220      	movs	r2, #32
 8004510:	6823      	ldr	r3, [r4, #0]
 8004512:	4393      	bics	r3, r2
 8004514:	6023      	str	r3, [r4, #0]
 8004516:	e7f8      	b.n	800450a <_printf_i+0x172>
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	680d      	ldr	r5, [r1, #0]
 800451c:	1d10      	adds	r0, r2, #4
 800451e:	6949      	ldr	r1, [r1, #20]
 8004520:	6018      	str	r0, [r3, #0]
 8004522:	6813      	ldr	r3, [r2, #0]
 8004524:	062e      	lsls	r6, r5, #24
 8004526:	d501      	bpl.n	800452c <_printf_i+0x194>
 8004528:	6019      	str	r1, [r3, #0]
 800452a:	e002      	b.n	8004532 <_printf_i+0x19a>
 800452c:	066d      	lsls	r5, r5, #25
 800452e:	d5fb      	bpl.n	8004528 <_printf_i+0x190>
 8004530:	8019      	strh	r1, [r3, #0]
 8004532:	2300      	movs	r3, #0
 8004534:	9d03      	ldr	r5, [sp, #12]
 8004536:	6123      	str	r3, [r4, #16]
 8004538:	e7bf      	b.n	80044ba <_printf_i+0x122>
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	1d11      	adds	r1, r2, #4
 800453e:	6019      	str	r1, [r3, #0]
 8004540:	6815      	ldr	r5, [r2, #0]
 8004542:	2100      	movs	r1, #0
 8004544:	0028      	movs	r0, r5
 8004546:	6862      	ldr	r2, [r4, #4]
 8004548:	f000 f9bc 	bl	80048c4 <memchr>
 800454c:	2800      	cmp	r0, #0
 800454e:	d001      	beq.n	8004554 <_printf_i+0x1bc>
 8004550:	1b40      	subs	r0, r0, r5
 8004552:	6060      	str	r0, [r4, #4]
 8004554:	6863      	ldr	r3, [r4, #4]
 8004556:	6123      	str	r3, [r4, #16]
 8004558:	2300      	movs	r3, #0
 800455a:	9a03      	ldr	r2, [sp, #12]
 800455c:	7013      	strb	r3, [r2, #0]
 800455e:	e7ac      	b.n	80044ba <_printf_i+0x122>
 8004560:	002a      	movs	r2, r5
 8004562:	6923      	ldr	r3, [r4, #16]
 8004564:	9906      	ldr	r1, [sp, #24]
 8004566:	9805      	ldr	r0, [sp, #20]
 8004568:	9d07      	ldr	r5, [sp, #28]
 800456a:	47a8      	blx	r5
 800456c:	3001      	adds	r0, #1
 800456e:	d0ae      	beq.n	80044ce <_printf_i+0x136>
 8004570:	6823      	ldr	r3, [r4, #0]
 8004572:	079b      	lsls	r3, r3, #30
 8004574:	d415      	bmi.n	80045a2 <_printf_i+0x20a>
 8004576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004578:	68e0      	ldr	r0, [r4, #12]
 800457a:	4298      	cmp	r0, r3
 800457c:	daa9      	bge.n	80044d2 <_printf_i+0x13a>
 800457e:	0018      	movs	r0, r3
 8004580:	e7a7      	b.n	80044d2 <_printf_i+0x13a>
 8004582:	0022      	movs	r2, r4
 8004584:	2301      	movs	r3, #1
 8004586:	9906      	ldr	r1, [sp, #24]
 8004588:	9805      	ldr	r0, [sp, #20]
 800458a:	9e07      	ldr	r6, [sp, #28]
 800458c:	3219      	adds	r2, #25
 800458e:	47b0      	blx	r6
 8004590:	3001      	adds	r0, #1
 8004592:	d09c      	beq.n	80044ce <_printf_i+0x136>
 8004594:	3501      	adds	r5, #1
 8004596:	68e3      	ldr	r3, [r4, #12]
 8004598:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800459a:	1a9b      	subs	r3, r3, r2
 800459c:	42ab      	cmp	r3, r5
 800459e:	dcf0      	bgt.n	8004582 <_printf_i+0x1ea>
 80045a0:	e7e9      	b.n	8004576 <_printf_i+0x1de>
 80045a2:	2500      	movs	r5, #0
 80045a4:	e7f7      	b.n	8004596 <_printf_i+0x1fe>
 80045a6:	46c0      	nop			@ (mov r8, r8)
 80045a8:	08004975 	.word	0x08004975
 80045ac:	08004986 	.word	0x08004986

080045b0 <__sflush_r>:
 80045b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045b2:	220c      	movs	r2, #12
 80045b4:	5e8b      	ldrsh	r3, [r1, r2]
 80045b6:	0005      	movs	r5, r0
 80045b8:	000c      	movs	r4, r1
 80045ba:	071a      	lsls	r2, r3, #28
 80045bc:	d456      	bmi.n	800466c <__sflush_r+0xbc>
 80045be:	684a      	ldr	r2, [r1, #4]
 80045c0:	2a00      	cmp	r2, #0
 80045c2:	dc02      	bgt.n	80045ca <__sflush_r+0x1a>
 80045c4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80045c6:	2a00      	cmp	r2, #0
 80045c8:	dd4e      	ble.n	8004668 <__sflush_r+0xb8>
 80045ca:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80045cc:	2f00      	cmp	r7, #0
 80045ce:	d04b      	beq.n	8004668 <__sflush_r+0xb8>
 80045d0:	2200      	movs	r2, #0
 80045d2:	2080      	movs	r0, #128	@ 0x80
 80045d4:	682e      	ldr	r6, [r5, #0]
 80045d6:	602a      	str	r2, [r5, #0]
 80045d8:	001a      	movs	r2, r3
 80045da:	0140      	lsls	r0, r0, #5
 80045dc:	6a21      	ldr	r1, [r4, #32]
 80045de:	4002      	ands	r2, r0
 80045e0:	4203      	tst	r3, r0
 80045e2:	d033      	beq.n	800464c <__sflush_r+0x9c>
 80045e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80045e6:	89a3      	ldrh	r3, [r4, #12]
 80045e8:	075b      	lsls	r3, r3, #29
 80045ea:	d506      	bpl.n	80045fa <__sflush_r+0x4a>
 80045ec:	6863      	ldr	r3, [r4, #4]
 80045ee:	1ad2      	subs	r2, r2, r3
 80045f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d001      	beq.n	80045fa <__sflush_r+0x4a>
 80045f6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80045f8:	1ad2      	subs	r2, r2, r3
 80045fa:	2300      	movs	r3, #0
 80045fc:	0028      	movs	r0, r5
 80045fe:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004600:	6a21      	ldr	r1, [r4, #32]
 8004602:	47b8      	blx	r7
 8004604:	89a2      	ldrh	r2, [r4, #12]
 8004606:	1c43      	adds	r3, r0, #1
 8004608:	d106      	bne.n	8004618 <__sflush_r+0x68>
 800460a:	6829      	ldr	r1, [r5, #0]
 800460c:	291d      	cmp	r1, #29
 800460e:	d846      	bhi.n	800469e <__sflush_r+0xee>
 8004610:	4b29      	ldr	r3, [pc, #164]	@ (80046b8 <__sflush_r+0x108>)
 8004612:	40cb      	lsrs	r3, r1
 8004614:	07db      	lsls	r3, r3, #31
 8004616:	d542      	bpl.n	800469e <__sflush_r+0xee>
 8004618:	2300      	movs	r3, #0
 800461a:	6063      	str	r3, [r4, #4]
 800461c:	6923      	ldr	r3, [r4, #16]
 800461e:	6023      	str	r3, [r4, #0]
 8004620:	04d2      	lsls	r2, r2, #19
 8004622:	d505      	bpl.n	8004630 <__sflush_r+0x80>
 8004624:	1c43      	adds	r3, r0, #1
 8004626:	d102      	bne.n	800462e <__sflush_r+0x7e>
 8004628:	682b      	ldr	r3, [r5, #0]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d100      	bne.n	8004630 <__sflush_r+0x80>
 800462e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004630:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004632:	602e      	str	r6, [r5, #0]
 8004634:	2900      	cmp	r1, #0
 8004636:	d017      	beq.n	8004668 <__sflush_r+0xb8>
 8004638:	0023      	movs	r3, r4
 800463a:	3344      	adds	r3, #68	@ 0x44
 800463c:	4299      	cmp	r1, r3
 800463e:	d002      	beq.n	8004646 <__sflush_r+0x96>
 8004640:	0028      	movs	r0, r5
 8004642:	f7ff fbf9 	bl	8003e38 <_free_r>
 8004646:	2300      	movs	r3, #0
 8004648:	6363      	str	r3, [r4, #52]	@ 0x34
 800464a:	e00d      	b.n	8004668 <__sflush_r+0xb8>
 800464c:	2301      	movs	r3, #1
 800464e:	0028      	movs	r0, r5
 8004650:	47b8      	blx	r7
 8004652:	0002      	movs	r2, r0
 8004654:	1c43      	adds	r3, r0, #1
 8004656:	d1c6      	bne.n	80045e6 <__sflush_r+0x36>
 8004658:	682b      	ldr	r3, [r5, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d0c3      	beq.n	80045e6 <__sflush_r+0x36>
 800465e:	2b1d      	cmp	r3, #29
 8004660:	d001      	beq.n	8004666 <__sflush_r+0xb6>
 8004662:	2b16      	cmp	r3, #22
 8004664:	d11a      	bne.n	800469c <__sflush_r+0xec>
 8004666:	602e      	str	r6, [r5, #0]
 8004668:	2000      	movs	r0, #0
 800466a:	e01e      	b.n	80046aa <__sflush_r+0xfa>
 800466c:	690e      	ldr	r6, [r1, #16]
 800466e:	2e00      	cmp	r6, #0
 8004670:	d0fa      	beq.n	8004668 <__sflush_r+0xb8>
 8004672:	680f      	ldr	r7, [r1, #0]
 8004674:	600e      	str	r6, [r1, #0]
 8004676:	1bba      	subs	r2, r7, r6
 8004678:	9201      	str	r2, [sp, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	079b      	lsls	r3, r3, #30
 800467e:	d100      	bne.n	8004682 <__sflush_r+0xd2>
 8004680:	694a      	ldr	r2, [r1, #20]
 8004682:	60a2      	str	r2, [r4, #8]
 8004684:	9b01      	ldr	r3, [sp, #4]
 8004686:	2b00      	cmp	r3, #0
 8004688:	ddee      	ble.n	8004668 <__sflush_r+0xb8>
 800468a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800468c:	0032      	movs	r2, r6
 800468e:	001f      	movs	r7, r3
 8004690:	0028      	movs	r0, r5
 8004692:	9b01      	ldr	r3, [sp, #4]
 8004694:	6a21      	ldr	r1, [r4, #32]
 8004696:	47b8      	blx	r7
 8004698:	2800      	cmp	r0, #0
 800469a:	dc07      	bgt.n	80046ac <__sflush_r+0xfc>
 800469c:	89a2      	ldrh	r2, [r4, #12]
 800469e:	2340      	movs	r3, #64	@ 0x40
 80046a0:	2001      	movs	r0, #1
 80046a2:	4313      	orrs	r3, r2
 80046a4:	b21b      	sxth	r3, r3
 80046a6:	81a3      	strh	r3, [r4, #12]
 80046a8:	4240      	negs	r0, r0
 80046aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80046ac:	9b01      	ldr	r3, [sp, #4]
 80046ae:	1836      	adds	r6, r6, r0
 80046b0:	1a1b      	subs	r3, r3, r0
 80046b2:	9301      	str	r3, [sp, #4]
 80046b4:	e7e6      	b.n	8004684 <__sflush_r+0xd4>
 80046b6:	46c0      	nop			@ (mov r8, r8)
 80046b8:	20400001 	.word	0x20400001

080046bc <_fflush_r>:
 80046bc:	690b      	ldr	r3, [r1, #16]
 80046be:	b570      	push	{r4, r5, r6, lr}
 80046c0:	0005      	movs	r5, r0
 80046c2:	000c      	movs	r4, r1
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d102      	bne.n	80046ce <_fflush_r+0x12>
 80046c8:	2500      	movs	r5, #0
 80046ca:	0028      	movs	r0, r5
 80046cc:	bd70      	pop	{r4, r5, r6, pc}
 80046ce:	2800      	cmp	r0, #0
 80046d0:	d004      	beq.n	80046dc <_fflush_r+0x20>
 80046d2:	6a03      	ldr	r3, [r0, #32]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d101      	bne.n	80046dc <_fflush_r+0x20>
 80046d8:	f7ff f990 	bl	80039fc <__sinit>
 80046dc:	220c      	movs	r2, #12
 80046de:	5ea3      	ldrsh	r3, [r4, r2]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d0f1      	beq.n	80046c8 <_fflush_r+0xc>
 80046e4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80046e6:	07d2      	lsls	r2, r2, #31
 80046e8:	d404      	bmi.n	80046f4 <_fflush_r+0x38>
 80046ea:	059b      	lsls	r3, r3, #22
 80046ec:	d402      	bmi.n	80046f4 <_fflush_r+0x38>
 80046ee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046f0:	f7ff fb9f 	bl	8003e32 <__retarget_lock_acquire_recursive>
 80046f4:	0028      	movs	r0, r5
 80046f6:	0021      	movs	r1, r4
 80046f8:	f7ff ff5a 	bl	80045b0 <__sflush_r>
 80046fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80046fe:	0005      	movs	r5, r0
 8004700:	07db      	lsls	r3, r3, #31
 8004702:	d4e2      	bmi.n	80046ca <_fflush_r+0xe>
 8004704:	89a3      	ldrh	r3, [r4, #12]
 8004706:	059b      	lsls	r3, r3, #22
 8004708:	d4df      	bmi.n	80046ca <_fflush_r+0xe>
 800470a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800470c:	f7ff fb92 	bl	8003e34 <__retarget_lock_release_recursive>
 8004710:	e7db      	b.n	80046ca <_fflush_r+0xe>
	...

08004714 <__swhatbuf_r>:
 8004714:	b570      	push	{r4, r5, r6, lr}
 8004716:	000e      	movs	r6, r1
 8004718:	001d      	movs	r5, r3
 800471a:	230e      	movs	r3, #14
 800471c:	5ec9      	ldrsh	r1, [r1, r3]
 800471e:	0014      	movs	r4, r2
 8004720:	b096      	sub	sp, #88	@ 0x58
 8004722:	2900      	cmp	r1, #0
 8004724:	da0c      	bge.n	8004740 <__swhatbuf_r+0x2c>
 8004726:	89b2      	ldrh	r2, [r6, #12]
 8004728:	2380      	movs	r3, #128	@ 0x80
 800472a:	0011      	movs	r1, r2
 800472c:	4019      	ands	r1, r3
 800472e:	421a      	tst	r2, r3
 8004730:	d114      	bne.n	800475c <__swhatbuf_r+0x48>
 8004732:	2380      	movs	r3, #128	@ 0x80
 8004734:	00db      	lsls	r3, r3, #3
 8004736:	2000      	movs	r0, #0
 8004738:	6029      	str	r1, [r5, #0]
 800473a:	6023      	str	r3, [r4, #0]
 800473c:	b016      	add	sp, #88	@ 0x58
 800473e:	bd70      	pop	{r4, r5, r6, pc}
 8004740:	466a      	mov	r2, sp
 8004742:	f000 f889 	bl	8004858 <_fstat_r>
 8004746:	2800      	cmp	r0, #0
 8004748:	dbed      	blt.n	8004726 <__swhatbuf_r+0x12>
 800474a:	23f0      	movs	r3, #240	@ 0xf0
 800474c:	9901      	ldr	r1, [sp, #4]
 800474e:	021b      	lsls	r3, r3, #8
 8004750:	4019      	ands	r1, r3
 8004752:	4b04      	ldr	r3, [pc, #16]	@ (8004764 <__swhatbuf_r+0x50>)
 8004754:	18c9      	adds	r1, r1, r3
 8004756:	424b      	negs	r3, r1
 8004758:	4159      	adcs	r1, r3
 800475a:	e7ea      	b.n	8004732 <__swhatbuf_r+0x1e>
 800475c:	2100      	movs	r1, #0
 800475e:	2340      	movs	r3, #64	@ 0x40
 8004760:	e7e9      	b.n	8004736 <__swhatbuf_r+0x22>
 8004762:	46c0      	nop			@ (mov r8, r8)
 8004764:	ffffe000 	.word	0xffffe000

08004768 <__smakebuf_r>:
 8004768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800476a:	2602      	movs	r6, #2
 800476c:	898b      	ldrh	r3, [r1, #12]
 800476e:	0005      	movs	r5, r0
 8004770:	000c      	movs	r4, r1
 8004772:	b085      	sub	sp, #20
 8004774:	4233      	tst	r3, r6
 8004776:	d007      	beq.n	8004788 <__smakebuf_r+0x20>
 8004778:	0023      	movs	r3, r4
 800477a:	3347      	adds	r3, #71	@ 0x47
 800477c:	6023      	str	r3, [r4, #0]
 800477e:	6123      	str	r3, [r4, #16]
 8004780:	2301      	movs	r3, #1
 8004782:	6163      	str	r3, [r4, #20]
 8004784:	b005      	add	sp, #20
 8004786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004788:	ab03      	add	r3, sp, #12
 800478a:	aa02      	add	r2, sp, #8
 800478c:	f7ff ffc2 	bl	8004714 <__swhatbuf_r>
 8004790:	9f02      	ldr	r7, [sp, #8]
 8004792:	9001      	str	r0, [sp, #4]
 8004794:	0039      	movs	r1, r7
 8004796:	0028      	movs	r0, r5
 8004798:	f7ff fbba 	bl	8003f10 <_malloc_r>
 800479c:	2800      	cmp	r0, #0
 800479e:	d108      	bne.n	80047b2 <__smakebuf_r+0x4a>
 80047a0:	220c      	movs	r2, #12
 80047a2:	5ea3      	ldrsh	r3, [r4, r2]
 80047a4:	059a      	lsls	r2, r3, #22
 80047a6:	d4ed      	bmi.n	8004784 <__smakebuf_r+0x1c>
 80047a8:	2203      	movs	r2, #3
 80047aa:	4393      	bics	r3, r2
 80047ac:	431e      	orrs	r6, r3
 80047ae:	81a6      	strh	r6, [r4, #12]
 80047b0:	e7e2      	b.n	8004778 <__smakebuf_r+0x10>
 80047b2:	2380      	movs	r3, #128	@ 0x80
 80047b4:	89a2      	ldrh	r2, [r4, #12]
 80047b6:	6020      	str	r0, [r4, #0]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	81a3      	strh	r3, [r4, #12]
 80047bc:	9b03      	ldr	r3, [sp, #12]
 80047be:	6120      	str	r0, [r4, #16]
 80047c0:	6167      	str	r7, [r4, #20]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d00c      	beq.n	80047e0 <__smakebuf_r+0x78>
 80047c6:	0028      	movs	r0, r5
 80047c8:	230e      	movs	r3, #14
 80047ca:	5ee1      	ldrsh	r1, [r4, r3]
 80047cc:	f000 f856 	bl	800487c <_isatty_r>
 80047d0:	2800      	cmp	r0, #0
 80047d2:	d005      	beq.n	80047e0 <__smakebuf_r+0x78>
 80047d4:	2303      	movs	r3, #3
 80047d6:	89a2      	ldrh	r2, [r4, #12]
 80047d8:	439a      	bics	r2, r3
 80047da:	3b02      	subs	r3, #2
 80047dc:	4313      	orrs	r3, r2
 80047de:	81a3      	strh	r3, [r4, #12]
 80047e0:	89a3      	ldrh	r3, [r4, #12]
 80047e2:	9a01      	ldr	r2, [sp, #4]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	81a3      	strh	r3, [r4, #12]
 80047e8:	e7cc      	b.n	8004784 <__smakebuf_r+0x1c>

080047ea <_putc_r>:
 80047ea:	b570      	push	{r4, r5, r6, lr}
 80047ec:	0006      	movs	r6, r0
 80047ee:	000d      	movs	r5, r1
 80047f0:	0014      	movs	r4, r2
 80047f2:	2800      	cmp	r0, #0
 80047f4:	d004      	beq.n	8004800 <_putc_r+0x16>
 80047f6:	6a03      	ldr	r3, [r0, #32]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d101      	bne.n	8004800 <_putc_r+0x16>
 80047fc:	f7ff f8fe 	bl	80039fc <__sinit>
 8004800:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004802:	07db      	lsls	r3, r3, #31
 8004804:	d405      	bmi.n	8004812 <_putc_r+0x28>
 8004806:	89a3      	ldrh	r3, [r4, #12]
 8004808:	059b      	lsls	r3, r3, #22
 800480a:	d402      	bmi.n	8004812 <_putc_r+0x28>
 800480c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800480e:	f7ff fb10 	bl	8003e32 <__retarget_lock_acquire_recursive>
 8004812:	68a3      	ldr	r3, [r4, #8]
 8004814:	3b01      	subs	r3, #1
 8004816:	60a3      	str	r3, [r4, #8]
 8004818:	2b00      	cmp	r3, #0
 800481a:	da05      	bge.n	8004828 <_putc_r+0x3e>
 800481c:	69a2      	ldr	r2, [r4, #24]
 800481e:	4293      	cmp	r3, r2
 8004820:	db12      	blt.n	8004848 <_putc_r+0x5e>
 8004822:	b2eb      	uxtb	r3, r5
 8004824:	2b0a      	cmp	r3, #10
 8004826:	d00f      	beq.n	8004848 <_putc_r+0x5e>
 8004828:	6823      	ldr	r3, [r4, #0]
 800482a:	1c5a      	adds	r2, r3, #1
 800482c:	6022      	str	r2, [r4, #0]
 800482e:	701d      	strb	r5, [r3, #0]
 8004830:	b2ed      	uxtb	r5, r5
 8004832:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004834:	07db      	lsls	r3, r3, #31
 8004836:	d405      	bmi.n	8004844 <_putc_r+0x5a>
 8004838:	89a3      	ldrh	r3, [r4, #12]
 800483a:	059b      	lsls	r3, r3, #22
 800483c:	d402      	bmi.n	8004844 <_putc_r+0x5a>
 800483e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004840:	f7ff faf8 	bl	8003e34 <__retarget_lock_release_recursive>
 8004844:	0028      	movs	r0, r5
 8004846:	bd70      	pop	{r4, r5, r6, pc}
 8004848:	0029      	movs	r1, r5
 800484a:	0022      	movs	r2, r4
 800484c:	0030      	movs	r0, r6
 800484e:	f7ff f9cf 	bl	8003bf0 <__swbuf_r>
 8004852:	0005      	movs	r5, r0
 8004854:	e7ed      	b.n	8004832 <_putc_r+0x48>
	...

08004858 <_fstat_r>:
 8004858:	2300      	movs	r3, #0
 800485a:	b570      	push	{r4, r5, r6, lr}
 800485c:	4d06      	ldr	r5, [pc, #24]	@ (8004878 <_fstat_r+0x20>)
 800485e:	0004      	movs	r4, r0
 8004860:	0008      	movs	r0, r1
 8004862:	0011      	movs	r1, r2
 8004864:	602b      	str	r3, [r5, #0]
 8004866:	f7fc ff82 	bl	800176e <_fstat>
 800486a:	1c43      	adds	r3, r0, #1
 800486c:	d103      	bne.n	8004876 <_fstat_r+0x1e>
 800486e:	682b      	ldr	r3, [r5, #0]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d000      	beq.n	8004876 <_fstat_r+0x1e>
 8004874:	6023      	str	r3, [r4, #0]
 8004876:	bd70      	pop	{r4, r5, r6, pc}
 8004878:	20001864 	.word	0x20001864

0800487c <_isatty_r>:
 800487c:	2300      	movs	r3, #0
 800487e:	b570      	push	{r4, r5, r6, lr}
 8004880:	4d06      	ldr	r5, [pc, #24]	@ (800489c <_isatty_r+0x20>)
 8004882:	0004      	movs	r4, r0
 8004884:	0008      	movs	r0, r1
 8004886:	602b      	str	r3, [r5, #0]
 8004888:	f7fc ff7f 	bl	800178a <_isatty>
 800488c:	1c43      	adds	r3, r0, #1
 800488e:	d103      	bne.n	8004898 <_isatty_r+0x1c>
 8004890:	682b      	ldr	r3, [r5, #0]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d000      	beq.n	8004898 <_isatty_r+0x1c>
 8004896:	6023      	str	r3, [r4, #0]
 8004898:	bd70      	pop	{r4, r5, r6, pc}
 800489a:	46c0      	nop			@ (mov r8, r8)
 800489c:	20001864 	.word	0x20001864

080048a0 <_sbrk_r>:
 80048a0:	2300      	movs	r3, #0
 80048a2:	b570      	push	{r4, r5, r6, lr}
 80048a4:	4d06      	ldr	r5, [pc, #24]	@ (80048c0 <_sbrk_r+0x20>)
 80048a6:	0004      	movs	r4, r0
 80048a8:	0008      	movs	r0, r1
 80048aa:	602b      	str	r3, [r5, #0]
 80048ac:	f7fc ff82 	bl	80017b4 <_sbrk>
 80048b0:	1c43      	adds	r3, r0, #1
 80048b2:	d103      	bne.n	80048bc <_sbrk_r+0x1c>
 80048b4:	682b      	ldr	r3, [r5, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d000      	beq.n	80048bc <_sbrk_r+0x1c>
 80048ba:	6023      	str	r3, [r4, #0]
 80048bc:	bd70      	pop	{r4, r5, r6, pc}
 80048be:	46c0      	nop			@ (mov r8, r8)
 80048c0:	20001864 	.word	0x20001864

080048c4 <memchr>:
 80048c4:	b2c9      	uxtb	r1, r1
 80048c6:	1882      	adds	r2, r0, r2
 80048c8:	4290      	cmp	r0, r2
 80048ca:	d101      	bne.n	80048d0 <memchr+0xc>
 80048cc:	2000      	movs	r0, #0
 80048ce:	4770      	bx	lr
 80048d0:	7803      	ldrb	r3, [r0, #0]
 80048d2:	428b      	cmp	r3, r1
 80048d4:	d0fb      	beq.n	80048ce <memchr+0xa>
 80048d6:	3001      	adds	r0, #1
 80048d8:	e7f6      	b.n	80048c8 <memchr+0x4>
	...

080048dc <_init>:
 80048dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048de:	46c0      	nop			@ (mov r8, r8)
 80048e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048e2:	bc08      	pop	{r3}
 80048e4:	469e      	mov	lr, r3
 80048e6:	4770      	bx	lr

080048e8 <_fini>:
 80048e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ea:	46c0      	nop			@ (mov r8, r8)
 80048ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ee:	bc08      	pop	{r3}
 80048f0:	469e      	mov	lr, r3
 80048f2:	4770      	bx	lr
