// Seed: 2459114472
module module_0 (
    output wand id_0,
    output tri id_1
    , id_10,
    output tri1 id_2,
    input wor id_3,
    input tri id_4
    , id_11,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output wand id_8
);
  assign id_10 = id_5;
  assign id_1  = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output uwire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output logic id_5,
    input supply0 id_6,
    input wor id_7
);
  always @(*) id_5 <= 1;
  module_0(
      id_2, id_2, id_2, id_0, id_6, id_4, id_1, id_6, id_2
  );
  assign id_2 = id_4;
  wire id_9;
endmodule
