

================================================================
== Vitis HLS Report for 'Context_layer'
================================================================
* Date:           Sun Sep  3 06:47:03 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4036|     4036|  40.360 us|  40.360 us|  4036|  4036|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308  |Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2  |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
        |grp_Context_layer_Pipeline_l_k2_fu_344                               |Context_layer_Pipeline_l_k2                               |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i_outer1_l_j_outer2  |     3264|     3264|        68|          -|          -|    48|        no|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     92|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1607|    947|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1229|    -|
|Register         |        -|    -|     551|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2158|   2268|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+-----+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+-----+-----+
    |grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308  |Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2  |        0|   0|    23|  136|    0|
    |grp_Context_layer_Pipeline_l_k2_fu_344                               |Context_layer_Pipeline_l_k2                               |        0|   0|  1584|  811|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                |                                                          |        0|   0|  1607|  947|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln153_1_fu_439_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln153_fu_451_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln154_fu_479_p2       |         +|   0|  0|  13|           5|           1|
    |empty_380_fu_527_p2       |         +|   0|  0|  14|           6|           6|
    |empty_379_fu_518_p2       |         -|   0|  0|  14|           6|           6|
    |icmp_ln153_fu_433_p2      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln154_fu_457_p2      |      icmp|   0|  0|  10|           5|           6|
    |select_ln153_1_fu_471_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln153_fu_463_p3    |    select|   0|  0|   5|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  92|          38|          30|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  42|          8|    1|          8|
    |grp_fu_759_ce          |   9|          2|    1|          2|
    |grp_fu_763_ce          |   9|          2|    1|          2|
    |grp_fu_767_ce          |   9|          2|    1|          2|
    |grp_fu_771_ce          |   9|          2|    1|          2|
    |grp_fu_775_ce          |   9|          2|    1|          2|
    |grp_fu_779_ce          |   9|          2|    1|          2|
    |grp_fu_783_ce          |   9|          2|    1|          2|
    |grp_fu_787_ce          |   9|          2|    1|          2|
    |i_outer1_fu_92         |   9|          2|    2|          4|
    |indvar_flatten6_fu_96  |   9|          2|    6|         12|
    |j_outer2_fu_88         |   9|          2|    5|         10|
    |v56_0_0_address0       |  20|          4|    6|         24|
    |v56_0_0_ce0            |  20|          4|    1|          4|
    |v56_0_0_d0             |  14|          3|   32|         96|
    |v56_0_0_we0            |  14|          3|    1|          3|
    |v56_0_1_address0       |  20|          4|    6|         24|
    |v56_0_1_ce0            |  20|          4|    1|          4|
    |v56_0_1_d0             |  14|          3|   32|         96|
    |v56_0_1_we0            |  14|          3|    1|          3|
    |v56_0_2_address0       |  20|          4|    6|         24|
    |v56_0_2_ce0            |  20|          4|    1|          4|
    |v56_0_2_d0             |  14|          3|   32|         96|
    |v56_0_2_we0            |  14|          3|    1|          3|
    |v56_0_3_address0       |  20|          4|    6|         24|
    |v56_0_3_ce0            |  20|          4|    1|          4|
    |v56_0_3_d0             |  14|          3|   32|         96|
    |v56_0_3_we0            |  14|          3|    1|          3|
    |v56_1_0_address0       |  20|          4|    6|         24|
    |v56_1_0_ce0            |  20|          4|    1|          4|
    |v56_1_0_d0             |  14|          3|   32|         96|
    |v56_1_0_we0            |  14|          3|    1|          3|
    |v56_1_1_address0       |  20|          4|    6|         24|
    |v56_1_1_ce0            |  20|          4|    1|          4|
    |v56_1_1_d0             |  14|          3|   32|         96|
    |v56_1_1_we0            |  14|          3|    1|          3|
    |v56_1_2_address0       |  20|          4|    6|         24|
    |v56_1_2_ce0            |  20|          4|    1|          4|
    |v56_1_2_d0             |  14|          3|   32|         96|
    |v56_1_2_we0            |  14|          3|    1|          3|
    |v56_1_3_address0       |  20|          4|    6|         24|
    |v56_1_3_ce0            |  20|          4|    1|          4|
    |v56_1_3_d0             |  14|          3|   32|         96|
    |v56_1_3_we0            |  14|          3|    1|          3|
    |v56_2_0_address0       |  20|          4|    6|         24|
    |v56_2_0_ce0            |  20|          4|    1|          4|
    |v56_2_0_d0             |  14|          3|   32|         96|
    |v56_2_0_we0            |  14|          3|    1|          3|
    |v56_2_1_address0       |  20|          4|    6|         24|
    |v56_2_1_ce0            |  20|          4|    1|          4|
    |v56_2_1_d0             |  14|          3|   32|         96|
    |v56_2_1_we0            |  14|          3|    1|          3|
    |v56_2_2_address0       |  20|          4|    6|         24|
    |v56_2_2_ce0            |  20|          4|    1|          4|
    |v56_2_2_d0             |  14|          3|   32|         96|
    |v56_2_2_we0            |  14|          3|    1|          3|
    |v56_2_3_address0       |  20|          4|    6|         24|
    |v56_2_3_ce0            |  20|          4|    1|          4|
    |v56_2_3_d0             |  14|          3|   32|         96|
    |v56_2_3_we0            |  14|          3|    1|          3|
    |v56_3_0_address0       |  20|          4|    6|         24|
    |v56_3_0_ce0            |  20|          4|    1|          4|
    |v56_3_0_d0             |  14|          3|   32|         96|
    |v56_3_0_we0            |  14|          3|    1|          3|
    |v56_3_1_address0       |  20|          4|    6|         24|
    |v56_3_1_ce0            |  20|          4|    1|          4|
    |v56_3_1_d0             |  14|          3|   32|         96|
    |v56_3_1_we0            |  14|          3|    1|          3|
    |v56_3_2_address0       |  20|          4|    6|         24|
    |v56_3_2_ce0            |  20|          4|    1|          4|
    |v56_3_2_d0             |  14|          3|   32|         96|
    |v56_3_2_we0            |  14|          3|    1|          3|
    |v56_3_3_address0       |  20|          4|    6|         24|
    |v56_3_3_ce0            |  20|          4|    1|          4|
    |v56_3_3_d0             |  14|          3|   32|         96|
    |v56_3_3_we0            |  14|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |1229|        254|  662|       2082|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |   7|   0|    7|          0|
    |empty_379_reg_589                                                                 |   4|   0|    6|          2|
    |empty_380_reg_594                                                                 |   6|   0|    6|          0|
    |grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_start_reg  |   1|   0|    1|          0|
    |grp_Context_layer_Pipeline_l_k2_fu_344_ap_start_reg                               |   1|   0|    1|          0|
    |i_outer1_fu_92                                                                    |   2|   0|    2|          0|
    |indvar_flatten6_fu_96                                                             |   6|   0|    6|          0|
    |j_outer2_fu_88                                                                    |   5|   0|    5|          0|
    |select_ln153_1_reg_583                                                            |   2|   0|    2|          0|
    |select_ln153_reg_577                                                              |   5|   0|    5|          0|
    |v56_0_0_load_reg_679                                                              |  32|   0|   32|          0|
    |v56_0_1_load_reg_684                                                              |  32|   0|   32|          0|
    |v56_0_2_load_reg_689                                                              |  32|   0|   32|          0|
    |v56_0_3_load_reg_694                                                              |  32|   0|   32|          0|
    |v56_1_0_load_reg_699                                                              |  32|   0|   32|          0|
    |v56_1_1_load_reg_704                                                              |  32|   0|   32|          0|
    |v56_1_2_load_reg_709                                                              |  32|   0|   32|          0|
    |v56_1_3_load_reg_714                                                              |  32|   0|   32|          0|
    |v56_2_0_load_reg_719                                                              |  32|   0|   32|          0|
    |v56_2_1_load_reg_724                                                              |  32|   0|   32|          0|
    |v56_2_2_load_reg_729                                                              |  32|   0|   32|          0|
    |v56_2_3_load_reg_734                                                              |  32|   0|   32|          0|
    |v56_3_0_load_reg_739                                                              |  32|   0|   32|          0|
    |v56_3_1_load_reg_744                                                              |  32|   0|   32|          0|
    |v56_3_2_load_reg_749                                                              |  32|   0|   32|          0|
    |v56_3_3_load_reg_754                                                              |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 551|   0|  553|          2|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Context_layer|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Context_layer|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Context_layer|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2333_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2333_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2333_p_opcode  |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2333_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2333_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2337_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2337_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2337_p_opcode  |  out|    2|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2337_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2337_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2341_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2341_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2341_p_opcode  |  out|    2|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2341_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2341_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2345_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2345_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2345_p_opcode  |  out|    2|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2345_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2345_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2349_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2349_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2349_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2349_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2353_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2353_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2353_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2353_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2357_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2357_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2357_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2357_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2361_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2361_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2361_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2361_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|v54_0_address0        |  out|    6|   ap_memory|          v54_0|         array|
|v54_0_ce0             |  out|    1|   ap_memory|          v54_0|         array|
|v54_0_q0              |   in|   32|   ap_memory|          v54_0|         array|
|v54_1_address0        |  out|    6|   ap_memory|          v54_1|         array|
|v54_1_ce0             |  out|    1|   ap_memory|          v54_1|         array|
|v54_1_q0              |   in|   32|   ap_memory|          v54_1|         array|
|v54_2_address0        |  out|    6|   ap_memory|          v54_2|         array|
|v54_2_ce0             |  out|    1|   ap_memory|          v54_2|         array|
|v54_2_q0              |   in|   32|   ap_memory|          v54_2|         array|
|v54_3_address0        |  out|    6|   ap_memory|          v54_3|         array|
|v54_3_ce0             |  out|    1|   ap_memory|          v54_3|         array|
|v54_3_q0              |   in|   32|   ap_memory|          v54_3|         array|
|v55_0_address0        |  out|    8|   ap_memory|          v55_0|         array|
|v55_0_ce0             |  out|    1|   ap_memory|          v55_0|         array|
|v55_0_q0              |   in|   32|   ap_memory|          v55_0|         array|
|v55_1_address0        |  out|    8|   ap_memory|          v55_1|         array|
|v55_1_ce0             |  out|    1|   ap_memory|          v55_1|         array|
|v55_1_q0              |   in|   32|   ap_memory|          v55_1|         array|
|v55_2_address0        |  out|    8|   ap_memory|          v55_2|         array|
|v55_2_ce0             |  out|    1|   ap_memory|          v55_2|         array|
|v55_2_q0              |   in|   32|   ap_memory|          v55_2|         array|
|v55_3_address0        |  out|    8|   ap_memory|          v55_3|         array|
|v55_3_ce0             |  out|    1|   ap_memory|          v55_3|         array|
|v55_3_q0              |   in|   32|   ap_memory|          v55_3|         array|
|v56_0_0_address0      |  out|    6|   ap_memory|        v56_0_0|         array|
|v56_0_0_ce0           |  out|    1|   ap_memory|        v56_0_0|         array|
|v56_0_0_we0           |  out|    1|   ap_memory|        v56_0_0|         array|
|v56_0_0_d0            |  out|   32|   ap_memory|        v56_0_0|         array|
|v56_0_0_q0            |   in|   32|   ap_memory|        v56_0_0|         array|
|v56_0_1_address0      |  out|    6|   ap_memory|        v56_0_1|         array|
|v56_0_1_ce0           |  out|    1|   ap_memory|        v56_0_1|         array|
|v56_0_1_we0           |  out|    1|   ap_memory|        v56_0_1|         array|
|v56_0_1_d0            |  out|   32|   ap_memory|        v56_0_1|         array|
|v56_0_1_q0            |   in|   32|   ap_memory|        v56_0_1|         array|
|v56_0_2_address0      |  out|    6|   ap_memory|        v56_0_2|         array|
|v56_0_2_ce0           |  out|    1|   ap_memory|        v56_0_2|         array|
|v56_0_2_we0           |  out|    1|   ap_memory|        v56_0_2|         array|
|v56_0_2_d0            |  out|   32|   ap_memory|        v56_0_2|         array|
|v56_0_2_q0            |   in|   32|   ap_memory|        v56_0_2|         array|
|v56_0_3_address0      |  out|    6|   ap_memory|        v56_0_3|         array|
|v56_0_3_ce0           |  out|    1|   ap_memory|        v56_0_3|         array|
|v56_0_3_we0           |  out|    1|   ap_memory|        v56_0_3|         array|
|v56_0_3_d0            |  out|   32|   ap_memory|        v56_0_3|         array|
|v56_0_3_q0            |   in|   32|   ap_memory|        v56_0_3|         array|
|v56_1_0_address0      |  out|    6|   ap_memory|        v56_1_0|         array|
|v56_1_0_ce0           |  out|    1|   ap_memory|        v56_1_0|         array|
|v56_1_0_we0           |  out|    1|   ap_memory|        v56_1_0|         array|
|v56_1_0_d0            |  out|   32|   ap_memory|        v56_1_0|         array|
|v56_1_0_q0            |   in|   32|   ap_memory|        v56_1_0|         array|
|v56_1_1_address0      |  out|    6|   ap_memory|        v56_1_1|         array|
|v56_1_1_ce0           |  out|    1|   ap_memory|        v56_1_1|         array|
|v56_1_1_we0           |  out|    1|   ap_memory|        v56_1_1|         array|
|v56_1_1_d0            |  out|   32|   ap_memory|        v56_1_1|         array|
|v56_1_1_q0            |   in|   32|   ap_memory|        v56_1_1|         array|
|v56_1_2_address0      |  out|    6|   ap_memory|        v56_1_2|         array|
|v56_1_2_ce0           |  out|    1|   ap_memory|        v56_1_2|         array|
|v56_1_2_we0           |  out|    1|   ap_memory|        v56_1_2|         array|
|v56_1_2_d0            |  out|   32|   ap_memory|        v56_1_2|         array|
|v56_1_2_q0            |   in|   32|   ap_memory|        v56_1_2|         array|
|v56_1_3_address0      |  out|    6|   ap_memory|        v56_1_3|         array|
|v56_1_3_ce0           |  out|    1|   ap_memory|        v56_1_3|         array|
|v56_1_3_we0           |  out|    1|   ap_memory|        v56_1_3|         array|
|v56_1_3_d0            |  out|   32|   ap_memory|        v56_1_3|         array|
|v56_1_3_q0            |   in|   32|   ap_memory|        v56_1_3|         array|
|v56_2_0_address0      |  out|    6|   ap_memory|        v56_2_0|         array|
|v56_2_0_ce0           |  out|    1|   ap_memory|        v56_2_0|         array|
|v56_2_0_we0           |  out|    1|   ap_memory|        v56_2_0|         array|
|v56_2_0_d0            |  out|   32|   ap_memory|        v56_2_0|         array|
|v56_2_0_q0            |   in|   32|   ap_memory|        v56_2_0|         array|
|v56_2_1_address0      |  out|    6|   ap_memory|        v56_2_1|         array|
|v56_2_1_ce0           |  out|    1|   ap_memory|        v56_2_1|         array|
|v56_2_1_we0           |  out|    1|   ap_memory|        v56_2_1|         array|
|v56_2_1_d0            |  out|   32|   ap_memory|        v56_2_1|         array|
|v56_2_1_q0            |   in|   32|   ap_memory|        v56_2_1|         array|
|v56_2_2_address0      |  out|    6|   ap_memory|        v56_2_2|         array|
|v56_2_2_ce0           |  out|    1|   ap_memory|        v56_2_2|         array|
|v56_2_2_we0           |  out|    1|   ap_memory|        v56_2_2|         array|
|v56_2_2_d0            |  out|   32|   ap_memory|        v56_2_2|         array|
|v56_2_2_q0            |   in|   32|   ap_memory|        v56_2_2|         array|
|v56_2_3_address0      |  out|    6|   ap_memory|        v56_2_3|         array|
|v56_2_3_ce0           |  out|    1|   ap_memory|        v56_2_3|         array|
|v56_2_3_we0           |  out|    1|   ap_memory|        v56_2_3|         array|
|v56_2_3_d0            |  out|   32|   ap_memory|        v56_2_3|         array|
|v56_2_3_q0            |   in|   32|   ap_memory|        v56_2_3|         array|
|v56_3_0_address0      |  out|    6|   ap_memory|        v56_3_0|         array|
|v56_3_0_ce0           |  out|    1|   ap_memory|        v56_3_0|         array|
|v56_3_0_we0           |  out|    1|   ap_memory|        v56_3_0|         array|
|v56_3_0_d0            |  out|   32|   ap_memory|        v56_3_0|         array|
|v56_3_0_q0            |   in|   32|   ap_memory|        v56_3_0|         array|
|v56_3_1_address0      |  out|    6|   ap_memory|        v56_3_1|         array|
|v56_3_1_ce0           |  out|    1|   ap_memory|        v56_3_1|         array|
|v56_3_1_we0           |  out|    1|   ap_memory|        v56_3_1|         array|
|v56_3_1_d0            |  out|   32|   ap_memory|        v56_3_1|         array|
|v56_3_1_q0            |   in|   32|   ap_memory|        v56_3_1|         array|
|v56_3_2_address0      |  out|    6|   ap_memory|        v56_3_2|         array|
|v56_3_2_ce0           |  out|    1|   ap_memory|        v56_3_2|         array|
|v56_3_2_we0           |  out|    1|   ap_memory|        v56_3_2|         array|
|v56_3_2_d0            |  out|   32|   ap_memory|        v56_3_2|         array|
|v56_3_2_q0            |   in|   32|   ap_memory|        v56_3_2|         array|
|v56_3_3_address0      |  out|    6|   ap_memory|        v56_3_3|         array|
|v56_3_3_ce0           |  out|    1|   ap_memory|        v56_3_3|         array|
|v56_3_3_we0           |  out|    1|   ap_memory|        v56_3_3|         array|
|v56_3_3_d0            |  out|   32|   ap_memory|        v56_3_3|         array|
|v56_3_3_q0            |   in|   32|   ap_memory|        v56_3_3|         array|
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_outer2 = alloca i32 1"   --->   Operation 8 'alloca' 'j_outer2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_outer1 = alloca i32 1"   --->   Operation 9 'alloca' 'i_outer1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2, i32 %v56_0_0, i32 %v56_0_1, i32 %v56_0_2, i32 %v56_0_3, i32 %v56_1_0, i32 %v56_1_1, i32 %v56_1_2, i32 %v56_1_3, i32 %v56_2_0, i32 %v56_2_1, i32 %v56_2_2, i32 %v56_2_3, i32 %v56_3_0, i32 %v56_3_1, i32 %v56_3_2, i32 %v56_3_3"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln153 = store i6 0, i6 %indvar_flatten6" [kernel.cpp:153]   --->   Operation 12 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln153 = store i2 0, i2 %i_outer1" [kernel.cpp:153]   --->   Operation 13 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln153 = store i5 0, i5 %j_outer2" [kernel.cpp:153]   --->   Operation 14 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2, i32 %v56_0_0, i32 %v56_0_1, i32 %v56_0_2, i32 %v56_0_3, i32 %v56_1_0, i32 %v56_1_1, i32 %v56_1_2, i32 %v56_1_3, i32 %v56_2_0, i32 %v56_2_1, i32 %v56_2_2, i32 %v56_2_3, i32 %v56_3_0, i32 %v56_3_1, i32 %v56_3_2, i32 %v56_3_3"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln153 = br void %l_k2" [kernel.cpp:153]   --->   Operation 16 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i6 %indvar_flatten6" [kernel.cpp:153]   --->   Operation 17 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.42ns)   --->   "%icmp_ln153 = icmp_eq  i6 %indvar_flatten6_load, i6 48" [kernel.cpp:153]   --->   Operation 18 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (1.82ns)   --->   "%add_ln153_1 = add i6 %indvar_flatten6_load, i6 1" [kernel.cpp:153]   --->   Operation 19 'add' 'add_ln153_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.inc62, void %for.end64" [kernel.cpp:153]   --->   Operation 20 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_outer2_load = load i5 %j_outer2" [kernel.cpp:154]   --->   Operation 21 'load' 'j_outer2_load' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_outer1_load = load i2 %i_outer1" [kernel.cpp:153]   --->   Operation 22 'load' 'i_outer1_load' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.56ns)   --->   "%add_ln153 = add i2 %i_outer1_load, i2 1" [kernel.cpp:153]   --->   Operation 23 'add' 'add_ln153' <Predicate = (!icmp_ln153)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.36ns)   --->   "%icmp_ln154 = icmp_eq  i5 %j_outer2_load, i5 16" [kernel.cpp:154]   --->   Operation 24 'icmp' 'icmp_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.21ns)   --->   "%select_ln153 = select i1 %icmp_ln154, i5 0, i5 %j_outer2_load" [kernel.cpp:153]   --->   Operation 25 'select' 'select_ln153' <Predicate = (!icmp_ln153)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.99ns)   --->   "%select_ln153_1 = select i1 %icmp_ln154, i2 %add_ln153, i2 %i_outer1_load" [kernel.cpp:153]   --->   Operation 26 'select' 'select_ln153_1' <Predicate = (!icmp_ln153)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.78ns)   --->   "%add_ln154 = add i5 %select_ln153, i5 1" [kernel.cpp:154]   --->   Operation 27 'add' 'add_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln154 = store i6 %add_ln153_1, i6 %indvar_flatten6" [kernel.cpp:154]   --->   Operation 28 'store' 'store_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_3 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln154 = store i2 %select_ln153_1, i2 %i_outer1" [kernel.cpp:154]   --->   Operation 29 'store' 'store_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln154 = store i5 %add_ln154, i5 %j_outer2" [kernel.cpp:154]   --->   Operation 30 'store' 'store_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln172 = ret" [kernel.cpp:172]   --->   Operation 31 'ret' 'ret_ln172' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln153_1, i4 0" [kernel.cpp:153]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln153_1, i2 0" [kernel.cpp:153]   --->   Operation 33 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i4 %tmp_49" [kernel.cpp:153]   --->   Operation 34 'zext' 'tmp_70_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.82ns)   --->   "%empty_379 = sub i6 %tmp_s, i6 %tmp_70_cast" [kernel.cpp:153]   --->   Operation 35 'sub' 'empty_379' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%select_ln153_cast = zext i5 %select_ln153" [kernel.cpp:153]   --->   Operation 36 'zext' 'select_ln153_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.82ns)   --->   "%empty_380 = add i6 %tmp_s, i6 %select_ln153_cast" [kernel.cpp:153]   --->   Operation 37 'add' 'empty_380' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_380" [kernel.cpp:153]   --->   Operation 38 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%v56_0_0_addr = getelementptr i32 %v56_0_0, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 39 'getelementptr' 'v56_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%v56_0_1_addr = getelementptr i32 %v56_0_1, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 40 'getelementptr' 'v56_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%v56_0_2_addr = getelementptr i32 %v56_0_2, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 41 'getelementptr' 'v56_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%v56_0_3_addr = getelementptr i32 %v56_0_3, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 42 'getelementptr' 'v56_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%v56_1_0_addr = getelementptr i32 %v56_1_0, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 43 'getelementptr' 'v56_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%v56_1_1_addr = getelementptr i32 %v56_1_1, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 44 'getelementptr' 'v56_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%v56_1_2_addr = getelementptr i32 %v56_1_2, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 45 'getelementptr' 'v56_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%v56_1_3_addr = getelementptr i32 %v56_1_3, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 46 'getelementptr' 'v56_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%v56_2_0_addr = getelementptr i32 %v56_2_0, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 47 'getelementptr' 'v56_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%v56_2_1_addr = getelementptr i32 %v56_2_1, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 48 'getelementptr' 'v56_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%v56_2_2_addr = getelementptr i32 %v56_2_2, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 49 'getelementptr' 'v56_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%v56_2_3_addr = getelementptr i32 %v56_2_3, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 50 'getelementptr' 'v56_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%v56_3_0_addr = getelementptr i32 %v56_3_0, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 51 'getelementptr' 'v56_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%v56_3_1_addr = getelementptr i32 %v56_3_1, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 52 'getelementptr' 'v56_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%v56_3_2_addr = getelementptr i32 %v56_3_2, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 53 'getelementptr' 'v56_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%v56_3_3_addr = getelementptr i32 %v56_3_3, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 54 'getelementptr' 'v56_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%v56_0_0_load = load i6 %v56_0_0_addr" [kernel.cpp:166]   --->   Operation 55 'load' 'v56_0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%v56_0_1_load = load i6 %v56_0_1_addr" [kernel.cpp:166]   --->   Operation 56 'load' 'v56_0_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%v56_0_2_load = load i6 %v56_0_2_addr" [kernel.cpp:166]   --->   Operation 57 'load' 'v56_0_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%v56_0_3_load = load i6 %v56_0_3_addr" [kernel.cpp:166]   --->   Operation 58 'load' 'v56_0_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%v56_1_0_load = load i6 %v56_1_0_addr" [kernel.cpp:166]   --->   Operation 59 'load' 'v56_1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%v56_1_1_load = load i6 %v56_1_1_addr" [kernel.cpp:166]   --->   Operation 60 'load' 'v56_1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 61 [2/2] (3.25ns)   --->   "%v56_1_2_load = load i6 %v56_1_2_addr" [kernel.cpp:166]   --->   Operation 61 'load' 'v56_1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 62 [2/2] (3.25ns)   --->   "%v56_1_3_load = load i6 %v56_1_3_addr" [kernel.cpp:166]   --->   Operation 62 'load' 'v56_1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%v56_2_0_load = load i6 %v56_2_0_addr" [kernel.cpp:166]   --->   Operation 63 'load' 'v56_2_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%v56_2_1_load = load i6 %v56_2_1_addr" [kernel.cpp:166]   --->   Operation 64 'load' 'v56_2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%v56_2_2_load = load i6 %v56_2_2_addr" [kernel.cpp:166]   --->   Operation 65 'load' 'v56_2_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%v56_2_3_load = load i6 %v56_2_3_addr" [kernel.cpp:166]   --->   Operation 66 'load' 'v56_2_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%v56_3_0_load = load i6 %v56_3_0_addr" [kernel.cpp:166]   --->   Operation 67 'load' 'v56_3_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 68 [2/2] (3.25ns)   --->   "%v56_3_1_load = load i6 %v56_3_1_addr" [kernel.cpp:166]   --->   Operation 68 'load' 'v56_3_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%v56_3_2_load = load i6 %v56_3_2_addr" [kernel.cpp:166]   --->   Operation 69 'load' 'v56_3_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%v56_3_3_load = load i6 %v56_3_3_addr" [kernel.cpp:166]   --->   Operation 70 'load' 'v56_3_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 71 [1/2] (3.25ns)   --->   "%v56_0_0_load = load i6 %v56_0_0_addr" [kernel.cpp:166]   --->   Operation 71 'load' 'v56_0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%v56_0_1_load = load i6 %v56_0_1_addr" [kernel.cpp:166]   --->   Operation 72 'load' 'v56_0_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%v56_0_2_load = load i6 %v56_0_2_addr" [kernel.cpp:166]   --->   Operation 73 'load' 'v56_0_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%v56_0_3_load = load i6 %v56_0_3_addr" [kernel.cpp:166]   --->   Operation 74 'load' 'v56_0_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 75 [1/2] (3.25ns)   --->   "%v56_1_0_load = load i6 %v56_1_0_addr" [kernel.cpp:166]   --->   Operation 75 'load' 'v56_1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%v56_1_1_load = load i6 %v56_1_1_addr" [kernel.cpp:166]   --->   Operation 76 'load' 'v56_1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%v56_1_2_load = load i6 %v56_1_2_addr" [kernel.cpp:166]   --->   Operation 77 'load' 'v56_1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%v56_1_3_load = load i6 %v56_1_3_addr" [kernel.cpp:166]   --->   Operation 78 'load' 'v56_1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 79 [1/2] (3.25ns)   --->   "%v56_2_0_load = load i6 %v56_2_0_addr" [kernel.cpp:166]   --->   Operation 79 'load' 'v56_2_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 80 [1/2] (3.25ns)   --->   "%v56_2_1_load = load i6 %v56_2_1_addr" [kernel.cpp:166]   --->   Operation 80 'load' 'v56_2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 81 [1/2] (3.25ns)   --->   "%v56_2_2_load = load i6 %v56_2_2_addr" [kernel.cpp:166]   --->   Operation 81 'load' 'v56_2_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 82 [1/2] (3.25ns)   --->   "%v56_2_3_load = load i6 %v56_2_3_addr" [kernel.cpp:166]   --->   Operation 82 'load' 'v56_2_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 83 [1/2] (3.25ns)   --->   "%v56_3_0_load = load i6 %v56_3_0_addr" [kernel.cpp:166]   --->   Operation 83 'load' 'v56_3_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 84 [1/2] (3.25ns)   --->   "%v56_3_1_load = load i6 %v56_3_1_addr" [kernel.cpp:166]   --->   Operation 84 'load' 'v56_3_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 85 [1/2] (3.25ns)   --->   "%v56_3_2_load = load i6 %v56_3_2_addr" [kernel.cpp:166]   --->   Operation 85 'load' 'v56_3_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 86 [1/2] (3.25ns)   --->   "%v56_3_3_load = load i6 %v56_3_3_addr" [kernel.cpp:166]   --->   Operation 86 'load' 'v56_3_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 87 [2/2] (5.16ns)   --->   "%call_ln166 = call void @Context_layer_Pipeline_l_k2, i32 %v56_3_3_load, i32 %v56_3_2_load, i32 %v56_3_1_load, i32 %v56_3_0_load, i32 %v56_2_3_load, i32 %v56_2_2_load, i32 %v56_2_1_load, i32 %v56_2_0_load, i32 %v56_1_3_load, i32 %v56_1_2_load, i32 %v56_1_1_load, i32 %v56_1_0_load, i32 %v56_0_3_load, i32 %v56_0_2_load, i32 %v56_0_1_load, i32 %v56_0_0_load, i32 %v56_3_3, i6 %empty_380, i32 %v56_3_2, i32 %v56_3_1, i32 %v56_3_0, i32 %v56_2_3, i32 %v56_2_2, i32 %v56_2_1, i32 %v56_2_0, i32 %v56_1_3, i32 %v56_1_2, i32 %v56_1_1, i32 %v56_1_0, i32 %v56_0_3, i32 %v56_0_2, i32 %v56_0_1, i32 %v56_0_0, i6 %empty_379, i32 %v54_0, i32 %v54_1, i32 %v54_2, i32 %v54_3, i5 %select_ln153, i32 %v55_0, i32 %v55_1, i32 %v55_2, i32 %v55_3" [kernel.cpp:166]   --->   Operation 87 'call' 'call_ln166' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i_outer1_l_j_outer2_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48"   --->   Operation 89 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [kernel.cpp:154]   --->   Operation 90 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln166 = call void @Context_layer_Pipeline_l_k2, i32 %v56_3_3_load, i32 %v56_3_2_load, i32 %v56_3_1_load, i32 %v56_3_0_load, i32 %v56_2_3_load, i32 %v56_2_2_load, i32 %v56_2_1_load, i32 %v56_2_0_load, i32 %v56_1_3_load, i32 %v56_1_2_load, i32 %v56_1_1_load, i32 %v56_1_0_load, i32 %v56_0_3_load, i32 %v56_0_2_load, i32 %v56_0_1_load, i32 %v56_0_0_load, i32 %v56_3_3, i6 %empty_380, i32 %v56_3_2, i32 %v56_3_1, i32 %v56_3_0, i32 %v56_2_3, i32 %v56_2_2, i32 %v56_2_1, i32 %v56_2_0, i32 %v56_1_3, i32 %v56_1_2, i32 %v56_1_1, i32 %v56_1_0, i32 %v56_0_3, i32 %v56_0_2, i32 %v56_0_1, i32 %v56_0_0, i6 %empty_379, i32 %v54_0, i32 %v54_1, i32 %v54_2, i32 %v54_3, i5 %select_ln153, i32 %v55_0, i32 %v55_1, i32 %v55_2, i32 %v55_3" [kernel.cpp:166]   --->   Operation 91 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln154 = br void %l_k2" [kernel.cpp:154]   --->   Operation 92 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v54_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v54_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v54_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v54_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v55_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v55_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v55_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v55_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v56_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v56_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_outer2             (alloca           ) [ 01111111]
i_outer1             (alloca           ) [ 01111111]
indvar_flatten6      (alloca           ) [ 01111111]
store_ln153          (store            ) [ 00000000]
store_ln153          (store            ) [ 00000000]
store_ln153          (store            ) [ 00000000]
call_ln0             (call             ) [ 00000000]
br_ln153             (br               ) [ 00000000]
indvar_flatten6_load (load             ) [ 00000000]
icmp_ln153           (icmp             ) [ 00011111]
add_ln153_1          (add              ) [ 00000000]
br_ln153             (br               ) [ 00000000]
j_outer2_load        (load             ) [ 00000000]
i_outer1_load        (load             ) [ 00000000]
add_ln153            (add              ) [ 00000000]
icmp_ln154           (icmp             ) [ 00000000]
select_ln153         (select           ) [ 00001111]
select_ln153_1       (select           ) [ 00001000]
add_ln154            (add              ) [ 00000000]
store_ln154          (store            ) [ 00000000]
store_ln154          (store            ) [ 00000000]
store_ln154          (store            ) [ 00000000]
ret_ln172            (ret              ) [ 00000000]
tmp_s                (bitconcatenate   ) [ 00000000]
tmp_49               (bitconcatenate   ) [ 00000000]
tmp_70_cast          (zext             ) [ 00000000]
empty_379            (sub              ) [ 00000111]
select_ln153_cast    (zext             ) [ 00000000]
empty_380            (add              ) [ 00000111]
p_cast               (zext             ) [ 00000000]
v56_0_0_addr         (getelementptr    ) [ 00000100]
v56_0_1_addr         (getelementptr    ) [ 00000100]
v56_0_2_addr         (getelementptr    ) [ 00000100]
v56_0_3_addr         (getelementptr    ) [ 00000100]
v56_1_0_addr         (getelementptr    ) [ 00000100]
v56_1_1_addr         (getelementptr    ) [ 00000100]
v56_1_2_addr         (getelementptr    ) [ 00000100]
v56_1_3_addr         (getelementptr    ) [ 00000100]
v56_2_0_addr         (getelementptr    ) [ 00000100]
v56_2_1_addr         (getelementptr    ) [ 00000100]
v56_2_2_addr         (getelementptr    ) [ 00000100]
v56_2_3_addr         (getelementptr    ) [ 00000100]
v56_3_0_addr         (getelementptr    ) [ 00000100]
v56_3_1_addr         (getelementptr    ) [ 00000100]
v56_3_2_addr         (getelementptr    ) [ 00000100]
v56_3_3_addr         (getelementptr    ) [ 00000100]
v56_0_0_load         (load             ) [ 00000011]
v56_0_1_load         (load             ) [ 00000011]
v56_0_2_load         (load             ) [ 00000011]
v56_0_3_load         (load             ) [ 00000011]
v56_1_0_load         (load             ) [ 00000011]
v56_1_1_load         (load             ) [ 00000011]
v56_1_2_load         (load             ) [ 00000011]
v56_1_3_load         (load             ) [ 00000011]
v56_2_0_load         (load             ) [ 00000011]
v56_2_1_load         (load             ) [ 00000011]
v56_2_2_load         (load             ) [ 00000011]
v56_2_3_load         (load             ) [ 00000011]
v56_3_0_load         (load             ) [ 00000011]
v56_3_1_load         (load             ) [ 00000011]
v56_3_2_load         (load             ) [ 00000011]
v56_3_3_load         (load             ) [ 00000011]
specloopname_ln0     (specloopname     ) [ 00000000]
empty                (speclooptripcount) [ 00000000]
specloopname_ln154   (specloopname     ) [ 00000000]
call_ln166           (call             ) [ 00000000]
br_ln154             (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v54_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v54_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v54_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v54_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v54_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v54_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v54_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v54_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v55_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v55_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v55_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v55_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v55_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v55_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v55_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v55_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v56_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v56_0_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v56_0_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v56_0_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v56_1_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v56_1_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v56_1_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v56_1_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v56_2_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v56_2_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v56_2_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v56_2_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v56_3_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v56_3_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_3_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v56_3_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_3_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v56_3_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56_3_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Context_layer_Pipeline_l_k2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_gemm_i_outer1_l_j_outer2_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="j_outer2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_outer2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_outer1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_outer1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten6_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v56_0_0_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_0_0_addr/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="v56_0_1_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_0_1_addr/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v56_0_2_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_0_2_addr/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="v56_0_3_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_0_3_addr/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="v56_1_0_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_1_0_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="v56_1_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_1_1_addr/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="v56_1_2_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_1_2_addr/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="v56_1_3_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_1_3_addr/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="v56_2_0_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_2_0_addr/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="v56_2_1_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_2_1_addr/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="v56_2_2_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_2_2_addr/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="v56_2_3_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_2_3_addr/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="v56_3_0_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_3_0_addr/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="v56_3_1_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_3_1_addr/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="v56_3_2_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_3_2_addr/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="v56_3_3_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v56_3_3_addr/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_0_0_load/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_0_1_load/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_0_2_load/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_0_3_load/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_1_0_load/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_1_1_load/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_1_2_load/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_1_3_load/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_2_0_load/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_2_1_load/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_2_2_load/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_2_3_load/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_3_0_load/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_3_1_load/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_3_2_load/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v56_3_3_load/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="0" index="3" bw="32" slack="0"/>
<pin id="313" dir="0" index="4" bw="32" slack="0"/>
<pin id="314" dir="0" index="5" bw="32" slack="0"/>
<pin id="315" dir="0" index="6" bw="32" slack="0"/>
<pin id="316" dir="0" index="7" bw="32" slack="0"/>
<pin id="317" dir="0" index="8" bw="32" slack="0"/>
<pin id="318" dir="0" index="9" bw="32" slack="0"/>
<pin id="319" dir="0" index="10" bw="32" slack="0"/>
<pin id="320" dir="0" index="11" bw="32" slack="0"/>
<pin id="321" dir="0" index="12" bw="32" slack="0"/>
<pin id="322" dir="0" index="13" bw="32" slack="0"/>
<pin id="323" dir="0" index="14" bw="32" slack="0"/>
<pin id="324" dir="0" index="15" bw="32" slack="0"/>
<pin id="325" dir="0" index="16" bw="32" slack="0"/>
<pin id="326" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_Context_layer_Pipeline_l_k2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="0" index="2" bw="32" slack="1"/>
<pin id="348" dir="0" index="3" bw="32" slack="1"/>
<pin id="349" dir="0" index="4" bw="32" slack="1"/>
<pin id="350" dir="0" index="5" bw="32" slack="1"/>
<pin id="351" dir="0" index="6" bw="32" slack="1"/>
<pin id="352" dir="0" index="7" bw="32" slack="1"/>
<pin id="353" dir="0" index="8" bw="32" slack="1"/>
<pin id="354" dir="0" index="9" bw="32" slack="1"/>
<pin id="355" dir="0" index="10" bw="32" slack="1"/>
<pin id="356" dir="0" index="11" bw="32" slack="1"/>
<pin id="357" dir="0" index="12" bw="32" slack="1"/>
<pin id="358" dir="0" index="13" bw="32" slack="1"/>
<pin id="359" dir="0" index="14" bw="32" slack="1"/>
<pin id="360" dir="0" index="15" bw="32" slack="1"/>
<pin id="361" dir="0" index="16" bw="32" slack="1"/>
<pin id="362" dir="0" index="17" bw="32" slack="0"/>
<pin id="363" dir="0" index="18" bw="6" slack="2"/>
<pin id="364" dir="0" index="19" bw="32" slack="0"/>
<pin id="365" dir="0" index="20" bw="32" slack="0"/>
<pin id="366" dir="0" index="21" bw="32" slack="0"/>
<pin id="367" dir="0" index="22" bw="32" slack="0"/>
<pin id="368" dir="0" index="23" bw="32" slack="0"/>
<pin id="369" dir="0" index="24" bw="32" slack="0"/>
<pin id="370" dir="0" index="25" bw="32" slack="0"/>
<pin id="371" dir="0" index="26" bw="32" slack="0"/>
<pin id="372" dir="0" index="27" bw="32" slack="0"/>
<pin id="373" dir="0" index="28" bw="32" slack="0"/>
<pin id="374" dir="0" index="29" bw="32" slack="0"/>
<pin id="375" dir="0" index="30" bw="32" slack="0"/>
<pin id="376" dir="0" index="31" bw="32" slack="0"/>
<pin id="377" dir="0" index="32" bw="32" slack="0"/>
<pin id="378" dir="0" index="33" bw="32" slack="0"/>
<pin id="379" dir="0" index="34" bw="6" slack="2"/>
<pin id="380" dir="0" index="35" bw="32" slack="0"/>
<pin id="381" dir="0" index="36" bw="32" slack="0"/>
<pin id="382" dir="0" index="37" bw="32" slack="0"/>
<pin id="383" dir="0" index="38" bw="32" slack="0"/>
<pin id="384" dir="0" index="39" bw="5" slack="3"/>
<pin id="385" dir="0" index="40" bw="32" slack="0"/>
<pin id="386" dir="0" index="41" bw="32" slack="0"/>
<pin id="387" dir="0" index="42" bw="32" slack="0"/>
<pin id="388" dir="0" index="43" bw="32" slack="0"/>
<pin id="389" dir="1" index="44" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln166/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln153_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="6" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln153_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln153_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="5" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="indvar_flatten6_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="2"/>
<pin id="432" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln153_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="0" index="1" bw="6" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln153_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153_1/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="j_outer2_load_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="2"/>
<pin id="447" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_outer2_load/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="i_outer1_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="2"/>
<pin id="450" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_outer1_load/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln153_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln154_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln153_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="0"/>
<pin id="466" dir="0" index="2" bw="5" slack="0"/>
<pin id="467" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln153/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln153_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="0"/>
<pin id="474" dir="0" index="2" bw="2" slack="0"/>
<pin id="475" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln153_1/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln154_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln154_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="0" index="1" bw="6" slack="2"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln154_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="0" index="1" bw="2" slack="2"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln154_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="2"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_s_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="1"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_49_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="0" index="1" bw="2" slack="1"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_70_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="empty_379_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="0" index="1" bw="4" slack="0"/>
<pin id="521" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_379/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln153_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="1"/>
<pin id="526" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln153_cast/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="empty_380_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_380/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_cast_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="553" class="1005" name="j_outer2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_outer2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="i_outer1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_outer1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="indvar_flatten6_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="6" slack="0"/>
<pin id="569" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="577" class="1005" name="select_ln153_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="1"/>
<pin id="579" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln153 "/>
</bind>
</comp>

<comp id="583" class="1005" name="select_ln153_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="1"/>
<pin id="585" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln153_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="empty_379_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="2"/>
<pin id="591" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_379 "/>
</bind>
</comp>

<comp id="594" class="1005" name="empty_380_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="2"/>
<pin id="596" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_380 "/>
</bind>
</comp>

<comp id="599" class="1005" name="v56_0_0_addr_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="1"/>
<pin id="601" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_0_0_addr "/>
</bind>
</comp>

<comp id="604" class="1005" name="v56_0_1_addr_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="1"/>
<pin id="606" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_0_1_addr "/>
</bind>
</comp>

<comp id="609" class="1005" name="v56_0_2_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="1"/>
<pin id="611" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_0_2_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="v56_0_3_addr_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="1"/>
<pin id="616" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_0_3_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="v56_1_0_addr_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="1"/>
<pin id="621" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_1_0_addr "/>
</bind>
</comp>

<comp id="624" class="1005" name="v56_1_1_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="1"/>
<pin id="626" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_1_1_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="v56_1_2_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="1"/>
<pin id="631" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_1_2_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="v56_1_3_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="1"/>
<pin id="636" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_1_3_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="v56_2_0_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="1"/>
<pin id="641" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_2_0_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="v56_2_1_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="1"/>
<pin id="646" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_2_1_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="v56_2_2_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="1"/>
<pin id="651" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_2_2_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="v56_2_3_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="1"/>
<pin id="656" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_2_3_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="v56_3_0_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="1"/>
<pin id="661" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_3_0_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="v56_3_1_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="1"/>
<pin id="666" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_3_1_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="v56_3_2_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="1"/>
<pin id="671" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_3_2_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="v56_3_3_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="1"/>
<pin id="676" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v56_3_3_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="v56_0_0_load_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_0_0_load "/>
</bind>
</comp>

<comp id="684" class="1005" name="v56_0_1_load_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_0_1_load "/>
</bind>
</comp>

<comp id="689" class="1005" name="v56_0_2_load_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_0_2_load "/>
</bind>
</comp>

<comp id="694" class="1005" name="v56_0_3_load_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_0_3_load "/>
</bind>
</comp>

<comp id="699" class="1005" name="v56_1_0_load_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_1_0_load "/>
</bind>
</comp>

<comp id="704" class="1005" name="v56_1_1_load_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_1_1_load "/>
</bind>
</comp>

<comp id="709" class="1005" name="v56_1_2_load_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_1_2_load "/>
</bind>
</comp>

<comp id="714" class="1005" name="v56_1_3_load_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_1_3_load "/>
</bind>
</comp>

<comp id="719" class="1005" name="v56_2_0_load_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_2_0_load "/>
</bind>
</comp>

<comp id="724" class="1005" name="v56_2_1_load_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_2_1_load "/>
</bind>
</comp>

<comp id="729" class="1005" name="v56_2_2_load_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_2_2_load "/>
</bind>
</comp>

<comp id="734" class="1005" name="v56_2_3_load_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_2_3_load "/>
</bind>
</comp>

<comp id="739" class="1005" name="v56_3_0_load_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_3_0_load "/>
</bind>
</comp>

<comp id="744" class="1005" name="v56_3_1_load_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_3_1_load "/>
</bind>
</comp>

<comp id="749" class="1005" name="v56_3_2_load_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_3_2_load "/>
</bind>
</comp>

<comp id="754" class="1005" name="v56_3_3_load_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56_3_3_load "/>
</bind>
</comp>

<comp id="759" class="1004" name="grp_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="761" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="762" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v70/7 v70_4/8 v70_8/9 v70_12/10 "/>
</bind>
</comp>

<comp id="763" class="1004" name="grp_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="765" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="766" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v70_1/7 v70_5/8 v70_9/9 v70_13/10 "/>
</bind>
</comp>

<comp id="767" class="1004" name="grp_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="769" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="770" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v70_2/7 v70_6/8 v70_10/9 v70_14/10 "/>
</bind>
</comp>

<comp id="771" class="1004" name="grp_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="773" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="774" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v70_3/7 v70_7/8 v70_11/9 v70_15/10 "/>
</bind>
</comp>

<comp id="775" class="1004" name="grp_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="777" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="778" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v68/3 v68_4/4 v68_8/5 v68_12/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="grp_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="781" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="782" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v68_1/3 v68_5/4 v68_9/5 v68_13/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="grp_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="785" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="786" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v68_2/3 v68_6/4 v68_10/5 v68_14/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="grp_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="789" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="790" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v68_3/3 v68_7/4 v68_11/5 v68_15/6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="74" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="74" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="74" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="74" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="74" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="74" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="74" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="74" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="74" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="74" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="74" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="74" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="74" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="74" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="74" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="100" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="107" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="114" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="121" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="128" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="135" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="142" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="149" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="156" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="163" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="170" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="177" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="184" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="191" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="198" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="205" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="328"><net_src comp="16" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="329"><net_src comp="18" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="330"><net_src comp="20" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="331"><net_src comp="22" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="332"><net_src comp="24" pin="0"/><net_sink comp="308" pin=5"/></net>

<net id="333"><net_src comp="26" pin="0"/><net_sink comp="308" pin=6"/></net>

<net id="334"><net_src comp="28" pin="0"/><net_sink comp="308" pin=7"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="308" pin=8"/></net>

<net id="336"><net_src comp="32" pin="0"/><net_sink comp="308" pin=9"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="308" pin=10"/></net>

<net id="338"><net_src comp="36" pin="0"/><net_sink comp="308" pin=11"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="308" pin=12"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="308" pin=13"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="308" pin=14"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="308" pin=15"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="308" pin=16"/></net>

<net id="390"><net_src comp="76" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="344" pin=17"/></net>

<net id="392"><net_src comp="44" pin="0"/><net_sink comp="344" pin=19"/></net>

<net id="393"><net_src comp="42" pin="0"/><net_sink comp="344" pin=20"/></net>

<net id="394"><net_src comp="40" pin="0"/><net_sink comp="344" pin=21"/></net>

<net id="395"><net_src comp="38" pin="0"/><net_sink comp="344" pin=22"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="344" pin=23"/></net>

<net id="397"><net_src comp="34" pin="0"/><net_sink comp="344" pin=24"/></net>

<net id="398"><net_src comp="32" pin="0"/><net_sink comp="344" pin=25"/></net>

<net id="399"><net_src comp="30" pin="0"/><net_sink comp="344" pin=26"/></net>

<net id="400"><net_src comp="28" pin="0"/><net_sink comp="344" pin=27"/></net>

<net id="401"><net_src comp="26" pin="0"/><net_sink comp="344" pin=28"/></net>

<net id="402"><net_src comp="24" pin="0"/><net_sink comp="344" pin=29"/></net>

<net id="403"><net_src comp="22" pin="0"/><net_sink comp="344" pin=30"/></net>

<net id="404"><net_src comp="20" pin="0"/><net_sink comp="344" pin=31"/></net>

<net id="405"><net_src comp="18" pin="0"/><net_sink comp="344" pin=32"/></net>

<net id="406"><net_src comp="16" pin="0"/><net_sink comp="344" pin=33"/></net>

<net id="407"><net_src comp="0" pin="0"/><net_sink comp="344" pin=35"/></net>

<net id="408"><net_src comp="2" pin="0"/><net_sink comp="344" pin=36"/></net>

<net id="409"><net_src comp="4" pin="0"/><net_sink comp="344" pin=37"/></net>

<net id="410"><net_src comp="6" pin="0"/><net_sink comp="344" pin=38"/></net>

<net id="411"><net_src comp="8" pin="0"/><net_sink comp="344" pin=40"/></net>

<net id="412"><net_src comp="10" pin="0"/><net_sink comp="344" pin=41"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="344" pin=42"/></net>

<net id="414"><net_src comp="14" pin="0"/><net_sink comp="344" pin=43"/></net>

<net id="419"><net_src comp="52" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="58" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="430" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="60" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="62" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="445" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="64" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="445" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="457" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="451" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="448" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="463" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="66" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="439" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="471" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="479" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="68" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="70" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="72" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="54" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="517"><net_src comp="507" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="500" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="531"><net_src comp="500" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="544"><net_src comp="533" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="545"><net_src comp="533" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="546"><net_src comp="533" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="547"><net_src comp="533" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="548"><net_src comp="533" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="549"><net_src comp="533" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="550"><net_src comp="533" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="551"><net_src comp="533" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="552"><net_src comp="533" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="556"><net_src comp="88" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="563"><net_src comp="92" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="570"><net_src comp="96" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="580"><net_src comp="463" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="344" pin=39"/></net>

<net id="586"><net_src comp="471" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="592"><net_src comp="518" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="344" pin=34"/></net>

<net id="597"><net_src comp="527" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="344" pin=18"/></net>

<net id="602"><net_src comp="100" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="607"><net_src comp="107" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="612"><net_src comp="114" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="617"><net_src comp="121" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="622"><net_src comp="128" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="627"><net_src comp="135" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="632"><net_src comp="142" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="637"><net_src comp="149" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="642"><net_src comp="156" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="647"><net_src comp="163" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="652"><net_src comp="170" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="657"><net_src comp="177" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="662"><net_src comp="184" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="667"><net_src comp="191" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="672"><net_src comp="198" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="677"><net_src comp="205" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="682"><net_src comp="212" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="344" pin=16"/></net>

<net id="687"><net_src comp="218" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="344" pin=15"/></net>

<net id="692"><net_src comp="224" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="344" pin=14"/></net>

<net id="697"><net_src comp="230" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="344" pin=13"/></net>

<net id="702"><net_src comp="236" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="344" pin=12"/></net>

<net id="707"><net_src comp="242" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="344" pin=11"/></net>

<net id="712"><net_src comp="248" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="344" pin=10"/></net>

<net id="717"><net_src comp="254" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="344" pin=9"/></net>

<net id="722"><net_src comp="260" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="344" pin=8"/></net>

<net id="727"><net_src comp="266" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="344" pin=7"/></net>

<net id="732"><net_src comp="272" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="344" pin=6"/></net>

<net id="737"><net_src comp="278" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="344" pin=5"/></net>

<net id="742"><net_src comp="284" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="747"><net_src comp="290" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="752"><net_src comp="296" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="757"><net_src comp="302" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="344" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v56_0_0 | {1 2 6 7 }
	Port: v56_0_1 | {1 2 6 7 }
	Port: v56_0_2 | {1 2 6 7 }
	Port: v56_0_3 | {1 2 6 7 }
	Port: v56_1_0 | {1 2 6 7 }
	Port: v56_1_1 | {1 2 6 7 }
	Port: v56_1_2 | {1 2 6 7 }
	Port: v56_1_3 | {1 2 6 7 }
	Port: v56_2_0 | {1 2 6 7 }
	Port: v56_2_1 | {1 2 6 7 }
	Port: v56_2_2 | {1 2 6 7 }
	Port: v56_2_3 | {1 2 6 7 }
	Port: v56_3_0 | {1 2 6 7 }
	Port: v56_3_1 | {1 2 6 7 }
	Port: v56_3_2 | {1 2 6 7 }
	Port: v56_3_3 | {1 2 6 7 }
 - Input state : 
	Port: Context_layer : v54_0 | {6 7 }
	Port: Context_layer : v54_1 | {6 7 }
	Port: Context_layer : v54_2 | {6 7 }
	Port: Context_layer : v54_3 | {6 7 }
	Port: Context_layer : v55_0 | {6 7 }
	Port: Context_layer : v55_1 | {6 7 }
	Port: Context_layer : v55_2 | {6 7 }
	Port: Context_layer : v55_3 | {6 7 }
	Port: Context_layer : v56_0_0 | {4 5 }
	Port: Context_layer : v56_0_1 | {4 5 }
	Port: Context_layer : v56_0_2 | {4 5 }
	Port: Context_layer : v56_0_3 | {4 5 }
	Port: Context_layer : v56_1_0 | {4 5 }
	Port: Context_layer : v56_1_1 | {4 5 }
	Port: Context_layer : v56_1_2 | {4 5 }
	Port: Context_layer : v56_1_3 | {4 5 }
	Port: Context_layer : v56_2_0 | {4 5 }
	Port: Context_layer : v56_2_1 | {4 5 }
	Port: Context_layer : v56_2_2 | {4 5 }
	Port: Context_layer : v56_2_3 | {4 5 }
	Port: Context_layer : v56_3_0 | {4 5 }
	Port: Context_layer : v56_3_1 | {4 5 }
	Port: Context_layer : v56_3_2 | {4 5 }
	Port: Context_layer : v56_3_3 | {4 5 }
  - Chain level:
	State 1
		store_ln153 : 1
		store_ln153 : 1
		store_ln153 : 1
	State 2
	State 3
		icmp_ln153 : 1
		add_ln153_1 : 1
		br_ln153 : 2
		add_ln153 : 1
		icmp_ln154 : 1
		select_ln153 : 2
		select_ln153_1 : 2
		add_ln154 : 3
		store_ln154 : 2
		store_ln154 : 3
		store_ln154 : 4
	State 4
		tmp_70_cast : 1
		empty_379 : 2
		empty_380 : 1
		p_cast : 2
		v56_0_0_addr : 3
		v56_0_1_addr : 3
		v56_0_2_addr : 3
		v56_0_3_addr : 3
		v56_1_0_addr : 3
		v56_1_1_addr : 3
		v56_1_2_addr : 3
		v56_1_3_addr : 3
		v56_2_0_addr : 3
		v56_2_1_addr : 3
		v56_2_2_addr : 3
		v56_2_3_addr : 3
		v56_3_0_addr : 3
		v56_3_1_addr : 3
		v56_3_2_addr : 3
		v56_3_3_addr : 3
		v56_0_0_load : 4
		v56_0_1_load : 4
		v56_0_2_load : 4
		v56_0_3_load : 4
		v56_1_0_load : 4
		v56_1_1_load : 4
		v56_1_2_load : 4
		v56_1_3_load : 4
		v56_2_0_load : 4
		v56_2_1_load : 4
		v56_2_2_load : 4
		v56_2_3_load : 4
		v56_3_0_load : 4
		v56_3_1_load : 4
		v56_3_2_load : 4
		v56_3_3_load : 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308 |    0    |    0    |    21   |    72   |
|          |                grp_Context_layer_Pipeline_l_k2_fu_344               |    20   |  36.532 |   3462  |   3304  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              grp_fu_759                             |    2    |    0    |   205   |   390   |
|   fadd   |                              grp_fu_763                             |    2    |    0    |   205   |   390   |
|          |                              grp_fu_767                             |    2    |    0    |   205   |   390   |
|          |                              grp_fu_771                             |    2    |    0    |   205   |   390   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              grp_fu_775                             |    3    |    0    |   143   |   321   |
|   fmul   |                              grp_fu_779                             |    3    |    0    |   143   |   321   |
|          |                              grp_fu_783                             |    3    |    0    |   143   |   321   |
|          |                              grp_fu_787                             |    3    |    0    |   143   |   321   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          add_ln153_1_fu_439                         |    0    |    0    |    0    |    14   |
|    add   |                           add_ln153_fu_451                          |    0    |    0    |    0    |    10   |
|          |                           add_ln154_fu_479                          |    0    |    0    |    0    |    13   |
|          |                           empty_380_fu_527                          |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                          icmp_ln153_fu_433                          |    0    |    0    |    0    |    10   |
|          |                          icmp_ln154_fu_457                          |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                           empty_379_fu_518                          |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                         select_ln153_fu_463                         |    0    |    0    |    0    |    5    |
|          |                        select_ln153_1_fu_471                        |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                             tmp_s_fu_500                            |    0    |    0    |    0    |    0    |
|          |                            tmp_49_fu_507                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          tmp_70_cast_fu_514                         |    0    |    0    |    0    |    0    |
|   zext   |                       select_ln153_cast_fu_524                      |    0    |    0    |    0    |    0    |
|          |                            p_cast_fu_533                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    40   |  36.532 |   4875  |   6311  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   empty_379_reg_589   |    6   |
|   empty_380_reg_594   |    6   |
|    i_outer1_reg_560   |    2   |
|indvar_flatten6_reg_567|    6   |
|    j_outer2_reg_553   |    5   |
| select_ln153_1_reg_583|    2   |
|  select_ln153_reg_577 |    5   |
|  v56_0_0_addr_reg_599 |    6   |
|  v56_0_0_load_reg_679 |   32   |
|  v56_0_1_addr_reg_604 |    6   |
|  v56_0_1_load_reg_684 |   32   |
|  v56_0_2_addr_reg_609 |    6   |
|  v56_0_2_load_reg_689 |   32   |
|  v56_0_3_addr_reg_614 |    6   |
|  v56_0_3_load_reg_694 |   32   |
|  v56_1_0_addr_reg_619 |    6   |
|  v56_1_0_load_reg_699 |   32   |
|  v56_1_1_addr_reg_624 |    6   |
|  v56_1_1_load_reg_704 |   32   |
|  v56_1_2_addr_reg_629 |    6   |
|  v56_1_2_load_reg_709 |   32   |
|  v56_1_3_addr_reg_634 |    6   |
|  v56_1_3_load_reg_714 |   32   |
|  v56_2_0_addr_reg_639 |    6   |
|  v56_2_0_load_reg_719 |   32   |
|  v56_2_1_addr_reg_644 |    6   |
|  v56_2_1_load_reg_724 |   32   |
|  v56_2_2_addr_reg_649 |    6   |
|  v56_2_2_load_reg_729 |   32   |
|  v56_2_3_addr_reg_654 |    6   |
|  v56_2_3_load_reg_734 |   32   |
|  v56_3_0_addr_reg_659 |    6   |
|  v56_3_0_load_reg_739 |   32   |
|  v56_3_1_addr_reg_664 |    6   |
|  v56_3_1_load_reg_744 |   32   |
|  v56_3_2_addr_reg_669 |    6   |
|  v56_3_2_load_reg_749 |   32   |
|  v56_3_3_addr_reg_674 |    6   |
|  v56_3_3_load_reg_754 |   32   |
+-----------------------+--------+
|         Total         |   640  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_212 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_218 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_224 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_230 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_248 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_254 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_260 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_266 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_272 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_278 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_284 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_290 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_296 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_302 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |   36   |  4875  |  6311  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   144  |
|  Register |    -   |    -   |   640  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   61   |  5515  |  6455  |
+-----------+--------+--------+--------+--------+
