# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../modifier.vhdl" \
"../../../../receiver.vhdl" \
"../../../../transmitter.vhdl" \
"../../../../tb.vhdl" \

# Do not sort compile order
nosort
