

================================================================
== Vitis HLS Report for 'convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols'
================================================================
* Date:           Thu Jan 23 17:18:25 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.287 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19841|    19841|  0.198 ms|  0.198 ms|  19841|  19841|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                         Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols  |    19839|    19839|       265|         25|          1|   784|       yes|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 265


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 265
* Pipeline : 1
  Pipeline-0 : II = 25, D = 265, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 268 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%pr = alloca i32 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 269 'alloca' 'pr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 270 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 271 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 272 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 273 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 274 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%conv_biases_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv_biases_load"   --->   Operation 276 'read' 'conv_biases_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%w_48_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_48"   --->   Operation 277 'read' 'w_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%w_47_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_47"   --->   Operation 278 'read' 'w_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%w_46_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_46"   --->   Operation 279 'read' 'w_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%w_45_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_45"   --->   Operation 280 'read' 'w_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%w_44_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_44"   --->   Operation 281 'read' 'w_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%w_43_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_43"   --->   Operation 282 'read' 'w_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%w_42_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_42"   --->   Operation 283 'read' 'w_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%w_41_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_41"   --->   Operation 284 'read' 'w_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%w_40_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_40"   --->   Operation 285 'read' 'w_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%w_39_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_39"   --->   Operation 286 'read' 'w_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%w_38_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_38"   --->   Operation 287 'read' 'w_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%w_37_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_37"   --->   Operation 288 'read' 'w_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%w_36_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_36"   --->   Operation 289 'read' 'w_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%w_35_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_35"   --->   Operation 290 'read' 'w_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%w_34_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_34"   --->   Operation 291 'read' 'w_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%w_33_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_33"   --->   Operation 292 'read' 'w_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%w_32_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_32"   --->   Operation 293 'read' 'w_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%w_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_31"   --->   Operation 294 'read' 'w_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%w_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_30"   --->   Operation 295 'read' 'w_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%w_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_29"   --->   Operation 296 'read' 'w_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%w_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_28"   --->   Operation 297 'read' 'w_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%w_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_27"   --->   Operation 298 'read' 'w_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%w_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_26"   --->   Operation 299 'read' 'w_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%w_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_25"   --->   Operation 300 'read' 'w_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%w_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_24"   --->   Operation 301 'read' 'w_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%w_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_23"   --->   Operation 302 'read' 'w_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%w_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_22"   --->   Operation 303 'read' 'w_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%w_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_21"   --->   Operation 304 'read' 'w_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%w_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_20"   --->   Operation 305 'read' 'w_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%w_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_19"   --->   Operation 306 'read' 'w_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%w_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_18"   --->   Operation 307 'read' 'w_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%w_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_17"   --->   Operation 308 'read' 'w_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%w_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_16"   --->   Operation 309 'read' 'w_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%w_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_15"   --->   Operation 310 'read' 'w_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%w_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_14"   --->   Operation 311 'read' 'w_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%w_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_13"   --->   Operation 312 'read' 'w_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%w_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_12"   --->   Operation 313 'read' 'w_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%w_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_11"   --->   Operation 314 'read' 'w_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%w_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_10"   --->   Operation 315 'read' 'w_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%w_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_9"   --->   Operation 316 'read' 'w_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%w_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_8"   --->   Operation 317 'read' 'w_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%w_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_7"   --->   Operation 318 'read' 'w_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%w_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_6"   --->   Operation 319 'read' 'w_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%w_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_5"   --->   Operation 320 'read' 'w_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%w_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_4"   --->   Operation 321 'read' 'w_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%w_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_3"   --->   Operation 322 'read' 'w_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%w_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_2"   --->   Operation 323 'read' 'w_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%w_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_1"   --->   Operation 324 'read' 'w_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w"   --->   Operation 325 'read' 'w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten31"   --->   Operation 326 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 327 [1/1] (1.58ns)   --->   "%store_ln20 = store i5 0, i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 327 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 328 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten11"   --->   Operation 328 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 329 [1/1] (1.58ns)   --->   "%store_ln22 = store i5 0, i5 %c" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 329 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 330 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 330 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 331 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 0, i2 %pr" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 331 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 332 [1/1] (1.58ns)   --->   "%store_ln28 = store i2 0, i2 %pc" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 332 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln0 = br void %krn_for_rows"   --->   Operation 333 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i10 %indvar_flatten31" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 334 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (1.73ns)   --->   "%icmp_ln20 = icmp_eq  i10 %indvar_flatten31_load, i10 784" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 335 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (1.73ns)   --->   "%add_ln20_1 = add i10 %indvar_flatten31_load, i10 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 336 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc48, void %for.end50.exitStub" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 337 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 338 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i7 %indvar_flatten11" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 339 'load' 'indvar_flatten11_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (1.87ns)   --->   "%icmp_ln22 = icmp_eq  i7 %indvar_flatten11_load, i7 56" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 340 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.97ns)   --->   "%xor_ln20 = xor i1 %icmp_ln22, i1 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 341 'xor' 'xor_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (1.73ns)   --->   "%icmp_ln26 = icmp_eq  i4 %indvar_flatten_load, i4 4" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 342 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (1.58ns)   --->   "%store_ln20 = store i10 %add_ln20_1, i10 %indvar_flatten31" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 343 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.28>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%pc_load = load i2 %pc" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 344 'load' 'pc_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%pr_load = load i2 %pr" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 345 'load' 'pr_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 346 'load' 'c_load' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 347 'load' 'r_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (1.78ns)   --->   "%add_ln20 = add i5 %r_load, i5 2" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 348 'add' 'add_ln20' <Predicate = (!icmp_ln20 & icmp_ln22)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (1.21ns)   --->   "%select_ln20 = select i1 %icmp_ln22, i5 0, i5 %c_load" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 349 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (1.56ns)   --->   "%icmp_ln28 = icmp_eq  i2 %pc_load, i2 2" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 350 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.97ns)   --->   "%and_ln20_1 = and i1 %icmp_ln26, i1 %xor_ln20" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 351 'and' 'and_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (1.21ns)   --->   "%select_ln20_1 = select i1 %icmp_ln22, i5 %add_ln20, i5 %r_load" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 352 'select' 'select_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (1.78ns)   --->   "%add_ln22 = add i5 %select_ln20, i5 2" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 353 'add' 'add_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.97ns)   --->   "%or_ln22 = or i1 %and_ln20_1, i1 %icmp_ln22" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 354 'or' 'or_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.99ns)   --->   "%select_ln22 = select i1 %or_ln22, i2 0, i2 %pr_load" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 355 'select' 'select_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln26, i1 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 356 'xor' 'xor_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%or_ln22_1 = or i1 %icmp_ln22, i1 %xor_ln22" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 357 'or' 'or_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%and_ln20 = and i1 %or_ln22_1, i1 %xor_ln20" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 358 'and' 'and_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %and_ln20, i1 %icmp_ln28" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 359 'and' 'and_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (1.21ns)   --->   "%select_ln22_1 = select i1 %and_ln20_1, i5 %add_ln22, i5 %select_ln20" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 360 'select' 'select_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (1.56ns)   --->   "%add_ln26 = add i2 %select_ln22, i2 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 361 'add' 'add_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26 = or i1 %and_ln22, i1 %and_ln20_1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 362 'or' 'or_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26_1 = or i1 %or_ln26, i1 %icmp_ln22" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 363 'or' 'or_ln26_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln26 = select i1 %or_ln26_1, i2 0, i2 %pc_load" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 364 'select' 'select_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.99ns)   --->   "%select_ln26_1 = select i1 %and_ln22, i2 %add_ln26, i2 %select_ln22" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 365 'select' 'select_ln26_1' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %select_ln26_1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 366 'zext' 'zext_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (1.78ns)   --->   "%empty = add i5 %select_ln20_1, i5 %zext_ln26" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 367 'add' 'empty' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln26" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 368 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (1.78ns)   --->   "%empty_41 = add i5 %select_ln22_1, i5 %zext_ln28_1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 369 'add' 'empty_41' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (1.58ns)   --->   "%store_ln20 = store i5 %select_ln20_1, i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 370 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_2 : Operation 371 [1/1] (1.58ns)   --->   "%store_ln22 = store i5 %select_ln22_1, i5 %c" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 371 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_2 : Operation 372 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 %select_ln26_1, i2 %pr" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 372 'store' 'store_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 373 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %tmp_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 374 'zext' 'zext_ln39' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 375 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i6 %tmp_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 376 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (1.73ns)   --->   "%add_ln39_6 = add i11 %zext_ln39, i11 %zext_ln39_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 377 'add' 'add_ln39_6' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i5 %empty_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 378 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (1.63ns)   --->   "%add_ln39_7 = add i11 %add_ln39_6, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 379 'add' 'add_ln39_7' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i11 %add_ln39_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 380 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%pad_img_addr = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 381 'getelementptr' 'pad_img_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 382 [2/2] (3.25ns)   --->   "%pixel = load i11 %pad_img_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 382 'load' 'pixel' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_3 : Operation 383 [1/1] (1.78ns)   --->   "%add_ln39 = add i5 %empty_41, i5 1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 383 'add' 'add_ln39' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i5 %add_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 384 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (1.63ns)   --->   "%add_ln39_8 = add i11 %add_ln39_6, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 385 'add' 'add_ln39_8' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i11 %add_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 386 'zext' 'zext_ln39_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%pad_img_addr_1 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 387 'getelementptr' 'pad_img_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 388 [2/2] (3.25ns)   --->   "%pixel_1 = load i11 %pad_img_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 388 'load' 'pixel_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 389 [1/2] (3.25ns)   --->   "%pixel = load i11 %pad_img_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 389 'load' 'pixel' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_4 : Operation 390 [1/2] (3.25ns)   --->   "%pixel_1 = load i11 %pad_img_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 390 'load' 'pixel_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_4 : Operation 391 [1/1] (1.78ns)   --->   "%add_ln39_1 = add i5 %empty_41, i5 2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 391 'add' 'add_ln39_1' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln39_6 = zext i5 %add_ln39_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 392 'zext' 'zext_ln39_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (1.63ns)   --->   "%add_ln39_9 = add i11 %add_ln39_6, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 393 'add' 'add_ln39_9' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln39_7 = zext i11 %add_ln39_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 394 'zext' 'zext_ln39_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%pad_img_addr_2 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 395 'getelementptr' 'pad_img_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 396 [2/2] (3.25ns)   --->   "%pixel_2 = load i11 %pad_img_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 396 'load' 'pixel_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_4 : Operation 397 [1/1] (1.78ns)   --->   "%add_ln39_2 = add i5 %empty_41, i5 3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 397 'add' 'add_ln39_2' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln39_8 = zext i5 %add_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 398 'zext' 'zext_ln39_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (1.63ns)   --->   "%add_ln39_10 = add i11 %add_ln39_6, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 399 'add' 'add_ln39_10' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln39_9 = zext i11 %add_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 400 'zext' 'zext_ln39_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%pad_img_addr_3 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 401 'getelementptr' 'pad_img_addr_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 402 [2/2] (3.25ns)   --->   "%pixel_3 = load i11 %pad_img_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 402 'load' 'pixel_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %empty_41" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 403 'zext' 'p_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 404 [4/4] (5.70ns)   --->   "%mul = fmul i32 %w_read, i32 %pixel" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 404 'fmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [4/4] (5.70ns)   --->   "%mul_s = fmul i32 %w_1_read, i32 %pixel_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 405 'fmul' 'mul_s' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/2] (3.25ns)   --->   "%pixel_2 = load i11 %pad_img_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 406 'load' 'pixel_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_5 : Operation 407 [1/2] (3.25ns)   --->   "%pixel_3 = load i11 %pad_img_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 407 'load' 'pixel_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_5 : Operation 408 [1/1] (1.78ns)   --->   "%add_ln39_3 = add i6 %p_cast, i6 4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 408 'add' 'add_ln39_3' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln39_10 = zext i6 %add_ln39_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 409 'zext' 'zext_ln39_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (1.63ns)   --->   "%add_ln39_11 = add i11 %add_ln39_6, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 410 'add' 'add_ln39_11' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln39_11 = zext i11 %add_ln39_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 411 'zext' 'zext_ln39_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%pad_img_addr_4 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 412 'getelementptr' 'pad_img_addr_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 413 [2/2] (3.25ns)   --->   "%pixel_4 = load i11 %pad_img_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 413 'load' 'pixel_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_5 : Operation 414 [1/1] (1.78ns)   --->   "%add_ln39_4 = add i6 %p_cast, i6 5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 414 'add' 'add_ln39_4' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln39_12 = zext i6 %add_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 415 'zext' 'zext_ln39_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (1.63ns)   --->   "%add_ln39_12 = add i11 %add_ln39_6, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 416 'add' 'add_ln39_12' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln39_13 = zext i11 %add_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 417 'zext' 'zext_ln39_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%pad_img_addr_5 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 418 'getelementptr' 'pad_img_addr_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 419 [2/2] (3.25ns)   --->   "%pixel_5 = load i11 %pad_img_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 419 'load' 'pixel_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_5 : Operation 420 [1/1] (1.78ns)   --->   "%empty_42 = add i5 %empty, i5 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 420 'add' 'empty_42' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 421 [3/4] (5.70ns)   --->   "%mul = fmul i32 %w_read, i32 %pixel" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 421 'fmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 422 [3/4] (5.70ns)   --->   "%mul_s = fmul i32 %w_1_read, i32 %pixel_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 422 'fmul' 'mul_s' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 423 [4/4] (5.70ns)   --->   "%mul_7 = fmul i32 %w_2_read, i32 %pixel_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 423 'fmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 424 [4/4] (5.70ns)   --->   "%mul_8 = fmul i32 %w_3_read, i32 %pixel_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 424 'fmul' 'mul_8' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 425 [1/2] (3.25ns)   --->   "%pixel_4 = load i11 %pad_img_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 425 'load' 'pixel_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_6 : Operation 426 [1/2] (3.25ns)   --->   "%pixel_5 = load i11 %pad_img_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 426 'load' 'pixel_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_6 : Operation 427 [1/1] (1.78ns)   --->   "%add_ln39_5 = add i6 %p_cast, i6 6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 427 'add' 'add_ln39_5' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln39_14 = zext i6 %add_ln39_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 428 'zext' 'zext_ln39_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (1.63ns)   --->   "%add_ln39_13 = add i11 %add_ln39_6, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 429 'add' 'add_ln39_13' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln39_15 = zext i11 %add_ln39_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 430 'zext' 'zext_ln39_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%pad_img_addr_6 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 431 'getelementptr' 'pad_img_addr_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 432 [2/2] (3.25ns)   --->   "%pixel_6 = load i11 %pad_img_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 432 'load' 'pixel_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_42, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 433 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln39_16 = zext i10 %tmp_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 434 'zext' 'zext_ln39_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_42, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 435 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln39_17 = zext i6 %tmp_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 436 'zext' 'zext_ln39_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (1.73ns)   --->   "%add_ln39_14 = add i11 %zext_ln39_16, i11 %zext_ln39_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 437 'add' 'add_ln39_14' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 438 [1/1] (1.63ns)   --->   "%add_ln39_15 = add i11 %add_ln39_14, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 438 'add' 'add_ln39_15' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln39_18 = zext i11 %add_ln39_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 439 'zext' 'zext_ln39_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%pad_img_addr_7 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 440 'getelementptr' 'pad_img_addr_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 441 [2/2] (3.25ns)   --->   "%pixel_7 = load i11 %pad_img_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 441 'load' 'pixel_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 442 [2/4] (5.70ns)   --->   "%mul = fmul i32 %w_read, i32 %pixel" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 442 'fmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 443 [2/4] (5.70ns)   --->   "%mul_s = fmul i32 %w_1_read, i32 %pixel_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 443 'fmul' 'mul_s' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 444 [3/4] (5.70ns)   --->   "%mul_7 = fmul i32 %w_2_read, i32 %pixel_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 444 'fmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 445 [3/4] (5.70ns)   --->   "%mul_8 = fmul i32 %w_3_read, i32 %pixel_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 445 'fmul' 'mul_8' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 446 [4/4] (5.70ns)   --->   "%mul_9 = fmul i32 %w_4_read, i32 %pixel_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 446 'fmul' 'mul_9' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 447 [4/4] (5.70ns)   --->   "%mul_10 = fmul i32 %w_5_read, i32 %pixel_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 447 'fmul' 'mul_10' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 448 [1/2] (3.25ns)   --->   "%pixel_6 = load i11 %pad_img_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 448 'load' 'pixel_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_7 : Operation 449 [1/1] (1.63ns)   --->   "%add_ln39_16 = add i11 %add_ln39_14, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 449 'add' 'add_ln39_16' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln39_19 = zext i11 %add_ln39_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 450 'zext' 'zext_ln39_19' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%pad_img_addr_8 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 451 'getelementptr' 'pad_img_addr_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 452 [1/1] (1.63ns)   --->   "%add_ln39_17 = add i11 %add_ln39_14, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 452 'add' 'add_ln39_17' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln39_20 = zext i11 %add_ln39_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 453 'zext' 'zext_ln39_20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 454 [1/1] (0.00ns)   --->   "%pad_img_addr_9 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 454 'getelementptr' 'pad_img_addr_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 455 [1/2] (3.25ns)   --->   "%pixel_7 = load i11 %pad_img_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 455 'load' 'pixel_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_7 : Operation 456 [2/2] (3.25ns)   --->   "%pixel_8 = load i11 %pad_img_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 456 'load' 'pixel_8' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_7 : Operation 457 [2/2] (3.25ns)   --->   "%pixel_9 = load i11 %pad_img_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 457 'load' 'pixel_9' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 458 [1/4] (5.70ns)   --->   "%mul = fmul i32 %w_read, i32 %pixel" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 458 'fmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 459 [1/4] (5.70ns)   --->   "%mul_s = fmul i32 %w_1_read, i32 %pixel_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 459 'fmul' 'mul_s' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 460 [2/4] (5.70ns)   --->   "%mul_7 = fmul i32 %w_2_read, i32 %pixel_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 460 'fmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 461 [2/4] (5.70ns)   --->   "%mul_8 = fmul i32 %w_3_read, i32 %pixel_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 461 'fmul' 'mul_8' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 462 [3/4] (5.70ns)   --->   "%mul_9 = fmul i32 %w_4_read, i32 %pixel_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 462 'fmul' 'mul_9' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 463 [3/4] (5.70ns)   --->   "%mul_10 = fmul i32 %w_5_read, i32 %pixel_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 463 'fmul' 'mul_10' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 464 [4/4] (5.70ns)   --->   "%mul_11 = fmul i32 %w_6_read, i32 %pixel_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 464 'fmul' 'mul_11' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 465 [1/1] (1.63ns)   --->   "%add_ln39_18 = add i11 %add_ln39_14, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 465 'add' 'add_ln39_18' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln39_21 = zext i11 %add_ln39_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 466 'zext' 'zext_ln39_21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 467 [1/1] (0.00ns)   --->   "%pad_img_addr_10 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 467 'getelementptr' 'pad_img_addr_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 468 [1/1] (1.63ns)   --->   "%add_ln39_19 = add i11 %add_ln39_14, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 468 'add' 'add_ln39_19' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln39_22 = zext i11 %add_ln39_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 469 'zext' 'zext_ln39_22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 470 [1/1] (0.00ns)   --->   "%pad_img_addr_11 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 470 'getelementptr' 'pad_img_addr_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 471 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %w_7_read, i32 %pixel_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 471 'fmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 472 [1/2] (3.25ns)   --->   "%pixel_8 = load i11 %pad_img_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 472 'load' 'pixel_8' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_8 : Operation 473 [1/2] (3.25ns)   --->   "%pixel_9 = load i11 %pad_img_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 473 'load' 'pixel_9' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_8 : Operation 474 [2/2] (3.25ns)   --->   "%pixel_10 = load i11 %pad_img_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 474 'load' 'pixel_10' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_8 : Operation 475 [2/2] (3.25ns)   --->   "%pixel_11 = load i11 %pad_img_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 475 'load' 'pixel_11' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 476 [5/5] (7.25ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 476 'fadd' 'w_sum' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 477 [1/4] (5.70ns)   --->   "%mul_7 = fmul i32 %w_2_read, i32 %pixel_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 477 'fmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 478 [1/4] (5.70ns)   --->   "%mul_8 = fmul i32 %w_3_read, i32 %pixel_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 478 'fmul' 'mul_8' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 479 [2/4] (5.70ns)   --->   "%mul_9 = fmul i32 %w_4_read, i32 %pixel_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 479 'fmul' 'mul_9' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 480 [2/4] (5.70ns)   --->   "%mul_10 = fmul i32 %w_5_read, i32 %pixel_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 480 'fmul' 'mul_10' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 481 [3/4] (5.70ns)   --->   "%mul_11 = fmul i32 %w_6_read, i32 %pixel_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 481 'fmul' 'mul_11' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 482 [1/1] (1.63ns)   --->   "%add_ln39_20 = add i11 %add_ln39_14, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 482 'add' 'add_ln39_20' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln39_23 = zext i11 %add_ln39_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 483 'zext' 'zext_ln39_23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 484 [1/1] (0.00ns)   --->   "%pad_img_addr_12 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 484 'getelementptr' 'pad_img_addr_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 485 [1/1] (1.63ns)   --->   "%add_ln39_21 = add i11 %add_ln39_14, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 485 'add' 'add_ln39_21' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln39_24 = zext i11 %add_ln39_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 486 'zext' 'zext_ln39_24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%pad_img_addr_13 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 487 'getelementptr' 'pad_img_addr_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 488 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %w_7_read, i32 %pixel_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 488 'fmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 489 [4/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %w_8_read, i32 %pixel_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 489 'fmul' 'mul_1_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 490 [4/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %w_9_read, i32 %pixel_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 490 'fmul' 'mul_1_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 491 [1/2] (3.25ns)   --->   "%pixel_10 = load i11 %pad_img_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 491 'load' 'pixel_10' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_9 : Operation 492 [1/2] (3.25ns)   --->   "%pixel_11 = load i11 %pad_img_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 492 'load' 'pixel_11' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_9 : Operation 493 [2/2] (3.25ns)   --->   "%pixel_12 = load i11 %pad_img_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 493 'load' 'pixel_12' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_9 : Operation 494 [2/2] (3.25ns)   --->   "%pixel_13 = load i11 %pad_img_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 494 'load' 'pixel_13' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_9 : Operation 495 [1/1] (1.78ns)   --->   "%empty_43 = add i5 %empty, i5 2" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 495 'add' 'empty_43' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 496 [4/5] (7.25ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 496 'fadd' 'w_sum' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 497 [1/4] (5.70ns)   --->   "%mul_9 = fmul i32 %w_4_read, i32 %pixel_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 497 'fmul' 'mul_9' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 498 [1/4] (5.70ns)   --->   "%mul_10 = fmul i32 %w_5_read, i32 %pixel_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 498 'fmul' 'mul_10' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 499 [2/4] (5.70ns)   --->   "%mul_11 = fmul i32 %w_6_read, i32 %pixel_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 499 'fmul' 'mul_11' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 500 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %w_7_read, i32 %pixel_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 500 'fmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 501 [3/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %w_8_read, i32 %pixel_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 501 'fmul' 'mul_1_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 502 [3/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %w_9_read, i32 %pixel_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 502 'fmul' 'mul_1_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 503 [4/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %w_10_read, i32 %pixel_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 503 'fmul' 'mul_1_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 504 [4/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %w_11_read, i32 %pixel_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 504 'fmul' 'mul_1_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 505 [1/2] (3.25ns)   --->   "%pixel_12 = load i11 %pad_img_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 505 'load' 'pixel_12' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_10 : Operation 506 [1/2] (3.25ns)   --->   "%pixel_13 = load i11 %pad_img_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 506 'load' 'pixel_13' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_10 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_43, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 507 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln39_25 = zext i10 %tmp_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 508 'zext' 'zext_ln39_25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_43, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 509 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln39_26 = zext i6 %tmp_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 510 'zext' 'zext_ln39_26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 511 [1/1] (1.73ns)   --->   "%add_ln39_22 = add i11 %zext_ln39_25, i11 %zext_ln39_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 511 'add' 'add_ln39_22' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 512 [1/1] (1.63ns)   --->   "%add_ln39_23 = add i11 %add_ln39_22, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 512 'add' 'add_ln39_23' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln39_27 = zext i11 %add_ln39_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 513 'zext' 'zext_ln39_27' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 514 [1/1] (0.00ns)   --->   "%pad_img_addr_14 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 514 'getelementptr' 'pad_img_addr_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 515 [1/1] (1.63ns)   --->   "%add_ln39_24 = add i11 %add_ln39_22, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 515 'add' 'add_ln39_24' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln39_28 = zext i11 %add_ln39_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 516 'zext' 'zext_ln39_28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%pad_img_addr_15 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 517 'getelementptr' 'pad_img_addr_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 518 [2/2] (3.25ns)   --->   "%pixel_14 = load i11 %pad_img_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 518 'load' 'pixel_14' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_10 : Operation 519 [2/2] (3.25ns)   --->   "%pixel_15 = load i11 %pad_img_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 519 'load' 'pixel_15' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 520 [3/5] (7.25ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 520 'fadd' 'w_sum' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 521 [1/4] (5.70ns)   --->   "%mul_11 = fmul i32 %w_6_read, i32 %pixel_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 521 'fmul' 'mul_11' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 522 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %w_7_read, i32 %pixel_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 522 'fmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 523 [2/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %w_8_read, i32 %pixel_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 523 'fmul' 'mul_1_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 524 [2/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %w_9_read, i32 %pixel_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 524 'fmul' 'mul_1_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 525 [3/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %w_10_read, i32 %pixel_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 525 'fmul' 'mul_1_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 526 [3/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %w_11_read, i32 %pixel_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 526 'fmul' 'mul_1_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 527 [4/4] (5.70ns)   --->   "%mul_1_5 = fmul i32 %w_12_read, i32 %pixel_12" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 527 'fmul' 'mul_1_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 528 [4/4] (5.70ns)   --->   "%mul_1_6 = fmul i32 %w_13_read, i32 %pixel_13" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 528 'fmul' 'mul_1_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 529 [1/1] (1.63ns)   --->   "%add_ln39_25 = add i11 %add_ln39_22, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 529 'add' 'add_ln39_25' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln39_29 = zext i11 %add_ln39_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 530 'zext' 'zext_ln39_29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%pad_img_addr_16 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 531 'getelementptr' 'pad_img_addr_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (1.63ns)   --->   "%add_ln39_26 = add i11 %add_ln39_22, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 532 'add' 'add_ln39_26' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln39_30 = zext i11 %add_ln39_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 533 'zext' 'zext_ln39_30' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 534 [1/1] (0.00ns)   --->   "%pad_img_addr_17 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 534 'getelementptr' 'pad_img_addr_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 535 [1/2] (3.25ns)   --->   "%pixel_14 = load i11 %pad_img_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 535 'load' 'pixel_14' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_11 : Operation 536 [1/2] (3.25ns)   --->   "%pixel_15 = load i11 %pad_img_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 536 'load' 'pixel_15' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_11 : Operation 537 [2/2] (3.25ns)   --->   "%pixel_16 = load i11 %pad_img_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 537 'load' 'pixel_16' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_11 : Operation 538 [2/2] (3.25ns)   --->   "%pixel_17 = load i11 %pad_img_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 538 'load' 'pixel_17' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 539 [2/5] (7.25ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 539 'fadd' 'w_sum' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 540 [1/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %w_8_read, i32 %pixel_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 540 'fmul' 'mul_1_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 541 [1/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %w_9_read, i32 %pixel_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 541 'fmul' 'mul_1_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 542 [2/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %w_10_read, i32 %pixel_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 542 'fmul' 'mul_1_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 543 [2/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %w_11_read, i32 %pixel_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 543 'fmul' 'mul_1_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 544 [3/4] (5.70ns)   --->   "%mul_1_5 = fmul i32 %w_12_read, i32 %pixel_12" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 544 'fmul' 'mul_1_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 545 [3/4] (5.70ns)   --->   "%mul_1_6 = fmul i32 %w_13_read, i32 %pixel_13" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 545 'fmul' 'mul_1_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 546 [1/1] (1.63ns)   --->   "%add_ln39_27 = add i11 %add_ln39_22, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 546 'add' 'add_ln39_27' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln39_31 = zext i11 %add_ln39_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 547 'zext' 'zext_ln39_31' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 548 [1/1] (0.00ns)   --->   "%pad_img_addr_18 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 548 'getelementptr' 'pad_img_addr_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 549 [1/1] (1.63ns)   --->   "%add_ln39_28 = add i11 %add_ln39_22, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 549 'add' 'add_ln39_28' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln39_32 = zext i11 %add_ln39_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 550 'zext' 'zext_ln39_32' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 551 [1/1] (0.00ns)   --->   "%pad_img_addr_19 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 551 'getelementptr' 'pad_img_addr_19' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 552 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %w_14_read, i32 %pixel_14" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 552 'fmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 553 [4/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %w_15_read, i32 %pixel_15" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 553 'fmul' 'mul_2_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 554 [1/2] (3.25ns)   --->   "%pixel_16 = load i11 %pad_img_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 554 'load' 'pixel_16' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_12 : Operation 555 [1/2] (3.25ns)   --->   "%pixel_17 = load i11 %pad_img_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 555 'load' 'pixel_17' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_12 : Operation 556 [2/2] (3.25ns)   --->   "%pixel_18 = load i11 %pad_img_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 556 'load' 'pixel_18' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_12 : Operation 557 [2/2] (3.25ns)   --->   "%pixel_19 = load i11 %pad_img_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 557 'load' 'pixel_19' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_12 : Operation 558 [1/1] (1.78ns)   --->   "%empty_44 = add i5 %empty, i5 3" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 558 'add' 'empty_44' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 559 [1/5] (7.25ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 559 'fadd' 'w_sum' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 560 [1/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %w_10_read, i32 %pixel_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 560 'fmul' 'mul_1_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 561 [1/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %w_11_read, i32 %pixel_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 561 'fmul' 'mul_1_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 562 [2/4] (5.70ns)   --->   "%mul_1_5 = fmul i32 %w_12_read, i32 %pixel_12" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 562 'fmul' 'mul_1_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 563 [2/4] (5.70ns)   --->   "%mul_1_6 = fmul i32 %w_13_read, i32 %pixel_13" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 563 'fmul' 'mul_1_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 564 [1/1] (1.63ns)   --->   "%add_ln39_29 = add i11 %add_ln39_22, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 564 'add' 'add_ln39_29' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln39_33 = zext i11 %add_ln39_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 565 'zext' 'zext_ln39_33' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 566 [1/1] (0.00ns)   --->   "%pad_img_addr_20 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 566 'getelementptr' 'pad_img_addr_20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 567 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %w_14_read, i32 %pixel_14" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 567 'fmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 568 [3/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %w_15_read, i32 %pixel_15" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 568 'fmul' 'mul_2_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 569 [4/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %w_16_read, i32 %pixel_16" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 569 'fmul' 'mul_2_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 570 [4/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %w_17_read, i32 %pixel_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 570 'fmul' 'mul_2_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 571 [1/2] (3.25ns)   --->   "%pixel_18 = load i11 %pad_img_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 571 'load' 'pixel_18' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_13 : Operation 572 [1/2] (3.25ns)   --->   "%pixel_19 = load i11 %pad_img_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 572 'load' 'pixel_19' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_13 : Operation 573 [2/2] (3.25ns)   --->   "%pixel_20 = load i11 %pad_img_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 573 'load' 'pixel_20' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_13 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_44, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 574 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln39_34 = zext i10 %tmp_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 575 'zext' 'zext_ln39_34' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_44, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 576 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln39_35 = zext i6 %tmp_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 577 'zext' 'zext_ln39_35' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 578 [1/1] (1.73ns)   --->   "%add_ln39_30 = add i11 %zext_ln39_34, i11 %zext_ln39_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 578 'add' 'add_ln39_30' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 579 [1/1] (1.63ns)   --->   "%add_ln39_31 = add i11 %add_ln39_30, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 579 'add' 'add_ln39_31' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln39_36 = zext i11 %add_ln39_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 580 'zext' 'zext_ln39_36' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 581 [1/1] (0.00ns)   --->   "%pad_img_addr_21 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 581 'getelementptr' 'pad_img_addr_21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 582 [2/2] (3.25ns)   --->   "%pixel_21 = load i11 %pad_img_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 582 'load' 'pixel_21' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 583 [5/5] (7.25ns)   --->   "%w_sum_1 = fadd i32 %w_sum, i32 %mul_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 583 'fadd' 'w_sum_1' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 584 [1/4] (5.70ns)   --->   "%mul_1_5 = fmul i32 %w_12_read, i32 %pixel_12" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 584 'fmul' 'mul_1_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 585 [1/4] (5.70ns)   --->   "%mul_1_6 = fmul i32 %w_13_read, i32 %pixel_13" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 585 'fmul' 'mul_1_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 586 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %w_14_read, i32 %pixel_14" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 586 'fmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 587 [2/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %w_15_read, i32 %pixel_15" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 587 'fmul' 'mul_2_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 588 [3/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %w_16_read, i32 %pixel_16" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 588 'fmul' 'mul_2_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 589 [3/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %w_17_read, i32 %pixel_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 589 'fmul' 'mul_2_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 590 [4/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %w_18_read, i32 %pixel_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 590 'fmul' 'mul_2_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 591 [4/4] (5.70ns)   --->   "%mul_2_5 = fmul i32 %w_19_read, i32 %pixel_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 591 'fmul' 'mul_2_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 592 [1/2] (3.25ns)   --->   "%pixel_20 = load i11 %pad_img_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 592 'load' 'pixel_20' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_14 : Operation 593 [1/1] (1.63ns)   --->   "%add_ln39_32 = add i11 %add_ln39_30, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 593 'add' 'add_ln39_32' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln39_37 = zext i11 %add_ln39_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 594 'zext' 'zext_ln39_37' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 595 [1/1] (0.00ns)   --->   "%pad_img_addr_22 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 595 'getelementptr' 'pad_img_addr_22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 596 [1/1] (1.63ns)   --->   "%add_ln39_33 = add i11 %add_ln39_30, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 596 'add' 'add_ln39_33' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln39_38 = zext i11 %add_ln39_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 597 'zext' 'zext_ln39_38' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 598 [1/1] (0.00ns)   --->   "%pad_img_addr_23 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 598 'getelementptr' 'pad_img_addr_23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 599 [1/2] (3.25ns)   --->   "%pixel_21 = load i11 %pad_img_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 599 'load' 'pixel_21' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_14 : Operation 600 [2/2] (3.25ns)   --->   "%pixel_22 = load i11 %pad_img_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 600 'load' 'pixel_22' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_14 : Operation 601 [2/2] (3.25ns)   --->   "%pixel_23 = load i11 %pad_img_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 601 'load' 'pixel_23' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 602 [4/5] (7.25ns)   --->   "%w_sum_1 = fadd i32 %w_sum, i32 %mul_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 602 'fadd' 'w_sum_1' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 603 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %w_14_read, i32 %pixel_14" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 603 'fmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 604 [1/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %w_15_read, i32 %pixel_15" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 604 'fmul' 'mul_2_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 605 [2/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %w_16_read, i32 %pixel_16" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 605 'fmul' 'mul_2_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 606 [2/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %w_17_read, i32 %pixel_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 606 'fmul' 'mul_2_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 607 [3/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %w_18_read, i32 %pixel_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 607 'fmul' 'mul_2_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 608 [3/4] (5.70ns)   --->   "%mul_2_5 = fmul i32 %w_19_read, i32 %pixel_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 608 'fmul' 'mul_2_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 609 [4/4] (5.70ns)   --->   "%mul_2_6 = fmul i32 %w_20_read, i32 %pixel_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 609 'fmul' 'mul_2_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 610 [1/1] (1.63ns)   --->   "%add_ln39_34 = add i11 %add_ln39_30, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 610 'add' 'add_ln39_34' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln39_39 = zext i11 %add_ln39_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 611 'zext' 'zext_ln39_39' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 612 [1/1] (0.00ns)   --->   "%pad_img_addr_24 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 612 'getelementptr' 'pad_img_addr_24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 613 [1/1] (1.63ns)   --->   "%add_ln39_35 = add i11 %add_ln39_30, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 613 'add' 'add_ln39_35' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln39_40 = zext i11 %add_ln39_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 614 'zext' 'zext_ln39_40' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 615 [1/1] (0.00ns)   --->   "%pad_img_addr_25 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 615 'getelementptr' 'pad_img_addr_25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 616 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %w_21_read, i32 %pixel_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 616 'fmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 617 [1/2] (3.25ns)   --->   "%pixel_22 = load i11 %pad_img_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 617 'load' 'pixel_22' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_15 : Operation 618 [1/2] (3.25ns)   --->   "%pixel_23 = load i11 %pad_img_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 618 'load' 'pixel_23' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_15 : Operation 619 [2/2] (3.25ns)   --->   "%pixel_24 = load i11 %pad_img_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 619 'load' 'pixel_24' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_15 : Operation 620 [2/2] (3.25ns)   --->   "%pixel_25 = load i11 %pad_img_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 620 'load' 'pixel_25' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 621 [3/5] (7.25ns)   --->   "%w_sum_1 = fadd i32 %w_sum, i32 %mul_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 621 'fadd' 'w_sum_1' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 622 [1/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %w_16_read, i32 %pixel_16" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 622 'fmul' 'mul_2_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 623 [1/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %w_17_read, i32 %pixel_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 623 'fmul' 'mul_2_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 624 [2/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %w_18_read, i32 %pixel_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 624 'fmul' 'mul_2_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 625 [2/4] (5.70ns)   --->   "%mul_2_5 = fmul i32 %w_19_read, i32 %pixel_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 625 'fmul' 'mul_2_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 626 [3/4] (5.70ns)   --->   "%mul_2_6 = fmul i32 %w_20_read, i32 %pixel_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 626 'fmul' 'mul_2_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 627 [1/1] (1.63ns)   --->   "%add_ln39_36 = add i11 %add_ln39_30, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 627 'add' 'add_ln39_36' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln39_41 = zext i11 %add_ln39_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 628 'zext' 'zext_ln39_41' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 629 [1/1] (0.00ns)   --->   "%pad_img_addr_26 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 629 'getelementptr' 'pad_img_addr_26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 630 [1/1] (1.63ns)   --->   "%add_ln39_37 = add i11 %add_ln39_30, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 630 'add' 'add_ln39_37' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln39_42 = zext i11 %add_ln39_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 631 'zext' 'zext_ln39_42' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 632 [1/1] (0.00ns)   --->   "%pad_img_addr_27 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 632 'getelementptr' 'pad_img_addr_27' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 633 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %w_21_read, i32 %pixel_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 633 'fmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 634 [4/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %w_22_read, i32 %pixel_22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 634 'fmul' 'mul_3_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 635 [4/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %w_23_read, i32 %pixel_23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 635 'fmul' 'mul_3_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 636 [1/2] (3.25ns)   --->   "%pixel_24 = load i11 %pad_img_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 636 'load' 'pixel_24' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_16 : Operation 637 [1/2] (3.25ns)   --->   "%pixel_25 = load i11 %pad_img_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 637 'load' 'pixel_25' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_16 : Operation 638 [2/2] (3.25ns)   --->   "%pixel_26 = load i11 %pad_img_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 638 'load' 'pixel_26' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_16 : Operation 639 [2/2] (3.25ns)   --->   "%pixel_27 = load i11 %pad_img_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 639 'load' 'pixel_27' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_16 : Operation 640 [1/1] (1.78ns)   --->   "%empty_45 = add i5 %empty, i5 4" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 640 'add' 'empty_45' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 641 [2/5] (7.25ns)   --->   "%w_sum_1 = fadd i32 %w_sum, i32 %mul_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 641 'fadd' 'w_sum_1' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 642 [1/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %w_18_read, i32 %pixel_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 642 'fmul' 'mul_2_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 643 [1/4] (5.70ns)   --->   "%mul_2_5 = fmul i32 %w_19_read, i32 %pixel_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 643 'fmul' 'mul_2_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 644 [2/4] (5.70ns)   --->   "%mul_2_6 = fmul i32 %w_20_read, i32 %pixel_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 644 'fmul' 'mul_2_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 645 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %w_21_read, i32 %pixel_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 645 'fmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 646 [3/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %w_22_read, i32 %pixel_22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 646 'fmul' 'mul_3_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 647 [3/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %w_23_read, i32 %pixel_23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 647 'fmul' 'mul_3_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 648 [4/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %w_24_read, i32 %pixel_24" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 648 'fmul' 'mul_3_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 649 [4/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %w_25_read, i32 %pixel_25" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 649 'fmul' 'mul_3_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 650 [1/2] (3.25ns)   --->   "%pixel_26 = load i11 %pad_img_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 650 'load' 'pixel_26' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_17 : Operation 651 [1/2] (3.25ns)   --->   "%pixel_27 = load i11 %pad_img_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 651 'load' 'pixel_27' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_17 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_45, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 652 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln39_43 = zext i10 %tmp_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 653 'zext' 'zext_ln39_43' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_45, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 654 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln39_44 = zext i6 %tmp_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 655 'zext' 'zext_ln39_44' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 656 [1/1] (1.73ns)   --->   "%add_ln39_38 = add i11 %zext_ln39_43, i11 %zext_ln39_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 656 'add' 'add_ln39_38' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 657 [1/1] (1.63ns)   --->   "%add_ln39_39 = add i11 %add_ln39_38, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 657 'add' 'add_ln39_39' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln39_45 = zext i11 %add_ln39_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 658 'zext' 'zext_ln39_45' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 659 [1/1] (0.00ns)   --->   "%pad_img_addr_28 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 659 'getelementptr' 'pad_img_addr_28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 660 [1/1] (1.63ns)   --->   "%add_ln39_40 = add i11 %add_ln39_38, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 660 'add' 'add_ln39_40' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln39_46 = zext i11 %add_ln39_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 661 'zext' 'zext_ln39_46' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 662 [1/1] (0.00ns)   --->   "%pad_img_addr_29 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 662 'getelementptr' 'pad_img_addr_29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 663 [2/2] (3.25ns)   --->   "%pixel_28 = load i11 %pad_img_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 663 'load' 'pixel_28' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_17 : Operation 664 [2/2] (3.25ns)   --->   "%pixel_29 = load i11 %pad_img_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 664 'load' 'pixel_29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 665 [1/5] (7.25ns)   --->   "%w_sum_1 = fadd i32 %w_sum, i32 %mul_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 665 'fadd' 'w_sum_1' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 666 [1/4] (5.70ns)   --->   "%mul_2_6 = fmul i32 %w_20_read, i32 %pixel_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 666 'fmul' 'mul_2_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 667 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %w_21_read, i32 %pixel_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 667 'fmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 668 [2/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %w_22_read, i32 %pixel_22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 668 'fmul' 'mul_3_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 669 [2/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %w_23_read, i32 %pixel_23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 669 'fmul' 'mul_3_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 670 [3/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %w_24_read, i32 %pixel_24" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 670 'fmul' 'mul_3_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 671 [3/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %w_25_read, i32 %pixel_25" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 671 'fmul' 'mul_3_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 672 [4/4] (5.70ns)   --->   "%mul_3_5 = fmul i32 %w_26_read, i32 %pixel_26" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 672 'fmul' 'mul_3_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 673 [4/4] (5.70ns)   --->   "%mul_3_6 = fmul i32 %w_27_read, i32 %pixel_27" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 673 'fmul' 'mul_3_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 674 [1/1] (1.63ns)   --->   "%add_ln39_41 = add i11 %add_ln39_38, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 674 'add' 'add_ln39_41' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln39_47 = zext i11 %add_ln39_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 675 'zext' 'zext_ln39_47' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 676 [1/1] (0.00ns)   --->   "%pad_img_addr_30 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 676 'getelementptr' 'pad_img_addr_30' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 677 [1/1] (1.63ns)   --->   "%add_ln39_42 = add i11 %add_ln39_38, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 677 'add' 'add_ln39_42' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln39_48 = zext i11 %add_ln39_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 678 'zext' 'zext_ln39_48' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 679 [1/1] (0.00ns)   --->   "%pad_img_addr_31 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 679 'getelementptr' 'pad_img_addr_31' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 680 [1/2] (3.25ns)   --->   "%pixel_28 = load i11 %pad_img_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 680 'load' 'pixel_28' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_18 : Operation 681 [1/2] (3.25ns)   --->   "%pixel_29 = load i11 %pad_img_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 681 'load' 'pixel_29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_18 : Operation 682 [2/2] (3.25ns)   --->   "%pixel_30 = load i11 %pad_img_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 682 'load' 'pixel_30' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_18 : Operation 683 [2/2] (3.25ns)   --->   "%pixel_31 = load i11 %pad_img_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 683 'load' 'pixel_31' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %empty" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 684 'zext' 'zext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 685 [5/5] (7.25ns)   --->   "%w_sum_2 = fadd i32 %w_sum_1, i32 %mul_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 685 'fadd' 'w_sum_2' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 686 [1/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %w_22_read, i32 %pixel_22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 686 'fmul' 'mul_3_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 687 [1/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %w_23_read, i32 %pixel_23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 687 'fmul' 'mul_3_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 688 [2/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %w_24_read, i32 %pixel_24" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 688 'fmul' 'mul_3_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 689 [2/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %w_25_read, i32 %pixel_25" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 689 'fmul' 'mul_3_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 690 [3/4] (5.70ns)   --->   "%mul_3_5 = fmul i32 %w_26_read, i32 %pixel_26" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 690 'fmul' 'mul_3_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 691 [3/4] (5.70ns)   --->   "%mul_3_6 = fmul i32 %w_27_read, i32 %pixel_27" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 691 'fmul' 'mul_3_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 692 [1/1] (1.63ns)   --->   "%add_ln39_43 = add i11 %add_ln39_38, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 692 'add' 'add_ln39_43' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln39_49 = zext i11 %add_ln39_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 693 'zext' 'zext_ln39_49' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 694 [1/1] (0.00ns)   --->   "%pad_img_addr_32 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 694 'getelementptr' 'pad_img_addr_32' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 695 [1/1] (1.63ns)   --->   "%add_ln39_44 = add i11 %add_ln39_38, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 695 'add' 'add_ln39_44' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln39_50 = zext i11 %add_ln39_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 696 'zext' 'zext_ln39_50' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 697 [1/1] (0.00ns)   --->   "%pad_img_addr_33 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 697 'getelementptr' 'pad_img_addr_33' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 698 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %w_28_read, i32 %pixel_28" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 698 'fmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 699 [4/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %w_29_read, i32 %pixel_29" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 699 'fmul' 'mul_4_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 700 [1/2] (3.25ns)   --->   "%pixel_30 = load i11 %pad_img_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 700 'load' 'pixel_30' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_19 : Operation 701 [1/2] (3.25ns)   --->   "%pixel_31 = load i11 %pad_img_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 701 'load' 'pixel_31' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_19 : Operation 702 [2/2] (3.25ns)   --->   "%pixel_32 = load i11 %pad_img_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 702 'load' 'pixel_32' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_19 : Operation 703 [2/2] (3.25ns)   --->   "%pixel_33 = load i11 %pad_img_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 703 'load' 'pixel_33' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_19 : Operation 704 [1/1] (1.78ns)   --->   "%empty_46 = add i6 %zext_ln28, i6 5" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 704 'add' 'empty_46' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 705 [4/5] (7.25ns)   --->   "%w_sum_2 = fadd i32 %w_sum_1, i32 %mul_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 705 'fadd' 'w_sum_2' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 706 [1/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %w_24_read, i32 %pixel_24" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 706 'fmul' 'mul_3_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 707 [1/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %w_25_read, i32 %pixel_25" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 707 'fmul' 'mul_3_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 708 [2/4] (5.70ns)   --->   "%mul_3_5 = fmul i32 %w_26_read, i32 %pixel_26" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 708 'fmul' 'mul_3_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 709 [2/4] (5.70ns)   --->   "%mul_3_6 = fmul i32 %w_27_read, i32 %pixel_27" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 709 'fmul' 'mul_3_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 710 [1/1] (1.63ns)   --->   "%add_ln39_45 = add i11 %add_ln39_38, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 710 'add' 'add_ln39_45' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln39_51 = zext i11 %add_ln39_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 711 'zext' 'zext_ln39_51' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 712 [1/1] (0.00ns)   --->   "%pad_img_addr_34 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 712 'getelementptr' 'pad_img_addr_34' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 713 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %w_28_read, i32 %pixel_28" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 713 'fmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 714 [3/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %w_29_read, i32 %pixel_29" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 714 'fmul' 'mul_4_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 715 [4/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %w_30_read, i32 %pixel_30" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 715 'fmul' 'mul_4_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 716 [4/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %w_31_read, i32 %pixel_31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 716 'fmul' 'mul_4_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 717 [1/2] (3.25ns)   --->   "%pixel_32 = load i11 %pad_img_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 717 'load' 'pixel_32' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_20 : Operation 718 [1/2] (3.25ns)   --->   "%pixel_33 = load i11 %pad_img_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 718 'load' 'pixel_33' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_20 : Operation 719 [2/2] (3.25ns)   --->   "%pixel_34 = load i11 %pad_img_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 719 'load' 'pixel_34' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_20 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_46, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 720 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_46, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 721 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln39_52 = zext i7 %tmp_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 722 'zext' 'zext_ln39_52' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 723 [1/1] (1.63ns)   --->   "%add_ln39_46 = add i11 %tmp_31, i11 %zext_ln39_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 723 'add' 'add_ln39_46' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 724 [1/1] (1.63ns)   --->   "%add_ln39_47 = add i11 %add_ln39_46, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 724 'add' 'add_ln39_47' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln39_53 = zext i11 %add_ln39_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 725 'zext' 'zext_ln39_53' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 726 [1/1] (0.00ns)   --->   "%pad_img_addr_35 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 726 'getelementptr' 'pad_img_addr_35' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 727 [2/2] (3.25ns)   --->   "%pixel_35 = load i11 %pad_img_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 727 'load' 'pixel_35' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 728 [3/5] (7.25ns)   --->   "%w_sum_2 = fadd i32 %w_sum_1, i32 %mul_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 728 'fadd' 'w_sum_2' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 729 [1/4] (5.70ns)   --->   "%mul_3_5 = fmul i32 %w_26_read, i32 %pixel_26" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 729 'fmul' 'mul_3_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 730 [1/4] (5.70ns)   --->   "%mul_3_6 = fmul i32 %w_27_read, i32 %pixel_27" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 730 'fmul' 'mul_3_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 731 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %w_28_read, i32 %pixel_28" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 731 'fmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 732 [2/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %w_29_read, i32 %pixel_29" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 732 'fmul' 'mul_4_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 733 [3/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %w_30_read, i32 %pixel_30" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 733 'fmul' 'mul_4_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 734 [3/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %w_31_read, i32 %pixel_31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 734 'fmul' 'mul_4_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 735 [4/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %w_32_read, i32 %pixel_32" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 735 'fmul' 'mul_4_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 736 [4/4] (5.70ns)   --->   "%mul_4_5 = fmul i32 %w_33_read, i32 %pixel_33" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 736 'fmul' 'mul_4_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 737 [1/2] (3.25ns)   --->   "%pixel_34 = load i11 %pad_img_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 737 'load' 'pixel_34' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_21 : Operation 738 [1/1] (1.63ns)   --->   "%add_ln39_48 = add i11 %add_ln39_46, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 738 'add' 'add_ln39_48' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln39_54 = zext i11 %add_ln39_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 739 'zext' 'zext_ln39_54' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 740 [1/1] (0.00ns)   --->   "%pad_img_addr_36 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 740 'getelementptr' 'pad_img_addr_36' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 741 [1/1] (1.63ns)   --->   "%add_ln39_49 = add i11 %add_ln39_46, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 741 'add' 'add_ln39_49' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln39_55 = zext i11 %add_ln39_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 742 'zext' 'zext_ln39_55' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 743 [1/1] (0.00ns)   --->   "%pad_img_addr_37 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 743 'getelementptr' 'pad_img_addr_37' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 744 [1/2] (3.25ns)   --->   "%pixel_35 = load i11 %pad_img_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 744 'load' 'pixel_35' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_21 : Operation 745 [2/2] (3.25ns)   --->   "%pixel_36 = load i11 %pad_img_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 745 'load' 'pixel_36' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_21 : Operation 746 [2/2] (3.25ns)   --->   "%pixel_37 = load i11 %pad_img_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 746 'load' 'pixel_37' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 747 [2/5] (7.25ns)   --->   "%w_sum_2 = fadd i32 %w_sum_1, i32 %mul_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 747 'fadd' 'w_sum_2' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 748 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %w_28_read, i32 %pixel_28" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 748 'fmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 749 [1/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %w_29_read, i32 %pixel_29" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 749 'fmul' 'mul_4_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 750 [2/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %w_30_read, i32 %pixel_30" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 750 'fmul' 'mul_4_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 751 [2/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %w_31_read, i32 %pixel_31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 751 'fmul' 'mul_4_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 752 [3/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %w_32_read, i32 %pixel_32" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 752 'fmul' 'mul_4_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 753 [3/4] (5.70ns)   --->   "%mul_4_5 = fmul i32 %w_33_read, i32 %pixel_33" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 753 'fmul' 'mul_4_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 754 [4/4] (5.70ns)   --->   "%mul_4_6 = fmul i32 %w_34_read, i32 %pixel_34" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 754 'fmul' 'mul_4_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 755 [1/1] (1.63ns)   --->   "%add_ln39_50 = add i11 %add_ln39_46, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 755 'add' 'add_ln39_50' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln39_56 = zext i11 %add_ln39_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 756 'zext' 'zext_ln39_56' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 757 [1/1] (0.00ns)   --->   "%pad_img_addr_38 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 757 'getelementptr' 'pad_img_addr_38' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 758 [1/1] (1.63ns)   --->   "%add_ln39_51 = add i11 %add_ln39_46, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 758 'add' 'add_ln39_51' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln39_57 = zext i11 %add_ln39_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 759 'zext' 'zext_ln39_57' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 760 [1/1] (0.00ns)   --->   "%pad_img_addr_39 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 760 'getelementptr' 'pad_img_addr_39' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 761 [1/1] (1.63ns)   --->   "%add_ln39_52 = add i11 %add_ln39_46, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 761 'add' 'add_ln39_52' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 762 [1/1] (1.63ns)   --->   "%add_ln39_53 = add i11 %add_ln39_46, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 762 'add' 'add_ln39_53' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 763 [4/4] (5.70ns)   --->   "%mul_5 = fmul i32 %w_35_read, i32 %pixel_35" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 763 'fmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 764 [1/2] (3.25ns)   --->   "%pixel_36 = load i11 %pad_img_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 764 'load' 'pixel_36' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_22 : Operation 765 [1/2] (3.25ns)   --->   "%pixel_37 = load i11 %pad_img_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 765 'load' 'pixel_37' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_22 : Operation 766 [2/2] (3.25ns)   --->   "%pixel_38 = load i11 %pad_img_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 766 'load' 'pixel_38' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_22 : Operation 767 [2/2] (3.25ns)   --->   "%pixel_39 = load i11 %pad_img_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 767 'load' 'pixel_39' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_22 : Operation 768 [1/1] (1.78ns)   --->   "%empty_47 = add i6 %zext_ln28, i6 6" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 768 'add' 'empty_47' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_47, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 769 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_47, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 770 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln39_60 = zext i7 %tmp_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 771 'zext' 'zext_ln39_60' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 772 [1/1] (1.63ns)   --->   "%add_ln39_54 = add i11 %tmp_33, i11 %zext_ln39_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 772 'add' 'add_ln39_54' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 773 [1/1] (1.63ns)   --->   "%add_ln39_55 = add i11 %add_ln39_54, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 773 'add' 'add_ln39_55' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 774 [1/1] (1.63ns)   --->   "%add_ln39_56 = add i11 %add_ln39_54, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 774 'add' 'add_ln39_56' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 775 [1/1] (1.63ns)   --->   "%add_ln39_57 = add i11 %add_ln39_54, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 775 'add' 'add_ln39_57' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 776 [1/1] (1.63ns)   --->   "%add_ln39_58 = add i11 %add_ln39_54, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 776 'add' 'add_ln39_58' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 777 [1/1] (1.63ns)   --->   "%add_ln39_59 = add i11 %add_ln39_54, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 777 'add' 'add_ln39_59' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 778 [1/1] (1.63ns)   --->   "%add_ln39_60 = add i11 %add_ln39_54, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 778 'add' 'add_ln39_60' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 779 [1/1] (1.63ns)   --->   "%add_ln39_61 = add i11 %add_ln39_54, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 779 'add' 'add_ln39_61' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 780 [1/5] (7.25ns)   --->   "%w_sum_2 = fadd i32 %w_sum_1, i32 %mul_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 780 'fadd' 'w_sum_2' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 781 [1/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %w_30_read, i32 %pixel_30" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 781 'fmul' 'mul_4_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 782 [1/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %w_31_read, i32 %pixel_31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 782 'fmul' 'mul_4_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 783 [2/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %w_32_read, i32 %pixel_32" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 783 'fmul' 'mul_4_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 784 [2/4] (5.70ns)   --->   "%mul_4_5 = fmul i32 %w_33_read, i32 %pixel_33" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 784 'fmul' 'mul_4_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 785 [3/4] (5.70ns)   --->   "%mul_4_6 = fmul i32 %w_34_read, i32 %pixel_34" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 785 'fmul' 'mul_4_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln39_58 = zext i11 %add_ln39_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 786 'zext' 'zext_ln39_58' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 787 [1/1] (0.00ns)   --->   "%pad_img_addr_40 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 787 'getelementptr' 'pad_img_addr_40' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln39_59 = zext i11 %add_ln39_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 788 'zext' 'zext_ln39_59' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 789 [1/1] (0.00ns)   --->   "%pad_img_addr_41 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 789 'getelementptr' 'pad_img_addr_41' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 790 [3/4] (5.70ns)   --->   "%mul_5 = fmul i32 %w_35_read, i32 %pixel_35" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 790 'fmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 791 [4/4] (5.70ns)   --->   "%mul_5_1 = fmul i32 %w_36_read, i32 %pixel_36" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 791 'fmul' 'mul_5_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 792 [4/4] (5.70ns)   --->   "%mul_5_2 = fmul i32 %w_37_read, i32 %pixel_37" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 792 'fmul' 'mul_5_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 793 [1/2] (3.25ns)   --->   "%pixel_38 = load i11 %pad_img_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 793 'load' 'pixel_38' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_23 : Operation 794 [1/2] (3.25ns)   --->   "%pixel_39 = load i11 %pad_img_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 794 'load' 'pixel_39' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_23 : Operation 795 [2/2] (3.25ns)   --->   "%pixel_40 = load i11 %pad_img_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 795 'load' 'pixel_40' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_23 : Operation 796 [2/2] (3.25ns)   --->   "%pixel_41 = load i11 %pad_img_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 796 'load' 'pixel_41' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 797 [5/5] (7.25ns)   --->   "%w_sum_3 = fadd i32 %w_sum_2, i32 %mul_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 797 'fadd' 'w_sum_3' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 798 [1/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %w_32_read, i32 %pixel_32" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 798 'fmul' 'mul_4_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 799 [1/4] (5.70ns)   --->   "%mul_4_5 = fmul i32 %w_33_read, i32 %pixel_33" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 799 'fmul' 'mul_4_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 800 [2/4] (5.70ns)   --->   "%mul_4_6 = fmul i32 %w_34_read, i32 %pixel_34" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 800 'fmul' 'mul_4_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 801 [2/4] (5.70ns)   --->   "%mul_5 = fmul i32 %w_35_read, i32 %pixel_35" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 801 'fmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 802 [3/4] (5.70ns)   --->   "%mul_5_1 = fmul i32 %w_36_read, i32 %pixel_36" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 802 'fmul' 'mul_5_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 803 [3/4] (5.70ns)   --->   "%mul_5_2 = fmul i32 %w_37_read, i32 %pixel_37" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 803 'fmul' 'mul_5_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 804 [4/4] (5.70ns)   --->   "%mul_5_3 = fmul i32 %w_38_read, i32 %pixel_38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 804 'fmul' 'mul_5_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 805 [4/4] (5.70ns)   --->   "%mul_5_4 = fmul i32 %w_39_read, i32 %pixel_39" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 805 'fmul' 'mul_5_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 806 [1/2] (3.25ns)   --->   "%pixel_40 = load i11 %pad_img_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 806 'load' 'pixel_40' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_24 : Operation 807 [1/2] (3.25ns)   --->   "%pixel_41 = load i11 %pad_img_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 807 'load' 'pixel_41' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_24 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln39_61 = zext i11 %add_ln39_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 808 'zext' 'zext_ln39_61' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 809 [1/1] (0.00ns)   --->   "%pad_img_addr_42 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 809 'getelementptr' 'pad_img_addr_42' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln39_62 = zext i11 %add_ln39_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 810 'zext' 'zext_ln39_62' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 811 [1/1] (0.00ns)   --->   "%pad_img_addr_43 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 811 'getelementptr' 'pad_img_addr_43' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 812 [2/2] (3.25ns)   --->   "%pixel_42 = load i11 %pad_img_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 812 'load' 'pixel_42' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_24 : Operation 813 [2/2] (3.25ns)   --->   "%pixel_43 = load i11 %pad_img_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 813 'load' 'pixel_43' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 814 [4/5] (7.25ns)   --->   "%w_sum_3 = fadd i32 %w_sum_2, i32 %mul_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 814 'fadd' 'w_sum_3' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 815 [1/4] (5.70ns)   --->   "%mul_4_6 = fmul i32 %w_34_read, i32 %pixel_34" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 815 'fmul' 'mul_4_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 816 [1/4] (5.70ns)   --->   "%mul_5 = fmul i32 %w_35_read, i32 %pixel_35" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 816 'fmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 817 [2/4] (5.70ns)   --->   "%mul_5_1 = fmul i32 %w_36_read, i32 %pixel_36" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 817 'fmul' 'mul_5_1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 818 [2/4] (5.70ns)   --->   "%mul_5_2 = fmul i32 %w_37_read, i32 %pixel_37" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 818 'fmul' 'mul_5_2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 819 [3/4] (5.70ns)   --->   "%mul_5_3 = fmul i32 %w_38_read, i32 %pixel_38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 819 'fmul' 'mul_5_3' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 820 [3/4] (5.70ns)   --->   "%mul_5_4 = fmul i32 %w_39_read, i32 %pixel_39" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 820 'fmul' 'mul_5_4' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 821 [4/4] (5.70ns)   --->   "%mul_5_5 = fmul i32 %w_40_read, i32 %pixel_40" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 821 'fmul' 'mul_5_5' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 822 [4/4] (5.70ns)   --->   "%mul_5_6 = fmul i32 %w_41_read, i32 %pixel_41" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 822 'fmul' 'mul_5_6' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln39_63 = zext i11 %add_ln39_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 823 'zext' 'zext_ln39_63' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 824 [1/1] (0.00ns)   --->   "%pad_img_addr_44 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 824 'getelementptr' 'pad_img_addr_44' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln39_64 = zext i11 %add_ln39_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 825 'zext' 'zext_ln39_64' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 826 [1/1] (0.00ns)   --->   "%pad_img_addr_45 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 826 'getelementptr' 'pad_img_addr_45' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 827 [1/2] (3.25ns)   --->   "%pixel_42 = load i11 %pad_img_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 827 'load' 'pixel_42' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_25 : Operation 828 [1/2] (3.25ns)   --->   "%pixel_43 = load i11 %pad_img_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 828 'load' 'pixel_43' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_25 : Operation 829 [2/2] (3.25ns)   --->   "%pixel_44 = load i11 %pad_img_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 829 'load' 'pixel_44' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_25 : Operation 830 [2/2] (3.25ns)   --->   "%pixel_45 = load i11 %pad_img_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 830 'load' 'pixel_45' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_25 : Operation 831 [1/1] (1.56ns)   --->   "%add_ln28 = add i2 %select_ln26, i2 1" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 831 'add' 'add_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 832 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %indvar_flatten_load, i4 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 832 'add' 'add_ln26_1' <Predicate = (!icmp_ln20 & !or_ln22)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 833 [1/1] (1.02ns)   --->   "%select_ln26_2 = select i1 %or_ln22, i4 1, i4 %add_ln26_1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 833 'select' 'select_ln26_2' <Predicate = (!icmp_ln20)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 834 [1/1] (1.87ns)   --->   "%add_ln22_1 = add i7 %indvar_flatten11_load, i7 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 834 'add' 'add_ln22_1' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 835 [1/1] (0.99ns)   --->   "%select_ln22_2 = select i1 %icmp_ln22, i7 1, i7 %add_ln22_1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 835 'select' 'select_ln22_2' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 836 [1/1] (1.58ns)   --->   "%store_ln22 = store i7 %select_ln22_2, i7 %indvar_flatten11" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 836 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_25 : Operation 837 [1/1] (1.58ns)   --->   "%store_ln26 = store i4 %select_ln26_2, i4 %indvar_flatten" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 837 'store' 'store_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_25 : Operation 838 [1/1] (1.58ns)   --->   "%store_ln28 = store i2 %add_ln28, i2 %pc" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 838 'store' 'store_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 839 [3/5] (7.25ns)   --->   "%w_sum_3 = fadd i32 %w_sum_2, i32 %mul_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 839 'fadd' 'w_sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 840 [1/4] (5.70ns)   --->   "%mul_5_1 = fmul i32 %w_36_read, i32 %pixel_36" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 840 'fmul' 'mul_5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 841 [1/4] (5.70ns)   --->   "%mul_5_2 = fmul i32 %w_37_read, i32 %pixel_37" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 841 'fmul' 'mul_5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 842 [2/4] (5.70ns)   --->   "%mul_5_3 = fmul i32 %w_38_read, i32 %pixel_38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 842 'fmul' 'mul_5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 843 [2/4] (5.70ns)   --->   "%mul_5_4 = fmul i32 %w_39_read, i32 %pixel_39" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 843 'fmul' 'mul_5_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 844 [3/4] (5.70ns)   --->   "%mul_5_5 = fmul i32 %w_40_read, i32 %pixel_40" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 844 'fmul' 'mul_5_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 845 [3/4] (5.70ns)   --->   "%mul_5_6 = fmul i32 %w_41_read, i32 %pixel_41" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 845 'fmul' 'mul_5_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln39_65 = zext i11 %add_ln39_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 846 'zext' 'zext_ln39_65' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 847 [1/1] (0.00ns)   --->   "%pad_img_addr_46 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 847 'getelementptr' 'pad_img_addr_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln39_66 = zext i11 %add_ln39_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 848 'zext' 'zext_ln39_66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 849 [1/1] (0.00ns)   --->   "%pad_img_addr_47 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 849 'getelementptr' 'pad_img_addr_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 850 [4/4] (5.70ns)   --->   "%mul_6 = fmul i32 %w_42_read, i32 %pixel_42" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 850 'fmul' 'mul_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 851 [4/4] (5.70ns)   --->   "%mul_6_1 = fmul i32 %w_43_read, i32 %pixel_43" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 851 'fmul' 'mul_6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 852 [1/2] (3.25ns)   --->   "%pixel_44 = load i11 %pad_img_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 852 'load' 'pixel_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_26 : Operation 853 [1/2] (3.25ns)   --->   "%pixel_45 = load i11 %pad_img_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 853 'load' 'pixel_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_26 : Operation 854 [2/2] (3.25ns)   --->   "%pixel_46 = load i11 %pad_img_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 854 'load' 'pixel_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_26 : Operation 855 [2/2] (3.25ns)   --->   "%pixel_47 = load i11 %pad_img_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 855 'load' 'pixel_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 856 [2/5] (7.25ns)   --->   "%w_sum_3 = fadd i32 %w_sum_2, i32 %mul_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 856 'fadd' 'w_sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 857 [1/4] (5.70ns)   --->   "%mul_5_3 = fmul i32 %w_38_read, i32 %pixel_38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 857 'fmul' 'mul_5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 858 [1/4] (5.70ns)   --->   "%mul_5_4 = fmul i32 %w_39_read, i32 %pixel_39" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 858 'fmul' 'mul_5_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 859 [2/4] (5.70ns)   --->   "%mul_5_5 = fmul i32 %w_40_read, i32 %pixel_40" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 859 'fmul' 'mul_5_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 860 [2/4] (5.70ns)   --->   "%mul_5_6 = fmul i32 %w_41_read, i32 %pixel_41" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 860 'fmul' 'mul_5_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln39_67 = zext i11 %add_ln39_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 861 'zext' 'zext_ln39_67' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 862 [1/1] (0.00ns)   --->   "%pad_img_addr_48 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln39_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 862 'getelementptr' 'pad_img_addr_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 863 [3/4] (5.70ns)   --->   "%mul_6 = fmul i32 %w_42_read, i32 %pixel_42" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 863 'fmul' 'mul_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 864 [3/4] (5.70ns)   --->   "%mul_6_1 = fmul i32 %w_43_read, i32 %pixel_43" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 864 'fmul' 'mul_6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 865 [4/4] (5.70ns)   --->   "%mul_6_2 = fmul i32 %w_44_read, i32 %pixel_44" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 865 'fmul' 'mul_6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 866 [4/4] (5.70ns)   --->   "%mul_6_3 = fmul i32 %w_45_read, i32 %pixel_45" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 866 'fmul' 'mul_6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 867 [1/2] (3.25ns)   --->   "%pixel_46 = load i11 %pad_img_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 867 'load' 'pixel_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_27 : Operation 868 [1/2] (3.25ns)   --->   "%pixel_47 = load i11 %pad_img_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 868 'load' 'pixel_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_27 : Operation 869 [2/2] (3.25ns)   --->   "%pixel_48 = load i11 %pad_img_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 869 'load' 'pixel_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 870 [1/5] (7.25ns)   --->   "%w_sum_3 = fadd i32 %w_sum_2, i32 %mul_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 870 'fadd' 'w_sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 871 [1/4] (5.70ns)   --->   "%mul_5_5 = fmul i32 %w_40_read, i32 %pixel_40" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 871 'fmul' 'mul_5_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 872 [1/4] (5.70ns)   --->   "%mul_5_6 = fmul i32 %w_41_read, i32 %pixel_41" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 872 'fmul' 'mul_5_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 873 [2/4] (5.70ns)   --->   "%mul_6 = fmul i32 %w_42_read, i32 %pixel_42" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 873 'fmul' 'mul_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 874 [2/4] (5.70ns)   --->   "%mul_6_1 = fmul i32 %w_43_read, i32 %pixel_43" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 874 'fmul' 'mul_6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 875 [3/4] (5.70ns)   --->   "%mul_6_2 = fmul i32 %w_44_read, i32 %pixel_44" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 875 'fmul' 'mul_6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 876 [3/4] (5.70ns)   --->   "%mul_6_3 = fmul i32 %w_45_read, i32 %pixel_45" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 876 'fmul' 'mul_6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 877 [4/4] (5.70ns)   --->   "%mul_6_4 = fmul i32 %w_46_read, i32 %pixel_46" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 877 'fmul' 'mul_6_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 878 [4/4] (5.70ns)   --->   "%mul_6_5 = fmul i32 %w_47_read, i32 %pixel_47" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 878 'fmul' 'mul_6_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 879 [1/2] (3.25ns)   --->   "%pixel_48 = load i11 %pad_img_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 879 'load' 'pixel_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 880 [5/5] (7.25ns)   --->   "%w_sum_4 = fadd i32 %w_sum_3, i32 %mul_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 880 'fadd' 'w_sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 881 [1/4] (5.70ns)   --->   "%mul_6 = fmul i32 %w_42_read, i32 %pixel_42" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 881 'fmul' 'mul_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 882 [1/4] (5.70ns)   --->   "%mul_6_1 = fmul i32 %w_43_read, i32 %pixel_43" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 882 'fmul' 'mul_6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 883 [2/4] (5.70ns)   --->   "%mul_6_2 = fmul i32 %w_44_read, i32 %pixel_44" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 883 'fmul' 'mul_6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 884 [2/4] (5.70ns)   --->   "%mul_6_3 = fmul i32 %w_45_read, i32 %pixel_45" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 884 'fmul' 'mul_6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 885 [3/4] (5.70ns)   --->   "%mul_6_4 = fmul i32 %w_46_read, i32 %pixel_46" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 885 'fmul' 'mul_6_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 886 [3/4] (5.70ns)   --->   "%mul_6_5 = fmul i32 %w_47_read, i32 %pixel_47" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 886 'fmul' 'mul_6_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 887 [4/4] (5.70ns)   --->   "%mul_6_6 = fmul i32 %w_48_read, i32 %pixel_48" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 887 'fmul' 'mul_6_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 888 [4/5] (7.25ns)   --->   "%w_sum_4 = fadd i32 %w_sum_3, i32 %mul_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 888 'fadd' 'w_sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 889 [1/4] (5.70ns)   --->   "%mul_6_2 = fmul i32 %w_44_read, i32 %pixel_44" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 889 'fmul' 'mul_6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 890 [1/4] (5.70ns)   --->   "%mul_6_3 = fmul i32 %w_45_read, i32 %pixel_45" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 890 'fmul' 'mul_6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 891 [2/4] (5.70ns)   --->   "%mul_6_4 = fmul i32 %w_46_read, i32 %pixel_46" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 891 'fmul' 'mul_6_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 892 [2/4] (5.70ns)   --->   "%mul_6_5 = fmul i32 %w_47_read, i32 %pixel_47" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 892 'fmul' 'mul_6_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 893 [3/4] (5.70ns)   --->   "%mul_6_6 = fmul i32 %w_48_read, i32 %pixel_48" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 893 'fmul' 'mul_6_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 894 [3/5] (7.25ns)   --->   "%w_sum_4 = fadd i32 %w_sum_3, i32 %mul_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 894 'fadd' 'w_sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 895 [1/4] (5.70ns)   --->   "%mul_6_4 = fmul i32 %w_46_read, i32 %pixel_46" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 895 'fmul' 'mul_6_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 896 [1/4] (5.70ns)   --->   "%mul_6_5 = fmul i32 %w_47_read, i32 %pixel_47" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 896 'fmul' 'mul_6_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 897 [2/4] (5.70ns)   --->   "%mul_6_6 = fmul i32 %w_48_read, i32 %pixel_48" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 897 'fmul' 'mul_6_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 898 [2/5] (7.25ns)   --->   "%w_sum_4 = fadd i32 %w_sum_3, i32 %mul_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 898 'fadd' 'w_sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 899 [1/4] (5.70ns)   --->   "%mul_6_6 = fmul i32 %w_48_read, i32 %pixel_48" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 899 'fmul' 'mul_6_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 900 [1/5] (7.25ns)   --->   "%w_sum_4 = fadd i32 %w_sum_3, i32 %mul_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 900 'fadd' 'w_sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 901 [5/5] (7.25ns)   --->   "%w_sum_5 = fadd i32 %w_sum_4, i32 %mul_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 901 'fadd' 'w_sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 902 [4/5] (7.25ns)   --->   "%w_sum_5 = fadd i32 %w_sum_4, i32 %mul_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 902 'fadd' 'w_sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 903 [3/5] (7.25ns)   --->   "%w_sum_5 = fadd i32 %w_sum_4, i32 %mul_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 903 'fadd' 'w_sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 904 [2/5] (7.25ns)   --->   "%w_sum_5 = fadd i32 %w_sum_4, i32 %mul_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 904 'fadd' 'w_sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 905 [1/5] (7.25ns)   --->   "%w_sum_5 = fadd i32 %w_sum_4, i32 %mul_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 905 'fadd' 'w_sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 906 [5/5] (7.25ns)   --->   "%w_sum_6 = fadd i32 %w_sum_5, i32 %mul_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 906 'fadd' 'w_sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 907 [4/5] (7.25ns)   --->   "%w_sum_6 = fadd i32 %w_sum_5, i32 %mul_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 907 'fadd' 'w_sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 908 [3/5] (7.25ns)   --->   "%w_sum_6 = fadd i32 %w_sum_5, i32 %mul_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 908 'fadd' 'w_sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 909 [2/5] (7.25ns)   --->   "%w_sum_6 = fadd i32 %w_sum_5, i32 %mul_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 909 'fadd' 'w_sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 910 [1/5] (7.25ns)   --->   "%w_sum_6 = fadd i32 %w_sum_5, i32 %mul_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 910 'fadd' 'w_sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 911 [5/5] (7.25ns)   --->   "%w_sum_7 = fadd i32 %w_sum_6, i32 %mul_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 911 'fadd' 'w_sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 912 [4/5] (7.25ns)   --->   "%w_sum_7 = fadd i32 %w_sum_6, i32 %mul_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 912 'fadd' 'w_sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 913 [3/5] (7.25ns)   --->   "%w_sum_7 = fadd i32 %w_sum_6, i32 %mul_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 913 'fadd' 'w_sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 914 [2/5] (7.25ns)   --->   "%w_sum_7 = fadd i32 %w_sum_6, i32 %mul_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 914 'fadd' 'w_sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 915 [1/5] (7.25ns)   --->   "%w_sum_7 = fadd i32 %w_sum_6, i32 %mul_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 915 'fadd' 'w_sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 916 [5/5] (7.25ns)   --->   "%w_sum_8 = fadd i32 %w_sum_7, i32 %mul_1_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 916 'fadd' 'w_sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 917 [4/5] (7.25ns)   --->   "%w_sum_8 = fadd i32 %w_sum_7, i32 %mul_1_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 917 'fadd' 'w_sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 918 [3/5] (7.25ns)   --->   "%w_sum_8 = fadd i32 %w_sum_7, i32 %mul_1_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 918 'fadd' 'w_sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 919 [2/5] (7.25ns)   --->   "%w_sum_8 = fadd i32 %w_sum_7, i32 %mul_1_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 919 'fadd' 'w_sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 920 [1/5] (7.25ns)   --->   "%w_sum_8 = fadd i32 %w_sum_7, i32 %mul_1_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 920 'fadd' 'w_sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 921 [5/5] (7.25ns)   --->   "%w_sum_9 = fadd i32 %w_sum_8, i32 %mul_1_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 921 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 922 [4/5] (7.25ns)   --->   "%w_sum_9 = fadd i32 %w_sum_8, i32 %mul_1_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 922 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 923 [3/5] (7.25ns)   --->   "%w_sum_9 = fadd i32 %w_sum_8, i32 %mul_1_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 923 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 924 [2/5] (7.25ns)   --->   "%w_sum_9 = fadd i32 %w_sum_8, i32 %mul_1_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 924 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 925 [1/5] (7.25ns)   --->   "%w_sum_9 = fadd i32 %w_sum_8, i32 %mul_1_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 925 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 0.00>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 926 [5/5] (7.25ns)   --->   "%w_sum_10 = fadd i32 %w_sum_9, i32 %mul_1_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 926 'fadd' 'w_sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 927 [4/5] (7.25ns)   --->   "%w_sum_10 = fadd i32 %w_sum_9, i32 %mul_1_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 927 'fadd' 'w_sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 928 [3/5] (7.25ns)   --->   "%w_sum_10 = fadd i32 %w_sum_9, i32 %mul_1_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 928 'fadd' 'w_sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 929 [2/5] (7.25ns)   --->   "%w_sum_10 = fadd i32 %w_sum_9, i32 %mul_1_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 929 'fadd' 'w_sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 930 [1/5] (7.25ns)   --->   "%w_sum_10 = fadd i32 %w_sum_9, i32 %mul_1_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 930 'fadd' 'w_sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 931 [5/5] (7.25ns)   --->   "%w_sum_11 = fadd i32 %w_sum_10, i32 %mul_1_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 931 'fadd' 'w_sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 932 [4/5] (7.25ns)   --->   "%w_sum_11 = fadd i32 %w_sum_10, i32 %mul_1_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 932 'fadd' 'w_sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 933 [3/5] (7.25ns)   --->   "%w_sum_11 = fadd i32 %w_sum_10, i32 %mul_1_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 933 'fadd' 'w_sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 934 [2/5] (7.25ns)   --->   "%w_sum_11 = fadd i32 %w_sum_10, i32 %mul_1_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 934 'fadd' 'w_sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 935 [1/5] (7.25ns)   --->   "%w_sum_11 = fadd i32 %w_sum_10, i32 %mul_1_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 935 'fadd' 'w_sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 936 [5/5] (7.25ns)   --->   "%w_sum_12 = fadd i32 %w_sum_11, i32 %mul_1_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 936 'fadd' 'w_sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 937 [4/5] (7.25ns)   --->   "%w_sum_12 = fadd i32 %w_sum_11, i32 %mul_1_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 937 'fadd' 'w_sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 938 [3/5] (7.25ns)   --->   "%w_sum_12 = fadd i32 %w_sum_11, i32 %mul_1_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 938 'fadd' 'w_sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 939 [2/5] (7.25ns)   --->   "%w_sum_12 = fadd i32 %w_sum_11, i32 %mul_1_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 939 'fadd' 'w_sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 940 [1/5] (7.25ns)   --->   "%w_sum_12 = fadd i32 %w_sum_11, i32 %mul_1_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 940 'fadd' 'w_sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 941 [5/5] (7.25ns)   --->   "%w_sum_13 = fadd i32 %w_sum_12, i32 %mul_1_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 941 'fadd' 'w_sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 942 [4/5] (7.25ns)   --->   "%w_sum_13 = fadd i32 %w_sum_12, i32 %mul_1_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 942 'fadd' 'w_sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 943 [3/5] (7.25ns)   --->   "%w_sum_13 = fadd i32 %w_sum_12, i32 %mul_1_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 943 'fadd' 'w_sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 944 [2/5] (7.25ns)   --->   "%w_sum_13 = fadd i32 %w_sum_12, i32 %mul_1_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 944 'fadd' 'w_sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 945 [1/5] (7.25ns)   --->   "%w_sum_13 = fadd i32 %w_sum_12, i32 %mul_1_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 945 'fadd' 'w_sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 946 [5/5] (7.25ns)   --->   "%w_sum_14 = fadd i32 %w_sum_13, i32 %mul_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 946 'fadd' 'w_sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 947 [4/5] (7.25ns)   --->   "%w_sum_14 = fadd i32 %w_sum_13, i32 %mul_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 947 'fadd' 'w_sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 948 [3/5] (7.25ns)   --->   "%w_sum_14 = fadd i32 %w_sum_13, i32 %mul_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 948 'fadd' 'w_sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 949 [2/5] (7.25ns)   --->   "%w_sum_14 = fadd i32 %w_sum_13, i32 %mul_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 949 'fadd' 'w_sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 950 [1/5] (7.25ns)   --->   "%w_sum_14 = fadd i32 %w_sum_13, i32 %mul_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 950 'fadd' 'w_sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 951 [5/5] (7.25ns)   --->   "%w_sum_15 = fadd i32 %w_sum_14, i32 %mul_2_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 951 'fadd' 'w_sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 952 [4/5] (7.25ns)   --->   "%w_sum_15 = fadd i32 %w_sum_14, i32 %mul_2_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 952 'fadd' 'w_sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 953 [3/5] (7.25ns)   --->   "%w_sum_15 = fadd i32 %w_sum_14, i32 %mul_2_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 953 'fadd' 'w_sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 954 [2/5] (7.25ns)   --->   "%w_sum_15 = fadd i32 %w_sum_14, i32 %mul_2_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 954 'fadd' 'w_sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 955 [1/5] (7.25ns)   --->   "%w_sum_15 = fadd i32 %w_sum_14, i32 %mul_2_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 955 'fadd' 'w_sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 956 [5/5] (7.25ns)   --->   "%w_sum_16 = fadd i32 %w_sum_15, i32 %mul_2_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 956 'fadd' 'w_sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 957 [4/5] (7.25ns)   --->   "%w_sum_16 = fadd i32 %w_sum_15, i32 %mul_2_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 957 'fadd' 'w_sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 958 [3/5] (7.25ns)   --->   "%w_sum_16 = fadd i32 %w_sum_15, i32 %mul_2_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 958 'fadd' 'w_sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 959 [2/5] (7.25ns)   --->   "%w_sum_16 = fadd i32 %w_sum_15, i32 %mul_2_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 959 'fadd' 'w_sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 960 [1/5] (7.25ns)   --->   "%w_sum_16 = fadd i32 %w_sum_15, i32 %mul_2_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 960 'fadd' 'w_sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 961 [5/5] (7.25ns)   --->   "%w_sum_17 = fadd i32 %w_sum_16, i32 %mul_2_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 961 'fadd' 'w_sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 962 [4/5] (7.25ns)   --->   "%w_sum_17 = fadd i32 %w_sum_16, i32 %mul_2_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 962 'fadd' 'w_sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 963 [3/5] (7.25ns)   --->   "%w_sum_17 = fadd i32 %w_sum_16, i32 %mul_2_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 963 'fadd' 'w_sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 964 [2/5] (7.25ns)   --->   "%w_sum_17 = fadd i32 %w_sum_16, i32 %mul_2_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 964 'fadd' 'w_sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 965 [1/5] (7.25ns)   --->   "%w_sum_17 = fadd i32 %w_sum_16, i32 %mul_2_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 965 'fadd' 'w_sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 966 [5/5] (7.25ns)   --->   "%w_sum_18 = fadd i32 %w_sum_17, i32 %mul_2_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 966 'fadd' 'w_sum_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 967 [4/5] (7.25ns)   --->   "%w_sum_18 = fadd i32 %w_sum_17, i32 %mul_2_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 967 'fadd' 'w_sum_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 968 [3/5] (7.25ns)   --->   "%w_sum_18 = fadd i32 %w_sum_17, i32 %mul_2_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 968 'fadd' 'w_sum_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 969 [2/5] (7.25ns)   --->   "%w_sum_18 = fadd i32 %w_sum_17, i32 %mul_2_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 969 'fadd' 'w_sum_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 970 [1/5] (7.25ns)   --->   "%w_sum_18 = fadd i32 %w_sum_17, i32 %mul_2_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 970 'fadd' 'w_sum_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 971 [5/5] (7.25ns)   --->   "%w_sum_19 = fadd i32 %w_sum_18, i32 %mul_2_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 971 'fadd' 'w_sum_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 972 [4/5] (7.25ns)   --->   "%w_sum_19 = fadd i32 %w_sum_18, i32 %mul_2_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 972 'fadd' 'w_sum_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 973 [3/5] (7.25ns)   --->   "%w_sum_19 = fadd i32 %w_sum_18, i32 %mul_2_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 973 'fadd' 'w_sum_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 974 [2/5] (7.25ns)   --->   "%w_sum_19 = fadd i32 %w_sum_18, i32 %mul_2_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 974 'fadd' 'w_sum_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 975 [1/5] (7.25ns)   --->   "%w_sum_19 = fadd i32 %w_sum_18, i32 %mul_2_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 975 'fadd' 'w_sum_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 0.00>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 976 [5/5] (7.25ns)   --->   "%w_sum_20 = fadd i32 %w_sum_19, i32 %mul_2_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 976 'fadd' 'w_sum_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 977 [4/5] (7.25ns)   --->   "%w_sum_20 = fadd i32 %w_sum_19, i32 %mul_2_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 977 'fadd' 'w_sum_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 978 [3/5] (7.25ns)   --->   "%w_sum_20 = fadd i32 %w_sum_19, i32 %mul_2_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 978 'fadd' 'w_sum_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 979 [2/5] (7.25ns)   --->   "%w_sum_20 = fadd i32 %w_sum_19, i32 %mul_2_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 979 'fadd' 'w_sum_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 980 [1/5] (7.25ns)   --->   "%w_sum_20 = fadd i32 %w_sum_19, i32 %mul_2_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 980 'fadd' 'w_sum_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 981 [5/5] (7.25ns)   --->   "%w_sum_21 = fadd i32 %w_sum_20, i32 %mul_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 981 'fadd' 'w_sum_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 982 [4/5] (7.25ns)   --->   "%w_sum_21 = fadd i32 %w_sum_20, i32 %mul_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 982 'fadd' 'w_sum_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 983 [3/5] (7.25ns)   --->   "%w_sum_21 = fadd i32 %w_sum_20, i32 %mul_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 983 'fadd' 'w_sum_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 984 [2/5] (7.25ns)   --->   "%w_sum_21 = fadd i32 %w_sum_20, i32 %mul_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 984 'fadd' 'w_sum_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 985 [1/5] (7.25ns)   --->   "%w_sum_21 = fadd i32 %w_sum_20, i32 %mul_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 985 'fadd' 'w_sum_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 986 [5/5] (7.25ns)   --->   "%w_sum_22 = fadd i32 %w_sum_21, i32 %mul_3_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 986 'fadd' 'w_sum_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 987 [4/5] (7.25ns)   --->   "%w_sum_22 = fadd i32 %w_sum_21, i32 %mul_3_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 987 'fadd' 'w_sum_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 988 [3/5] (7.25ns)   --->   "%w_sum_22 = fadd i32 %w_sum_21, i32 %mul_3_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 988 'fadd' 'w_sum_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 989 [2/5] (7.25ns)   --->   "%w_sum_22 = fadd i32 %w_sum_21, i32 %mul_3_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 989 'fadd' 'w_sum_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 990 [1/5] (7.25ns)   --->   "%w_sum_22 = fadd i32 %w_sum_21, i32 %mul_3_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 990 'fadd' 'w_sum_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 991 [5/5] (7.25ns)   --->   "%w_sum_23 = fadd i32 %w_sum_22, i32 %mul_3_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 991 'fadd' 'w_sum_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 992 [4/5] (7.25ns)   --->   "%w_sum_23 = fadd i32 %w_sum_22, i32 %mul_3_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 992 'fadd' 'w_sum_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 993 [3/5] (7.25ns)   --->   "%w_sum_23 = fadd i32 %w_sum_22, i32 %mul_3_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 993 'fadd' 'w_sum_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 994 [2/5] (7.25ns)   --->   "%w_sum_23 = fadd i32 %w_sum_22, i32 %mul_3_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 994 'fadd' 'w_sum_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 995 [1/5] (7.25ns)   --->   "%w_sum_23 = fadd i32 %w_sum_22, i32 %mul_3_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 995 'fadd' 'w_sum_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 996 [5/5] (7.25ns)   --->   "%w_sum_24 = fadd i32 %w_sum_23, i32 %mul_3_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 996 'fadd' 'w_sum_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 997 [4/5] (7.25ns)   --->   "%w_sum_24 = fadd i32 %w_sum_23, i32 %mul_3_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 997 'fadd' 'w_sum_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 998 [3/5] (7.25ns)   --->   "%w_sum_24 = fadd i32 %w_sum_23, i32 %mul_3_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 998 'fadd' 'w_sum_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 999 [2/5] (7.25ns)   --->   "%w_sum_24 = fadd i32 %w_sum_23, i32 %mul_3_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 999 'fadd' 'w_sum_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 1000 [1/5] (7.25ns)   --->   "%w_sum_24 = fadd i32 %w_sum_23, i32 %mul_3_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1000 'fadd' 'w_sum_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 1001 [5/5] (7.25ns)   --->   "%w_sum_25 = fadd i32 %w_sum_24, i32 %mul_3_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1001 'fadd' 'w_sum_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 1002 [4/5] (7.25ns)   --->   "%w_sum_25 = fadd i32 %w_sum_24, i32 %mul_3_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1002 'fadd' 'w_sum_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 1003 [3/5] (7.25ns)   --->   "%w_sum_25 = fadd i32 %w_sum_24, i32 %mul_3_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1003 'fadd' 'w_sum_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 1004 [2/5] (7.25ns)   --->   "%w_sum_25 = fadd i32 %w_sum_24, i32 %mul_3_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1004 'fadd' 'w_sum_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 1005 [1/5] (7.25ns)   --->   "%w_sum_25 = fadd i32 %w_sum_24, i32 %mul_3_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1005 'fadd' 'w_sum_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 1006 [5/5] (7.25ns)   --->   "%w_sum_26 = fadd i32 %w_sum_25, i32 %mul_3_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1006 'fadd' 'w_sum_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 1007 [4/5] (7.25ns)   --->   "%w_sum_26 = fadd i32 %w_sum_25, i32 %mul_3_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1007 'fadd' 'w_sum_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 1008 [3/5] (7.25ns)   --->   "%w_sum_26 = fadd i32 %w_sum_25, i32 %mul_3_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1008 'fadd' 'w_sum_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 1009 [2/5] (7.25ns)   --->   "%w_sum_26 = fadd i32 %w_sum_25, i32 %mul_3_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1009 'fadd' 'w_sum_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 1010 [1/5] (7.25ns)   --->   "%w_sum_26 = fadd i32 %w_sum_25, i32 %mul_3_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1010 'fadd' 'w_sum_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 1011 [5/5] (7.25ns)   --->   "%w_sum_27 = fadd i32 %w_sum_26, i32 %mul_3_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1011 'fadd' 'w_sum_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 1012 [4/5] (7.25ns)   --->   "%w_sum_27 = fadd i32 %w_sum_26, i32 %mul_3_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1012 'fadd' 'w_sum_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 1013 [3/5] (7.25ns)   --->   "%w_sum_27 = fadd i32 %w_sum_26, i32 %mul_3_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1013 'fadd' 'w_sum_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.25>
ST_149 : Operation 1014 [2/5] (7.25ns)   --->   "%w_sum_27 = fadd i32 %w_sum_26, i32 %mul_3_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1014 'fadd' 'w_sum_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 1015 [1/5] (7.25ns)   --->   "%w_sum_27 = fadd i32 %w_sum_26, i32 %mul_3_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1015 'fadd' 'w_sum_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 1016 [5/5] (7.25ns)   --->   "%w_sum_28 = fadd i32 %w_sum_27, i32 %mul_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1016 'fadd' 'w_sum_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 1017 [4/5] (7.25ns)   --->   "%w_sum_28 = fadd i32 %w_sum_27, i32 %mul_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1017 'fadd' 'w_sum_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 1018 [3/5] (7.25ns)   --->   "%w_sum_28 = fadd i32 %w_sum_27, i32 %mul_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1018 'fadd' 'w_sum_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 1019 [2/5] (7.25ns)   --->   "%w_sum_28 = fadd i32 %w_sum_27, i32 %mul_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1019 'fadd' 'w_sum_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 1020 [1/5] (7.25ns)   --->   "%w_sum_28 = fadd i32 %w_sum_27, i32 %mul_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1020 'fadd' 'w_sum_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 1021 [5/5] (7.25ns)   --->   "%w_sum_29 = fadd i32 %w_sum_28, i32 %mul_4_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1021 'fadd' 'w_sum_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 1022 [4/5] (7.25ns)   --->   "%w_sum_29 = fadd i32 %w_sum_28, i32 %mul_4_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1022 'fadd' 'w_sum_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 1023 [3/5] (7.25ns)   --->   "%w_sum_29 = fadd i32 %w_sum_28, i32 %mul_4_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1023 'fadd' 'w_sum_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 1024 [2/5] (7.25ns)   --->   "%w_sum_29 = fadd i32 %w_sum_28, i32 %mul_4_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1024 'fadd' 'w_sum_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 1025 [1/5] (7.25ns)   --->   "%w_sum_29 = fadd i32 %w_sum_28, i32 %mul_4_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1025 'fadd' 'w_sum_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 0.00>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 1026 [5/5] (7.25ns)   --->   "%w_sum_30 = fadd i32 %w_sum_29, i32 %mul_4_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1026 'fadd' 'w_sum_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 1027 [4/5] (7.25ns)   --->   "%w_sum_30 = fadd i32 %w_sum_29, i32 %mul_4_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1027 'fadd' 'w_sum_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 1028 [3/5] (7.25ns)   --->   "%w_sum_30 = fadd i32 %w_sum_29, i32 %mul_4_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1028 'fadd' 'w_sum_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 1029 [2/5] (7.25ns)   --->   "%w_sum_30 = fadd i32 %w_sum_29, i32 %mul_4_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1029 'fadd' 'w_sum_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.25>
ST_166 : Operation 1030 [1/5] (7.25ns)   --->   "%w_sum_30 = fadd i32 %w_sum_29, i32 %mul_4_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1030 'fadd' 'w_sum_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.25>
ST_167 : Operation 1031 [5/5] (7.25ns)   --->   "%w_sum_31 = fadd i32 %w_sum_30, i32 %mul_4_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1031 'fadd' 'w_sum_31' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.25>
ST_168 : Operation 1032 [4/5] (7.25ns)   --->   "%w_sum_31 = fadd i32 %w_sum_30, i32 %mul_4_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1032 'fadd' 'w_sum_31' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.25>
ST_169 : Operation 1033 [3/5] (7.25ns)   --->   "%w_sum_31 = fadd i32 %w_sum_30, i32 %mul_4_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1033 'fadd' 'w_sum_31' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.25>
ST_170 : Operation 1034 [2/5] (7.25ns)   --->   "%w_sum_31 = fadd i32 %w_sum_30, i32 %mul_4_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1034 'fadd' 'w_sum_31' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.25>
ST_171 : Operation 1035 [1/5] (7.25ns)   --->   "%w_sum_31 = fadd i32 %w_sum_30, i32 %mul_4_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1035 'fadd' 'w_sum_31' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.25>
ST_172 : Operation 1036 [5/5] (7.25ns)   --->   "%w_sum_32 = fadd i32 %w_sum_31, i32 %mul_4_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1036 'fadd' 'w_sum_32' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.25>
ST_173 : Operation 1037 [4/5] (7.25ns)   --->   "%w_sum_32 = fadd i32 %w_sum_31, i32 %mul_4_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1037 'fadd' 'w_sum_32' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.25>
ST_174 : Operation 1038 [3/5] (7.25ns)   --->   "%w_sum_32 = fadd i32 %w_sum_31, i32 %mul_4_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1038 'fadd' 'w_sum_32' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.25>
ST_175 : Operation 1039 [2/5] (7.25ns)   --->   "%w_sum_32 = fadd i32 %w_sum_31, i32 %mul_4_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1039 'fadd' 'w_sum_32' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.25>
ST_176 : Operation 1040 [1/5] (7.25ns)   --->   "%w_sum_32 = fadd i32 %w_sum_31, i32 %mul_4_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1040 'fadd' 'w_sum_32' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.25>
ST_177 : Operation 1041 [5/5] (7.25ns)   --->   "%w_sum_33 = fadd i32 %w_sum_32, i32 %mul_4_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1041 'fadd' 'w_sum_33' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.25>
ST_178 : Operation 1042 [4/5] (7.25ns)   --->   "%w_sum_33 = fadd i32 %w_sum_32, i32 %mul_4_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1042 'fadd' 'w_sum_33' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.25>
ST_179 : Operation 1043 [3/5] (7.25ns)   --->   "%w_sum_33 = fadd i32 %w_sum_32, i32 %mul_4_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1043 'fadd' 'w_sum_33' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.25>
ST_180 : Operation 1044 [2/5] (7.25ns)   --->   "%w_sum_33 = fadd i32 %w_sum_32, i32 %mul_4_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1044 'fadd' 'w_sum_33' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.25>
ST_181 : Operation 1045 [1/5] (7.25ns)   --->   "%w_sum_33 = fadd i32 %w_sum_32, i32 %mul_4_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1045 'fadd' 'w_sum_33' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.25>
ST_182 : Operation 1046 [5/5] (7.25ns)   --->   "%w_sum_34 = fadd i32 %w_sum_33, i32 %mul_4_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1046 'fadd' 'w_sum_34' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.25>
ST_183 : Operation 1047 [4/5] (7.25ns)   --->   "%w_sum_34 = fadd i32 %w_sum_33, i32 %mul_4_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1047 'fadd' 'w_sum_34' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.25>
ST_184 : Operation 1048 [3/5] (7.25ns)   --->   "%w_sum_34 = fadd i32 %w_sum_33, i32 %mul_4_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1048 'fadd' 'w_sum_34' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.25>
ST_185 : Operation 1049 [2/5] (7.25ns)   --->   "%w_sum_34 = fadd i32 %w_sum_33, i32 %mul_4_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1049 'fadd' 'w_sum_34' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.25>
ST_186 : Operation 1050 [1/5] (7.25ns)   --->   "%w_sum_34 = fadd i32 %w_sum_33, i32 %mul_4_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1050 'fadd' 'w_sum_34' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.25>
ST_187 : Operation 1051 [5/5] (7.25ns)   --->   "%w_sum_35 = fadd i32 %w_sum_34, i32 %mul_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1051 'fadd' 'w_sum_35' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.25>
ST_188 : Operation 1052 [4/5] (7.25ns)   --->   "%w_sum_35 = fadd i32 %w_sum_34, i32 %mul_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1052 'fadd' 'w_sum_35' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.25>
ST_189 : Operation 1053 [3/5] (7.25ns)   --->   "%w_sum_35 = fadd i32 %w_sum_34, i32 %mul_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1053 'fadd' 'w_sum_35' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.25>
ST_190 : Operation 1054 [2/5] (7.25ns)   --->   "%w_sum_35 = fadd i32 %w_sum_34, i32 %mul_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1054 'fadd' 'w_sum_35' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.25>
ST_191 : Operation 1055 [1/5] (7.25ns)   --->   "%w_sum_35 = fadd i32 %w_sum_34, i32 %mul_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1055 'fadd' 'w_sum_35' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.25>
ST_192 : Operation 1056 [5/5] (7.25ns)   --->   "%w_sum_36 = fadd i32 %w_sum_35, i32 %mul_5_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1056 'fadd' 'w_sum_36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.25>
ST_193 : Operation 1057 [4/5] (7.25ns)   --->   "%w_sum_36 = fadd i32 %w_sum_35, i32 %mul_5_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1057 'fadd' 'w_sum_36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 7.25>
ST_194 : Operation 1058 [3/5] (7.25ns)   --->   "%w_sum_36 = fadd i32 %w_sum_35, i32 %mul_5_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1058 'fadd' 'w_sum_36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.25>
ST_195 : Operation 1059 [2/5] (7.25ns)   --->   "%w_sum_36 = fadd i32 %w_sum_35, i32 %mul_5_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1059 'fadd' 'w_sum_36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.25>
ST_196 : Operation 1060 [1/5] (7.25ns)   --->   "%w_sum_36 = fadd i32 %w_sum_35, i32 %mul_5_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1060 'fadd' 'w_sum_36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.25>
ST_197 : Operation 1061 [5/5] (7.25ns)   --->   "%w_sum_37 = fadd i32 %w_sum_36, i32 %mul_5_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1061 'fadd' 'w_sum_37' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 7.25>
ST_198 : Operation 1062 [4/5] (7.25ns)   --->   "%w_sum_37 = fadd i32 %w_sum_36, i32 %mul_5_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1062 'fadd' 'w_sum_37' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 7.25>
ST_199 : Operation 1063 [3/5] (7.25ns)   --->   "%w_sum_37 = fadd i32 %w_sum_36, i32 %mul_5_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1063 'fadd' 'w_sum_37' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.25>
ST_200 : Operation 1064 [2/5] (7.25ns)   --->   "%w_sum_37 = fadd i32 %w_sum_36, i32 %mul_5_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1064 'fadd' 'w_sum_37' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.25>
ST_201 : Operation 1065 [1/5] (7.25ns)   --->   "%w_sum_37 = fadd i32 %w_sum_36, i32 %mul_5_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1065 'fadd' 'w_sum_37' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 7.25>
ST_202 : Operation 1066 [5/5] (7.25ns)   --->   "%w_sum_38 = fadd i32 %w_sum_37, i32 %mul_5_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1066 'fadd' 'w_sum_38' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.25>
ST_203 : Operation 1067 [4/5] (7.25ns)   --->   "%w_sum_38 = fadd i32 %w_sum_37, i32 %mul_5_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1067 'fadd' 'w_sum_38' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.25>
ST_204 : Operation 1068 [3/5] (7.25ns)   --->   "%w_sum_38 = fadd i32 %w_sum_37, i32 %mul_5_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1068 'fadd' 'w_sum_38' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.25>
ST_205 : Operation 1069 [2/5] (7.25ns)   --->   "%w_sum_38 = fadd i32 %w_sum_37, i32 %mul_5_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1069 'fadd' 'w_sum_38' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.25>
ST_206 : Operation 1070 [1/5] (7.25ns)   --->   "%w_sum_38 = fadd i32 %w_sum_37, i32 %mul_5_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1070 'fadd' 'w_sum_38' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.25>
ST_207 : Operation 1071 [5/5] (7.25ns)   --->   "%w_sum_39 = fadd i32 %w_sum_38, i32 %mul_5_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1071 'fadd' 'w_sum_39' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 7.25>
ST_208 : Operation 1072 [4/5] (7.25ns)   --->   "%w_sum_39 = fadd i32 %w_sum_38, i32 %mul_5_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1072 'fadd' 'w_sum_39' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 7.25>
ST_209 : Operation 1073 [3/5] (7.25ns)   --->   "%w_sum_39 = fadd i32 %w_sum_38, i32 %mul_5_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1073 'fadd' 'w_sum_39' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 7.25>
ST_210 : Operation 1074 [2/5] (7.25ns)   --->   "%w_sum_39 = fadd i32 %w_sum_38, i32 %mul_5_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1074 'fadd' 'w_sum_39' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.25>
ST_211 : Operation 1075 [1/5] (7.25ns)   --->   "%w_sum_39 = fadd i32 %w_sum_38, i32 %mul_5_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1075 'fadd' 'w_sum_39' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 0.00>

State 213 <SV = 212> <Delay = 7.25>
ST_213 : Operation 1076 [5/5] (7.25ns)   --->   "%w_sum_40 = fadd i32 %w_sum_39, i32 %mul_5_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1076 'fadd' 'w_sum_40' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 7.25>
ST_214 : Operation 1077 [4/5] (7.25ns)   --->   "%w_sum_40 = fadd i32 %w_sum_39, i32 %mul_5_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1077 'fadd' 'w_sum_40' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.25>
ST_215 : Operation 1078 [3/5] (7.25ns)   --->   "%w_sum_40 = fadd i32 %w_sum_39, i32 %mul_5_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1078 'fadd' 'w_sum_40' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.25>
ST_216 : Operation 1079 [2/5] (7.25ns)   --->   "%w_sum_40 = fadd i32 %w_sum_39, i32 %mul_5_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1079 'fadd' 'w_sum_40' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.25>
ST_217 : Operation 1080 [1/5] (7.25ns)   --->   "%w_sum_40 = fadd i32 %w_sum_39, i32 %mul_5_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1080 'fadd' 'w_sum_40' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 7.25>
ST_218 : Operation 1081 [5/5] (7.25ns)   --->   "%w_sum_41 = fadd i32 %w_sum_40, i32 %mul_5_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1081 'fadd' 'w_sum_41' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.25>
ST_219 : Operation 1082 [4/5] (7.25ns)   --->   "%w_sum_41 = fadd i32 %w_sum_40, i32 %mul_5_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1082 'fadd' 'w_sum_41' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.25>
ST_220 : Operation 1083 [3/5] (7.25ns)   --->   "%w_sum_41 = fadd i32 %w_sum_40, i32 %mul_5_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1083 'fadd' 'w_sum_41' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.25>
ST_221 : Operation 1084 [2/5] (7.25ns)   --->   "%w_sum_41 = fadd i32 %w_sum_40, i32 %mul_5_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1084 'fadd' 'w_sum_41' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 7.25>
ST_222 : Operation 1085 [1/5] (7.25ns)   --->   "%w_sum_41 = fadd i32 %w_sum_40, i32 %mul_5_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1085 'fadd' 'w_sum_41' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 7.25>
ST_223 : Operation 1086 [5/5] (7.25ns)   --->   "%w_sum_42 = fadd i32 %w_sum_41, i32 %mul_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1086 'fadd' 'w_sum_42' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.25>
ST_224 : Operation 1087 [4/5] (7.25ns)   --->   "%w_sum_42 = fadd i32 %w_sum_41, i32 %mul_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1087 'fadd' 'w_sum_42' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.25>
ST_225 : Operation 1088 [3/5] (7.25ns)   --->   "%w_sum_42 = fadd i32 %w_sum_41, i32 %mul_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1088 'fadd' 'w_sum_42' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 7.25>
ST_226 : Operation 1089 [2/5] (7.25ns)   --->   "%w_sum_42 = fadd i32 %w_sum_41, i32 %mul_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1089 'fadd' 'w_sum_42' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 7.25>
ST_227 : Operation 1090 [1/5] (7.25ns)   --->   "%w_sum_42 = fadd i32 %w_sum_41, i32 %mul_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1090 'fadd' 'w_sum_42' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 7.25>
ST_228 : Operation 1091 [5/5] (7.25ns)   --->   "%w_sum_43 = fadd i32 %w_sum_42, i32 %mul_6_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1091 'fadd' 'w_sum_43' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 7.25>
ST_229 : Operation 1092 [4/5] (7.25ns)   --->   "%w_sum_43 = fadd i32 %w_sum_42, i32 %mul_6_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1092 'fadd' 'w_sum_43' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 7.25>
ST_230 : Operation 1093 [3/5] (7.25ns)   --->   "%w_sum_43 = fadd i32 %w_sum_42, i32 %mul_6_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1093 'fadd' 'w_sum_43' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 7.25>
ST_231 : Operation 1094 [2/5] (7.25ns)   --->   "%w_sum_43 = fadd i32 %w_sum_42, i32 %mul_6_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1094 'fadd' 'w_sum_43' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.25>
ST_232 : Operation 1095 [1/5] (7.25ns)   --->   "%w_sum_43 = fadd i32 %w_sum_42, i32 %mul_6_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1095 'fadd' 'w_sum_43' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 7.25>
ST_233 : Operation 1096 [5/5] (7.25ns)   --->   "%w_sum_44 = fadd i32 %w_sum_43, i32 %mul_6_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1096 'fadd' 'w_sum_44' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 7.25>
ST_234 : Operation 1097 [4/5] (7.25ns)   --->   "%w_sum_44 = fadd i32 %w_sum_43, i32 %mul_6_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1097 'fadd' 'w_sum_44' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 7.25>
ST_235 : Operation 1098 [3/5] (7.25ns)   --->   "%w_sum_44 = fadd i32 %w_sum_43, i32 %mul_6_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1098 'fadd' 'w_sum_44' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.25>
ST_236 : Operation 1099 [2/5] (7.25ns)   --->   "%w_sum_44 = fadd i32 %w_sum_43, i32 %mul_6_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1099 'fadd' 'w_sum_44' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.25>
ST_237 : Operation 1100 [1/5] (7.25ns)   --->   "%w_sum_44 = fadd i32 %w_sum_43, i32 %mul_6_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1100 'fadd' 'w_sum_44' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 7.25>
ST_238 : Operation 1101 [5/5] (7.25ns)   --->   "%w_sum_45 = fadd i32 %w_sum_44, i32 %mul_6_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1101 'fadd' 'w_sum_45' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 7.25>
ST_239 : Operation 1102 [4/5] (7.25ns)   --->   "%w_sum_45 = fadd i32 %w_sum_44, i32 %mul_6_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1102 'fadd' 'w_sum_45' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 7.25>
ST_240 : Operation 1103 [3/5] (7.25ns)   --->   "%w_sum_45 = fadd i32 %w_sum_44, i32 %mul_6_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1103 'fadd' 'w_sum_45' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1141 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 241 <SV = 240> <Delay = 7.25>
ST_241 : Operation 1104 [2/5] (7.25ns)   --->   "%w_sum_45 = fadd i32 %w_sum_44, i32 %mul_6_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1104 'fadd' 'w_sum_45' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 7.25>
ST_242 : Operation 1105 [1/5] (7.25ns)   --->   "%w_sum_45 = fadd i32 %w_sum_44, i32 %mul_6_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1105 'fadd' 'w_sum_45' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 7.25>
ST_243 : Operation 1106 [5/5] (7.25ns)   --->   "%w_sum_46 = fadd i32 %w_sum_45, i32 %mul_6_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1106 'fadd' 'w_sum_46' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 7.25>
ST_244 : Operation 1107 [4/5] (7.25ns)   --->   "%w_sum_46 = fadd i32 %w_sum_45, i32 %mul_6_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1107 'fadd' 'w_sum_46' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 7.25>
ST_245 : Operation 1108 [3/5] (7.25ns)   --->   "%w_sum_46 = fadd i32 %w_sum_45, i32 %mul_6_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1108 'fadd' 'w_sum_46' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 7.25>
ST_246 : Operation 1109 [2/5] (7.25ns)   --->   "%w_sum_46 = fadd i32 %w_sum_45, i32 %mul_6_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1109 'fadd' 'w_sum_46' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 7.25>
ST_247 : Operation 1110 [1/5] (7.25ns)   --->   "%w_sum_46 = fadd i32 %w_sum_45, i32 %mul_6_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1110 'fadd' 'w_sum_46' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 7.25>
ST_248 : Operation 1111 [5/5] (7.25ns)   --->   "%w_sum_47 = fadd i32 %w_sum_46, i32 %mul_6_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1111 'fadd' 'w_sum_47' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 7.25>
ST_249 : Operation 1112 [4/5] (7.25ns)   --->   "%w_sum_47 = fadd i32 %w_sum_46, i32 %mul_6_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1112 'fadd' 'w_sum_47' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 7.25>
ST_250 : Operation 1113 [3/5] (7.25ns)   --->   "%w_sum_47 = fadd i32 %w_sum_46, i32 %mul_6_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1113 'fadd' 'w_sum_47' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 7.25>
ST_251 : Operation 1114 [2/5] (7.25ns)   --->   "%w_sum_47 = fadd i32 %w_sum_46, i32 %mul_6_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1114 'fadd' 'w_sum_47' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 7.25>
ST_252 : Operation 1115 [1/5] (7.25ns)   --->   "%w_sum_47 = fadd i32 %w_sum_46, i32 %mul_6_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1115 'fadd' 'w_sum_47' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 7.25>
ST_253 : Operation 1116 [5/5] (7.25ns)   --->   "%w_sum_48 = fadd i32 %w_sum_47, i32 %mul_6_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1116 'fadd' 'w_sum_48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 7.25>
ST_254 : Operation 1117 [4/5] (7.25ns)   --->   "%w_sum_48 = fadd i32 %w_sum_47, i32 %mul_6_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1117 'fadd' 'w_sum_48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 7.25>
ST_255 : Operation 1118 [3/5] (7.25ns)   --->   "%w_sum_48 = fadd i32 %w_sum_47, i32 %mul_6_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1118 'fadd' 'w_sum_48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 7.25>
ST_256 : Operation 1119 [2/5] (7.25ns)   --->   "%w_sum_48 = fadd i32 %w_sum_47, i32 %mul_6_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1119 'fadd' 'w_sum_48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 7.25>
ST_257 : Operation 1120 [1/5] (7.25ns)   --->   "%w_sum_48 = fadd i32 %w_sum_47, i32 %mul_6_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 1120 'fadd' 'w_sum_48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 7.25>
ST_258 : Operation 1121 [5/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_48, i32 %conv_biases_load_read" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 1121 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 7.25>
ST_259 : Operation 1122 [4/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_48, i32 %conv_biases_load_read" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 1122 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 7.25>
ST_260 : Operation 1123 [3/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_48, i32 %conv_biases_load_read" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 1123 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 7.25>
ST_261 : Operation 1124 [2/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_48, i32 %conv_biases_load_read" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 1124 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 7.25>
ST_262 : Operation 1125 [1/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_48, i32 %conv_biases_load_read" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 1125 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 5.43>
ST_263 : Operation 1126 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %x_assign, i32 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 1126 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 6.40>
ST_264 : Operation 1127 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %x_assign" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 1127 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 1128 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 1129 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 1130 [1/1] (1.91ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp, i8 255" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 1130 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1131 [1/1] (2.28ns)   --->   "%icmp_ln7_1 = icmp_eq  i23 %trunc_ln7, i23 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 1131 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln7 = or i1 %icmp_ln7_1, i1 %icmp_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 1132 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1133 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %x_assign, i32 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 1133 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_s" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 1134 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1135 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %and_ln7, i32 %bitcast_ln7, i32 0" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 1135 'select' 'select_ln44' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 265 <SV = 264> <Delay = 3.56>
ST_265 : Operation 1136 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_str"   --->   Operation 1136 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 1137 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1138 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 1138 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1139 [1/1] (3.56ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_0, i32 %select_ln44" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 1139 'write' 'write_ln44' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_265 : Operation 1140 [1/1] (0.00ns)   --->   "%br_ln28 = br void %krn_for_rows" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 1140 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.907ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten31' [111]  (1.588 ns)
	'load' operation 10 bit ('indvar_flatten31_load', CNN_Optimal/src/conv.cpp:20) on local variable 'indvar_flatten31' [120]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', CNN_Optimal/src/conv.cpp:20) [121]  (1.731 ns)
	'store' operation 0 bit ('store_ln20', CNN_Optimal/src/conv.cpp:20) of variable 'add_ln20_1', CNN_Optimal/src/conv.cpp:20 on local variable 'indvar_flatten31' [523]  (1.588 ns)

 <State 2>: 7.287ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln20_1', CNN_Optimal/src/conv.cpp:20) [139]  (0.978 ns)
	'or' operation 1 bit ('or_ln22', CNN_Optimal/src/conv.cpp:22) [142]  (0.978 ns)
	'select' operation 2 bit ('select_ln22', CNN_Optimal/src/conv.cpp:22) [143]  (0.993 ns)
	'add' operation 2 bit ('add_ln26', CNN_Optimal/src/conv.cpp:26) [149]  (1.565 ns)
	'select' operation 2 bit ('select_ln26_1', CNN_Optimal/src/conv.cpp:26) [153]  (0.993 ns)
	'add' operation 5 bit ('empty', CNN_Optimal/src/conv.cpp:20) [155]  (1.780 ns)

 <State 3>: 6.673ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln39', CNN_Optimal/src/conv.cpp:39) [173]  (1.780 ns)
	'add' operation 11 bit ('add_ln39_8', CNN_Optimal/src/conv.cpp:39) [175]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_1', CNN_Optimal/src/conv.cpp:39) [177]  (0.000 ns)
	'load' operation 32 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [178]  (3.254 ns)

 <State 4>: 6.673ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln39_1', CNN_Optimal/src/conv.cpp:39) [181]  (1.780 ns)
	'add' operation 11 bit ('add_ln39_9', CNN_Optimal/src/conv.cpp:39) [183]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_2', CNN_Optimal/src/conv.cpp:39) [185]  (0.000 ns)
	'load' operation 32 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [186]  (3.254 ns)

 <State 5>: 6.673ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln39_3', CNN_Optimal/src/conv.cpp:39) [197]  (1.780 ns)
	'add' operation 11 bit ('add_ln39_11', CNN_Optimal/src/conv.cpp:39) [199]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_4', CNN_Optimal/src/conv.cpp:39) [201]  (0.000 ns)
	'load' operation 32 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [202]  (3.254 ns)

 <State 6>: 6.673ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln39_5', CNN_Optimal/src/conv.cpp:39) [213]  (1.780 ns)
	'add' operation 11 bit ('add_ln39_13', CNN_Optimal/src/conv.cpp:39) [215]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_6', CNN_Optimal/src/conv.cpp:39) [217]  (0.000 ns)
	'load' operation 32 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [218]  (3.254 ns)

 <State 7>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', CNN_Optimal/src/conv.cpp:40) [171]  (5.702 ns)

 <State 8>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', CNN_Optimal/src/conv.cpp:40) [171]  (5.702 ns)

 <State 9>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [172]  (7.256 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [172]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [172]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [172]  (7.256 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [172]  (7.256 ns)

 <State 14>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [180]  (7.256 ns)

 <State 15>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [180]  (7.256 ns)

 <State 16>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [180]  (7.256 ns)

 <State 17>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [180]  (7.256 ns)

 <State 18>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [180]  (7.256 ns)

 <State 19>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [188]  (7.256 ns)

 <State 20>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [188]  (7.256 ns)

 <State 21>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [188]  (7.256 ns)

 <State 22>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [188]  (7.256 ns)

 <State 23>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [188]  (7.256 ns)

 <State 24>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [196]  (7.256 ns)

 <State 25>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [196]  (7.256 ns)

 <State 26>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [196]  (7.256 ns)

 <State 27>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [196]  (7.256 ns)

 <State 28>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [196]  (7.256 ns)

 <State 29>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [204]  (7.256 ns)

 <State 30>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [204]  (7.256 ns)

 <State 31>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [204]  (7.256 ns)

 <State 32>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [204]  (7.256 ns)

 <State 33>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [204]  (7.256 ns)

 <State 34>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [212]  (7.256 ns)

 <State 35>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [212]  (7.256 ns)

 <State 36>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [212]  (7.256 ns)

 <State 37>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [212]  (7.256 ns)

 <State 38>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [212]  (7.256 ns)

 <State 39>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [220]  (7.256 ns)

 <State 40>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [220]  (7.256 ns)

 <State 41>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [220]  (7.256 ns)

 <State 42>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [220]  (7.256 ns)

 <State 43>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [220]  (7.256 ns)

 <State 44>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [250]  (7.256 ns)

 <State 45>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [250]  (7.256 ns)

 <State 46>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [250]  (7.256 ns)

 <State 47>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [250]  (7.256 ns)

 <State 48>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [250]  (7.256 ns)

 <State 49>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [253]  (7.256 ns)

 <State 50>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [253]  (7.256 ns)

 <State 51>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [253]  (7.256 ns)

 <State 52>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [253]  (7.256 ns)

 <State 53>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [253]  (7.256 ns)

 <State 54>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [256]  (7.256 ns)

 <State 55>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [256]  (7.256 ns)

 <State 56>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [256]  (7.256 ns)

 <State 57>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [256]  (7.256 ns)

 <State 58>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [256]  (7.256 ns)

 <State 59>: 0.000ns
The critical path consists of the following:

 <State 60>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [259]  (7.256 ns)

 <State 61>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [259]  (7.256 ns)

 <State 62>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [259]  (7.256 ns)

 <State 63>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [259]  (7.256 ns)

 <State 64>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [259]  (7.256 ns)

 <State 65>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [262]  (7.256 ns)

 <State 66>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [262]  (7.256 ns)

 <State 67>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [262]  (7.256 ns)

 <State 68>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [262]  (7.256 ns)

 <State 69>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [262]  (7.256 ns)

 <State 70>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [265]  (7.256 ns)

 <State 71>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [265]  (7.256 ns)

 <State 72>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [265]  (7.256 ns)

 <State 73>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [265]  (7.256 ns)

 <State 74>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [265]  (7.256 ns)

 <State 75>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [268]  (7.256 ns)

 <State 76>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [268]  (7.256 ns)

 <State 77>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [268]  (7.256 ns)

 <State 78>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [268]  (7.256 ns)

 <State 79>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [268]  (7.256 ns)

 <State 80>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [298]  (7.256 ns)

 <State 81>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [298]  (7.256 ns)

 <State 82>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [298]  (7.256 ns)

 <State 83>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [298]  (7.256 ns)

 <State 84>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [298]  (7.256 ns)

 <State 85>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [301]  (7.256 ns)

 <State 86>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [301]  (7.256 ns)

 <State 87>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [301]  (7.256 ns)

 <State 88>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [301]  (7.256 ns)

 <State 89>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [301]  (7.256 ns)

 <State 90>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [304]  (7.256 ns)

 <State 91>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [304]  (7.256 ns)

 <State 92>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [304]  (7.256 ns)

 <State 93>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [304]  (7.256 ns)

 <State 94>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [304]  (7.256 ns)

 <State 95>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [307]  (7.256 ns)

 <State 96>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [307]  (7.256 ns)

 <State 97>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [307]  (7.256 ns)

 <State 98>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [307]  (7.256 ns)

 <State 99>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [307]  (7.256 ns)

 <State 100>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [310]  (7.256 ns)

 <State 101>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [310]  (7.256 ns)

 <State 102>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [310]  (7.256 ns)

 <State 103>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [310]  (7.256 ns)

 <State 104>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [310]  (7.256 ns)

 <State 105>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [313]  (7.256 ns)

 <State 106>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [313]  (7.256 ns)

 <State 107>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [313]  (7.256 ns)

 <State 108>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [313]  (7.256 ns)

 <State 109>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [313]  (7.256 ns)

 <State 110>: 0.000ns
The critical path consists of the following:

 <State 111>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [316]  (7.256 ns)

 <State 112>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [316]  (7.256 ns)

 <State 113>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [316]  (7.256 ns)

 <State 114>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [316]  (7.256 ns)

 <State 115>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [316]  (7.256 ns)

 <State 116>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [346]  (7.256 ns)

 <State 117>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [346]  (7.256 ns)

 <State 118>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [346]  (7.256 ns)

 <State 119>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [346]  (7.256 ns)

 <State 120>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [346]  (7.256 ns)

 <State 121>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [349]  (7.256 ns)

 <State 122>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [349]  (7.256 ns)

 <State 123>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [349]  (7.256 ns)

 <State 124>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [349]  (7.256 ns)

 <State 125>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [349]  (7.256 ns)

 <State 126>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [352]  (7.256 ns)

 <State 127>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [352]  (7.256 ns)

 <State 128>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [352]  (7.256 ns)

 <State 129>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [352]  (7.256 ns)

 <State 130>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [352]  (7.256 ns)

 <State 131>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [355]  (7.256 ns)

 <State 132>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [355]  (7.256 ns)

 <State 133>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [355]  (7.256 ns)

 <State 134>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [355]  (7.256 ns)

 <State 135>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [355]  (7.256 ns)

 <State 136>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [358]  (7.256 ns)

 <State 137>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [358]  (7.256 ns)

 <State 138>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [358]  (7.256 ns)

 <State 139>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [358]  (7.256 ns)

 <State 140>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [358]  (7.256 ns)

 <State 141>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [361]  (7.256 ns)

 <State 142>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [361]  (7.256 ns)

 <State 143>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [361]  (7.256 ns)

 <State 144>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [361]  (7.256 ns)

 <State 145>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [361]  (7.256 ns)

 <State 146>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [364]  (7.256 ns)

 <State 147>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [364]  (7.256 ns)

 <State 148>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [364]  (7.256 ns)

 <State 149>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [364]  (7.256 ns)

 <State 150>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [364]  (7.256 ns)

 <State 151>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [394]  (7.256 ns)

 <State 152>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [394]  (7.256 ns)

 <State 153>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [394]  (7.256 ns)

 <State 154>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [394]  (7.256 ns)

 <State 155>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [394]  (7.256 ns)

 <State 156>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [397]  (7.256 ns)

 <State 157>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [397]  (7.256 ns)

 <State 158>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [397]  (7.256 ns)

 <State 159>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [397]  (7.256 ns)

 <State 160>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [397]  (7.256 ns)

 <State 161>: 0.000ns
The critical path consists of the following:

 <State 162>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [400]  (7.256 ns)

 <State 163>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [400]  (7.256 ns)

 <State 164>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [400]  (7.256 ns)

 <State 165>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [400]  (7.256 ns)

 <State 166>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [400]  (7.256 ns)

 <State 167>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [403]  (7.256 ns)

 <State 168>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [403]  (7.256 ns)

 <State 169>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [403]  (7.256 ns)

 <State 170>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [403]  (7.256 ns)

 <State 171>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [403]  (7.256 ns)

 <State 172>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [406]  (7.256 ns)

 <State 173>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [406]  (7.256 ns)

 <State 174>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [406]  (7.256 ns)

 <State 175>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [406]  (7.256 ns)

 <State 176>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [406]  (7.256 ns)

 <State 177>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [409]  (7.256 ns)

 <State 178>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [409]  (7.256 ns)

 <State 179>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [409]  (7.256 ns)

 <State 180>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [409]  (7.256 ns)

 <State 181>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [409]  (7.256 ns)

 <State 182>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [412]  (7.256 ns)

 <State 183>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [412]  (7.256 ns)

 <State 184>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [412]  (7.256 ns)

 <State 185>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [412]  (7.256 ns)

 <State 186>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [412]  (7.256 ns)

 <State 187>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [441]  (7.256 ns)

 <State 188>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [441]  (7.256 ns)

 <State 189>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [441]  (7.256 ns)

 <State 190>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [441]  (7.256 ns)

 <State 191>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [441]  (7.256 ns)

 <State 192>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [444]  (7.256 ns)

 <State 193>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [444]  (7.256 ns)

 <State 194>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [444]  (7.256 ns)

 <State 195>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [444]  (7.256 ns)

 <State 196>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [444]  (7.256 ns)

 <State 197>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [447]  (7.256 ns)

 <State 198>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [447]  (7.256 ns)

 <State 199>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [447]  (7.256 ns)

 <State 200>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [447]  (7.256 ns)

 <State 201>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [447]  (7.256 ns)

 <State 202>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [450]  (7.256 ns)

 <State 203>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [450]  (7.256 ns)

 <State 204>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [450]  (7.256 ns)

 <State 205>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [450]  (7.256 ns)

 <State 206>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [450]  (7.256 ns)

 <State 207>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [453]  (7.256 ns)

 <State 208>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [453]  (7.256 ns)

 <State 209>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [453]  (7.256 ns)

 <State 210>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [453]  (7.256 ns)

 <State 211>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [453]  (7.256 ns)

 <State 212>: 0.000ns
The critical path consists of the following:

 <State 213>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [456]  (7.256 ns)

 <State 214>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [456]  (7.256 ns)

 <State 215>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [456]  (7.256 ns)

 <State 216>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [456]  (7.256 ns)

 <State 217>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [456]  (7.256 ns)

 <State 218>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [459]  (7.256 ns)

 <State 219>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [459]  (7.256 ns)

 <State 220>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [459]  (7.256 ns)

 <State 221>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [459]  (7.256 ns)

 <State 222>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [459]  (7.256 ns)

 <State 223>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [488]  (7.256 ns)

 <State 224>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [488]  (7.256 ns)

 <State 225>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [488]  (7.256 ns)

 <State 226>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [488]  (7.256 ns)

 <State 227>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [488]  (7.256 ns)

 <State 228>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [491]  (7.256 ns)

 <State 229>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [491]  (7.256 ns)

 <State 230>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [491]  (7.256 ns)

 <State 231>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [491]  (7.256 ns)

 <State 232>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [491]  (7.256 ns)

 <State 233>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [494]  (7.256 ns)

 <State 234>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [494]  (7.256 ns)

 <State 235>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [494]  (7.256 ns)

 <State 236>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [494]  (7.256 ns)

 <State 237>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [494]  (7.256 ns)

 <State 238>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [497]  (7.256 ns)

 <State 239>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [497]  (7.256 ns)

 <State 240>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [497]  (7.256 ns)

 <State 241>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [497]  (7.256 ns)

 <State 242>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [497]  (7.256 ns)

 <State 243>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [500]  (7.256 ns)

 <State 244>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [500]  (7.256 ns)

 <State 245>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [500]  (7.256 ns)

 <State 246>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [500]  (7.256 ns)

 <State 247>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [500]  (7.256 ns)

 <State 248>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [503]  (7.256 ns)

 <State 249>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [503]  (7.256 ns)

 <State 250>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [503]  (7.256 ns)

 <State 251>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [503]  (7.256 ns)

 <State 252>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [503]  (7.256 ns)

 <State 253>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [506]  (7.256 ns)

 <State 254>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [506]  (7.256 ns)

 <State 255>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [506]  (7.256 ns)

 <State 256>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [506]  (7.256 ns)

 <State 257>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [506]  (7.256 ns)

 <State 258>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN_Optimal/src/conv.cpp:44) [507]  (7.256 ns)

 <State 259>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN_Optimal/src/conv.cpp:44) [507]  (7.256 ns)

 <State 260>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN_Optimal/src/conv.cpp:44) [507]  (7.256 ns)

 <State 261>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN_Optimal/src/conv.cpp:44) [507]  (7.256 ns)

 <State 262>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN_Optimal/src/conv.cpp:44) [507]  (7.256 ns)

 <State 263>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_s', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [514]  (5.431 ns)

 <State 264>: 6.409ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_s', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [514]  (5.431 ns)
	'and' operation 1 bit ('and_ln7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [515]  (0.000 ns)
	'select' operation 32 bit ('select_ln44', CNN_Optimal/src/conv.cpp:44) [516]  (0.978 ns)

 <State 265>: 3.563ns
The critical path consists of the following:
	fifo write operation ('write_ln44', CNN_Optimal/src/conv.cpp:44) on port 'conv_to_pool_streams_0' (CNN_Optimal/src/conv.cpp:44) [517]  (3.563 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
