# odd_even_Detector
created an detector using verilog and function is verified using random output test bench
rtlCODE
<img width="1920" height="1080" alt="Screenshot (620)" src="https://github.com/user-attachments/assets/3c9853ab-b865-4441-b6ba-4b5cf0bd3d8b" />
test_bench
<img width="1920" height="1080" alt="Screenshot (619)" src="https://github.com/user-attachments/assets/4e20b74a-9f35-4288-ac50-d573d89b8100" />
design
<img width="1920" height="1080" alt="Screenshot (618)" src="https://github.com/user-attachments/assets/27acc3db-d86f-4163-b1c3-6ad704ba5048" />
OUTPUT
<img width="1920" height="1080" alt="Screenshot (617)" src="https://github.com/user-attachments/assets/09fde8d6-1153-4335-83fc-ad95d6775b11" />
