<stg><name>receive4AIE.1</name>


<trans_list>

<trans id="133" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %conv = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_04"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="128" op_0_bw="32">
<![CDATA[
entry:2 %data_temp = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_temp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="128" op_0_bw="32">
<![CDATA[
entry:3 %data_temp_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_temp_9"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="128" op_0_bw="64">
<![CDATA[
entry:4 %data_temp_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_temp_13_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:5 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 0, i1 %sweep_rx0_0_V_last_V, i1 0, i1 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="128" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sweep_rx0_0_V_last_V, i16 %sweep_rx0_0_V_strb_V, i16 %sweep_rx0_0_V_keep_V, i128 %sweep_rx0_0_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="128">
<![CDATA[
entry:9 %muxLogicData_to_store_ln65 = muxlogic i128 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln65"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="128">
<![CDATA[
entry:10 %muxLogicAddr_to_store_ln65 = muxlogic i128 %data_temp_9

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln65"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:11 %store_ln65 = store i128 0, i128 %data_temp_9

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="128">
<![CDATA[
entry:12 %muxLogicData_to_store_ln65 = muxlogic i128 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln65"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="128">
<![CDATA[
entry:13 %muxLogicAddr_to_store_ln65 = muxlogic i128 %data_temp

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln65"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:14 %store_ln65 = store i128 0, i128 %data_temp

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4">
<![CDATA[
entry:15 %muxLogicData_to_store_ln69 = muxlogic i4 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln69"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4">
<![CDATA[
entry:16 %muxLogicAddr_to_store_ln69 = muxlogic i4 %i_04

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln69"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:17 %store_ln69 = store i4 0, i4 %i_04

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32">
<![CDATA[
entry:18 %muxLogicData_to_store_ln66 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln66"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32">
<![CDATA[
entry:19 %muxLogicAddr_to_store_ln66 = muxlogic i32 %conv

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln66"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %store_ln66 = store i32 0, i32 %conv

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
entry:21 %br_ln69 = br void %VITIS_LOOP_76_2

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2:0 %MuxLogicAddr_to_i = muxlogic i4 %i_04

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_76_2:1 %i = load i4 %i_04

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_76_2:2 %i_9 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_76_2:3 %icmp_ln69 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_76_2:4 %br_ln69 = br i1 %icmp_ln69, void %VITIS_LOOP_76_2.split, void %for.end72

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="128">
<![CDATA[
VITIS_LOOP_76_2.split:2 %MuxLogicAddr_to_data_temp_load = muxlogic i128 %data_temp

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_data_temp_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:3 %data_temp_load = load i128 %data_temp

]]></Node>
<StgValue><ssdm name="data_temp_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:8 %muxLogicCE_to_empty = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="161" op_0_bw="161" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="16" op_5_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:9 %empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="161">
<![CDATA[
VITIS_LOOP_76_2.split:10 %tmp_data = extractvalue i161 %empty

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="96" op_0_bw="96" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:11 %tmp = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %tmp_data, i32 32, i32 127

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="96" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:12 %data_temp_14 = partset i128 @_ssdm_op_PartSet.i128.i128.i96.i32.i32, i128 %data_temp_load, i96 %tmp, i32 0, i32 95

]]></Node>
<StgValue><ssdm name="data_temp_14"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2.split:80 %muxLogicData_to_store_ln69 = muxlogic i4 %i_9

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln69"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2.split:81 %muxLogicAddr_to_store_ln69 = muxlogic i4 %i_04

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln69"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:82 %store_ln69 = store i4 %i_9, i4 %i_04

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
for.end72:0 %MuxLogicAddr_to_conv_load = muxlogic i32 %conv

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_conv_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end72:1 %conv_load = load i32 %conv

]]></Node>
<StgValue><ssdm name="conv_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32">
<![CDATA[
for.end72:2 %muxLogicData_to_write_ln0 = muxlogic i32 %conv_load

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end72:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.volatile.floatP0A, i32 %return_r, i32 %conv_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
for.end72:4 %ret_ln91 = ret

]]></Node>
<StgValue><ssdm name="ret_ln91"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="128">
<![CDATA[
VITIS_LOOP_76_2.split:4 %MuxLogicAddr_to_data_temp_9_load = muxlogic i128 %data_temp_9

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_data_temp_9_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:5 %data_temp_9_load = load i128 %data_temp_9

]]></Node>
<StgValue><ssdm name="data_temp_9_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:13 %empty_86 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="16" op_5_bw="16" op_6_bw="1" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:14 %call_ln74 = call void @receive4AIE.1_Pipeline_VITIS_LOOP_76_2, i128 %data_temp_9_load, i128 %data_temp_14, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, i128 %receive_fifo_0, i128 %data_temp_13_loc, i128 %data_temp

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="16" op_5_bw="16" op_6_bw="1" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:14 %call_ln74 = call void @receive4AIE.1_Pipeline_VITIS_LOOP_76_2, i128 %data_temp_9_load, i128 %data_temp_14, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, i128 %receive_fifo_0, i128 %data_temp_13_loc, i128 %data_temp

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:0 %MuxLogicAddr_to_conv_load_1 = muxlogic i32 %conv

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_conv_load_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:1 %conv_load_1 = load i32 %conv

]]></Node>
<StgValue><ssdm name="conv_load_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:17 %empty_87 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:18 %muxLogicCE_to_empty_88 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_empty_88"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="161" op_0_bw="161" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="16" op_5_bw="1" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:19 %empty_88 = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="161">
<![CDATA[
VITIS_LOOP_76_2.split:20 %tmp_data_5 = extractvalue i161 %empty_88

]]></Node>
<StgValue><ssdm name="tmp_data_5"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="128">
<![CDATA[
VITIS_LOOP_76_2.split:21 %trunc_ln86 = trunc i128 %tmp_data_5

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:23 %fp_uint_tmp = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %tmp_data_5, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="fp_uint_tmp"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:24 %muxLogicI0_to_dc = muxlogic i32 %conv_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dc"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:26 %bitcast_ln88 = bitcast i32 %fp_uint_tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln88"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:27 %muxLogicI0_to_dc_3 = muxlogic i32 %bitcast_ln88

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dc_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="128" op_0_bw="128">
<![CDATA[
VITIS_LOOP_76_2.split:15 %MuxLogicAddr_to_data_temp_13_loc_load = muxlogic i128 %data_temp_13_loc

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_data_temp_13_loc_load"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:16 %data_temp_13_loc_load = load i128 %data_temp_13_loc

]]></Node>
<StgValue><ssdm name="data_temp_13_loc_load"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:22 %data_temp_15 = partset i128 @_ssdm_op_PartSet.i128.i128.i32.i32.i32, i128 %data_temp_13_loc_load, i32 %trunc_ln86, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="data_temp_15"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:24 %muxLogicI0_to_dc = muxlogic i32 %conv_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dc"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:25 %dc = fpext i32 %conv_load_1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:27 %muxLogicI0_to_dc_3 = muxlogic i32 %bitcast_ln88

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dc_3"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:28 %dc_3 = fpext i32 %bitcast_ln88

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="128">
<![CDATA[
VITIS_LOOP_76_2.split:75 %muxLogicData_to_write_ln89 = muxlogic i128 %data_temp_15

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln89"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>FIFO_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:76 %write_ln89 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0, i128 %data_temp_15

]]></Node>
<StgValue><ssdm name="write_ln89"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="128">
<![CDATA[
VITIS_LOOP_76_2.split:77 %muxLogicData_to_store_ln65 = muxlogic i128 %data_temp_15

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln65"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="128">
<![CDATA[
VITIS_LOOP_76_2.split:78 %muxLogicAddr_to_store_ln65 = muxlogic i128 %data_temp_9

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln65"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:79 %store_ln65 = store i128 %data_temp_15, i128 %data_temp_9

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:29 %data = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:30 %x_fp_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63

]]></Node>
<StgValue><ssdm name="x_fp_sign"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:31 %x_fp_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:32 %x_fp_sig_1 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="x_fp_sig_1"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:33 %data_2 = bitcast i64 %dc_3

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:34 %y_fp_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_2, i32 63

]]></Node>
<StgValue><ssdm name="y_fp_sign"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:35 %y_fp_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="y_fp_exp"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:36 %y_fp_sig = trunc i64 %data_2

]]></Node>
<StgValue><ssdm name="y_fp_sig"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_76_2.split:37 %or_ln25 = or i11 %y_fp_exp, i11 %x_fp_exp

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_76_2.split:38 %icmp_ln25 = icmp_eq  i11 %or_ln25, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_76_2.split:39 %or_ln25_1 = or i52 %y_fp_sig, i52 %x_fp_sig_1

]]></Node>
<StgValue><ssdm name="or_ln25_1"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_76_2.split:40 %icmp_ln25_1 = icmp_eq  i52 %or_ln25_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_1"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_76_2.split:42 %icmp_ln18 = icmp_eq  i11 %x_fp_exp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_76_2.split:43 %icmp_ln18_1 = icmp_eq  i11 %y_fp_exp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_76_2.split:44 %icmp_ln18_2 = icmp_ne  i52 %y_fp_sig, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_2"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_76_2.split:46 %icmp_ln18_3 = icmp_eq  i52 %x_fp_sig_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:47 %ymaggreater = icmp_slt  i64 %data, i64 %data_2

]]></Node>
<StgValue><ssdm name="ymaggreater"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:48 %xor_ln39 = xor i1 %ymaggreater, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:49 %select_ln39 = select i1 %x_fp_sign, i1 %xor_ln39, i1 %ymaggreater

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:50 %ymaggreater_1 = select i1 %y_fp_sign, i1 %select_ln39, i1 %ymaggreater

]]></Node>
<StgValue><ssdm name="ymaggreater_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:41 %and_ln25 = and i1 %icmp_ln25_1, i1 %icmp_ln25

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:45 %and_ln18 = and i1 %icmp_ln18_1, i1 %icmp_ln18_2

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:51 %res = select i1 %ymaggreater_1, i64 %dc_3, i64 %dc

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="52" op_0_bw="52" op_1_bw="52" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:52 %x_fp_sig = bitset i52 @_ssdm_op_BitSet.i52.i52.i32.i1, i52 %x_fp_sig_1, i32 51, i1 1

]]></Node>
<StgValue><ssdm name="x_fp_sig"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
VITIS_LOOP_76_2.split:53 %t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %x_fp_sign, i11 2047, i52 %x_fp_sig

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:54 %res_1 = bitcast i64 %t

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:55 %and_ln25_1 = and i1 %icmp_ln25_1, i1 %icmp_ln25

]]></Node>
<StgValue><ssdm name="and_ln25_1"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:56 %xor_ln25 = xor i1 %and_ln25_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:57 %xor_ln18 = xor i1 %icmp_ln18_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:58 %and_ln18_1 = and i1 %icmp_ln18, i1 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln18_1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:59 %and_ln18_2 = and i1 %and_ln18, i1 %xor_ln18

]]></Node>
<StgValue><ssdm name="and_ln18_2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:60 %and_ln18_3 = and i1 %and_ln18_2, i1 %and_ln18_1

]]></Node>
<StgValue><ssdm name="and_ln18_3"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:61 %res_2 = select i1 %and_ln18_3, i64 %res_1, i64 %res

]]></Node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:62 %and_ln18_4 = and i1 %icmp_ln18_1, i1 %icmp_ln18_2

]]></Node>
<StgValue><ssdm name="and_ln18_4"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:63 %xor_ln18_1 = xor i1 %and_ln18_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:64 %and_ln18_5 = and i1 %xor_ln18, i1 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="and_ln18_5"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:65 %and_ln18_6 = and i1 %and_ln18_5, i1 %icmp_ln18

]]></Node>
<StgValue><ssdm name="and_ln18_6"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:66 %or_ln18 = or i1 %and_ln25, i1 %and_ln18_6

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:67 %res_3 = select i1 %or_ln18, i64 %dc_3, i64 %res_2

]]></Node>
<StgValue><ssdm name="res_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="120" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:68 %xor_ln18_2 = xor i1 %icmp_ln18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_2"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:69 %or_ln18_1 = or i1 %icmp_ln18_3, i1 %xor_ln18_2

]]></Node>
<StgValue><ssdm name="or_ln18_1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:70 %and_ln18_7 = and i1 %or_ln18_1, i1 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln18_7"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_76_2.split:71 %and_ln18_8 = and i1 %and_ln18_7, i1 %and_ln18

]]></Node>
<StgValue><ssdm name="and_ln18_8"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:72 %res_4 = select i1 %and_ln18_8, i64 %dc, i64 %res_3

]]></Node>
<StgValue><ssdm name="res_4"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:73 %muxLogicI0_to_conv_1 = muxlogic i64 %res_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_conv_1"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:74 %conv_1 = fptrunc i64 %res_4

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_76_2.split:6 %speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln65"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:7 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:83 %muxLogicData_to_store_ln66 = muxlogic i32 %conv_1

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln66"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32">
<![CDATA[
VITIS_LOOP_76_2.split:84 %muxLogicAddr_to_store_ln66 = muxlogic i32 %conv

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln66"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:85 %store_ln66 = store i32 %conv_1, i32 %conv

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_76_2.split:86 %br_ln69 = br void %VITIS_LOOP_76_2

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="144" name="return_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="return_r"/></StgValue>
</port>
<port id="145" name="receive_fifo_0" dir="1" iftype="3">
<core>FIFO_URAM</core><StgValue><ssdm name="receive_fifo_0"/></StgValue>
</port>
<port id="146" name="sweep_rx0_0_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sweep_rx0_0_V_data_V"/></StgValue>
</port>
<port id="147" name="sweep_rx0_0_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sweep_rx0_0_V_keep_V"/></StgValue>
</port>
<port id="148" name="sweep_rx0_0_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sweep_rx0_0_V_strb_V"/></StgValue>
</port>
<port id="149" name="sweep_rx0_0_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sweep_rx0_0_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="151" from="StgValue_150" to="conv" fromId="150" toId="11">
</dataflow>
<dataflow id="152" from="StgValue_150" to="i_04" fromId="150" toId="12">
</dataflow>
<dataflow id="153" from="StgValue_150" to="data_temp" fromId="150" toId="13">
</dataflow>
<dataflow id="154" from="StgValue_150" to="data_temp_9" fromId="150" toId="14">
</dataflow>
<dataflow id="156" from="StgValue_155" to="data_temp_13_loc" fromId="155" toId="15">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="157" toId="16">
</dataflow>
<dataflow id="159" from="sweep_rx0_0_V_data_V" to="specaxissidechannel_ln0" fromId="146" toId="16">
</dataflow>
<dataflow id="160" from="sweep_rx0_0_V_keep_V" to="specaxissidechannel_ln0" fromId="147" toId="16">
</dataflow>
<dataflow id="161" from="sweep_rx0_0_V_strb_V" to="specaxissidechannel_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="163" from="StgValue_162" to="specaxissidechannel_ln0" fromId="162" toId="16">
</dataflow>
<dataflow id="164" from="sweep_rx0_0_V_last_V" to="specaxissidechannel_ln0" fromId="149" toId="16">
</dataflow>
<dataflow id="165" from="StgValue_162" to="specaxissidechannel_ln0" fromId="162" toId="16">
</dataflow>
<dataflow id="166" from="StgValue_162" to="specaxissidechannel_ln0" fromId="162" toId="16">
</dataflow>
<dataflow id="168" from="empty_14" to="specaxissidechannel_ln0" fromId="167" toId="16">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="169" toId="17">
</dataflow>
<dataflow id="171" from="receive_fifo_0" to="specmemcore_ln0" fromId="145" toId="17">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specmemcore_ln0" fromId="172" toId="17">
</dataflow>
<dataflow id="175" from="StgValue_174" to="specmemcore_ln0" fromId="174" toId="17">
</dataflow>
<dataflow id="177" from="StgValue_176" to="specmemcore_ln0" fromId="176" toId="17">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="178" toId="18">
</dataflow>
<dataflow id="180" from="receive_fifo_0" to="specinterface_ln0" fromId="145" toId="18">
</dataflow>
<dataflow id="182" from="empty_1" to="specinterface_ln0" fromId="181" toId="18">
</dataflow>
<dataflow id="184" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="18">
</dataflow>
<dataflow id="185" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="18">
</dataflow>
<dataflow id="187" from="empty_26" to="specinterface_ln0" fromId="186" toId="18">
</dataflow>
<dataflow id="188" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="18">
</dataflow>
<dataflow id="189" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="18">
</dataflow>
<dataflow id="190" from="empty_26" to="specinterface_ln0" fromId="186" toId="18">
</dataflow>
<dataflow id="191" from="empty_26" to="specinterface_ln0" fromId="186" toId="18">
</dataflow>
<dataflow id="192" from="empty_26" to="specinterface_ln0" fromId="186" toId="18">
</dataflow>
<dataflow id="193" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="18">
</dataflow>
<dataflow id="194" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="18">
</dataflow>
<dataflow id="195" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="18">
</dataflow>
<dataflow id="196" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="18">
</dataflow>
<dataflow id="197" from="empty_26" to="specinterface_ln0" fromId="186" toId="18">
</dataflow>
<dataflow id="198" from="empty_26" to="specinterface_ln0" fromId="186" toId="18">
</dataflow>
<dataflow id="200" from="StgValue_199" to="specinterface_ln0" fromId="199" toId="18">
</dataflow>
<dataflow id="201" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="18">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="178" toId="19">
</dataflow>
<dataflow id="203" from="sweep_rx0_0_V_last_V" to="specinterface_ln0" fromId="149" toId="19">
</dataflow>
<dataflow id="204" from="sweep_rx0_0_V_strb_V" to="specinterface_ln0" fromId="148" toId="19">
</dataflow>
<dataflow id="205" from="sweep_rx0_0_V_keep_V" to="specinterface_ln0" fromId="147" toId="19">
</dataflow>
<dataflow id="206" from="sweep_rx0_0_V_data_V" to="specinterface_ln0" fromId="146" toId="19">
</dataflow>
<dataflow id="208" from="empty" to="specinterface_ln0" fromId="207" toId="19">
</dataflow>
<dataflow id="209" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="19">
</dataflow>
<dataflow id="210" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="19">
</dataflow>
<dataflow id="212" from="empty_0" to="specinterface_ln0" fromId="211" toId="19">
</dataflow>
<dataflow id="213" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="19">
</dataflow>
<dataflow id="214" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="19">
</dataflow>
<dataflow id="215" from="empty_26" to="specinterface_ln0" fromId="186" toId="19">
</dataflow>
<dataflow id="216" from="empty_26" to="specinterface_ln0" fromId="186" toId="19">
</dataflow>
<dataflow id="217" from="empty_26" to="specinterface_ln0" fromId="186" toId="19">
</dataflow>
<dataflow id="218" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="19">
</dataflow>
<dataflow id="219" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="19">
</dataflow>
<dataflow id="220" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="19">
</dataflow>
<dataflow id="221" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="19">
</dataflow>
<dataflow id="222" from="empty_26" to="specinterface_ln0" fromId="186" toId="19">
</dataflow>
<dataflow id="223" from="empty_26" to="specinterface_ln0" fromId="186" toId="19">
</dataflow>
<dataflow id="224" from="StgValue_199" to="specinterface_ln0" fromId="199" toId="19">
</dataflow>
<dataflow id="225" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="19">
</dataflow>
<dataflow id="227" from="StgValue_226" to="muxLogicData_to_store_ln65" fromId="226" toId="20">
</dataflow>
<dataflow id="228" from="data_temp_9" to="muxLogicAddr_to_store_ln65" fromId="14" toId="21">
</dataflow>
<dataflow id="229" from="StgValue_226" to="store_ln65" fromId="226" toId="22">
</dataflow>
<dataflow id="230" from="data_temp_9" to="store_ln65" fromId="14" toId="22">
</dataflow>
<dataflow id="231" from="StgValue_226" to="muxLogicData_to_store_ln65" fromId="226" toId="23">
</dataflow>
<dataflow id="232" from="data_temp" to="muxLogicAddr_to_store_ln65" fromId="13" toId="24">
</dataflow>
<dataflow id="233" from="StgValue_226" to="store_ln65" fromId="226" toId="25">
</dataflow>
<dataflow id="234" from="data_temp" to="store_ln65" fromId="13" toId="25">
</dataflow>
<dataflow id="236" from="StgValue_235" to="muxLogicData_to_store_ln69" fromId="235" toId="26">
</dataflow>
<dataflow id="237" from="i_04" to="muxLogicAddr_to_store_ln69" fromId="12" toId="27">
</dataflow>
<dataflow id="238" from="StgValue_235" to="store_ln69" fromId="235" toId="28">
</dataflow>
<dataflow id="239" from="i_04" to="store_ln69" fromId="12" toId="28">
</dataflow>
<dataflow id="241" from="StgValue_240" to="muxLogicData_to_store_ln66" fromId="240" toId="29">
</dataflow>
<dataflow id="242" from="conv" to="muxLogicAddr_to_store_ln66" fromId="11" toId="30">
</dataflow>
<dataflow id="243" from="StgValue_240" to="store_ln66" fromId="240" toId="31">
</dataflow>
<dataflow id="244" from="conv" to="store_ln66" fromId="11" toId="31">
</dataflow>
<dataflow id="245" from="i_04" to="MuxLogicAddr_to_i" fromId="12" toId="33">
</dataflow>
<dataflow id="246" from="i_04" to="i" fromId="12" toId="34">
</dataflow>
<dataflow id="247" from="i" to="i_9" fromId="34" toId="35">
</dataflow>
<dataflow id="249" from="StgValue_248" to="i_9" fromId="248" toId="35">
</dataflow>
<dataflow id="250" from="i" to="icmp_ln69" fromId="34" toId="36">
</dataflow>
<dataflow id="252" from="StgValue_251" to="icmp_ln69" fromId="251" toId="36">
</dataflow>
<dataflow id="253" from="icmp_ln69" to="br_ln69" fromId="36" toId="37">
</dataflow>
<dataflow id="254" from="data_temp" to="MuxLogicAddr_to_data_temp_load" fromId="13" toId="38">
</dataflow>
<dataflow id="255" from="data_temp" to="data_temp_load" fromId="13" toId="39">
</dataflow>
<dataflow id="257" from="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A" to="empty" fromId="256" toId="41">
</dataflow>
<dataflow id="258" from="sweep_rx0_0_V_data_V" to="empty" fromId="146" toId="41">
</dataflow>
<dataflow id="259" from="sweep_rx0_0_V_keep_V" to="empty" fromId="147" toId="41">
</dataflow>
<dataflow id="260" from="sweep_rx0_0_V_strb_V" to="empty" fromId="148" toId="41">
</dataflow>
<dataflow id="261" from="sweep_rx0_0_V_last_V" to="empty" fromId="149" toId="41">
</dataflow>
<dataflow id="262" from="empty" to="tmp_data" fromId="41" toId="42">
</dataflow>
<dataflow id="264" from="_ssdm_op_PartSelect.i96.i128.i32.i32" to="tmp" fromId="263" toId="43">
</dataflow>
<dataflow id="265" from="tmp_data" to="tmp" fromId="42" toId="43">
</dataflow>
<dataflow id="267" from="StgValue_266" to="tmp" fromId="266" toId="43">
</dataflow>
<dataflow id="269" from="StgValue_268" to="tmp" fromId="268" toId="43">
</dataflow>
<dataflow id="271" from="_ssdm_op_PartSet.i128.i128.i96.i32.i32" to="data_temp_14" fromId="270" toId="44">
</dataflow>
<dataflow id="272" from="data_temp_load" to="data_temp_14" fromId="39" toId="44">
</dataflow>
<dataflow id="273" from="tmp" to="data_temp_14" fromId="43" toId="44">
</dataflow>
<dataflow id="274" from="StgValue_183" to="data_temp_14" fromId="183" toId="44">
</dataflow>
<dataflow id="276" from="StgValue_275" to="data_temp_14" fromId="275" toId="44">
</dataflow>
<dataflow id="277" from="i_9" to="muxLogicData_to_store_ln69" fromId="35" toId="45">
</dataflow>
<dataflow id="278" from="i_04" to="muxLogicAddr_to_store_ln69" fromId="12" toId="46">
</dataflow>
<dataflow id="279" from="i_9" to="store_ln69" fromId="35" toId="47">
</dataflow>
<dataflow id="280" from="i_04" to="store_ln69" fromId="12" toId="47">
</dataflow>
<dataflow id="281" from="conv" to="MuxLogicAddr_to_conv_load" fromId="11" toId="48">
</dataflow>
<dataflow id="282" from="conv" to="conv_load" fromId="11" toId="49">
</dataflow>
<dataflow id="283" from="conv_load" to="muxLogicData_to_write_ln0" fromId="49" toId="50">
</dataflow>
<dataflow id="285" from="_ssdm_op_Write.ap_auto.volatile.floatP0A" to="write_ln0" fromId="284" toId="51">
</dataflow>
<dataflow id="286" from="return_r" to="write_ln0" fromId="144" toId="51">
</dataflow>
<dataflow id="287" from="conv_load" to="write_ln0" fromId="49" toId="51">
</dataflow>
<dataflow id="288" from="data_temp_9" to="MuxLogicAddr_to_data_temp_9_load" fromId="14" toId="53">
</dataflow>
<dataflow id="289" from="data_temp_9" to="data_temp_9_load" fromId="14" toId="54">
</dataflow>
<dataflow id="291" from="_ssdm_op_Wait" to="empty_86" fromId="290" toId="55">
</dataflow>
<dataflow id="293" from="receive4AIE.1_Pipeline_VITIS_LOOP_76_2" to="call_ln74" fromId="292" toId="56">
</dataflow>
<dataflow id="294" from="data_temp_9_load" to="call_ln74" fromId="54" toId="56">
</dataflow>
<dataflow id="295" from="data_temp_14" to="call_ln74" fromId="44" toId="56">
</dataflow>
<dataflow id="296" from="sweep_rx0_0_V_data_V" to="call_ln74" fromId="146" toId="56">
</dataflow>
<dataflow id="297" from="sweep_rx0_0_V_keep_V" to="call_ln74" fromId="147" toId="56">
</dataflow>
<dataflow id="298" from="sweep_rx0_0_V_strb_V" to="call_ln74" fromId="148" toId="56">
</dataflow>
<dataflow id="299" from="sweep_rx0_0_V_last_V" to="call_ln74" fromId="149" toId="56">
</dataflow>
<dataflow id="300" from="receive_fifo_0" to="call_ln74" fromId="145" toId="56">
</dataflow>
<dataflow id="301" from="data_temp_13_loc" to="call_ln74" fromId="15" toId="56">
</dataflow>
<dataflow id="302" from="data_temp" to="call_ln74" fromId="13" toId="56">
</dataflow>
<dataflow id="303" from="receive4AIE.1_Pipeline_VITIS_LOOP_76_2" to="call_ln74" fromId="292" toId="57">
</dataflow>
<dataflow id="304" from="data_temp_9_load" to="call_ln74" fromId="54" toId="57">
</dataflow>
<dataflow id="305" from="data_temp_14" to="call_ln74" fromId="44" toId="57">
</dataflow>
<dataflow id="306" from="sweep_rx0_0_V_data_V" to="call_ln74" fromId="146" toId="57">
</dataflow>
<dataflow id="307" from="sweep_rx0_0_V_keep_V" to="call_ln74" fromId="147" toId="57">
</dataflow>
<dataflow id="308" from="sweep_rx0_0_V_strb_V" to="call_ln74" fromId="148" toId="57">
</dataflow>
<dataflow id="309" from="sweep_rx0_0_V_last_V" to="call_ln74" fromId="149" toId="57">
</dataflow>
<dataflow id="310" from="receive_fifo_0" to="call_ln74" fromId="145" toId="57">
</dataflow>
<dataflow id="311" from="data_temp_13_loc" to="call_ln74" fromId="15" toId="57">
</dataflow>
<dataflow id="312" from="data_temp" to="call_ln74" fromId="13" toId="57">
</dataflow>
<dataflow id="313" from="conv" to="MuxLogicAddr_to_conv_load_1" fromId="11" toId="58">
</dataflow>
<dataflow id="314" from="conv" to="conv_load_1" fromId="11" toId="59">
</dataflow>
<dataflow id="315" from="_ssdm_op_Wait" to="empty_87" fromId="290" toId="60">
</dataflow>
<dataflow id="316" from="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A" to="empty_88" fromId="256" toId="62">
</dataflow>
<dataflow id="317" from="sweep_rx0_0_V_data_V" to="empty_88" fromId="146" toId="62">
</dataflow>
<dataflow id="318" from="sweep_rx0_0_V_keep_V" to="empty_88" fromId="147" toId="62">
</dataflow>
<dataflow id="319" from="sweep_rx0_0_V_strb_V" to="empty_88" fromId="148" toId="62">
</dataflow>
<dataflow id="320" from="sweep_rx0_0_V_last_V" to="empty_88" fromId="149" toId="62">
</dataflow>
<dataflow id="321" from="empty_88" to="tmp_data_5" fromId="62" toId="63">
</dataflow>
<dataflow id="322" from="tmp_data_5" to="trunc_ln86" fromId="63" toId="64">
</dataflow>
<dataflow id="324" from="_ssdm_op_PartSelect.i32.i128.i32.i32" to="fp_uint_tmp" fromId="323" toId="65">
</dataflow>
<dataflow id="325" from="tmp_data_5" to="fp_uint_tmp" fromId="63" toId="65">
</dataflow>
<dataflow id="326" from="StgValue_266" to="fp_uint_tmp" fromId="266" toId="65">
</dataflow>
<dataflow id="328" from="StgValue_327" to="fp_uint_tmp" fromId="327" toId="65">
</dataflow>
<dataflow id="329" from="conv_load_1" to="muxLogicI0_to_dc" fromId="59" toId="66">
</dataflow>
<dataflow id="330" from="fp_uint_tmp" to="bitcast_ln88" fromId="65" toId="67">
</dataflow>
<dataflow id="331" from="bitcast_ln88" to="muxLogicI0_to_dc_3" fromId="67" toId="68">
</dataflow>
<dataflow id="332" from="data_temp_13_loc" to="MuxLogicAddr_to_data_temp_13_loc_load" fromId="15" toId="69">
</dataflow>
<dataflow id="333" from="data_temp_13_loc" to="data_temp_13_loc_load" fromId="15" toId="70">
</dataflow>
<dataflow id="335" from="_ssdm_op_PartSet.i128.i128.i32.i32.i32" to="data_temp_15" fromId="334" toId="71">
</dataflow>
<dataflow id="336" from="data_temp_13_loc_load" to="data_temp_15" fromId="70" toId="71">
</dataflow>
<dataflow id="337" from="trunc_ln86" to="data_temp_15" fromId="64" toId="71">
</dataflow>
<dataflow id="339" from="StgValue_338" to="data_temp_15" fromId="338" toId="71">
</dataflow>
<dataflow id="340" from="StgValue_268" to="data_temp_15" fromId="268" toId="71">
</dataflow>
<dataflow id="341" from="conv_load_1" to="muxLogicI0_to_dc" fromId="59" toId="72">
</dataflow>
<dataflow id="342" from="conv_load_1" to="dc" fromId="59" toId="73">
</dataflow>
<dataflow id="343" from="bitcast_ln88" to="muxLogicI0_to_dc_3" fromId="67" toId="74">
</dataflow>
<dataflow id="344" from="bitcast_ln88" to="dc_3" fromId="67" toId="75">
</dataflow>
<dataflow id="345" from="data_temp_15" to="muxLogicData_to_write_ln89" fromId="71" toId="76">
</dataflow>
<dataflow id="347" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln89" fromId="346" toId="77">
</dataflow>
<dataflow id="348" from="receive_fifo_0" to="write_ln89" fromId="145" toId="77">
</dataflow>
<dataflow id="349" from="data_temp_15" to="write_ln89" fromId="71" toId="77">
</dataflow>
<dataflow id="350" from="data_temp_15" to="muxLogicData_to_store_ln65" fromId="71" toId="78">
</dataflow>
<dataflow id="351" from="data_temp_9" to="muxLogicAddr_to_store_ln65" fromId="14" toId="79">
</dataflow>
<dataflow id="352" from="data_temp_15" to="store_ln65" fromId="71" toId="80">
</dataflow>
<dataflow id="353" from="data_temp_9" to="store_ln65" fromId="14" toId="80">
</dataflow>
<dataflow id="354" from="dc" to="data" fromId="73" toId="81">
</dataflow>
<dataflow id="356" from="_ssdm_op_BitSelect.i1.i64.i32" to="x_fp_sign" fromId="355" toId="82">
</dataflow>
<dataflow id="357" from="data" to="x_fp_sign" fromId="81" toId="82">
</dataflow>
<dataflow id="358" from="StgValue_327" to="x_fp_sign" fromId="327" toId="82">
</dataflow>
<dataflow id="360" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="x_fp_exp" fromId="359" toId="83">
</dataflow>
<dataflow id="361" from="data" to="x_fp_exp" fromId="81" toId="83">
</dataflow>
<dataflow id="363" from="StgValue_362" to="x_fp_exp" fromId="362" toId="83">
</dataflow>
<dataflow id="365" from="StgValue_364" to="x_fp_exp" fromId="364" toId="83">
</dataflow>
<dataflow id="366" from="data" to="x_fp_sig_1" fromId="81" toId="84">
</dataflow>
<dataflow id="367" from="dc_3" to="data_2" fromId="75" toId="85">
</dataflow>
<dataflow id="368" from="_ssdm_op_BitSelect.i1.i64.i32" to="y_fp_sign" fromId="355" toId="86">
</dataflow>
<dataflow id="369" from="data_2" to="y_fp_sign" fromId="85" toId="86">
</dataflow>
<dataflow id="370" from="StgValue_327" to="y_fp_sign" fromId="327" toId="86">
</dataflow>
<dataflow id="371" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="y_fp_exp" fromId="359" toId="87">
</dataflow>
<dataflow id="372" from="data_2" to="y_fp_exp" fromId="85" toId="87">
</dataflow>
<dataflow id="373" from="StgValue_362" to="y_fp_exp" fromId="362" toId="87">
</dataflow>
<dataflow id="374" from="StgValue_364" to="y_fp_exp" fromId="364" toId="87">
</dataflow>
<dataflow id="375" from="data_2" to="y_fp_sig" fromId="85" toId="88">
</dataflow>
<dataflow id="376" from="y_fp_exp" to="or_ln25" fromId="87" toId="89">
</dataflow>
<dataflow id="377" from="x_fp_exp" to="or_ln25" fromId="83" toId="89">
</dataflow>
<dataflow id="378" from="or_ln25" to="icmp_ln25" fromId="89" toId="90">
</dataflow>
<dataflow id="380" from="StgValue_379" to="icmp_ln25" fromId="379" toId="90">
</dataflow>
<dataflow id="381" from="y_fp_sig" to="or_ln25_1" fromId="88" toId="91">
</dataflow>
<dataflow id="382" from="x_fp_sig_1" to="or_ln25_1" fromId="84" toId="91">
</dataflow>
<dataflow id="383" from="or_ln25_1" to="icmp_ln25_1" fromId="91" toId="92">
</dataflow>
<dataflow id="385" from="StgValue_384" to="icmp_ln25_1" fromId="384" toId="92">
</dataflow>
<dataflow id="386" from="x_fp_exp" to="icmp_ln18" fromId="83" toId="93">
</dataflow>
<dataflow id="388" from="StgValue_387" to="icmp_ln18" fromId="387" toId="93">
</dataflow>
<dataflow id="389" from="y_fp_exp" to="icmp_ln18_1" fromId="87" toId="94">
</dataflow>
<dataflow id="390" from="StgValue_387" to="icmp_ln18_1" fromId="387" toId="94">
</dataflow>
<dataflow id="391" from="y_fp_sig" to="icmp_ln18_2" fromId="88" toId="95">
</dataflow>
<dataflow id="392" from="StgValue_384" to="icmp_ln18_2" fromId="384" toId="95">
</dataflow>
<dataflow id="393" from="x_fp_sig_1" to="icmp_ln18_3" fromId="84" toId="96">
</dataflow>
<dataflow id="394" from="StgValue_384" to="icmp_ln18_3" fromId="384" toId="96">
</dataflow>
<dataflow id="395" from="data" to="ymaggreater" fromId="81" toId="97">
</dataflow>
<dataflow id="396" from="data_2" to="ymaggreater" fromId="85" toId="97">
</dataflow>
<dataflow id="397" from="ymaggreater" to="xor_ln39" fromId="97" toId="98">
</dataflow>
<dataflow id="399" from="StgValue_398" to="xor_ln39" fromId="398" toId="98">
</dataflow>
<dataflow id="400" from="x_fp_sign" to="select_ln39" fromId="82" toId="99">
</dataflow>
<dataflow id="401" from="xor_ln39" to="select_ln39" fromId="98" toId="99">
</dataflow>
<dataflow id="402" from="ymaggreater" to="select_ln39" fromId="97" toId="99">
</dataflow>
<dataflow id="403" from="y_fp_sign" to="ymaggreater_1" fromId="86" toId="100">
</dataflow>
<dataflow id="404" from="select_ln39" to="ymaggreater_1" fromId="99" toId="100">
</dataflow>
<dataflow id="405" from="ymaggreater" to="ymaggreater_1" fromId="97" toId="100">
</dataflow>
<dataflow id="406" from="icmp_ln25_1" to="and_ln25" fromId="92" toId="101">
</dataflow>
<dataflow id="407" from="icmp_ln25" to="and_ln25" fromId="90" toId="101">
</dataflow>
<dataflow id="408" from="icmp_ln18_1" to="and_ln18" fromId="94" toId="102">
</dataflow>
<dataflow id="409" from="icmp_ln18_2" to="and_ln18" fromId="95" toId="102">
</dataflow>
<dataflow id="410" from="ymaggreater_1" to="res" fromId="100" toId="103">
</dataflow>
<dataflow id="411" from="dc_3" to="res" fromId="75" toId="103">
</dataflow>
<dataflow id="412" from="dc" to="res" fromId="73" toId="103">
</dataflow>
<dataflow id="414" from="_ssdm_op_BitSet.i52.i52.i32.i1" to="x_fp_sig" fromId="413" toId="104">
</dataflow>
<dataflow id="415" from="x_fp_sig_1" to="x_fp_sig" fromId="84" toId="104">
</dataflow>
<dataflow id="417" from="StgValue_416" to="x_fp_sig" fromId="416" toId="104">
</dataflow>
<dataflow id="418" from="StgValue_398" to="x_fp_sig" fromId="398" toId="104">
</dataflow>
<dataflow id="420" from="_ssdm_op_BitConcatenate.i64.i1.i11.i52" to="t" fromId="419" toId="105">
</dataflow>
<dataflow id="421" from="x_fp_sign" to="t" fromId="82" toId="105">
</dataflow>
<dataflow id="422" from="StgValue_387" to="t" fromId="387" toId="105">
</dataflow>
<dataflow id="423" from="x_fp_sig" to="t" fromId="104" toId="105">
</dataflow>
<dataflow id="424" from="t" to="res_1" fromId="105" toId="106">
</dataflow>
<dataflow id="425" from="icmp_ln25_1" to="and_ln25_1" fromId="92" toId="107">
</dataflow>
<dataflow id="426" from="icmp_ln25" to="and_ln25_1" fromId="90" toId="107">
</dataflow>
<dataflow id="427" from="and_ln25_1" to="xor_ln25" fromId="107" toId="108">
</dataflow>
<dataflow id="428" from="StgValue_398" to="xor_ln25" fromId="398" toId="108">
</dataflow>
<dataflow id="429" from="icmp_ln18_3" to="xor_ln18" fromId="96" toId="109">
</dataflow>
<dataflow id="430" from="StgValue_398" to="xor_ln18" fromId="398" toId="109">
</dataflow>
<dataflow id="431" from="icmp_ln18" to="and_ln18_1" fromId="93" toId="110">
</dataflow>
<dataflow id="432" from="xor_ln25" to="and_ln18_1" fromId="108" toId="110">
</dataflow>
<dataflow id="433" from="and_ln18" to="and_ln18_2" fromId="102" toId="111">
</dataflow>
<dataflow id="434" from="xor_ln18" to="and_ln18_2" fromId="109" toId="111">
</dataflow>
<dataflow id="435" from="and_ln18_2" to="and_ln18_3" fromId="111" toId="112">
</dataflow>
<dataflow id="436" from="and_ln18_1" to="and_ln18_3" fromId="110" toId="112">
</dataflow>
<dataflow id="437" from="and_ln18_3" to="res_2" fromId="112" toId="113">
</dataflow>
<dataflow id="438" from="res_1" to="res_2" fromId="106" toId="113">
</dataflow>
<dataflow id="439" from="res" to="res_2" fromId="103" toId="113">
</dataflow>
<dataflow id="440" from="icmp_ln18_1" to="and_ln18_4" fromId="94" toId="114">
</dataflow>
<dataflow id="441" from="icmp_ln18_2" to="and_ln18_4" fromId="95" toId="114">
</dataflow>
<dataflow id="442" from="and_ln18_4" to="xor_ln18_1" fromId="114" toId="115">
</dataflow>
<dataflow id="443" from="StgValue_398" to="xor_ln18_1" fromId="398" toId="115">
</dataflow>
<dataflow id="444" from="xor_ln18" to="and_ln18_5" fromId="109" toId="116">
</dataflow>
<dataflow id="445" from="xor_ln18_1" to="and_ln18_5" fromId="115" toId="116">
</dataflow>
<dataflow id="446" from="and_ln18_5" to="and_ln18_6" fromId="116" toId="117">
</dataflow>
<dataflow id="447" from="icmp_ln18" to="and_ln18_6" fromId="93" toId="117">
</dataflow>
<dataflow id="448" from="and_ln25" to="or_ln18" fromId="101" toId="118">
</dataflow>
<dataflow id="449" from="and_ln18_6" to="or_ln18" fromId="117" toId="118">
</dataflow>
<dataflow id="450" from="or_ln18" to="res_3" fromId="118" toId="119">
</dataflow>
<dataflow id="451" from="dc_3" to="res_3" fromId="75" toId="119">
</dataflow>
<dataflow id="452" from="res_2" to="res_3" fromId="113" toId="119">
</dataflow>
<dataflow id="453" from="icmp_ln18" to="xor_ln18_2" fromId="93" toId="120">
</dataflow>
<dataflow id="454" from="StgValue_398" to="xor_ln18_2" fromId="398" toId="120">
</dataflow>
<dataflow id="455" from="icmp_ln18_3" to="or_ln18_1" fromId="96" toId="121">
</dataflow>
<dataflow id="456" from="xor_ln18_2" to="or_ln18_1" fromId="120" toId="121">
</dataflow>
<dataflow id="457" from="or_ln18_1" to="and_ln18_7" fromId="121" toId="122">
</dataflow>
<dataflow id="458" from="xor_ln25" to="and_ln18_7" fromId="108" toId="122">
</dataflow>
<dataflow id="459" from="and_ln18_7" to="and_ln18_8" fromId="122" toId="123">
</dataflow>
<dataflow id="460" from="and_ln18" to="and_ln18_8" fromId="102" toId="123">
</dataflow>
<dataflow id="461" from="and_ln18_8" to="res_4" fromId="123" toId="124">
</dataflow>
<dataflow id="462" from="dc" to="res_4" fromId="73" toId="124">
</dataflow>
<dataflow id="463" from="res_3" to="res_4" fromId="119" toId="124">
</dataflow>
<dataflow id="464" from="res_4" to="muxLogicI0_to_conv_1" fromId="124" toId="125">
</dataflow>
<dataflow id="465" from="res_4" to="conv_1" fromId="124" toId="126">
</dataflow>
<dataflow id="467" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln65" fromId="466" toId="127">
</dataflow>
<dataflow id="469" from="StgValue_468" to="speclooptripcount_ln65" fromId="468" toId="127">
</dataflow>
<dataflow id="470" from="StgValue_468" to="speclooptripcount_ln65" fromId="468" toId="127">
</dataflow>
<dataflow id="471" from="StgValue_468" to="speclooptripcount_ln65" fromId="468" toId="127">
</dataflow>
<dataflow id="473" from="_ssdm_op_SpecLoopName" to="specloopname_ln69" fromId="472" toId="128">
</dataflow>
<dataflow id="475" from="empty_36" to="specloopname_ln69" fromId="474" toId="128">
</dataflow>
<dataflow id="476" from="conv_1" to="muxLogicData_to_store_ln66" fromId="126" toId="129">
</dataflow>
<dataflow id="477" from="conv" to="muxLogicAddr_to_store_ln66" fromId="11" toId="130">
</dataflow>
<dataflow id="478" from="conv_1" to="store_ln66" fromId="126" toId="131">
</dataflow>
<dataflow id="479" from="conv" to="store_ln66" fromId="11" toId="131">
</dataflow>
<dataflow id="480" from="icmp_ln69" to="StgValue_2" fromId="36" toId="2">
</dataflow>
</dataflows>


</stg>
