vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/18.0/my_designs/test/test.v
source_file = 1, C:/intelFPGA_lite/18.0/my_designs/test/Waveform.vwf
source_file = 1, C:/intelFPGA_lite/18.0/my_designs/test/db/test.cbx.xml
design_name = test
instance = comp, \sum[0]~output , sum[0]~output, test, 1
instance = comp, \sum[1]~output , sum[1]~output, test, 1
instance = comp, \sum[2]~output , sum[2]~output, test, 1
instance = comp, \sum[3]~output , sum[3]~output, test, 1
instance = comp, \sum[4]~output , sum[4]~output, test, 1
instance = comp, \sum[5]~output , sum[5]~output, test, 1
instance = comp, \sum[6]~output , sum[6]~output, test, 1
instance = comp, \sum[7]~output , sum[7]~output, test, 1
instance = comp, \sum[8]~output , sum[8]~output, test, 1
instance = comp, \sum[9]~output , sum[9]~output, test, 1
instance = comp, \sum[10]~output , sum[10]~output, test, 1
instance = comp, \sum[11]~output , sum[11]~output, test, 1
instance = comp, \sum[12]~output , sum[12]~output, test, 1
instance = comp, \sum[13]~output , sum[13]~output, test, 1
instance = comp, \sum[14]~output , sum[14]~output, test, 1
instance = comp, \sum[15]~output , sum[15]~output, test, 1
instance = comp, \clk~input , clk~input, test, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, test, 1
instance = comp, \input_reg[0]~input , input_reg[0]~input, test, 1
instance = comp, \sum[0]~reg0feeder , sum[0]~reg0feeder, test, 1
instance = comp, \reset~input , reset~input, test, 1
instance = comp, \sum[0]~reg0 , sum[0]~reg0, test, 1
instance = comp, \input_reg[1]~input , input_reg[1]~input, test, 1
instance = comp, \sum[1]~reg0feeder , sum[1]~reg0feeder, test, 1
instance = comp, \sum[1]~reg0 , sum[1]~reg0, test, 1
instance = comp, \input_reg[2]~input , input_reg[2]~input, test, 1
instance = comp, \sum[2]~reg0 , sum[2]~reg0, test, 1
instance = comp, \input_reg[3]~input , input_reg[3]~input, test, 1
instance = comp, \sum[3]~reg0feeder , sum[3]~reg0feeder, test, 1
instance = comp, \sum[3]~reg0 , sum[3]~reg0, test, 1
instance = comp, \input_reg[4]~input , input_reg[4]~input, test, 1
instance = comp, \sum[4]~reg0 , sum[4]~reg0, test, 1
instance = comp, \input_reg[5]~input , input_reg[5]~input, test, 1
instance = comp, \sum[5]~reg0 , sum[5]~reg0, test, 1
instance = comp, \input_reg[6]~input , input_reg[6]~input, test, 1
instance = comp, \sum[6]~reg0feeder , sum[6]~reg0feeder, test, 1
instance = comp, \sum[6]~reg0 , sum[6]~reg0, test, 1
instance = comp, \input_reg[7]~input , input_reg[7]~input, test, 1
instance = comp, \sum[7]~reg0 , sum[7]~reg0, test, 1
instance = comp, \input_reg[8]~input , input_reg[8]~input, test, 1
instance = comp, \sum[8]~reg0feeder , sum[8]~reg0feeder, test, 1
instance = comp, \sum[8]~reg0 , sum[8]~reg0, test, 1
instance = comp, \input_reg[9]~input , input_reg[9]~input, test, 1
instance = comp, \sum[9]~reg0 , sum[9]~reg0, test, 1
instance = comp, \input_reg[10]~input , input_reg[10]~input, test, 1
instance = comp, \sum[10]~reg0 , sum[10]~reg0, test, 1
instance = comp, \input_reg[11]~input , input_reg[11]~input, test, 1
instance = comp, \sum[11]~reg0feeder , sum[11]~reg0feeder, test, 1
instance = comp, \sum[11]~reg0 , sum[11]~reg0, test, 1
instance = comp, \input_reg[12]~input , input_reg[12]~input, test, 1
instance = comp, \sum[12]~reg0feeder , sum[12]~reg0feeder, test, 1
instance = comp, \sum[12]~reg0 , sum[12]~reg0, test, 1
instance = comp, \input_reg[13]~input , input_reg[13]~input, test, 1
instance = comp, \sum[13]~reg0 , sum[13]~reg0, test, 1
instance = comp, \input_reg[14]~input , input_reg[14]~input, test, 1
instance = comp, \sum[14]~reg0 , sum[14]~reg0, test, 1
instance = comp, \input_reg[15]~input , input_reg[15]~input, test, 1
instance = comp, \sum[15]~reg0 , sum[15]~reg0, test, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, test, 1
