<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64AsmPrinter.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64AsmPrinter.cpp.html'>AArch64AsmPrinter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64AsmPrinter.cpp - AArch64 LLVM assembly writer ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains a printer that converts from our internal representation</i></td></tr>
<tr><th id="10">10</th><td><i>// of machine-dependent LLVM code to the AArch64 assembly language.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64MCInstLower.h.html">"AArch64MCInstLower.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64MachineFunctionInfo.h.html">"AArch64MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64RegisterInfo.h.html">"AArch64RegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AArch64TargetObjectFile.h.html">"AArch64TargetObjectFile.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="MCTargetDesc/AArch64InstPrinter.h.html">"MCTargetDesc/AArch64InstPrinter.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MCTargetDesc/AArch64MCExpr.h.html">"MCTargetDesc/AArch64MCExpr.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="MCTargetDesc/AArch64MCTargetDesc.h.html">"MCTargetDesc/AArch64MCTargetDesc.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="MCTargetDesc/AArch64TargetStreamer.h.html">"MCTargetDesc/AArch64TargetStreamer.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="TargetInfo/AArch64TargetInfo.h.html">"TargetInfo/AArch64TargetInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="Utils/AArch64BaseInfo.h.html">"Utils/AArch64BaseInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/ADT/SmallString.h.html">"llvm/ADT/SmallString.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/ADT/Twine.h.html">"llvm/ADT/Twine.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/BinaryFormat/COFF.h.html">"llvm/BinaryFormat/COFF.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/BinaryFormat/ELF.h.html">"llvm/BinaryFormat/ELF.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/AsmPrinter.h.html">"llvm/CodeGen/AsmPrinter.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html">"llvm/CodeGen/MachineJumpTableInfo.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html">"llvm/CodeGen/MachineModuleInfoImpls.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/StackMaps.h.html">"llvm/CodeGen/StackMaps.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/IR/DebugInfoMetadata.h.html">"llvm/IR/DebugInfoMetadata.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/MC/MCInstBuilder.h.html">"llvm/MC/MCInstBuilder.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/MC/MCSectionELF.h.html">"llvm/MC/MCSectionELF.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/MC/MCStreamer.h.html">"llvm/MC/MCStreamer.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/MC/MCSymbol.h.html">"llvm/MC/MCSymbol.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "asm-printer"</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><b>namespace</b> {</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a> {</td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="AArch64MCInstLower.h.html#llvm::AArch64MCInstLower" title='llvm::AArch64MCInstLower' data-ref="llvm::AArch64MCInstLower">AArch64MCInstLower</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64AsmPrinter::MCInstLowering" title='(anonymous namespace)::AArch64AsmPrinter::MCInstLowering' data-type='llvm::AArch64MCInstLower' data-ref="(anonymousnamespace)::AArch64AsmPrinter::MCInstLowering">MCInstLowering</dfn>;</td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMaps" title='llvm::StackMaps' data-ref="llvm::StackMaps">StackMaps</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64AsmPrinter::SM" title='(anonymous namespace)::AArch64AsmPrinter::SM' data-type='llvm::StackMaps' data-ref="(anonymousnamespace)::AArch64AsmPrinter::SM">SM</dfn>;</td></tr>
<tr><th id="72">72</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64AsmPrinter::STI" title='(anonymous namespace)::AArch64AsmPrinter::STI' data-type='const llvm::AArch64Subtarget *' data-ref="(anonymousnamespace)::AArch64AsmPrinter::STI">STI</dfn>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><b>public</b>:</td></tr>
<tr><th id="75">75</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinterC1ERN4llvm13TargetMachineESt10unique_ptrINS1_10MCStreamerESt14default_deleteIS5_EE" title='(anonymous namespace)::AArch64AsmPrinter::AArch64AsmPrinter' data-type='void (anonymous namespace)::AArch64AsmPrinter::AArch64AsmPrinter(llvm::TargetMachine &amp; TM, std::unique_ptr&lt;MCStreamer&gt; Streamer)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinterC1ERN4llvm13TargetMachineESt10unique_ptrINS1_10MCStreamerESt14default_deleteIS5_EE">AArch64AsmPrinter</dfn>(<a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col2 decl" id="562TM" title='TM' data-type='llvm::TargetMachine &amp;' data-ref="562TM">TM</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a>&gt; <dfn class="local col3 decl" id="563Streamer" title='Streamer' data-type='std::unique_ptr&lt;MCStreamer&gt;' data-ref="563Streamer">Streamer</dfn>)</td></tr>
<tr><th id="76">76</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a><a class="ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinterC1ERNS_13TargetMachineESt10unique_ptrINS_10MCStreamerESt14default_deleteIS4_EE" title='llvm::AsmPrinter::AsmPrinter' data-ref="_ZN4llvm10AsmPrinterC1ERNS_13TargetMachineESt10unique_ptrINS_10MCStreamerESt14default_deleteIS4_EE">(</a><a class="local col2 ref" href="#562TM" title='TM' data-ref="562TM">TM</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col3 ref" href="#563Streamer" title='Streamer' data-ref="563Streamer">Streamer</a></span>)), <a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::MCInstLowering" title='(anonymous namespace)::AArch64AsmPrinter::MCInstLowering' data-use='w' data-ref="(anonymousnamespace)::AArch64AsmPrinter::MCInstLowering">MCInstLowering</a><a class="ref" href="AArch64MCInstLower.h.html#_ZN4llvm18AArch64MCInstLowerC1ERNS_9MCContextERNS_10AsmPrinterE" title='llvm::AArch64MCInstLower::AArch64MCInstLower' data-ref="_ZN4llvm18AArch64MCInstLowerC1ERNS_9MCContextERNS_10AsmPrinterE">(</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>, *<b>this</b>),</td></tr>
<tr><th id="77">77</th><td>        <a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::SM" title='(anonymous namespace)::AArch64AsmPrinter::SM' data-use='w' data-ref="(anonymousnamespace)::AArch64AsmPrinter::SM">SM</a><a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm9StackMapsC1ERNS_10AsmPrinterE" title='llvm::StackMaps::StackMaps' data-ref="_ZN4llvm9StackMapsC1ERNS_10AsmPrinterE">(</a>*<b>this</b>) {}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117AArch64AsmPrinter11getPassNameEv" title='(anonymous namespace)::AArch64AsmPrinter::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64AsmPrinter::getPassName() const' data-ref="_ZNK12_GLOBAL__N_117AArch64AsmPrinter11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AArch64 Assembly Printer"</q>; }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_117AArch64AsmPrinter12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE">/// Wrapper for MCInstLowering.lowerOperand() for the</i></td></tr>
<tr><th id="82">82</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117AArch64AsmPrinter12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE">  /// tblgen'erated pseudo lowering.</i></td></tr>
<tr><th id="83">83</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_117AArch64AsmPrinter12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE" title='(anonymous namespace)::AArch64AsmPrinter::lowerOperand' data-type='bool (anonymous namespace)::AArch64AsmPrinter::lowerOperand(const llvm::MachineOperand &amp; MO, llvm::MCOperand &amp; MCOp) const' data-ref="_ZNK12_GLOBAL__N_117AArch64AsmPrinter12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE">lowerOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="564MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="564MO">MO</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="565MCOp" title='MCOp' data-type='llvm::MCOperand &amp;' data-ref="565MCOp">MCOp</dfn>) <em>const</em> {</td></tr>
<tr><th id="84">84</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::MCInstLowering" title='(anonymous namespace)::AArch64AsmPrinter::MCInstLowering' data-use='m' data-ref="(anonymousnamespace)::AArch64AsmPrinter::MCInstLowering">MCInstLowering</a>.<a class="ref" href="AArch64MCInstLower.h.html#_ZNK4llvm18AArch64MCInstLower12lowerOperandERKNS_14MachineOperandERNS_9MCOperandE" title='llvm::AArch64MCInstLower::lowerOperand' data-ref="_ZNK4llvm18AArch64MCInstLower12lowerOperandERKNS_14MachineOperandERNS_9MCOperandE">lowerOperand</a>(<a class="local col4 ref" href="#564MO" title='MO' data-ref="564MO">MO</a>, <span class='refarg'><a class="local col5 ref" href="#565MCOp" title='MCOp' data-ref="565MCOp">MCOp</a></span>);</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter17EmitJumpTableInfoEv" title='(anonymous namespace)::AArch64AsmPrinter::EmitJumpTableInfo' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitJumpTableInfo()' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter17EmitJumpTableInfoEv">EmitJumpTableInfo</a>() override;</td></tr>
<tr><th id="88">88</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter18emitJumpTableEntryEPKN4llvm20MachineJumpTableInfoEPKNS1_17MachineBasicBlockEj" title='(anonymous namespace)::AArch64AsmPrinter::emitJumpTableEntry' data-type='void (anonymous namespace)::AArch64AsmPrinter::emitJumpTableEntry(const llvm::MachineJumpTableInfo * MJTI, const llvm::MachineBasicBlock * MBB, unsigned int JTI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter18emitJumpTableEntryEPKN4llvm20MachineJumpTableInfoEPKNS1_17MachineBasicBlockEj">emitJumpTableEntry</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html#llvm::MachineJumpTableInfo" title='llvm::MachineJumpTableInfo' data-ref="llvm::MachineJumpTableInfo">MachineJumpTableInfo</a> *<dfn class="local col6 decl" id="566MJTI" title='MJTI' data-type='const llvm::MachineJumpTableInfo *' data-ref="566MJTI">MJTI</dfn>,</td></tr>
<tr><th id="89">89</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="567MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="567MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="568JTI" title='JTI' data-type='unsigned int' data-ref="568JTI">JTI</dfn>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerJumpTableDestSmall' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerJumpTableDestSmall(llvm::MCStreamer &amp; OutStreamer, const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE">LowerJumpTableDestSmall</a>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col9 decl" id="569OutStreamer" title='OutStreamer' data-type='llvm::MCStreamer &amp;' data-ref="569OutStreamer">OutStreamer</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="570MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="570MI">MI</dfn>);</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter13LowerSTACKMAPERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerSTACKMAP' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerSTACKMAP(llvm::MCStreamer &amp; OutStreamer, llvm::StackMaps &amp; SM, const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter13LowerSTACKMAPERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE">LowerSTACKMAP</a>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col1 decl" id="571OutStreamer" title='OutStreamer' data-type='llvm::MCStreamer &amp;' data-ref="571OutStreamer">OutStreamer</dfn>, <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMaps" title='llvm::StackMaps' data-ref="llvm::StackMaps">StackMaps</a> &amp;<dfn class="local col2 decl" id="572SM" title='SM' data-type='llvm::StackMaps &amp;' data-ref="572SM">SM</dfn>,</td></tr>
<tr><th id="94">94</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="573MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="573MI">MI</dfn>);</td></tr>
<tr><th id="95">95</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter15LowerPATCHPOINTERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerPATCHPOINT' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerPATCHPOINT(llvm::MCStreamer &amp; OutStreamer, llvm::StackMaps &amp; SM, const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter15LowerPATCHPOINTERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE">LowerPATCHPOINT</a>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col4 decl" id="574OutStreamer" title='OutStreamer' data-type='llvm::MCStreamer &amp;' data-ref="574OutStreamer">OutStreamer</dfn>, <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMaps" title='llvm::StackMaps' data-ref="llvm::StackMaps">StackMaps</a> &amp;<dfn class="local col5 decl" id="575SM" title='SM' data-type='llvm::StackMaps &amp;' data-ref="575SM">SM</dfn>,</td></tr>
<tr><th id="96">96</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="576MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="576MI">MI</dfn>);</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_FUNCTION_ENTER' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_FUNCTION_ENTER(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKN4llvm12MachineInstrE">LowerPATCHABLE_FUNCTION_ENTER</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="577MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="577MI">MI</dfn>);</td></tr>
<tr><th id="99">99</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter28LowerPATCHABLE_FUNCTION_EXITERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_FUNCTION_EXIT' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_FUNCTION_EXIT(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter28LowerPATCHABLE_FUNCTION_EXITERKN4llvm12MachineInstrE">LowerPATCHABLE_FUNCTION_EXIT</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="578MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="578MI">MI</dfn>);</td></tr>
<tr><th id="100">100</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter24LowerPATCHABLE_TAIL_CALLERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_TAIL_CALL' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_TAIL_CALL(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter24LowerPATCHABLE_TAIL_CALLERKN4llvm12MachineInstrE">LowerPATCHABLE_TAIL_CALL</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="579MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="579MI">MI</dfn>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;, <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *&gt; <dfn class="tu decl" id="(anonymousnamespace)::AArch64AsmPrinter::HwasanMemaccessSymbols" title='(anonymous namespace)::AArch64AsmPrinter::HwasanMemaccessSymbols' data-type='std::map&lt;std::pair&lt;unsigned int, uint32_t&gt;, MCSymbol *&gt;' data-ref="(anonymousnamespace)::AArch64AsmPrinter::HwasanMemaccessSymbols">HwasanMemaccessSymbols</dfn>;</td></tr>
<tr><th id="103">103</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter27LowerHWASAN_CHECK_MEMACCESSERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerHWASAN_CHECK_MEMACCESS' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerHWASAN_CHECK_MEMACCESS(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter27LowerHWASAN_CHECK_MEMACCESSERKN4llvm12MachineInstrE">LowerHWASAN_CHECK_MEMACCESS</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="580MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="580MI">MI</dfn>);</td></tr>
<tr><th id="104">104</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter26EmitHwasanMemaccessSymbolsERN4llvm6ModuleE" title='(anonymous namespace)::AArch64AsmPrinter::EmitHwasanMemaccessSymbols' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitHwasanMemaccessSymbols(llvm::Module &amp; M)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter26EmitHwasanMemaccessSymbolsERN4llvm6ModuleE">EmitHwasanMemaccessSymbols</a>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col1 decl" id="581M" title='M' data-type='llvm::Module &amp;' data-ref="581M">M</dfn>);</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitSledERKN4llvm12MachineInstrENS1_10AsmPrinter8SledKindE" title='(anonymous namespace)::AArch64AsmPrinter::EmitSled' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitSled(const llvm::MachineInstr &amp; MI, llvm::AsmPrinter::SledKind Kind)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitSledERKN4llvm12MachineInstrENS1_10AsmPrinter8SledKindE">EmitSled</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="582MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="582MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind">SledKind</a> <dfn class="local col3 decl" id="583Kind" title='Kind' data-type='llvm::AsmPrinter::SledKind' data-ref="583Kind">Kind</dfn>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter27emitPseudoExpansionLoweringERN4llvm10MCStreamerEPKNS1_12MachineInstrE">/// tblgen'erated driver function for lowering simple MI-&gt;MC</i></td></tr>
<tr><th id="109">109</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter27emitPseudoExpansionLoweringERN4llvm10MCStreamerEPKNS1_12MachineInstrE">  /// pseudo instructions.</i></td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <dfn class="tu decl" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter27emitPseudoExpansionLoweringERN4llvm10MCStreamerEPKNS1_12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::emitPseudoExpansionLowering' data-type='bool (anonymous namespace)::AArch64AsmPrinter::emitPseudoExpansionLowering(llvm::MCStreamer &amp; OutStreamer, const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter27emitPseudoExpansionLoweringERN4llvm10MCStreamerEPKNS1_12MachineInstrE">emitPseudoExpansionLowering</dfn>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col4 decl" id="584OutStreamer" title='OutStreamer' data-type='llvm::MCStreamer &amp;' data-ref="584OutStreamer">OutStreamer</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="585MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="585MI">MI</dfn>);</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter15EmitInstructionEPKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::EmitInstruction' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitInstruction(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter15EmitInstructionEPKN4llvm12MachineInstrE">EmitInstruction</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="586MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="586MI">MI</dfn>) override;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117AArch64AsmPrinter16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64AsmPrinter::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64AsmPrinter::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_117AArch64AsmPrinter16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col7 decl" id="587AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="587AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="116">116</th><td>    <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::AsmPrinter::getAnalysisUsage' data-ref="_ZNK4llvm10AsmPrinter16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col7 ref" href="#587AU" title='AU' data-ref="587AU">AU</a></span>);</td></tr>
<tr><th id="117">117</th><td>    <a class="local col7 ref" href="#587AU" title='AU' data-ref="587AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="118">118</th><td>  }</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64AsmPrinter::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64AsmPrinter::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="588MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="588MF">MF</dfn>) override {</td></tr>
<tr><th id="121">121</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::AArch64FI" title='(anonymous namespace)::AArch64AsmPrinter::AArch64FI' data-use='w' data-ref="(anonymousnamespace)::AArch64AsmPrinter::AArch64FI">AArch64FI</a> = <a class="local col8 ref" href="#588MF" title='MF' data-ref="588MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="122">122</th><td>    STI = <span class='error' title="static_cast from &apos;const llvm::TargetSubtargetInfo *&apos; to &apos;const llvm::AArch64Subtarget *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> AArch64Subtarget*&gt;(&amp;MF.getSubtarget());</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter20SetupMachineFunctionERNS_15MachineFunctionE" title='llvm::AsmPrinter::SetupMachineFunction' data-ref="_ZN4llvm10AsmPrinter20SetupMachineFunctionERNS_15MachineFunctionE">SetupMachineFunction</a>(<span class='refarg'><a class="local col8 ref" href="#588MF" title='MF' data-ref="588MF">MF</a></span>);</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::STI" title='(anonymous namespace)::AArch64AsmPrinter::STI' data-use='r' data-ref="(anonymousnamespace)::AArch64AsmPrinter::STI">STI</a>-&gt;<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12isTargetCOFFEv" title='llvm::AArch64Subtarget::isTargetCOFF' data-ref="_ZNK4llvm16AArch64Subtarget12isTargetCOFFEv">isTargetCOFF</a>()) {</td></tr>
<tr><th id="127">127</th><td>      <em>bool</em> <dfn class="local col9 decl" id="589Internal" title='Internal' data-type='bool' data-ref="589Internal">Internal</dfn> = <a class="local col8 ref" href="#588MF" title='MF' data-ref="588MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue18hasInternalLinkageEv" title='llvm::GlobalValue::hasInternalLinkage' data-ref="_ZNK4llvm11GlobalValue18hasInternalLinkageEv">hasInternalLinkage</a>();</td></tr>
<tr><th id="128">128</th><td>      <span class="namespace">COFF::</span><a class="type" href="../../../include/llvm/BinaryFormat/COFF.h.html#llvm::COFF::SymbolStorageClass" title='llvm::COFF::SymbolStorageClass' data-ref="llvm::COFF::SymbolStorageClass">SymbolStorageClass</a> <dfn class="local col0 decl" id="590Scl" title='Scl' data-type='COFF::SymbolStorageClass' data-ref="590Scl">Scl</dfn> = <a class="local col9 ref" href="#589Internal" title='Internal' data-ref="589Internal">Internal</a> ? <span class="namespace">COFF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/COFF.h.html#llvm::COFF::SymbolStorageClass::IMAGE_SYM_CLASS_STATIC" title='llvm::COFF::SymbolStorageClass::IMAGE_SYM_CLASS_STATIC' data-ref="llvm::COFF::SymbolStorageClass::IMAGE_SYM_CLASS_STATIC">IMAGE_SYM_CLASS_STATIC</a></td></tr>
<tr><th id="129">129</th><td>                                              : <span class="namespace">COFF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/COFF.h.html#llvm::COFF::SymbolStorageClass::IMAGE_SYM_CLASS_EXTERNAL" title='llvm::COFF::SymbolStorageClass::IMAGE_SYM_CLASS_EXTERNAL' data-ref="llvm::COFF::SymbolStorageClass::IMAGE_SYM_CLASS_EXTERNAL">IMAGE_SYM_CLASS_EXTERNAL</a>;</td></tr>
<tr><th id="130">130</th><td>      <em>int</em> <dfn class="local col1 decl" id="591Type" title='Type' data-type='int' data-ref="591Type">Type</dfn> =</td></tr>
<tr><th id="131">131</th><td>        <span class="namespace">COFF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/COFF.h.html#llvm::COFF::SymbolComplexType::IMAGE_SYM_DTYPE_FUNCTION" title='llvm::COFF::SymbolComplexType::IMAGE_SYM_DTYPE_FUNCTION' data-ref="llvm::COFF::SymbolComplexType::IMAGE_SYM_DTYPE_FUNCTION">IMAGE_SYM_DTYPE_FUNCTION</a> &lt;&lt; <span class="namespace">COFF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/COFF.h.html#llvm::COFF::SymbolComplexType::SCT_COMPLEX_TYPE_SHIFT" title='llvm::COFF::SymbolComplexType::SCT_COMPLEX_TYPE_SHIFT' data-ref="llvm::COFF::SymbolComplexType::SCT_COMPLEX_TYPE_SHIFT">SCT_COMPLEX_TYPE_SHIFT</a>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer18BeginCOFFSymbolDefEPKNS_8MCSymbolE" title='llvm::MCStreamer::BeginCOFFSymbolDef' data-ref="_ZN4llvm10MCStreamer18BeginCOFFSymbolDefEPKNS_8MCSymbolE">BeginCOFFSymbolDef</a>(<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::CurrentFnSym" title='llvm::AsmPrinter::CurrentFnSym' data-ref="llvm::AsmPrinter::CurrentFnSym">CurrentFnSym</a>);</td></tr>
<tr><th id="134">134</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer26EmitCOFFSymbolStorageClassEi" title='llvm::MCStreamer::EmitCOFFSymbolStorageClass' data-ref="_ZN4llvm10MCStreamer26EmitCOFFSymbolStorageClassEi">EmitCOFFSymbolStorageClass</a>(<a class="local col0 ref" href="#590Scl" title='Scl' data-ref="590Scl">Scl</a>);</td></tr>
<tr><th id="135">135</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer18EmitCOFFSymbolTypeEi" title='llvm::MCStreamer::EmitCOFFSymbolType' data-ref="_ZN4llvm10MCStreamer18EmitCOFFSymbolTypeEi">EmitCOFFSymbolType</a>(<a class="local col1 ref" href="#591Type" title='Type' data-ref="591Type">Type</a>);</td></tr>
<tr><th id="136">136</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer16EndCOFFSymbolDefEv" title='llvm::MCStreamer::EndCOFFSymbolDef' data-ref="_ZN4llvm10MCStreamer16EndCOFFSymbolDefEv">EndCOFFSymbolDef</a>();</td></tr>
<tr><th id="137">137</th><td>    }</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>    <i>// Emit the rest of the function body.</i></td></tr>
<tr><th id="140">140</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter16EmitFunctionBodyEv" title='llvm::AsmPrinter::EmitFunctionBody' data-ref="_ZN4llvm10AsmPrinter16EmitFunctionBodyEv">EmitFunctionBody</a>();</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>    <i>// Emit the XRay table for this function.</i></td></tr>
<tr><th id="143">143</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter13emitXRayTableEv" title='llvm::AsmPrinter::emitXRayTable' data-ref="_ZN4llvm10AsmPrinter13emitXRayTableEv">emitXRayTable</a>();</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>    <i>// We didn't modify anything.</i></td></tr>
<tr><th id="146">146</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="147">147</th><td>  }</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><b>private</b>:</td></tr>
<tr><th id="150">150</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printOperand' data-type='void (anonymous namespace)::AArch64AsmPrinter::printOperand(const llvm::MachineInstr * MI, unsigned int OpNum, llvm::raw_ostream &amp; O)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE">printOperand</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="592MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="592MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="593OpNum" title='OpNum' data-type='unsigned int' data-ref="593OpNum">OpNum</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="594O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="594O">O</dfn>);</td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter17printAsmMRegisterERKN4llvm14MachineOperandEcRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printAsmMRegister' data-type='bool (anonymous namespace)::AArch64AsmPrinter::printAsmMRegister(const llvm::MachineOperand &amp; MO, char Mode, llvm::raw_ostream &amp; O)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter17printAsmMRegisterERKN4llvm14MachineOperandEcRNS1_11raw_ostreamE">printAsmMRegister</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="595MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="595MO">MO</dfn>, <em>char</em> <dfn class="local col6 decl" id="596Mode" title='Mode' data-type='char' data-ref="596Mode">Mode</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="597O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="597O">O</dfn>);</td></tr>
<tr><th id="152">152</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter18printAsmRegInClassERKN4llvm14MachineOperandEPKNS1_19TargetRegisterClassEbRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printAsmRegInClass' data-type='bool (anonymous namespace)::AArch64AsmPrinter::printAsmRegInClass(const llvm::MachineOperand &amp; MO, const llvm::TargetRegisterClass * RC, bool isVector, llvm::raw_ostream &amp; O)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter18printAsmRegInClassERKN4llvm14MachineOperandEPKNS1_19TargetRegisterClassEbRNS1_11raw_ostreamE">printAsmRegInClass</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="598MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="598MO">MO</dfn>,</td></tr>
<tr><th id="153">153</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="599RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="599RC">RC</dfn>, <em>bool</em> <dfn class="local col0 decl" id="600isVector" title='isVector' data-type='bool' data-ref="600isVector">isVector</dfn>,</td></tr>
<tr><th id="154">154</th><td>                          <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="601O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="601O">O</dfn>);</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter15PrintAsmOperandEPKN4llvm12MachineInstrEjPKcRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::PrintAsmOperand' data-type='bool (anonymous namespace)::AArch64AsmPrinter::PrintAsmOperand(const llvm::MachineInstr * MI, unsigned int OpNum, const char * ExtraCode, llvm::raw_ostream &amp; O)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter15PrintAsmOperandEPKN4llvm12MachineInstrEjPKcRNS1_11raw_ostreamE">PrintAsmOperand</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="602MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="602MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="603OpNum" title='OpNum' data-type='unsigned int' data-ref="603OpNum">OpNum</dfn>,</td></tr>
<tr><th id="157">157</th><td>                       <em>const</em> <em>char</em> *<dfn class="local col4 decl" id="604ExtraCode" title='ExtraCode' data-type='const char *' data-ref="604ExtraCode">ExtraCode</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="605O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="605O">O</dfn>) override;</td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter21PrintAsmMemoryOperandEPKN4llvm12MachineInstrEjPKcRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::PrintAsmMemoryOperand' data-type='bool (anonymous namespace)::AArch64AsmPrinter::PrintAsmMemoryOperand(const llvm::MachineInstr * MI, unsigned int OpNum, const char * ExtraCode, llvm::raw_ostream &amp; O)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter21PrintAsmMemoryOperandEPKN4llvm12MachineInstrEjPKcRNS1_11raw_ostreamE">PrintAsmMemoryOperand</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="606MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="606MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="607OpNum" title='OpNum' data-type='unsigned int' data-ref="607OpNum">OpNum</dfn>,</td></tr>
<tr><th id="159">159</th><td>                             <em>const</em> <em>char</em> *<dfn class="local col8 decl" id="608ExtraCode" title='ExtraCode' data-type='const char *' data-ref="608ExtraCode">ExtraCode</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="609O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="609O">O</dfn>) override;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter22PrintDebugValueCommentEPKN4llvm12MachineInstrERNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::PrintDebugValueComment' data-type='void (anonymous namespace)::AArch64AsmPrinter::PrintDebugValueComment(const llvm::MachineInstr * MI, llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter22PrintDebugValueCommentEPKN4llvm12MachineInstrERNS1_11raw_ostreamE">PrintDebugValueComment</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="610MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="610MI">MI</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="611OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="611OS">OS</dfn>);</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter19EmitFunctionBodyEndEv" title='(anonymous namespace)::AArch64AsmPrinter::EmitFunctionBodyEnd' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitFunctionBodyEnd()' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter19EmitFunctionBodyEndEv">EmitFunctionBodyEnd</a>() override;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_117AArch64AsmPrinter12GetCPISymbolEj" title='(anonymous namespace)::AArch64AsmPrinter::GetCPISymbol' data-type='llvm::MCSymbol * (anonymous namespace)::AArch64AsmPrinter::GetCPISymbol(unsigned int CPID) const' data-ref="_ZNK12_GLOBAL__N_117AArch64AsmPrinter12GetCPISymbolEj">GetCPISymbol</a>(<em>unsigned</em> <dfn class="local col2 decl" id="612CPID" title='CPID' data-type='unsigned int' data-ref="612CPID">CPID</dfn>) <em>const</em> override;</td></tr>
<tr><th id="166">166</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter16EmitEndOfAsmFileERN4llvm6ModuleE" title='(anonymous namespace)::AArch64AsmPrinter::EmitEndOfAsmFile' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitEndOfAsmFile(llvm::Module &amp; M)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter16EmitEndOfAsmFileERN4llvm6ModuleE">EmitEndOfAsmFile</a>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col3 decl" id="613M" title='M' data-type='llvm::Module &amp;' data-ref="613M">M</dfn>) override;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64AsmPrinter::AArch64FI" title='(anonymous namespace)::AArch64AsmPrinter::AArch64FI' data-type='llvm::AArch64FunctionInfo *' data-ref="(anonymousnamespace)::AArch64AsmPrinter::AArch64FI">AArch64FI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitLOHsEv">/// Emit the LOHs contained in AArch64FI.</i></td></tr>
<tr><th id="171">171</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitLOHsEv" title='(anonymous namespace)::AArch64AsmPrinter::EmitLOHs' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitLOHs()' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitLOHsEv">EmitLOHs</a>();</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter9EmitFMov0ERKN4llvm12MachineInstrE">/// Emit instruction to set float register to zero.</i></td></tr>
<tr><th id="174">174</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter9EmitFMov0ERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::EmitFMov0' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitFMov0(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter9EmitFMov0ERKN4llvm12MachineInstrE">EmitFMov0</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="614MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="614MI">MI</dfn>);</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::AArch64AsmPrinter::MInstToMCSymbol" title='(anonymous namespace)::AArch64AsmPrinter::MInstToMCSymbol' data-type='std::map&lt;const MachineInstr *, MCSymbol *&gt;' data-ref="(anonymousnamespace)::AArch64AsmPrinter::MInstToMCSymbol">MInstToMCSymbol</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *&gt;;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::AArch64AsmPrinter::MInstToMCSymbol" title='(anonymous namespace)::AArch64AsmPrinter::MInstToMCSymbol' data-type='std::map&lt;const MachineInstr *, MCSymbol *&gt;' data-ref="(anonymousnamespace)::AArch64AsmPrinter::MInstToMCSymbol">MInstToMCSymbol</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64AsmPrinter::LOHInstToLabel" title='(anonymous namespace)::AArch64AsmPrinter::LOHInstToLabel' data-type='MInstToMCSymbol' data-ref="(anonymousnamespace)::AArch64AsmPrinter::LOHInstToLabel">LOHInstToLabel</dfn>;</td></tr>
<tr><th id="179">179</th><td>};</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_FUNCTION_ENTER' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_FUNCTION_ENTER(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKN4llvm12MachineInstrE">LowerPATCHABLE_FUNCTION_ENTER</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="615MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="615MI">MI</dfn>)</td></tr>
<tr><th id="184">184</th><td>{</td></tr>
<tr><th id="185">185</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitSledERKN4llvm12MachineInstrENS1_10AsmPrinter8SledKindE" title='(anonymous namespace)::AArch64AsmPrinter::EmitSled' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitSledERKN4llvm12MachineInstrENS1_10AsmPrinter8SledKindE">EmitSled</a>(<a class="local col5 ref" href="#615MI" title='MI' data-ref="615MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::FUNCTION_ENTER" title='llvm::AsmPrinter::SledKind::FUNCTION_ENTER' data-ref="llvm::AsmPrinter::SledKind::FUNCTION_ENTER">FUNCTION_ENTER</a>);</td></tr>
<tr><th id="186">186</th><td>}</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter28LowerPATCHABLE_FUNCTION_EXITERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_FUNCTION_EXIT' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_FUNCTION_EXIT(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter28LowerPATCHABLE_FUNCTION_EXITERKN4llvm12MachineInstrE">LowerPATCHABLE_FUNCTION_EXIT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="616MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="616MI">MI</dfn>)</td></tr>
<tr><th id="189">189</th><td>{</td></tr>
<tr><th id="190">190</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitSledERKN4llvm12MachineInstrENS1_10AsmPrinter8SledKindE" title='(anonymous namespace)::AArch64AsmPrinter::EmitSled' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitSledERKN4llvm12MachineInstrENS1_10AsmPrinter8SledKindE">EmitSled</a>(<a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::FUNCTION_EXIT" title='llvm::AsmPrinter::SledKind::FUNCTION_EXIT' data-ref="llvm::AsmPrinter::SledKind::FUNCTION_EXIT">FUNCTION_EXIT</a>);</td></tr>
<tr><th id="191">191</th><td>}</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter24LowerPATCHABLE_TAIL_CALLERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_TAIL_CALL' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_TAIL_CALL(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter24LowerPATCHABLE_TAIL_CALLERKN4llvm12MachineInstrE">LowerPATCHABLE_TAIL_CALL</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="617MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="617MI">MI</dfn>)</td></tr>
<tr><th id="194">194</th><td>{</td></tr>
<tr><th id="195">195</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitSledERKN4llvm12MachineInstrENS1_10AsmPrinter8SledKindE" title='(anonymous namespace)::AArch64AsmPrinter::EmitSled' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitSledERKN4llvm12MachineInstrENS1_10AsmPrinter8SledKindE">EmitSled</a>(<a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::TAIL_CALL" title='llvm::AsmPrinter::SledKind::TAIL_CALL' data-ref="llvm::AsmPrinter::SledKind::TAIL_CALL">TAIL_CALL</a>);</td></tr>
<tr><th id="196">196</th><td>}</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitSledERKN4llvm12MachineInstrENS1_10AsmPrinter8SledKindE" title='(anonymous namespace)::AArch64AsmPrinter::EmitSled' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitSled(const llvm::MachineInstr &amp; MI, llvm::AsmPrinter::SledKind Kind)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitSledERKN4llvm12MachineInstrENS1_10AsmPrinter8SledKindE">EmitSled</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="618MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="618MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind">SledKind</a> <dfn class="local col9 decl" id="619Kind" title='Kind' data-type='llvm::AsmPrinter::SledKind' data-ref="619Kind">Kind</dfn>)</td></tr>
<tr><th id="199">199</th><td>{</td></tr>
<tr><th id="200">200</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t">int8_t</a> <dfn class="local col0 decl" id="620NoopsInSledCount" title='NoopsInSledCount' data-type='const int8_t' data-ref="620NoopsInSledCount">NoopsInSledCount</dfn> = <var>7</var>;</td></tr>
<tr><th id="201">201</th><td>  <i>// We want to emit the following pattern:</i></td></tr>
<tr><th id="202">202</th><td><i>  //</i></td></tr>
<tr><th id="203">203</th><td><i>  // .Lxray_sled_N:</i></td></tr>
<tr><th id="204">204</th><td><i>  //   ALIGN</i></td></tr>
<tr><th id="205">205</th><td><i>  //   B #32</i></td></tr>
<tr><th id="206">206</th><td><i>  //   ; 7 NOP instructions (28 bytes)</i></td></tr>
<tr><th id="207">207</th><td><i>  // .tmpN</i></td></tr>
<tr><th id="208">208</th><td><i>  //</i></td></tr>
<tr><th id="209">209</th><td><i>  // We need the 28 bytes (7 instructions) because at runtime, we'd be patching</i></td></tr>
<tr><th id="210">210</th><td><i>  // over the full 32 bytes (8 instructions) with the following pattern:</i></td></tr>
<tr><th id="211">211</th><td><i>  //</i></td></tr>
<tr><th id="212">212</th><td><i>  //   STP X0, X30, [SP, #-16]! ; push X0 and the link register to the stack</i></td></tr>
<tr><th id="213">213</th><td><i>  //   LDR W0, #12 ; W0 := function ID</i></td></tr>
<tr><th id="214">214</th><td><i>  //   LDR X16,#12 ; X16 := addr of __xray_FunctionEntry or __xray_FunctionExit</i></td></tr>
<tr><th id="215">215</th><td><i>  //   BLR X16 ; call the tracing trampoline</i></td></tr>
<tr><th id="216">216</th><td><i>  //   ;DATA: 32 bits of function ID</i></td></tr>
<tr><th id="217">217</th><td><i>  //   ;DATA: lower 32 bits of the address of the trampoline</i></td></tr>
<tr><th id="218">218</th><td><i>  //   ;DATA: higher 32 bits of the address of the trampoline</i></td></tr>
<tr><th id="219">219</th><td><i>  //   LDP X0, X30, [SP], #16 ; pop X0 and the link register from the stack</i></td></tr>
<tr><th id="220">220</th><td><i>  //</i></td></tr>
<tr><th id="221">221</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj" title='llvm::MCStreamer::EmitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj">EmitCodeAlignment</a>(<var>4</var>);</td></tr>
<tr><th id="222">222</th><td>  <em>auto</em> <dfn class="local col1 decl" id="621CurSled" title='CurSled' data-type='llvm::MCSymbol *' data-ref="621CurSled">CurSled</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb">createTempSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"xray_sled_"</q>, <b>true</b>);</td></tr>
<tr><th id="223">223</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col1 ref" href="#621CurSled" title='CurSled' data-ref="621CurSled">CurSled</a>);</td></tr>
<tr><th id="224">224</th><td>  <em>auto</em> <dfn class="local col2 decl" id="622Target" title='Target' data-type='llvm::MCSymbol *' data-ref="622Target">Target</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolEb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolEb">createTempSymbol</a>();</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <i>// Emit "B #32" instruction, which jumps over the next 28 bytes.</i></td></tr>
<tr><th id="227">227</th><td><i>  // The operand has to be the number of 4-byte instructions to jump over,</i></td></tr>
<tr><th id="228">228</th><td><i>  // including the current instruction.</i></td></tr>
<tr><th id="229">229</th><td>  EmitToStreamer(*OutStreamer, MCInstBuilder(AArch64::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::AArch64&apos;">B</span>).addImm(<var>8</var>));</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <b>for</b> (int8_t I = <var>0</var>; I &lt; NoopsInSledCount; I++)</td></tr>
<tr><th id="232">232</th><td>    EmitToStreamer(*OutStreamer, MCInstBuilder(AArch64::<span class='error' title="no member named &apos;HINT&apos; in namespace &apos;llvm::AArch64&apos;">HINT</span>).addImm(<var>0</var>));</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col2 ref" href="#622Target" title='Target' data-ref="622Target">Target</a>);</td></tr>
<tr><th id="235">235</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" title='llvm::AsmPrinter::recordSled' data-ref="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh">recordSled</a>(<a class="local col1 ref" href="#621CurSled" title='CurSled' data-ref="621CurSled">CurSled</a>, <a class="local col8 ref" href="#618MI" title='MI' data-ref="618MI">MI</a>, <a class="local col9 ref" href="#619Kind" title='Kind' data-ref="619Kind">Kind</a>);</td></tr>
<tr><th id="236">236</th><td>}</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter27LowerHWASAN_CHECK_MEMACCESSERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerHWASAN_CHECK_MEMACCESS' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerHWASAN_CHECK_MEMACCESS(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter27LowerHWASAN_CHECK_MEMACCESSERKN4llvm12MachineInstrE">LowerHWASAN_CHECK_MEMACCESS</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="623MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="623MI">MI</dfn>) {</td></tr>
<tr><th id="239">239</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="624Reg" title='Reg' data-type='unsigned int' data-ref="624Reg">Reg</dfn> = <a class="local col3 ref" href="#623MI" title='MI' data-ref="623MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="240">240</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="625AccessInfo" title='AccessInfo' data-type='uint32_t' data-ref="625AccessInfo">AccessInfo</dfn> = <a class="local col3 ref" href="#623MI" title='MI' data-ref="623MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="241">241</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *&amp;<dfn class="local col6 decl" id="626Sym" title='Sym' data-type='llvm::MCSymbol *&amp;' data-ref="626Sym">Sym</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::HwasanMemaccessSymbols" title='(anonymous namespace)::AArch64AsmPrinter::HwasanMemaccessSymbols' data-use='m' data-ref="(anonymousnamespace)::AArch64AsmPrinter::HwasanMemaccessSymbols">HwasanMemaccessSymbols</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="local col4 ref" href="#624Reg" title='Reg' data-ref="624Reg">Reg</a>, <a class="local col5 ref" href="#625AccessInfo" title='AccessInfo' data-ref="625AccessInfo">AccessInfo</a>}]</a>;</td></tr>
<tr><th id="242">242</th><td>  <b>if</b> (!<a class="local col6 ref" href="#626Sym" title='Sym' data-ref="626Sym">Sym</a>) {</td></tr>
<tr><th id="243">243</th><td>    <i>// FIXME: Make this work on non-ELF.</i></td></tr>
<tr><th id="244">244</th><td>    <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::TM" title='llvm::AsmPrinter::TM' data-ref="llvm::AsmPrinter::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple16isOSBinFormatELFEv" title='llvm::Triple::isOSBinFormatELF' data-ref="_ZNK4llvm6Triple16isOSBinFormatELFEv">isOSBinFormatELF</a>())</td></tr>
<tr><th id="245">245</th><td>      <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"llvm.hwasan.check.memaccess only supported on ELF"</q>);</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col7 decl" id="627SymName" title='SymName' data-type='std::string' data-ref="627SymName">SymName</dfn> = <q>"__hwasan_check_x"</q> + utostr(Reg - AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span>) + <q>"_"</q> +</td></tr>
<tr><th id="248">248</th><td>                          utostr(AccessInfo);</td></tr>
<tr><th id="249">249</th><td>    Sym = OutContext.getOrCreateSymbol(SymName);</td></tr>
<tr><th id="250">250</th><td>  }</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  EmitToStreamer(*OutStreamer,</td></tr>
<tr><th id="253">253</th><td>                 MCInstBuilder(AArch64::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::AArch64&apos;">BL</span>)</td></tr>
<tr><th id="254">254</th><td>                     .addExpr(MCSymbolRefExpr::create(Sym, OutContext)));</td></tr>
<tr><th id="255">255</th><td>}</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter26EmitHwasanMemaccessSymbolsERN4llvm6ModuleE" title='(anonymous namespace)::AArch64AsmPrinter::EmitHwasanMemaccessSymbols' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitHwasanMemaccessSymbols(llvm::Module &amp; M)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter26EmitHwasanMemaccessSymbolsERN4llvm6ModuleE">EmitHwasanMemaccessSymbols</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col8 decl" id="628M" title='M' data-type='llvm::Module &amp;' data-ref="628M">M</dfn>) {</td></tr>
<tr><th id="258">258</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::HwasanMemaccessSymbols" title='(anonymous namespace)::AArch64AsmPrinter::HwasanMemaccessSymbols' data-use='m' data-ref="(anonymousnamespace)::AArch64AsmPrinter::HwasanMemaccessSymbols">HwasanMemaccessSymbols</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5emptyEv" title='std::map::empty' data-ref="_ZNKSt3map5emptyEv">empty</a>())</td></tr>
<tr><th id="259">259</th><td>    <b>return</b>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col9 decl" id="629TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="629TT">TT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::TM" title='llvm::AsmPrinter::TM' data-ref="llvm::AsmPrinter::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>();</td></tr>
<tr><th id="262">262</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TT.isOSBinFormatELF()) ? void (0) : __assert_fail (&quot;TT.isOSBinFormatELF()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 262, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#629TT" title='TT' data-ref="629TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple16isOSBinFormatELFEv" title='llvm::Triple::isOSBinFormatELF' data-ref="_ZNK4llvm6Triple16isOSBinFormatELFEv">isOSBinFormatELF</a>());</td></tr>
<tr><th id="263">263</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a>&gt; <dfn class="local col0 decl" id="630STI" title='STI' data-type='std::unique_ptr&lt;MCSubtargetInfo&gt;' data-ref="630STI">STI</dfn><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE">(</a></td></tr>
<tr><th id="264">264</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::TM" title='llvm::AsmPrinter::TM' data-ref="llvm::AsmPrinter::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine9getTargetEv" title='llvm::TargetMachine::getTarget' data-ref="_ZNK4llvm13TargetMachine9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Support/TargetRegistry.h.html#_ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_" title='llvm::Target::createMCSubtargetInfo' data-ref="_ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_">createMCSubtargetInfo</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col9 ref" href="#629TT" title='TT' data-ref="629TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple3strEv" title='llvm::Triple::str' data-ref="_ZNK4llvm6Triple3strEv">str</a>(), <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>""</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>""</q>));</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col1 decl" id="631HwasanTagMismatchSym" title='HwasanTagMismatchSym' data-type='llvm::MCSymbol *' data-ref="631HwasanTagMismatchSym">HwasanTagMismatchSym</dfn> =</td></tr>
<tr><th id="267">267</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"__hwasan_tag_mismatch"</q>);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col2 decl" id="632HwasanTagMismatchRef" title='HwasanTagMismatchRef' data-type='const llvm::MCSymbolRefExpr *' data-ref="632HwasanTagMismatchRef">HwasanTagMismatchRef</dfn> =</td></tr>
<tr><th id="270">270</th><td>      <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col1 ref" href="#631HwasanTagMismatchSym" title='HwasanTagMismatchSym' data-ref="631HwasanTagMismatchSym">HwasanTagMismatchSym</a>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="633P" title='P' data-type='std::pair&lt;const std::pair&lt;unsigned int, unsigned int&gt;, llvm::MCSymbol *&gt; &amp;' data-ref="633P">P</dfn> : <a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::HwasanMemaccessSymbols" title='(anonymous namespace)::AArch64AsmPrinter::HwasanMemaccessSymbols' data-ref="(anonymousnamespace)::AArch64AsmPrinter::HwasanMemaccessSymbols">HwasanMemaccessSymbols</a>) {</td></tr>
<tr><th id="273">273</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="634Reg" title='Reg' data-type='unsigned int' data-ref="634Reg">Reg</dfn> = <a class="local col3 ref" href="#633P" title='P' data-ref="633P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const std::pair&lt;unsigned int, unsigned int&gt;, llvm::MCSymbol *&gt;::first' data-ref="std::pair::first">first</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="274">274</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="635AccessInfo" title='AccessInfo' data-type='uint32_t' data-ref="635AccessInfo">AccessInfo</dfn> = <a class="local col3 ref" href="#633P" title='P' data-ref="633P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const std::pair&lt;unsigned int, unsigned int&gt;, llvm::MCSymbol *&gt;::first' data-ref="std::pair::first">first</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="275">275</th><td>    <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col6 decl" id="636Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="636Sym">Sym</dfn> = <a class="local col3 ref" href="#633P" title='P' data-ref="633P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const std::pair&lt;unsigned int, unsigned int&gt;, llvm::MCSymbol *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer13SwitchSectionEPNS_9MCSectionEPKNS_6MCExprE" title='llvm::MCStreamer::SwitchSection' data-ref="_ZN4llvm10MCStreamer13SwitchSectionEPNS_9MCSectionEPKNS_6MCExprE">SwitchSection</a>(<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext13getELFSectionERKNS_5TwineEjjjS3_" title='llvm::MCContext::getELFSection' data-ref="_ZN4llvm9MCContext13getELFSectionERKNS_5TwineEjjjS3_">getELFSection</a>(</td></tr>
<tr><th id="278">278</th><td>        <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>".text.hot"</q>, <span class="namespace">ELF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHT_PROGBITS" title='llvm::ELF::SHT_PROGBITS' data-ref="llvm::ELF::SHT_PROGBITS">SHT_PROGBITS</a>,</td></tr>
<tr><th id="279">279</th><td>        <span class="namespace">ELF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHF_EXECINSTR" title='llvm::ELF::SHF_EXECINSTR' data-ref="llvm::ELF::SHF_EXECINSTR">SHF_EXECINSTR</a> | <span class="namespace">ELF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHF_ALLOC" title='llvm::ELF::SHF_ALLOC' data-ref="llvm::ELF::SHF_ALLOC">SHF_ALLOC</a> | <span class="namespace">ELF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHF_GROUP" title='llvm::ELF::SHF_GROUP' data-ref="llvm::ELF::SHF_GROUP">SHF_GROUP</a>, <var>0</var>,</td></tr>
<tr><th id="280">280</th><td>        <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="local col6 ref" href="#636Sym" title='Sym' data-ref="636Sym">Sym</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSymbol.h.html#_ZNK4llvm8MCSymbol7getNameEv" title='llvm::MCSymbol::getName' data-ref="_ZNK4llvm8MCSymbol7getNameEv">getName</a>()));</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer19EmitSymbolAttributeEPNS_8MCSymbolENS_12MCSymbolAttrE" title='llvm::MCStreamer::EmitSymbolAttribute' data-ref="_ZN4llvm10MCStreamer19EmitSymbolAttributeEPNS_8MCSymbolENS_12MCSymbolAttrE">EmitSymbolAttribute</a>(<a class="local col6 ref" href="#636Sym" title='Sym' data-ref="636Sym">Sym</a>, <a class="enum" href="../../../include/llvm/MC/MCDirectives.h.html#llvm::MCSymbolAttr::MCSA_ELF_TypeFunction" title='llvm::MCSymbolAttr::MCSA_ELF_TypeFunction' data-ref="llvm::MCSymbolAttr::MCSA_ELF_TypeFunction">MCSA_ELF_TypeFunction</a>);</td></tr>
<tr><th id="283">283</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer19EmitSymbolAttributeEPNS_8MCSymbolENS_12MCSymbolAttrE" title='llvm::MCStreamer::EmitSymbolAttribute' data-ref="_ZN4llvm10MCStreamer19EmitSymbolAttributeEPNS_8MCSymbolENS_12MCSymbolAttrE">EmitSymbolAttribute</a>(<a class="local col6 ref" href="#636Sym" title='Sym' data-ref="636Sym">Sym</a>, <a class="enum" href="../../../include/llvm/MC/MCDirectives.h.html#llvm::MCSymbolAttr::MCSA_Weak" title='llvm::MCSymbolAttr::MCSA_Weak' data-ref="llvm::MCSymbolAttr::MCSA_Weak">MCSA_Weak</a>);</td></tr>
<tr><th id="284">284</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer19EmitSymbolAttributeEPNS_8MCSymbolENS_12MCSymbolAttrE" title='llvm::MCStreamer::EmitSymbolAttribute' data-ref="_ZN4llvm10MCStreamer19EmitSymbolAttributeEPNS_8MCSymbolENS_12MCSymbolAttrE">EmitSymbolAttribute</a>(<a class="local col6 ref" href="#636Sym" title='Sym' data-ref="636Sym">Sym</a>, <a class="enum" href="../../../include/llvm/MC/MCDirectives.h.html#llvm::MCSymbolAttr::MCSA_Hidden" title='llvm::MCSymbolAttr::MCSA_Hidden' data-ref="llvm::MCSymbolAttr::MCSA_Hidden">MCSA_Hidden</a>);</td></tr>
<tr><th id="285">285</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col6 ref" href="#636Sym" title='Sym' data-ref="636Sym">Sym</a>);</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>    OutStreamer-&gt;EmitInstruction(MCInstBuilder(AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>)</td></tr>
<tr><th id="288">288</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;X16&apos; in namespace &apos;llvm::AArch64&apos;">X16</span>)</td></tr>
<tr><th id="289">289</th><td>                                     .addReg(Reg)</td></tr>
<tr><th id="290">290</th><td>                                     .addImm(<var>4</var>)</td></tr>
<tr><th id="291">291</th><td>                                     .addImm(<var>55</var>),</td></tr>
<tr><th id="292">292</th><td>                                 *STI);</td></tr>
<tr><th id="293">293</th><td>    OutStreamer-&gt;EmitInstruction(MCInstBuilder(AArch64::<span class='error' title="no member named &apos;LDRBBroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBroX</span>)</td></tr>
<tr><th id="294">294</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;W16&apos; in namespace &apos;llvm::AArch64&apos;">W16</span>)</td></tr>
<tr><th id="295">295</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;X9&apos; in namespace &apos;llvm::AArch64&apos;">X9</span>)</td></tr>
<tr><th id="296">296</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;X16&apos; in namespace &apos;llvm::AArch64&apos;">X16</span>)</td></tr>
<tr><th id="297">297</th><td>                                     .addImm(<var>0</var>)</td></tr>
<tr><th id="298">298</th><td>                                     .addImm(<var>0</var>),</td></tr>
<tr><th id="299">299</th><td>                                 *STI);</td></tr>
<tr><th id="300">300</th><td>    OutStreamer-&gt;EmitInstruction(MCInstBuilder(AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>)</td></tr>
<tr><th id="301">301</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;X17&apos; in namespace &apos;llvm::AArch64&apos;">X17</span>)</td></tr>
<tr><th id="302">302</th><td>                                     .addReg(Reg)</td></tr>
<tr><th id="303">303</th><td>                                     .addImm(<var>56</var>)</td></tr>
<tr><th id="304">304</th><td>                                     .addImm(<var>63</var>),</td></tr>
<tr><th id="305">305</th><td>                                 *STI);</td></tr>
<tr><th id="306">306</th><td>    OutStreamer-&gt;EmitInstruction(MCInstBuilder(AArch64::<span class='error' title="no member named &apos;SUBSWrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrs</span>)</td></tr>
<tr><th id="307">307</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="308">308</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;W16&apos; in namespace &apos;llvm::AArch64&apos;">W16</span>)</td></tr>
<tr><th id="309">309</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;W17&apos; in namespace &apos;llvm::AArch64&apos;">W17</span>)</td></tr>
<tr><th id="310">310</th><td>                                     .addImm(<var>0</var>),</td></tr>
<tr><th id="311">311</th><td>                                 *STI);</td></tr>
<tr><th id="312">312</th><td>    <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col7 decl" id="637HandleMismatchSym" title='HandleMismatchSym' data-type='llvm::MCSymbol *' data-ref="637HandleMismatchSym">HandleMismatchSym</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolEb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolEb">createTempSymbol</a>();</td></tr>
<tr><th id="313">313</th><td>    OutStreamer-&gt;EmitInstruction(</td></tr>
<tr><th id="314">314</th><td>        MCInstBuilder(AArch64::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::AArch64&apos;">Bcc</span>)</td></tr>
<tr><th id="315">315</th><td>            .addImm(AArch64CC::NE)</td></tr>
<tr><th id="316">316</th><td>            .addExpr(MCSymbolRefExpr::create(HandleMismatchSym, OutContext)),</td></tr>
<tr><th id="317">317</th><td>        *STI);</td></tr>
<tr><th id="318">318</th><td>    OutStreamer-&gt;EmitInstruction(</td></tr>
<tr><th id="319">319</th><td>        MCInstBuilder(AArch64::<span class='error' title="no member named &apos;RET&apos; in namespace &apos;llvm::AArch64&apos;">RET</span>).addReg(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>), *STI);</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col7 ref" href="#637HandleMismatchSym" title='HandleMismatchSym' data-ref="637HandleMismatchSym">HandleMismatchSym</a>);</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>    OutStreamer-&gt;EmitInstruction(MCInstBuilder(AArch64::<span class='error' title="no member named &apos;STPXpre&apos; in namespace &apos;llvm::AArch64&apos;">STPXpre</span>)</td></tr>
<tr><th id="324">324</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="325">325</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span>)</td></tr>
<tr><th id="326">326</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;X1&apos; in namespace &apos;llvm::AArch64&apos;">X1</span>)</td></tr>
<tr><th id="327">327</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="328">328</th><td>                                     .addImm(-<var>32</var>),</td></tr>
<tr><th id="329">329</th><td>                                 *STI);</td></tr>
<tr><th id="330">330</th><td>    OutStreamer-&gt;EmitInstruction(MCInstBuilder(AArch64::<span class='error' title="no member named &apos;STPXi&apos; in namespace &apos;llvm::AArch64&apos;">STPXi</span>)</td></tr>
<tr><th id="331">331</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;FP&apos; in namespace &apos;llvm::AArch64&apos;">FP</span>)</td></tr>
<tr><th id="332">332</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>)</td></tr>
<tr><th id="333">333</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="334">334</th><td>                                     .addImm(<var>29</var>),</td></tr>
<tr><th id="335">335</th><td>                                 *STI);</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>    <b>if</b> (Reg != AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span>)</td></tr>
<tr><th id="338">338</th><td>      OutStreamer-&gt;EmitInstruction(MCInstBuilder(AArch64::<span class='error' title="no member named &apos;ORRXrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrs</span>)</td></tr>
<tr><th id="339">339</th><td>                                       .addReg(AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span>)</td></tr>
<tr><th id="340">340</th><td>                                       .addReg(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="341">341</th><td>                                       .addReg(Reg)</td></tr>
<tr><th id="342">342</th><td>                                       .addImm(<var>0</var>),</td></tr>
<tr><th id="343">343</th><td>                                   *STI);</td></tr>
<tr><th id="344">344</th><td>    OutStreamer-&gt;EmitInstruction(MCInstBuilder(AArch64::<span class='error' title="no member named &apos;MOVZXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVZXi</span>)</td></tr>
<tr><th id="345">345</th><td>                                     .addReg(AArch64::<span class='error' title="no member named &apos;X1&apos; in namespace &apos;llvm::AArch64&apos;">X1</span>)</td></tr>
<tr><th id="346">346</th><td>                                     .addImm(AccessInfo)</td></tr>
<tr><th id="347">347</th><td>                                     .addImm(<var>0</var>),</td></tr>
<tr><th id="348">348</th><td>                                 *STI);</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>    <i>// Intentionally load the GOT entry and branch to it, rather than possibly</i></td></tr>
<tr><th id="351">351</th><td><i>    // late binding the function, which may clobber the registers before we have</i></td></tr>
<tr><th id="352">352</th><td><i>    // a chance to save them.</i></td></tr>
<tr><th id="353">353</th><td>    OutStreamer-&gt;EmitInstruction(</td></tr>
<tr><th id="354">354</th><td>        MCInstBuilder(AArch64::<span class='error' title="no member named &apos;ADRP&apos; in namespace &apos;llvm::AArch64&apos;">ADRP</span>)</td></tr>
<tr><th id="355">355</th><td>            .addReg(AArch64::<span class='error' title="no member named &apos;X16&apos; in namespace &apos;llvm::AArch64&apos;">X16</span>)</td></tr>
<tr><th id="356">356</th><td>            .addExpr(AArch64MCExpr::create(</td></tr>
<tr><th id="357">357</th><td>                HwasanTagMismatchRef,</td></tr>
<tr><th id="358">358</th><td>                AArch64MCExpr::VariantKind::VK_GOT_PAGE, OutContext)),</td></tr>
<tr><th id="359">359</th><td>        *STI);</td></tr>
<tr><th id="360">360</th><td>    OutStreamer-&gt;EmitInstruction(</td></tr>
<tr><th id="361">361</th><td>        MCInstBuilder(AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>)</td></tr>
<tr><th id="362">362</th><td>            .addReg(AArch64::<span class='error' title="no member named &apos;X16&apos; in namespace &apos;llvm::AArch64&apos;">X16</span>)</td></tr>
<tr><th id="363">363</th><td>            .addReg(AArch64::<span class='error' title="no member named &apos;X16&apos; in namespace &apos;llvm::AArch64&apos;">X16</span>)</td></tr>
<tr><th id="364">364</th><td>            .addExpr(AArch64MCExpr::create(</td></tr>
<tr><th id="365">365</th><td>                HwasanTagMismatchRef,</td></tr>
<tr><th id="366">366</th><td>                AArch64MCExpr::VariantKind::VK_GOT_LO12, OutContext)),</td></tr>
<tr><th id="367">367</th><td>        *STI);</td></tr>
<tr><th id="368">368</th><td>    OutStreamer-&gt;EmitInstruction(</td></tr>
<tr><th id="369">369</th><td>        MCInstBuilder(AArch64::<span class='error' title="no member named &apos;BR&apos; in namespace &apos;llvm::AArch64&apos;">BR</span>).addReg(AArch64::<span class='error' title="no member named &apos;X16&apos; in namespace &apos;llvm::AArch64&apos;">X16</span>), *STI);</td></tr>
<tr><th id="370">370</th><td>  }</td></tr>
<tr><th id="371">371</th><td>}</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter16EmitEndOfAsmFileERN4llvm6ModuleE" title='(anonymous namespace)::AArch64AsmPrinter::EmitEndOfAsmFile' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitEndOfAsmFile(llvm::Module &amp; M)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter16EmitEndOfAsmFileERN4llvm6ModuleE">EmitEndOfAsmFile</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col8 decl" id="638M" title='M' data-type='llvm::Module &amp;' data-ref="638M">M</dfn>) {</td></tr>
<tr><th id="374">374</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter26EmitHwasanMemaccessSymbolsERN4llvm6ModuleE" title='(anonymous namespace)::AArch64AsmPrinter::EmitHwasanMemaccessSymbols' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter26EmitHwasanMemaccessSymbolsERN4llvm6ModuleE">EmitHwasanMemaccessSymbols</a>(<span class='refarg'><a class="local col8 ref" href="#638M" title='M' data-ref="638M">M</a></span>);</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col9 decl" id="639TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="639TT">TT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::TM" title='llvm::AsmPrinter::TM' data-ref="llvm::AsmPrinter::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>();</td></tr>
<tr><th id="377">377</th><td>  <b>if</b> (<a class="local col9 ref" href="#639TT" title='TT' data-ref="639TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18isOSBinFormatMachOEv" title='llvm::Triple::isOSBinFormatMachO' data-ref="_ZNK4llvm6Triple18isOSBinFormatMachOEv">isOSBinFormatMachO</a>()) {</td></tr>
<tr><th id="378">378</th><td>    <i>// Funny Darwin hack: This flag tells the linker that no global symbols</i></td></tr>
<tr><th id="379">379</th><td><i>    // contain code that falls through to other global symbols (e.g. the obvious</i></td></tr>
<tr><th id="380">380</th><td><i>    // implementation of multiple entry points).  If this doesn't occur, the</i></td></tr>
<tr><th id="381">381</th><td><i>    // linker can safely perform dead code stripping.  Since LLVM never</i></td></tr>
<tr><th id="382">382</th><td><i>    // generates code that does this, it is always safe to set.</i></td></tr>
<tr><th id="383">383</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17EmitAssemblerFlagENS_15MCAssemblerFlagE" title='llvm::MCStreamer::EmitAssemblerFlag' data-ref="_ZN4llvm10MCStreamer17EmitAssemblerFlagENS_15MCAssemblerFlagE">EmitAssemblerFlag</a>(<a class="enum" href="../../../include/llvm/MC/MCDirectives.h.html#llvm::MCAssemblerFlag::MCAF_SubsectionsViaSymbols" title='llvm::MCAssemblerFlag::MCAF_SubsectionsViaSymbols' data-ref="llvm::MCAssemblerFlag::MCAF_SubsectionsViaSymbols">MCAF_SubsectionsViaSymbols</a>);</td></tr>
<tr><th id="384">384</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter13emitStackMapsERNS_9StackMapsE" title='llvm::AsmPrinter::emitStackMaps' data-ref="_ZN4llvm10AsmPrinter13emitStackMapsERNS_9StackMapsE">emitStackMaps</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::SM" title='(anonymous namespace)::AArch64AsmPrinter::SM' data-use='a' data-ref="(anonymousnamespace)::AArch64AsmPrinter::SM">SM</a></span>);</td></tr>
<tr><th id="385">385</th><td>  }</td></tr>
<tr><th id="386">386</th><td>}</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitLOHsEv" title='(anonymous namespace)::AArch64AsmPrinter::EmitLOHs' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitLOHs()' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitLOHsEv">EmitLOHs</dfn>() {</td></tr>
<tr><th id="389">389</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *, <var>3</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="640MCArgs" title='MCArgs' data-type='SmallVector&lt;llvm::MCSymbol *, 3&gt;' data-ref="640MCArgs">MCArgs</dfn>;</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="641D" title='D' data-type='const llvm::AArch64FunctionInfo::MILOHDirective &amp;' data-ref="641D">D</dfn> : <a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::AArch64FI" title='(anonymous namespace)::AArch64AsmPrinter::AArch64FI' data-use='r' data-ref="(anonymousnamespace)::AArch64AsmPrinter::AArch64FI">AArch64FI</a>-&gt;<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo15getLOHContainerEv" title='llvm::AArch64FunctionInfo::getLOHContainer' data-ref="_ZNK4llvm19AArch64FunctionInfo15getLOHContainerEv">getLOHContainer</a>()) {</td></tr>
<tr><th id="392">392</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="642MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="642MI">MI</dfn> : <a class="local col1 ref" href="#641D" title='D' data-ref="641D">D</a>.<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo14MILOHDirective7getArgsEv" title='llvm::AArch64FunctionInfo::MILOHDirective::getArgs' data-ref="_ZNK4llvm19AArch64FunctionInfo14MILOHDirective7getArgsEv">getArgs</a>()) {</td></tr>
<tr><th id="393">393</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::AArch64AsmPrinter::MInstToMCSymbol" title='(anonymous namespace)::AArch64AsmPrinter::MInstToMCSymbol' data-type='std::map&lt;const MachineInstr *, MCSymbol *&gt;' data-ref="(anonymousnamespace)::AArch64AsmPrinter::MInstToMCSymbol">MInstToMCSymbol</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{constllvm::MachineInstr*,llvm::MCSymbol*,std::less{constllvm::MachineInstr*},std::allocator{std::pair{constllvm::MachineInstr*const,llvm::MCSymbol*}}}::iterator" title='std::map&lt;const llvm::MachineInstr *, llvm::MCSymbol *, std::less&lt;const llvm::MachineInstr *&gt;, std::allocator&lt;std::pair&lt;const llvm::MachineInstr *const, llvm::MCSymbol *&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{constllvm::MachineInstr*,llvm::MCSymbol*,std::less{constllvm::MachineInstr*},std::allocator{std::pair{constllvm::MachineInstr*const,llvm::MCSymbol*}}}::iterator">iterator</a> <dfn class="local col3 decl" id="643LabelIt" title='LabelIt' data-type='MInstToMCSymbol::iterator' data-ref="643LabelIt">LabelIt</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::LOHInstToLabel" title='(anonymous namespace)::AArch64AsmPrinter::LOHInstToLabel' data-use='m' data-ref="(anonymousnamespace)::AArch64AsmPrinter::LOHInstToLabel">LOHInstToLabel</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col2 ref" href="#642MI" title='MI' data-ref="642MI">MI</a>);</td></tr>
<tr><th id="394">394</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LabelIt != LOHInstToLabel.end() &amp;&amp; &quot;Label hasn&apos;t been inserted for LOH related instruction&quot;) ? void (0) : __assert_fail (&quot;LabelIt != LOHInstToLabel.end() &amp;&amp; \&quot;Label hasn&apos;t been inserted for LOH related instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 395, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#643LabelIt" title='LabelIt' data-ref="643LabelIt">LabelIt</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::LOHInstToLabel" title='(anonymous namespace)::AArch64AsmPrinter::LOHInstToLabel' data-use='m' data-ref="(anonymousnamespace)::AArch64AsmPrinter::LOHInstToLabel">LOHInstToLabel</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="395">395</th><td>             <q>"Label hasn't been inserted for LOH related instruction"</q>);</td></tr>
<tr><th id="396">396</th><td>      <a class="local col0 ref" href="#640MCArgs" title='MCArgs' data-ref="640MCArgs">MCArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#643LabelIt" title='LabelIt' data-ref="643LabelIt">LabelIt</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineInstr *const, llvm::MCSymbol *&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="397">397</th><td>    }</td></tr>
<tr><th id="398">398</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer16EmitLOHDirectiveENS_9MCLOHTypeERKNS_15SmallVectorImplIPNS_8MCSymbolEEE" title='llvm::MCStreamer::EmitLOHDirective' data-ref="_ZN4llvm10MCStreamer16EmitLOHDirectiveENS_9MCLOHTypeERKNS_15SmallVectorImplIPNS_8MCSymbolEEE">EmitLOHDirective</a>(<a class="local col1 ref" href="#641D" title='D' data-ref="641D">D</a>.<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo14MILOHDirective7getKindEv" title='llvm::AArch64FunctionInfo::MILOHDirective::getKind' data-ref="_ZNK4llvm19AArch64FunctionInfo14MILOHDirective7getKindEv">getKind</a>(), <a class="local col0 ref" href="#640MCArgs" title='MCArgs' data-ref="640MCArgs">MCArgs</a>);</td></tr>
<tr><th id="399">399</th><td>    <a class="local col0 ref" href="#640MCArgs" title='MCArgs' data-ref="640MCArgs">MCArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="400">400</th><td>  }</td></tr>
<tr><th id="401">401</th><td>}</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter19EmitFunctionBodyEndEv" title='(anonymous namespace)::AArch64AsmPrinter::EmitFunctionBodyEnd' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitFunctionBodyEnd()' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter19EmitFunctionBodyEndEv">EmitFunctionBodyEnd</dfn>() {</td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::AArch64FI" title='(anonymous namespace)::AArch64AsmPrinter::AArch64FI' data-use='r' data-ref="(anonymousnamespace)::AArch64AsmPrinter::AArch64FI">AArch64FI</a>-&gt;<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo13getLOHRelatedEv" title='llvm::AArch64FunctionInfo::getLOHRelated' data-ref="_ZNK4llvm19AArch64FunctionInfo13getLOHRelatedEv">getLOHRelated</a>().<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase5emptyEv" title='llvm::SmallPtrSetImplBase::empty' data-ref="_ZNK4llvm19SmallPtrSetImplBase5emptyEv">empty</a>())</td></tr>
<tr><th id="405">405</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitLOHsEv" title='(anonymous namespace)::AArch64AsmPrinter::EmitLOHs' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter8EmitLOHsEv">EmitLOHs</a>();</td></tr>
<tr><th id="406">406</th><td>}</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117AArch64AsmPrinter12GetCPISymbolEj">/// GetCPISymbol - Return the symbol for the specified constant pool entry.</i></td></tr>
<tr><th id="409">409</th><td><a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117AArch64AsmPrinter12GetCPISymbolEj" title='(anonymous namespace)::AArch64AsmPrinter::GetCPISymbol' data-type='llvm::MCSymbol * (anonymous namespace)::AArch64AsmPrinter::GetCPISymbol(unsigned int CPID) const' data-ref="_ZNK12_GLOBAL__N_117AArch64AsmPrinter12GetCPISymbolEj">GetCPISymbol</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="644CPID" title='CPID' data-type='unsigned int' data-ref="644CPID">CPID</dfn>) <em>const</em> {</td></tr>
<tr><th id="410">410</th><td>  <i>// Darwin uses a linker-private symbol name for constant-pools (to</i></td></tr>
<tr><th id="411">411</th><td><i>  // avoid addends on the relocation?), ELF has no such concept and</i></td></tr>
<tr><th id="412">412</th><td><i>  // uses a normal private symbol.</i></td></tr>
<tr><th id="413">413</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter13getDataLayoutEv" title='llvm::AsmPrinter::getDataLayout' data-ref="_ZNK4llvm10AsmPrinter13getDataLayoutEv">getDataLayout</a>().<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout28getLinkerPrivateGlobalPrefixEv" title='llvm::DataLayout::getLinkerPrivateGlobalPrefix' data-ref="_ZNK4llvm10DataLayout28getLinkerPrivateGlobalPrefixEv">getLinkerPrivateGlobalPrefix</a>().<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="414">414</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(</td></tr>
<tr><th id="415">415</th><td>        <a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE">(</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter13getDataLayoutEv" title='llvm::AsmPrinter::getDataLayout' data-ref="_ZNK4llvm10AsmPrinter13getDataLayoutEv">getDataLayout</a>().<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout28getLinkerPrivateGlobalPrefixEv" title='llvm::DataLayout::getLinkerPrivateGlobalPrefix' data-ref="_ZNK4llvm10DataLayout28getLinkerPrivateGlobalPrefixEv">getLinkerPrivateGlobalPrefix</a>()) <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"CPI"</q> <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="416">416</th><td>        <a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1Ej" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1Ej">(</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter17getFunctionNumberEv" title='llvm::AsmPrinter::getFunctionNumber' data-ref="_ZNK4llvm10AsmPrinter17getFunctionNumberEv">getFunctionNumber</a>()) <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"_"</q> <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1Ej" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1Ej">(</a><a class="local col4 ref" href="#644CPID" title='CPID' data-ref="644CPID">CPID</a>));</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter12GetCPISymbolEj" title='llvm::AsmPrinter::GetCPISymbol' data-ref="_ZNK4llvm10AsmPrinter12GetCPISymbolEj">GetCPISymbol</a>(<a class="local col4 ref" href="#644CPID" title='CPID' data-ref="644CPID">CPID</a>);</td></tr>
<tr><th id="419">419</th><td>}</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printOperand' data-type='void (anonymous namespace)::AArch64AsmPrinter::printOperand(const llvm::MachineInstr * MI, unsigned int OpNum, llvm::raw_ostream &amp; O)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE">printOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="645MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="645MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="646OpNum" title='OpNum' data-type='unsigned int' data-ref="646OpNum">OpNum</dfn>,</td></tr>
<tr><th id="422">422</th><td>                                     <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="647O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="647O">O</dfn>) {</td></tr>
<tr><th id="423">423</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="648MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="648MO">MO</dfn> = <a class="local col5 ref" href="#645MI" title='MI' data-ref="645MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#646OpNum" title='OpNum' data-ref="646OpNum">OpNum</a>);</td></tr>
<tr><th id="424">424</th><td>  <b>switch</b> (<a class="local col8 ref" href="#648MO" title='MO' data-ref="648MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="425">425</th><td>  <b>default</b>:</td></tr>
<tr><th id="426">426</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;&lt;unknown operand type&gt;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 426)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"&lt;unknown operand type&gt;"</q>);</td></tr>
<tr><th id="427">427</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>: {</td></tr>
<tr><th id="428">428</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="649Reg" title='Reg' data-type='unsigned int' data-ref="649Reg">Reg</dfn> = <a class="local col8 ref" href="#648MO" title='MO' data-ref="648MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="429">429</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 429, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#649Reg" title='Reg' data-ref="649Reg">Reg</a>));</td></tr>
<tr><th id="430">430</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MO.getSubReg() &amp;&amp; &quot;Subregs should be eliminated!&quot;) ? void (0) : __assert_fail (&quot;!MO.getSubReg() &amp;&amp; \&quot;Subregs should be eliminated!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 430, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col8 ref" href="#648MO" title='MO' data-ref="648MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; <q>"Subregs should be eliminated!"</q>);</td></tr>
<tr><th id="431">431</th><td>    <a class="local col7 ref" href="#647O" title='O' data-ref="647O">O</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="MCTargetDesc/AArch64InstPrinter.h.html#llvm::AArch64InstPrinter" title='llvm::AArch64InstPrinter' data-ref="llvm::AArch64InstPrinter">AArch64InstPrinter</a>::<a class="ref" href="MCTargetDesc/AArch64InstPrinter.h.html#_ZN4llvm18AArch64InstPrinter15getRegisterNameEjj" title='llvm::AArch64InstPrinter::getRegisterName' data-ref="_ZN4llvm18AArch64InstPrinter15getRegisterNameEjj">getRegisterName</a>(<a class="local col9 ref" href="#649Reg" title='Reg' data-ref="649Reg">Reg</a>);</td></tr>
<tr><th id="432">432</th><td>    <b>break</b>;</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>: {</td></tr>
<tr><th id="435">435</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="650Imm" title='Imm' data-type='int64_t' data-ref="650Imm">Imm</dfn> = <a class="local col8 ref" href="#648MO" title='MO' data-ref="648MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="436">436</th><td>    <a class="local col7 ref" href="#647O" title='O' data-ref="647O">O</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'#'</kbd> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col0 ref" href="#650Imm" title='Imm' data-ref="650Imm">Imm</a>;</td></tr>
<tr><th id="437">437</th><td>    <b>break</b>;</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>: {</td></tr>
<tr><th id="440">440</th><td>    <a class="virtual member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter18PrintSymbolOperandERKNS_14MachineOperandERNS_11raw_ostreamE" title='llvm::AsmPrinter::PrintSymbolOperand' data-ref="_ZN4llvm10AsmPrinter18PrintSymbolOperandERKNS_14MachineOperandERNS_11raw_ostreamE">PrintSymbolOperand</a>(<a class="local col8 ref" href="#648MO" title='MO' data-ref="648MO">MO</a>, <span class='refarg'><a class="local col7 ref" href="#647O" title='O' data-ref="647O">O</a></span>);</td></tr>
<tr><th id="441">441</th><td>    <b>break</b>;</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_BlockAddress" title='llvm::MachineOperand::MachineOperandType::MO_BlockAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_BlockAddress">MO_BlockAddress</a>: {</td></tr>
<tr><th id="444">444</th><td>    <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col1 decl" id="651Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="651Sym">Sym</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter21GetBlockAddressSymbolEPKNS_12BlockAddressE" title='llvm::AsmPrinter::GetBlockAddressSymbol' data-ref="_ZNK4llvm10AsmPrinter21GetBlockAddressSymbolEPKNS_12BlockAddressE">GetBlockAddressSymbol</a>(<a class="local col8 ref" href="#648MO" title='MO' data-ref="648MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>());</td></tr>
<tr><th id="445">445</th><td>    <a class="local col1 ref" href="#651Sym" title='Sym' data-ref="651Sym">Sym</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSymbol.h.html#_ZNK4llvm8MCSymbol5printERNS_11raw_ostreamEPKNS_9MCAsmInfoE" title='llvm::MCSymbol::print' data-ref="_ZNK4llvm8MCSymbol5printERNS_11raw_ostreamEPKNS_9MCAsmInfoE">print</a>(<span class='refarg'><a class="local col7 ref" href="#647O" title='O' data-ref="647O">O</a></span>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MAI" title='llvm::AsmPrinter::MAI' data-ref="llvm::AsmPrinter::MAI">MAI</a>);</td></tr>
<tr><th id="446">446</th><td>    <b>break</b>;</td></tr>
<tr><th id="447">447</th><td>  }</td></tr>
<tr><th id="448">448</th><td>  }</td></tr>
<tr><th id="449">449</th><td>}</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter17printAsmMRegisterERKN4llvm14MachineOperandEcRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printAsmMRegister' data-type='bool (anonymous namespace)::AArch64AsmPrinter::printAsmMRegister(const llvm::MachineOperand &amp; MO, char Mode, llvm::raw_ostream &amp; O)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter17printAsmMRegisterERKN4llvm14MachineOperandEcRNS1_11raw_ostreamE">printAsmMRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="652MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="652MO">MO</dfn>, <em>char</em> <dfn class="local col3 decl" id="653Mode" title='Mode' data-type='char' data-ref="653Mode">Mode</dfn>,</td></tr>
<tr><th id="452">452</th><td>                                          <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="654O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="654O">O</dfn>) {</td></tr>
<tr><th id="453">453</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="655Reg" title='Reg' data-type='unsigned int' data-ref="655Reg">Reg</dfn> = <a class="local col2 ref" href="#652MO" title='MO' data-ref="652MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="454">454</th><td>  <b>switch</b> (<a class="local col3 ref" href="#653Mode" title='Mode' data-ref="653Mode">Mode</a>) {</td></tr>
<tr><th id="455">455</th><td>  <b>default</b>:</td></tr>
<tr><th id="456">456</th><td>    <b>return</b> <b>true</b>; <i>// Unknown mode.</i></td></tr>
<tr><th id="457">457</th><td>  <b>case</b> <kbd>'w'</kbd>:</td></tr>
<tr><th id="458">458</th><td>    <a class="local col5 ref" href="#655Reg" title='Reg' data-ref="655Reg">Reg</a> = <a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvmL15getWRegFromXRegEj" title='llvm::getWRegFromXReg' data-ref="_ZN4llvmL15getWRegFromXRegEj">getWRegFromXReg</a>(<a class="local col5 ref" href="#655Reg" title='Reg' data-ref="655Reg">Reg</a>);</td></tr>
<tr><th id="459">459</th><td>    <b>break</b>;</td></tr>
<tr><th id="460">460</th><td>  <b>case</b> <kbd>'x'</kbd>:</td></tr>
<tr><th id="461">461</th><td>    <a class="local col5 ref" href="#655Reg" title='Reg' data-ref="655Reg">Reg</a> = <a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvmL15getXRegFromWRegEj" title='llvm::getXRegFromWReg' data-ref="_ZN4llvmL15getXRegFromWRegEj">getXRegFromWReg</a>(<a class="local col5 ref" href="#655Reg" title='Reg' data-ref="655Reg">Reg</a>);</td></tr>
<tr><th id="462">462</th><td>    <b>break</b>;</td></tr>
<tr><th id="463">463</th><td>  }</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <a class="local col4 ref" href="#654O" title='O' data-ref="654O">O</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="MCTargetDesc/AArch64InstPrinter.h.html#llvm::AArch64InstPrinter" title='llvm::AArch64InstPrinter' data-ref="llvm::AArch64InstPrinter">AArch64InstPrinter</a>::<a class="ref" href="MCTargetDesc/AArch64InstPrinter.h.html#_ZN4llvm18AArch64InstPrinter15getRegisterNameEjj" title='llvm::AArch64InstPrinter::getRegisterName' data-ref="_ZN4llvm18AArch64InstPrinter15getRegisterNameEjj">getRegisterName</a>(<a class="local col5 ref" href="#655Reg" title='Reg' data-ref="655Reg">Reg</a>);</td></tr>
<tr><th id="466">466</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="467">467</th><td>}</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><i  data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter18printAsmRegInClassERKN4llvm14MachineOperandEPKNS1_19TargetRegisterClassEbRNS1_11raw_ostreamE">// Prints the register in MO using class RC using the offset in the</i></td></tr>
<tr><th id="470">470</th><td><i  data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter18printAsmRegInClassERKN4llvm14MachineOperandEPKNS1_19TargetRegisterClassEbRNS1_11raw_ostreamE">// new register class. This should not be used for cross class</i></td></tr>
<tr><th id="471">471</th><td><i  data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter18printAsmRegInClassERKN4llvm14MachineOperandEPKNS1_19TargetRegisterClassEbRNS1_11raw_ostreamE">// printing.</i></td></tr>
<tr><th id="472">472</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter18printAsmRegInClassERKN4llvm14MachineOperandEPKNS1_19TargetRegisterClassEbRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printAsmRegInClass' data-type='bool (anonymous namespace)::AArch64AsmPrinter::printAsmRegInClass(const llvm::MachineOperand &amp; MO, const llvm::TargetRegisterClass * RC, bool isVector, llvm::raw_ostream &amp; O)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter18printAsmRegInClassERKN4llvm14MachineOperandEPKNS1_19TargetRegisterClassEbRNS1_11raw_ostreamE">printAsmRegInClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="656MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="656MO">MO</dfn>,</td></tr>
<tr><th id="473">473</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="657RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="657RC">RC</dfn>,</td></tr>
<tr><th id="474">474</th><td>                                           <em>bool</em> <dfn class="local col8 decl" id="658isVector" title='isVector' data-type='bool' data-ref="658isVector">isVector</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="659O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="659O">O</dfn>) {</td></tr>
<tr><th id="475">475</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isReg() &amp;&amp; &quot;Should only get here with a register!&quot;) ? void (0) : __assert_fail (&quot;MO.isReg() &amp;&amp; \&quot;Should only get here with a register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 475, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#656MO" title='MO' data-ref="656MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Should only get here with a register!"</q>);</td></tr>
<tr><th id="476">476</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::AArch64RegisterInfo *&apos;"><dfn class="local col0 decl" id="660RI" title='RI' data-type='const llvm::TargetRegisterInfo *' data-ref="660RI">RI</dfn></span> = STI-&gt;getRegisterInfo();</td></tr>
<tr><th id="477">477</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="661Reg" title='Reg' data-type='unsigned int' data-ref="661Reg">Reg</dfn> = <a class="local col6 ref" href="#656MO" title='MO' data-ref="656MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="478">478</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="662RegToPrint" title='RegToPrint' data-type='unsigned int' data-ref="662RegToPrint">RegToPrint</dfn> = RC-&gt;getRegister(RI-&gt;getEncodingValue(Reg));</td></tr>
<tr><th id="479">479</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RI-&gt;regsOverlap(RegToPrint, Reg)) ? void (0) : __assert_fail (&quot;RI-&gt;regsOverlap(RegToPrint, Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 479, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RI-&gt;regsOverlap(RegToPrint, Reg));</td></tr>
<tr><th id="480">480</th><td>  O &lt;&lt; AArch64InstPrinter::getRegisterName(</td></tr>
<tr><th id="481">481</th><td>           RegToPrint, isVector ? AArch64::<span class='error' title="no member named &apos;vreg&apos; in namespace &apos;llvm::AArch64&apos;">vreg</span> : AArch64::<span class='error' title="no member named &apos;NoRegAltName&apos; in namespace &apos;llvm::AArch64&apos;">NoRegAltName</span>);</td></tr>
<tr><th id="482">482</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="483">483</th><td>}</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter15PrintAsmOperandEPKN4llvm12MachineInstrEjPKcRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::PrintAsmOperand' data-type='bool (anonymous namespace)::AArch64AsmPrinter::PrintAsmOperand(const llvm::MachineInstr * MI, unsigned int OpNum, const char * ExtraCode, llvm::raw_ostream &amp; O)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter15PrintAsmOperandEPKN4llvm12MachineInstrEjPKcRNS1_11raw_ostreamE">PrintAsmOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="663MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="663MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="664OpNum" title='OpNum' data-type='unsigned int' data-ref="664OpNum">OpNum</dfn>,</td></tr>
<tr><th id="486">486</th><td>                                        <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="665ExtraCode" title='ExtraCode' data-type='const char *' data-ref="665ExtraCode">ExtraCode</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="666O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="666O">O</dfn>) {</td></tr>
<tr><th id="487">487</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="667MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="667MO">MO</dfn> = <a class="local col3 ref" href="#663MI" title='MI' data-ref="663MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#664OpNum" title='OpNum' data-ref="664OpNum">OpNum</a>);</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <i>// First try the generic code, which knows about modifiers like 'c' and 'n'.</i></td></tr>
<tr><th id="490">490</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter15PrintAsmOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE" title='llvm::AsmPrinter::PrintAsmOperand' data-ref="_ZN4llvm10AsmPrinter15PrintAsmOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE">PrintAsmOperand</a>(<a class="local col3 ref" href="#663MI" title='MI' data-ref="663MI">MI</a>, <a class="local col4 ref" href="#664OpNum" title='OpNum' data-ref="664OpNum">OpNum</a>, <a class="local col5 ref" href="#665ExtraCode" title='ExtraCode' data-ref="665ExtraCode">ExtraCode</a>, <span class='refarg'><a class="local col6 ref" href="#666O" title='O' data-ref="666O">O</a></span>))</td></tr>
<tr><th id="491">491</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <i>// Does this asm operand have a single letter operand modifier?</i></td></tr>
<tr><th id="494">494</th><td>  <b>if</b> (<a class="local col5 ref" href="#665ExtraCode" title='ExtraCode' data-ref="665ExtraCode">ExtraCode</a> &amp;&amp; <a class="local col5 ref" href="#665ExtraCode" title='ExtraCode' data-ref="665ExtraCode">ExtraCode</a>[<var>0</var>]) {</td></tr>
<tr><th id="495">495</th><td>    <b>if</b> (<a class="local col5 ref" href="#665ExtraCode" title='ExtraCode' data-ref="665ExtraCode">ExtraCode</a>[<var>1</var>] != <var>0</var>)</td></tr>
<tr><th id="496">496</th><td>      <b>return</b> <b>true</b>; <i>// Unknown modifier.</i></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>    <b>switch</b> (<a class="local col5 ref" href="#665ExtraCode" title='ExtraCode' data-ref="665ExtraCode">ExtraCode</a>[<var>0</var>]) {</td></tr>
<tr><th id="499">499</th><td>    <b>default</b>:</td></tr>
<tr><th id="500">500</th><td>      <b>return</b> <b>true</b>; <i>// Unknown modifier.</i></td></tr>
<tr><th id="501">501</th><td>    <b>case</b> <kbd>'w'</kbd>:      <i>// Print W register</i></td></tr>
<tr><th id="502">502</th><td>    <b>case</b> <kbd>'x'</kbd>:      <i>// Print X register</i></td></tr>
<tr><th id="503">503</th><td>      <b>if</b> (<a class="local col7 ref" href="#667MO" title='MO' data-ref="667MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="504">504</th><td>        <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter17printAsmMRegisterERKN4llvm14MachineOperandEcRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printAsmMRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter17printAsmMRegisterERKN4llvm14MachineOperandEcRNS1_11raw_ostreamE">printAsmMRegister</a>(<a class="local col7 ref" href="#667MO" title='MO' data-ref="667MO">MO</a>, <a class="local col5 ref" href="#665ExtraCode" title='ExtraCode' data-ref="665ExtraCode">ExtraCode</a>[<var>0</var>], <span class='refarg'><a class="local col6 ref" href="#666O" title='O' data-ref="666O">O</a></span>);</td></tr>
<tr><th id="505">505</th><td>      <b>if</b> (<a class="local col7 ref" href="#667MO" title='MO' data-ref="667MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col7 ref" href="#667MO" title='MO' data-ref="667MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="506">506</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="668Reg" title='Reg' data-type='unsigned int' data-ref="668Reg">Reg</dfn> = ExtraCode[<var>0</var>] == <kbd>'w'</kbd> ? AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span> : AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>;</td></tr>
<tr><th id="507">507</th><td>        O &lt;&lt; AArch64InstPrinter::getRegisterName(Reg);</td></tr>
<tr><th id="508">508</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="509">509</th><td>      }</td></tr>
<tr><th id="510">510</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE">printOperand</a>(<a class="local col3 ref" href="#663MI" title='MI' data-ref="663MI">MI</a>, <a class="local col4 ref" href="#664OpNum" title='OpNum' data-ref="664OpNum">OpNum</a>, <span class='refarg'><a class="local col6 ref" href="#666O" title='O' data-ref="666O">O</a></span>);</td></tr>
<tr><th id="511">511</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="512">512</th><td>    <b>case</b> <kbd>'b'</kbd>: <i>// Print B register.</i></td></tr>
<tr><th id="513">513</th><td>    <b>case</b> <kbd>'h'</kbd>: <i>// Print H register.</i></td></tr>
<tr><th id="514">514</th><td>    <b>case</b> <kbd>'s'</kbd>: <i>// Print S register.</i></td></tr>
<tr><th id="515">515</th><td>    <b>case</b> <kbd>'d'</kbd>: <i>// Print D register.</i></td></tr>
<tr><th id="516">516</th><td>    <b>case</b> <kbd>'q'</kbd>: <i>// Print Q register.</i></td></tr>
<tr><th id="517">517</th><td>      <b>if</b> (<a class="local col7 ref" href="#667MO" title='MO' data-ref="667MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="518">518</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="669RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="669RC">RC</dfn>;</td></tr>
<tr><th id="519">519</th><td>        <b>switch</b> (<a class="local col5 ref" href="#665ExtraCode" title='ExtraCode' data-ref="665ExtraCode">ExtraCode</a>[<var>0</var>]) {</td></tr>
<tr><th id="520">520</th><td>        <b>case</b> <kbd>'b'</kbd>:</td></tr>
<tr><th id="521">521</th><td>          RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR8RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR8RegClass</span>;</td></tr>
<tr><th id="522">522</th><td>          <b>break</b>;</td></tr>
<tr><th id="523">523</th><td>        <b>case</b> <kbd>'h'</kbd>:</td></tr>
<tr><th id="524">524</th><td>          RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR16RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR16RegClass</span>;</td></tr>
<tr><th id="525">525</th><td>          <b>break</b>;</td></tr>
<tr><th id="526">526</th><td>        <b>case</b> <kbd>'s'</kbd>:</td></tr>
<tr><th id="527">527</th><td>          RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="528">528</th><td>          <b>break</b>;</td></tr>
<tr><th id="529">529</th><td>        <b>case</b> <kbd>'d'</kbd>:</td></tr>
<tr><th id="530">530</th><td>          RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="531">531</th><td>          <b>break</b>;</td></tr>
<tr><th id="532">532</th><td>        <b>case</b> <kbd>'q'</kbd>:</td></tr>
<tr><th id="533">533</th><td>          RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="534">534</th><td>          <b>break</b>;</td></tr>
<tr><th id="535">535</th><td>        <b>default</b>:</td></tr>
<tr><th id="536">536</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="537">537</th><td>        }</td></tr>
<tr><th id="538">538</th><td>        <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter18printAsmRegInClassERKN4llvm14MachineOperandEPKNS1_19TargetRegisterClassEbRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printAsmRegInClass' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter18printAsmRegInClassERKN4llvm14MachineOperandEPKNS1_19TargetRegisterClassEbRNS1_11raw_ostreamE">printAsmRegInClass</a>(<a class="local col7 ref" href="#667MO" title='MO' data-ref="667MO">MO</a>, <a class="local col9 ref" href="#669RC" title='RC' data-ref="669RC">RC</a>, <b>false</b> <i>/* vector */</i>, <span class='refarg'><a class="local col6 ref" href="#666O" title='O' data-ref="666O">O</a></span>);</td></tr>
<tr><th id="539">539</th><td>      }</td></tr>
<tr><th id="540">540</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE">printOperand</a>(<a class="local col3 ref" href="#663MI" title='MI' data-ref="663MI">MI</a>, <a class="local col4 ref" href="#664OpNum" title='OpNum' data-ref="664OpNum">OpNum</a>, <span class='refarg'><a class="local col6 ref" href="#666O" title='O' data-ref="666O">O</a></span>);</td></tr>
<tr><th id="541">541</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="542">542</th><td>    }</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <i>// According to ARM, we should emit x and v registers unless we have a</i></td></tr>
<tr><th id="546">546</th><td><i>  // modifier.</i></td></tr>
<tr><th id="547">547</th><td>  <b>if</b> (<a class="local col7 ref" href="#667MO" title='MO' data-ref="667MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="548">548</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="670Reg" title='Reg' data-type='unsigned int' data-ref="670Reg">Reg</dfn> = <a class="local col7 ref" href="#667MO" title='MO' data-ref="667MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>    <i>// If this is a w or x register, print an x register.</i></td></tr>
<tr><th id="551">551</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;GPR32allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32allRegClass</span>.contains(Reg) ||</td></tr>
<tr><th id="552">552</th><td>        AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span>.contains(Reg))</td></tr>
<tr><th id="553">553</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter17printAsmMRegisterERKN4llvm14MachineOperandEcRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printAsmMRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter17printAsmMRegisterERKN4llvm14MachineOperandEcRNS1_11raw_ostreamE">printAsmMRegister</a>(<a class="local col7 ref" href="#667MO" title='MO' data-ref="667MO">MO</a>, <kbd>'x'</kbd>, <span class='refarg'><a class="local col6 ref" href="#666O" title='O' data-ref="666O">O</a></span>);</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>    <i>// If this is a b, h, s, d, or q register, print it as a v register.</i></td></tr>
<tr><th id="556">556</th><td>    <b>return</b> printAsmRegInClass(MO, &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>, <b>true</b> <i>/* vector */</i>,</td></tr>
<tr><th id="557">557</th><td>                              O);</td></tr>
<tr><th id="558">558</th><td>  }</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE">printOperand</a>(<a class="local col3 ref" href="#663MI" title='MI' data-ref="663MI">MI</a>, <a class="local col4 ref" href="#664OpNum" title='OpNum' data-ref="664OpNum">OpNum</a>, <span class='refarg'><a class="local col6 ref" href="#666O" title='O' data-ref="666O">O</a></span>);</td></tr>
<tr><th id="561">561</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="562">562</th><td>}</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter21PrintAsmMemoryOperandEPKN4llvm12MachineInstrEjPKcRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::PrintAsmMemoryOperand' data-type='bool (anonymous namespace)::AArch64AsmPrinter::PrintAsmMemoryOperand(const llvm::MachineInstr * MI, unsigned int OpNum, const char * ExtraCode, llvm::raw_ostream &amp; O)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter21PrintAsmMemoryOperandEPKN4llvm12MachineInstrEjPKcRNS1_11raw_ostreamE">PrintAsmMemoryOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="671MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="671MI">MI</dfn>,</td></tr>
<tr><th id="565">565</th><td>                                              <em>unsigned</em> <dfn class="local col2 decl" id="672OpNum" title='OpNum' data-type='unsigned int' data-ref="672OpNum">OpNum</dfn>,</td></tr>
<tr><th id="566">566</th><td>                                              <em>const</em> <em>char</em> *<dfn class="local col3 decl" id="673ExtraCode" title='ExtraCode' data-type='const char *' data-ref="673ExtraCode">ExtraCode</dfn>,</td></tr>
<tr><th id="567">567</th><td>                                              <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="674O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="674O">O</dfn>) {</td></tr>
<tr><th id="568">568</th><td>  <b>if</b> (<a class="local col3 ref" href="#673ExtraCode" title='ExtraCode' data-ref="673ExtraCode">ExtraCode</a> &amp;&amp; <a class="local col3 ref" href="#673ExtraCode" title='ExtraCode' data-ref="673ExtraCode">ExtraCode</a>[<var>0</var>] &amp;&amp; <a class="local col3 ref" href="#673ExtraCode" title='ExtraCode' data-ref="673ExtraCode">ExtraCode</a>[<var>0</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="569">569</th><td>    <b>return</b> <b>true</b>; <i>// Unknown modifier.</i></td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="675MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="675MO">MO</dfn> = <a class="local col1 ref" href="#671MI" title='MI' data-ref="671MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#672OpNum" title='OpNum' data-ref="672OpNum">OpNum</a>);</td></tr>
<tr><th id="572">572</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isReg() &amp;&amp; &quot;unexpected inline asm memory operand&quot;) ? void (0) : __assert_fail (&quot;MO.isReg() &amp;&amp; \&quot;unexpected inline asm memory operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 572, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#675MO" title='MO' data-ref="675MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"unexpected inline asm memory operand"</q>);</td></tr>
<tr><th id="573">573</th><td>  <a class="local col4 ref" href="#674O" title='O' data-ref="674O">O</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"["</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="MCTargetDesc/AArch64InstPrinter.h.html#llvm::AArch64InstPrinter" title='llvm::AArch64InstPrinter' data-ref="llvm::AArch64InstPrinter">AArch64InstPrinter</a>::<a class="ref" href="MCTargetDesc/AArch64InstPrinter.h.html#_ZN4llvm18AArch64InstPrinter15getRegisterNameEjj" title='llvm::AArch64InstPrinter::getRegisterName' data-ref="_ZN4llvm18AArch64InstPrinter15getRegisterNameEjj">getRegisterName</a>(<a class="local col5 ref" href="#675MO" title='MO' data-ref="675MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]"</q>;</td></tr>
<tr><th id="574">574</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="575">575</th><td>}</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter22PrintDebugValueCommentEPKN4llvm12MachineInstrERNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::PrintDebugValueComment' data-type='void (anonymous namespace)::AArch64AsmPrinter::PrintDebugValueComment(const llvm::MachineInstr * MI, llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter22PrintDebugValueCommentEPKN4llvm12MachineInstrERNS1_11raw_ostreamE">PrintDebugValueComment</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="676MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="676MI">MI</dfn>,</td></tr>
<tr><th id="578">578</th><td>                                               <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="677OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="677OS">OS</dfn>) {</td></tr>
<tr><th id="579">579</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="678NOps" title='NOps' data-type='unsigned int' data-ref="678NOps">NOps</dfn> = <a class="local col6 ref" href="#676MI" title='MI' data-ref="676MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="580">580</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NOps == 4) ? void (0) : __assert_fail (&quot;NOps == 4&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 580, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#678NOps" title='NOps' data-ref="678NOps">NOps</a> == <var>4</var>);</td></tr>
<tr><th id="581">581</th><td>  <a class="local col7 ref" href="#677OS" title='OS' data-ref="677OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MAI" title='llvm::AsmPrinter::MAI' data-ref="llvm::AsmPrinter::MAI">MAI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo16getCommentStringEv" title='llvm::MCAsmInfo::getCommentString' data-ref="_ZNK4llvm9MCAsmInfo16getCommentStringEv">getCommentString</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"DEBUG_VALUE: "</q>;</td></tr>
<tr><th id="582">582</th><td>  <i>// cast away const; DIetc do not take const operands for some reason.</i></td></tr>
<tr><th id="583">583</th><td>  <a class="local col7 ref" href="#677OS" title='OS' data-ref="677OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILocalVariable" title='llvm::DILocalVariable' data-ref="llvm::DILocalVariable">DILocalVariable</a>&gt;(<a class="local col6 ref" href="#676MI" title='MI' data-ref="676MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#678NOps" title='NOps' data-ref="678NOps">NOps</a> - <var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11getMetadataEv" title='llvm::MachineOperand::getMetadata' data-ref="_ZNK4llvm14MachineOperand11getMetadataEv">getMetadata</a>())</td></tr>
<tr><th id="584">584</th><td>            -&gt;<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm10DIVariable7getNameEv" title='llvm::DIVariable::getName' data-ref="_ZNK4llvm10DIVariable7getNameEv">getName</a>();</td></tr>
<tr><th id="585">585</th><td>  <a class="local col7 ref" href="#677OS" title='OS' data-ref="677OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" &lt;- "</q>;</td></tr>
<tr><th id="586">586</th><td>  <i>// Frame address.  Currently handles register +- offset only.</i></td></tr>
<tr><th id="587">587</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOperand(0).isReg() &amp;&amp; MI-&gt;getOperand(1).isImm()) ? void (0) : __assert_fail (&quot;MI-&gt;getOperand(0).isReg() &amp;&amp; MI-&gt;getOperand(1).isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 587, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#676MI" title='MI' data-ref="676MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#676MI" title='MI' data-ref="676MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="588">588</th><td>  <a class="local col7 ref" href="#677OS" title='OS' data-ref="677OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd>;</td></tr>
<tr><th id="589">589</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE">printOperand</a>(<a class="local col6 ref" href="#676MI" title='MI' data-ref="676MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col7 ref" href="#677OS" title='OS' data-ref="677OS">OS</a></span>);</td></tr>
<tr><th id="590">590</th><td>  <a class="local col7 ref" href="#677OS" title='OS' data-ref="677OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'+'</kbd>;</td></tr>
<tr><th id="591">591</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE">printOperand</a>(<a class="local col6 ref" href="#676MI" title='MI' data-ref="676MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col7 ref" href="#677OS" title='OS' data-ref="677OS">OS</a></span>);</td></tr>
<tr><th id="592">592</th><td>  <a class="local col7 ref" href="#677OS" title='OS' data-ref="677OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="593">593</th><td>  <a class="local col7 ref" href="#677OS" title='OS' data-ref="677OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"+"</q>;</td></tr>
<tr><th id="594">594</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE" title='(anonymous namespace)::AArch64AsmPrinter::printOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter12printOperandEPKN4llvm12MachineInstrEjRNS1_11raw_ostreamE">printOperand</a>(<a class="local col6 ref" href="#676MI" title='MI' data-ref="676MI">MI</a>, <a class="local col8 ref" href="#678NOps" title='NOps' data-ref="678NOps">NOps</a> - <var>2</var>, <span class='refarg'><a class="local col7 ref" href="#677OS" title='OS' data-ref="677OS">OS</a></span>);</td></tr>
<tr><th id="595">595</th><td>}</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter17EmitJumpTableInfoEv" title='(anonymous namespace)::AArch64AsmPrinter::EmitJumpTableInfo' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitJumpTableInfo()' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter17EmitJumpTableInfoEv">EmitJumpTableInfo</dfn>() {</td></tr>
<tr><th id="598">598</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html#llvm::MachineJumpTableInfo" title='llvm::MachineJumpTableInfo' data-ref="llvm::MachineJumpTableInfo">MachineJumpTableInfo</a> *<dfn class="local col9 decl" id="679MJTI" title='MJTI' data-type='const llvm::MachineJumpTableInfo *' data-ref="679MJTI">MJTI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction16getJumpTableInfoEv" title='llvm::MachineFunction::getJumpTableInfo' data-ref="_ZN4llvm15MachineFunction16getJumpTableInfoEv">getJumpTableInfo</a>();</td></tr>
<tr><th id="599">599</th><td>  <b>if</b> (!<a class="local col9 ref" href="#679MJTI" title='MJTI' data-ref="679MJTI">MJTI</a>) <b>return</b>;</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html#llvm::MachineJumpTableEntry" title='llvm::MachineJumpTableEntry' data-ref="llvm::MachineJumpTableEntry">MachineJumpTableEntry</a>&gt; &amp;<dfn class="local col0 decl" id="680JT" title='JT' data-type='const std::vector&lt;MachineJumpTableEntry&gt; &amp;' data-ref="680JT">JT</dfn> = <a class="local col9 ref" href="#679MJTI" title='MJTI' data-ref="679MJTI">MJTI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html#_ZNK4llvm20MachineJumpTableInfo13getJumpTablesEv" title='llvm::MachineJumpTableInfo::getJumpTables' data-ref="_ZNK4llvm20MachineJumpTableInfo13getJumpTablesEv">getJumpTables</a>();</td></tr>
<tr><th id="602">602</th><td>  <b>if</b> (<a class="local col0 ref" href="#680JT" title='JT' data-ref="680JT">JT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) <b>return</b>;</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col1 decl" id="681F" title='F' data-type='const llvm::Function &amp;' data-ref="681F">F</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="605">605</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetLoweringObjectFile.h.html#llvm::TargetLoweringObjectFile" title='llvm::TargetLoweringObjectFile' data-ref="llvm::TargetLoweringObjectFile">TargetLoweringObjectFile</a> &amp;<dfn class="local col2 decl" id="682TLOF" title='TLOF' data-type='const llvm::TargetLoweringObjectFile &amp;' data-ref="682TLOF">TLOF</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter18getObjFileLoweringEv" title='llvm::AsmPrinter::getObjFileLowering' data-ref="_ZNK4llvm10AsmPrinter18getObjFileLoweringEv">getObjFileLowering</a>();</td></tr>
<tr><th id="606">606</th><td>  <em>bool</em> <dfn class="local col3 decl" id="683JTInDiffSection" title='JTInDiffSection' data-type='bool' data-ref="683JTInDiffSection">JTInDiffSection</dfn> =</td></tr>
<tr><th id="607">607</th><td>      !<a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::STI" title='(anonymous namespace)::AArch64AsmPrinter::STI' data-use='r' data-ref="(anonymousnamespace)::AArch64AsmPrinter::STI">STI</a>-&gt;<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12isTargetCOFFEv" title='llvm::AArch64Subtarget::isTargetCOFF' data-ref="_ZNK4llvm16AArch64Subtarget12isTargetCOFFEv">isTargetCOFF</a>() ||</td></tr>
<tr><th id="608">608</th><td>      !<a class="local col2 ref" href="#682TLOF" title='TLOF' data-ref="682TLOF">TLOF</a>.<a class="virtual ref" href="../../../include/llvm/Target/TargetLoweringObjectFile.h.html#_ZNK4llvm24TargetLoweringObjectFile35shouldPutJumpTableInFunctionSectionEbRKNS_8FunctionE" title='llvm::TargetLoweringObjectFile::shouldPutJumpTableInFunctionSection' data-ref="_ZNK4llvm24TargetLoweringObjectFile35shouldPutJumpTableInFunctionSectionEbRKNS_8FunctionE">shouldPutJumpTableInFunctionSection</a>(</td></tr>
<tr><th id="609">609</th><td>          <a class="local col9 ref" href="#679MJTI" title='MJTI' data-ref="679MJTI">MJTI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html#_ZNK4llvm20MachineJumpTableInfo12getEntryKindEv" title='llvm::MachineJumpTableInfo::getEntryKind' data-ref="_ZNK4llvm20MachineJumpTableInfo12getEntryKindEv">getEntryKind</a>() == <a class="type" href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html#llvm::MachineJumpTableInfo" title='llvm::MachineJumpTableInfo' data-ref="llvm::MachineJumpTableInfo">MachineJumpTableInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html#llvm::MachineJumpTableInfo::JTEntryKind::EK_LabelDifference32" title='llvm::MachineJumpTableInfo::JTEntryKind::EK_LabelDifference32' data-ref="llvm::MachineJumpTableInfo::JTEntryKind::EK_LabelDifference32">EK_LabelDifference32</a>,</td></tr>
<tr><th id="610">610</th><td>          <a class="local col1 ref" href="#681F" title='F' data-ref="681F">F</a>);</td></tr>
<tr><th id="611">611</th><td>  <b>if</b> (<a class="local col3 ref" href="#683JTInDiffSection" title='JTInDiffSection' data-ref="683JTInDiffSection">JTInDiffSection</a>) {</td></tr>
<tr><th id="612">612</th><td>      <i>// Drop it in the readonly section.</i></td></tr>
<tr><th id="613">613</th><td>      <a class="type" href="../../../include/llvm/MC/MCSection.h.html#llvm::MCSection" title='llvm::MCSection' data-ref="llvm::MCSection">MCSection</a> *<dfn class="local col4 decl" id="684ReadOnlySec" title='ReadOnlySec' data-type='llvm::MCSection *' data-ref="684ReadOnlySec">ReadOnlySec</dfn> = <a class="local col2 ref" href="#682TLOF" title='TLOF' data-ref="682TLOF">TLOF</a>.<a class="virtual ref" href="../../../include/llvm/Target/TargetLoweringObjectFile.h.html#_ZNK4llvm24TargetLoweringObjectFile22getSectionForJumpTableERKNS_8FunctionERKNS_13TargetMachineE" title='llvm::TargetLoweringObjectFile::getSectionForJumpTable' data-ref="_ZNK4llvm24TargetLoweringObjectFile22getSectionForJumpTableERKNS_8FunctionERKNS_13TargetMachineE">getSectionForJumpTable</a>(<a class="local col1 ref" href="#681F" title='F' data-ref="681F">F</a>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::TM" title='llvm::AsmPrinter::TM' data-ref="llvm::AsmPrinter::TM">TM</a>);</td></tr>
<tr><th id="614">614</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer13SwitchSectionEPNS_9MCSectionEPKNS_6MCExprE" title='llvm::MCStreamer::SwitchSection' data-ref="_ZN4llvm10MCStreamer13SwitchSectionEPNS_9MCSectionEPKNS_6MCExprE">SwitchSection</a>(<a class="local col4 ref" href="#684ReadOnlySec" title='ReadOnlySec' data-ref="684ReadOnlySec">ReadOnlySec</a>);</td></tr>
<tr><th id="615">615</th><td>  }</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <em>auto</em> <dfn class="local col5 decl" id="685AFI" title='AFI' data-type='llvm::AArch64FunctionInfo *' data-ref="685AFI">AFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="618">618</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="686JTI" title='JTI' data-type='unsigned int' data-ref="686JTI">JTI</dfn> = <var>0</var>, <dfn class="local col7 decl" id="687e" title='e' data-type='unsigned int' data-ref="687e">e</dfn> = <a class="local col0 ref" href="#680JT" title='JT' data-ref="680JT">JT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#686JTI" title='JTI' data-ref="686JTI">JTI</a> != <a class="local col7 ref" href="#687e" title='e' data-ref="687e">e</a>; ++<a class="local col6 ref" href="#686JTI" title='JTI' data-ref="686JTI">JTI</a>) {</td></tr>
<tr><th id="619">619</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; &amp;<dfn class="local col8 decl" id="688JTBBs" title='JTBBs' data-type='const std::vector&lt;MachineBasicBlock *&gt; &amp;' data-ref="688JTBBs">JTBBs</dfn> = <a class="local col0 ref" href="#680JT" title='JT' data-ref="680JT">JT</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col6 ref" href="#686JTI" title='JTI' data-ref="686JTI">JTI</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html#llvm::MachineJumpTableEntry::MBBs" title='llvm::MachineJumpTableEntry::MBBs' data-ref="llvm::MachineJumpTableEntry::MBBs">MBBs</a>;</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>    <i>// If this jump table was deleted, ignore it.</i></td></tr>
<tr><th id="622">622</th><td>    <b>if</b> (<a class="local col8 ref" href="#688JTBBs" title='JTBBs' data-ref="688JTBBs">JTBBs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) <b>continue</b>;</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="689Size" title='Size' data-type='unsigned int' data-ref="689Size">Size</dfn> = <a class="local col5 ref" href="#685AFI" title='AFI' data-ref="685AFI">AFI</a>-&gt;<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo21getJumpTableEntrySizeEi" title='llvm::AArch64FunctionInfo::getJumpTableEntrySize' data-ref="_ZNK4llvm19AArch64FunctionInfo21getJumpTableEntrySizeEi">getJumpTableEntrySize</a>(<a class="local col6 ref" href="#686JTI" title='JTI' data-ref="686JTI">JTI</a>);</td></tr>
<tr><th id="625">625</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter13EmitAlignmentEjPKNS_12GlobalObjectE" title='llvm::AsmPrinter::EmitAlignment' data-ref="_ZNK4llvm10AsmPrinter13EmitAlignmentEjPKNS_12GlobalObjectE">EmitAlignment</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col9 ref" href="#689Size" title='Size' data-ref="689Size">Size</a>));</td></tr>
<tr><th id="626">626</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter12GetJTISymbolEjb" title='llvm::AsmPrinter::GetJTISymbol' data-ref="_ZNK4llvm10AsmPrinter12GetJTISymbolEjb">GetJTISymbol</a>(<a class="local col6 ref" href="#686JTI" title='JTI' data-ref="686JTI">JTI</a>));</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>    <b>for</b> (<em>auto</em> *<dfn class="local col0 decl" id="690JTBB" title='JTBB' data-type='llvm::MachineBasicBlock *' data-ref="690JTBB">JTBB</dfn> : <a class="local col8 ref" href="#688JTBBs" title='JTBBs' data-ref="688JTBBs">JTBBs</a>)</td></tr>
<tr><th id="629">629</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter18emitJumpTableEntryEPKN4llvm20MachineJumpTableInfoEPKNS1_17MachineBasicBlockEj" title='(anonymous namespace)::AArch64AsmPrinter::emitJumpTableEntry' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter18emitJumpTableEntryEPKN4llvm20MachineJumpTableInfoEPKNS1_17MachineBasicBlockEj">emitJumpTableEntry</a>(<a class="local col9 ref" href="#679MJTI" title='MJTI' data-ref="679MJTI">MJTI</a>, <a class="local col0 ref" href="#690JTBB" title='JTBB' data-ref="690JTBB">JTBB</a>, <a class="local col6 ref" href="#686JTI" title='JTI' data-ref="686JTI">JTI</a>);</td></tr>
<tr><th id="630">630</th><td>  }</td></tr>
<tr><th id="631">631</th><td>}</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter18emitJumpTableEntryEPKN4llvm20MachineJumpTableInfoEPKNS1_17MachineBasicBlockEj" title='(anonymous namespace)::AArch64AsmPrinter::emitJumpTableEntry' data-type='void (anonymous namespace)::AArch64AsmPrinter::emitJumpTableEntry(const llvm::MachineJumpTableInfo * MJTI, const llvm::MachineBasicBlock * MBB, unsigned int JTI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter18emitJumpTableEntryEPKN4llvm20MachineJumpTableInfoEPKNS1_17MachineBasicBlockEj">emitJumpTableEntry</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html#llvm::MachineJumpTableInfo" title='llvm::MachineJumpTableInfo' data-ref="llvm::MachineJumpTableInfo">MachineJumpTableInfo</a> *<dfn class="local col1 decl" id="691MJTI" title='MJTI' data-type='const llvm::MachineJumpTableInfo *' data-ref="691MJTI">MJTI</dfn>,</td></tr>
<tr><th id="634">634</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="692MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="692MBB">MBB</dfn>,</td></tr>
<tr><th id="635">635</th><td>                                           <em>unsigned</em> <dfn class="local col3 decl" id="693JTI" title='JTI' data-type='unsigned int' data-ref="693JTI">JTI</dfn>) {</td></tr>
<tr><th id="636">636</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col4 decl" id="694Value" title='Value' data-type='const llvm::MCExpr *' data-ref="694Value">Value</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col2 ref" href="#692MBB" title='MBB' data-ref="692MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getSymbolEv" title='llvm::MachineBasicBlock::getSymbol' data-ref="_ZNK4llvm17MachineBasicBlock9getSymbolEv">getSymbol</a>(), <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>);</td></tr>
<tr><th id="637">637</th><td>  <em>auto</em> <dfn class="local col5 decl" id="695AFI" title='AFI' data-type='llvm::AArch64FunctionInfo *' data-ref="695AFI">AFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="638">638</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="696Size" title='Size' data-type='unsigned int' data-ref="696Size">Size</dfn> = <a class="local col5 ref" href="#695AFI" title='AFI' data-ref="695AFI">AFI</a>-&gt;<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo21getJumpTableEntrySizeEi" title='llvm::AArch64FunctionInfo::getJumpTableEntrySize' data-ref="_ZNK4llvm19AArch64FunctionInfo21getJumpTableEntrySizeEi">getJumpTableEntrySize</a>(<a class="local col3 ref" href="#693JTI" title='JTI' data-ref="693JTI">JTI</a>);</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <b>if</b> (<a class="local col6 ref" href="#696Size" title='Size' data-ref="696Size">Size</a> == <var>4</var>) {</td></tr>
<tr><th id="641">641</th><td>    <i>// .word LBB - LJTI</i></td></tr>
<tr><th id="642">642</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col7 decl" id="697TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="697TLI">TLI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv" title='llvm::TargetSubtargetInfo::getTargetLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="643">643</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col8 decl" id="698Base" title='Base' data-type='const llvm::MCExpr *' data-ref="698Base">Base</dfn> = <a class="local col7 ref" href="#697TLI" title='TLI' data-ref="697TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering28getPICJumpTableRelocBaseExprEPKNS_15MachineFunctionEjRNS_9MCContextE" title='llvm::TargetLowering::getPICJumpTableRelocBaseExpr' data-ref="_ZNK4llvm14TargetLowering28getPICJumpTableRelocBaseExprEPKNS_15MachineFunctionEjRNS_9MCContextE">getPICJumpTableRelocBaseExpr</a>(<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>, <a class="local col3 ref" href="#693JTI" title='JTI' data-ref="693JTI">JTI</a>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>);</td></tr>
<tr><th id="644">644</th><td>    <a class="local col4 ref" href="#694Value" title='Value' data-ref="694Value">Value</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createSub' data-ref="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE">createSub</a>(<a class="local col4 ref" href="#694Value" title='Value' data-ref="694Value">Value</a>, <a class="local col8 ref" href="#698Base" title='Base' data-ref="698Base">Base</a>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>);</td></tr>
<tr><th id="645">645</th><td>  } <b>else</b> {</td></tr>
<tr><th id="646">646</th><td>    <i>// .byte (LBB - LBB) &gt;&gt; 2 (or .hword)</i></td></tr>
<tr><th id="647">647</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col9 decl" id="699BaseSym" title='BaseSym' data-type='const llvm::MCSymbol *' data-ref="699BaseSym">BaseSym</dfn> = <a class="local col5 ref" href="#695AFI" title='AFI' data-ref="695AFI">AFI</a>-&gt;<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo28getJumpTableEntryPCRelSymbolEi" title='llvm::AArch64FunctionInfo::getJumpTableEntryPCRelSymbol' data-ref="_ZNK4llvm19AArch64FunctionInfo28getJumpTableEntryPCRelSymbolEi">getJumpTableEntryPCRelSymbol</a>(<a class="local col3 ref" href="#693JTI" title='JTI' data-ref="693JTI">JTI</a>);</td></tr>
<tr><th id="648">648</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col0 decl" id="700Base" title='Base' data-type='const llvm::MCExpr *' data-ref="700Base">Base</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col9 ref" href="#699BaseSym" title='BaseSym' data-ref="699BaseSym">BaseSym</a>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>);</td></tr>
<tr><th id="649">649</th><td>    <a class="local col4 ref" href="#694Value" title='Value' data-ref="694Value">Value</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createSub' data-ref="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE">createSub</a>(<a class="local col4 ref" href="#694Value" title='Value' data-ref="694Value">Value</a>, <a class="local col0 ref" href="#700Base" title='Base' data-ref="700Base">Base</a>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>);</td></tr>
<tr><th id="650">650</th><td>    <a class="local col4 ref" href="#694Value" title='Value' data-ref="694Value">Value</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr10createLShrEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createLShr' data-ref="_ZN4llvm12MCBinaryExpr10createLShrEPKNS_6MCExprES3_RNS_9MCContextE">createLShr</a>(</td></tr>
<tr><th id="651">651</th><td>        <a class="local col4 ref" href="#694Value" title='Value' data-ref="694Value">Value</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(<var>2</var>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>), <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>);</td></tr>
<tr><th id="652">652</th><td>  }</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitValueEPKNS_6MCExprEjNS_5SMLocE" title='llvm::MCStreamer::EmitValue' data-ref="_ZN4llvm10MCStreamer9EmitValueEPKNS_6MCExprEjNS_5SMLocE">EmitValue</a>(<a class="local col4 ref" href="#694Value" title='Value' data-ref="694Value">Value</a>, <a class="local col6 ref" href="#696Size" title='Size' data-ref="696Size">Size</a>);</td></tr>
<tr><th id="655">655</th><td>}</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE">/// Small jump tables contain an unsigned byte or half, representing the offset</i></td></tr>
<tr><th id="658">658</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE">/// from the lowest-addressed possible destination to the desired basic</i></td></tr>
<tr><th id="659">659</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE">/// block. Since all instructions are 4-byte aligned, this is further compressed</i></td></tr>
<tr><th id="660">660</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE">/// by counting in instructions rather than bytes (i.e. divided by 4). So, to</i></td></tr>
<tr><th id="661">661</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE">/// materialize the correct destination we need:</i></td></tr>
<tr><th id="662">662</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE">///</i></td></tr>
<tr><th id="663">663</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE">///             adr xDest, .LBB0_0</i></td></tr>
<tr><th id="664">664</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE">///             ldrb wScratch, [xTable, xEntry]   (with "lsl #1" for ldrh).</i></td></tr>
<tr><th id="665">665</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE">///             add xDest, xDest, xScratch, lsl #2</i></td></tr>
<tr><th id="666">666</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerJumpTableDestSmall' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerJumpTableDestSmall(llvm::MCStreamer &amp; OutStreamer, const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter23LowerJumpTableDestSmallERN4llvm10MCStreamerERKNS1_12MachineInstrE">LowerJumpTableDestSmall</dfn>(<span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col1 decl" id="701OutStreamer" title='OutStreamer' data-type='llvm::MCStreamer &amp;' data-ref="701OutStreamer">OutStreamer</dfn>,</td></tr>
<tr><th id="667">667</th><td>                                                <em>const</em> <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="702MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="702MI">MI</dfn>) {</td></tr>
<tr><th id="668">668</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="703DestReg" title='DestReg' data-type='unsigned int' data-ref="703DestReg">DestReg</dfn> = <a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="669">669</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="704ScratchReg" title='ScratchReg' data-type='unsigned int' data-ref="704ScratchReg">ScratchReg</dfn> = <a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="670">670</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="705ScratchRegW" title='ScratchRegW' data-type='unsigned int' data-ref="705ScratchRegW">ScratchRegW</dfn> =</td></tr>
<tr><th id="671">671</th><td>      STI-&gt;getRegisterInfo()-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getSubReg</span>(ScratchReg, AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>);</td></tr>
<tr><th id="672">672</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="706TableReg" title='TableReg' data-type='unsigned int' data-ref="706TableReg">TableReg</dfn> = <a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="673">673</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="707EntryReg" title='EntryReg' data-type='unsigned int' data-ref="707EntryReg">EntryReg</dfn> = <a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="674">674</th><td>  <em>int</em> <dfn class="local col8 decl" id="708JTIdx" title='JTIdx' data-type='int' data-ref="708JTIdx">JTIdx</dfn> = <a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="675">675</th><td>  <em>bool</em> <dfn class="local col9 decl" id="709IsByteEntry" title='IsByteEntry' data-type='bool' data-ref="709IsByteEntry">IsByteEntry</dfn> = MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;JumpTableDest8&apos; in namespace &apos;llvm::AArch64&apos;">JumpTableDest8</span>;</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <i>// This has to be first because the compression pass based its reachability</i></td></tr>
<tr><th id="678">678</th><td><i>  // calculations on the start of the JumpTableDest instruction.</i></td></tr>
<tr><th id="679">679</th><td>  <em>auto</em> <dfn class="local col0 decl" id="710Label" title='Label' data-type='llvm::MCSymbol *' data-ref="710Label">Label</dfn> =</td></tr>
<tr><th id="680">680</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;()-&gt;<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo28getJumpTableEntryPCRelSymbolEi" title='llvm::AArch64FunctionInfo::getJumpTableEntryPCRelSymbol' data-ref="_ZNK4llvm19AArch64FunctionInfo28getJumpTableEntryPCRelSymbolEi">getJumpTableEntryPCRelSymbol</a>(<a class="local col8 ref" href="#708JTIdx" title='JTIdx' data-ref="708JTIdx">JTIdx</a>);</td></tr>
<tr><th id="681">681</th><td>  EmitToStreamer(OutStreamer, MCInstBuilder(AArch64::<span class='error' title="no member named &apos;ADR&apos; in namespace &apos;llvm::AArch64&apos;">ADR</span>)</td></tr>
<tr><th id="682">682</th><td>                                  .addReg(DestReg)</td></tr>
<tr><th id="683">683</th><td>                                  .addExpr(MCSymbolRefExpr::create(</td></tr>
<tr><th id="684">684</th><td>                                      Label, MF-&gt;getContext())));</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <i>// Load the number of instruction-steps to offset from the label.</i></td></tr>
<tr><th id="687">687</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="711LdrOpcode" title='LdrOpcode' data-type='unsigned int' data-ref="711LdrOpcode">LdrOpcode</dfn> = IsByteEntry ? AArch64::<span class='error' title="no member named &apos;LDRBBroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBroX</span> : AArch64::<span class='error' title="no member named &apos;LDRHHroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHroX</span>;</td></tr>
<tr><th id="688">688</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter14EmitToStreamerERNS_10MCStreamerERKNS_6MCInstE" title='llvm::AsmPrinter::EmitToStreamer' data-ref="_ZN4llvm10AsmPrinter14EmitToStreamerERNS_10MCStreamerERKNS_6MCInstE">EmitToStreamer</a>(<span class='refarg'><a class="local col1 ref" href="#701OutStreamer" title='OutStreamer' data-ref="701OutStreamer">OutStreamer</a></span>, <a class="ref fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder">MCInstBuilder</a><a class="ref" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej">(</a><a class="local col1 ref" href="#711LdrOpcode" title='LdrOpcode' data-ref="711LdrOpcode">LdrOpcode</a>)</td></tr>
<tr><th id="689">689</th><td>                                  .<a class="ref" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col5 ref" href="#705ScratchRegW" title='ScratchRegW' data-ref="705ScratchRegW">ScratchRegW</a>)</td></tr>
<tr><th id="690">690</th><td>                                  .<a class="ref" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col6 ref" href="#706TableReg" title='TableReg' data-ref="706TableReg">TableReg</a>)</td></tr>
<tr><th id="691">691</th><td>                                  .<a class="ref" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col7 ref" href="#707EntryReg" title='EntryReg' data-ref="707EntryReg">EntryReg</a>)</td></tr>
<tr><th id="692">692</th><td>                                  .<a class="ref" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="693">693</th><td>                                  .<a class="ref" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#709IsByteEntry" title='IsByteEntry' data-ref="709IsByteEntry">IsByteEntry</a> ? <var>0</var> : <var>1</var>));</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <i>// Multiply the steps by 4 and add to the already materialized base label</i></td></tr>
<tr><th id="696">696</th><td><i>  // address.</i></td></tr>
<tr><th id="697">697</th><td>  EmitToStreamer(OutStreamer, MCInstBuilder(AArch64::<span class='error' title="no member named &apos;ADDXrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrs</span>)</td></tr>
<tr><th id="698">698</th><td>                                  .addReg(DestReg)</td></tr>
<tr><th id="699">699</th><td>                                  .addReg(DestReg)</td></tr>
<tr><th id="700">700</th><td>                                  .addReg(ScratchReg)</td></tr>
<tr><th id="701">701</th><td>                                  .addImm(<var>2</var>));</td></tr>
<tr><th id="702">702</th><td>}</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter13LowerSTACKMAPERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerSTACKMAP' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerSTACKMAP(llvm::MCStreamer &amp; OutStreamer, llvm::StackMaps &amp; SM, const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter13LowerSTACKMAPERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE">LowerSTACKMAP</dfn>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col2 decl" id="712OutStreamer" title='OutStreamer' data-type='llvm::MCStreamer &amp;' data-ref="712OutStreamer">OutStreamer</dfn>, <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMaps" title='llvm::StackMaps' data-ref="llvm::StackMaps">StackMaps</a> &amp;<dfn class="local col3 decl" id="713SM" title='SM' data-type='llvm::StackMaps &amp;' data-ref="713SM">SM</dfn>,</td></tr>
<tr><th id="705">705</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="714MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="714MI">MI</dfn>) {</td></tr>
<tr><th id="706">706</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="715NumNOPBytes" title='NumNOPBytes' data-type='unsigned int' data-ref="715NumNOPBytes">NumNOPBytes</dfn> = <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMapOpers" title='llvm::StackMapOpers' data-ref="llvm::StackMapOpers">StackMapOpers</a><a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE" title='llvm::StackMapOpers::StackMapOpers' data-ref="_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm13StackMapOpers16getNumPatchBytesEv" title='llvm::StackMapOpers::getNumPatchBytes' data-ref="_ZNK4llvm13StackMapOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>  <a class="local col3 ref" href="#713SM" title='SM' data-ref="713SM">SM</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm9StackMaps14recordStackMapERKNS_12MachineInstrE" title='llvm::StackMaps::recordStackMap' data-ref="_ZN4llvm9StackMaps14recordStackMapERKNS_12MachineInstrE">recordStackMap</a>(<a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI">MI</a>);</td></tr>
<tr><th id="709">709</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumNOPBytes % 4 == 0 &amp;&amp; &quot;Invalid number of NOP bytes requested!&quot;) ? void (0) : __assert_fail (&quot;NumNOPBytes % 4 == 0 &amp;&amp; \&quot;Invalid number of NOP bytes requested!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 709, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#715NumNOPBytes" title='NumNOPBytes' data-ref="715NumNOPBytes">NumNOPBytes</a> % <var>4</var> == <var>0</var> &amp;&amp; <q>"Invalid number of NOP bytes requested!"</q>);</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  <i>// Scan ahead to trim the shadow.</i></td></tr>
<tr><th id="712">712</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="716MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="716MBB">MBB</dfn> = *<a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="713">713</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col7 decl" id="717MII" title='MII' data-type='MachineBasicBlock::const_iterator' data-ref="717MII">MII</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI">MI</a>);</td></tr>
<tr><th id="714">714</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#717MII" title='MII' data-ref="717MII">MII</a>;</td></tr>
<tr><th id="715">715</th><td>  <b>while</b> (<a class="local col5 ref" href="#715NumNOPBytes" title='NumNOPBytes' data-ref="715NumNOPBytes">NumNOPBytes</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="716">716</th><td>    <b>if</b> (MII == MBB.end() || MII-&gt;isCall() ||</td></tr>
<tr><th id="717">717</th><td>        MII-&gt;getOpcode() == AArch64::<span class='error' title="no member named &apos;DBG_VALUE&apos; in namespace &apos;llvm::AArch64&apos;">DBG_VALUE</span> ||</td></tr>
<tr><th id="718">718</th><td>        MII-&gt;getOpcode() == TargetOpcode::PATCHPOINT ||</td></tr>
<tr><th id="719">719</th><td>        MII-&gt;getOpcode() == TargetOpcode::STACKMAP)</td></tr>
<tr><th id="720">720</th><td>      <b>break</b>;</td></tr>
<tr><th id="721">721</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#717MII" title='MII' data-ref="717MII">MII</a>;</td></tr>
<tr><th id="722">722</th><td>    <a class="local col5 ref" href="#715NumNOPBytes" title='NumNOPBytes' data-ref="715NumNOPBytes">NumNOPBytes</a> -= <var>4</var>;</td></tr>
<tr><th id="723">723</th><td>  }</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>  <i>// Emit nops.</i></td></tr>
<tr><th id="726">726</th><td>  <b>for</b> (<em>unsigned</em> i = <var>0</var>; i &lt; NumNOPBytes; i += <var>4</var>)</td></tr>
<tr><th id="727">727</th><td>    EmitToStreamer(OutStreamer, MCInstBuilder(AArch64::<span class='error' title="no member named &apos;HINT&apos; in namespace &apos;llvm::AArch64&apos;">HINT</span>).addImm(<var>0</var>));</td></tr>
<tr><th id="728">728</th><td>}</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><i  data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter15LowerPATCHPOINTERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE">// Lower a patchpoint of the form:</i></td></tr>
<tr><th id="731">731</th><td><i  data-doc="_ZN12_GLOBAL__N_117AArch64AsmPrinter15LowerPATCHPOINTERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE">// [&lt;def&gt;], &lt;id&gt;, &lt;numBytes&gt;, &lt;target&gt;, &lt;numArgs&gt;</i></td></tr>
<tr><th id="732">732</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter15LowerPATCHPOINTERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerPATCHPOINT' data-type='void (anonymous namespace)::AArch64AsmPrinter::LowerPATCHPOINT(llvm::MCStreamer &amp; OutStreamer, llvm::StackMaps &amp; SM, const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter15LowerPATCHPOINTERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE">LowerPATCHPOINT</dfn>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col8 decl" id="718OutStreamer" title='OutStreamer' data-type='llvm::MCStreamer &amp;' data-ref="718OutStreamer">OutStreamer</dfn>, <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMaps" title='llvm::StackMaps' data-ref="llvm::StackMaps">StackMaps</a> &amp;<dfn class="local col9 decl" id="719SM" title='SM' data-type='llvm::StackMaps &amp;' data-ref="719SM">SM</dfn>,</td></tr>
<tr><th id="733">733</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="720MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="720MI">MI</dfn>) {</td></tr>
<tr><th id="734">734</th><td>  <a class="local col9 ref" href="#719SM" title='SM' data-ref="719SM">SM</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm9StackMaps16recordPatchPointERKNS_12MachineInstrE" title='llvm::StackMaps::recordPatchPoint' data-ref="_ZN4llvm9StackMaps16recordPatchPointERKNS_12MachineInstrE">recordPatchPoint</a>(<a class="local col0 ref" href="#720MI" title='MI' data-ref="720MI">MI</a>);</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>  <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::PatchPointOpers" title='llvm::PatchPointOpers' data-ref="llvm::PatchPointOpers">PatchPointOpers</a> <dfn class="local col1 decl" id="721Opers" title='Opers' data-type='llvm::PatchPointOpers' data-ref="721Opers">Opers</dfn><a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE" title='llvm::PatchPointOpers::PatchPointOpers' data-ref="_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col0 ref" href="#720MI" title='MI' data-ref="720MI">MI</a>);</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="722CallTarget" title='CallTarget' data-type='int64_t' data-ref="722CallTarget">CallTarget</dfn> = <a class="local col1 ref" href="#721Opers" title='Opers' data-ref="721Opers">Opers</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers13getCallTargetEv" title='llvm::PatchPointOpers::getCallTarget' data-ref="_ZNK4llvm15PatchPointOpers13getCallTargetEv">getCallTarget</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="739">739</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="723EncodedBytes" title='EncodedBytes' data-type='unsigned int' data-ref="723EncodedBytes">EncodedBytes</dfn> = <var>0</var>;</td></tr>
<tr><th id="740">740</th><td>  <b>if</b> (<a class="local col2 ref" href="#722CallTarget" title='CallTarget' data-ref="722CallTarget">CallTarget</a>) {</td></tr>
<tr><th id="741">741</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((CallTarget &amp; 0xFFFFFFFFFFFF) == CallTarget &amp;&amp; &quot;High 16 bits of call target should be zero.&quot;) ? void (0) : __assert_fail (&quot;(CallTarget &amp; 0xFFFFFFFFFFFF) == CallTarget &amp;&amp; \&quot;High 16 bits of call target should be zero.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 742, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col2 ref" href="#722CallTarget" title='CallTarget' data-ref="722CallTarget">CallTarget</a> &amp; <var>0xFFFFFFFFFFFF</var>) == <a class="local col2 ref" href="#722CallTarget" title='CallTarget' data-ref="722CallTarget">CallTarget</a> &amp;&amp;</td></tr>
<tr><th id="742">742</th><td>           <q>"High 16 bits of call target should be zero."</q>);</td></tr>
<tr><th id="743">743</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="724ScratchReg" title='ScratchReg' data-type='unsigned int' data-ref="724ScratchReg">ScratchReg</dfn> = <a class="local col0 ref" href="#720MI" title='MI' data-ref="720MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#721Opers" title='Opers' data-ref="721Opers">Opers</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers17getNextScratchIdxEj" title='llvm::PatchPointOpers::getNextScratchIdx' data-ref="_ZNK4llvm15PatchPointOpers17getNextScratchIdxEj">getNextScratchIdx</a>()).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="744">744</th><td>    <a class="local col3 ref" href="#723EncodedBytes" title='EncodedBytes' data-ref="723EncodedBytes">EncodedBytes</a> = <var>16</var>;</td></tr>
<tr><th id="745">745</th><td>    <i>// Materialize the jump address:</i></td></tr>
<tr><th id="746">746</th><td>    EmitToStreamer(OutStreamer, MCInstBuilder(AArch64::<span class='error' title="no member named &apos;MOVZXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVZXi</span>)</td></tr>
<tr><th id="747">747</th><td>                                    .addReg(ScratchReg)</td></tr>
<tr><th id="748">748</th><td>                                    .addImm((CallTarget &gt;&gt; <var>32</var>) &amp; <var>0xFFFF</var>)</td></tr>
<tr><th id="749">749</th><td>                                    .addImm(<var>32</var>));</td></tr>
<tr><th id="750">750</th><td>    EmitToStreamer(OutStreamer, MCInstBuilder(AArch64::<span class='error' title="no member named &apos;MOVKXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVKXi</span>)</td></tr>
<tr><th id="751">751</th><td>                                    .addReg(ScratchReg)</td></tr>
<tr><th id="752">752</th><td>                                    .addReg(ScratchReg)</td></tr>
<tr><th id="753">753</th><td>                                    .addImm((CallTarget &gt;&gt; <var>16</var>) &amp; <var>0xFFFF</var>)</td></tr>
<tr><th id="754">754</th><td>                                    .addImm(<var>16</var>));</td></tr>
<tr><th id="755">755</th><td>    EmitToStreamer(OutStreamer, MCInstBuilder(AArch64::<span class='error' title="no member named &apos;MOVKXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVKXi</span>)</td></tr>
<tr><th id="756">756</th><td>                                    .addReg(ScratchReg)</td></tr>
<tr><th id="757">757</th><td>                                    .addReg(ScratchReg)</td></tr>
<tr><th id="758">758</th><td>                                    .addImm(CallTarget &amp; <var>0xFFFF</var>)</td></tr>
<tr><th id="759">759</th><td>                                    .addImm(<var>0</var>));</td></tr>
<tr><th id="760">760</th><td>    EmitToStreamer(OutStreamer, MCInstBuilder(AArch64::<span class='error' title="no member named &apos;BLR&apos; in namespace &apos;llvm::AArch64&apos;">BLR</span>).addReg(ScratchReg));</td></tr>
<tr><th id="761">761</th><td>  }</td></tr>
<tr><th id="762">762</th><td>  <i>// Emit padding.</i></td></tr>
<tr><th id="763">763</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="725NumBytes" title='NumBytes' data-type='unsigned int' data-ref="725NumBytes">NumBytes</dfn> = <a class="local col1 ref" href="#721Opers" title='Opers' data-ref="721Opers">Opers</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv" title='llvm::PatchPointOpers::getNumPatchBytes' data-ref="_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="764">764</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumBytes &gt;= EncodedBytes &amp;&amp; &quot;Patchpoint can&apos;t request size less than the length of a call.&quot;) ? void (0) : __assert_fail (&quot;NumBytes &gt;= EncodedBytes &amp;&amp; \&quot;Patchpoint can&apos;t request size less than the length of a call.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 765, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#725NumBytes" title='NumBytes' data-ref="725NumBytes">NumBytes</a> &gt;= <a class="local col3 ref" href="#723EncodedBytes" title='EncodedBytes' data-ref="723EncodedBytes">EncodedBytes</a> &amp;&amp;</td></tr>
<tr><th id="765">765</th><td>         <q>"Patchpoint can't request size less than the length of a call."</q>);</td></tr>
<tr><th id="766">766</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((NumBytes - EncodedBytes) % 4 == 0 &amp;&amp; &quot;Invalid number of NOP bytes requested!&quot;) ? void (0) : __assert_fail (&quot;(NumBytes - EncodedBytes) % 4 == 0 &amp;&amp; \&quot;Invalid number of NOP bytes requested!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 767, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#725NumBytes" title='NumBytes' data-ref="725NumBytes">NumBytes</a> - <a class="local col3 ref" href="#723EncodedBytes" title='EncodedBytes' data-ref="723EncodedBytes">EncodedBytes</a>) % <var>4</var> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="767">767</th><td>         <q>"Invalid number of NOP bytes requested!"</q>);</td></tr>
<tr><th id="768">768</th><td>  <b>for</b> (<em>unsigned</em> i = EncodedBytes; i &lt; NumBytes; i += <var>4</var>)</td></tr>
<tr><th id="769">769</th><td>    EmitToStreamer(OutStreamer, MCInstBuilder(AArch64::<span class='error' title="no member named &apos;HINT&apos; in namespace &apos;llvm::AArch64&apos;">HINT</span>).addImm(<var>0</var>));</td></tr>
<tr><th id="770">770</th><td>}</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter9EmitFMov0ERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::EmitFMov0' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitFMov0(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter9EmitFMov0ERKN4llvm12MachineInstrE">EmitFMov0</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="726MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="726MI">MI</dfn>) {</td></tr>
<tr><th id="773">773</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="727DestReg" title='DestReg' data-type='unsigned int' data-ref="727DestReg">DestReg</dfn> = <a class="local col6 ref" href="#726MI" title='MI' data-ref="726MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="774">774</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::STI" title='(anonymous namespace)::AArch64AsmPrinter::STI' data-use='r' data-ref="(anonymousnamespace)::AArch64AsmPrinter::STI">STI</a>-&gt;<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingFPEv" title='llvm::AArch64Subtarget::hasZeroCycleZeroingFP' data-ref="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingFPEv">hasZeroCycleZeroingFP</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::STI" title='(anonymous namespace)::AArch64AsmPrinter::STI' data-use='r' data-ref="(anonymousnamespace)::AArch64AsmPrinter::STI">STI</a>-&gt;<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget31hasZeroCycleZeroingFPWorkaroundEv" title='llvm::AArch64Subtarget::hasZeroCycleZeroingFPWorkaround' data-ref="_ZNK4llvm16AArch64Subtarget31hasZeroCycleZeroingFPWorkaroundEv">hasZeroCycleZeroingFPWorkaround</a>()) {</td></tr>
<tr><th id="775">775</th><td>    <i>// Convert H/S/D register to corresponding Q register</i></td></tr>
<tr><th id="776">776</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;H0&apos; in namespace &apos;llvm::AArch64&apos;">H0</span> &lt;= DestReg &amp;&amp; DestReg &lt;= AArch64::<span class='error' title="no member named &apos;H31&apos; in namespace &apos;llvm::AArch64&apos;">H31</span>)</td></tr>
<tr><th id="777">777</th><td>      DestReg = AArch64::<span class='error' title="no member named &apos;Q0&apos; in namespace &apos;llvm::AArch64&apos;">Q0</span> + (DestReg - AArch64::<span class='error' title="no member named &apos;H0&apos; in namespace &apos;llvm::AArch64&apos;">H0</span>);</td></tr>
<tr><th id="778">778</th><td>    <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;S0&apos; in namespace &apos;llvm::AArch64&apos;">S0</span> &lt;= DestReg &amp;&amp; DestReg &lt;= AArch64::<span class='error' title="no member named &apos;S31&apos; in namespace &apos;llvm::AArch64&apos;">S31</span>)</td></tr>
<tr><th id="779">779</th><td>      DestReg = AArch64::<span class='error' title="no member named &apos;Q0&apos; in namespace &apos;llvm::AArch64&apos;">Q0</span> + (DestReg - AArch64::<span class='error' title="no member named &apos;S0&apos; in namespace &apos;llvm::AArch64&apos;">S0</span>);</td></tr>
<tr><th id="780">780</th><td>    <b>else</b> {</td></tr>
<tr><th id="781">781</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AArch64::D0 &lt;= DestReg &amp;&amp; DestReg &lt;= AArch64::D31) ? void (0) : __assert_fail (&quot;AArch64::D0 &lt;= DestReg &amp;&amp; DestReg &lt;= AArch64::D31&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 781, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AArch64::<span class='error' title="no member named &apos;D0&apos; in namespace &apos;llvm::AArch64&apos;">D0</span> &lt;= DestReg &amp;&amp; DestReg &lt;= AArch64::<span class='error' title="no member named &apos;D31&apos; in namespace &apos;llvm::AArch64&apos;">D31</span>);</td></tr>
<tr><th id="782">782</th><td>      DestReg = AArch64::<span class='error' title="no member named &apos;Q0&apos; in namespace &apos;llvm::AArch64&apos;">Q0</span> + (DestReg - AArch64::<span class='error' title="no member named &apos;D0&apos; in namespace &apos;llvm::AArch64&apos;">D0</span>);</td></tr>
<tr><th id="783">783</th><td>    }</td></tr>
<tr><th id="784">784</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col8 decl" id="728MOVI" title='MOVI' data-type='llvm::MCInst' data-ref="728MOVI">MOVI</dfn>;</td></tr>
<tr><th id="785">785</th><td>    MOVI.setOpcode(AArch64::<span class='error' title="no member named &apos;MOVIv2d_ns&apos; in namespace &apos;llvm::AArch64&apos;">MOVIv2d_ns</span>);</td></tr>
<tr><th id="786">786</th><td>    <a class="local col8 ref" href="#728MOVI" title='MOVI' data-ref="728MOVI">MOVI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#727DestReg" title='DestReg' data-ref="727DestReg">DestReg</a>));</td></tr>
<tr><th id="787">787</th><td>    <a class="local col8 ref" href="#728MOVI" title='MOVI' data-ref="728MOVI">MOVI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>0</var>));</td></tr>
<tr><th id="788">788</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter14EmitToStreamerERNS_10MCStreamerERKNS_6MCInstE" title='llvm::AsmPrinter::EmitToStreamer' data-ref="_ZN4llvm10AsmPrinter14EmitToStreamerERNS_10MCStreamerERKNS_6MCInstE">EmitToStreamer</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="local col8 ref" href="#728MOVI" title='MOVI' data-ref="728MOVI">MOVI</a>);</td></tr>
<tr><th id="789">789</th><td>  } <b>else</b> {</td></tr>
<tr><th id="790">790</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col9 decl" id="729FMov" title='FMov' data-type='llvm::MCInst' data-ref="729FMov">FMov</dfn>;</td></tr>
<tr><th id="791">791</th><td>    <b>switch</b> (<a class="local col6 ref" href="#726MI" title='MI' data-ref="726MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="792">792</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 792)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode"</q>);</td></tr>
<tr><th id="793">793</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;FMOVH0&apos; in namespace &apos;llvm::AArch64&apos;">FMOVH0</span>:</td></tr>
<tr><th id="794">794</th><td>      FMov.setOpcode(AArch64::<span class='error' title="no member named &apos;FMOVWHr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVWHr</span>);</td></tr>
<tr><th id="795">795</th><td>      <a class="local col9 ref" href="#729FMov" title='FMov' data-ref="729FMov">FMov</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#727DestReg" title='DestReg' data-ref="727DestReg">DestReg</a>));</td></tr>
<tr><th id="796">796</th><td>      FMov.addOperand(MCOperand::createReg(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>));</td></tr>
<tr><th id="797">797</th><td>      <b>break</b>;</td></tr>
<tr><th id="798">798</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;FMOVS0&apos; in namespace &apos;llvm::AArch64&apos;">FMOVS0</span>:</td></tr>
<tr><th id="799">799</th><td>      FMov.setOpcode(AArch64::<span class='error' title="no member named &apos;FMOVWSr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVWSr</span>);</td></tr>
<tr><th id="800">800</th><td>      <a class="local col9 ref" href="#729FMov" title='FMov' data-ref="729FMov">FMov</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#727DestReg" title='DestReg' data-ref="727DestReg">DestReg</a>));</td></tr>
<tr><th id="801">801</th><td>      FMov.addOperand(MCOperand::createReg(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>));</td></tr>
<tr><th id="802">802</th><td>      <b>break</b>;</td></tr>
<tr><th id="803">803</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;FMOVD0&apos; in namespace &apos;llvm::AArch64&apos;">FMOVD0</span>:</td></tr>
<tr><th id="804">804</th><td>      FMov.setOpcode(AArch64::<span class='error' title="no member named &apos;FMOVXDr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVXDr</span>);</td></tr>
<tr><th id="805">805</th><td>      <a class="local col9 ref" href="#729FMov" title='FMov' data-ref="729FMov">FMov</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#727DestReg" title='DestReg' data-ref="727DestReg">DestReg</a>));</td></tr>
<tr><th id="806">806</th><td>      FMov.addOperand(MCOperand::createReg(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>));</td></tr>
<tr><th id="807">807</th><td>      <b>break</b>;</td></tr>
<tr><th id="808">808</th><td>    }</td></tr>
<tr><th id="809">809</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter14EmitToStreamerERNS_10MCStreamerERKNS_6MCInstE" title='llvm::AsmPrinter::EmitToStreamer' data-ref="_ZN4llvm10AsmPrinter14EmitToStreamerERNS_10MCStreamerERKNS_6MCInstE">EmitToStreamer</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="local col9 ref" href="#729FMov" title='FMov' data-ref="729FMov">FMov</a>);</td></tr>
<tr><th id="810">810</th><td>  }</td></tr>
<tr><th id="811">811</th><td>}</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td><i>// Simple pseudo-instructions have their lowering (with expansion to real</i></td></tr>
<tr><th id="814">814</th><td><i>// instructions) auto-generated.</i></td></tr>
<tr><th id="815">815</th><td><u>#include <span class='error' title="&apos;AArch64GenMCPseudoLowering.inc&apos; file not found">"AArch64GenMCPseudoLowering.inc"</span></u></td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117AArch64AsmPrinter15EmitInstructionEPKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::EmitInstruction' data-type='void (anonymous namespace)::AArch64AsmPrinter::EmitInstruction(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter15EmitInstructionEPKN4llvm12MachineInstrE">EmitInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="730MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="730MI">MI</dfn>) {</td></tr>
<tr><th id="818">818</th><td>  <i>// Do any auto-generated pseudo lowerings.</i></td></tr>
<tr><th id="819">819</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter27emitPseudoExpansionLoweringERN4llvm10MCStreamerEPKNS1_12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::emitPseudoExpansionLowering' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter27emitPseudoExpansionLoweringERN4llvm10MCStreamerEPKNS1_12MachineInstrE">emitPseudoExpansionLowering</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>))</td></tr>
<tr><th id="820">820</th><td>    <b>return</b>;</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::AArch64FI" title='(anonymous namespace)::AArch64AsmPrinter::AArch64FI' data-use='r' data-ref="(anonymousnamespace)::AArch64AsmPrinter::AArch64FI">AArch64FI</a>-&gt;<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo13getLOHRelatedEv" title='llvm::AArch64FunctionInfo::getLOHRelated' data-ref="_ZNK4llvm19AArch64FunctionInfo13getLOHRelatedEv">getLOHRelated</a>().<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>)) {</td></tr>
<tr><th id="823">823</th><td>    <i>// Generate a label for LOH related instruction</i></td></tr>
<tr><th id="824">824</th><td>    <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col1 decl" id="731LOHLabel" title='LOHLabel' data-type='llvm::MCSymbol *' data-ref="731LOHLabel">LOHLabel</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16createTempSymbolERKNS_5TwineE" title='llvm::AsmPrinter::createTempSymbol' data-ref="_ZNK4llvm10AsmPrinter16createTempSymbolERKNS_5TwineE">createTempSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"loh"</q>);</td></tr>
<tr><th id="825">825</th><td>    <i>// Associate the instruction with the label</i></td></tr>
<tr><th id="826">826</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::LOHInstToLabel" title='(anonymous namespace)::AArch64AsmPrinter::LOHInstToLabel' data-use='m' data-ref="(anonymousnamespace)::AArch64AsmPrinter::LOHInstToLabel">LOHInstToLabel</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>]</a> = <a class="local col1 ref" href="#731LOHLabel" title='LOHLabel' data-ref="731LOHLabel">LOHLabel</a>;</td></tr>
<tr><th id="827">827</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col1 ref" href="#731LOHLabel" title='LOHLabel' data-ref="731LOHLabel">LOHLabel</a>);</td></tr>
<tr><th id="828">828</th><td>  }</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <a class="type" href="MCTargetDesc/AArch64TargetStreamer.h.html#llvm::AArch64TargetStreamer" title='llvm::AArch64TargetStreamer' data-ref="llvm::AArch64TargetStreamer">AArch64TargetStreamer</a> *<dfn class="local col2 decl" id="732TS" title='TS' data-type='llvm::AArch64TargetStreamer *' data-ref="732TS">TS</dfn> =</td></tr>
<tr><th id="831">831</th><td>    <b>static_cast</b>&lt;<a class="type" href="MCTargetDesc/AArch64TargetStreamer.h.html#llvm::AArch64TargetStreamer" title='llvm::AArch64TargetStreamer' data-ref="llvm::AArch64TargetStreamer">AArch64TargetStreamer</a> *&gt;(<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17getTargetStreamerEv" title='llvm::MCStreamer::getTargetStreamer' data-ref="_ZN4llvm10MCStreamer17getTargetStreamerEv">getTargetStreamer</a>());</td></tr>
<tr><th id="832">832</th><td>  <i>// Do any manual lowerings.</i></td></tr>
<tr><th id="833">833</th><td>  <b>switch</b> (<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="834">834</th><td>  <b>default</b>:</td></tr>
<tr><th id="835">835</th><td>    <b>break</b>;</td></tr>
<tr><th id="836">836</th><td>    <b>case</b> AArch64::MOVMCSym: {</td></tr>
<tr><th id="837">837</th><td>    <em>unsigned</em> DestReg = MI-&gt;getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="838">838</th><td>    <em>const</em> MachineOperand &amp;MO_Sym = MI-&gt;getOperand(<var>1</var>);</td></tr>
<tr><th id="839">839</th><td>    MachineOperand Hi_MOSym(MO_Sym), Lo_MOSym(MO_Sym);</td></tr>
<tr><th id="840">840</th><td>    MCOperand Hi_MCSym, Lo_MCSym;</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>    Hi_MOSym.setTargetFlags(AArch64II::MO_G1 | AArch64II::MO_S);</td></tr>
<tr><th id="843">843</th><td>    Lo_MOSym.setTargetFlags(AArch64II::MO_G0 | AArch64II::MO_NC);</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>    MCInstLowering.lowerOperand(Hi_MOSym, Hi_MCSym);</td></tr>
<tr><th id="846">846</th><td>    MCInstLowering.lowerOperand(Lo_MOSym, Lo_MCSym);</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>    MCInst MovZ;</td></tr>
<tr><th id="849">849</th><td>    MovZ.setOpcode(AArch64::MOVZXi);</td></tr>
<tr><th id="850">850</th><td>    MovZ.addOperand(MCOperand::createReg(DestReg));</td></tr>
<tr><th id="851">851</th><td>    MovZ.addOperand(Hi_MCSym);</td></tr>
<tr><th id="852">852</th><td>    MovZ.addOperand(MCOperand::createImm(<var>16</var>));</td></tr>
<tr><th id="853">853</th><td>    EmitToStreamer(*OutStreamer, MovZ);</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>    MCInst MovK;</td></tr>
<tr><th id="856">856</th><td>    MovK.setOpcode(AArch64::MOVKXi);</td></tr>
<tr><th id="857">857</th><td>    MovK.addOperand(MCOperand::createReg(DestReg));</td></tr>
<tr><th id="858">858</th><td>    MovK.addOperand(MCOperand::createReg(DestReg));</td></tr>
<tr><th id="859">859</th><td>    MovK.addOperand(Lo_MCSym);</td></tr>
<tr><th id="860">860</th><td>    MovK.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="861">861</th><td>    EmitToStreamer(*OutStreamer, MovK);</td></tr>
<tr><th id="862">862</th><td>    <b>return</b>;</td></tr>
<tr><th id="863">863</th><td>  }</td></tr>
<tr><th id="864">864</th><td>  <b>case</b> AArch64::MOVIv2d_ns:</td></tr>
<tr><th id="865">865</th><td>    <i>// If the target has &lt;rdar://problem/16473581&gt;, lower this</i></td></tr>
<tr><th id="866">866</th><td><i>    // instruction to movi.16b instead.</i></td></tr>
<tr><th id="867">867</th><td>    <b>if</b> (STI-&gt;hasZeroCycleZeroingFPWorkaround() &amp;&amp;</td></tr>
<tr><th id="868">868</th><td>        MI-&gt;getOperand(<var>1</var>).getImm() == <var>0</var>) {</td></tr>
<tr><th id="869">869</th><td>      MCInst TmpInst;</td></tr>
<tr><th id="870">870</th><td>      TmpInst.setOpcode(AArch64::MOVIv16b_ns);</td></tr>
<tr><th id="871">871</th><td>      TmpInst.addOperand(MCOperand::createReg(MI-&gt;getOperand(<var>0</var>).getReg()));</td></tr>
<tr><th id="872">872</th><td>      TmpInst.addOperand(MCOperand::createImm(MI-&gt;getOperand(<var>1</var>).getImm()));</td></tr>
<tr><th id="873">873</th><td>      EmitToStreamer(*OutStreamer, TmpInst);</td></tr>
<tr><th id="874">874</th><td>      <b>return</b>;</td></tr>
<tr><th id="875">875</th><td>    }</td></tr>
<tr><th id="876">876</th><td>    <b>break</b>;</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>  <b>case</b> AArch64::DBG_VALUE: {</td></tr>
<tr><th id="879">879</th><td>    <b>if</b> (isVerbose() &amp;&amp; OutStreamer-&gt;hasRawTextSupport()) {</td></tr>
<tr><th id="880">880</th><td>      SmallString&lt;<var>128</var>&gt; TmpStr;</td></tr>
<tr><th id="881">881</th><td>      raw_svector_ostream OS(TmpStr);</td></tr>
<tr><th id="882">882</th><td>      PrintDebugValueComment(MI, OS);</td></tr>
<tr><th id="883">883</th><td>      OutStreamer-&gt;EmitRawText(StringRef(OS.str()));</td></tr>
<tr><th id="884">884</th><td>    }</td></tr>
<tr><th id="885">885</th><td>    <b>return</b>;</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td>  <b>case</b> AArch64::EMITBKEY: {</td></tr>
<tr><th id="888">888</th><td>      ExceptionHandling ExceptionHandlingType = MAI-&gt;getExceptionHandlingType();</td></tr>
<tr><th id="889">889</th><td>      <b>if</b> (ExceptionHandlingType != ExceptionHandling::DwarfCFI &amp;&amp;</td></tr>
<tr><th id="890">890</th><td>          ExceptionHandlingType != ExceptionHandling::ARM)</td></tr>
<tr><th id="891">891</th><td>        <b>return</b>;</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>      <b>if</b> (needsCFIMoves() == CFI_M_None)</td></tr>
<tr><th id="894">894</th><td>        <b>return</b>;</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>      OutStreamer-&gt;EmitCFIBKeyFrame();</td></tr>
<tr><th id="897">897</th><td>      <b>return</b>;</td></tr>
<tr><th id="898">898</th><td>    }</td></tr>
<tr><th id="899">899</th><td>  }</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>  <i>// Tail calls use pseudo instructions so they have the proper code-gen</i></td></tr>
<tr><th id="902">902</th><td><i>  // attributes (isCall, isReturn, etc.). We lower them to the real</i></td></tr>
<tr><th id="903">903</th><td><i>  // instruction here.</i></td></tr>
<tr><th id="904">904</th><td>  <b>case</b> AArch64::TCRETURNri:</td></tr>
<tr><th id="905">905</th><td>  <b>case</b> AArch64::TCRETURNriBTI:</td></tr>
<tr><th id="906">906</th><td>  <b>case</b> AArch64::TCRETURNriALL: {</td></tr>
<tr><th id="907">907</th><td>    MCInst TmpInst;</td></tr>
<tr><th id="908">908</th><td>    TmpInst.setOpcode(AArch64::BR);</td></tr>
<tr><th id="909">909</th><td>    TmpInst.addOperand(MCOperand::createReg(MI-&gt;getOperand(<var>0</var>).getReg()));</td></tr>
<tr><th id="910">910</th><td>    EmitToStreamer(*OutStreamer, TmpInst);</td></tr>
<tr><th id="911">911</th><td>    <b>return</b>;</td></tr>
<tr><th id="912">912</th><td>  }</td></tr>
<tr><th id="913">913</th><td>  <b>case</b> AArch64::TCRETURNdi: {</td></tr>
<tr><th id="914">914</th><td>    MCOperand Dest;</td></tr>
<tr><th id="915">915</th><td>    MCInstLowering.lowerOperand(MI-&gt;getOperand(<var>0</var>), Dest);</td></tr>
<tr><th id="916">916</th><td>    MCInst TmpInst;</td></tr>
<tr><th id="917">917</th><td>    TmpInst.setOpcode(AArch64::B);</td></tr>
<tr><th id="918">918</th><td>    TmpInst.addOperand(Dest);</td></tr>
<tr><th id="919">919</th><td>    EmitToStreamer(*OutStreamer, TmpInst);</td></tr>
<tr><th id="920">920</th><td>    <b>return</b>;</td></tr>
<tr><th id="921">921</th><td>  }</td></tr>
<tr><th id="922">922</th><td>  <b>case</b> AArch64::TLSDESC_CALLSEQ: {</td></tr>
<tr><th id="923">923</th><td>    <i class="doc">/// lower this to:</i></td></tr>
<tr><th id="924">924</th><td><i class="doc">    ///    adrp  x0, :tlsdesc:var</i></td></tr>
<tr><th id="925">925</th><td><i class="doc">    ///    ldr   x1, [x0, #:tlsdesc_lo12:var]</i></td></tr>
<tr><th id="926">926</th><td><i class="doc">    ///    add   x0, x0, #:tlsdesc_lo12:var</i></td></tr>
<tr><th id="927">927</th><td><i class="doc">    ///    .tlsdesccall var</i></td></tr>
<tr><th id="928">928</th><td><i class="doc">    ///    blr   x1</i></td></tr>
<tr><th id="929">929</th><td><i class="doc">    ///    (TPIDR_EL0 offset now in x0)</i></td></tr>
<tr><th id="930">930</th><td>    <em>const</em> MachineOperand &amp;MO_Sym = MI-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="931">931</th><td>    MachineOperand MO_TLSDESC_LO12(MO_Sym), MO_TLSDESC(MO_Sym);</td></tr>
<tr><th id="932">932</th><td>    MCOperand Sym, SymTLSDescLo12, SymTLSDesc;</td></tr>
<tr><th id="933">933</th><td>    MO_TLSDESC_LO12.setTargetFlags(AArch64II::MO_TLS | AArch64II::MO_PAGEOFF);</td></tr>
<tr><th id="934">934</th><td>    MO_TLSDESC.setTargetFlags(AArch64II::MO_TLS | AArch64II::MO_PAGE);</td></tr>
<tr><th id="935">935</th><td>    MCInstLowering.lowerOperand(MO_Sym, Sym);</td></tr>
<tr><th id="936">936</th><td>    MCInstLowering.lowerOperand(MO_TLSDESC_LO12, SymTLSDescLo12);</td></tr>
<tr><th id="937">937</th><td>    MCInstLowering.lowerOperand(MO_TLSDESC, SymTLSDesc);</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>    MCInst Adrp;</td></tr>
<tr><th id="940">940</th><td>    Adrp.setOpcode(AArch64::ADRP);</td></tr>
<tr><th id="941">941</th><td>    Adrp.addOperand(MCOperand::createReg(AArch64::X0));</td></tr>
<tr><th id="942">942</th><td>    Adrp.addOperand(SymTLSDesc);</td></tr>
<tr><th id="943">943</th><td>    EmitToStreamer(*OutStreamer, Adrp);</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>    MCInst Ldr;</td></tr>
<tr><th id="946">946</th><td>    Ldr.setOpcode(AArch64::LDRXui);</td></tr>
<tr><th id="947">947</th><td>    Ldr.addOperand(MCOperand::createReg(AArch64::X1));</td></tr>
<tr><th id="948">948</th><td>    Ldr.addOperand(MCOperand::createReg(AArch64::X0));</td></tr>
<tr><th id="949">949</th><td>    Ldr.addOperand(SymTLSDescLo12);</td></tr>
<tr><th id="950">950</th><td>    Ldr.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="951">951</th><td>    EmitToStreamer(*OutStreamer, Ldr);</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>    MCInst Add;</td></tr>
<tr><th id="954">954</th><td>    Add.setOpcode(AArch64::ADDXri);</td></tr>
<tr><th id="955">955</th><td>    Add.addOperand(MCOperand::createReg(AArch64::X0));</td></tr>
<tr><th id="956">956</th><td>    Add.addOperand(MCOperand::createReg(AArch64::X0));</td></tr>
<tr><th id="957">957</th><td>    Add.addOperand(SymTLSDescLo12);</td></tr>
<tr><th id="958">958</th><td>    Add.addOperand(MCOperand::createImm(AArch64_AM::getShiftValue(<var>0</var>)));</td></tr>
<tr><th id="959">959</th><td>    EmitToStreamer(*OutStreamer, Add);</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>    <i>// Emit a relocation-annotation. This expands to no code, but requests</i></td></tr>
<tr><th id="962">962</th><td><i>    // the following instruction gets an R_AARCH64_TLSDESC_CALL.</i></td></tr>
<tr><th id="963">963</th><td>    MCInst TLSDescCall;</td></tr>
<tr><th id="964">964</th><td>    TLSDescCall.setOpcode(AArch64::TLSDESCCALL);</td></tr>
<tr><th id="965">965</th><td>    TLSDescCall.addOperand(Sym);</td></tr>
<tr><th id="966">966</th><td>    EmitToStreamer(*OutStreamer, TLSDescCall);</td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>    MCInst Blr;</td></tr>
<tr><th id="969">969</th><td>    Blr.setOpcode(AArch64::BLR);</td></tr>
<tr><th id="970">970</th><td>    Blr.addOperand(MCOperand::createReg(AArch64::X1));</td></tr>
<tr><th id="971">971</th><td>    EmitToStreamer(*OutStreamer, Blr);</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>    <b>return</b>;</td></tr>
<tr><th id="974">974</th><td>  }</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>  <b>case</b> AArch64::JumpTableDest32: {</td></tr>
<tr><th id="977">977</th><td>    <i>// We want:</i></td></tr>
<tr><th id="978">978</th><td><i>    //     ldrsw xScratch, [xTable, xEntry, lsl #2]</i></td></tr>
<tr><th id="979">979</th><td><i>    //     add xDest, xTable, xScratch</i></td></tr>
<tr><th id="980">980</th><td>    <em>unsigned</em> DestReg = MI-&gt;getOperand(<var>0</var>).getReg(),</td></tr>
<tr><th id="981">981</th><td>             ScratchReg = MI-&gt;getOperand(<var>1</var>).getReg(),</td></tr>
<tr><th id="982">982</th><td>             TableReg = MI-&gt;getOperand(<var>2</var>).getReg(),</td></tr>
<tr><th id="983">983</th><td>             EntryReg = MI-&gt;getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="984">984</th><td>    EmitToStreamer(*OutStreamer, MCInstBuilder(AArch64::LDRSWroX)</td></tr>
<tr><th id="985">985</th><td>                                     .addReg(ScratchReg)</td></tr>
<tr><th id="986">986</th><td>                                     .addReg(TableReg)</td></tr>
<tr><th id="987">987</th><td>                                     .addReg(EntryReg)</td></tr>
<tr><th id="988">988</th><td>                                     .addImm(<var>0</var>)</td></tr>
<tr><th id="989">989</th><td>                                     .addImm(<var>1</var>));</td></tr>
<tr><th id="990">990</th><td>    EmitToStreamer(*OutStreamer, MCInstBuilder(AArch64::ADDXrs)</td></tr>
<tr><th id="991">991</th><td>                                     .addReg(DestReg)</td></tr>
<tr><th id="992">992</th><td>                                     .addReg(TableReg)</td></tr>
<tr><th id="993">993</th><td>                                     .addReg(ScratchReg)</td></tr>
<tr><th id="994">994</th><td>                                     .addImm(<var>0</var>));</td></tr>
<tr><th id="995">995</th><td>    <b>return</b>;</td></tr>
<tr><th id="996">996</th><td>  }</td></tr>
<tr><th id="997">997</th><td>  <b>case</b> AArch64::JumpTableDest16:</td></tr>
<tr><th id="998">998</th><td>  <b>case</b> AArch64::JumpTableDest8:</td></tr>
<tr><th id="999">999</th><td>    LowerJumpTableDestSmall(*OutStreamer, *MI);</td></tr>
<tr><th id="1000">1000</th><td>    <b>return</b>;</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>  <b>case</b> AArch64::FMOVH0:</td></tr>
<tr><th id="1003">1003</th><td>  <b>case</b> AArch64::FMOVS0:</td></tr>
<tr><th id="1004">1004</th><td>  <b>case</b> AArch64::FMOVD0:</td></tr>
<tr><th id="1005">1005</th><td>    EmitFMov0(*MI);</td></tr>
<tr><th id="1006">1006</th><td>    <b>return</b>;</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#112" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</a>:</td></tr>
<tr><th id="1009">1009</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter13LowerSTACKMAPERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerSTACKMAP' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter13LowerSTACKMAPERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE">LowerSTACKMAP</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::SM" title='(anonymous namespace)::AArch64AsmPrinter::SM' data-use='a' data-ref="(anonymousnamespace)::AArch64AsmPrinter::SM">SM</a></span>, *<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>);</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>:</td></tr>
<tr><th id="1012">1012</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter15LowerPATCHPOINTERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerPATCHPOINT' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter15LowerPATCHPOINTERN4llvm10MCStreamerERNS1_9StackMapsERKNS1_12MachineInstrE">LowerPATCHPOINT</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::SM" title='(anonymous namespace)::AArch64AsmPrinter::SM' data-use='a' data-ref="(anonymousnamespace)::AArch64AsmPrinter::SM">SM</a></span>, *<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>);</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#160" title='llvm::TargetOpcode::PATCHABLE_FUNCTION_ENTER' data-ref="llvm::TargetOpcode::PATCHABLE_FUNCTION_ENTER">PATCHABLE_FUNCTION_ENTER</a>:</td></tr>
<tr><th id="1015">1015</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_FUNCTION_ENTER' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKN4llvm12MachineInstrE">LowerPATCHABLE_FUNCTION_ENTER</a>(*<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>);</td></tr>
<tr><th id="1016">1016</th><td>    <b>return</b>;</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#182" title='llvm::TargetOpcode::PATCHABLE_FUNCTION_EXIT' data-ref="llvm::TargetOpcode::PATCHABLE_FUNCTION_EXIT">PATCHABLE_FUNCTION_EXIT</a>:</td></tr>
<tr><th id="1019">1019</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter28LowerPATCHABLE_FUNCTION_EXITERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_FUNCTION_EXIT' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter28LowerPATCHABLE_FUNCTION_EXITERKN4llvm12MachineInstrE">LowerPATCHABLE_FUNCTION_EXIT</a>(*<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>);</td></tr>
<tr><th id="1020">1020</th><td>    <b>return</b>;</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#187" title='llvm::TargetOpcode::PATCHABLE_TAIL_CALL' data-ref="llvm::TargetOpcode::PATCHABLE_TAIL_CALL">PATCHABLE_TAIL_CALL</a>:</td></tr>
<tr><th id="1023">1023</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117AArch64AsmPrinter24LowerPATCHABLE_TAIL_CALLERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AsmPrinter::LowerPATCHABLE_TAIL_CALL' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64AsmPrinter24LowerPATCHABLE_TAIL_CALLERKN4llvm12MachineInstrE">LowerPATCHABLE_TAIL_CALL</a>(*<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>);</td></tr>
<tr><th id="1024">1024</th><td>    <b>return</b>;</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>  <b>case</b> AArch64::HWASAN_CHECK_MEMACCESS:</td></tr>
<tr><th id="1027">1027</th><td>    LowerHWASAN_CHECK_MEMACCESS(*MI);</td></tr>
<tr><th id="1028">1028</th><td>    <b>return</b>;</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td>  <b>case</b> AArch64::SEH_StackAlloc:</td></tr>
<tr><th id="1031">1031</th><td>    TS-&gt;EmitARM64WinCFIAllocStack(MI-&gt;getOperand(<var>0</var>).getImm());</td></tr>
<tr><th id="1032">1032</th><td>    <b>return</b>;</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>  <b>case</b> AArch64::SEH_SaveFPLR:</td></tr>
<tr><th id="1035">1035</th><td>    TS-&gt;EmitARM64WinCFISaveFPLR(MI-&gt;getOperand(<var>0</var>).getImm());</td></tr>
<tr><th id="1036">1036</th><td>    <b>return</b>;</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td>  <b>case</b> AArch64::SEH_SaveFPLR_X:</td></tr>
<tr><th id="1039">1039</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOperand(0).getImm() &lt; 0 &amp;&amp; &quot;Pre increment SEH opcode must have a negative offset&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getOperand(0).getImm() &lt; 0 &amp;&amp; \&quot;Pre increment SEH opcode must have a negative offset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 1040, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI-&gt;getOperand(<var>0</var>).getImm() &lt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1040">1040</th><td>           <q>"Pre increment SEH opcode must have a negative offset"</q>);</td></tr>
<tr><th id="1041">1041</th><td>    <a class="local col2 ref" href="#732TS" title='TS' data-ref="732TS">TS</a>-&gt;<a class="virtual ref" href="MCTargetDesc/AArch64TargetStreamer.h.html#_ZN4llvm21AArch64TargetStreamer24EmitARM64WinCFISaveFPLRXEi" title='llvm::AArch64TargetStreamer::EmitARM64WinCFISaveFPLRX' data-ref="_ZN4llvm21AArch64TargetStreamer24EmitARM64WinCFISaveFPLRXEi">EmitARM64WinCFISaveFPLRX</a>(-<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1042">1042</th><td>    <b>return</b>;</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>  <b>case</b> AArch64::SEH_SaveReg:</td></tr>
<tr><th id="1045">1045</th><td>    TS-&gt;EmitARM64WinCFISaveReg(MI-&gt;getOperand(<var>0</var>).getImm(),</td></tr>
<tr><th id="1046">1046</th><td>                               MI-&gt;getOperand(<var>1</var>).getImm());</td></tr>
<tr><th id="1047">1047</th><td>    <b>return</b>;</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>  <b>case</b> AArch64::SEH_SaveReg_X:</td></tr>
<tr><th id="1050">1050</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOperand(1).getImm() &lt; 0 &amp;&amp; &quot;Pre increment SEH opcode must have a negative offset&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getOperand(1).getImm() &lt; 0 &amp;&amp; \&quot;Pre increment SEH opcode must have a negative offset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 1051, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI-&gt;getOperand(<var>1</var>).getImm() &lt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1051">1051</th><td>           <q>"Pre increment SEH opcode must have a negative offset"</q>);</td></tr>
<tr><th id="1052">1052</th><td>    <a class="local col2 ref" href="#732TS" title='TS' data-ref="732TS">TS</a>-&gt;<a class="virtual ref" href="MCTargetDesc/AArch64TargetStreamer.h.html#_ZN4llvm21AArch64TargetStreamer23EmitARM64WinCFISaveRegXEji" title='llvm::AArch64TargetStreamer::EmitARM64WinCFISaveRegX' data-ref="_ZN4llvm21AArch64TargetStreamer23EmitARM64WinCFISaveRegXEji">EmitARM64WinCFISaveRegX</a>(<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1053">1053</th><td>		                -<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1054">1054</th><td>    <b>return</b>;</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td>  <b>case</b> AArch64::SEH_SaveRegP:</td></tr>
<tr><th id="1057">1057</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI-&gt;getOperand(1).getImm() - MI-&gt;getOperand(0).getImm() == 1) &amp;&amp; &quot;Non-consecutive registers not allowed for save_regp&quot;) ? void (0) : __assert_fail (&quot;(MI-&gt;getOperand(1).getImm() - MI-&gt;getOperand(0).getImm() == 1) &amp;&amp; \&quot;Non-consecutive registers not allowed for save_regp\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 1058, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((MI-&gt;getOperand(<var>1</var>).getImm() - MI-&gt;getOperand(<var>0</var>).getImm() == <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="1058">1058</th><td>            <q>"Non-consecutive registers not allowed for save_regp"</q>);</td></tr>
<tr><th id="1059">1059</th><td>    <a class="local col2 ref" href="#732TS" title='TS' data-ref="732TS">TS</a>-&gt;<a class="virtual ref" href="MCTargetDesc/AArch64TargetStreamer.h.html#_ZN4llvm21AArch64TargetStreamer23EmitARM64WinCFISaveRegPEji" title='llvm::AArch64TargetStreamer::EmitARM64WinCFISaveRegP' data-ref="_ZN4llvm21AArch64TargetStreamer23EmitARM64WinCFISaveRegPEji">EmitARM64WinCFISaveRegP</a>(<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1060">1060</th><td>                                <a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1061">1061</th><td>    <b>return</b>;</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <b>case</b> AArch64::SEH_SaveRegP_X:</td></tr>
<tr><th id="1064">1064</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI-&gt;getOperand(1).getImm() - MI-&gt;getOperand(0).getImm() == 1) &amp;&amp; &quot;Non-consecutive registers not allowed for save_regp_x&quot;) ? void (0) : __assert_fail (&quot;(MI-&gt;getOperand(1).getImm() - MI-&gt;getOperand(0).getImm() == 1) &amp;&amp; \&quot;Non-consecutive registers not allowed for save_regp_x\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 1065, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((MI-&gt;getOperand(<var>1</var>).getImm() - MI-&gt;getOperand(<var>0</var>).getImm() == <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="1065">1065</th><td>            <q>"Non-consecutive registers not allowed for save_regp_x"</q>);</td></tr>
<tr><th id="1066">1066</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOperand(2).getImm() &lt; 0 &amp;&amp; &quot;Pre increment SEH opcode must have a negative offset&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getOperand(2).getImm() &lt; 0 &amp;&amp; \&quot;Pre increment SEH opcode must have a negative offset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 1067, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &lt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1067">1067</th><td>           <q>"Pre increment SEH opcode must have a negative offset"</q>);</td></tr>
<tr><th id="1068">1068</th><td>    <a class="local col2 ref" href="#732TS" title='TS' data-ref="732TS">TS</a>-&gt;<a class="virtual ref" href="MCTargetDesc/AArch64TargetStreamer.h.html#_ZN4llvm21AArch64TargetStreamer24EmitARM64WinCFISaveRegPXEji" title='llvm::AArch64TargetStreamer::EmitARM64WinCFISaveRegPX' data-ref="_ZN4llvm21AArch64TargetStreamer24EmitARM64WinCFISaveRegPXEji">EmitARM64WinCFISaveRegPX</a>(<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1069">1069</th><td>                                 -<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1070">1070</th><td>    <b>return</b>;</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>  <b>case</b> AArch64::SEH_SaveFReg:</td></tr>
<tr><th id="1073">1073</th><td>    TS-&gt;EmitARM64WinCFISaveFReg(MI-&gt;getOperand(<var>0</var>).getImm(),</td></tr>
<tr><th id="1074">1074</th><td>                                MI-&gt;getOperand(<var>1</var>).getImm());</td></tr>
<tr><th id="1075">1075</th><td>    <b>return</b>;</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td>  <b>case</b> AArch64::SEH_SaveFReg_X:</td></tr>
<tr><th id="1078">1078</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOperand(1).getImm() &lt; 0 &amp;&amp; &quot;Pre increment SEH opcode must have a negative offset&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getOperand(1).getImm() &lt; 0 &amp;&amp; \&quot;Pre increment SEH opcode must have a negative offset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 1079, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI-&gt;getOperand(<var>1</var>).getImm() &lt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1079">1079</th><td>           <q>"Pre increment SEH opcode must have a negative offset"</q>);</td></tr>
<tr><th id="1080">1080</th><td>    <a class="local col2 ref" href="#732TS" title='TS' data-ref="732TS">TS</a>-&gt;<a class="virtual ref" href="MCTargetDesc/AArch64TargetStreamer.h.html#_ZN4llvm21AArch64TargetStreamer24EmitARM64WinCFISaveFRegXEji" title='llvm::AArch64TargetStreamer::EmitARM64WinCFISaveFRegX' data-ref="_ZN4llvm21AArch64TargetStreamer24EmitARM64WinCFISaveFRegXEji">EmitARM64WinCFISaveFRegX</a>(<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1081">1081</th><td>                                 -<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1082">1082</th><td>    <b>return</b>;</td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td>  <b>case</b> AArch64::SEH_SaveFRegP:</td></tr>
<tr><th id="1085">1085</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI-&gt;getOperand(1).getImm() - MI-&gt;getOperand(0).getImm() == 1) &amp;&amp; &quot;Non-consecutive registers not allowed for save_regp&quot;) ? void (0) : __assert_fail (&quot;(MI-&gt;getOperand(1).getImm() - MI-&gt;getOperand(0).getImm() == 1) &amp;&amp; \&quot;Non-consecutive registers not allowed for save_regp\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 1086, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((MI-&gt;getOperand(<var>1</var>).getImm() - MI-&gt;getOperand(<var>0</var>).getImm() == <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="1086">1086</th><td>            <q>"Non-consecutive registers not allowed for save_regp"</q>);</td></tr>
<tr><th id="1087">1087</th><td>    <a class="local col2 ref" href="#732TS" title='TS' data-ref="732TS">TS</a>-&gt;<a class="virtual ref" href="MCTargetDesc/AArch64TargetStreamer.h.html#_ZN4llvm21AArch64TargetStreamer24EmitARM64WinCFISaveFRegPEji" title='llvm::AArch64TargetStreamer::EmitARM64WinCFISaveFRegP' data-ref="_ZN4llvm21AArch64TargetStreamer24EmitARM64WinCFISaveFRegPEji">EmitARM64WinCFISaveFRegP</a>(<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1088">1088</th><td>                                 <a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1089">1089</th><td>    <b>return</b>;</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td>  <b>case</b> AArch64::SEH_SaveFRegP_X:</td></tr>
<tr><th id="1092">1092</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI-&gt;getOperand(1).getImm() - MI-&gt;getOperand(0).getImm() == 1) &amp;&amp; &quot;Non-consecutive registers not allowed for save_regp_x&quot;) ? void (0) : __assert_fail (&quot;(MI-&gt;getOperand(1).getImm() - MI-&gt;getOperand(0).getImm() == 1) &amp;&amp; \&quot;Non-consecutive registers not allowed for save_regp_x\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 1093, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((MI-&gt;getOperand(<var>1</var>).getImm() - MI-&gt;getOperand(<var>0</var>).getImm() == <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="1093">1093</th><td>            <q>"Non-consecutive registers not allowed for save_regp_x"</q>);</td></tr>
<tr><th id="1094">1094</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOperand(2).getImm() &lt; 0 &amp;&amp; &quot;Pre increment SEH opcode must have a negative offset&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getOperand(2).getImm() &lt; 0 &amp;&amp; \&quot;Pre increment SEH opcode must have a negative offset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp&quot;, 1095, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &lt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1095">1095</th><td>           <q>"Pre increment SEH opcode must have a negative offset"</q>);</td></tr>
<tr><th id="1096">1096</th><td>    <a class="local col2 ref" href="#732TS" title='TS' data-ref="732TS">TS</a>-&gt;<a class="virtual ref" href="MCTargetDesc/AArch64TargetStreamer.h.html#_ZN4llvm21AArch64TargetStreamer25EmitARM64WinCFISaveFRegPXEji" title='llvm::AArch64TargetStreamer::EmitARM64WinCFISaveFRegPX' data-ref="_ZN4llvm21AArch64TargetStreamer25EmitARM64WinCFISaveFRegPXEji">EmitARM64WinCFISaveFRegPX</a>(<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1097">1097</th><td>                                  -<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1098">1098</th><td>    <b>return</b>;</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td>  <b>case</b> AArch64::SEH_SetFP:</td></tr>
<tr><th id="1101">1101</th><td>    TS-&gt;EmitARM64WinCFISetFP();</td></tr>
<tr><th id="1102">1102</th><td>    <b>return</b>;</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <b>case</b> AArch64::SEH_AddFP:</td></tr>
<tr><th id="1105">1105</th><td>    TS-&gt;EmitARM64WinCFIAddFP(MI-&gt;getOperand(<var>0</var>).getImm());</td></tr>
<tr><th id="1106">1106</th><td>    <b>return</b>;</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>  <b>case</b> AArch64::SEH_Nop:</td></tr>
<tr><th id="1109">1109</th><td>    TS-&gt;EmitARM64WinCFINop();</td></tr>
<tr><th id="1110">1110</th><td>    <b>return</b>;</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td>  <b>case</b> AArch64::SEH_PrologEnd:</td></tr>
<tr><th id="1113">1113</th><td>    TS-&gt;EmitARM64WinCFIPrologEnd();</td></tr>
<tr><th id="1114">1114</th><td>    <b>return</b>;</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>  <b>case</b> AArch64::SEH_EpilogStart:</td></tr>
<tr><th id="1117">1117</th><td>    TS-&gt;EmitARM64WinCFIEpilogStart();</td></tr>
<tr><th id="1118">1118</th><td>    <b>return</b>;</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>  <b>case</b> AArch64::SEH_EpilogEnd:</td></tr>
<tr><th id="1121">1121</th><td>    TS-&gt;EmitARM64WinCFIEpilogEnd();</td></tr>
<tr><th id="1122">1122</th><td>    <b>return</b>;</td></tr>
<tr><th id="1123">1123</th><td>  }</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td>  <i>// Finally, do the automated lowerings for everything else.</i></td></tr>
<tr><th id="1126">1126</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col3 decl" id="733TmpInst" title='TmpInst' data-type='llvm::MCInst' data-ref="733TmpInst">TmpInst</dfn>;</td></tr>
<tr><th id="1127">1127</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64AsmPrinter::MCInstLowering" title='(anonymous namespace)::AArch64AsmPrinter::MCInstLowering' data-use='m' data-ref="(anonymousnamespace)::AArch64AsmPrinter::MCInstLowering">MCInstLowering</a>.<a class="ref" href="AArch64MCInstLower.h.html#_ZNK4llvm18AArch64MCInstLower5LowerEPKNS_12MachineInstrERNS_6MCInstE" title='llvm::AArch64MCInstLower::Lower' data-ref="_ZNK4llvm18AArch64MCInstLower5LowerEPKNS_12MachineInstrERNS_6MCInstE">Lower</a>(<a class="local col0 ref" href="#730MI" title='MI' data-ref="730MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#733TmpInst" title='TmpInst' data-ref="733TmpInst">TmpInst</a></span>);</td></tr>
<tr><th id="1128">1128</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter14EmitToStreamerERNS_10MCStreamerERKNS_6MCInstE" title='llvm::AsmPrinter::EmitToStreamer' data-ref="_ZN4llvm10AsmPrinter14EmitToStreamerERNS_10MCStreamerERKNS_6MCInstE">EmitToStreamer</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="local col3 ref" href="#733TmpInst" title='TmpInst' data-ref="733TmpInst">TmpInst</a>);</td></tr>
<tr><th id="1129">1129</th><td>}</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td><i>// Force static initialization.</i></td></tr>
<tr><th id="1132">1132</th><td><b>extern</b> <q>"C"</q> <em>void</em> <dfn class="decl def" id="LLVMInitializeAArch64AsmPrinter" title='LLVMInitializeAArch64AsmPrinter' data-ref="LLVMInitializeAArch64AsmPrinter">LLVMInitializeAArch64AsmPrinter</dfn>() {</td></tr>
<tr><th id="1133">1133</th><td>  <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterAsmPrinter" title='llvm::RegisterAsmPrinter' data-ref="llvm::RegisterAsmPrinter">RegisterAsmPrinter</a>&lt;<a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>&gt; <dfn class="local col4 decl" id="734X" title='X' data-type='RegisterAsmPrinter&lt;(anonymous namespace)::AArch64AsmPrinter&gt;' data-ref="734X">X</dfn><a class="tu ref" href="../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm18RegisterAsmPrinterC1ERNS_6TargetE" title='llvm::RegisterAsmPrinter::RegisterAsmPrinter&lt;AsmPrinterImpl&gt;' data-use='c' data-ref="_ZN4llvm18RegisterAsmPrinterC1ERNS_6TargetE">(</a><a class="ref" href="TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm21getTheAArch64leTargetEv" title='llvm::getTheAArch64leTarget' data-ref="_ZN4llvm21getTheAArch64leTargetEv">getTheAArch64leTarget</a>());</td></tr>
<tr><th id="1134">1134</th><td>  <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterAsmPrinter" title='llvm::RegisterAsmPrinter' data-ref="llvm::RegisterAsmPrinter">RegisterAsmPrinter</a>&lt;<a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>&gt; <dfn class="local col5 decl" id="735Y" title='Y' data-type='RegisterAsmPrinter&lt;(anonymous namespace)::AArch64AsmPrinter&gt;' data-ref="735Y">Y</dfn><a class="tu ref" href="../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm18RegisterAsmPrinterC1ERNS_6TargetE" title='llvm::RegisterAsmPrinter::RegisterAsmPrinter&lt;AsmPrinterImpl&gt;' data-use='c' data-ref="_ZN4llvm18RegisterAsmPrinterC1ERNS_6TargetE">(</a><a class="ref" href="TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm21getTheAArch64beTargetEv" title='llvm::getTheAArch64beTarget' data-ref="_ZN4llvm21getTheAArch64beTargetEv">getTheAArch64beTarget</a>());</td></tr>
<tr><th id="1135">1135</th><td>  <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterAsmPrinter" title='llvm::RegisterAsmPrinter' data-ref="llvm::RegisterAsmPrinter">RegisterAsmPrinter</a>&lt;<a class="tu type" href="#(anonymousnamespace)::AArch64AsmPrinter" title='(anonymous namespace)::AArch64AsmPrinter' data-ref="(anonymousnamespace)::AArch64AsmPrinter">AArch64AsmPrinter</a>&gt; <dfn class="local col6 decl" id="736Z" title='Z' data-type='RegisterAsmPrinter&lt;(anonymous namespace)::AArch64AsmPrinter&gt;' data-ref="736Z">Z</dfn><a class="tu ref" href="../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm18RegisterAsmPrinterC1ERNS_6TargetE" title='llvm::RegisterAsmPrinter::RegisterAsmPrinter&lt;AsmPrinterImpl&gt;' data-use='c' data-ref="_ZN4llvm18RegisterAsmPrinterC1ERNS_6TargetE">(</a><a class="ref" href="TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm17getTheARM64TargetEv" title='llvm::getTheARM64Target' data-ref="_ZN4llvm17getTheARM64TargetEv">getTheARM64Target</a>());</td></tr>
<tr><th id="1136">1136</th><td>}</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
