// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tancalc6 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        m_axi_input_V_AWVALID,
        m_axi_input_V_AWREADY,
        m_axi_input_V_AWADDR,
        m_axi_input_V_AWID,
        m_axi_input_V_AWLEN,
        m_axi_input_V_AWSIZE,
        m_axi_input_V_AWBURST,
        m_axi_input_V_AWLOCK,
        m_axi_input_V_AWCACHE,
        m_axi_input_V_AWPROT,
        m_axi_input_V_AWQOS,
        m_axi_input_V_AWREGION,
        m_axi_input_V_AWUSER,
        m_axi_input_V_WVALID,
        m_axi_input_V_WREADY,
        m_axi_input_V_WDATA,
        m_axi_input_V_WSTRB,
        m_axi_input_V_WLAST,
        m_axi_input_V_WID,
        m_axi_input_V_WUSER,
        m_axi_input_V_ARVALID,
        m_axi_input_V_ARREADY,
        m_axi_input_V_ARADDR,
        m_axi_input_V_ARID,
        m_axi_input_V_ARLEN,
        m_axi_input_V_ARSIZE,
        m_axi_input_V_ARBURST,
        m_axi_input_V_ARLOCK,
        m_axi_input_V_ARCACHE,
        m_axi_input_V_ARPROT,
        m_axi_input_V_ARQOS,
        m_axi_input_V_ARREGION,
        m_axi_input_V_ARUSER,
        m_axi_input_V_RVALID,
        m_axi_input_V_RREADY,
        m_axi_input_V_RDATA,
        m_axi_input_V_RLAST,
        m_axi_input_V_RID,
        m_axi_input_V_RUSER,
        m_axi_input_V_RRESP,
        m_axi_input_V_BVALID,
        m_axi_input_V_BREADY,
        m_axi_input_V_BRESP,
        m_axi_input_V_BID,
        m_axi_input_V_BUSER,
        input_V_offset,
        output_line_0_V_V_din,
        output_line_0_V_V_full_n,
        output_line_0_V_V_write,
        output_line_1_V_V_din,
        output_line_1_V_V_full_n,
        output_line_1_V_V_write,
        output_line_2_V_V_din,
        output_line_2_V_V_full_n,
        output_line_2_V_V_write,
        output_line_3_V_V_din,
        output_line_3_V_V_full_n,
        output_line_3_V_V_write,
        output_line_4_V_V_din,
        output_line_4_V_V_full_n,
        output_line_4_V_V_write,
        output_line_5_V_V_din,
        output_line_5_V_V_full_n,
        output_line_5_V_V_write,
        output_line_6_V_V_din,
        output_line_6_V_V_full_n,
        output_line_6_V_V_write,
        output_line_7_V_V_din,
        output_line_7_V_V_full_n,
        output_line_7_V_V_write,
        output_V,
        output_V_out_din,
        output_V_out_full_n,
        output_V_out_write
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_pp0_stage0 = 14'd512;
parameter    ap_ST_fsm_state21 = 14'd1024;
parameter    ap_ST_fsm_pp1_stage0 = 14'd2048;
parameter    ap_ST_fsm_pp1_stage1 = 14'd4096;
parameter    ap_ST_fsm_state45 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output   m_axi_input_V_AWVALID;
input   m_axi_input_V_AWREADY;
output  [63:0] m_axi_input_V_AWADDR;
output  [0:0] m_axi_input_V_AWID;
output  [31:0] m_axi_input_V_AWLEN;
output  [2:0] m_axi_input_V_AWSIZE;
output  [1:0] m_axi_input_V_AWBURST;
output  [1:0] m_axi_input_V_AWLOCK;
output  [3:0] m_axi_input_V_AWCACHE;
output  [2:0] m_axi_input_V_AWPROT;
output  [3:0] m_axi_input_V_AWQOS;
output  [3:0] m_axi_input_V_AWREGION;
output  [0:0] m_axi_input_V_AWUSER;
output   m_axi_input_V_WVALID;
input   m_axi_input_V_WREADY;
output  [511:0] m_axi_input_V_WDATA;
output  [63:0] m_axi_input_V_WSTRB;
output   m_axi_input_V_WLAST;
output  [0:0] m_axi_input_V_WID;
output  [0:0] m_axi_input_V_WUSER;
output   m_axi_input_V_ARVALID;
input   m_axi_input_V_ARREADY;
output  [63:0] m_axi_input_V_ARADDR;
output  [0:0] m_axi_input_V_ARID;
output  [31:0] m_axi_input_V_ARLEN;
output  [2:0] m_axi_input_V_ARSIZE;
output  [1:0] m_axi_input_V_ARBURST;
output  [1:0] m_axi_input_V_ARLOCK;
output  [3:0] m_axi_input_V_ARCACHE;
output  [2:0] m_axi_input_V_ARPROT;
output  [3:0] m_axi_input_V_ARQOS;
output  [3:0] m_axi_input_V_ARREGION;
output  [0:0] m_axi_input_V_ARUSER;
input   m_axi_input_V_RVALID;
output   m_axi_input_V_RREADY;
input  [511:0] m_axi_input_V_RDATA;
input   m_axi_input_V_RLAST;
input  [0:0] m_axi_input_V_RID;
input  [0:0] m_axi_input_V_RUSER;
input  [1:0] m_axi_input_V_RRESP;
input   m_axi_input_V_BVALID;
output   m_axi_input_V_BREADY;
input  [1:0] m_axi_input_V_BRESP;
input  [0:0] m_axi_input_V_BID;
input  [0:0] m_axi_input_V_BUSER;
input  [63:0] input_V_offset;
output  [31:0] output_line_0_V_V_din;
input   output_line_0_V_V_full_n;
output   output_line_0_V_V_write;
output  [31:0] output_line_1_V_V_din;
input   output_line_1_V_V_full_n;
output   output_line_1_V_V_write;
output  [31:0] output_line_2_V_V_din;
input   output_line_2_V_V_full_n;
output   output_line_2_V_V_write;
output  [31:0] output_line_3_V_V_din;
input   output_line_3_V_V_full_n;
output   output_line_3_V_V_write;
output  [31:0] output_line_4_V_V_din;
input   output_line_4_V_V_full_n;
output   output_line_4_V_V_write;
output  [31:0] output_line_5_V_V_din;
input   output_line_5_V_V_full_n;
output   output_line_5_V_V_write;
output  [31:0] output_line_6_V_V_din;
input   output_line_6_V_V_full_n;
output   output_line_6_V_V_write;
output  [31:0] output_line_7_V_V_din;
input   output_line_7_V_V_full_n;
output   output_line_7_V_V_write;
input  [63:0] output_V;
output  [63:0] output_V_out_din;
input   output_V_out_full_n;
output   output_V_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_input_V_ARVALID;
reg[63:0] m_axi_input_V_ARADDR;
reg[0:0] m_axi_input_V_ARID;
reg[31:0] m_axi_input_V_ARLEN;
reg[2:0] m_axi_input_V_ARSIZE;
reg[1:0] m_axi_input_V_ARBURST;
reg[1:0] m_axi_input_V_ARLOCK;
reg[3:0] m_axi_input_V_ARCACHE;
reg[2:0] m_axi_input_V_ARPROT;
reg[3:0] m_axi_input_V_ARQOS;
reg[3:0] m_axi_input_V_ARREGION;
reg[0:0] m_axi_input_V_ARUSER;
reg m_axi_input_V_RREADY;
reg output_line_0_V_V_write;
reg output_line_1_V_V_write;
reg output_line_2_V_V_write;
reg output_line_3_V_V_write;
reg output_line_4_V_V_write;
reg output_line_5_V_V_write;
reg output_line_6_V_V_write;
reg output_line_7_V_V_write;
reg output_V_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    input_V_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    input_V_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    grp_data_read_ref_fu_345_input_V_blk_n_AR;
wire    grp_data_read_ref_fu_345_input_V_blk_n_R;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_pp1_stage1;
reg    ap_enable_reg_pp1_iter4;
reg    output_line_0_V_V_blk_n;
reg    ap_enable_reg_pp1_iter11;
reg   [0:0] tmp_15_i_i_reg_2592;
reg    output_line_1_V_V_blk_n;
reg   [0:0] tmp_21_1_i_i_reg_2596;
reg    output_line_2_V_V_blk_n;
reg   [0:0] tmp_21_2_i_i_reg_2600;
reg    output_line_3_V_V_blk_n;
reg   [0:0] tmp_21_3_i_i_reg_2604;
reg    output_line_4_V_V_blk_n;
reg   [0:0] tmp_21_4_i_i_reg_2608;
reg    output_line_5_V_V_blk_n;
reg   [0:0] tmp_21_5_i_i_reg_2612;
reg    output_line_6_V_V_blk_n;
reg   [0:0] tmp_21_6_i_i_reg_2616;
reg    output_line_7_V_V_blk_n;
reg   [0:0] tmp_21_7_i_i_reg_2620;
reg    output_V_out_blk_n;
reg   [4:0] data_part_num_0_i_i_i_reg_323;
reg   [5:0] data_num_assign_i_i_reg_334;
wire   [9:0] grp_popcnt_fu_361_ap_return;
reg   [9:0] reg_457;
reg    ap_enable_reg_pp0_iter9;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state14_pp0_stage0_iter4;
wire    ap_block_state15_pp0_stage0_iter5;
wire    ap_block_state16_pp0_stage0_iter6;
wire    ap_block_state17_pp0_stage0_iter7;
wire    ap_block_state18_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state20_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_1_reg_2165;
reg   [0:0] tmp_1_reg_2165_pp0_iter8_reg;
wire   [57:0] input_V_offset1_i_i_fu_461_p4;
reg   [57:0] input_V_offset1_i_i_reg_2122;
reg    ap_block_state1;
wire   [58:0] tmp_1_cast_i_i_fu_471_p1;
reg   [58:0] tmp_1_cast_i_i_reg_2127;
wire   [2:0] cmpr_chunk_num_fu_481_p2;
reg   [2:0] cmpr_chunk_num_reg_2135;
wire    ap_CS_fsm_state2;
wire   [1:0] tmp_fu_487_p1;
reg   [1:0] tmp_reg_2140;
wire   [0:0] tmp_i_i_fu_475_p2;
wire   [58:0] sum_i_i_fu_505_p2;
reg   [58:0] sum_i_i_reg_2145;
reg    ap_sig_ioackin_m_axi_input_V_ARREADY;
wire   [0:0] tmp_4_i_i_fu_520_p2;
wire   [4:0] data_part_num_fu_526_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_1_fu_532_p1;
reg   [0:0] tmp_1_reg_2165_pp0_iter1_reg;
reg   [0:0] tmp_1_reg_2165_pp0_iter2_reg;
reg   [0:0] tmp_1_reg_2165_pp0_iter3_reg;
reg   [0:0] tmp_1_reg_2165_pp0_iter4_reg;
reg   [0:0] tmp_1_reg_2165_pp0_iter5_reg;
reg   [0:0] tmp_1_reg_2165_pp0_iter6_reg;
reg   [0:0] tmp_1_reg_2165_pp0_iter7_reg;
reg   [0:0] tmp_1_reg_2165_pp0_iter9_reg;
reg   [2:0] num_i_i_reg_2169;
reg   [2:0] num_i_i_reg_2169_pp0_iter1_reg;
reg   [2:0] num_i_i_reg_2169_pp0_iter2_reg;
reg   [2:0] num_i_i_reg_2169_pp0_iter3_reg;
reg   [2:0] num_i_i_reg_2169_pp0_iter4_reg;
reg   [2:0] num_i_i_reg_2169_pp0_iter5_reg;
reg   [2:0] num_i_i_reg_2169_pp0_iter6_reg;
reg   [2:0] num_i_i_reg_2169_pp0_iter7_reg;
reg   [2:0] num_i_i_reg_2169_pp0_iter8_reg;
reg   [2:0] num_i_i_reg_2169_pp0_iter9_reg;
reg   [511:0] temp_input_V_reg_2182;
wire   [0:0] grp_fu_366_p2;
reg   [0:0] sel_tmp4_i_i_reg_2189;
wire   [0:0] grp_fu_371_p2;
reg   [0:0] sel_tmp6_i_i_reg_2194;
reg   [0:0] sel_tmp6_i_i_reg_2194_pp0_iter2_reg;
reg   [0:0] sel_tmp6_i_i_reg_2194_pp0_iter3_reg;
reg   [0:0] sel_tmp6_i_i_reg_2194_pp0_iter4_reg;
reg   [0:0] sel_tmp6_i_i_reg_2194_pp0_iter5_reg;
reg   [0:0] sel_tmp6_i_i_reg_2194_pp0_iter6_reg;
reg   [0:0] sel_tmp6_i_i_reg_2194_pp0_iter7_reg;
reg   [0:0] sel_tmp6_i_i_reg_2194_pp0_iter8_reg;
reg   [0:0] sel_tmp6_i_i_reg_2194_pp0_iter9_reg;
wire   [0:0] grp_fu_376_p2;
reg   [0:0] sel_tmp12_i_i_reg_2203;
reg   [0:0] sel_tmp12_i_i_reg_2203_pp0_iter2_reg;
reg   [0:0] sel_tmp12_i_i_reg_2203_pp0_iter3_reg;
reg   [0:0] sel_tmp12_i_i_reg_2203_pp0_iter4_reg;
reg   [0:0] sel_tmp12_i_i_reg_2203_pp0_iter5_reg;
reg   [0:0] sel_tmp12_i_i_reg_2203_pp0_iter6_reg;
reg   [0:0] sel_tmp12_i_i_reg_2203_pp0_iter7_reg;
reg   [0:0] sel_tmp12_i_i_reg_2203_pp0_iter8_reg;
reg   [0:0] sel_tmp12_i_i_reg_2203_pp0_iter9_reg;
wire   [0:0] grp_fu_381_p2;
reg   [0:0] sel_tmp13_i_i_reg_2210;
reg   [0:0] sel_tmp13_i_i_reg_2210_pp0_iter2_reg;
reg   [0:0] sel_tmp13_i_i_reg_2210_pp0_iter3_reg;
reg   [0:0] sel_tmp13_i_i_reg_2210_pp0_iter4_reg;
reg   [0:0] sel_tmp13_i_i_reg_2210_pp0_iter5_reg;
reg   [0:0] sel_tmp13_i_i_reg_2210_pp0_iter6_reg;
reg   [0:0] sel_tmp13_i_i_reg_2210_pp0_iter7_reg;
reg   [0:0] sel_tmp13_i_i_reg_2210_pp0_iter8_reg;
reg   [0:0] sel_tmp13_i_i_reg_2210_pp0_iter9_reg;
reg   [0:0] sel_tmp5_i_i_reg_2219;
reg   [0:0] sel_tmp7_i_i_reg_2224;
reg   [0:0] sel_tmp7_i_i_reg_2224_pp0_iter2_reg;
reg   [0:0] sel_tmp7_i_i_reg_2224_pp0_iter3_reg;
reg   [0:0] sel_tmp7_i_i_reg_2224_pp0_iter4_reg;
reg   [0:0] sel_tmp7_i_i_reg_2224_pp0_iter5_reg;
reg   [0:0] sel_tmp7_i_i_reg_2224_pp0_iter6_reg;
reg   [0:0] sel_tmp7_i_i_reg_2224_pp0_iter7_reg;
reg   [0:0] sel_tmp7_i_i_reg_2224_pp0_iter8_reg;
reg   [0:0] sel_tmp7_i_i_reg_2224_pp0_iter9_reg;
reg   [0:0] sel_tmp2_i_i_reg_2233;
reg   [0:0] sel_tmp2_i_i_reg_2233_pp0_iter2_reg;
reg   [0:0] sel_tmp2_i_i_reg_2233_pp0_iter3_reg;
reg   [0:0] sel_tmp2_i_i_reg_2233_pp0_iter4_reg;
reg   [0:0] sel_tmp2_i_i_reg_2233_pp0_iter5_reg;
reg   [0:0] sel_tmp2_i_i_reg_2233_pp0_iter6_reg;
reg   [0:0] sel_tmp2_i_i_reg_2233_pp0_iter7_reg;
reg   [0:0] sel_tmp2_i_i_reg_2233_pp0_iter8_reg;
reg   [0:0] sel_tmp2_i_i_reg_2233_pp0_iter9_reg;
reg   [0:0] sel_tmp3_i_i_reg_2240;
reg   [0:0] sel_tmp3_i_i_reg_2240_pp0_iter2_reg;
reg   [0:0] sel_tmp3_i_i_reg_2240_pp0_iter3_reg;
reg   [0:0] sel_tmp3_i_i_reg_2240_pp0_iter4_reg;
reg   [0:0] sel_tmp3_i_i_reg_2240_pp0_iter5_reg;
reg   [0:0] sel_tmp3_i_i_reg_2240_pp0_iter6_reg;
reg   [0:0] sel_tmp3_i_i_reg_2240_pp0_iter7_reg;
reg   [0:0] sel_tmp3_i_i_reg_2240_pp0_iter8_reg;
reg   [0:0] sel_tmp3_i_i_reg_2240_pp0_iter9_reg;
wire   [0:0] grp_fu_418_p2;
reg   [0:0] sel_tmp8_i_i_reg_2249;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] sel_tmp8_i_i_reg_2249_pp0_iter3_reg;
reg   [0:0] sel_tmp8_i_i_reg_2249_pp0_iter4_reg;
reg   [0:0] sel_tmp8_i_i_reg_2249_pp0_iter5_reg;
reg   [0:0] sel_tmp8_i_i_reg_2249_pp0_iter6_reg;
reg   [0:0] sel_tmp8_i_i_reg_2249_pp0_iter7_reg;
reg   [0:0] sel_tmp8_i_i_reg_2249_pp0_iter8_reg;
reg   [0:0] sel_tmp8_i_i_reg_2249_pp0_iter9_reg;
wire   [0:0] grp_fu_428_p2;
reg   [0:0] sel_tmp11_i_i_reg_2255;
reg   [0:0] sel_tmp11_i_i_reg_2255_pp0_iter3_reg;
reg   [0:0] sel_tmp11_i_i_reg_2255_pp0_iter4_reg;
reg   [0:0] sel_tmp11_i_i_reg_2255_pp0_iter5_reg;
reg   [0:0] sel_tmp11_i_i_reg_2255_pp0_iter6_reg;
reg   [0:0] sel_tmp11_i_i_reg_2255_pp0_iter7_reg;
reg   [0:0] sel_tmp11_i_i_reg_2255_pp0_iter8_reg;
reg   [0:0] sel_tmp11_i_i_reg_2255_pp0_iter9_reg;
wire   [0:0] or_cond_i_i_fu_549_p2;
reg   [0:0] or_cond_i_i_reg_2261;
reg   [0:0] or_cond_i_i_reg_2261_pp0_iter3_reg;
reg   [0:0] or_cond_i_i_reg_2261_pp0_iter4_reg;
reg   [0:0] or_cond_i_i_reg_2261_pp0_iter5_reg;
reg   [0:0] or_cond_i_i_reg_2261_pp0_iter6_reg;
reg   [0:0] or_cond_i_i_reg_2261_pp0_iter7_reg;
reg   [0:0] or_cond_i_i_reg_2261_pp0_iter8_reg;
reg   [0:0] or_cond_i_i_reg_2261_pp0_iter9_reg;
wire   [0:0] or_cond6_i_i_fu_559_p2;
reg   [0:0] or_cond6_i_i_reg_2267;
reg   [0:0] or_cond6_i_i_reg_2267_pp0_iter3_reg;
reg   [0:0] or_cond6_i_i_reg_2267_pp0_iter4_reg;
reg   [0:0] or_cond6_i_i_reg_2267_pp0_iter5_reg;
reg   [0:0] or_cond6_i_i_reg_2267_pp0_iter6_reg;
reg   [0:0] or_cond6_i_i_reg_2267_pp0_iter7_reg;
reg   [0:0] or_cond6_i_i_reg_2267_pp0_iter8_reg;
reg   [0:0] or_cond6_i_i_reg_2267_pp0_iter9_reg;
wire   [0:0] or_cond7_i_i_fu_571_p2;
reg   [0:0] or_cond7_i_i_reg_2274;
reg   [0:0] or_cond7_i_i_reg_2274_pp0_iter3_reg;
reg   [0:0] or_cond7_i_i_reg_2274_pp0_iter4_reg;
reg   [0:0] or_cond7_i_i_reg_2274_pp0_iter5_reg;
reg   [0:0] or_cond7_i_i_reg_2274_pp0_iter6_reg;
reg   [0:0] or_cond7_i_i_reg_2274_pp0_iter7_reg;
reg   [0:0] or_cond7_i_i_reg_2274_pp0_iter8_reg;
reg   [0:0] or_cond7_i_i_reg_2274_pp0_iter9_reg;
reg   [0:0] sel_tmp_i_i_reg_2283;
reg   [0:0] sel_tmp_i_i_reg_2283_pp0_iter3_reg;
reg   [0:0] sel_tmp_i_i_reg_2283_pp0_iter4_reg;
reg   [0:0] sel_tmp_i_i_reg_2283_pp0_iter5_reg;
reg   [0:0] sel_tmp_i_i_reg_2283_pp0_iter6_reg;
reg   [0:0] sel_tmp_i_i_reg_2283_pp0_iter7_reg;
reg   [0:0] sel_tmp_i_i_reg_2283_pp0_iter8_reg;
reg   [0:0] sel_tmp_i_i_reg_2283_pp0_iter9_reg;
reg   [0:0] sel_tmp1_i_i_reg_2289;
reg   [0:0] sel_tmp1_i_i_reg_2289_pp0_iter3_reg;
reg   [0:0] sel_tmp1_i_i_reg_2289_pp0_iter4_reg;
reg   [0:0] sel_tmp1_i_i_reg_2289_pp0_iter5_reg;
reg   [0:0] sel_tmp1_i_i_reg_2289_pp0_iter6_reg;
reg   [0:0] sel_tmp1_i_i_reg_2289_pp0_iter7_reg;
reg   [0:0] sel_tmp1_i_i_reg_2289_pp0_iter8_reg;
reg   [0:0] sel_tmp1_i_i_reg_2289_pp0_iter9_reg;
wire   [0:0] or_cond1_i_i_fu_788_p2;
reg   [0:0] or_cond1_i_i_reg_2295;
reg   [0:0] or_cond1_i_i_reg_2295_pp0_iter3_reg;
reg   [0:0] or_cond1_i_i_reg_2295_pp0_iter4_reg;
reg   [0:0] or_cond1_i_i_reg_2295_pp0_iter5_reg;
reg   [0:0] or_cond1_i_i_reg_2295_pp0_iter6_reg;
reg   [0:0] or_cond1_i_i_reg_2295_pp0_iter7_reg;
reg   [0:0] or_cond1_i_i_reg_2295_pp0_iter8_reg;
reg   [0:0] or_cond1_i_i_reg_2295_pp0_iter9_reg;
wire   [0:0] or_cond3_i_i_fu_798_p2;
reg   [0:0] or_cond3_i_i_reg_2301;
reg   [0:0] or_cond3_i_i_reg_2301_pp0_iter3_reg;
reg   [0:0] or_cond3_i_i_reg_2301_pp0_iter4_reg;
reg   [0:0] or_cond3_i_i_reg_2301_pp0_iter5_reg;
reg   [0:0] or_cond3_i_i_reg_2301_pp0_iter6_reg;
reg   [0:0] or_cond3_i_i_reg_2301_pp0_iter7_reg;
reg   [0:0] or_cond3_i_i_reg_2301_pp0_iter8_reg;
reg   [0:0] or_cond3_i_i_reg_2301_pp0_iter9_reg;
wire   [0:0] or_cond4_i_i_fu_810_p2;
reg   [0:0] or_cond4_i_i_reg_2308;
reg   [0:0] or_cond4_i_i_reg_2308_pp0_iter3_reg;
reg   [0:0] or_cond4_i_i_reg_2308_pp0_iter4_reg;
reg   [0:0] or_cond4_i_i_reg_2308_pp0_iter5_reg;
reg   [0:0] or_cond4_i_i_reg_2308_pp0_iter6_reg;
reg   [0:0] or_cond4_i_i_reg_2308_pp0_iter7_reg;
reg   [0:0] or_cond4_i_i_reg_2308_pp0_iter8_reg;
reg   [0:0] or_cond4_i_i_reg_2308_pp0_iter9_reg;
wire   [15:0] tmp_13_cast_i_i_fu_1383_p1;
reg   [15:0] tmp_13_cast_i_i_reg_2317;
wire    ap_CS_fsm_state21;
wire   [11:0] rhs_V_1_i_i_fu_1387_p1;
reg   [11:0] rhs_V_1_i_i_reg_2322;
wire   [11:0] rhs_V_1_1_i_i_fu_1391_p1;
reg   [11:0] rhs_V_1_1_i_i_reg_2327;
wire   [11:0] rhs_V_1_2_i_i_fu_1395_p1;
reg   [11:0] rhs_V_1_2_i_i_reg_2332;
wire   [11:0] rhs_V_1_3_i_i_fu_1399_p1;
reg   [11:0] rhs_V_1_3_i_i_reg_2337;
wire   [11:0] rhs_V_1_4_i_i_fu_1403_p1;
reg   [11:0] rhs_V_1_4_i_i_reg_2342;
wire   [11:0] rhs_V_1_5_i_i_fu_1407_p1;
reg   [11:0] rhs_V_1_5_i_i_reg_2347;
wire   [11:0] rhs_V_1_6_i_i_fu_1411_p1;
reg   [11:0] rhs_V_1_6_i_i_reg_2352;
wire   [11:0] rhs_V_1_7_i_i_fu_1415_p1;
reg   [11:0] rhs_V_1_7_i_i_reg_2357;
wire   [15:0] v2_V_6_cast_i_i_fu_1425_p1;
reg   [15:0] v2_V_6_cast_i_i_reg_2362;
wire   [15:0] v2_V_5_cast_i_i_fu_1435_p1;
reg   [15:0] v2_V_5_cast_i_i_reg_2367;
wire   [15:0] v2_V_4_cast_i_i_fu_1445_p1;
reg   [15:0] v2_V_4_cast_i_i_reg_2372;
wire   [15:0] v2_V_3_cast_i_i_fu_1455_p1;
reg   [15:0] v2_V_3_cast_i_i_reg_2377;
wire   [15:0] v2_V_2_cast_i_i_fu_1465_p1;
reg   [15:0] v2_V_2_cast_i_i_reg_2382;
wire   [15:0] v2_V_1_cast_i_i_fu_1475_p1;
reg   [15:0] v2_V_1_cast_i_i_reg_2387;
wire   [15:0] v2_V_cast_i_i_fu_1485_p1;
reg   [15:0] v2_V_cast_i_i_reg_2392;
wire   [0:0] tmp_8_i_i_fu_1489_p2;
reg   [0:0] tmp_8_i_i_reg_2397;
wire    ap_block_state22_pp1_stage0_iter0;
reg    ap_block_state24_pp1_stage0_iter1;
wire    ap_block_state26_pp1_stage0_iter2;
wire    ap_block_state28_pp1_stage0_iter3;
wire    ap_block_state30_pp1_stage0_iter4;
wire    ap_block_state32_pp1_stage0_iter5;
wire    ap_block_state34_pp1_stage0_iter6;
wire    ap_block_state36_pp1_stage0_iter7;
wire    ap_block_state38_pp1_stage0_iter8;
wire    ap_block_state40_pp1_stage0_iter9;
wire    ap_block_state42_pp1_stage0_iter10;
reg    ap_block_state44_pp1_stage0_iter11;
reg    ap_block_pp1_stage0_11001;
wire   [5:0] data_num_fu_1495_p2;
reg   [5:0] data_num_reg_2401;
reg    ap_enable_reg_pp1_iter0;
reg   [5:0] data_num_reg_2401_pp1_iter1_reg;
reg   [5:0] data_num_reg_2401_pp1_iter2_reg;
reg   [5:0] data_num_reg_2401_pp1_iter3_reg;
reg   [5:0] data_num_reg_2401_pp1_iter4_reg;
reg   [5:0] data_num_reg_2401_pp1_iter5_reg;
reg   [5:0] data_num_reg_2401_pp1_iter6_reg;
reg   [5:0] data_num_reg_2401_pp1_iter7_reg;
reg   [5:0] data_num_reg_2401_pp1_iter8_reg;
reg   [5:0] data_num_reg_2401_pp1_iter9_reg;
reg   [5:0] data_num_reg_2401_pp1_iter10_reg;
wire   [5:0] tmp_3_fu_1501_p2;
reg   [5:0] tmp_3_reg_2414;
wire    ap_block_state23_pp1_stage1_iter0;
reg    ap_block_state25_pp1_stage1_iter1;
wire    ap_block_state27_pp1_stage1_iter2;
wire    ap_block_state29_pp1_stage1_iter3;
reg    ap_block_state31_pp1_stage1_iter4;
wire    ap_block_state33_pp1_stage1_iter5;
wire    ap_block_state35_pp1_stage1_iter6;
wire    ap_block_state37_pp1_stage1_iter7;
wire    ap_block_state39_pp1_stage1_iter8;
wire    ap_block_state41_pp1_stage1_iter9;
wire    ap_block_state43_pp1_stage1_iter10;
reg    ap_block_pp1_stage1_11001;
reg   [10:0] refpop_local_V_reg_2459;
reg   [10:0] andpop_local_V_i_i_reg_2464;
reg   [10:0] andpop_local_V_1_i_i_reg_2470;
reg   [10:0] andpop_local_V_2_i_i_reg_2476;
reg   [10:0] andpop_local_V_3_i_i_reg_2482;
reg   [10:0] andpop_local_V_4_i_i_reg_2488;
reg   [10:0] andpop_local_V_5_i_i_reg_2494;
reg   [10:0] andpop_local_V_6_i_i_reg_2500;
reg   [10:0] andpop_local_V_7_i_i_reg_2506;
wire   [0:0] tmp_7_i_i_fu_1575_p2;
reg   [0:0] tmp_7_i_i_reg_2512;
wire   [0:0] tmp_18_1_i_i_fu_1610_p2;
reg   [0:0] tmp_18_1_i_i_reg_2517;
wire   [0:0] tmp_18_2_i_i_fu_1645_p2;
reg   [0:0] tmp_18_2_i_i_reg_2522;
wire   [0:0] tmp_18_3_i_i_fu_1680_p2;
reg   [0:0] tmp_18_3_i_i_reg_2527;
wire   [0:0] tmp_18_4_i_i_fu_1715_p2;
reg   [0:0] tmp_18_4_i_i_reg_2532;
wire   [0:0] tmp_18_5_i_i_fu_1750_p2;
reg   [0:0] tmp_18_5_i_i_reg_2537;
wire   [0:0] tmp_18_6_i_i_fu_1785_p2;
reg   [0:0] tmp_18_6_i_i_reg_2542;
wire   [0:0] tmp_18_7_i_i_fu_1820_p2;
reg   [0:0] tmp_18_7_i_i_reg_2547;
wire   [21:0] result_local_0_V_fu_1832_p3;
reg   [21:0] result_local_0_V_reg_2552;
wire   [21:0] result_local_1_V_fu_1845_p3;
reg   [21:0] result_local_1_V_reg_2557;
wire   [21:0] result_local_2_V_fu_1858_p3;
reg   [21:0] result_local_2_V_reg_2562;
wire   [21:0] result_local_3_V_fu_1871_p3;
reg   [21:0] result_local_3_V_reg_2567;
wire   [21:0] result_local_4_V_fu_1884_p3;
reg   [21:0] result_local_4_V_reg_2572;
wire   [21:0] result_local_5_V_fu_1897_p3;
reg   [21:0] result_local_5_V_reg_2577;
wire   [21:0] result_local_6_V_fu_1910_p3;
reg   [21:0] result_local_6_V_reg_2582;
wire   [21:0] result_local_7_V_fu_1923_p3;
reg   [21:0] result_local_7_V_reg_2587;
wire   [0:0] tmp_15_i_i_fu_1930_p2;
wire   [0:0] tmp_21_1_i_i_fu_1936_p2;
wire   [0:0] tmp_21_2_i_i_fu_1942_p2;
wire   [0:0] tmp_21_3_i_i_fu_1948_p2;
wire   [0:0] tmp_21_4_i_i_fu_1954_p2;
wire   [0:0] tmp_21_5_i_i_fu_1960_p2;
wire   [0:0] tmp_21_6_i_i_fu_1966_p2;
wire   [0:0] tmp_21_7_i_i_fu_1972_p2;
wire    ap_CS_fsm_state9;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state10;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter10;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state22;
reg    ap_block_pp1_stage1_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
wire    grp_data_read_ref_fu_345_ap_start;
wire    grp_data_read_ref_fu_345_ap_done;
wire    grp_data_read_ref_fu_345_ap_idle;
wire    grp_data_read_ref_fu_345_ap_ready;
wire    grp_data_read_ref_fu_345_m_axi_input_V_AWVALID;
wire   [63:0] grp_data_read_ref_fu_345_m_axi_input_V_AWADDR;
wire   [0:0] grp_data_read_ref_fu_345_m_axi_input_V_AWID;
wire   [31:0] grp_data_read_ref_fu_345_m_axi_input_V_AWLEN;
wire   [2:0] grp_data_read_ref_fu_345_m_axi_input_V_AWSIZE;
wire   [1:0] grp_data_read_ref_fu_345_m_axi_input_V_AWBURST;
wire   [1:0] grp_data_read_ref_fu_345_m_axi_input_V_AWLOCK;
wire   [3:0] grp_data_read_ref_fu_345_m_axi_input_V_AWCACHE;
wire   [2:0] grp_data_read_ref_fu_345_m_axi_input_V_AWPROT;
wire   [3:0] grp_data_read_ref_fu_345_m_axi_input_V_AWQOS;
wire   [3:0] grp_data_read_ref_fu_345_m_axi_input_V_AWREGION;
wire   [0:0] grp_data_read_ref_fu_345_m_axi_input_V_AWUSER;
wire    grp_data_read_ref_fu_345_m_axi_input_V_WVALID;
wire   [511:0] grp_data_read_ref_fu_345_m_axi_input_V_WDATA;
wire   [63:0] grp_data_read_ref_fu_345_m_axi_input_V_WSTRB;
wire    grp_data_read_ref_fu_345_m_axi_input_V_WLAST;
wire   [0:0] grp_data_read_ref_fu_345_m_axi_input_V_WID;
wire   [0:0] grp_data_read_ref_fu_345_m_axi_input_V_WUSER;
wire    grp_data_read_ref_fu_345_m_axi_input_V_ARVALID;
wire   [63:0] grp_data_read_ref_fu_345_m_axi_input_V_ARADDR;
wire   [0:0] grp_data_read_ref_fu_345_m_axi_input_V_ARID;
wire   [31:0] grp_data_read_ref_fu_345_m_axi_input_V_ARLEN;
wire   [2:0] grp_data_read_ref_fu_345_m_axi_input_V_ARSIZE;
wire   [1:0] grp_data_read_ref_fu_345_m_axi_input_V_ARBURST;
wire   [1:0] grp_data_read_ref_fu_345_m_axi_input_V_ARLOCK;
wire   [3:0] grp_data_read_ref_fu_345_m_axi_input_V_ARCACHE;
wire   [2:0] grp_data_read_ref_fu_345_m_axi_input_V_ARPROT;
wire   [3:0] grp_data_read_ref_fu_345_m_axi_input_V_ARQOS;
wire   [3:0] grp_data_read_ref_fu_345_m_axi_input_V_ARREGION;
wire   [0:0] grp_data_read_ref_fu_345_m_axi_input_V_ARUSER;
wire    grp_data_read_ref_fu_345_m_axi_input_V_RREADY;
wire    grp_data_read_ref_fu_345_m_axi_input_V_BREADY;
reg    grp_data_read_ref_fu_345_ap_ce;
wire   [10:0] grp_data_read_ref_fu_345_ap_return_0;
wire   [10:0] grp_data_read_ref_fu_345_ap_return_1;
wire   [10:0] grp_data_read_ref_fu_345_ap_return_2;
wire   [10:0] grp_data_read_ref_fu_345_ap_return_3;
wire   [10:0] grp_data_read_ref_fu_345_ap_return_4;
wire   [10:0] grp_data_read_ref_fu_345_ap_return_5;
wire   [10:0] grp_data_read_ref_fu_345_ap_return_6;
wire   [10:0] grp_data_read_ref_fu_345_ap_return_7;
wire   [10:0] grp_data_read_ref_fu_345_ap_return_8;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call12;
wire    ap_block_state24_pp1_stage0_iter1_ignore_call12;
wire    ap_block_state26_pp1_stage0_iter2_ignore_call12;
wire    ap_block_state28_pp1_stage0_iter3_ignore_call12;
wire    ap_block_state30_pp1_stage0_iter4_ignore_call12;
wire    ap_block_state32_pp1_stage0_iter5_ignore_call12;
wire    ap_block_state34_pp1_stage0_iter6_ignore_call12;
wire    ap_block_state36_pp1_stage0_iter7_ignore_call12;
wire    ap_block_state38_pp1_stage0_iter8_ignore_call12;
wire    ap_block_state40_pp1_stage0_iter9_ignore_call12;
wire    ap_block_state42_pp1_stage0_iter10_ignore_call12;
reg    ap_block_state44_pp1_stage0_iter11_ignore_call12;
reg    ap_block_pp1_stage0_11001_ignoreCallOp364;
wire    ap_block_state23_pp1_stage1_iter0_ignore_call12;
wire    ap_block_state25_pp1_stage1_iter1_ignore_call12;
wire    ap_block_state27_pp1_stage1_iter2_ignore_call12;
wire    ap_block_state29_pp1_stage1_iter3_ignore_call12;
wire    ap_block_state31_pp1_stage1_iter4_ignore_call12;
wire    ap_block_state33_pp1_stage1_iter5_ignore_call12;
wire    ap_block_state35_pp1_stage1_iter6_ignore_call12;
wire    ap_block_state37_pp1_stage1_iter7_ignore_call12;
wire    ap_block_state39_pp1_stage1_iter8_ignore_call12;
wire    ap_block_state41_pp1_stage1_iter9_ignore_call12;
wire    ap_block_state43_pp1_stage1_iter10_ignore_call12;
wire    ap_block_pp1_stage1_11001_ignoreCallOp363;
reg    grp_popcnt_fu_361_ap_ce;
wire    ap_block_state10_pp0_stage0_iter0_ignore_call31;
reg    ap_block_state11_pp0_stage0_iter1_ignore_call31;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call31;
wire    ap_block_state13_pp0_stage0_iter3_ignore_call31;
wire    ap_block_state14_pp0_stage0_iter4_ignore_call31;
wire    ap_block_state15_pp0_stage0_iter5_ignore_call31;
wire    ap_block_state16_pp0_stage0_iter6_ignore_call31;
wire    ap_block_state17_pp0_stage0_iter7_ignore_call31;
wire    ap_block_state18_pp0_stage0_iter8_ignore_call31;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call31;
wire    ap_block_state20_pp0_stage0_iter10_ignore_call31;
reg    ap_block_pp0_stage0_11001_ignoreCallOp182;
reg   [2:0] cmpr_chunk_num_assign_i_i_reg_312;
wire    ap_CS_fsm_state45;
reg   [5:0] ap_phi_mux_data_num_assign_i_i_phi_fu_338_p4;
reg    grp_data_read_ref_fu_345_ap_start_reg;
wire   [63:0] sum_cast_i_i_fu_510_p1;
reg    ap_reg_ioackin_m_axi_input_V_ARREADY;
reg    ap_block_pp1_stage0_01001;
reg   [1023:0] cmpr_local_7_V_fu_160;
wire   [1023:0] cmpr_local_7_V_27_fu_709_p3;
wire   [1023:0] cmpr_local_7_V_17_fu_948_p3;
reg   [1023:0] cmpr_local_7_V_1_fu_164;
wire   [1023:0] cmpr_local_7_V_26_fu_702_p3;
wire   [1023:0] cmpr_local_7_V_16_fu_941_p3;
reg   [1023:0] cmpr_local_7_V_2_fu_168;
wire   [1023:0] cmpr_local_7_V_24_fu_687_p3;
wire   [1023:0] cmpr_local_7_V_14_fu_926_p3;
reg   [1023:0] cmpr_local_7_V_3_fu_172;
wire   [1023:0] cmpr_local_7_V_23_fu_671_p3;
wire   [1023:0] cmpr_local_7_V_13_fu_910_p3;
reg   [1023:0] cmpr_local_7_V_4_fu_176;
wire   [1023:0] cmpr_local_7_V_22_fu_647_p3;
wire   [1023:0] cmpr_local_7_V_12_fu_886_p3;
reg   [1023:0] cmpr_local_7_V_5_fu_180;
wire   [1023:0] cmpr_local_7_V_21_fu_632_p3;
wire   [1023:0] cmpr_local_7_V_11_fu_871_p3;
reg   [1023:0] cmpr_local_7_V_6_fu_184;
wire   [1023:0] cmpr_local_7_V_20_fu_609_p3;
wire   [1023:0] cmpr_local_7_V_10_fu_848_p3;
reg   [1023:0] cmpr_local_7_V_7_fu_188;
wire   [1023:0] cmpr_local_7_V_19_fu_585_p3;
wire   [1023:0] cmpr_local_7_V_9_fu_824_p3;
reg   [10:0] cmprpop_local_7_V_fu_192;
wire   [10:0] cmprpop_local_7_V_27_fu_1125_p3;
wire   [10:0] cmprpop_local_7_V_17_fu_1329_p3;
reg   [10:0] cmprpop_local_7_V_1_fu_196;
wire   [10:0] cmprpop_local_7_V_26_fu_1118_p3;
wire   [10:0] cmprpop_local_7_V_16_fu_1322_p3;
reg   [10:0] cmprpop_local_7_V_2_fu_200;
wire   [10:0] cmprpop_local_7_V_24_fu_1104_p3;
wire   [10:0] cmprpop_local_7_V_14_fu_1308_p3;
reg   [10:0] cmprpop_local_7_V_3_fu_204;
wire   [10:0] cmprpop_local_7_V_23_fu_1090_p3;
wire   [10:0] cmprpop_local_7_V_13_fu_1294_p3;
reg   [10:0] cmprpop_local_7_V_4_fu_208;
wire   [10:0] cmprpop_local_7_V_22_fu_1069_p3;
wire   [10:0] cmprpop_local_7_V_12_fu_1273_p3;
reg   [10:0] cmprpop_local_7_V_5_fu_212;
wire   [10:0] cmprpop_local_7_V_21_fu_1055_p3;
wire   [10:0] cmprpop_local_7_V_11_fu_1259_p3;
reg   [10:0] cmprpop_local_7_V_6_fu_216;
wire   [10:0] cmprpop_local_7_V_20_fu_1034_p3;
wire   [10:0] cmprpop_local_7_V_10_fu_1238_p3;
reg   [10:0] cmprpop_local_7_V_7_fu_220;
wire   [10:0] cmprpop_local_7_V_19_fu_1013_p3;
wire   [10:0] cmprpop_local_7_V_9_fu_1217_p3;
wire   [6:0] tmp_2_i_i_fu_491_p4;
wire   [58:0] tmp_11_cast_i_i_fu_501_p1;
wire   [0:0] grp_fu_423_p2;
wire   [1023:0] cmpr_local_7_V_28_fu_546_p1;
wire   [0:0] or_cond5_i_i_fu_553_p2;
wire   [1023:0] newSel20_i_i_fu_563_p3;
wire   [1023:0] newSel21_i_i_fu_577_p3;
wire   [1023:0] newSel22_i_i_fu_593_p3;
wire   [1023:0] newSel23_i_i_fu_601_p3;
wire   [1023:0] newSel24_i_i_fu_617_p3;
wire   [1023:0] newSel25_i_i_fu_624_p3;
wire   [1023:0] newSel26_i_i_fu_640_p3;
wire   [1023:0] newSel27_i_i_fu_655_p3;
wire   [1023:0] newSel28_i_i_fu_663_p3;
wire   [1023:0] newSel29_i_i_fu_679_p3;
wire   [1023:0] cmpr_local_7_V_25_fu_695_p3;
wire   [1023:0] p_Val2_s_fu_756_p10;
wire   [511:0] data_local_temp_V_fu_777_p1;
wire   [1023:0] p_Result_s_fu_781_p3;
wire   [0:0] or_cond2_i_i_fu_792_p2;
wire   [1023:0] newSel_i_i_fu_802_p3;
wire   [1023:0] newSel1_i_i_fu_816_p3;
wire   [1023:0] newSel3_i_i_fu_832_p3;
wire   [1023:0] newSel4_i_i_fu_840_p3;
wire   [1023:0] newSel6_i_i_fu_856_p3;
wire   [1023:0] newSel7_i_i_fu_863_p3;
wire   [1023:0] newSel9_i_i_fu_879_p3;
wire   [1023:0] newSel2_i_i_fu_894_p3;
wire   [1023:0] newSel5_i_i_fu_902_p3;
wire   [1023:0] newSel8_i_i_fu_918_p3;
wire   [1023:0] cmpr_local_7_V_15_fu_934_p3;
wire   [10:0] cmprpop_local_7_V_28_fu_995_p1;
wire   [10:0] newSel30_i_i_fu_999_p3;
wire   [10:0] newSel31_i_i_fu_1006_p3;
wire   [10:0] newSel32_i_i_fu_1020_p3;
wire   [10:0] newSel33_i_i_fu_1027_p3;
wire   [10:0] newSel34_i_i_fu_1041_p3;
wire   [10:0] newSel35_i_i_fu_1048_p3;
wire   [10:0] newSel36_i_i_fu_1062_p3;
wire   [10:0] newSel37_i_i_fu_1076_p3;
wire   [10:0] newSel38_i_i_fu_1083_p3;
wire   [10:0] newSel39_i_i_fu_1097_p3;
wire   [10:0] cmprpop_local_7_V_25_fu_1111_p3;
wire   [10:0] tmp_13_i_i_fu_1172_p10;
wire   [10:0] cmprpop_local_0_V_4_trunc_ext_i_i_fu_1193_p1;
wire   [10:0] cmprpop_local_7_V_29_fu_1197_p2;
wire   [10:0] newSel10_i_i_fu_1203_p3;
wire   [10:0] newSel11_i_i_fu_1210_p3;
wire   [10:0] newSel12_i_i_fu_1224_p3;
wire   [10:0] newSel13_i_i_fu_1231_p3;
wire   [10:0] newSel14_i_i_fu_1245_p3;
wire   [10:0] newSel15_i_i_fu_1252_p3;
wire   [10:0] newSel16_i_i_fu_1266_p3;
wire   [10:0] newSel17_i_i_fu_1280_p3;
wire   [10:0] newSel18_i_i_fu_1287_p3;
wire   [10:0] newSel19_i_i_fu_1301_p3;
wire   [10:0] cmprpop_local_7_V_15_fu_1315_p3;
wire   [4:0] tmp_3_i_i_fu_1376_p3;
wire   [4:0] v2_V_6_i_i_fu_1419_p2;
wire   [4:0] v2_V_5_i_i_fu_1429_p2;
wire   [4:0] v2_V_4_i_i_fu_1439_p2;
wire   [4:0] v2_V_3_i_i_fu_1449_p2;
wire   [4:0] v2_V_2_i_i_fu_1459_p2;
wire   [4:0] v2_V_1_i_i_fu_1469_p2;
wire   [4:0] v2_V_i_i_fu_1479_p2;
wire   [11:0] ret_V_1_i_i_fu_1543_p3;
wire   [11:0] lhs_V_i_i_fu_1554_p1;
wire   [11:0] ret_V_2_i_i_fu_1557_p2;
wire   [12:0] lhs_V_1_i_i_fu_1562_p1;
wire   [12:0] rhs_V_2_i_i_fu_1566_p1;
wire   [12:0] ret_V_1_cast_i_i_fu_1550_p1;
wire   [12:0] ret_V_3_i_i_fu_1569_p2;
wire   [11:0] ret_V_1_1_i_i_fu_1581_p3;
wire   [11:0] ret_V_2_1_i_i_fu_1592_p2;
wire   [12:0] lhs_V_1_1_i_i_fu_1597_p1;
wire   [12:0] rhs_V_2_1_i_i_fu_1601_p1;
wire   [12:0] ret_V_1_1_cast_i_i_fu_1588_p1;
wire   [12:0] ret_V_3_1_i_i_fu_1604_p2;
wire   [11:0] ret_V_1_2_i_i_fu_1616_p3;
wire   [11:0] ret_V_2_2_i_i_fu_1627_p2;
wire   [12:0] lhs_V_1_2_i_i_fu_1632_p1;
wire   [12:0] rhs_V_2_2_i_i_fu_1636_p1;
wire   [12:0] ret_V_1_2_cast_i_i_fu_1623_p1;
wire   [12:0] ret_V_3_2_i_i_fu_1639_p2;
wire   [11:0] ret_V_1_3_i_i_fu_1651_p3;
wire   [11:0] ret_V_2_3_i_i_fu_1662_p2;
wire   [12:0] lhs_V_1_3_i_i_fu_1667_p1;
wire   [12:0] rhs_V_2_3_i_i_fu_1671_p1;
wire   [12:0] ret_V_1_3_cast_i_i_fu_1658_p1;
wire   [12:0] ret_V_3_3_i_i_fu_1674_p2;
wire   [11:0] ret_V_1_4_i_i_fu_1686_p3;
wire   [11:0] ret_V_2_4_i_i_fu_1697_p2;
wire   [12:0] lhs_V_1_4_i_i_fu_1702_p1;
wire   [12:0] rhs_V_2_4_i_i_fu_1706_p1;
wire   [12:0] ret_V_1_4_cast_i_i_fu_1693_p1;
wire   [12:0] ret_V_3_4_i_i_fu_1709_p2;
wire   [11:0] ret_V_1_5_i_i_fu_1721_p3;
wire   [11:0] ret_V_2_5_i_i_fu_1732_p2;
wire   [12:0] lhs_V_1_5_i_i_fu_1737_p1;
wire   [12:0] rhs_V_2_5_i_i_fu_1741_p1;
wire   [12:0] ret_V_1_5_cast_i_i_fu_1728_p1;
wire   [12:0] ret_V_3_5_i_i_fu_1744_p2;
wire   [11:0] ret_V_1_6_i_i_fu_1756_p3;
wire   [11:0] ret_V_2_6_i_i_fu_1767_p2;
wire   [12:0] lhs_V_1_6_i_i_fu_1772_p1;
wire   [12:0] rhs_V_2_6_i_i_fu_1776_p1;
wire   [12:0] ret_V_1_6_cast_i_i_fu_1763_p1;
wire   [12:0] ret_V_3_6_i_i_fu_1779_p2;
wire   [11:0] ret_V_1_7_i_i_fu_1791_p3;
wire   [11:0] ret_V_2_7_i_i_fu_1802_p2;
wire   [12:0] lhs_V_1_7_i_i_fu_1807_p1;
wire   [12:0] rhs_V_2_7_i_i_fu_1811_p1;
wire   [12:0] ret_V_1_7_cast_i_i_fu_1798_p1;
wire   [12:0] ret_V_3_7_i_i_fu_1814_p2;
wire   [21:0] tmp_17_i_i_fu_1826_p3;
wire   [21:0] tmp_18_i_i_fu_1839_p3;
wire   [21:0] tmp_19_i_i_fu_1852_p3;
wire   [21:0] tmp_20_i_i_fu_1865_p3;
wire   [21:0] tmp_21_i_i_fu_1878_p3;
wire   [21:0] tmp_22_i_i_fu_1891_p3;
wire   [21:0] tmp_23_i_i_fu_1904_p3;
wire   [21:0] tmp_24_i_i_fu_1917_p3;
reg   [13:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 grp_data_read_ref_fu_345_ap_start_reg = 1'b0;
#0 ap_reg_ioackin_m_axi_input_V_ARREADY = 1'b0;
end

data_read_ref grp_data_read_ref_fu_345(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_data_read_ref_fu_345_ap_start),
    .ap_done(grp_data_read_ref_fu_345_ap_done),
    .ap_idle(grp_data_read_ref_fu_345_ap_idle),
    .ap_ready(grp_data_read_ref_fu_345_ap_ready),
    .m_axi_input_V_AWVALID(grp_data_read_ref_fu_345_m_axi_input_V_AWVALID),
    .m_axi_input_V_AWREADY(1'b0),
    .m_axi_input_V_AWADDR(grp_data_read_ref_fu_345_m_axi_input_V_AWADDR),
    .m_axi_input_V_AWID(grp_data_read_ref_fu_345_m_axi_input_V_AWID),
    .m_axi_input_V_AWLEN(grp_data_read_ref_fu_345_m_axi_input_V_AWLEN),
    .m_axi_input_V_AWSIZE(grp_data_read_ref_fu_345_m_axi_input_V_AWSIZE),
    .m_axi_input_V_AWBURST(grp_data_read_ref_fu_345_m_axi_input_V_AWBURST),
    .m_axi_input_V_AWLOCK(grp_data_read_ref_fu_345_m_axi_input_V_AWLOCK),
    .m_axi_input_V_AWCACHE(grp_data_read_ref_fu_345_m_axi_input_V_AWCACHE),
    .m_axi_input_V_AWPROT(grp_data_read_ref_fu_345_m_axi_input_V_AWPROT),
    .m_axi_input_V_AWQOS(grp_data_read_ref_fu_345_m_axi_input_V_AWQOS),
    .m_axi_input_V_AWREGION(grp_data_read_ref_fu_345_m_axi_input_V_AWREGION),
    .m_axi_input_V_AWUSER(grp_data_read_ref_fu_345_m_axi_input_V_AWUSER),
    .m_axi_input_V_WVALID(grp_data_read_ref_fu_345_m_axi_input_V_WVALID),
    .m_axi_input_V_WREADY(1'b0),
    .m_axi_input_V_WDATA(grp_data_read_ref_fu_345_m_axi_input_V_WDATA),
    .m_axi_input_V_WSTRB(grp_data_read_ref_fu_345_m_axi_input_V_WSTRB),
    .m_axi_input_V_WLAST(grp_data_read_ref_fu_345_m_axi_input_V_WLAST),
    .m_axi_input_V_WID(grp_data_read_ref_fu_345_m_axi_input_V_WID),
    .m_axi_input_V_WUSER(grp_data_read_ref_fu_345_m_axi_input_V_WUSER),
    .m_axi_input_V_ARVALID(grp_data_read_ref_fu_345_m_axi_input_V_ARVALID),
    .m_axi_input_V_ARREADY(m_axi_input_V_ARREADY),
    .m_axi_input_V_ARADDR(grp_data_read_ref_fu_345_m_axi_input_V_ARADDR),
    .m_axi_input_V_ARID(grp_data_read_ref_fu_345_m_axi_input_V_ARID),
    .m_axi_input_V_ARLEN(grp_data_read_ref_fu_345_m_axi_input_V_ARLEN),
    .m_axi_input_V_ARSIZE(grp_data_read_ref_fu_345_m_axi_input_V_ARSIZE),
    .m_axi_input_V_ARBURST(grp_data_read_ref_fu_345_m_axi_input_V_ARBURST),
    .m_axi_input_V_ARLOCK(grp_data_read_ref_fu_345_m_axi_input_V_ARLOCK),
    .m_axi_input_V_ARCACHE(grp_data_read_ref_fu_345_m_axi_input_V_ARCACHE),
    .m_axi_input_V_ARPROT(grp_data_read_ref_fu_345_m_axi_input_V_ARPROT),
    .m_axi_input_V_ARQOS(grp_data_read_ref_fu_345_m_axi_input_V_ARQOS),
    .m_axi_input_V_ARREGION(grp_data_read_ref_fu_345_m_axi_input_V_ARREGION),
    .m_axi_input_V_ARUSER(grp_data_read_ref_fu_345_m_axi_input_V_ARUSER),
    .m_axi_input_V_RVALID(m_axi_input_V_RVALID),
    .m_axi_input_V_RREADY(grp_data_read_ref_fu_345_m_axi_input_V_RREADY),
    .m_axi_input_V_RDATA(m_axi_input_V_RDATA),
    .m_axi_input_V_RLAST(m_axi_input_V_RLAST),
    .m_axi_input_V_RID(m_axi_input_V_RID),
    .m_axi_input_V_RUSER(m_axi_input_V_RUSER),
    .m_axi_input_V_RRESP(m_axi_input_V_RRESP),
    .m_axi_input_V_BVALID(1'b0),
    .m_axi_input_V_BREADY(grp_data_read_ref_fu_345_m_axi_input_V_BREADY),
    .m_axi_input_V_BRESP(2'd0),
    .m_axi_input_V_BID(1'd0),
    .m_axi_input_V_BUSER(1'd0),
    .ap_ce(grp_data_read_ref_fu_345_ap_ce),
    .input_V_offset(input_V_offset1_i_i_reg_2122),
    .input_V_offset1(tmp_3_reg_2414),
    .cmpr_local_0_V_read(cmpr_local_7_V_fu_160),
    .cmpr_local_1_V_read(cmpr_local_7_V_1_fu_164),
    .cmpr_local_2_V_read(cmpr_local_7_V_2_fu_168),
    .cmpr_local_3_V_read(cmpr_local_7_V_3_fu_172),
    .cmpr_local_4_V_read(cmpr_local_7_V_4_fu_176),
    .cmpr_local_5_V_read(cmpr_local_7_V_5_fu_180),
    .cmpr_local_6_V_read(cmpr_local_7_V_6_fu_184),
    .cmpr_local_7_V_read(cmpr_local_7_V_7_fu_188),
    .ap_return_0(grp_data_read_ref_fu_345_ap_return_0),
    .ap_return_1(grp_data_read_ref_fu_345_ap_return_1),
    .ap_return_2(grp_data_read_ref_fu_345_ap_return_2),
    .ap_return_3(grp_data_read_ref_fu_345_ap_return_3),
    .ap_return_4(grp_data_read_ref_fu_345_ap_return_4),
    .ap_return_5(grp_data_read_ref_fu_345_ap_return_5),
    .ap_return_6(grp_data_read_ref_fu_345_ap_return_6),
    .ap_return_7(grp_data_read_ref_fu_345_ap_return_7),
    .ap_return_8(grp_data_read_ref_fu_345_ap_return_8),
    .input_V_blk_n_AR(grp_data_read_ref_fu_345_input_V_blk_n_AR),
    .input_V_blk_n_R(grp_data_read_ref_fu_345_input_V_blk_n_R)
);

popcnt grp_popcnt_fu_361(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_V(temp_input_V_reg_2182),
    .ap_return(grp_popcnt_fu_361_ap_return),
    .ap_ce(grp_popcnt_fu_361_ap_ce)
);

hier_func_mux_83_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 1024 ))
hier_func_mux_83_1024_1_1_U13(
    .din0(cmpr_local_7_V_fu_160),
    .din1(cmpr_local_7_V_1_fu_164),
    .din2(cmpr_local_7_V_2_fu_168),
    .din3(cmpr_local_7_V_3_fu_172),
    .din4(cmpr_local_7_V_4_fu_176),
    .din5(cmpr_local_7_V_5_fu_180),
    .din6(cmpr_local_7_V_6_fu_184),
    .din7(cmpr_local_7_V_7_fu_188),
    .din8(num_i_i_reg_2169_pp0_iter1_reg),
    .dout(p_Val2_s_fu_756_p10)
);

hier_func_mux_83_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
hier_func_mux_83_11_1_1_U14(
    .din0(cmprpop_local_7_V_fu_192),
    .din1(cmprpop_local_7_V_1_fu_196),
    .din2(cmprpop_local_7_V_2_fu_200),
    .din3(cmprpop_local_7_V_3_fu_204),
    .din4(cmprpop_local_7_V_4_fu_208),
    .din5(cmprpop_local_7_V_5_fu_212),
    .din6(cmprpop_local_7_V_6_fu_216),
    .din7(cmprpop_local_7_V_7_fu_220),
    .din8(num_i_i_reg_2169_pp0_iter9_reg),
    .dout(tmp_13_i_i_fu_1172_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((tmp_i_i_fu_475_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state10)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state10);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state22) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end else if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_enable_reg_pp1_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_input_V_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            if ((ap_sig_ioackin_m_axi_input_V_ARREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_input_V_ARREADY <= 1'b0;
            end else if ((m_axi_input_V_ARREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_input_V_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_data_read_ref_fu_345_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_8_i_i_fu_1489_p2 == 1'd0))) begin
            grp_data_read_ref_fu_345_ap_start_reg <= 1'b1;
        end else if ((grp_data_read_ref_fu_345_ap_ready == 1'b1)) begin
            grp_data_read_ref_fu_345_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        cmpr_chunk_num_assign_i_i_reg_312 <= cmpr_chunk_num_reg_2135;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (output_V_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_chunk_num_assign_i_i_reg_312 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_7_V_1_fu_164 <= cmpr_local_7_V_16_fu_941_p3;
        end else if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_7_V_1_fu_164 <= cmpr_local_7_V_26_fu_702_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_7_V_2_fu_168 <= cmpr_local_7_V_14_fu_926_p3;
        end else if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_7_V_2_fu_168 <= cmpr_local_7_V_24_fu_687_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_7_V_3_fu_172 <= cmpr_local_7_V_13_fu_910_p3;
        end else if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_7_V_3_fu_172 <= cmpr_local_7_V_23_fu_671_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_7_V_4_fu_176 <= cmpr_local_7_V_12_fu_886_p3;
        end else if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_7_V_4_fu_176 <= cmpr_local_7_V_22_fu_647_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_7_V_5_fu_180 <= cmpr_local_7_V_11_fu_871_p3;
        end else if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_7_V_5_fu_180 <= cmpr_local_7_V_21_fu_632_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_7_V_6_fu_184 <= cmpr_local_7_V_10_fu_848_p3;
        end else if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_7_V_6_fu_184 <= cmpr_local_7_V_20_fu_609_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_7_V_7_fu_188 <= cmpr_local_7_V_9_fu_824_p3;
        end else if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_7_V_7_fu_188 <= cmpr_local_7_V_19_fu_585_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_7_V_fu_160 <= cmpr_local_7_V_17_fu_948_p3;
        end else if ((tmp_1_reg_2165_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_7_V_fu_160 <= cmpr_local_7_V_27_fu_709_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd1)) begin
            cmprpop_local_7_V_1_fu_196 <= cmprpop_local_7_V_16_fu_1322_p3;
        end else if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd0)) begin
            cmprpop_local_7_V_1_fu_196 <= cmprpop_local_7_V_26_fu_1118_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd1)) begin
            cmprpop_local_7_V_2_fu_200 <= cmprpop_local_7_V_14_fu_1308_p3;
        end else if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd0)) begin
            cmprpop_local_7_V_2_fu_200 <= cmprpop_local_7_V_24_fu_1104_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd1)) begin
            cmprpop_local_7_V_3_fu_204 <= cmprpop_local_7_V_13_fu_1294_p3;
        end else if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd0)) begin
            cmprpop_local_7_V_3_fu_204 <= cmprpop_local_7_V_23_fu_1090_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd1)) begin
            cmprpop_local_7_V_4_fu_208 <= cmprpop_local_7_V_12_fu_1273_p3;
        end else if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd0)) begin
            cmprpop_local_7_V_4_fu_208 <= cmprpop_local_7_V_22_fu_1069_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd1)) begin
            cmprpop_local_7_V_5_fu_212 <= cmprpop_local_7_V_11_fu_1259_p3;
        end else if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd0)) begin
            cmprpop_local_7_V_5_fu_212 <= cmprpop_local_7_V_21_fu_1055_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd1)) begin
            cmprpop_local_7_V_6_fu_216 <= cmprpop_local_7_V_10_fu_1238_p3;
        end else if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd0)) begin
            cmprpop_local_7_V_6_fu_216 <= cmprpop_local_7_V_20_fu_1034_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd1)) begin
            cmprpop_local_7_V_7_fu_220 <= cmprpop_local_7_V_9_fu_1217_p3;
        end else if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd0)) begin
            cmprpop_local_7_V_7_fu_220 <= cmprpop_local_7_V_19_fu_1013_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd1)) begin
            cmprpop_local_7_V_fu_192 <= cmprpop_local_7_V_17_fu_1329_p3;
        end else if ((tmp_1_reg_2165_pp0_iter9_reg == 1'd0)) begin
            cmprpop_local_7_V_fu_192 <= cmprpop_local_7_V_27_fu_1125_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        data_num_assign_i_i_reg_334 <= 6'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_8_i_i_reg_2397 == 1'd0))) begin
        data_num_assign_i_i_reg_334 <= data_num_reg_2401;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_i_i_fu_520_p2 == 1'd0))) begin
        data_part_num_0_i_i_i_reg_323 <= data_part_num_fu_526_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_part_num_0_i_i_i_reg_323 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        andpop_local_V_1_i_i_reg_2470 <= grp_data_read_ref_fu_345_ap_return_2;
        andpop_local_V_2_i_i_reg_2476 <= grp_data_read_ref_fu_345_ap_return_3;
        andpop_local_V_3_i_i_reg_2482 <= grp_data_read_ref_fu_345_ap_return_4;
        andpop_local_V_4_i_i_reg_2488 <= grp_data_read_ref_fu_345_ap_return_5;
        andpop_local_V_5_i_i_reg_2494 <= grp_data_read_ref_fu_345_ap_return_6;
        andpop_local_V_6_i_i_reg_2500 <= grp_data_read_ref_fu_345_ap_return_7;
        andpop_local_V_7_i_i_reg_2506 <= grp_data_read_ref_fu_345_ap_return_8;
        andpop_local_V_i_i_reg_2464 <= grp_data_read_ref_fu_345_ap_return_1;
        refpop_local_V_reg_2459 <= grp_data_read_ref_fu_345_ap_return_0;
        result_local_0_V_reg_2552[4 : 3] <= result_local_0_V_fu_1832_p3[4 : 3];
result_local_0_V_reg_2552[21 : 16] <= result_local_0_V_fu_1832_p3[21 : 16];
        result_local_1_V_reg_2557[0] <= result_local_1_V_fu_1845_p3[0];
result_local_1_V_reg_2557[4 : 3] <= result_local_1_V_fu_1845_p3[4 : 3];
result_local_1_V_reg_2557[21 : 16] <= result_local_1_V_fu_1845_p3[21 : 16];
        result_local_2_V_reg_2562[1] <= result_local_2_V_fu_1858_p3[1];
result_local_2_V_reg_2562[4 : 3] <= result_local_2_V_fu_1858_p3[4 : 3];
result_local_2_V_reg_2562[21 : 16] <= result_local_2_V_fu_1858_p3[21 : 16];
        result_local_3_V_reg_2567[1 : 0] <= result_local_3_V_fu_1871_p3[1 : 0];
result_local_3_V_reg_2567[4 : 3] <= result_local_3_V_fu_1871_p3[4 : 3];
result_local_3_V_reg_2567[21 : 16] <= result_local_3_V_fu_1871_p3[21 : 16];
        result_local_4_V_reg_2572[4 : 2] <= result_local_4_V_fu_1884_p3[4 : 2];
result_local_4_V_reg_2572[21 : 16] <= result_local_4_V_fu_1884_p3[21 : 16];
        result_local_5_V_reg_2577[0] <= result_local_5_V_fu_1897_p3[0];
result_local_5_V_reg_2577[4 : 2] <= result_local_5_V_fu_1897_p3[4 : 2];
result_local_5_V_reg_2577[21 : 16] <= result_local_5_V_fu_1897_p3[21 : 16];
        result_local_6_V_reg_2582[4 : 1] <= result_local_6_V_fu_1910_p3[4 : 1];
result_local_6_V_reg_2582[21 : 16] <= result_local_6_V_fu_1910_p3[21 : 16];
        result_local_7_V_reg_2587[4 : 0] <= result_local_7_V_fu_1923_p3[4 : 0];
result_local_7_V_reg_2587[21 : 16] <= result_local_7_V_fu_1923_p3[21 : 16];
        tmp_15_i_i_reg_2592 <= tmp_15_i_i_fu_1930_p2;
        tmp_21_1_i_i_reg_2596 <= tmp_21_1_i_i_fu_1936_p2;
        tmp_21_2_i_i_reg_2600 <= tmp_21_2_i_i_fu_1942_p2;
        tmp_21_3_i_i_reg_2604 <= tmp_21_3_i_i_fu_1948_p2;
        tmp_21_4_i_i_reg_2608 <= tmp_21_4_i_i_fu_1954_p2;
        tmp_21_5_i_i_reg_2612 <= tmp_21_5_i_i_fu_1960_p2;
        tmp_21_6_i_i_reg_2616 <= tmp_21_6_i_i_fu_1966_p2;
        tmp_21_7_i_i_reg_2620 <= tmp_21_7_i_i_fu_1972_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cmpr_chunk_num_reg_2135 <= cmpr_chunk_num_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_num_reg_2401 <= data_num_fu_1495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_num_reg_2401_pp1_iter10_reg <= data_num_reg_2401_pp1_iter9_reg;
        data_num_reg_2401_pp1_iter1_reg <= data_num_reg_2401;
        data_num_reg_2401_pp1_iter2_reg <= data_num_reg_2401_pp1_iter1_reg;
        data_num_reg_2401_pp1_iter3_reg <= data_num_reg_2401_pp1_iter2_reg;
        data_num_reg_2401_pp1_iter4_reg <= data_num_reg_2401_pp1_iter3_reg;
        data_num_reg_2401_pp1_iter5_reg <= data_num_reg_2401_pp1_iter4_reg;
        data_num_reg_2401_pp1_iter6_reg <= data_num_reg_2401_pp1_iter5_reg;
        data_num_reg_2401_pp1_iter7_reg <= data_num_reg_2401_pp1_iter6_reg;
        data_num_reg_2401_pp1_iter8_reg <= data_num_reg_2401_pp1_iter7_reg;
        data_num_reg_2401_pp1_iter9_reg <= data_num_reg_2401_pp1_iter8_reg;
        tmp_18_1_i_i_reg_2517 <= tmp_18_1_i_i_fu_1610_p2;
        tmp_18_2_i_i_reg_2522 <= tmp_18_2_i_i_fu_1645_p2;
        tmp_18_3_i_i_reg_2527 <= tmp_18_3_i_i_fu_1680_p2;
        tmp_18_4_i_i_reg_2532 <= tmp_18_4_i_i_fu_1715_p2;
        tmp_18_5_i_i_reg_2537 <= tmp_18_5_i_i_fu_1750_p2;
        tmp_18_6_i_i_reg_2542 <= tmp_18_6_i_i_fu_1785_p2;
        tmp_18_7_i_i_reg_2547 <= tmp_18_7_i_i_fu_1820_p2;
        tmp_7_i_i_reg_2512 <= tmp_7_i_i_fu_1575_p2;
        tmp_8_i_i_reg_2397 <= tmp_8_i_i_fu_1489_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (output_V_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        input_V_offset1_i_i_reg_2122 <= {{input_V_offset[63:6]}};
        tmp_1_cast_i_i_reg_2127[57 : 0] <= tmp_1_cast_i_i_fu_471_p1[57 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_i_i_fu_520_p2 == 1'd0))) begin
        num_i_i_reg_2169 <= {{data_part_num_0_i_i_i_reg_323[3:1]}};
        tmp_1_reg_2165 <= tmp_1_fu_532_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        num_i_i_reg_2169_pp0_iter1_reg <= num_i_i_reg_2169;
        temp_input_V_reg_2182 <= m_axi_input_V_RDATA;
        tmp_1_reg_2165_pp0_iter1_reg <= tmp_1_reg_2165;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        num_i_i_reg_2169_pp0_iter2_reg <= num_i_i_reg_2169_pp0_iter1_reg;
        num_i_i_reg_2169_pp0_iter3_reg <= num_i_i_reg_2169_pp0_iter2_reg;
        num_i_i_reg_2169_pp0_iter4_reg <= num_i_i_reg_2169_pp0_iter3_reg;
        num_i_i_reg_2169_pp0_iter5_reg <= num_i_i_reg_2169_pp0_iter4_reg;
        num_i_i_reg_2169_pp0_iter6_reg <= num_i_i_reg_2169_pp0_iter5_reg;
        num_i_i_reg_2169_pp0_iter7_reg <= num_i_i_reg_2169_pp0_iter6_reg;
        num_i_i_reg_2169_pp0_iter8_reg <= num_i_i_reg_2169_pp0_iter7_reg;
        num_i_i_reg_2169_pp0_iter9_reg <= num_i_i_reg_2169_pp0_iter8_reg;
        or_cond1_i_i_reg_2295_pp0_iter3_reg <= or_cond1_i_i_reg_2295;
        or_cond1_i_i_reg_2295_pp0_iter4_reg <= or_cond1_i_i_reg_2295_pp0_iter3_reg;
        or_cond1_i_i_reg_2295_pp0_iter5_reg <= or_cond1_i_i_reg_2295_pp0_iter4_reg;
        or_cond1_i_i_reg_2295_pp0_iter6_reg <= or_cond1_i_i_reg_2295_pp0_iter5_reg;
        or_cond1_i_i_reg_2295_pp0_iter7_reg <= or_cond1_i_i_reg_2295_pp0_iter6_reg;
        or_cond1_i_i_reg_2295_pp0_iter8_reg <= or_cond1_i_i_reg_2295_pp0_iter7_reg;
        or_cond1_i_i_reg_2295_pp0_iter9_reg <= or_cond1_i_i_reg_2295_pp0_iter8_reg;
        or_cond3_i_i_reg_2301_pp0_iter3_reg <= or_cond3_i_i_reg_2301;
        or_cond3_i_i_reg_2301_pp0_iter4_reg <= or_cond3_i_i_reg_2301_pp0_iter3_reg;
        or_cond3_i_i_reg_2301_pp0_iter5_reg <= or_cond3_i_i_reg_2301_pp0_iter4_reg;
        or_cond3_i_i_reg_2301_pp0_iter6_reg <= or_cond3_i_i_reg_2301_pp0_iter5_reg;
        or_cond3_i_i_reg_2301_pp0_iter7_reg <= or_cond3_i_i_reg_2301_pp0_iter6_reg;
        or_cond3_i_i_reg_2301_pp0_iter8_reg <= or_cond3_i_i_reg_2301_pp0_iter7_reg;
        or_cond3_i_i_reg_2301_pp0_iter9_reg <= or_cond3_i_i_reg_2301_pp0_iter8_reg;
        or_cond4_i_i_reg_2308_pp0_iter3_reg <= or_cond4_i_i_reg_2308;
        or_cond4_i_i_reg_2308_pp0_iter4_reg <= or_cond4_i_i_reg_2308_pp0_iter3_reg;
        or_cond4_i_i_reg_2308_pp0_iter5_reg <= or_cond4_i_i_reg_2308_pp0_iter4_reg;
        or_cond4_i_i_reg_2308_pp0_iter6_reg <= or_cond4_i_i_reg_2308_pp0_iter5_reg;
        or_cond4_i_i_reg_2308_pp0_iter7_reg <= or_cond4_i_i_reg_2308_pp0_iter6_reg;
        or_cond4_i_i_reg_2308_pp0_iter8_reg <= or_cond4_i_i_reg_2308_pp0_iter7_reg;
        or_cond4_i_i_reg_2308_pp0_iter9_reg <= or_cond4_i_i_reg_2308_pp0_iter8_reg;
        or_cond6_i_i_reg_2267_pp0_iter3_reg <= or_cond6_i_i_reg_2267;
        or_cond6_i_i_reg_2267_pp0_iter4_reg <= or_cond6_i_i_reg_2267_pp0_iter3_reg;
        or_cond6_i_i_reg_2267_pp0_iter5_reg <= or_cond6_i_i_reg_2267_pp0_iter4_reg;
        or_cond6_i_i_reg_2267_pp0_iter6_reg <= or_cond6_i_i_reg_2267_pp0_iter5_reg;
        or_cond6_i_i_reg_2267_pp0_iter7_reg <= or_cond6_i_i_reg_2267_pp0_iter6_reg;
        or_cond6_i_i_reg_2267_pp0_iter8_reg <= or_cond6_i_i_reg_2267_pp0_iter7_reg;
        or_cond6_i_i_reg_2267_pp0_iter9_reg <= or_cond6_i_i_reg_2267_pp0_iter8_reg;
        or_cond7_i_i_reg_2274_pp0_iter3_reg <= or_cond7_i_i_reg_2274;
        or_cond7_i_i_reg_2274_pp0_iter4_reg <= or_cond7_i_i_reg_2274_pp0_iter3_reg;
        or_cond7_i_i_reg_2274_pp0_iter5_reg <= or_cond7_i_i_reg_2274_pp0_iter4_reg;
        or_cond7_i_i_reg_2274_pp0_iter6_reg <= or_cond7_i_i_reg_2274_pp0_iter5_reg;
        or_cond7_i_i_reg_2274_pp0_iter7_reg <= or_cond7_i_i_reg_2274_pp0_iter6_reg;
        or_cond7_i_i_reg_2274_pp0_iter8_reg <= or_cond7_i_i_reg_2274_pp0_iter7_reg;
        or_cond7_i_i_reg_2274_pp0_iter9_reg <= or_cond7_i_i_reg_2274_pp0_iter8_reg;
        or_cond_i_i_reg_2261_pp0_iter3_reg <= or_cond_i_i_reg_2261;
        or_cond_i_i_reg_2261_pp0_iter4_reg <= or_cond_i_i_reg_2261_pp0_iter3_reg;
        or_cond_i_i_reg_2261_pp0_iter5_reg <= or_cond_i_i_reg_2261_pp0_iter4_reg;
        or_cond_i_i_reg_2261_pp0_iter6_reg <= or_cond_i_i_reg_2261_pp0_iter5_reg;
        or_cond_i_i_reg_2261_pp0_iter7_reg <= or_cond_i_i_reg_2261_pp0_iter6_reg;
        or_cond_i_i_reg_2261_pp0_iter8_reg <= or_cond_i_i_reg_2261_pp0_iter7_reg;
        or_cond_i_i_reg_2261_pp0_iter9_reg <= or_cond_i_i_reg_2261_pp0_iter8_reg;
        sel_tmp11_i_i_reg_2255_pp0_iter3_reg <= sel_tmp11_i_i_reg_2255;
        sel_tmp11_i_i_reg_2255_pp0_iter4_reg <= sel_tmp11_i_i_reg_2255_pp0_iter3_reg;
        sel_tmp11_i_i_reg_2255_pp0_iter5_reg <= sel_tmp11_i_i_reg_2255_pp0_iter4_reg;
        sel_tmp11_i_i_reg_2255_pp0_iter6_reg <= sel_tmp11_i_i_reg_2255_pp0_iter5_reg;
        sel_tmp11_i_i_reg_2255_pp0_iter7_reg <= sel_tmp11_i_i_reg_2255_pp0_iter6_reg;
        sel_tmp11_i_i_reg_2255_pp0_iter8_reg <= sel_tmp11_i_i_reg_2255_pp0_iter7_reg;
        sel_tmp11_i_i_reg_2255_pp0_iter9_reg <= sel_tmp11_i_i_reg_2255_pp0_iter8_reg;
        sel_tmp12_i_i_reg_2203_pp0_iter2_reg <= sel_tmp12_i_i_reg_2203;
        sel_tmp12_i_i_reg_2203_pp0_iter3_reg <= sel_tmp12_i_i_reg_2203_pp0_iter2_reg;
        sel_tmp12_i_i_reg_2203_pp0_iter4_reg <= sel_tmp12_i_i_reg_2203_pp0_iter3_reg;
        sel_tmp12_i_i_reg_2203_pp0_iter5_reg <= sel_tmp12_i_i_reg_2203_pp0_iter4_reg;
        sel_tmp12_i_i_reg_2203_pp0_iter6_reg <= sel_tmp12_i_i_reg_2203_pp0_iter5_reg;
        sel_tmp12_i_i_reg_2203_pp0_iter7_reg <= sel_tmp12_i_i_reg_2203_pp0_iter6_reg;
        sel_tmp12_i_i_reg_2203_pp0_iter8_reg <= sel_tmp12_i_i_reg_2203_pp0_iter7_reg;
        sel_tmp12_i_i_reg_2203_pp0_iter9_reg <= sel_tmp12_i_i_reg_2203_pp0_iter8_reg;
        sel_tmp13_i_i_reg_2210_pp0_iter2_reg <= sel_tmp13_i_i_reg_2210;
        sel_tmp13_i_i_reg_2210_pp0_iter3_reg <= sel_tmp13_i_i_reg_2210_pp0_iter2_reg;
        sel_tmp13_i_i_reg_2210_pp0_iter4_reg <= sel_tmp13_i_i_reg_2210_pp0_iter3_reg;
        sel_tmp13_i_i_reg_2210_pp0_iter5_reg <= sel_tmp13_i_i_reg_2210_pp0_iter4_reg;
        sel_tmp13_i_i_reg_2210_pp0_iter6_reg <= sel_tmp13_i_i_reg_2210_pp0_iter5_reg;
        sel_tmp13_i_i_reg_2210_pp0_iter7_reg <= sel_tmp13_i_i_reg_2210_pp0_iter6_reg;
        sel_tmp13_i_i_reg_2210_pp0_iter8_reg <= sel_tmp13_i_i_reg_2210_pp0_iter7_reg;
        sel_tmp13_i_i_reg_2210_pp0_iter9_reg <= sel_tmp13_i_i_reg_2210_pp0_iter8_reg;
        sel_tmp1_i_i_reg_2289_pp0_iter3_reg <= sel_tmp1_i_i_reg_2289;
        sel_tmp1_i_i_reg_2289_pp0_iter4_reg <= sel_tmp1_i_i_reg_2289_pp0_iter3_reg;
        sel_tmp1_i_i_reg_2289_pp0_iter5_reg <= sel_tmp1_i_i_reg_2289_pp0_iter4_reg;
        sel_tmp1_i_i_reg_2289_pp0_iter6_reg <= sel_tmp1_i_i_reg_2289_pp0_iter5_reg;
        sel_tmp1_i_i_reg_2289_pp0_iter7_reg <= sel_tmp1_i_i_reg_2289_pp0_iter6_reg;
        sel_tmp1_i_i_reg_2289_pp0_iter8_reg <= sel_tmp1_i_i_reg_2289_pp0_iter7_reg;
        sel_tmp1_i_i_reg_2289_pp0_iter9_reg <= sel_tmp1_i_i_reg_2289_pp0_iter8_reg;
        sel_tmp2_i_i_reg_2233_pp0_iter2_reg <= sel_tmp2_i_i_reg_2233;
        sel_tmp2_i_i_reg_2233_pp0_iter3_reg <= sel_tmp2_i_i_reg_2233_pp0_iter2_reg;
        sel_tmp2_i_i_reg_2233_pp0_iter4_reg <= sel_tmp2_i_i_reg_2233_pp0_iter3_reg;
        sel_tmp2_i_i_reg_2233_pp0_iter5_reg <= sel_tmp2_i_i_reg_2233_pp0_iter4_reg;
        sel_tmp2_i_i_reg_2233_pp0_iter6_reg <= sel_tmp2_i_i_reg_2233_pp0_iter5_reg;
        sel_tmp2_i_i_reg_2233_pp0_iter7_reg <= sel_tmp2_i_i_reg_2233_pp0_iter6_reg;
        sel_tmp2_i_i_reg_2233_pp0_iter8_reg <= sel_tmp2_i_i_reg_2233_pp0_iter7_reg;
        sel_tmp2_i_i_reg_2233_pp0_iter9_reg <= sel_tmp2_i_i_reg_2233_pp0_iter8_reg;
        sel_tmp3_i_i_reg_2240_pp0_iter2_reg <= sel_tmp3_i_i_reg_2240;
        sel_tmp3_i_i_reg_2240_pp0_iter3_reg <= sel_tmp3_i_i_reg_2240_pp0_iter2_reg;
        sel_tmp3_i_i_reg_2240_pp0_iter4_reg <= sel_tmp3_i_i_reg_2240_pp0_iter3_reg;
        sel_tmp3_i_i_reg_2240_pp0_iter5_reg <= sel_tmp3_i_i_reg_2240_pp0_iter4_reg;
        sel_tmp3_i_i_reg_2240_pp0_iter6_reg <= sel_tmp3_i_i_reg_2240_pp0_iter5_reg;
        sel_tmp3_i_i_reg_2240_pp0_iter7_reg <= sel_tmp3_i_i_reg_2240_pp0_iter6_reg;
        sel_tmp3_i_i_reg_2240_pp0_iter8_reg <= sel_tmp3_i_i_reg_2240_pp0_iter7_reg;
        sel_tmp3_i_i_reg_2240_pp0_iter9_reg <= sel_tmp3_i_i_reg_2240_pp0_iter8_reg;
        sel_tmp6_i_i_reg_2194_pp0_iter2_reg <= sel_tmp6_i_i_reg_2194;
        sel_tmp6_i_i_reg_2194_pp0_iter3_reg <= sel_tmp6_i_i_reg_2194_pp0_iter2_reg;
        sel_tmp6_i_i_reg_2194_pp0_iter4_reg <= sel_tmp6_i_i_reg_2194_pp0_iter3_reg;
        sel_tmp6_i_i_reg_2194_pp0_iter5_reg <= sel_tmp6_i_i_reg_2194_pp0_iter4_reg;
        sel_tmp6_i_i_reg_2194_pp0_iter6_reg <= sel_tmp6_i_i_reg_2194_pp0_iter5_reg;
        sel_tmp6_i_i_reg_2194_pp0_iter7_reg <= sel_tmp6_i_i_reg_2194_pp0_iter6_reg;
        sel_tmp6_i_i_reg_2194_pp0_iter8_reg <= sel_tmp6_i_i_reg_2194_pp0_iter7_reg;
        sel_tmp6_i_i_reg_2194_pp0_iter9_reg <= sel_tmp6_i_i_reg_2194_pp0_iter8_reg;
        sel_tmp7_i_i_reg_2224_pp0_iter2_reg <= sel_tmp7_i_i_reg_2224;
        sel_tmp7_i_i_reg_2224_pp0_iter3_reg <= sel_tmp7_i_i_reg_2224_pp0_iter2_reg;
        sel_tmp7_i_i_reg_2224_pp0_iter4_reg <= sel_tmp7_i_i_reg_2224_pp0_iter3_reg;
        sel_tmp7_i_i_reg_2224_pp0_iter5_reg <= sel_tmp7_i_i_reg_2224_pp0_iter4_reg;
        sel_tmp7_i_i_reg_2224_pp0_iter6_reg <= sel_tmp7_i_i_reg_2224_pp0_iter5_reg;
        sel_tmp7_i_i_reg_2224_pp0_iter7_reg <= sel_tmp7_i_i_reg_2224_pp0_iter6_reg;
        sel_tmp7_i_i_reg_2224_pp0_iter8_reg <= sel_tmp7_i_i_reg_2224_pp0_iter7_reg;
        sel_tmp7_i_i_reg_2224_pp0_iter9_reg <= sel_tmp7_i_i_reg_2224_pp0_iter8_reg;
        sel_tmp8_i_i_reg_2249_pp0_iter3_reg <= sel_tmp8_i_i_reg_2249;
        sel_tmp8_i_i_reg_2249_pp0_iter4_reg <= sel_tmp8_i_i_reg_2249_pp0_iter3_reg;
        sel_tmp8_i_i_reg_2249_pp0_iter5_reg <= sel_tmp8_i_i_reg_2249_pp0_iter4_reg;
        sel_tmp8_i_i_reg_2249_pp0_iter6_reg <= sel_tmp8_i_i_reg_2249_pp0_iter5_reg;
        sel_tmp8_i_i_reg_2249_pp0_iter7_reg <= sel_tmp8_i_i_reg_2249_pp0_iter6_reg;
        sel_tmp8_i_i_reg_2249_pp0_iter8_reg <= sel_tmp8_i_i_reg_2249_pp0_iter7_reg;
        sel_tmp8_i_i_reg_2249_pp0_iter9_reg <= sel_tmp8_i_i_reg_2249_pp0_iter8_reg;
        sel_tmp_i_i_reg_2283_pp0_iter3_reg <= sel_tmp_i_i_reg_2283;
        sel_tmp_i_i_reg_2283_pp0_iter4_reg <= sel_tmp_i_i_reg_2283_pp0_iter3_reg;
        sel_tmp_i_i_reg_2283_pp0_iter5_reg <= sel_tmp_i_i_reg_2283_pp0_iter4_reg;
        sel_tmp_i_i_reg_2283_pp0_iter6_reg <= sel_tmp_i_i_reg_2283_pp0_iter5_reg;
        sel_tmp_i_i_reg_2283_pp0_iter7_reg <= sel_tmp_i_i_reg_2283_pp0_iter6_reg;
        sel_tmp_i_i_reg_2283_pp0_iter8_reg <= sel_tmp_i_i_reg_2283_pp0_iter7_reg;
        sel_tmp_i_i_reg_2283_pp0_iter9_reg <= sel_tmp_i_i_reg_2283_pp0_iter8_reg;
        tmp_1_reg_2165_pp0_iter2_reg <= tmp_1_reg_2165_pp0_iter1_reg;
        tmp_1_reg_2165_pp0_iter3_reg <= tmp_1_reg_2165_pp0_iter2_reg;
        tmp_1_reg_2165_pp0_iter4_reg <= tmp_1_reg_2165_pp0_iter3_reg;
        tmp_1_reg_2165_pp0_iter5_reg <= tmp_1_reg_2165_pp0_iter4_reg;
        tmp_1_reg_2165_pp0_iter6_reg <= tmp_1_reg_2165_pp0_iter5_reg;
        tmp_1_reg_2165_pp0_iter7_reg <= tmp_1_reg_2165_pp0_iter6_reg;
        tmp_1_reg_2165_pp0_iter8_reg <= tmp_1_reg_2165_pp0_iter7_reg;
        tmp_1_reg_2165_pp0_iter9_reg <= tmp_1_reg_2165_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_reg_2165_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond1_i_i_reg_2295 <= or_cond1_i_i_fu_788_p2;
        or_cond3_i_i_reg_2301 <= or_cond3_i_i_fu_798_p2;
        or_cond4_i_i_reg_2308 <= or_cond4_i_i_fu_810_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_reg_2165_pp0_iter1_reg == 1'd0))) begin
        or_cond6_i_i_reg_2267 <= or_cond6_i_i_fu_559_p2;
        or_cond7_i_i_reg_2274 <= or_cond7_i_i_fu_571_p2;
        or_cond_i_i_reg_2261 <= or_cond_i_i_fu_549_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_1_reg_2165_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_1_reg_2165_pp0_iter8_reg == 1'd0)))) begin
        reg_457 <= grp_popcnt_fu_361_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        rhs_V_1_1_i_i_reg_2327[10 : 0] <= rhs_V_1_1_i_i_fu_1391_p1[10 : 0];
        rhs_V_1_2_i_i_reg_2332[10 : 0] <= rhs_V_1_2_i_i_fu_1395_p1[10 : 0];
        rhs_V_1_3_i_i_reg_2337[10 : 0] <= rhs_V_1_3_i_i_fu_1399_p1[10 : 0];
        rhs_V_1_4_i_i_reg_2342[10 : 0] <= rhs_V_1_4_i_i_fu_1403_p1[10 : 0];
        rhs_V_1_5_i_i_reg_2347[10 : 0] <= rhs_V_1_5_i_i_fu_1407_p1[10 : 0];
        rhs_V_1_6_i_i_reg_2352[10 : 0] <= rhs_V_1_6_i_i_fu_1411_p1[10 : 0];
        rhs_V_1_7_i_i_reg_2357[10 : 0] <= rhs_V_1_7_i_i_fu_1415_p1[10 : 0];
        rhs_V_1_i_i_reg_2322[10 : 0] <= rhs_V_1_i_i_fu_1387_p1[10 : 0];
        tmp_13_cast_i_i_reg_2317[4 : 3] <= tmp_13_cast_i_i_fu_1383_p1[4 : 3];
        v2_V_1_cast_i_i_reg_2387[4 : 3] <= v2_V_1_cast_i_i_fu_1475_p1[4 : 3];
        v2_V_2_cast_i_i_reg_2382[4 : 3] <= v2_V_2_cast_i_i_fu_1465_p1[4 : 3];
        v2_V_3_cast_i_i_reg_2377[4 : 3] <= v2_V_3_cast_i_i_fu_1455_p1[4 : 3];
        v2_V_4_cast_i_i_reg_2372[4 : 3] <= v2_V_4_cast_i_i_fu_1445_p1[4 : 3];
        v2_V_5_cast_i_i_reg_2367[4 : 3] <= v2_V_5_cast_i_i_fu_1435_p1[4 : 3];
        v2_V_6_cast_i_i_reg_2362[4 : 3] <= v2_V_6_cast_i_i_fu_1425_p1[4 : 3];
        v2_V_cast_i_i_reg_2392[4 : 3] <= v2_V_cast_i_i_fu_1485_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_1_reg_2165_pp0_iter1_reg == 1'd0))) begin
        sel_tmp11_i_i_reg_2255 <= grp_fu_428_p2;
        sel_tmp8_i_i_reg_2249 <= grp_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_reg_2165 == 1'd0))) begin
        sel_tmp12_i_i_reg_2203 <= grp_fu_376_p2;
        sel_tmp13_i_i_reg_2210 <= grp_fu_381_p2;
        sel_tmp4_i_i_reg_2189 <= grp_fu_366_p2;
        sel_tmp6_i_i_reg_2194 <= grp_fu_371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_reg_2165_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sel_tmp1_i_i_reg_2289 <= grp_fu_428_p2;
        sel_tmp_i_i_reg_2283 <= grp_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_reg_2165 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sel_tmp2_i_i_reg_2233 <= grp_fu_376_p2;
        sel_tmp3_i_i_reg_2240 <= grp_fu_381_p2;
        sel_tmp5_i_i_reg_2219 <= grp_fu_366_p2;
        sel_tmp7_i_i_reg_2224 <= grp_fu_371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_i_i_fu_475_p2 == 1'd0))) begin
        sum_i_i_reg_2145 <= sum_i_i_fu_505_p2;
        tmp_reg_2140 <= tmp_fu_487_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_8_i_i_fu_1489_p2 == 1'd0))) begin
        tmp_3_reg_2414[5 : 1] <= tmp_3_fu_1501_p2[5 : 1];
    end
end

always @ (*) begin
    if ((tmp_4_i_i_fu_520_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_8_i_i_fu_1489_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state22 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state22 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_i_fu_475_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (tmp_8_i_i_reg_2397 == 1'd0))) begin
        ap_phi_mux_data_num_assign_i_i_phi_fu_338_p4 = data_num_reg_2401;
    end else begin
        ap_phi_mux_data_num_assign_i_i_phi_fu_338_p4 = data_num_assign_i_i_reg_334;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_input_V_ARREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_input_V_ARREADY = m_axi_input_V_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_input_V_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001_ignoreCallOp363) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp364) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_data_read_ref_fu_345_ap_ce = 1'b1;
    end else begin
        grp_data_read_ref_fu_345_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp182) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_popcnt_fu_361_ap_ce = 1'b1;
    end else begin
        grp_popcnt_fu_361_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        input_V_blk_n_AR = grp_data_read_ref_fu_345_input_V_blk_n_AR;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_V_blk_n_AR = m_axi_input_V_ARREADY;
    end else begin
        input_V_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        input_V_blk_n_R = grp_data_read_ref_fu_345_input_V_blk_n_R;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_V_blk_n_R = m_axi_input_V_RVALID;
    end else begin
        input_V_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_i_fu_475_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_m_axi_input_V_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_input_V_ARADDR = sum_cast_i_i_fu_510_p1;
    end else if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_ARADDR = grp_data_read_ref_fu_345_m_axi_input_V_ARADDR;
    end else begin
        m_axi_input_V_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_ARBURST = grp_data_read_ref_fu_345_m_axi_input_V_ARBURST;
    end else begin
        m_axi_input_V_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_ARCACHE = grp_data_read_ref_fu_345_m_axi_input_V_ARCACHE;
    end else begin
        m_axi_input_V_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_ARID = grp_data_read_ref_fu_345_m_axi_input_V_ARID;
    end else begin
        m_axi_input_V_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_m_axi_input_V_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_input_V_ARLEN = 32'd16;
    end else if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_ARLEN = grp_data_read_ref_fu_345_m_axi_input_V_ARLEN;
    end else begin
        m_axi_input_V_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_ARLOCK = grp_data_read_ref_fu_345_m_axi_input_V_ARLOCK;
    end else begin
        m_axi_input_V_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_ARPROT = grp_data_read_ref_fu_345_m_axi_input_V_ARPROT;
    end else begin
        m_axi_input_V_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_ARQOS = grp_data_read_ref_fu_345_m_axi_input_V_ARQOS;
    end else begin
        m_axi_input_V_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_ARREGION = grp_data_read_ref_fu_345_m_axi_input_V_ARREGION;
    end else begin
        m_axi_input_V_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_ARSIZE = grp_data_read_ref_fu_345_m_axi_input_V_ARSIZE;
    end else begin
        m_axi_input_V_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_ARUSER = grp_data_read_ref_fu_345_m_axi_input_V_ARUSER;
    end else begin
        m_axi_input_V_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_m_axi_input_V_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_input_V_ARVALID = 1'b1;
    end else if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_ARVALID = grp_data_read_ref_fu_345_m_axi_input_V_ARVALID;
    end else begin
        m_axi_input_V_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_input_V_RREADY = 1'b1;
    end else if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (tmp_8_i_i_reg_2397 == 1'd0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        m_axi_input_V_RREADY = grp_data_read_ref_fu_345_m_axi_input_V_RREADY;
    end else begin
        m_axi_input_V_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_V_out_blk_n = output_V_out_full_n;
    end else begin
        output_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (output_V_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_V_out_write = 1'b1;
    end else begin
        output_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (tmp_15_i_i_reg_2592 == 1'd0))) begin
        output_line_0_V_V_blk_n = output_line_0_V_V_full_n;
    end else begin
        output_line_0_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_15_i_i_reg_2592 == 1'd0))) begin
        output_line_0_V_V_write = 1'b1;
    end else begin
        output_line_0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (tmp_21_1_i_i_reg_2596 == 1'd0))) begin
        output_line_1_V_V_blk_n = output_line_1_V_V_full_n;
    end else begin
        output_line_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_21_1_i_i_reg_2596 == 1'd0))) begin
        output_line_1_V_V_write = 1'b1;
    end else begin
        output_line_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (tmp_21_2_i_i_reg_2600 == 1'd0))) begin
        output_line_2_V_V_blk_n = output_line_2_V_V_full_n;
    end else begin
        output_line_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_21_2_i_i_reg_2600 == 1'd0))) begin
        output_line_2_V_V_write = 1'b1;
    end else begin
        output_line_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (tmp_21_3_i_i_reg_2604 == 1'd0))) begin
        output_line_3_V_V_blk_n = output_line_3_V_V_full_n;
    end else begin
        output_line_3_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_21_3_i_i_reg_2604 == 1'd0))) begin
        output_line_3_V_V_write = 1'b1;
    end else begin
        output_line_3_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (tmp_21_4_i_i_reg_2608 == 1'd0))) begin
        output_line_4_V_V_blk_n = output_line_4_V_V_full_n;
    end else begin
        output_line_4_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_21_4_i_i_reg_2608 == 1'd0))) begin
        output_line_4_V_V_write = 1'b1;
    end else begin
        output_line_4_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (tmp_21_5_i_i_reg_2612 == 1'd0))) begin
        output_line_5_V_V_blk_n = output_line_5_V_V_full_n;
    end else begin
        output_line_5_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_21_5_i_i_reg_2612 == 1'd0))) begin
        output_line_5_V_V_write = 1'b1;
    end else begin
        output_line_5_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (tmp_21_6_i_i_reg_2616 == 1'd0))) begin
        output_line_6_V_V_blk_n = output_line_6_V_V_full_n;
    end else begin
        output_line_6_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_21_6_i_i_reg_2616 == 1'd0))) begin
        output_line_6_V_V_write = 1'b1;
    end else begin
        output_line_6_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (tmp_21_7_i_i_reg_2620 == 1'd0))) begin
        output_line_7_V_V_blk_n = output_line_7_V_V_full_n;
    end else begin
        output_line_7_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_21_7_i_i_reg_2620 == 1'd0))) begin
        output_line_7_V_V_write = 1'b1;
    end else begin
        output_line_7_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (output_V_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_i_i_fu_475_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((ap_sig_ioackin_m_axi_input_V_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_4_i_i_fu_520_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_4_i_i_fu_520_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (tmp_8_i_i_fu_1489_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0)) & ~((ap_enable_reg_pp1_iter10 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (tmp_8_i_i_fu_1489_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0)) | ((ap_enable_reg_pp1_iter10 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_input_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp182 = ((m_axi_input_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_input_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter11 == 1'b1) & (((output_line_7_V_V_full_n == 1'b0) & (tmp_21_7_i_i_reg_2620 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (tmp_21_6_i_i_reg_2616 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (tmp_21_5_i_i_reg_2612 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (tmp_21_4_i_i_reg_2608 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (tmp_21_3_i_i_reg_2604 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (tmp_21_2_i_i_reg_2600 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (tmp_21_1_i_i_reg_2596 == 1'd0)) | ((output_line_0_V_V_full_n == 1'b0) & (tmp_15_i_i_reg_2592 == 1'd0)))) | (((grp_data_read_ref_fu_345_input_V_blk_n_R & grp_data_read_ref_fu_345_input_V_blk_n_AR) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter11 == 1'b1) & (((output_line_7_V_V_full_n == 1'b0) & (tmp_21_7_i_i_reg_2620 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (tmp_21_6_i_i_reg_2616 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (tmp_21_5_i_i_reg_2612 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (tmp_21_4_i_i_reg_2608 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (tmp_21_3_i_i_reg_2604 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (tmp_21_2_i_i_reg_2600 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (tmp_21_1_i_i_reg_2596 == 1'd0)) | ((output_line_0_V_V_full_n == 1'b0) & (tmp_15_i_i_reg_2592 == 1'd0)))) | (((grp_data_read_ref_fu_345_input_V_blk_n_R & grp_data_read_ref_fu_345_input_V_blk_n_AR) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp364 = ((ap_enable_reg_pp1_iter11 == 1'b1) & (((output_line_7_V_V_full_n == 1'b0) & (tmp_21_7_i_i_reg_2620 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (tmp_21_6_i_i_reg_2616 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (tmp_21_5_i_i_reg_2612 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (tmp_21_4_i_i_reg_2608 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (tmp_21_3_i_i_reg_2604 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (tmp_21_2_i_i_reg_2600 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (tmp_21_1_i_i_reg_2596 == 1'd0)) | ((output_line_0_V_V_full_n == 1'b0) & (tmp_15_i_i_reg_2592 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter11 == 1'b1) & (((output_line_7_V_V_full_n == 1'b0) & (tmp_21_7_i_i_reg_2620 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (tmp_21_6_i_i_reg_2616 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (tmp_21_5_i_i_reg_2612 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (tmp_21_4_i_i_reg_2608 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (tmp_21_3_i_i_reg_2604 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (tmp_21_2_i_i_reg_2600 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (tmp_21_1_i_i_reg_2596 == 1'd0)) | ((output_line_0_V_V_full_n == 1'b0) & (tmp_15_i_i_reg_2592 == 1'd0)))) | (((grp_data_read_ref_fu_345_input_V_blk_n_R & grp_data_read_ref_fu_345_input_V_blk_n_AR) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((((grp_data_read_ref_fu_345_input_V_blk_n_R & grp_data_read_ref_fu_345_input_V_blk_n_AR) == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | (((grp_data_read_ref_fu_345_input_V_blk_n_R & grp_data_read_ref_fu_345_input_V_blk_n_AR) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

assign ap_block_pp1_stage1_11001_ignoreCallOp363 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((((grp_data_read_ref_fu_345_input_V_blk_n_R & grp_data_read_ref_fu_345_input_V_blk_n_AR) == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | (((grp_data_read_ref_fu_345_input_V_blk_n_R & grp_data_read_ref_fu_345_input_V_blk_n_AR) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (output_V_out_full_n == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter0_ignore_call31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1 = (m_axi_input_V_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1_ignore_call31 = (m_axi_input_V_RVALID == 1'b0);
end

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter4_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter5_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter6_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter7_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter8_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter10_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage1_iter0_ignore_call12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp1_stage0_iter1 = ((grp_data_read_ref_fu_345_input_V_blk_n_R & grp_data_read_ref_fu_345_input_V_blk_n_AR) == 1'b0);
end

assign ap_block_state24_pp1_stage0_iter1_ignore_call12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_pp1_stage1_iter1 = ((grp_data_read_ref_fu_345_input_V_blk_n_R & grp_data_read_ref_fu_345_input_V_blk_n_AR) == 1'b0);
end

assign ap_block_state25_pp1_stage1_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter2_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage1_iter2_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter3_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage1_iter3_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter4_ignore_call12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state31_pp1_stage1_iter4 = ((grp_data_read_ref_fu_345_input_V_blk_n_R & grp_data_read_ref_fu_345_input_V_blk_n_AR) == 1'b0);
end

assign ap_block_state31_pp1_stage1_iter4_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter5_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage1_iter5_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage0_iter6_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage1_iter6_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter7_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage1_iter7_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage0_iter8_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage1_iter8_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage0_iter9_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage1_iter9_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage0_iter10_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage1_iter10_ignore_call12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state44_pp1_stage0_iter11 = (((output_line_7_V_V_full_n == 1'b0) & (tmp_21_7_i_i_reg_2620 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (tmp_21_6_i_i_reg_2616 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (tmp_21_5_i_i_reg_2612 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (tmp_21_4_i_i_reg_2608 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (tmp_21_3_i_i_reg_2604 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (tmp_21_2_i_i_reg_2600 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (tmp_21_1_i_i_reg_2596 == 1'd0)) | ((output_line_0_V_V_full_n == 1'b0) & (tmp_15_i_i_reg_2592 == 1'd0)));
end

always @ (*) begin
    ap_block_state44_pp1_stage0_iter11_ignore_call12 = (((output_line_7_V_V_full_n == 1'b0) & (tmp_21_7_i_i_reg_2620 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (tmp_21_6_i_i_reg_2616 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (tmp_21_5_i_i_reg_2612 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (tmp_21_4_i_i_reg_2608 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (tmp_21_3_i_i_reg_2604 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (tmp_21_2_i_i_reg_2600 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (tmp_21_1_i_i_reg_2596 == 1'd0)) | ((output_line_0_V_V_full_n == 1'b0) & (tmp_15_i_i_reg_2592 == 1'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign cmpr_chunk_num_fu_481_p2 = (cmpr_chunk_num_assign_i_i_reg_312 + 3'd1);

assign cmpr_local_7_V_10_fu_848_p3 = ((or_cond4_i_i_fu_810_p2[0:0] === 1'b1) ? cmpr_local_7_V_6_fu_184 : newSel4_i_i_fu_840_p3);

assign cmpr_local_7_V_11_fu_871_p3 = ((or_cond4_i_i_fu_810_p2[0:0] === 1'b1) ? cmpr_local_7_V_5_fu_180 : newSel7_i_i_fu_863_p3);

assign cmpr_local_7_V_12_fu_886_p3 = ((or_cond4_i_i_fu_810_p2[0:0] === 1'b1) ? cmpr_local_7_V_4_fu_176 : newSel9_i_i_fu_879_p3);

assign cmpr_local_7_V_13_fu_910_p3 = ((or_cond4_i_i_fu_810_p2[0:0] === 1'b1) ? newSel5_i_i_fu_902_p3 : cmpr_local_7_V_3_fu_172);

assign cmpr_local_7_V_14_fu_926_p3 = ((or_cond1_i_i_fu_788_p2[0:0] === 1'b1) ? cmpr_local_7_V_2_fu_168 : newSel8_i_i_fu_918_p3);

assign cmpr_local_7_V_15_fu_934_p3 = ((sel_tmp2_i_i_reg_2233[0:0] === 1'b1) ? p_Result_s_fu_781_p3 : cmpr_local_7_V_1_fu_164);

assign cmpr_local_7_V_16_fu_941_p3 = ((sel_tmp3_i_i_reg_2240[0:0] === 1'b1) ? cmpr_local_7_V_1_fu_164 : cmpr_local_7_V_15_fu_934_p3);

assign cmpr_local_7_V_17_fu_948_p3 = ((sel_tmp3_i_i_reg_2240[0:0] === 1'b1) ? p_Result_s_fu_781_p3 : cmpr_local_7_V_fu_160);

assign cmpr_local_7_V_19_fu_585_p3 = ((or_cond7_i_i_fu_571_p2[0:0] === 1'b1) ? cmpr_local_7_V_7_fu_188 : newSel21_i_i_fu_577_p3);

assign cmpr_local_7_V_20_fu_609_p3 = ((or_cond7_i_i_fu_571_p2[0:0] === 1'b1) ? cmpr_local_7_V_6_fu_184 : newSel23_i_i_fu_601_p3);

assign cmpr_local_7_V_21_fu_632_p3 = ((or_cond7_i_i_fu_571_p2[0:0] === 1'b1) ? cmpr_local_7_V_5_fu_180 : newSel25_i_i_fu_624_p3);

assign cmpr_local_7_V_22_fu_647_p3 = ((or_cond7_i_i_fu_571_p2[0:0] === 1'b1) ? cmpr_local_7_V_4_fu_176 : newSel26_i_i_fu_640_p3);

assign cmpr_local_7_V_23_fu_671_p3 = ((or_cond7_i_i_fu_571_p2[0:0] === 1'b1) ? newSel28_i_i_fu_663_p3 : cmpr_local_7_V_3_fu_172);

assign cmpr_local_7_V_24_fu_687_p3 = ((or_cond_i_i_fu_549_p2[0:0] === 1'b1) ? cmpr_local_7_V_2_fu_168 : newSel29_i_i_fu_679_p3);

assign cmpr_local_7_V_25_fu_695_p3 = ((sel_tmp12_i_i_reg_2203[0:0] === 1'b1) ? cmpr_local_7_V_28_fu_546_p1 : cmpr_local_7_V_1_fu_164);

assign cmpr_local_7_V_26_fu_702_p3 = ((sel_tmp13_i_i_reg_2210[0:0] === 1'b1) ? cmpr_local_7_V_1_fu_164 : cmpr_local_7_V_25_fu_695_p3);

assign cmpr_local_7_V_27_fu_709_p3 = ((sel_tmp13_i_i_reg_2210[0:0] === 1'b1) ? cmpr_local_7_V_28_fu_546_p1 : cmpr_local_7_V_fu_160);

assign cmpr_local_7_V_28_fu_546_p1 = temp_input_V_reg_2182;

assign cmpr_local_7_V_9_fu_824_p3 = ((or_cond4_i_i_fu_810_p2[0:0] === 1'b1) ? cmpr_local_7_V_7_fu_188 : newSel1_i_i_fu_816_p3);

assign cmprpop_local_0_V_4_trunc_ext_i_i_fu_1193_p1 = reg_457;

assign cmprpop_local_7_V_10_fu_1238_p3 = ((or_cond4_i_i_reg_2308_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_6_fu_216 : newSel13_i_i_fu_1231_p3);

assign cmprpop_local_7_V_11_fu_1259_p3 = ((or_cond4_i_i_reg_2308_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_5_fu_212 : newSel15_i_i_fu_1252_p3);

assign cmprpop_local_7_V_12_fu_1273_p3 = ((or_cond4_i_i_reg_2308_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_4_fu_208 : newSel16_i_i_fu_1266_p3);

assign cmprpop_local_7_V_13_fu_1294_p3 = ((or_cond4_i_i_reg_2308_pp0_iter9_reg[0:0] === 1'b1) ? newSel18_i_i_fu_1287_p3 : cmprpop_local_7_V_3_fu_204);

assign cmprpop_local_7_V_14_fu_1308_p3 = ((or_cond1_i_i_reg_2295_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_2_fu_200 : newSel19_i_i_fu_1301_p3);

assign cmprpop_local_7_V_15_fu_1315_p3 = ((sel_tmp2_i_i_reg_2233_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_29_fu_1197_p2 : cmprpop_local_7_V_1_fu_196);

assign cmprpop_local_7_V_16_fu_1322_p3 = ((sel_tmp3_i_i_reg_2240_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_1_fu_196 : cmprpop_local_7_V_15_fu_1315_p3);

assign cmprpop_local_7_V_17_fu_1329_p3 = ((sel_tmp3_i_i_reg_2240_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_29_fu_1197_p2 : cmprpop_local_7_V_fu_192);

assign cmprpop_local_7_V_19_fu_1013_p3 = ((or_cond7_i_i_reg_2274_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_7_fu_220 : newSel31_i_i_fu_1006_p3);

assign cmprpop_local_7_V_20_fu_1034_p3 = ((or_cond7_i_i_reg_2274_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_6_fu_216 : newSel33_i_i_fu_1027_p3);

assign cmprpop_local_7_V_21_fu_1055_p3 = ((or_cond7_i_i_reg_2274_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_5_fu_212 : newSel35_i_i_fu_1048_p3);

assign cmprpop_local_7_V_22_fu_1069_p3 = ((or_cond7_i_i_reg_2274_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_4_fu_208 : newSel36_i_i_fu_1062_p3);

assign cmprpop_local_7_V_23_fu_1090_p3 = ((or_cond7_i_i_reg_2274_pp0_iter9_reg[0:0] === 1'b1) ? newSel38_i_i_fu_1083_p3 : cmprpop_local_7_V_3_fu_204);

assign cmprpop_local_7_V_24_fu_1104_p3 = ((or_cond_i_i_reg_2261_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_2_fu_200 : newSel39_i_i_fu_1097_p3);

assign cmprpop_local_7_V_25_fu_1111_p3 = ((sel_tmp12_i_i_reg_2203_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_28_fu_995_p1 : cmprpop_local_7_V_1_fu_196);

assign cmprpop_local_7_V_26_fu_1118_p3 = ((sel_tmp13_i_i_reg_2210_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_1_fu_196 : cmprpop_local_7_V_25_fu_1111_p3);

assign cmprpop_local_7_V_27_fu_1125_p3 = ((sel_tmp13_i_i_reg_2210_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_28_fu_995_p1 : cmprpop_local_7_V_fu_192);

assign cmprpop_local_7_V_28_fu_995_p1 = reg_457;

assign cmprpop_local_7_V_29_fu_1197_p2 = (tmp_13_i_i_fu_1172_p10 + cmprpop_local_0_V_4_trunc_ext_i_i_fu_1193_p1);

assign cmprpop_local_7_V_9_fu_1217_p3 = ((or_cond4_i_i_reg_2308_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_7_fu_220 : newSel11_i_i_fu_1210_p3);

assign data_local_temp_V_fu_777_p1 = p_Val2_s_fu_756_p10[511:0];

assign data_num_fu_1495_p2 = (ap_phi_mux_data_num_assign_i_i_phi_fu_338_p4 + 6'd1);

assign data_part_num_fu_526_p2 = (data_part_num_0_i_i_i_reg_323 + 5'd1);

assign grp_data_read_ref_fu_345_ap_start = grp_data_read_ref_fu_345_ap_start_reg;

assign grp_fu_366_p2 = ((num_i_i_reg_2169 == 3'd5) ? 1'b1 : 1'b0);

assign grp_fu_371_p2 = ((num_i_i_reg_2169 == 3'd4) ? 1'b1 : 1'b0);

assign grp_fu_376_p2 = ((num_i_i_reg_2169 == 3'd1) ? 1'b1 : 1'b0);

assign grp_fu_381_p2 = ((num_i_i_reg_2169 == 3'd0) ? 1'b1 : 1'b0);

assign grp_fu_418_p2 = ((num_i_i_reg_2169_pp0_iter1_reg == 3'd6) ? 1'b1 : 1'b0);

assign grp_fu_423_p2 = ((num_i_i_reg_2169_pp0_iter1_reg == 3'd3) ? 1'b1 : 1'b0);

assign grp_fu_428_p2 = ((num_i_i_reg_2169_pp0_iter1_reg == 3'd2) ? 1'b1 : 1'b0);

assign input_V_offset1_i_i_fu_461_p4 = {{input_V_offset[63:6]}};

assign lhs_V_1_1_i_i_fu_1597_p1 = ret_V_2_1_i_i_fu_1592_p2;

assign lhs_V_1_2_i_i_fu_1632_p1 = ret_V_2_2_i_i_fu_1627_p2;

assign lhs_V_1_3_i_i_fu_1667_p1 = ret_V_2_3_i_i_fu_1662_p2;

assign lhs_V_1_4_i_i_fu_1702_p1 = ret_V_2_4_i_i_fu_1697_p2;

assign lhs_V_1_5_i_i_fu_1737_p1 = ret_V_2_5_i_i_fu_1732_p2;

assign lhs_V_1_6_i_i_fu_1772_p1 = ret_V_2_6_i_i_fu_1767_p2;

assign lhs_V_1_7_i_i_fu_1807_p1 = ret_V_2_7_i_i_fu_1802_p2;

assign lhs_V_1_i_i_fu_1562_p1 = ret_V_2_i_i_fu_1557_p2;

assign lhs_V_i_i_fu_1554_p1 = refpop_local_V_reg_2459;

assign m_axi_input_V_AWADDR = 64'd0;

assign m_axi_input_V_AWBURST = 2'd0;

assign m_axi_input_V_AWCACHE = 4'd0;

assign m_axi_input_V_AWID = 1'd0;

assign m_axi_input_V_AWLEN = 32'd0;

assign m_axi_input_V_AWLOCK = 2'd0;

assign m_axi_input_V_AWPROT = 3'd0;

assign m_axi_input_V_AWQOS = 4'd0;

assign m_axi_input_V_AWREGION = 4'd0;

assign m_axi_input_V_AWSIZE = 3'd0;

assign m_axi_input_V_AWUSER = 1'd0;

assign m_axi_input_V_AWVALID = 1'b0;

assign m_axi_input_V_BREADY = 1'b0;

assign m_axi_input_V_WDATA = 512'd0;

assign m_axi_input_V_WID = 1'd0;

assign m_axi_input_V_WLAST = 1'b0;

assign m_axi_input_V_WSTRB = 64'd0;

assign m_axi_input_V_WUSER = 1'd0;

assign m_axi_input_V_WVALID = 1'b0;

assign newSel10_i_i_fu_1203_p3 = ((sel_tmp_i_i_reg_2283_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_7_fu_220 : cmprpop_local_7_V_29_fu_1197_p2);

assign newSel11_i_i_fu_1210_p3 = ((or_cond3_i_i_reg_2301_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_7_fu_220 : newSel10_i_i_fu_1203_p3);

assign newSel12_i_i_fu_1224_p3 = ((sel_tmp_i_i_reg_2283_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_29_fu_1197_p2 : cmprpop_local_7_V_6_fu_216);

assign newSel13_i_i_fu_1231_p3 = ((or_cond3_i_i_reg_2301_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_6_fu_216 : newSel12_i_i_fu_1224_p3);

assign newSel14_i_i_fu_1245_p3 = ((sel_tmp7_i_i_reg_2224_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_5_fu_212 : cmprpop_local_7_V_29_fu_1197_p2);

assign newSel15_i_i_fu_1252_p3 = ((or_cond3_i_i_reg_2301_pp0_iter9_reg[0:0] === 1'b1) ? newSel14_i_i_fu_1245_p3 : cmprpop_local_7_V_5_fu_212);

assign newSel16_i_i_fu_1266_p3 = ((sel_tmp7_i_i_reg_2224_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_29_fu_1197_p2 : cmprpop_local_7_V_4_fu_208);

assign newSel17_i_i_fu_1280_p3 = ((sel_tmp1_i_i_reg_2289_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_3_fu_204 : cmprpop_local_7_V_29_fu_1197_p2);

assign newSel18_i_i_fu_1287_p3 = ((or_cond1_i_i_reg_2295_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_3_fu_204 : newSel17_i_i_fu_1280_p3);

assign newSel19_i_i_fu_1301_p3 = ((sel_tmp1_i_i_reg_2289_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_29_fu_1197_p2 : cmprpop_local_7_V_2_fu_200);

assign newSel1_i_i_fu_816_p3 = ((or_cond3_i_i_fu_798_p2[0:0] === 1'b1) ? cmpr_local_7_V_7_fu_188 : newSel_i_i_fu_802_p3);

assign newSel20_i_i_fu_563_p3 = ((grp_fu_418_p2[0:0] === 1'b1) ? cmpr_local_7_V_7_fu_188 : cmpr_local_7_V_28_fu_546_p1);

assign newSel21_i_i_fu_577_p3 = ((or_cond6_i_i_fu_559_p2[0:0] === 1'b1) ? cmpr_local_7_V_7_fu_188 : newSel20_i_i_fu_563_p3);

assign newSel22_i_i_fu_593_p3 = ((grp_fu_418_p2[0:0] === 1'b1) ? cmpr_local_7_V_28_fu_546_p1 : cmpr_local_7_V_6_fu_184);

assign newSel23_i_i_fu_601_p3 = ((or_cond6_i_i_fu_559_p2[0:0] === 1'b1) ? cmpr_local_7_V_6_fu_184 : newSel22_i_i_fu_593_p3);

assign newSel24_i_i_fu_617_p3 = ((sel_tmp6_i_i_reg_2194[0:0] === 1'b1) ? cmpr_local_7_V_5_fu_180 : cmpr_local_7_V_28_fu_546_p1);

assign newSel25_i_i_fu_624_p3 = ((or_cond6_i_i_fu_559_p2[0:0] === 1'b1) ? newSel24_i_i_fu_617_p3 : cmpr_local_7_V_5_fu_180);

assign newSel26_i_i_fu_640_p3 = ((sel_tmp6_i_i_reg_2194[0:0] === 1'b1) ? cmpr_local_7_V_28_fu_546_p1 : cmpr_local_7_V_4_fu_176);

assign newSel27_i_i_fu_655_p3 = ((grp_fu_428_p2[0:0] === 1'b1) ? cmpr_local_7_V_3_fu_172 : cmpr_local_7_V_28_fu_546_p1);

assign newSel28_i_i_fu_663_p3 = ((or_cond_i_i_fu_549_p2[0:0] === 1'b1) ? cmpr_local_7_V_3_fu_172 : newSel27_i_i_fu_655_p3);

assign newSel29_i_i_fu_679_p3 = ((grp_fu_428_p2[0:0] === 1'b1) ? cmpr_local_7_V_28_fu_546_p1 : cmpr_local_7_V_2_fu_168);

assign newSel2_i_i_fu_894_p3 = ((grp_fu_428_p2[0:0] === 1'b1) ? cmpr_local_7_V_3_fu_172 : p_Result_s_fu_781_p3);

assign newSel30_i_i_fu_999_p3 = ((sel_tmp8_i_i_reg_2249_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_7_fu_220 : cmprpop_local_7_V_28_fu_995_p1);

assign newSel31_i_i_fu_1006_p3 = ((or_cond6_i_i_reg_2267_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_7_fu_220 : newSel30_i_i_fu_999_p3);

assign newSel32_i_i_fu_1020_p3 = ((sel_tmp8_i_i_reg_2249_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_28_fu_995_p1 : cmprpop_local_7_V_6_fu_216);

assign newSel33_i_i_fu_1027_p3 = ((or_cond6_i_i_reg_2267_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_6_fu_216 : newSel32_i_i_fu_1020_p3);

assign newSel34_i_i_fu_1041_p3 = ((sel_tmp6_i_i_reg_2194_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_5_fu_212 : cmprpop_local_7_V_28_fu_995_p1);

assign newSel35_i_i_fu_1048_p3 = ((or_cond6_i_i_reg_2267_pp0_iter9_reg[0:0] === 1'b1) ? newSel34_i_i_fu_1041_p3 : cmprpop_local_7_V_5_fu_212);

assign newSel36_i_i_fu_1062_p3 = ((sel_tmp6_i_i_reg_2194_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_28_fu_995_p1 : cmprpop_local_7_V_4_fu_208);

assign newSel37_i_i_fu_1076_p3 = ((sel_tmp11_i_i_reg_2255_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_3_fu_204 : cmprpop_local_7_V_28_fu_995_p1);

assign newSel38_i_i_fu_1083_p3 = ((or_cond_i_i_reg_2261_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_3_fu_204 : newSel37_i_i_fu_1076_p3);

assign newSel39_i_i_fu_1097_p3 = ((sel_tmp11_i_i_reg_2255_pp0_iter9_reg[0:0] === 1'b1) ? cmprpop_local_7_V_28_fu_995_p1 : cmprpop_local_7_V_2_fu_200);

assign newSel3_i_i_fu_832_p3 = ((grp_fu_418_p2[0:0] === 1'b1) ? p_Result_s_fu_781_p3 : cmpr_local_7_V_6_fu_184);

assign newSel4_i_i_fu_840_p3 = ((or_cond3_i_i_fu_798_p2[0:0] === 1'b1) ? cmpr_local_7_V_6_fu_184 : newSel3_i_i_fu_832_p3);

assign newSel5_i_i_fu_902_p3 = ((or_cond1_i_i_fu_788_p2[0:0] === 1'b1) ? cmpr_local_7_V_3_fu_172 : newSel2_i_i_fu_894_p3);

assign newSel6_i_i_fu_856_p3 = ((sel_tmp7_i_i_reg_2224[0:0] === 1'b1) ? cmpr_local_7_V_5_fu_180 : p_Result_s_fu_781_p3);

assign newSel7_i_i_fu_863_p3 = ((or_cond3_i_i_fu_798_p2[0:0] === 1'b1) ? newSel6_i_i_fu_856_p3 : cmpr_local_7_V_5_fu_180);

assign newSel8_i_i_fu_918_p3 = ((grp_fu_428_p2[0:0] === 1'b1) ? p_Result_s_fu_781_p3 : cmpr_local_7_V_2_fu_168);

assign newSel9_i_i_fu_879_p3 = ((sel_tmp7_i_i_reg_2224[0:0] === 1'b1) ? p_Result_s_fu_781_p3 : cmpr_local_7_V_4_fu_176);

assign newSel_i_i_fu_802_p3 = ((grp_fu_418_p2[0:0] === 1'b1) ? cmpr_local_7_V_7_fu_188 : p_Result_s_fu_781_p3);

assign or_cond1_i_i_fu_788_p2 = (sel_tmp3_i_i_reg_2240 | sel_tmp2_i_i_reg_2233);

assign or_cond2_i_i_fu_792_p2 = (grp_fu_428_p2 | grp_fu_423_p2);

assign or_cond3_i_i_fu_798_p2 = (sel_tmp7_i_i_reg_2224 | sel_tmp5_i_i_reg_2219);

assign or_cond4_i_i_fu_810_p2 = (or_cond2_i_i_fu_792_p2 | or_cond1_i_i_fu_788_p2);

assign or_cond5_i_i_fu_553_p2 = (grp_fu_428_p2 | grp_fu_423_p2);

assign or_cond6_i_i_fu_559_p2 = (sel_tmp6_i_i_reg_2194 | sel_tmp4_i_i_reg_2189);

assign or_cond7_i_i_fu_571_p2 = (or_cond_i_i_fu_549_p2 | or_cond5_i_i_fu_553_p2);

assign or_cond_i_i_fu_549_p2 = (sel_tmp13_i_i_reg_2210 | sel_tmp12_i_i_reg_2203);

assign output_V_out_din = output_V;

assign output_line_0_V_V_din = result_local_0_V_reg_2552;

assign output_line_1_V_V_din = result_local_1_V_reg_2557;

assign output_line_2_V_V_din = result_local_2_V_reg_2562;

assign output_line_3_V_V_din = result_local_3_V_reg_2567;

assign output_line_4_V_V_din = result_local_4_V_reg_2572;

assign output_line_5_V_V_din = result_local_5_V_reg_2577;

assign output_line_6_V_V_din = result_local_6_V_reg_2582;

assign output_line_7_V_V_din = result_local_7_V_reg_2587;

assign p_Result_s_fu_781_p3 = {{temp_input_V_reg_2182}, {data_local_temp_V_fu_777_p1}};

assign result_local_0_V_fu_1832_p3 = ((tmp_7_i_i_reg_2512[0:0] === 1'b1) ? 22'd0 : tmp_17_i_i_fu_1826_p3);

assign result_local_1_V_fu_1845_p3 = ((tmp_18_1_i_i_reg_2517[0:0] === 1'b1) ? 22'd0 : tmp_18_i_i_fu_1839_p3);

assign result_local_2_V_fu_1858_p3 = ((tmp_18_2_i_i_reg_2522[0:0] === 1'b1) ? 22'd0 : tmp_19_i_i_fu_1852_p3);

assign result_local_3_V_fu_1871_p3 = ((tmp_18_3_i_i_reg_2527[0:0] === 1'b1) ? 22'd0 : tmp_20_i_i_fu_1865_p3);

assign result_local_4_V_fu_1884_p3 = ((tmp_18_4_i_i_reg_2532[0:0] === 1'b1) ? 22'd0 : tmp_21_i_i_fu_1878_p3);

assign result_local_5_V_fu_1897_p3 = ((tmp_18_5_i_i_reg_2537[0:0] === 1'b1) ? 22'd0 : tmp_22_i_i_fu_1891_p3);

assign result_local_6_V_fu_1910_p3 = ((tmp_18_6_i_i_reg_2542[0:0] === 1'b1) ? 22'd0 : tmp_23_i_i_fu_1904_p3);

assign result_local_7_V_fu_1923_p3 = ((tmp_18_7_i_i_reg_2547[0:0] === 1'b1) ? 22'd0 : tmp_24_i_i_fu_1917_p3);

assign ret_V_1_1_cast_i_i_fu_1588_p1 = ret_V_1_1_i_i_fu_1581_p3;

assign ret_V_1_1_i_i_fu_1581_p3 = {{andpop_local_V_1_i_i_reg_2470}, {1'd0}};

assign ret_V_1_2_cast_i_i_fu_1623_p1 = ret_V_1_2_i_i_fu_1616_p3;

assign ret_V_1_2_i_i_fu_1616_p3 = {{andpop_local_V_2_i_i_reg_2476}, {1'd0}};

assign ret_V_1_3_cast_i_i_fu_1658_p1 = ret_V_1_3_i_i_fu_1651_p3;

assign ret_V_1_3_i_i_fu_1651_p3 = {{andpop_local_V_3_i_i_reg_2482}, {1'd0}};

assign ret_V_1_4_cast_i_i_fu_1693_p1 = ret_V_1_4_i_i_fu_1686_p3;

assign ret_V_1_4_i_i_fu_1686_p3 = {{andpop_local_V_4_i_i_reg_2488}, {1'd0}};

assign ret_V_1_5_cast_i_i_fu_1728_p1 = ret_V_1_5_i_i_fu_1721_p3;

assign ret_V_1_5_i_i_fu_1721_p3 = {{andpop_local_V_5_i_i_reg_2494}, {1'd0}};

assign ret_V_1_6_cast_i_i_fu_1763_p1 = ret_V_1_6_i_i_fu_1756_p3;

assign ret_V_1_6_i_i_fu_1756_p3 = {{andpop_local_V_6_i_i_reg_2500}, {1'd0}};

assign ret_V_1_7_cast_i_i_fu_1798_p1 = ret_V_1_7_i_i_fu_1791_p3;

assign ret_V_1_7_i_i_fu_1791_p3 = {{andpop_local_V_7_i_i_reg_2506}, {1'd0}};

assign ret_V_1_cast_i_i_fu_1550_p1 = ret_V_1_i_i_fu_1543_p3;

assign ret_V_1_i_i_fu_1543_p3 = {{andpop_local_V_i_i_reg_2464}, {1'd0}};

assign ret_V_2_1_i_i_fu_1592_p2 = (lhs_V_i_i_fu_1554_p1 + rhs_V_1_1_i_i_reg_2327);

assign ret_V_2_2_i_i_fu_1627_p2 = (lhs_V_i_i_fu_1554_p1 + rhs_V_1_2_i_i_reg_2332);

assign ret_V_2_3_i_i_fu_1662_p2 = (lhs_V_i_i_fu_1554_p1 + rhs_V_1_3_i_i_reg_2337);

assign ret_V_2_4_i_i_fu_1697_p2 = (lhs_V_i_i_fu_1554_p1 + rhs_V_1_4_i_i_reg_2342);

assign ret_V_2_5_i_i_fu_1732_p2 = (lhs_V_i_i_fu_1554_p1 + rhs_V_1_5_i_i_reg_2347);

assign ret_V_2_6_i_i_fu_1767_p2 = (lhs_V_i_i_fu_1554_p1 + rhs_V_1_6_i_i_reg_2352);

assign ret_V_2_7_i_i_fu_1802_p2 = (lhs_V_i_i_fu_1554_p1 + rhs_V_1_7_i_i_reg_2357);

assign ret_V_2_i_i_fu_1557_p2 = (lhs_V_i_i_fu_1554_p1 + rhs_V_1_i_i_reg_2322);

assign ret_V_3_1_i_i_fu_1604_p2 = (lhs_V_1_1_i_i_fu_1597_p1 - rhs_V_2_1_i_i_fu_1601_p1);

assign ret_V_3_2_i_i_fu_1639_p2 = (lhs_V_1_2_i_i_fu_1632_p1 - rhs_V_2_2_i_i_fu_1636_p1);

assign ret_V_3_3_i_i_fu_1674_p2 = (lhs_V_1_3_i_i_fu_1667_p1 - rhs_V_2_3_i_i_fu_1671_p1);

assign ret_V_3_4_i_i_fu_1709_p2 = (lhs_V_1_4_i_i_fu_1702_p1 - rhs_V_2_4_i_i_fu_1706_p1);

assign ret_V_3_5_i_i_fu_1744_p2 = (lhs_V_1_5_i_i_fu_1737_p1 - rhs_V_2_5_i_i_fu_1741_p1);

assign ret_V_3_6_i_i_fu_1779_p2 = (lhs_V_1_6_i_i_fu_1772_p1 - rhs_V_2_6_i_i_fu_1776_p1);

assign ret_V_3_7_i_i_fu_1814_p2 = (lhs_V_1_7_i_i_fu_1807_p1 - rhs_V_2_7_i_i_fu_1811_p1);

assign ret_V_3_i_i_fu_1569_p2 = (lhs_V_1_i_i_fu_1562_p1 - rhs_V_2_i_i_fu_1566_p1);

assign rhs_V_1_1_i_i_fu_1391_p1 = cmprpop_local_7_V_1_fu_196;

assign rhs_V_1_2_i_i_fu_1395_p1 = cmprpop_local_7_V_2_fu_200;

assign rhs_V_1_3_i_i_fu_1399_p1 = cmprpop_local_7_V_3_fu_204;

assign rhs_V_1_4_i_i_fu_1403_p1 = cmprpop_local_7_V_4_fu_208;

assign rhs_V_1_5_i_i_fu_1407_p1 = cmprpop_local_7_V_5_fu_212;

assign rhs_V_1_6_i_i_fu_1411_p1 = cmprpop_local_7_V_6_fu_216;

assign rhs_V_1_7_i_i_fu_1415_p1 = cmprpop_local_7_V_7_fu_220;

assign rhs_V_1_i_i_fu_1387_p1 = cmprpop_local_7_V_fu_192;

assign rhs_V_2_1_i_i_fu_1601_p1 = andpop_local_V_1_i_i_reg_2470;

assign rhs_V_2_2_i_i_fu_1636_p1 = andpop_local_V_2_i_i_reg_2476;

assign rhs_V_2_3_i_i_fu_1671_p1 = andpop_local_V_3_i_i_reg_2482;

assign rhs_V_2_4_i_i_fu_1706_p1 = andpop_local_V_4_i_i_reg_2488;

assign rhs_V_2_5_i_i_fu_1741_p1 = andpop_local_V_5_i_i_reg_2494;

assign rhs_V_2_6_i_i_fu_1776_p1 = andpop_local_V_6_i_i_reg_2500;

assign rhs_V_2_7_i_i_fu_1811_p1 = andpop_local_V_7_i_i_reg_2506;

assign rhs_V_2_i_i_fu_1566_p1 = andpop_local_V_i_i_reg_2464;

assign start_out = real_start;

assign sum_cast_i_i_fu_510_p1 = sum_i_i_reg_2145;

assign sum_i_i_fu_505_p2 = (tmp_1_cast_i_i_reg_2127 + tmp_11_cast_i_i_fu_501_p1);

assign tmp_11_cast_i_i_fu_501_p1 = tmp_2_i_i_fu_491_p4;

assign tmp_13_cast_i_i_fu_1383_p1 = tmp_3_i_i_fu_1376_p3;

assign tmp_15_i_i_fu_1930_p2 = ((result_local_0_V_fu_1832_p3 == 22'd0) ? 1'b1 : 1'b0);

assign tmp_17_i_i_fu_1826_p3 = {{data_num_reg_2401_pp1_iter10_reg}, {tmp_13_cast_i_i_reg_2317}};

assign tmp_18_1_i_i_fu_1610_p2 = (($signed(ret_V_1_1_cast_i_i_fu_1588_p1) < $signed(ret_V_3_1_i_i_fu_1604_p2)) ? 1'b1 : 1'b0);

assign tmp_18_2_i_i_fu_1645_p2 = (($signed(ret_V_1_2_cast_i_i_fu_1623_p1) < $signed(ret_V_3_2_i_i_fu_1639_p2)) ? 1'b1 : 1'b0);

assign tmp_18_3_i_i_fu_1680_p2 = (($signed(ret_V_1_3_cast_i_i_fu_1658_p1) < $signed(ret_V_3_3_i_i_fu_1674_p2)) ? 1'b1 : 1'b0);

assign tmp_18_4_i_i_fu_1715_p2 = (($signed(ret_V_1_4_cast_i_i_fu_1693_p1) < $signed(ret_V_3_4_i_i_fu_1709_p2)) ? 1'b1 : 1'b0);

assign tmp_18_5_i_i_fu_1750_p2 = (($signed(ret_V_1_5_cast_i_i_fu_1728_p1) < $signed(ret_V_3_5_i_i_fu_1744_p2)) ? 1'b1 : 1'b0);

assign tmp_18_6_i_i_fu_1785_p2 = (($signed(ret_V_1_6_cast_i_i_fu_1763_p1) < $signed(ret_V_3_6_i_i_fu_1779_p2)) ? 1'b1 : 1'b0);

assign tmp_18_7_i_i_fu_1820_p2 = (($signed(ret_V_1_7_cast_i_i_fu_1798_p1) < $signed(ret_V_3_7_i_i_fu_1814_p2)) ? 1'b1 : 1'b0);

assign tmp_18_i_i_fu_1839_p3 = {{data_num_reg_2401_pp1_iter10_reg}, {v2_V_cast_i_i_reg_2392}};

assign tmp_19_i_i_fu_1852_p3 = {{data_num_reg_2401_pp1_iter10_reg}, {v2_V_1_cast_i_i_reg_2387}};

assign tmp_1_cast_i_i_fu_471_p1 = input_V_offset1_i_i_fu_461_p4;

assign tmp_1_fu_532_p1 = data_part_num_0_i_i_i_reg_323[0:0];

assign tmp_20_i_i_fu_1865_p3 = {{data_num_reg_2401_pp1_iter10_reg}, {v2_V_2_cast_i_i_reg_2382}};

assign tmp_21_1_i_i_fu_1936_p2 = ((result_local_1_V_fu_1845_p3 == 22'd0) ? 1'b1 : 1'b0);

assign tmp_21_2_i_i_fu_1942_p2 = ((result_local_2_V_fu_1858_p3 == 22'd0) ? 1'b1 : 1'b0);

assign tmp_21_3_i_i_fu_1948_p2 = ((result_local_3_V_fu_1871_p3 == 22'd0) ? 1'b1 : 1'b0);

assign tmp_21_4_i_i_fu_1954_p2 = ((result_local_4_V_fu_1884_p3 == 22'd0) ? 1'b1 : 1'b0);

assign tmp_21_5_i_i_fu_1960_p2 = ((result_local_5_V_fu_1897_p3 == 22'd0) ? 1'b1 : 1'b0);

assign tmp_21_6_i_i_fu_1966_p2 = ((result_local_6_V_fu_1910_p3 == 22'd0) ? 1'b1 : 1'b0);

assign tmp_21_7_i_i_fu_1972_p2 = ((result_local_7_V_fu_1923_p3 == 22'd0) ? 1'b1 : 1'b0);

assign tmp_21_i_i_fu_1878_p3 = {{data_num_reg_2401_pp1_iter10_reg}, {v2_V_3_cast_i_i_reg_2377}};

assign tmp_22_i_i_fu_1891_p3 = {{data_num_reg_2401_pp1_iter10_reg}, {v2_V_4_cast_i_i_reg_2372}};

assign tmp_23_i_i_fu_1904_p3 = {{data_num_reg_2401_pp1_iter10_reg}, {v2_V_5_cast_i_i_reg_2367}};

assign tmp_24_i_i_fu_1917_p3 = {{data_num_reg_2401_pp1_iter10_reg}, {v2_V_6_cast_i_i_reg_2362}};

assign tmp_2_i_i_fu_491_p4 = {{{{1'd1}, {tmp_fu_487_p1}}}, {4'd0}};

assign tmp_3_fu_1501_p2 = ap_phi_mux_data_num_assign_i_i_phi_fu_338_p4 << 6'd1;

assign tmp_3_i_i_fu_1376_p3 = {{tmp_reg_2140}, {3'd0}};

assign tmp_4_i_i_fu_520_p2 = ((data_part_num_0_i_i_i_reg_323 == 5'd16) ? 1'b1 : 1'b0);

assign tmp_7_i_i_fu_1575_p2 = (($signed(ret_V_1_cast_i_i_fu_1550_p1) < $signed(ret_V_3_i_i_fu_1569_p2)) ? 1'b1 : 1'b0);

assign tmp_8_i_i_fu_1489_p2 = ((ap_phi_mux_data_num_assign_i_i_phi_fu_338_p4 == 6'd32) ? 1'b1 : 1'b0);

assign tmp_fu_487_p1 = cmpr_chunk_num_assign_i_i_reg_312[1:0];

assign tmp_i_i_fu_475_p2 = ((cmpr_chunk_num_assign_i_i_reg_312 == 3'd4) ? 1'b1 : 1'b0);

assign v2_V_1_cast_i_i_fu_1475_p1 = v2_V_1_i_i_fu_1469_p2;

assign v2_V_1_i_i_fu_1469_p2 = (tmp_3_i_i_fu_1376_p3 | 5'd2);

assign v2_V_2_cast_i_i_fu_1465_p1 = v2_V_2_i_i_fu_1459_p2;

assign v2_V_2_i_i_fu_1459_p2 = (tmp_3_i_i_fu_1376_p3 | 5'd3);

assign v2_V_3_cast_i_i_fu_1455_p1 = v2_V_3_i_i_fu_1449_p2;

assign v2_V_3_i_i_fu_1449_p2 = (tmp_3_i_i_fu_1376_p3 | 5'd4);

assign v2_V_4_cast_i_i_fu_1445_p1 = v2_V_4_i_i_fu_1439_p2;

assign v2_V_4_i_i_fu_1439_p2 = (tmp_3_i_i_fu_1376_p3 | 5'd5);

assign v2_V_5_cast_i_i_fu_1435_p1 = v2_V_5_i_i_fu_1429_p2;

assign v2_V_5_i_i_fu_1429_p2 = (tmp_3_i_i_fu_1376_p3 | 5'd6);

assign v2_V_6_cast_i_i_fu_1425_p1 = v2_V_6_i_i_fu_1419_p2;

assign v2_V_6_i_i_fu_1419_p2 = (tmp_3_i_i_fu_1376_p3 | 5'd7);

assign v2_V_cast_i_i_fu_1485_p1 = v2_V_i_i_fu_1479_p2;

assign v2_V_i_i_fu_1479_p2 = (tmp_3_i_i_fu_1376_p3 | 5'd1);

always @ (posedge ap_clk) begin
    tmp_1_cast_i_i_reg_2127[58] <= 1'b0;
    tmp_13_cast_i_i_reg_2317[2:0] <= 3'b000;
    tmp_13_cast_i_i_reg_2317[15:5] <= 11'b00000000000;
    rhs_V_1_i_i_reg_2322[11] <= 1'b0;
    rhs_V_1_1_i_i_reg_2327[11] <= 1'b0;
    rhs_V_1_2_i_i_reg_2332[11] <= 1'b0;
    rhs_V_1_3_i_i_reg_2337[11] <= 1'b0;
    rhs_V_1_4_i_i_reg_2342[11] <= 1'b0;
    rhs_V_1_5_i_i_reg_2347[11] <= 1'b0;
    rhs_V_1_6_i_i_reg_2352[11] <= 1'b0;
    rhs_V_1_7_i_i_reg_2357[11] <= 1'b0;
    v2_V_6_cast_i_i_reg_2362[2:0] <= 3'b111;
    v2_V_6_cast_i_i_reg_2362[15:5] <= 11'b00000000000;
    v2_V_5_cast_i_i_reg_2367[2:0] <= 3'b110;
    v2_V_5_cast_i_i_reg_2367[15:5] <= 11'b00000000000;
    v2_V_4_cast_i_i_reg_2372[2:0] <= 3'b101;
    v2_V_4_cast_i_i_reg_2372[15:5] <= 11'b00000000000;
    v2_V_3_cast_i_i_reg_2377[2:0] <= 3'b100;
    v2_V_3_cast_i_i_reg_2377[15:5] <= 11'b00000000000;
    v2_V_2_cast_i_i_reg_2382[2:0] <= 3'b011;
    v2_V_2_cast_i_i_reg_2382[15:5] <= 11'b00000000000;
    v2_V_1_cast_i_i_reg_2387[2:0] <= 3'b010;
    v2_V_1_cast_i_i_reg_2387[15:5] <= 11'b00000000000;
    v2_V_cast_i_i_reg_2392[2:0] <= 3'b001;
    v2_V_cast_i_i_reg_2392[15:5] <= 11'b00000000000;
    tmp_3_reg_2414[0] <= 1'b0;
    result_local_0_V_reg_2552[2:0] <= 3'b000;
    result_local_0_V_reg_2552[15:5] <= 11'b00000000000;
    result_local_1_V_reg_2557[2:1] <= 2'b00;
    result_local_1_V_reg_2557[15:5] <= 11'b00000000000;
    result_local_2_V_reg_2562[0] <= 1'b0;
    result_local_2_V_reg_2562[2:2] <= 1'b0;
    result_local_2_V_reg_2562[15:5] <= 11'b00000000000;
    result_local_3_V_reg_2567[2] <= 1'b0;
    result_local_3_V_reg_2567[15:5] <= 11'b00000000000;
    result_local_4_V_reg_2572[1:0] <= 2'b00;
    result_local_4_V_reg_2572[15:5] <= 11'b00000000000;
    result_local_5_V_reg_2577[1] <= 1'b0;
    result_local_5_V_reg_2577[15:5] <= 11'b00000000000;
    result_local_6_V_reg_2582[0] <= 1'b0;
    result_local_6_V_reg_2582[15:5] <= 11'b00000000000;
    result_local_7_V_reg_2587[15:5] <= 11'b00000000000;
end

endmodule //tancalc6
