{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671283054208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671283054209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 18:47:34 2022 " "Processing started: Sat Dec 17 18:47:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671283054209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283054209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c dut_instance " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c dut_instance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283054209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671283054622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671283054623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_cpu.vhd 18 9 " "Found 18 design units, including 9 entities, in source file iitb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arch " "Found design unit 1: ALU-alu_arch" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 register_component-rc " "Found design unit 2: register_component-rc" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 register_file-regf " "Found design unit 3: register_file-regf" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 memory_unit-abstract " "Found design unit 4: memory_unit-abstract" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 279 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sign_extend_6-Extend_1 " "Found design unit 5: sign_extend_6-Extend_1" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sign_extend_9-Extend " "Found design unit 6: sign_extend_9-Extend" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 330 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Datapath-flow " "Found design unit 7: Datapath-flow" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 state_FSM-Struct " "Found design unit 8: state_FSM-Struct" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 IITB_CPU-cpu " "Found design unit 9: IITB_CPU-cpu" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 799 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_component " "Found entity 2: register_component" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_file " "Found entity 3: register_file" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_ENTITY_NAME" "4 memory_unit " "Found entity 4: memory_unit" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_extend_6 " "Found entity 5: sign_extend_6" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_ENTITY_NAME" "6 sign_extend_9 " "Found entity 6: sign_extend_9" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_ENTITY_NAME" "7 Datapath " "Found entity 7: Datapath" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_ENTITY_NAME" "8 state_FSM " "Found entity 8: state_FSM" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""} { "Info" "ISGN_ENTITY_NAME" "9 IITB_CPU " "Found entity 9: IITB_CPU" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671283064642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_CPU " "Elaborating entity \"IITB_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671283064712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:datapath_instance " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:datapath_instance\"" {  } { { "IITB_CPU.vhd" "datapath_instance" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671283064724 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memAddr IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"memAddr\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064735 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1in IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"t1in\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064735 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"enable\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064735 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluA IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"aluA\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064735 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluB IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"aluB\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064736 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluOp IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"aluOp\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064736 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfa3 IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"rfa3\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064736 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfd3 IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"rfd3\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064736 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfa1 IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"rfa1\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064736 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfa2 IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"rfa2\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064736 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t2in IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"t2in\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064736 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t3in IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"t3in\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064737 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_in IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"mem_in\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064737 "|IITB_CPU|Datapath:datapath_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_beq IITB_CPU.vhd(429) " "VHDL Process Statement warning at IITB_CPU.vhd(429): inferring latch(es) for signal or variable \"Z_beq\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064737 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_beq IITB_CPU.vhd(429) " "Inferred latch for \"Z_beq\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064740 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064740 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064740 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[2\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[2\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064741 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[3\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[3\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064741 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[4\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[4\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064741 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[5\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[5\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064741 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[6\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[6\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064741 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[7\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[7\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064741 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[8\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[8\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064742 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[9\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[9\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064742 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[10\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[10\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064742 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[11\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[11\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064742 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[12\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[12\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064742 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[13\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[13\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064742 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[14\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[14\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064742 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[15\] IITB_CPU.vhd(429) " "Inferred latch for \"mem_in\[15\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064742 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064743 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064743 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[2\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[2\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064743 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[3\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[3\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064743 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[4\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[4\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064743 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[5\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[5\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064743 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[6\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[6\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064743 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[7\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[7\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064744 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[8\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[8\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064744 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[9\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[9\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064744 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[10\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[10\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064744 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[11\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[11\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064744 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[12\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[12\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064744 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[13\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[13\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064744 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[14\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[14\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064744 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[15\] IITB_CPU.vhd(429) " "Inferred latch for \"t3in\[15\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064745 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064745 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064745 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[2\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[2\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064745 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[3\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[3\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064745 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[4\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[4\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064745 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[5\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[5\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064745 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[6\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[6\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064745 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[7\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[7\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064745 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[8\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[8\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064746 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[9\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[9\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064746 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[10\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[10\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064746 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[11\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[11\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064746 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[12\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[12\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064746 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[13\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[13\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064746 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[14\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[14\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064746 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[15\] IITB_CPU.vhd(429) " "Inferred latch for \"t2in\[15\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064747 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa2\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"rfa2\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064747 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa2\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"rfa2\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064747 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa2\[2\] IITB_CPU.vhd(429) " "Inferred latch for \"rfa2\[2\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064747 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa1\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"rfa1\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064747 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa1\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"rfa1\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064747 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa1\[2\] IITB_CPU.vhd(429) " "Inferred latch for \"rfa1\[2\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064747 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064748 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064748 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[2\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[2\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064748 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[3\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[3\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064748 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[4\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[4\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064748 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[5\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[5\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064748 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[6\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[6\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064748 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[7\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[7\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064748 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[8\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[8\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064748 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[9\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[9\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064749 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[10\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[10\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064749 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[11\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[11\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064749 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[12\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[12\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064749 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[13\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[13\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064749 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[14\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[14\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064749 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[15\] IITB_CPU.vhd(429) " "Inferred latch for \"rfd3\[15\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064749 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa3\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"rfa3\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064750 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa3\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"rfa3\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064750 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa3\[2\] IITB_CPU.vhd(429) " "Inferred latch for \"rfa3\[2\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064750 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"aluOp\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064750 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"aluOp\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064750 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064750 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064750 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[2\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[2\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064750 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[3\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[3\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064751 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[4\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[4\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064751 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[5\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[5\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064751 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[6\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[6\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064751 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[7\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[7\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064751 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[8\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[8\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064751 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[9\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[9\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064751 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[10\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[10\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064751 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[11\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[11\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064752 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[12\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[12\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064752 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[13\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[13\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064752 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[14\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[14\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064752 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[15\] IITB_CPU.vhd(429) " "Inferred latch for \"aluB\[15\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064752 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064752 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064753 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[2\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[2\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064753 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[3\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[3\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064753 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[4\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[4\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064753 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[5\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[5\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064753 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[6\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[6\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064753 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[7\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[7\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064754 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[8\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[8\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064754 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[9\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[9\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064754 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[10\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[10\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064754 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[11\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[11\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064754 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[12\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[12\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064754 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[13\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[13\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064755 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[14\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[14\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064755 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[15\] IITB_CPU.vhd(429) " "Inferred latch for \"aluA\[15\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064755 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"enable\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064755 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"enable\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064755 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[2\] IITB_CPU.vhd(429) " "Inferred latch for \"enable\[2\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064756 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[3\] IITB_CPU.vhd(429) " "Inferred latch for \"enable\[3\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064756 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[4\] IITB_CPU.vhd(429) " "Inferred latch for \"enable\[4\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064756 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[5\] IITB_CPU.vhd(429) " "Inferred latch for \"enable\[5\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064756 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[6\] IITB_CPU.vhd(429) " "Inferred latch for \"enable\[6\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064756 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[7\] IITB_CPU.vhd(429) " "Inferred latch for \"enable\[7\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064756 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[8\] IITB_CPU.vhd(429) " "Inferred latch for \"enable\[8\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064756 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064757 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064757 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[2\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[2\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064757 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[3\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[3\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064757 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[4\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[4\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064757 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[5\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[5\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064757 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[6\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[6\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064757 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[7\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[7\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064757 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[8\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[8\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064758 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[9\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[9\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064758 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[10\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[10\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064758 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[11\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[11\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064758 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[12\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[12\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064758 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[13\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[13\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064758 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[14\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[14\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064758 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[15\] IITB_CPU.vhd(429) " "Inferred latch for \"t1in\[15\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064758 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[0\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[0\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064759 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[1\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[1\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064759 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[2\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[2\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064759 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[3\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[3\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064759 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[4\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[4\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064759 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[5\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[5\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064759 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[6\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[6\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064759 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[7\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[7\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064759 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[8\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[8\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064760 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[9\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[9\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064760 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[10\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[10\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064760 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[11\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[11\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064760 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[12\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[12\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064760 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[13\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[13\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064760 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[14\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[14\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064761 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[15\] IITB_CPU.vhd(429) " "Inferred latch for \"memAddr\[15\]\" at IITB_CPU.vhd(429)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064761 "|IITB_CPU|Datapath:datapath_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_component Datapath:datapath_instance\|register_component:T1 " "Elaborating entity \"register_component\" for hierarchy \"Datapath:datapath_instance\|register_component:T1\"" {  } { { "IITB_CPU.vhd" "T1" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671283064798 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_data IITB_CPU.vhd(137) " "VHDL Process Statement warning at IITB_CPU.vhd(137): inferring latch(es) for signal or variable \"reg_data\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064799 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[0\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[0\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064800 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[1\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[1\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064800 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[2\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[2\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064801 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[3\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[3\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064801 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[4\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[4\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064801 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[5\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[5\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064801 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[6\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[6\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064801 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[7\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[7\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064801 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[8\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[8\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064802 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[9\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[9\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064802 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[10\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[10\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064802 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[11\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[11\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064802 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[12\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[12\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064802 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[13\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[13\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064802 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[14\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[14\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064803 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[15\] IITB_CPU.vhd(137) " "Inferred latch for \"reg_data\[15\]\" at IITB_CPU.vhd(137)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064803 "|IITB_CPU|Datapath:datapath_instance|register_component:T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:datapath_instance\|ALU:alu_instance " "Elaborating entity \"ALU\" for hierarchy \"Datapath:datapath_instance\|ALU:alu_instance\"" {  } { { "IITB_CPU.vhd" "alu_instance" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671283064811 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_C IITB_CPU.vhd(41) " "VHDL Process Statement warning at IITB_CPU.vhd(41): inferring latch(es) for signal or variable \"ALU_C\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064814 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_init IITB_CPU.vhd(41) " "VHDL Process Statement warning at IITB_CPU.vhd(41): inferring latch(es) for signal or variable \"Z_init\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064814 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C IITB_CPU.vhd(41) " "VHDL Process Statement warning at IITB_CPU.vhd(41): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064814 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z IITB_CPU.vhd(41) " "VHDL Process Statement warning at IITB_CPU.vhd(41): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064814 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z0 IITB_CPU.vhd(41) " "VHDL Process Statement warning at IITB_CPU.vhd(41): inferring latch(es) for signal or variable \"Z0\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283064814 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z0 IITB_CPU.vhd(41) " "Inferred latch for \"Z0\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064816 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z IITB_CPU.vhd(41) " "Inferred latch for \"Z\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064816 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C IITB_CPU.vhd(41) " "Inferred latch for \"C\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064816 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[0\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[0\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064816 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[1\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[1\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064816 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[2\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[2\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064816 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[3\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[3\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064816 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[4\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[4\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064816 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[5\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[5\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064817 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[6\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[6\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064817 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[7\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[7\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064817 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[8\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[8\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064817 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[9\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[9\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064817 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[10\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[10\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064817 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[11\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[11\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064817 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[12\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[12\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064817 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[13\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[13\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064817 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[14\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[14\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064817 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[15\] IITB_CPU.vhd(41) " "Inferred latch for \"ALU_C\[15\]\" at IITB_CPU.vhd(41)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064818 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_proc:Z_init IITB_CPU.vhd(49) " "Inferred latch for \"alu_proc:Z_init\" at IITB_CPU.vhd(49)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283064818 "|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit Datapath:datapath_instance\|memory_unit:mem " "Elaborating entity \"memory_unit\" for hierarchy \"Datapath:datapath_instance\|memory_unit:mem\"" {  } { { "IITB_CPU.vhd" "mem" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671283064827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Datapath:datapath_instance\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"Datapath:datapath_instance\|register_file:rf\"" {  } { { "IITB_CPU.vhd" "rf" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671283065261 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D1 IITB_CPU.vhd(209) " "VHDL Process Statement warning at IITB_CPU.vhd(209): inferring latch(es) for signal or variable \"RF_D1\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283065264 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D2 IITB_CPU.vhd(209) " "VHDL Process Statement warning at IITB_CPU.vhd(209): inferring latch(es) for signal or variable \"RF_D2\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671283065264 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[0\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[0\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065266 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[1\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[1\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065266 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[2\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[2\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065266 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[3\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[3\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065266 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[4\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[4\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065266 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[5\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[5\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065266 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[6\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[6\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[7\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[7\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[8\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[8\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[9\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[9\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[10\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[10\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[11\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[11\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[12\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[12\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[13\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[13\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[14\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[14\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[15\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D2\[15\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[0\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[0\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[1\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[1\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[2\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[2\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[3\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[3\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065267 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[4\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[4\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065268 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[5\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[5\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065268 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[6\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[6\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065268 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[7\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[7\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065268 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[8\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[8\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065268 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[9\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[9\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065268 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[10\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[10\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065268 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[11\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[11\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065268 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[12\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[12\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065268 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[13\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[13\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065268 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[14\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[14\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065268 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[15\] IITB_CPU.vhd(209) " "Inferred latch for \"RF_D1\[15\]\" at IITB_CPU.vhd(209)" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283065268 "|IITB_CPU|Datapath:datapath_instance|register_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_6 Datapath:datapath_instance\|sign_extend_6:sign_extend_10 " "Elaborating entity \"sign_extend_6\" for hierarchy \"Datapath:datapath_instance\|sign_extend_6:sign_extend_10\"" {  } { { "IITB_CPU.vhd" "sign_extend_10" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671283065289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_9 Datapath:datapath_instance\|sign_extend_9:sign_extend_7 " "Elaborating entity \"sign_extend_9\" for hierarchy \"Datapath:datapath_instance\|sign_extend_9:sign_extend_7\"" {  } { { "IITB_CPU.vhd" "sign_extend_7" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671283065295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_FSM state_FSM:fsm_instance " "Elaborating entity \"state_FSM\" for hierarchy \"state_FSM:fsm_instance\"" {  } { { "IITB_CPU.vhd" "fsm_instance" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671283065302 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Datapath:datapath_instance\|memory_unit:mem\|data " "RAM logic \"Datapath:datapath_instance\|memory_unit:mem\|data\" is uninferred because MIF is not supported for the selected family" {  } { { "IITB_CPU.vhd" "data" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 281 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1671283066322 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1671283066322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:datapath_instance\|enable\[3\] " "LATCH primitive \"Datapath:datapath_instance\|enable\[3\]\" is permanently enabled" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671283066604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:datapath_instance\|enable\[4\] " "LATCH primitive \"Datapath:datapath_instance\|enable\[4\]\" is permanently enabled" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671283066604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:datapath_instance\|enable\[0\] " "LATCH primitive \"Datapath:datapath_instance\|enable\[0\]\" is permanently enabled" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671283066604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:datapath_instance\|enable\[7\] " "LATCH primitive \"Datapath:datapath_instance\|enable\[7\]\" is permanently enabled" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671283066604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:datapath_instance\|enable\[5\] " "LATCH primitive \"Datapath:datapath_instance\|enable\[5\]\" is permanently enabled" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671283066604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:datapath_instance\|enable\[6\] " "LATCH primitive \"Datapath:datapath_instance\|enable\[6\]\" is permanently enabled" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671283066604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:datapath_instance\|enable\[2\] " "LATCH primitive \"Datapath:datapath_instance\|enable\[2\]\" is permanently enabled" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671283066604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:datapath_instance\|enable\[1\] " "LATCH primitive \"Datapath:datapath_instance\|enable\[1\]\" is permanently enabled" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671283066604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:datapath_instance\|enable\[8\] " "LATCH primitive \"Datapath:datapath_instance\|enable\[8\]\" is permanently enabled" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 429 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671283066605 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_output VCC " "Pin \"CLK_output\" is stuck at VCC" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 796 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671283066836 "|IITB_CPU|CLK_output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671283066836 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "215 " "215 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671283066843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671283066998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671283066998 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 795 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671283067039 "|IITB_CPU|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/IITB_CPU/IITB_CPU.vhd" 795 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671283067039 "|IITB_CPU|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1671283067039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671283067039 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671283067039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671283067039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671283067069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 18:47:47 2022 " "Processing ended: Sat Dec 17 18:47:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671283067069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671283067069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671283067069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671283067069 ""}
