$date
	Mon Jan  6 16:01:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! f $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module DUT $end
$var wire 1 ! f $end
$var wire 1 " x $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#5
0!
0#
1"
#10
1#
0"
#15
1!
1"
#20
0!
0#
0"
#25
