# 12-bit SAR ADC Design on SKY130 using Open-Source Tools

This repository presents the frontend design of a **Successive Approximation Register Analog-to-Digital Converter (SAR ADC)** using **open-source EDA tools** and **SKY130 130nm PDK** (provided by SkyWater Technology and Google).

## ğŸ“Œ Project Overview

The SAR ADC is implemented with a **differential input architecture** to improve noise immunity, enhance accuracy, and eliminate common-mode offsets. The design flow includes:

- Full schematic-level design (frontend only)
- Functional and pre-layout simulations
- Block-level verification and system evaluation

All steps are done **entirely with open-source tools**, ensuring reproducibility and accessibility.

## ğŸ§© System Architecture

The SAR ADC consists of the following main blocks:

- ğŸ”¸ **Internal Pulse Generator** â€“ generates timing/control pulses  
- ğŸ”¸ **Bootstrapped Switch** â€“ enhances sampling linearity  
- ğŸ”¸ **Differential Capacitive DAC** â€“ binary-weighted capacitor array  
- ğŸ”¸ **Dynamic Comparator** â€“ for low-power and high-speed comparison  
- ğŸ”¸ **SAR Logic** â€“ controls the bit-by-bit approximation process  

## ğŸ§± Block Diagram

![SAR ADC Architecture](images/sar_adc_block_diagram.png)

## ğŸ§ª Tools Used

- ğŸ› ï¸ [Xschem](https://github.com/StefanSchippers/xschem) â€“ schematic capture  
- âš™ï¸ [Ngspice](http://ngspice.sourceforge.net/) â€“ circuit simulation  
- ğŸ“Š [Gaw (GTKWave Alternative)](https://github.com/StefanSchippers/gaw) â€“ waveform viewer and simulation analysis  

## ğŸ“ Target Specifications

| Parameter               | Value                     |
|------------------------|---------------------------|
| Architecture           | SAR (Successive Approximation) |
| Resolution             | 12 bits                   |
| Sampling Rate          | **TBD** MS/s *(to be filled)* |
| Input Voltage Range    | 0 V to 1.8 V              |
| Technology             | SKY130nm CMOS             |

## ğŸ“ˆ Evaluation Metrics

Simulation results will include:

- Linearity (INL, DNL)
- SNR/ENOB...
- Functional validation of each block

## ğŸ§¾ License

This project is open-sourced under the [MIT License](LICENSE) and uses open PDKs and tools for academic and research purposes.

---

ğŸ”¬ *Designed as part of an undergraduate thesis at Ho Chi Minh University of Science.*

