// Seed: 3138288135
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3 = id_3.sum;
  assign id_3 = id_3;
  assign module_1.type_10 = 0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wire id_0
);
  always_comb begin : LABEL_0
    if (id_0)
      `define pp_2 0
  end
  reg id_3;
  assign id_3 = 1;
  id_4 :
  assert property (@(negedge 1) id_3) id_4 <= id_3;
  wire id_5;
  tri0 id_6;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2;
  wire id_1, id_2, id_3;
  wire id_4, id_5, id_6;
  assign id_3 = 1'b0;
endmodule
