using vhdl design sequential circuit 
lab 2 
uing
vhdl
design
sequential
circuit
lab
2
objective
lab
assignment
design
sequential
circuit
will
submit
specification
vhdl
code
eee
please
read
instructions
carefully
properly
submitted
assignments
will
graded
group
submit
one
copy
forget
mention
partner's
name
files
specification
due
monday
4
16
2012
3pm
task
design
3
bit
counter
counts
increment
5
counter
generates
series
numbers
clock
cycle
regular
3
bit
counters
increment
couter
value
1
every
interval
output
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
continue
repeat
5
counter
increments
counter
value
5
time
output
0
5
2
7
4
1
6
3
0
5
design
consist
2
parts
combinational
circuit
computes
next
value
based
current
value
call
calculator
sequential
circuit
remembers
current
value
updates
next
one
clock
call
register
first
specify
calculator
truth
table
write
logical
expression
feel
free
simplify
expression
name
input
signal
current
output
signal
next
draw
gate
level
schematic
optimized
expression
second
show
connect
register
calculator
well
reset
clock
signals
block
diagram
4
ports
register
reset
clock
input
output
2
ports
calculator
current
next
design
due
friday
4
20
2012
11
45pm
download
lab2
zip
unpack
5
counter
module
lab2
entity
two
1
bit
inputs
clk
reset
one
3
bit
output
count
rising
edge
clock
signal
clk
triggers
counter
next
value
reset
signal
reset
sets
output
counter
0
asynchronously
means
counter
value
chages
0
immediatly
reset
signal
arrives
even
without
clock
trigger
remember
reset
low
active
signal
vhdl
design
consist
combinational
logic
section
implemented
via
concurrent
signal
assignments
using
logical
gates
etc
register
update
process
top
level
design
called
lab2
needs
following
ports
order
given
names
inputs
clk
std
logic
reset
std
logic
outputs
count
std
logic
vector
2
downto
0
name
order
ports
design
important
receive
full
credit
please
follow
order
assign
names
verification
due
friday
4
20
2012
11
45pm
test
bench
generate
clock
signal
clock
cycle
time
10
ns
first
verify
counting
functionality
applying
least
10
clock
signals
counter
try
start
couting
different
values
take
2
screen
shots
2
different
inital
values
second
verify
reset
siganl
can
reset
counter
zero
asynchronously
also
veryfy
counter
start
counting
reset
signal
removed
reset
signal
may
necessarily
change
time
clock
take
screen
shot
waveform
produce
lab
specification
design
including
truth
table
logic
expressions
schematics
calculator
top
level
block
diagram
complete
counter
please
submit
specification
monday
4
16
2012
3pm
vhdl
design
vhdl
test
bench
3
screen
shots
please
submit
design
verification
friday
4
20
2012
11
45pm
