ARM GAS  /tmp/cclGKiJk.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NMI_Handler:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f3xx_it.c"
   1:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_it.c **** /**
   3:Core/Src/stm32f3xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_it.c ****   * @file    stm32f3xx_it.c
   5:Core/Src/stm32f3xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f3xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f3xx_it.c ****   * @attention
   8:Core/Src/stm32f3xx_it.c ****   *
   9:Core/Src/stm32f3xx_it.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/stm32f3xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f3xx_it.c ****   *
  12:Core/Src/stm32f3xx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32f3xx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32f3xx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32f3xx_it.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32f3xx_it.c ****   *
  17:Core/Src/stm32f3xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_it.c ****   */
  19:Core/Src/stm32f3xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_it.c **** 
  21:Core/Src/stm32f3xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_it.c **** #include "main.h"
  23:Core/Src/stm32f3xx_it.c **** #include "stm32f3xx_it.h"
  24:Core/Src/stm32f3xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f3xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f3xx_it.c **** 
  28:Core/Src/stm32f3xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f3xx_it.c **** 
ARM GAS  /tmp/cclGKiJk.s 			page 2


  31:Core/Src/stm32f3xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f3xx_it.c **** 
  33:Core/Src/stm32f3xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f3xx_it.c **** 
  36:Core/Src/stm32f3xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f3xx_it.c **** 
  38:Core/Src/stm32f3xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f3xx_it.c **** 
  41:Core/Src/stm32f3xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f3xx_it.c **** 
  43:Core/Src/stm32f3xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f3xx_it.c **** 
  46:Core/Src/stm32f3xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f3xx_it.c **** 
  48:Core/Src/stm32f3xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f3xx_it.c **** 
  51:Core/Src/stm32f3xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f3xx_it.c **** 
  53:Core/Src/stm32f3xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f3xx_it.c **** 
  56:Core/Src/stm32f3xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f3xx_it.c **** 
  58:Core/Src/stm32f3xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f3xx_it.c **** extern TIM_HandleTypeDef htim1;
  60:Core/Src/stm32f3xx_it.c **** 
  61:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN EV */
  62:Core/Src/stm32f3xx_it.c **** 
  63:Core/Src/stm32f3xx_it.c **** /* USER CODE END EV */
  64:Core/Src/stm32f3xx_it.c **** 
  65:Core/Src/stm32f3xx_it.c **** /******************************************************************************/
  66:Core/Src/stm32f3xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  67:Core/Src/stm32f3xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f3xx_it.c **** /**
  69:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Non maskable interrupt.
  70:Core/Src/stm32f3xx_it.c ****   */
  71:Core/Src/stm32f3xx_it.c **** void NMI_Handler(void)
  72:Core/Src/stm32f3xx_it.c **** {
  29              		.loc 1 72 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  73:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  74:Core/Src/stm32f3xx_it.c **** 
  75:Core/Src/stm32f3xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  77:Core/Src/stm32f3xx_it.c **** 
  78:Core/Src/stm32f3xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  79:Core/Src/stm32f3xx_it.c **** }
  34              		.loc 1 79 1 view .LVU1
  35 0000 7047     		bx	lr
  36              		.cfi_endproc
ARM GAS  /tmp/cclGKiJk.s 			page 3


  37              	.LFE130:
  39              		.section	.text.HardFault_Handler,"ax",%progbits
  40              		.align	1
  41              		.global	HardFault_Handler
  42              		.syntax unified
  43              		.thumb
  44              		.thumb_func
  45              		.fpu fpv4-sp-d16
  47              	HardFault_Handler:
  48              	.LFB131:
  80:Core/Src/stm32f3xx_it.c **** 
  81:Core/Src/stm32f3xx_it.c **** /**
  82:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Hard fault interrupt.
  83:Core/Src/stm32f3xx_it.c ****   */
  84:Core/Src/stm32f3xx_it.c **** void HardFault_Handler(void)
  85:Core/Src/stm32f3xx_it.c **** {
  49              		.loc 1 85 1 view -0
  50              		.cfi_startproc
  51              		@ Volatile: function does not return.
  52              		@ args = 0, pretend = 0, frame = 0
  53              		@ frame_needed = 0, uses_anonymous_args = 0
  54              		@ link register save eliminated.
  55              	.L3:
  86:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  87:Core/Src/stm32f3xx_it.c **** 
  88:Core/Src/stm32f3xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  89:Core/Src/stm32f3xx_it.c ****   while (1)
  56              		.loc 1 89 3 discriminator 1 view .LVU3
  90:Core/Src/stm32f3xx_it.c ****   {
  91:Core/Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  92:Core/Src/stm32f3xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  93:Core/Src/stm32f3xx_it.c ****   }
  57              		.loc 1 93 3 discriminator 1 view .LVU4
  89:Core/Src/stm32f3xx_it.c ****   {
  58              		.loc 1 89 9 discriminator 1 view .LVU5
  59 0000 FEE7     		b	.L3
  60              		.cfi_endproc
  61              	.LFE131:
  63              		.section	.text.MemManage_Handler,"ax",%progbits
  64              		.align	1
  65              		.global	MemManage_Handler
  66              		.syntax unified
  67              		.thumb
  68              		.thumb_func
  69              		.fpu fpv4-sp-d16
  71              	MemManage_Handler:
  72              	.LFB132:
  94:Core/Src/stm32f3xx_it.c **** }
  95:Core/Src/stm32f3xx_it.c **** 
  96:Core/Src/stm32f3xx_it.c **** /**
  97:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Memory management fault.
  98:Core/Src/stm32f3xx_it.c ****   */
  99:Core/Src/stm32f3xx_it.c **** void MemManage_Handler(void)
 100:Core/Src/stm32f3xx_it.c **** {
  73              		.loc 1 100 1 view -0
  74              		.cfi_startproc
  75              		@ Volatile: function does not return.
ARM GAS  /tmp/cclGKiJk.s 			page 4


  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79              	.L5:
 101:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 102:Core/Src/stm32f3xx_it.c **** 
 103:Core/Src/stm32f3xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 104:Core/Src/stm32f3xx_it.c ****   while (1)
  80              		.loc 1 104 3 discriminator 1 view .LVU7
 105:Core/Src/stm32f3xx_it.c ****   {
 106:Core/Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 107:Core/Src/stm32f3xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 108:Core/Src/stm32f3xx_it.c ****   }
  81              		.loc 1 108 3 discriminator 1 view .LVU8
 104:Core/Src/stm32f3xx_it.c ****   {
  82              		.loc 1 104 9 discriminator 1 view .LVU9
  83 0000 FEE7     		b	.L5
  84              		.cfi_endproc
  85              	.LFE132:
  87              		.section	.text.BusFault_Handler,"ax",%progbits
  88              		.align	1
  89              		.global	BusFault_Handler
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  93              		.fpu fpv4-sp-d16
  95              	BusFault_Handler:
  96              	.LFB133:
 109:Core/Src/stm32f3xx_it.c **** }
 110:Core/Src/stm32f3xx_it.c **** 
 111:Core/Src/stm32f3xx_it.c **** /**
 112:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 113:Core/Src/stm32f3xx_it.c ****   */
 114:Core/Src/stm32f3xx_it.c **** void BusFault_Handler(void)
 115:Core/Src/stm32f3xx_it.c **** {
  97              		.loc 1 115 1 view -0
  98              		.cfi_startproc
  99              		@ Volatile: function does not return.
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
 103              	.L7:
 116:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 117:Core/Src/stm32f3xx_it.c **** 
 118:Core/Src/stm32f3xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 119:Core/Src/stm32f3xx_it.c ****   while (1)
 104              		.loc 1 119 3 discriminator 1 view .LVU11
 120:Core/Src/stm32f3xx_it.c ****   {
 121:Core/Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 122:Core/Src/stm32f3xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 123:Core/Src/stm32f3xx_it.c ****   }
 105              		.loc 1 123 3 discriminator 1 view .LVU12
 119:Core/Src/stm32f3xx_it.c ****   {
 106              		.loc 1 119 9 discriminator 1 view .LVU13
 107 0000 FEE7     		b	.L7
 108              		.cfi_endproc
 109              	.LFE133:
ARM GAS  /tmp/cclGKiJk.s 			page 5


 111              		.section	.text.UsageFault_Handler,"ax",%progbits
 112              		.align	1
 113              		.global	UsageFault_Handler
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 117              		.fpu fpv4-sp-d16
 119              	UsageFault_Handler:
 120              	.LFB134:
 124:Core/Src/stm32f3xx_it.c **** }
 125:Core/Src/stm32f3xx_it.c **** 
 126:Core/Src/stm32f3xx_it.c **** /**
 127:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 128:Core/Src/stm32f3xx_it.c ****   */
 129:Core/Src/stm32f3xx_it.c **** void UsageFault_Handler(void)
 130:Core/Src/stm32f3xx_it.c **** {
 121              		.loc 1 130 1 view -0
 122              		.cfi_startproc
 123              		@ Volatile: function does not return.
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127              	.L9:
 131:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 132:Core/Src/stm32f3xx_it.c **** 
 133:Core/Src/stm32f3xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 134:Core/Src/stm32f3xx_it.c ****   while (1)
 128              		.loc 1 134 3 discriminator 1 view .LVU15
 135:Core/Src/stm32f3xx_it.c ****   {
 136:Core/Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 137:Core/Src/stm32f3xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 138:Core/Src/stm32f3xx_it.c ****   }
 129              		.loc 1 138 3 discriminator 1 view .LVU16
 134:Core/Src/stm32f3xx_it.c ****   {
 130              		.loc 1 134 9 discriminator 1 view .LVU17
 131 0000 FEE7     		b	.L9
 132              		.cfi_endproc
 133              	.LFE134:
 135              		.section	.text.DebugMon_Handler,"ax",%progbits
 136              		.align	1
 137              		.global	DebugMon_Handler
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 141              		.fpu fpv4-sp-d16
 143              	DebugMon_Handler:
 144              	.LFB135:
 139:Core/Src/stm32f3xx_it.c **** }
 140:Core/Src/stm32f3xx_it.c **** 
 141:Core/Src/stm32f3xx_it.c **** /**
 142:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Debug monitor.
 143:Core/Src/stm32f3xx_it.c ****   */
 144:Core/Src/stm32f3xx_it.c **** void DebugMon_Handler(void)
 145:Core/Src/stm32f3xx_it.c **** {
 145              		.loc 1 145 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cclGKiJk.s 			page 6


 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 146:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 147:Core/Src/stm32f3xx_it.c **** 
 148:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 149:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 150:Core/Src/stm32f3xx_it.c **** 
 151:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 152:Core/Src/stm32f3xx_it.c **** }
 150              		.loc 1 152 1 view .LVU19
 151 0000 7047     		bx	lr
 152              		.cfi_endproc
 153              	.LFE135:
 155              		.section	.text.TIM1_UP_TIM16_IRQHandler,"ax",%progbits
 156              		.align	1
 157              		.global	TIM1_UP_TIM16_IRQHandler
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 161              		.fpu fpv4-sp-d16
 163              	TIM1_UP_TIM16_IRQHandler:
 164              	.LFB136:
 153:Core/Src/stm32f3xx_it.c **** 
 154:Core/Src/stm32f3xx_it.c **** /******************************************************************************/
 155:Core/Src/stm32f3xx_it.c **** /* STM32F3xx Peripheral Interrupt Handlers                                    */
 156:Core/Src/stm32f3xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 157:Core/Src/stm32f3xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 158:Core/Src/stm32f3xx_it.c **** /* please refer to the startup file (startup_stm32f3xx.s).                    */
 159:Core/Src/stm32f3xx_it.c **** /******************************************************************************/
 160:Core/Src/stm32f3xx_it.c **** 
 161:Core/Src/stm32f3xx_it.c **** /**
 162:Core/Src/stm32f3xx_it.c ****   * @brief This function handles TIM1 update and TIM16 interrupts.
 163:Core/Src/stm32f3xx_it.c ****   */
 164:Core/Src/stm32f3xx_it.c **** void TIM1_UP_TIM16_IRQHandler(void)
 165:Core/Src/stm32f3xx_it.c **** {
 165              		.loc 1 165 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169 0000 08B5     		push	{r3, lr}
 170              	.LCFI0:
 171              		.cfi_def_cfa_offset 8
 172              		.cfi_offset 3, -8
 173              		.cfi_offset 14, -4
 166:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
 167:Core/Src/stm32f3xx_it.c **** 
 168:Core/Src/stm32f3xx_it.c ****   /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
 169:Core/Src/stm32f3xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 174              		.loc 1 169 3 view .LVU21
 175 0002 0248     		ldr	r0, .L13
 176 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 177              	.LVL0:
 170:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
 171:Core/Src/stm32f3xx_it.c **** 
 172:Core/Src/stm32f3xx_it.c ****   /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
 173:Core/Src/stm32f3xx_it.c **** }
 178              		.loc 1 173 1 is_stmt 0 view .LVU22
ARM GAS  /tmp/cclGKiJk.s 			page 7


 179 0008 08BD     		pop	{r3, pc}
 180              	.L14:
 181 000a 00BF     		.align	2
 182              	.L13:
 183 000c 00000000 		.word	htim1
 184              		.cfi_endproc
 185              	.LFE136:
 187              		.text
 188              	.Letext0:
 189              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 190              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 191              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 192              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302xc.h"
 193              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 194              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 195              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 196              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/cclGKiJk.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_it.c
     /tmp/cclGKiJk.s:18     .text.NMI_Handler:0000000000000000 $t
     /tmp/cclGKiJk.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cclGKiJk.s:40     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cclGKiJk.s:47     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cclGKiJk.s:64     .text.MemManage_Handler:0000000000000000 $t
     /tmp/cclGKiJk.s:71     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/cclGKiJk.s:88     .text.BusFault_Handler:0000000000000000 $t
     /tmp/cclGKiJk.s:95     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/cclGKiJk.s:112    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/cclGKiJk.s:119    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/cclGKiJk.s:136    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/cclGKiJk.s:143    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/cclGKiJk.s:156    .text.TIM1_UP_TIM16_IRQHandler:0000000000000000 $t
     /tmp/cclGKiJk.s:163    .text.TIM1_UP_TIM16_IRQHandler:0000000000000000 TIM1_UP_TIM16_IRQHandler
     /tmp/cclGKiJk.s:183    .text.TIM1_UP_TIM16_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_TIM_IRQHandler
htim1
