Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 623936e6455c459489f3ff0d4873e956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffe
Compiling module xil_defaultlib.design_1_dffe_0_0
Compiling module xil_defaultlib.design_1_dffe_0_1
Compiling module xil_defaultlib.design_1_dffe_0_2
Compiling module xil_defaultlib.design_1_dffe_0_3
Compiling module xil_defaultlib.design_1_dffe_0_4
Compiling module xil_defaultlib.design_1_dffe_0_5
Compiling module xil_defaultlib.design_1_dffe_0_6
Compiling module xil_defaultlib.design_1_dffe_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
