ERROR: [Synth 8-2576] procedural assignment to a non-register out is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/multiclock_output_and_latch.v:60]
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
