verilog-sig-tieoff is a compiled Lisp function in `verilog-mode.el'.<br/><br/>(verilog-sig-tieoff SIG)<br/><br/>Return tieoff expression for given SIG, with appropriate width.<br/>Tieoff value uses `verilog-active-low-regexp' and<br/>`verilog-auto-reset-widths'.