-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

-- DATE "05/27/2024 16:43:11"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	toplevel IS
    PORT (
	VGA_VS : OUT std_logic;
	CLOCK_50 : IN std_logic;
	key : IN std_logic_vector(1 DOWNTO 0);
	PS2_DAT : INOUT std_logic;
	PS2_CLK : INOUT std_logic;
	sw : IN std_logic_vector(9 DOWNTO 0);
	VGA_HS : OUT std_logic;
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	LEDR : OUT std_logic_vector(1 DOWNTO 0);
	VGA_B : OUT std_logic_vector(3 DOWNTO 0);
	VGA_G : OUT std_logic_vector(3 DOWNTO 0);
	VGA_R : OUT std_logic_vector(3 DOWNTO 0)
	);
END toplevel;

-- Design Ports Information
-- VGA_VS	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sw[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[3]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[2]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[0]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[3]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[2]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[1]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[0]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[2]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- PS2_DAT	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- PS2_CLK	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF toplevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_key : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_sw : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_R : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sw[9]~input_o\ : std_logic;
SIGNAL \sw[8]~input_o\ : std_logic;
SIGNAL \sw[7]~input_o\ : std_logic;
SIGNAL \sw[6]~input_o\ : std_logic;
SIGNAL \sw[5]~input_o\ : std_logic;
SIGNAL \sw[4]~input_o\ : std_logic;
SIGNAL \sw[3]~input_o\ : std_logic;
SIGNAL \sw[2]~input_o\ : std_logic;
SIGNAL \sw[1]~input_o\ : std_logic;
SIGNAL \sw[0]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \inst5|filter[0]~feeder_combout\ : std_logic;
SIGNAL \inst5|Equal1~0_combout\ : std_logic;
SIGNAL \inst5|Equal2~0_combout\ : std_logic;
SIGNAL \inst5|MOUSE_CLK_FILTER~0_combout\ : std_logic;
SIGNAL \inst5|MOUSE_CLK_FILTER~q\ : std_logic;
SIGNAL \inst5|SHIFTOUT[9]~feeder_combout\ : std_logic;
SIGNAL \inst5|inhibit_wait_count[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst5|inhibit_wait_count[0]~0_combout\ : std_logic;
SIGNAL \inst5|Add0~41_sumout\ : std_logic;
SIGNAL \inst5|Add0~42\ : std_logic;
SIGNAL \inst5|Add0~37_sumout\ : std_logic;
SIGNAL \inst5|Add0~38\ : std_logic;
SIGNAL \inst5|Add0~33_sumout\ : std_logic;
SIGNAL \inst5|Add0~34\ : std_logic;
SIGNAL \inst5|Add0~29_sumout\ : std_logic;
SIGNAL \inst5|Add0~30\ : std_logic;
SIGNAL \inst5|Add0~25_sumout\ : std_logic;
SIGNAL \inst5|Add0~26\ : std_logic;
SIGNAL \inst5|Add0~21_sumout\ : std_logic;
SIGNAL \inst5|Add0~22\ : std_logic;
SIGNAL \inst5|Add0~17_sumout\ : std_logic;
SIGNAL \inst5|Add0~18\ : std_logic;
SIGNAL \inst5|Add0~13_sumout\ : std_logic;
SIGNAL \inst5|Add0~14\ : std_logic;
SIGNAL \inst5|Add0~9_sumout\ : std_logic;
SIGNAL \inst5|Add0~10\ : std_logic;
SIGNAL \inst5|Add0~5_sumout\ : std_logic;
SIGNAL \inst5|Add0~6\ : std_logic;
SIGNAL \inst5|Add0~1_sumout\ : std_logic;
SIGNAL \inst5|Selector0~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.INHIBIT_TRANS~q\ : std_logic;
SIGNAL \inst5|Selector1~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.LOAD_COMMAND~q\ : std_logic;
SIGNAL \inst5|mouse_state.LOAD_COMMAND2~q\ : std_logic;
SIGNAL \inst5|OUTCNT~2_combout\ : std_logic;
SIGNAL \inst5|Selector3~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.WAIT_OUTPUT_READY~q\ : std_logic;
SIGNAL \inst5|send_char~0_combout\ : std_logic;
SIGNAL \inst5|send_char~q\ : std_logic;
SIGNAL \inst5|output_ready~0_combout\ : std_logic;
SIGNAL \inst5|OUTCNT~3_combout\ : std_logic;
SIGNAL \inst5|OUTCNT~1_combout\ : std_logic;
SIGNAL \inst5|OUTCNT~0_combout\ : std_logic;
SIGNAL \inst5|OUTCNT[3]~feeder_combout\ : std_logic;
SIGNAL \inst5|LessThan0~0_combout\ : std_logic;
SIGNAL \inst5|output_ready~q\ : std_logic;
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \inst5|INCNT~2_combout\ : std_logic;
SIGNAL \inst5|INCNT[3]~1_combout\ : std_logic;
SIGNAL \inst5|INCNT~0_combout\ : std_logic;
SIGNAL \inst5|INCNT~3_combout\ : std_logic;
SIGNAL \inst5|INCNT~4_combout\ : std_logic;
SIGNAL \inst5|READ_CHAR~0_combout\ : std_logic;
SIGNAL \inst5|READ_CHAR~q\ : std_logic;
SIGNAL \inst5|LessThan1~0_combout\ : std_logic;
SIGNAL \inst5|iready_set~0_combout\ : std_logic;
SIGNAL \inst5|iready_set~q\ : std_logic;
SIGNAL \inst5|Selector4~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.WAIT_CMD_ACK~q\ : std_logic;
SIGNAL \inst5|mouse_state.INPUT_PACKETS~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.INPUT_PACKETS~q\ : std_logic;
SIGNAL \inst5|Selector6~0_combout\ : std_logic;
SIGNAL \inst5|send_data~q\ : std_logic;
SIGNAL \inst5|MOUSE_DATA_BUF~0_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[8]~3_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[4]~2_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[3]~1_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[2]~0_combout\ : std_logic;
SIGNAL \inst5|MOUSE_DATA_BUF~q\ : std_logic;
SIGNAL \inst5|WideOr4~combout\ : std_logic;
SIGNAL \inst2|Add1~33_sumout\ : std_logic;
SIGNAL \inst2|Add0~21_sumout\ : std_logic;
SIGNAL \inst2|h_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add0~38\ : std_logic;
SIGNAL \inst2|Add0~29_sumout\ : std_logic;
SIGNAL \inst2|h_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|h_count[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Equal0~0_combout\ : std_logic;
SIGNAL \inst2|Equal0~1_combout\ : std_logic;
SIGNAL \inst2|Add0~22\ : std_logic;
SIGNAL \inst2|Add0~25_sumout\ : std_logic;
SIGNAL \inst2|Add0~26\ : std_logic;
SIGNAL \inst2|Add0~9_sumout\ : std_logic;
SIGNAL \inst2|Add0~10\ : std_logic;
SIGNAL \inst2|Add0~13_sumout\ : std_logic;
SIGNAL \inst2|Add0~14\ : std_logic;
SIGNAL \inst2|Add0~17_sumout\ : std_logic;
SIGNAL \inst2|Add0~18\ : std_logic;
SIGNAL \inst2|Add0~5_sumout\ : std_logic;
SIGNAL \inst2|Add0~6\ : std_logic;
SIGNAL \inst2|Add0~1_sumout\ : std_logic;
SIGNAL \inst2|Add0~2\ : std_logic;
SIGNAL \inst2|Add0~33_sumout\ : std_logic;
SIGNAL \inst2|Add0~34\ : std_logic;
SIGNAL \inst2|Add0~37_sumout\ : std_logic;
SIGNAL \inst2|Add1~6\ : std_logic;
SIGNAL \inst2|Add1~1_sumout\ : std_logic;
SIGNAL \inst2|Equal1~0_combout\ : std_logic;
SIGNAL \inst2|LessThan1~0_combout\ : std_logic;
SIGNAL \inst2|process_0~4_combout\ : std_logic;
SIGNAL \inst2|v_count[9]~0_combout\ : std_logic;
SIGNAL \inst2|Add1~2\ : std_logic;
SIGNAL \inst2|Add1~29_sumout\ : std_logic;
SIGNAL \inst2|Add1~30\ : std_logic;
SIGNAL \inst2|Add1~21_sumout\ : std_logic;
SIGNAL \inst2|Add1~22\ : std_logic;
SIGNAL \inst2|Add1~17_sumout\ : std_logic;
SIGNAL \inst2|Add1~18\ : std_logic;
SIGNAL \inst2|Add1~13_sumout\ : std_logic;
SIGNAL \inst2|Add1~14\ : std_logic;
SIGNAL \inst2|Add1~9_sumout\ : std_logic;
SIGNAL \inst2|v_count[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|process_0~5_combout\ : std_logic;
SIGNAL \inst2|Add1~10\ : std_logic;
SIGNAL \inst2|Add1~25_sumout\ : std_logic;
SIGNAL \inst2|process_0~6_combout\ : std_logic;
SIGNAL \inst2|process_0~7_combout\ : std_logic;
SIGNAL \inst2|Add1~34\ : std_logic;
SIGNAL \inst2|Add1~37_sumout\ : std_logic;
SIGNAL \inst2|Add1~38\ : std_logic;
SIGNAL \inst2|Add1~5_sumout\ : std_logic;
SIGNAL \inst2|process_0~0_combout\ : std_logic;
SIGNAL \inst2|LessThan7~0_combout\ : std_logic;
SIGNAL \inst2|process_0~1_combout\ : std_logic;
SIGNAL \inst2|vert_sync~q\ : std_logic;
SIGNAL \inst2|vert_sync_out~q\ : std_logic;
SIGNAL \inst2|process_0~3_combout\ : std_logic;
SIGNAL \inst2|process_0~2_combout\ : std_logic;
SIGNAL \inst2|process_0~8_combout\ : std_logic;
SIGNAL \inst2|horiz_sync~q\ : std_logic;
SIGNAL \inst2|horiz_sync_out~feeder_combout\ : std_logic;
SIGNAL \inst2|horiz_sync_out~q\ : std_logic;
SIGNAL \inst5|PACKET_COUNT~0_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[7]~0_combout\ : std_logic;
SIGNAL \inst5|new_cursor_row[8]~0_combout\ : std_logic;
SIGNAL \inst5|SHIFTIN[1]~0_combout\ : std_logic;
SIGNAL \inst5|Equal4~0_combout\ : std_logic;
SIGNAL \inst5|right_button~0_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR3[6]~feeder_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR3[5]~feeder_combout\ : std_logic;
SIGNAL \inst5|SHIFTIN[4]~feeder_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR3[4]~feeder_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR3[3]~feeder_combout\ : std_logic;
SIGNAL \inst5|Equal3~0_combout\ : std_logic;
SIGNAL \inst5|cursor_row~11_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR1[1]~0_combout\ : std_logic;
SIGNAL \inst5|SHIFTIN[1]~feeder_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR3[1]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add4~9_sumout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst5|new_cursor_row[9]~1_combout\ : std_logic;
SIGNAL \inst5|cursor_row~6_combout\ : std_logic;
SIGNAL \inst5|Add4~10\ : std_logic;
SIGNAL \inst5|Add4~11\ : std_logic;
SIGNAL \inst5|Add4~25_sumout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR3[2]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add4~26\ : std_logic;
SIGNAL \inst5|Add4~27\ : std_logic;
SIGNAL \inst5|Add4~21_sumout\ : std_logic;
SIGNAL \inst5|cursor_row~10_combout\ : std_logic;
SIGNAL \inst5|Add4~22\ : std_logic;
SIGNAL \inst5|Add4~23\ : std_logic;
SIGNAL \inst5|Add4~17_sumout\ : std_logic;
SIGNAL \inst5|Add4~19\ : std_logic;
SIGNAL \inst5|Add4~13_sumout\ : std_logic;
SIGNAL \inst5|LessThan5~0_combout\ : std_logic;
SIGNAL \inst5|LessThan5~2_combout\ : std_logic;
SIGNAL \inst5|cursor_row~9_combout\ : std_logic;
SIGNAL \inst5|Add4~18\ : std_logic;
SIGNAL \inst5|Add4~15\ : std_logic;
SIGNAL \inst5|Add4~39\ : std_logic;
SIGNAL \inst5|Add4~33_sumout\ : std_logic;
SIGNAL \inst5|Add4~35\ : std_logic;
SIGNAL \inst5|Add4~29_sumout\ : std_logic;
SIGNAL \inst5|LessThan5~1_combout\ : std_logic;
SIGNAL \inst5|cursor_row~7_combout\ : std_logic;
SIGNAL \inst5|cursor_row~8_combout\ : std_logic;
SIGNAL \inst5|Add4~14\ : std_logic;
SIGNAL \inst5|Add4~37_sumout\ : std_logic;
SIGNAL \inst5|cursor_row~12_combout\ : std_logic;
SIGNAL \inst5|cursor_row~13_combout\ : std_logic;
SIGNAL \inst5|Add4~38\ : std_logic;
SIGNAL \inst5|Add4~34\ : std_logic;
SIGNAL \inst5|Add4~30\ : std_logic;
SIGNAL \inst5|Add4~31\ : std_logic;
SIGNAL \inst5|Add4~5_sumout\ : std_logic;
SIGNAL \inst5|cursor_row~0_combout\ : std_logic;
SIGNAL \inst5|cursor_row~1_combout\ : std_logic;
SIGNAL \inst5|Add4~6\ : std_logic;
SIGNAL \inst5|Add4~7\ : std_logic;
SIGNAL \inst5|Add4~1_sumout\ : std_logic;
SIGNAL \inst5|RECV_UART~1_combout\ : std_logic;
SIGNAL \inst5|RECV_UART~0_combout\ : std_logic;
SIGNAL \inst5|RECV_UART~2_combout\ : std_logic;
SIGNAL \inst5|cursor_row~2_combout\ : std_logic;
SIGNAL \inst5|cursor_row~3_combout\ : std_logic;
SIGNAL \inst5|cursor_row~4_combout\ : std_logic;
SIGNAL \inst5|cursor_row~5_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out~0_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[5]~1_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[4]~2_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[3]~3_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[2]~4_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[1]~5_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[3]~6_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[7]~1_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[6]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add5~6\ : std_logic;
SIGNAL \inst5|Add5~13_sumout\ : std_logic;
SIGNAL \inst5|cursor_column~4_combout\ : std_logic;
SIGNAL \inst5|Add5~17_sumout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[1]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_column~9_combout\ : std_logic;
SIGNAL \inst5|Add5~18\ : std_logic;
SIGNAL \inst5|Add5~37_sumout\ : std_logic;
SIGNAL \inst5|cursor_column~5_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[4]~feeder_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[3]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add5~38\ : std_logic;
SIGNAL \inst5|Add5~33_sumout\ : std_logic;
SIGNAL \inst5|cursor_column~8_combout\ : std_logic;
SIGNAL \inst5|Add5~34\ : std_logic;
SIGNAL \inst5|Add5~29_sumout\ : std_logic;
SIGNAL \inst5|cursor_column~7_combout\ : std_logic;
SIGNAL \inst5|Add5~30\ : std_logic;
SIGNAL \inst5|Add5~25_sumout\ : std_logic;
SIGNAL \inst5|cursor_column~6_combout\ : std_logic;
SIGNAL \inst5|Add5~26\ : std_logic;
SIGNAL \inst5|Add5~21_sumout\ : std_logic;
SIGNAL \inst5|Add5~22\ : std_logic;
SIGNAL \inst5|Add5~1_sumout\ : std_logic;
SIGNAL \inst5|RECV_UART~3_combout\ : std_logic;
SIGNAL \inst5|RECV_UART~4_combout\ : std_logic;
SIGNAL \inst5|cursor_column[2]~1_combout\ : std_logic;
SIGNAL \inst7|Equal0~0_combout\ : std_logic;
SIGNAL \inst5|LessThan9~0_combout\ : std_logic;
SIGNAL \inst5|cursor_column~0_combout\ : std_logic;
SIGNAL \inst5|Add5~2\ : std_logic;
SIGNAL \inst5|Add5~9_sumout\ : std_logic;
SIGNAL \inst5|cursor_column~3_combout\ : std_logic;
SIGNAL \inst5|Add5~10\ : std_logic;
SIGNAL \inst5|Add5~5_sumout\ : std_logic;
SIGNAL \inst5|cursor_column~2_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[6]~0_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[5]~6_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[4]~1_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[3]~5_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[2]~4_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[1]~3_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[0]~2_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR1[1]~feeder_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR1[1]~1_combout\ : std_logic;
SIGNAL \inst5|right_button~q\ : std_logic;
SIGNAL \inst5|left_button~q\ : std_logic;
SIGNAL \inst2|LessThan6~0_combout\ : std_logic;
SIGNAL \inst2|h_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|pixel_column[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst11|Mux7~0_combout\ : std_logic;
SIGNAL \inst2|pixel_column[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst12|Add0~0_combout\ : std_logic;
SIGNAL \inst3|Add0~1_sumout\ : std_logic;
SIGNAL \inst2|pixel_column[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst11|Mux7~2_combout\ : std_logic;
SIGNAL \inst11|Mux7~3_combout\ : std_logic;
SIGNAL \inst2|LessThan7~1_combout\ : std_logic;
SIGNAL \inst2|pixel_row[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|pixel_row[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst14|Add0~1_combout\ : std_logic;
SIGNAL \inst11|Mux7~4_combout\ : std_logic;
SIGNAL \inst14|Add0~0_combout\ : std_logic;
SIGNAL \inst11|Mux1~18_combout\ : std_logic;
SIGNAL \inst11|Mux5~3_combout\ : std_logic;
SIGNAL \inst11|Mux1~0_combout\ : std_logic;
SIGNAL \inst11|Mux5~0_combout\ : std_logic;
SIGNAL \inst11|Mux9~0_combout\ : std_logic;
SIGNAL \inst11|Mux1~15_combout\ : std_logic;
SIGNAL \inst11|Mux1~1_combout\ : std_logic;
SIGNAL \inst11|Mux5~8_combout\ : std_logic;
SIGNAL \inst11|Mux7~1_combout\ : std_logic;
SIGNAL \inst11|Mux1~14_combout\ : std_logic;
SIGNAL \inst11|Mux7~7_combout\ : std_logic;
SIGNAL \inst11|Mux1~12_combout\ : std_logic;
SIGNAL \inst11|Mux5~7_combout\ : std_logic;
SIGNAL \inst11|Mux5~9_combout\ : std_logic;
SIGNAL \inst11|Mux1~13_combout\ : std_logic;
SIGNAL \inst11|Mux1~6_combout\ : std_logic;
SIGNAL \inst11|Mux1~19_combout\ : std_logic;
SIGNAL \inst12|Add0~1_combout\ : std_logic;
SIGNAL \inst11|Mux5~1_combout\ : std_logic;
SIGNAL \inst11|Mux7~5_combout\ : std_logic;
SIGNAL \inst11|Mux7~6_combout\ : std_logic;
SIGNAL \inst11|Mux5~2_combout\ : std_logic;
SIGNAL \inst11|Mux5~4_combout\ : std_logic;
SIGNAL \inst11|Mux5~5_combout\ : std_logic;
SIGNAL \inst11|Mux1~4_combout\ : std_logic;
SIGNAL \inst11|Mux1~3_combout\ : std_logic;
SIGNAL \inst11|Mux1~5_combout\ : std_logic;
SIGNAL \inst11|Mux5~6_combout\ : std_logic;
SIGNAL \inst11|Mux5~10_combout\ : std_logic;
SIGNAL \inst11|Mux7~9_combout\ : std_logic;
SIGNAL \inst11|Mux7~10_combout\ : std_logic;
SIGNAL \inst11|Mux7~12_combout\ : std_logic;
SIGNAL \inst11|Mux7~13_combout\ : std_logic;
SIGNAL \inst11|Mux3~4_combout\ : std_logic;
SIGNAL \inst11|Mux3~3_combout\ : std_logic;
SIGNAL \inst11|Mux3~5_combout\ : std_logic;
SIGNAL \inst11|Mux3~6_combout\ : std_logic;
SIGNAL \inst11|Mux3~13_combout\ : std_logic;
SIGNAL \inst11|Mux3~19_combout\ : std_logic;
SIGNAL \inst11|Mux7~14_combout\ : std_logic;
SIGNAL \inst11|Mux3~0_combout\ : std_logic;
SIGNAL \inst11|Mux7~8_combout\ : std_logic;
SIGNAL \inst11|Mux3~1_combout\ : std_logic;
SIGNAL \inst11|Mux3~15_combout\ : std_logic;
SIGNAL \inst11|Mux7~16_combout\ : std_logic;
SIGNAL \inst11|Mux3~12_combout\ : std_logic;
SIGNAL \inst11|Mux3~14_combout\ : std_logic;
SIGNAL \inst11|Mux7~15_combout\ : std_logic;
SIGNAL \inst11|Mux7~17_combout\ : std_logic;
SIGNAL \inst11|Mux3~18_combout\ : std_logic;
SIGNAL \inst11|Mux7~11_combout\ : std_logic;
SIGNAL \inst11|Mux7~18_combout\ : std_logic;
SIGNAL \inst11|Mux8~10_combout\ : std_logic;
SIGNAL \inst11|Mux4~3_combout\ : std_logic;
SIGNAL \inst11|Mux8~0_combout\ : std_logic;
SIGNAL \inst11|Mux4~0_combout\ : std_logic;
SIGNAL \inst11|Mux8~6_combout\ : std_logic;
SIGNAL \inst11|Mux8~8_combout\ : std_logic;
SIGNAL \inst11|Mux4~7_combout\ : std_logic;
SIGNAL \inst11|Mux8~1_combout\ : std_logic;
SIGNAL \inst11|Mux8~9_combout\ : std_logic;
SIGNAL \inst11|Mux4~8_combout\ : std_logic;
SIGNAL \inst11|Mux4~9_combout\ : std_logic;
SIGNAL \inst11|Mux4~1_combout\ : std_logic;
SIGNAL \inst11|Mux4~2_combout\ : std_logic;
SIGNAL \inst11|Mux4~4_combout\ : std_logic;
SIGNAL \inst11|Mux4~5_combout\ : std_logic;
SIGNAL \inst11|Mux8~7_combout\ : std_logic;
SIGNAL \inst11|Mux8~5_combout\ : std_logic;
SIGNAL \inst11|Mux8~11_combout\ : std_logic;
SIGNAL \inst11|Mux8~2_combout\ : std_logic;
SIGNAL \inst11|Mux8~3_combout\ : std_logic;
SIGNAL \inst11|Mux8~4_combout\ : std_logic;
SIGNAL \inst11|Mux4~6_combout\ : std_logic;
SIGNAL \inst11|Mux4~10_combout\ : std_logic;
SIGNAL \inst11|Mux6~1_combout\ : std_logic;
SIGNAL \inst11|Mux6~2_combout\ : std_logic;
SIGNAL \inst11|Mux2~3_combout\ : std_logic;
SIGNAL \inst11|Mux2~4_combout\ : std_logic;
SIGNAL \inst11|Mux2~5_combout\ : std_logic;
SIGNAL \inst11|Mux6~4_combout\ : std_logic;
SIGNAL \inst11|Mux6~5_combout\ : std_logic;
SIGNAL \inst11|Mux2~13_combout\ : std_logic;
SIGNAL \inst11|Mux2~6_combout\ : std_logic;
SIGNAL \inst11|Mux2~19_combout\ : std_logic;
SIGNAL \inst11|Mux6~6_combout\ : std_logic;
SIGNAL \inst11|Mux2~0_combout\ : std_logic;
SIGNAL \inst11|Mux6~0_combout\ : std_logic;
SIGNAL \inst11|Mux2~1_combout\ : std_logic;
SIGNAL \inst11|Mux2~15_combout\ : std_logic;
SIGNAL \inst11|Mux6~8_combout\ : std_logic;
SIGNAL \inst11|Mux2~12_combout\ : std_logic;
SIGNAL \inst11|Mux2~14_combout\ : std_logic;
SIGNAL \inst11|Mux6~7_combout\ : std_logic;
SIGNAL \inst11|Mux6~9_combout\ : std_logic;
SIGNAL \inst11|Mux2~18_combout\ : std_logic;
SIGNAL \inst11|Mux6~3_combout\ : std_logic;
SIGNAL \inst11|Mux6~10_combout\ : std_logic;
SIGNAL \inst11|Mux3~2_combout\ : std_logic;
SIGNAL \inst14|Mux3~0_combout\ : std_logic;
SIGNAL \inst11|Mux3~16_combout\ : std_logic;
SIGNAL \inst14|Mux3~1_combout\ : std_logic;
SIGNAL \inst11|Mux3~9_combout\ : std_logic;
SIGNAL \inst11|Mux3~10_combout\ : std_logic;
SIGNAL \inst11|Mux3~7_combout\ : std_logic;
SIGNAL \inst11|Mux3~8_combout\ : std_logic;
SIGNAL \inst11|Mux3~11_combout\ : std_logic;
SIGNAL \inst11|Mux3~17_combout\ : std_logic;
SIGNAL \inst11|Equal0~0_combout\ : std_logic;
SIGNAL \inst3|LessThan3~0_combout\ : std_logic;
SIGNAL \inst2|pixel_column[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add0~2\ : std_logic;
SIGNAL \inst3|Add0~26\ : std_logic;
SIGNAL \inst3|Add0~14\ : std_logic;
SIGNAL \inst3|Add0~18\ : std_logic;
SIGNAL \inst3|Add0~22\ : std_logic;
SIGNAL \inst3|Add0~34\ : std_logic;
SIGNAL \inst3|Add0~6\ : std_logic;
SIGNAL \inst3|Add0~10\ : std_logic;
SIGNAL \inst3|Add0~29_sumout\ : std_logic;
SIGNAL \inst3|red~8_combout\ : std_logic;
SIGNAL \inst3|LessThan5~0_combout\ : std_logic;
SIGNAL \inst3|red~9_combout\ : std_logic;
SIGNAL \inst3|Add2~34_cout\ : std_logic;
SIGNAL \inst3|Add2~26\ : std_logic;
SIGNAL \inst3|Add2~22\ : std_logic;
SIGNAL \inst3|Add2~6\ : std_logic;
SIGNAL \inst3|Add2~14\ : std_logic;
SIGNAL \inst3|Add2~18\ : std_logic;
SIGNAL \inst3|Add2~30\ : std_logic;
SIGNAL \inst3|Add2~10\ : std_logic;
SIGNAL \inst3|Add2~1_sumout\ : std_logic;
SIGNAL \inst3|red~10_combout\ : std_logic;
SIGNAL \inst3|Add2~25_sumout\ : std_logic;
SIGNAL \inst3|Add2~9_sumout\ : std_logic;
SIGNAL \inst3|Add2~17_sumout\ : std_logic;
SIGNAL \inst3|Add2~13_sumout\ : std_logic;
SIGNAL \inst3|LessThan4~0_combout\ : std_logic;
SIGNAL \inst3|Add2~5_sumout\ : std_logic;
SIGNAL \inst3|Add2~29_sumout\ : std_logic;
SIGNAL \inst3|Add0~9_sumout\ : std_logic;
SIGNAL \inst3|Add0~33_sumout\ : std_logic;
SIGNAL \inst3|Add0~5_sumout\ : std_logic;
SIGNAL \inst3|red~11_combout\ : std_logic;
SIGNAL \inst3|Add2~21_sumout\ : std_logic;
SIGNAL \inst3|red~12_combout\ : std_logic;
SIGNAL \inst3|Add0~17_sumout\ : std_logic;
SIGNAL \inst3|Add0~25_sumout\ : std_logic;
SIGNAL \inst3|Add0~21_sumout\ : std_logic;
SIGNAL \inst3|LessThan2~1_combout\ : std_logic;
SIGNAL \inst3|Add0~13_sumout\ : std_logic;
SIGNAL \inst3|LessThan2~0_combout\ : std_logic;
SIGNAL \inst3|red~13_combout\ : std_logic;
SIGNAL \inst11|Mux2~2_combout\ : std_logic;
SIGNAL \inst11|Mux2~9_combout\ : std_logic;
SIGNAL \inst11|Mux2~10_combout\ : std_logic;
SIGNAL \inst11|Mux2~7_combout\ : std_logic;
SIGNAL \inst11|Mux2~8_combout\ : std_logic;
SIGNAL \inst11|Mux2~11_combout\ : std_logic;
SIGNAL \inst11|Mux2~16_combout\ : std_logic;
SIGNAL \inst11|Mux2~17_combout\ : std_logic;
SIGNAL \inst11|Mux11~0_combout\ : std_logic;
SIGNAL \inst11|Mux11~1_combout\ : std_logic;
SIGNAL \inst11|Mux11~3_combout\ : std_logic;
SIGNAL \inst11|Mux11~4_combout\ : std_logic;
SIGNAL \inst11|Mux11~2_combout\ : std_logic;
SIGNAL \inst11|Mux11~5_combout\ : std_logic;
SIGNAL \inst11|Mux11~6_combout\ : std_logic;
SIGNAL \inst11|Mux11~7_combout\ : std_logic;
SIGNAL \inst11|Mux9~7_combout\ : std_logic;
SIGNAL \inst11|Mux9~4_combout\ : std_logic;
SIGNAL \inst11|Mux9~5_combout\ : std_logic;
SIGNAL \inst11|Mux9~3_combout\ : std_logic;
SIGNAL \inst11|Mux9~6_combout\ : std_logic;
SIGNAL \inst11|Mux9~1_combout\ : std_logic;
SIGNAL \inst11|Mux9~2_combout\ : std_logic;
SIGNAL \inst11|Mux9~8_combout\ : std_logic;
SIGNAL \inst11|Mux8~12_combout\ : std_logic;
SIGNAL \inst11|Mux8~13_combout\ : std_logic;
SIGNAL \inst11|Mux8~18_combout\ : std_logic;
SIGNAL \inst11|Mux8~15_combout\ : std_logic;
SIGNAL \inst11|Mux8~16_combout\ : std_logic;
SIGNAL \inst11|Mux8~14_combout\ : std_logic;
SIGNAL \inst11|Mux8~17_combout\ : std_logic;
SIGNAL \inst11|Mux8~19_combout\ : std_logic;
SIGNAL \inst11|Mux10~0_combout\ : std_logic;
SIGNAL \inst11|Mux10~1_combout\ : std_logic;
SIGNAL \inst11|Mux10~6_combout\ : std_logic;
SIGNAL \inst11|Mux10~3_combout\ : std_logic;
SIGNAL \inst11|Mux10~4_combout\ : std_logic;
SIGNAL \inst11|Mux10~2_combout\ : std_logic;
SIGNAL \inst11|Mux10~5_combout\ : std_logic;
SIGNAL \inst11|Mux10~7_combout\ : std_logic;
SIGNAL \inst11|Equal0~1_combout\ : std_logic;
SIGNAL \inst11|Mux0~0_combout\ : std_logic;
SIGNAL \inst11|Mux0~3_combout\ : std_logic;
SIGNAL \inst11|Mux0~4_combout\ : std_logic;
SIGNAL \inst11|Mux0~1_combout\ : std_logic;
SIGNAL \inst11|Mux0~2_combout\ : std_logic;
SIGNAL \inst11|Mux0~5_combout\ : std_logic;
SIGNAL \inst11|Mux0~6_combout\ : std_logic;
SIGNAL \inst11|Mux0~7_combout\ : std_logic;
SIGNAL \inst11|Mux1~9_combout\ : std_logic;
SIGNAL \inst11|Mux1~10_combout\ : std_logic;
SIGNAL \inst11|Mux1~7_combout\ : std_logic;
SIGNAL \inst11|Mux1~8_combout\ : std_logic;
SIGNAL \inst11|Mux1~11_combout\ : std_logic;
SIGNAL \inst11|Mux1~16_combout\ : std_logic;
SIGNAL \inst11|Mux1~2_combout\ : std_logic;
SIGNAL \inst11|Mux1~17_combout\ : std_logic;
SIGNAL \inst3|red~14_combout\ : std_logic;
SIGNAL \inst3|Add6~1_combout\ : std_logic;
SIGNAL \inst3|Add25~2\ : std_logic;
SIGNAL \inst3|Add25~9_sumout\ : std_logic;
SIGNAL \key[0]~input_o\ : std_logic;
SIGNAL \inst3|game_running~feeder_combout\ : std_logic;
SIGNAL \inst3|game_running~q\ : std_logic;
SIGNAL \inst3|Add25~10\ : std_logic;
SIGNAL \inst3|Add25~25_sumout\ : std_logic;
SIGNAL \inst3|Add25~26\ : std_logic;
SIGNAL \inst3|Add25~22\ : std_logic;
SIGNAL \inst3|Add25~17_sumout\ : std_logic;
SIGNAL \inst3|ball_y_motion~1_combout\ : std_logic;
SIGNAL \inst3|Add25~18\ : std_logic;
SIGNAL \inst3|Add25~13_sumout\ : std_logic;
SIGNAL \inst3|Add25~14\ : std_logic;
SIGNAL \inst3|Add25~29_sumout\ : std_logic;
SIGNAL \inst3|ball_y_motion~2_combout\ : std_logic;
SIGNAL \inst3|Add25~5_sumout\ : std_logic;
SIGNAL \inst3|Add25~6\ : std_logic;
SIGNAL \inst3|Add25~1_sumout\ : std_logic;
SIGNAL \inst3|LessThan45~0_combout\ : std_logic;
SIGNAL \inst3|ball_y_motion~0_combout\ : std_logic;
SIGNAL \inst3|Add25~21_sumout\ : std_logic;
SIGNAL \inst3|LessThan15~1_combout\ : std_logic;
SIGNAL \inst3|Add6~0_combout\ : std_logic;
SIGNAL \inst3|LessThan15~0_combout\ : std_logic;
SIGNAL \inst3|LessThan15~2_combout\ : std_logic;
SIGNAL \inst3|LessThan15~3_combout\ : std_logic;
SIGNAL \inst3|ball_on~3_combout\ : std_logic;
SIGNAL \inst3|ball_on~4_combout\ : std_logic;
SIGNAL \inst3|LessThan13~0_combout\ : std_logic;
SIGNAL \inst3|LessThan13~1_combout\ : std_logic;
SIGNAL \inst3|LessThan13~2_combout\ : std_logic;
SIGNAL \inst3|ball_on~2_combout\ : std_logic;
SIGNAL \inst3|ball_on~5_combout\ : std_logic;
SIGNAL \inst3|Add7~18\ : std_logic;
SIGNAL \inst3|Add7~14\ : std_logic;
SIGNAL \inst3|Add7~10\ : std_logic;
SIGNAL \inst3|Add7~6\ : std_logic;
SIGNAL \inst3|Add7~2\ : std_logic;
SIGNAL \inst3|Add7~21_sumout\ : std_logic;
SIGNAL \inst3|ball_on~6_combout\ : std_logic;
SIGNAL \inst3|LessThan15~9_combout\ : std_logic;
SIGNAL \inst3|LessThan15~8_combout\ : std_logic;
SIGNAL \inst3|ball_on~1_combout\ : std_logic;
SIGNAL \inst3|LessThan15~4_combout\ : std_logic;
SIGNAL \inst3|LessThan15~6_combout\ : std_logic;
SIGNAL \inst3|LessThan15~7_combout\ : std_logic;
SIGNAL \inst3|LessThan15~5_combout\ : std_logic;
SIGNAL \inst3|Add7~1_sumout\ : std_logic;
SIGNAL \inst3|ball_on~0_combout\ : std_logic;
SIGNAL \inst3|ball_on~7_combout\ : std_logic;
SIGNAL \inst14|Mux3~14_combout\ : std_logic;
SIGNAL \inst14|Mux3~16_combout\ : std_logic;
SIGNAL \inst14|Mux7~7_combout\ : std_logic;
SIGNAL \inst14|Mux3~2_combout\ : std_logic;
SIGNAL \inst14|Mux7~0_combout\ : std_logic;
SIGNAL \inst14|Mux3~3_combout\ : std_logic;
SIGNAL \inst14|Mux3~17_combout\ : std_logic;
SIGNAL \inst14|Mux7~8_combout\ : std_logic;
SIGNAL \inst14|Mux7~9_combout\ : std_logic;
SIGNAL \inst14|Mux3~20_combout\ : std_logic;
SIGNAL \inst14|Mux7~3_combout\ : std_logic;
SIGNAL \inst14|Mux7~1_combout\ : std_logic;
SIGNAL \inst14|Mux7~2_combout\ : std_logic;
SIGNAL \inst14|Mux3~8_combout\ : std_logic;
SIGNAL \inst14|Mux3~15_combout\ : std_logic;
SIGNAL \inst14|Mux3~21_combout\ : std_logic;
SIGNAL \inst14|Mux7~4_combout\ : std_logic;
SIGNAL \inst14|Mux7~5_combout\ : std_logic;
SIGNAL \inst14|Mux3~6_combout\ : std_logic;
SIGNAL \inst14|Mux3~5_combout\ : std_logic;
SIGNAL \inst14|Mux3~7_combout\ : std_logic;
SIGNAL \inst14|Mux7~6_combout\ : std_logic;
SIGNAL \inst14|Mux7~10_combout\ : std_logic;
SIGNAL \inst14|Mux6~4_combout\ : std_logic;
SIGNAL \inst14|Mux6~5_combout\ : std_logic;
SIGNAL \inst14|Mux6~1_combout\ : std_logic;
SIGNAL \inst14|Mux6~2_combout\ : std_logic;
SIGNAL \inst14|Mux2~13_combout\ : std_logic;
SIGNAL \inst14|Mux2~6_combout\ : std_logic;
SIGNAL \inst14|Mux2~19_combout\ : std_logic;
SIGNAL \inst14|Mux2~4_combout\ : std_logic;
SIGNAL \inst14|Mux2~3_combout\ : std_logic;
SIGNAL \inst14|Mux2~5_combout\ : std_logic;
SIGNAL \inst14|Mux6~6_combout\ : std_logic;
SIGNAL \inst14|Mux2~18_combout\ : std_logic;
SIGNAL \inst14|Mux6~3_combout\ : std_logic;
SIGNAL \inst14|Mux2~12_combout\ : std_logic;
SIGNAL \inst14|Mux2~14_combout\ : std_logic;
SIGNAL \inst14|Mux6~7_combout\ : std_logic;
SIGNAL \inst14|Mux2~0_combout\ : std_logic;
SIGNAL \inst14|Mux6~0_combout\ : std_logic;
SIGNAL \inst14|Mux2~1_combout\ : std_logic;
SIGNAL \inst14|Mux2~15_combout\ : std_logic;
SIGNAL \inst14|Mux6~8_combout\ : std_logic;
SIGNAL \inst14|Mux6~9_combout\ : std_logic;
SIGNAL \inst14|Mux6~10_combout\ : std_logic;
SIGNAL \inst14|Mux1~15_combout\ : std_logic;
SIGNAL \inst14|Mux1~1_combout\ : std_logic;
SIGNAL \inst14|Mux5~8_combout\ : std_logic;
SIGNAL \inst14|Mux1~0_combout\ : std_logic;
SIGNAL \inst14|Mux5~0_combout\ : std_logic;
SIGNAL \inst14|Mux1~12_combout\ : std_logic;
SIGNAL \inst14|Mux1~14_combout\ : std_logic;
SIGNAL \inst14|Mux5~7_combout\ : std_logic;
SIGNAL \inst14|Mux5~9_combout\ : std_logic;
SIGNAL \inst14|Mux5~4_combout\ : std_logic;
SIGNAL \inst14|Mux5~5_combout\ : std_logic;
SIGNAL \inst14|Mux5~1_combout\ : std_logic;
SIGNAL \inst14|Mux5~2_combout\ : std_logic;
SIGNAL \inst14|Mux1~6_combout\ : std_logic;
SIGNAL \inst14|Mux1~13_combout\ : std_logic;
SIGNAL \inst14|Mux1~19_combout\ : std_logic;
SIGNAL \inst14|Mux1~4_combout\ : std_logic;
SIGNAL \inst14|Mux1~3_combout\ : std_logic;
SIGNAL \inst14|Mux1~5_combout\ : std_logic;
SIGNAL \inst14|Mux5~6_combout\ : std_logic;
SIGNAL \inst14|Mux1~18_combout\ : std_logic;
SIGNAL \inst14|Mux5~3_combout\ : std_logic;
SIGNAL \inst14|Mux5~10_combout\ : std_logic;
SIGNAL \inst14|Mux4~4_combout\ : std_logic;
SIGNAL \inst14|Mux4~5_combout\ : std_logic;
SIGNAL \inst14|Mux4~1_combout\ : std_logic;
SIGNAL \inst14|Mux4~2_combout\ : std_logic;
SIGNAL \inst14|Mux8~5_combout\ : std_logic;
SIGNAL \inst14|Mux8~7_combout\ : std_logic;
SIGNAL \inst14|Mux8~11_combout\ : std_logic;
SIGNAL \inst14|Mux8~3_combout\ : std_logic;
SIGNAL \inst14|Mux8~2_combout\ : std_logic;
SIGNAL \inst14|Mux8~4_combout\ : std_logic;
SIGNAL \inst14|Mux4~6_combout\ : std_logic;
SIGNAL \inst14|Mux8~10_combout\ : std_logic;
SIGNAL \inst14|Mux4~3_combout\ : std_logic;
SIGNAL \inst14|Mux8~6_combout\ : std_logic;
SIGNAL \inst14|Mux8~8_combout\ : std_logic;
SIGNAL \inst14|Mux4~7_combout\ : std_logic;
SIGNAL \inst14|Mux8~9_combout\ : std_logic;
SIGNAL \inst14|Mux8~1_combout\ : std_logic;
SIGNAL \inst14|Mux4~8_combout\ : std_logic;
SIGNAL \inst14|Mux8~0_combout\ : std_logic;
SIGNAL \inst14|Mux4~0_combout\ : std_logic;
SIGNAL \inst14|Mux4~9_combout\ : std_logic;
SIGNAL \inst14|Mux4~10_combout\ : std_logic;
SIGNAL \inst14|Mux3~9_combout\ : std_logic;
SIGNAL \inst14|Mux3~10_combout\ : std_logic;
SIGNAL \inst14|Mux3~11_combout\ : std_logic;
SIGNAL \inst14|Mux3~12_combout\ : std_logic;
SIGNAL \inst14|Mux3~13_combout\ : std_logic;
SIGNAL \inst14|Mux3~18_combout\ : std_logic;
SIGNAL \inst14|Mux3~4_combout\ : std_logic;
SIGNAL \inst14|Mux3~19_combout\ : std_logic;
SIGNAL \inst14|Equal0~0_combout\ : std_logic;
SIGNAL \inst14|Mux0~6_combout\ : std_logic;
SIGNAL \inst14|Mux0~0_combout\ : std_logic;
SIGNAL \inst14|Mux0~1_combout\ : std_logic;
SIGNAL \inst14|Mux0~2_combout\ : std_logic;
SIGNAL \inst14|Mux0~3_combout\ : std_logic;
SIGNAL \inst14|Mux0~4_combout\ : std_logic;
SIGNAL \inst14|Mux0~5_combout\ : std_logic;
SIGNAL \inst14|Mux0~7_combout\ : std_logic;
SIGNAL \inst14|Mux1~16_combout\ : std_logic;
SIGNAL \inst14|Mux1~2_combout\ : std_logic;
SIGNAL \inst14|Mux1~7_combout\ : std_logic;
SIGNAL \inst14|Mux1~8_combout\ : std_logic;
SIGNAL \inst14|Mux1~9_combout\ : std_logic;
SIGNAL \inst14|Mux1~10_combout\ : std_logic;
SIGNAL \inst14|Mux1~11_combout\ : std_logic;
SIGNAL \inst14|Mux1~17_combout\ : std_logic;
SIGNAL \inst14|Mux2~9_combout\ : std_logic;
SIGNAL \inst14|Mux2~10_combout\ : std_logic;
SIGNAL \inst14|Mux2~7_combout\ : std_logic;
SIGNAL \inst14|Mux2~8_combout\ : std_logic;
SIGNAL \inst14|Mux2~11_combout\ : std_logic;
SIGNAL \inst14|Mux2~16_combout\ : std_logic;
SIGNAL \inst14|Mux2~2_combout\ : std_logic;
SIGNAL \inst14|Mux2~17_combout\ : std_logic;
SIGNAL \inst3|red[1]~5_combout\ : std_logic;
SIGNAL \inst3|toolbox_on~0_combout\ : std_logic;
SIGNAL \inst3|toolbox_on~1_combout\ : std_logic;
SIGNAL \inst3|red[1]~0_combout\ : std_logic;
SIGNAL \inst3|LessThan10~0_combout\ : std_logic;
SIGNAL \inst3|red[1]~6_combout\ : std_logic;
SIGNAL \inst14|Mux8~12_combout\ : std_logic;
SIGNAL \inst14|Mux8~13_combout\ : std_logic;
SIGNAL \inst14|Mux8~14_combout\ : std_logic;
SIGNAL \inst14|Mux8~15_combout\ : std_logic;
SIGNAL \inst14|Mux8~16_combout\ : std_logic;
SIGNAL \inst14|Mux8~17_combout\ : std_logic;
SIGNAL \inst14|Mux8~18_combout\ : std_logic;
SIGNAL \inst14|Mux8~19_combout\ : std_logic;
SIGNAL \inst14|Mux9~0_combout\ : std_logic;
SIGNAL \inst14|Mux9~1_combout\ : std_logic;
SIGNAL \inst14|Mux9~3_combout\ : std_logic;
SIGNAL \inst14|Mux9~4_combout\ : std_logic;
SIGNAL \inst14|Mux9~2_combout\ : std_logic;
SIGNAL \inst14|Mux9~5_combout\ : std_logic;
SIGNAL \inst14|Mux9~6_combout\ : std_logic;
SIGNAL \inst14|Mux9~7_combout\ : std_logic;
SIGNAL \inst14|Mux10~2_combout\ : std_logic;
SIGNAL \inst14|Mux10~3_combout\ : std_logic;
SIGNAL \inst14|Mux10~4_combout\ : std_logic;
SIGNAL \inst14|Mux10~5_combout\ : std_logic;
SIGNAL \inst14|Mux10~0_combout\ : std_logic;
SIGNAL \inst14|Mux10~1_combout\ : std_logic;
SIGNAL \inst14|Mux10~6_combout\ : std_logic;
SIGNAL \inst14|Mux10~7_combout\ : std_logic;
SIGNAL \inst14|Mux11~6_combout\ : std_logic;
SIGNAL \inst14|Mux11~3_combout\ : std_logic;
SIGNAL \inst14|Mux11~4_combout\ : std_logic;
SIGNAL \inst14|Mux11~2_combout\ : std_logic;
SIGNAL \inst14|Mux11~5_combout\ : std_logic;
SIGNAL \inst14|Mux11~0_combout\ : std_logic;
SIGNAL \inst14|Mux11~1_combout\ : std_logic;
SIGNAL \inst14|Mux11~7_combout\ : std_logic;
SIGNAL \inst14|Equal0~1_combout\ : std_logic;
SIGNAL \inst3|red[1]~7_combout\ : std_logic;
SIGNAL \inst3|toolbox_on~2_combout\ : std_logic;
SIGNAL \inst3|red~1_combout\ : std_logic;
SIGNAL \inst3|red~2_combout\ : std_logic;
SIGNAL \inst12|Mux8~6_combout\ : std_logic;
SIGNAL \inst12|Mux8~3_combout\ : std_logic;
SIGNAL \inst12|Mux8~2_combout\ : std_logic;
SIGNAL \inst12|Mux8~5_combout\ : std_logic;
SIGNAL \inst12|Mux4~0_combout\ : std_logic;
SIGNAL \inst12|Mux1~1_combout\ : std_logic;
SIGNAL \inst12|Mux9~1_combout\ : std_logic;
SIGNAL \inst12|Mux9~0_combout\ : std_logic;
SIGNAL \inst12|Mux1~0_combout\ : std_logic;
SIGNAL \inst12|Mux9~2_combout\ : std_logic;
SIGNAL \inst12|Mux11~1_combout\ : std_logic;
SIGNAL \inst12|Mux11~0_combout\ : std_logic;
SIGNAL \inst12|Mux3~1_combout\ : std_logic;
SIGNAL \inst12|Mux3~0_combout\ : std_logic;
SIGNAL \inst12|Mux11~2_combout\ : std_logic;
SIGNAL \inst12|Mux3~3_combout\ : std_logic;
SIGNAL \inst12|Mux3~2_combout\ : std_logic;
SIGNAL \inst12|Mux7~0_combout\ : std_logic;
SIGNAL \inst12|Mux2~2_combout\ : std_logic;
SIGNAL \inst12|Mux2~3_combout\ : std_logic;
SIGNAL \inst12|Mux2~1_combout\ : std_logic;
SIGNAL \inst12|Mux2~0_combout\ : std_logic;
SIGNAL \inst12|Mux6~0_combout\ : std_logic;
SIGNAL \inst12|Mux1~2_combout\ : std_logic;
SIGNAL \inst12|Mux1~3_combout\ : std_logic;
SIGNAL \inst12|Mux5~0_combout\ : std_logic;
SIGNAL \inst12|Equal0~0_combout\ : std_logic;
SIGNAL \inst2|video_on_v~q\ : std_logic;
SIGNAL \inst2|video_on_h~q\ : std_logic;
SIGNAL \inst2|video_on~combout\ : std_logic;
SIGNAL \inst12|Mux0~0_combout\ : std_logic;
SIGNAL \inst12|Mux0~1_combout\ : std_logic;
SIGNAL \inst12|Mux0~2_combout\ : std_logic;
SIGNAL \inst12|Mux10~0_combout\ : std_logic;
SIGNAL \inst12|Mux10~1_combout\ : std_logic;
SIGNAL \inst12|Mux10~2_combout\ : std_logic;
SIGNAL \inst12|Mux8~1_combout\ : std_logic;
SIGNAL \inst12|Mux8~0_combout\ : std_logic;
SIGNAL \inst12|Mux8~4_combout\ : std_logic;
SIGNAL \inst12|Mux2~4_combout\ : std_logic;
SIGNAL \inst12|Mux2~5_combout\ : std_logic;
SIGNAL \inst12|Mux2~6_combout\ : std_logic;
SIGNAL \inst12|Mux3~5_combout\ : std_logic;
SIGNAL \inst12|Mux3~4_combout\ : std_logic;
SIGNAL \inst12|Mux3~6_combout\ : std_logic;
SIGNAL \inst12|Mux1~4_combout\ : std_logic;
SIGNAL \inst12|Mux1~5_combout\ : std_logic;
SIGNAL \inst12|Mux1~6_combout\ : std_logic;
SIGNAL \inst12|Equal0~1_combout\ : std_logic;
SIGNAL \inst2|blue_out3~2_combout\ : std_logic;
SIGNAL \inst13|Mux10~6_combout\ : std_logic;
SIGNAL \inst13|Mux6~4_combout\ : std_logic;
SIGNAL \inst13|Mux10~7_combout\ : std_logic;
SIGNAL \inst13|Mux10~4_combout\ : std_logic;
SIGNAL \inst13|Mux6~3_combout\ : std_logic;
SIGNAL \inst13|Mux10~5_combout\ : std_logic;
SIGNAL \inst13|Mux2~6_combout\ : std_logic;
SIGNAL \inst13|Mux6~0_combout\ : std_logic;
SIGNAL \inst13|Mux6~1_combout\ : std_logic;
SIGNAL \inst13|Mux6~2_combout\ : std_logic;
SIGNAL \inst13|Mux2~0_combout\ : std_logic;
SIGNAL \inst13|Mux10~0_combout\ : std_logic;
SIGNAL \inst13|Mux10~1_combout\ : std_logic;
SIGNAL \inst13|Mux2~5_combout\ : std_logic;
SIGNAL \inst13|Mux10~2_combout\ : std_logic;
SIGNAL \inst13|Mux2~3_combout\ : std_logic;
SIGNAL \inst13|Mux2~1_combout\ : std_logic;
SIGNAL \inst13|Mux2~2_combout\ : std_logic;
SIGNAL \inst13|Mux2~4_combout\ : std_logic;
SIGNAL \inst13|Mux10~3_combout\ : std_logic;
SIGNAL \inst13|Mux10~8_combout\ : std_logic;
SIGNAL \inst13|Mux1~12_combout\ : std_logic;
SIGNAL \inst13|Mux1~13_combout\ : std_logic;
SIGNAL \inst13|Mux1~10_combout\ : std_logic;
SIGNAL \inst13|Mux1~11_combout\ : std_logic;
SIGNAL \inst13|Mux1~4_combout\ : std_logic;
SIGNAL \inst13|Mux1~3_combout\ : std_logic;
SIGNAL \inst13|Mux1~5_combout\ : std_logic;
SIGNAL \inst13|Mux1~6_combout\ : std_logic;
SIGNAL \inst13|Mux5~0_combout\ : std_logic;
SIGNAL \inst13|Mux1~1_combout\ : std_logic;
SIGNAL \inst13|Mux1~0_combout\ : std_logic;
SIGNAL \inst13|Mux1~2_combout\ : std_logic;
SIGNAL \inst13|Mux1~7_combout\ : std_logic;
SIGNAL \inst13|Mux1~8_combout\ : std_logic;
SIGNAL \inst13|Mux1~9_combout\ : std_logic;
SIGNAL \inst13|Mux1~14_combout\ : std_logic;
SIGNAL \inst13|Mux9~4_combout\ : std_logic;
SIGNAL \inst13|Mux9~5_combout\ : std_logic;
SIGNAL \inst13|Mux5~1_combout\ : std_logic;
SIGNAL \inst13|Mux9~0_combout\ : std_logic;
SIGNAL \inst13|Mux9~1_combout\ : std_logic;
SIGNAL \inst13|Mux9~2_combout\ : std_logic;
SIGNAL \inst13|Mux1~15_combout\ : std_logic;
SIGNAL \inst13|Mux1~16_combout\ : std_logic;
SIGNAL \inst13|Mux9~3_combout\ : std_logic;
SIGNAL \inst13|Mux9~6_combout\ : std_logic;
SIGNAL \inst13|Mux9~7_combout\ : std_logic;
SIGNAL \inst13|Mux9~8_combout\ : std_logic;
SIGNAL \inst13|Mux8~0_combout\ : std_logic;
SIGNAL \inst13|Mux8~1_combout\ : std_logic;
SIGNAL \inst13|Mux8~2_combout\ : std_logic;
SIGNAL \inst13|Mux8~6_combout\ : std_logic;
SIGNAL \inst13|Mux8~7_combout\ : std_logic;
SIGNAL \inst13|Mux8~3_combout\ : std_logic;
SIGNAL \inst13|Mux8~4_combout\ : std_logic;
SIGNAL \inst13|Mux8~5_combout\ : std_logic;
SIGNAL \inst13|Mux8~8_combout\ : std_logic;
SIGNAL \inst13|Mux4~0_combout\ : std_logic;
SIGNAL \inst13|Mux8~9_combout\ : std_logic;
SIGNAL \inst13|Mux8~12_combout\ : std_logic;
SIGNAL \inst13|Mux8~13_combout\ : std_logic;
SIGNAL \inst13|Mux8~10_combout\ : std_logic;
SIGNAL \inst13|Mux8~11_combout\ : std_logic;
SIGNAL \inst13|Mux8~14_combout\ : std_logic;
SIGNAL \inst13|Mux4~5_combout\ : std_logic;
SIGNAL \inst13|Mux4~6_combout\ : std_logic;
SIGNAL \inst13|Mux4~3_combout\ : std_logic;
SIGNAL \inst13|Mux4~4_combout\ : std_logic;
SIGNAL \inst13|Mux4~7_combout\ : std_logic;
SIGNAL \inst13|Mux3~5_combout\ : std_logic;
SIGNAL \inst13|Mux7~0_combout\ : std_logic;
SIGNAL \inst13|Mux3~2_combout\ : std_logic;
SIGNAL \inst13|Mux3~1_combout\ : std_logic;
SIGNAL \inst13|Mux3~3_combout\ : std_logic;
SIGNAL \inst13|Mux3~4_combout\ : std_logic;
SIGNAL \inst13|Mux3~6_combout\ : std_logic;
SIGNAL \inst13|Mux3~7_combout\ : std_logic;
SIGNAL \inst13|Mux3~0_combout\ : std_logic;
SIGNAL \inst13|Mux7~1_combout\ : std_logic;
SIGNAL \inst13|Mux7~2_combout\ : std_logic;
SIGNAL \inst13|Mux7~5_combout\ : std_logic;
SIGNAL \inst13|Mux7~6_combout\ : std_logic;
SIGNAL \inst13|Mux7~3_combout\ : std_logic;
SIGNAL \inst13|Mux7~4_combout\ : std_logic;
SIGNAL \inst13|Mux7~7_combout\ : std_logic;
SIGNAL \inst13|Mux8~15_combout\ : std_logic;
SIGNAL \inst13|Mux8~16_combout\ : std_logic;
SIGNAL \inst13|Mux4~1_combout\ : std_logic;
SIGNAL \inst13|Mux4~2_combout\ : std_logic;
SIGNAL \inst13|Equal0~1_combout\ : std_logic;
SIGNAL \inst13|Mux6~9_combout\ : std_logic;
SIGNAL \inst13|Mux6~10_combout\ : std_logic;
SIGNAL \inst13|Mux6~5_combout\ : std_logic;
SIGNAL \inst13|Mux2~7_combout\ : std_logic;
SIGNAL \inst13|Mux2~8_combout\ : std_logic;
SIGNAL \inst13|Mux6~6_combout\ : std_logic;
SIGNAL \inst13|Mux6~7_combout\ : std_logic;
SIGNAL \inst13|Mux6~8_combout\ : std_logic;
SIGNAL \inst13|Mux6~11_combout\ : std_logic;
SIGNAL \inst13|Mux5~5_combout\ : std_logic;
SIGNAL \inst13|Mux5~6_combout\ : std_logic;
SIGNAL \inst13|Mux5~2_combout\ : std_logic;
SIGNAL \inst13|Mux5~3_combout\ : std_logic;
SIGNAL \inst13|Mux5~4_combout\ : std_logic;
SIGNAL \inst13|Mux5~7_combout\ : std_logic;
SIGNAL \inst13|Mux8~23_combout\ : std_logic;
SIGNAL \inst13|Mux8~24_combout\ : std_logic;
SIGNAL \inst13|Mux8~21_combout\ : std_logic;
SIGNAL \inst13|Mux8~22_combout\ : std_logic;
SIGNAL \inst13|Mux8~25_combout\ : std_logic;
SIGNAL \inst13|Mux8~26_combout\ : std_logic;
SIGNAL \inst13|Mux0~4_combout\ : std_logic;
SIGNAL \inst13|Mux8~20_combout\ : std_logic;
SIGNAL \inst13|Mux8~18_combout\ : std_logic;
SIGNAL \inst13|Mux8~17_combout\ : std_logic;
SIGNAL \inst13|Mux8~19_combout\ : std_logic;
SIGNAL \inst13|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|Equal0~2_combout\ : std_logic;
SIGNAL \inst13|Mux3~14_combout\ : std_logic;
SIGNAL \inst13|Mux3~15_combout\ : std_logic;
SIGNAL \inst13|Mux3~12_combout\ : std_logic;
SIGNAL \inst13|Mux3~13_combout\ : std_logic;
SIGNAL \inst13|Mux3~16_combout\ : std_logic;
SIGNAL \inst13|Mux2~9_combout\ : std_logic;
SIGNAL \inst13|Mux2~10_combout\ : std_logic;
SIGNAL \inst13|Mux2~11_combout\ : std_logic;
SIGNAL \inst13|Mux2~12_combout\ : std_logic;
SIGNAL \inst13|Mux3~8_combout\ : std_logic;
SIGNAL \inst13|Mux3~9_combout\ : std_logic;
SIGNAL \inst13|Mux3~10_combout\ : std_logic;
SIGNAL \inst13|Mux3~11_combout\ : std_logic;
SIGNAL \inst13|Mux2~13_combout\ : std_logic;
SIGNAL \inst13|Mux2~14_combout\ : std_logic;
SIGNAL \inst13|Mux2~15_combout\ : std_logic;
SIGNAL \inst13|Mux2~16_combout\ : std_logic;
SIGNAL \inst13|Mux2~17_combout\ : std_logic;
SIGNAL \inst13|Equal0~0_combout\ : std_logic;
SIGNAL \inst3|red~3_combout\ : std_logic;
SIGNAL \inst13|Mux11~6_combout\ : std_logic;
SIGNAL \inst13|Mux11~7_combout\ : std_logic;
SIGNAL \inst13|Mux11~4_combout\ : std_logic;
SIGNAL \inst13|Mux11~5_combout\ : std_logic;
SIGNAL \inst13|Mux11~0_combout\ : std_logic;
SIGNAL \inst13|Mux11~1_combout\ : std_logic;
SIGNAL \inst13|Mux11~2_combout\ : std_logic;
SIGNAL \inst13|Mux11~3_combout\ : std_logic;
SIGNAL \inst13|Mux11~8_combout\ : std_logic;
SIGNAL \inst3|red~4_combout\ : std_logic;
SIGNAL \inst3|Add7~13_sumout\ : std_logic;
SIGNAL \inst3|LessThan16~1_combout\ : std_logic;
SIGNAL \inst3|Add7~17_sumout\ : std_logic;
SIGNAL \inst3|LessThan16~2_combout\ : std_logic;
SIGNAL \inst3|LessThan16~0_combout\ : std_logic;
SIGNAL \inst3|Add7~9_sumout\ : std_logic;
SIGNAL \inst3|Add7~5_sumout\ : std_logic;
SIGNAL \inst3|LessThan16~3_combout\ : std_logic;
SIGNAL \inst2|green_out3~0_combout\ : std_logic;
SIGNAL \key[1]~input_o\ : std_logic;
SIGNAL \inst3|cloud_motion~1_combout\ : std_logic;
SIGNAL \inst3|cloud_motion[0]~0_combout\ : std_logic;
SIGNAL \inst3|Add31~33_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~8_combout\ : std_logic;
SIGNAL \inst3|Add31~34\ : std_logic;
SIGNAL \inst3|Add31~29_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~7_combout\ : std_logic;
SIGNAL \inst3|Add31~30\ : std_logic;
SIGNAL \inst3|Add31~25_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~6_combout\ : std_logic;
SIGNAL \inst3|Add31~26\ : std_logic;
SIGNAL \inst3|Add31~21_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~5_combout\ : std_logic;
SIGNAL \inst3|LessThan41~0_combout\ : std_logic;
SIGNAL \inst3|Add31~22\ : std_logic;
SIGNAL \inst3|Add31~18\ : std_logic;
SIGNAL \inst3|Add31~13_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~3_combout\ : std_logic;
SIGNAL \inst3|Add31~14\ : std_logic;
SIGNAL \inst3|Add31~41_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~10_combout\ : std_logic;
SIGNAL \inst3|Add31~42\ : std_logic;
SIGNAL \inst3|Add31~37_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~9_combout\ : std_logic;
SIGNAL \inst3|Add31~38\ : std_logic;
SIGNAL \inst3|Add31~9_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~2_combout\ : std_logic;
SIGNAL \inst3|Add31~10\ : std_logic;
SIGNAL \inst3|Add31~5_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~1_combout\ : std_logic;
SIGNAL \inst3|Add31~6\ : std_logic;
SIGNAL \inst3|Add31~1_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~0_combout\ : std_logic;
SIGNAL \inst3|LessThan41~1_combout\ : std_logic;
SIGNAL \inst3|LessThan52~0_combout\ : std_logic;
SIGNAL \inst3|Add31~17_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~4_combout\ : std_logic;
SIGNAL \inst3|LessThan42~0_combout\ : std_logic;
SIGNAL \inst3|LessThan42~1_combout\ : std_logic;
SIGNAL \inst3|LessThan42~3_combout\ : std_logic;
SIGNAL \inst3|LessThan42~2_combout\ : std_logic;
SIGNAL \inst3|LessThan42~4_combout\ : std_logic;
SIGNAL \inst3|LessThan42~5_combout\ : std_logic;
SIGNAL \inst3|LessThan38~3_combout\ : std_logic;
SIGNAL \inst3|LessThan38~0_combout\ : std_logic;
SIGNAL \inst3|LessThan38~4_combout\ : std_logic;
SIGNAL \inst3|LessThan38~1_combout\ : std_logic;
SIGNAL \inst3|LessThan38~2_combout\ : std_logic;
SIGNAL \inst3|LessThan38~5_combout\ : std_logic;
SIGNAL \inst3|Add20~0_combout\ : std_logic;
SIGNAL \inst3|LessThan38~6_combout\ : std_logic;
SIGNAL \inst3|LessThan38~7_combout\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \inst8|feedback~combout\ : std_logic;
SIGNAL \inst8|LessThan0~0_combout\ : std_logic;
SIGNAL \inst8|current_state[4]~5_combout\ : std_logic;
SIGNAL \inst8|Add1~21_sumout\ : std_logic;
SIGNAL \inst8|LessThan0~3_combout\ : std_logic;
SIGNAL \inst8|current_state[7]~3_combout\ : std_logic;
SIGNAL \inst8|Add2~30\ : std_logic;
SIGNAL \inst8|Add2~26\ : std_logic;
SIGNAL \inst8|Add2~21_sumout\ : std_logic;
SIGNAL \inst8|Add0~34\ : std_logic;
SIGNAL \inst8|Add0~30\ : std_logic;
SIGNAL \inst8|Add0~26\ : std_logic;
SIGNAL \inst8|Add0~21_sumout\ : std_logic;
SIGNAL \inst8|current_state~9_combout\ : std_logic;
SIGNAL \inst8|Add1~30\ : std_logic;
SIGNAL \inst8|Add1~26\ : std_logic;
SIGNAL \inst8|Add1~22\ : std_logic;
SIGNAL \inst8|Add1~17_sumout\ : std_logic;
SIGNAL \inst8|Add0~22\ : std_logic;
SIGNAL \inst8|Add0~17_sumout\ : std_logic;
SIGNAL \inst8|Add2~22\ : std_logic;
SIGNAL \inst8|Add2~17_sumout\ : std_logic;
SIGNAL \inst8|current_state~8_combout\ : std_logic;
SIGNAL \inst8|LessThan1~0_combout\ : std_logic;
SIGNAL \inst8|current_state[4]~0_combout\ : std_logic;
SIGNAL \inst8|Add1~18\ : std_logic;
SIGNAL \inst8|Add1~14\ : std_logic;
SIGNAL \inst8|Add1~10\ : std_logic;
SIGNAL \inst8|Add1~6\ : std_logic;
SIGNAL \inst8|Add1~1_sumout\ : std_logic;
SIGNAL \inst8|Add2~18\ : std_logic;
SIGNAL \inst8|Add2~14\ : std_logic;
SIGNAL \inst8|Add2~10\ : std_logic;
SIGNAL \inst8|Add2~6\ : std_logic;
SIGNAL \inst8|Add2~1_sumout\ : std_logic;
SIGNAL \inst8|Add0~18\ : std_logic;
SIGNAL \inst8|Add0~14\ : std_logic;
SIGNAL \inst8|Add0~10\ : std_logic;
SIGNAL \inst8|Add0~6\ : std_logic;
SIGNAL \inst8|Add0~1_sumout\ : std_logic;
SIGNAL \inst8|current_state~2_combout\ : std_logic;
SIGNAL \inst8|current_state[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|process_0~0_combout\ : std_logic;
SIGNAL \inst8|process_0~1_combout\ : std_logic;
SIGNAL \inst8|LessThan0~2_combout\ : std_logic;
SIGNAL \inst8|LessThan0~1_combout\ : std_logic;
SIGNAL \inst8|current_state[4]~1_combout\ : std_logic;
SIGNAL \inst8|Add0~5_sumout\ : std_logic;
SIGNAL \inst8|Add1~5_sumout\ : std_logic;
SIGNAL \inst8|Add2~5_sumout\ : std_logic;
SIGNAL \inst8|current_state~4_combout\ : std_logic;
SIGNAL \inst8|current_state[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|Add0~9_sumout\ : std_logic;
SIGNAL \inst8|Add1~9_sumout\ : std_logic;
SIGNAL \inst8|Add2~9_sumout\ : std_logic;
SIGNAL \inst8|current_state~6_combout\ : std_logic;
SIGNAL \inst8|Add1~25_sumout\ : std_logic;
SIGNAL \inst8|Add0~25_sumout\ : std_logic;
SIGNAL \inst8|Add2~25_sumout\ : std_logic;
SIGNAL \inst8|current_state~10_combout\ : std_logic;
SIGNAL \inst8|current_state[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|Add0~29_sumout\ : std_logic;
SIGNAL \inst8|Add1~29_sumout\ : std_logic;
SIGNAL \inst8|Add2~29_sumout\ : std_logic;
SIGNAL \inst8|current_state~11_combout\ : std_logic;
SIGNAL \inst8|Add0~33_sumout\ : std_logic;
SIGNAL \inst8|current_state~12_combout\ : std_logic;
SIGNAL \inst8|current_state[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|Add0~13_sumout\ : std_logic;
SIGNAL \inst8|Add2~13_sumout\ : std_logic;
SIGNAL \inst8|Add1~13_sumout\ : std_logic;
SIGNAL \inst8|current_state~7_combout\ : std_logic;
SIGNAL \inst8|current_state[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|top_cloud3_height~0_combout\ : std_logic;
SIGNAL \inst3|LessThan40~0_combout\ : std_logic;
SIGNAL \inst3|LessThan40~1_combout\ : std_logic;
SIGNAL \inst3|LessThan40~2_combout\ : std_logic;
SIGNAL \inst3|Add17~38_cout\ : std_logic;
SIGNAL \inst3|Add17~34_cout\ : std_logic;
SIGNAL \inst3|Add17~30_cout\ : std_logic;
SIGNAL \inst3|Add17~26_cout\ : std_logic;
SIGNAL \inst3|Add17~22_cout\ : std_logic;
SIGNAL \inst3|Add17~18_cout\ : std_logic;
SIGNAL \inst3|Add17~14_cout\ : std_logic;
SIGNAL \inst3|Add17~10_cout\ : std_logic;
SIGNAL \inst3|Add17~6_cout\ : std_logic;
SIGNAL \inst3|Add17~1_sumout\ : std_logic;
SIGNAL \inst3|top_cloud3_on~0_combout\ : std_logic;
SIGNAL \inst3|Add19~22\ : std_logic;
SIGNAL \inst3|Add19~18\ : std_logic;
SIGNAL \inst3|Add19~14\ : std_logic;
SIGNAL \inst3|Add19~5_sumout\ : std_logic;
SIGNAL \inst3|Add19~6\ : std_logic;
SIGNAL \inst3|Add19~9_sumout\ : std_logic;
SIGNAL \inst3|Add19~10\ : std_logic;
SIGNAL \inst3|Add19~1_sumout\ : std_logic;
SIGNAL \inst3|Add21~0_combout\ : std_logic;
SIGNAL \inst3|Add19~2\ : std_logic;
SIGNAL \inst3|Add19~25_sumout\ : std_logic;
SIGNAL \inst3|Add21~1_combout\ : std_logic;
SIGNAL \inst3|Add19~26\ : std_logic;
SIGNAL \inst3|Add19~29_sumout\ : std_logic;
SIGNAL \inst3|Add21~2_combout\ : std_logic;
SIGNAL \inst3|LessThan44~3_combout\ : std_logic;
SIGNAL \inst3|Add19~13_sumout\ : std_logic;
SIGNAL \inst3|Add19~17_sumout\ : std_logic;
SIGNAL \inst3|Add19~21_sumout\ : std_logic;
SIGNAL \inst3|LessThan44~0_combout\ : std_logic;
SIGNAL \inst3|LessThan44~1_combout\ : std_logic;
SIGNAL \inst3|LessThan44~2_combout\ : std_logic;
SIGNAL \inst3|LessThan25~0_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_on~0_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_on~1_combout\ : std_logic;
SIGNAL \inst3|red[3]~16_combout\ : std_logic;
SIGNAL \inst2|blue_out3~3_combout\ : std_logic;
SIGNAL \inst3|Add29~33_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~8_combout\ : std_logic;
SIGNAL \inst3|Add29~34\ : std_logic;
SIGNAL \inst3|Add29~29_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~7_combout\ : std_logic;
SIGNAL \inst3|Add29~30\ : std_logic;
SIGNAL \inst3|Add29~25_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~6_combout\ : std_logic;
SIGNAL \inst3|Add29~26\ : std_logic;
SIGNAL \inst3|Add29~21_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~5_combout\ : std_logic;
SIGNAL \inst3|Add29~22\ : std_logic;
SIGNAL \inst3|Add29~17_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~4_combout\ : std_logic;
SIGNAL \inst3|Add29~18\ : std_logic;
SIGNAL \inst3|Add29~13_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~3_combout\ : std_logic;
SIGNAL \inst3|Add29~14\ : std_logic;
SIGNAL \inst3|Add29~41_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~10_combout\ : std_logic;
SIGNAL \inst3|Add29~42\ : std_logic;
SIGNAL \inst3|Add29~37_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~9_combout\ : std_logic;
SIGNAL \inst3|Add29~38\ : std_logic;
SIGNAL \inst3|Add29~10\ : std_logic;
SIGNAL \inst3|Add29~5_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~1_combout\ : std_logic;
SIGNAL \inst3|Add29~6\ : std_logic;
SIGNAL \inst3|Add29~1_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~0_combout\ : std_logic;
SIGNAL \inst3|LessThan32~0_combout\ : std_logic;
SIGNAL \inst3|LessThan50~0_combout\ : std_logic;
SIGNAL \inst3|Add29~9_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~2_combout\ : std_logic;
SIGNAL \inst3|LessThan32~1_combout\ : std_logic;
SIGNAL \inst3|top_cloud2_height~0_combout\ : std_logic;
SIGNAL \inst3|Add15~2_combout\ : std_logic;
SIGNAL \inst3|Add15~1_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_on~1_combout\ : std_logic;
SIGNAL \inst3|Add15~0_combout\ : std_logic;
SIGNAL \inst3|LessThan35~3_combout\ : std_logic;
SIGNAL \inst3|LessThan35~0_combout\ : std_logic;
SIGNAL \inst3|LessThan35~1_combout\ : std_logic;
SIGNAL \inst3|LessThan35~2_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_on~2_combout\ : std_logic;
SIGNAL \inst3|Add13~38_cout\ : std_logic;
SIGNAL \inst3|Add13~34_cout\ : std_logic;
SIGNAL \inst3|Add13~30_cout\ : std_logic;
SIGNAL \inst3|Add13~26_cout\ : std_logic;
SIGNAL \inst3|Add13~22_cout\ : std_logic;
SIGNAL \inst3|Add13~18_cout\ : std_logic;
SIGNAL \inst3|Add13~14_cout\ : std_logic;
SIGNAL \inst3|Add13~10_cout\ : std_logic;
SIGNAL \inst3|Add13~6_cout\ : std_logic;
SIGNAL \inst3|Add13~1_sumout\ : std_logic;
SIGNAL \inst3|LessThan31~0_combout\ : std_logic;
SIGNAL \inst3|LessThan31~1_combout\ : std_logic;
SIGNAL \inst3|LessThan31~2_combout\ : std_logic;
SIGNAL \inst3|top_cloud2_on~0_combout\ : std_logic;
SIGNAL \inst3|Add27~33_sumout\ : std_logic;
SIGNAL \inst3|LessThan17~0_combout\ : std_logic;
SIGNAL \inst3|Add27~10\ : std_logic;
SIGNAL \inst3|Add27~5_sumout\ : std_logic;
SIGNAL \inst3|Add27~6\ : std_logic;
SIGNAL \inst3|Add27~1_sumout\ : std_logic;
SIGNAL \inst3|LessThan48~0_combout\ : std_logic;
SIGNAL \inst3|Add27~34\ : std_logic;
SIGNAL \inst3|Add27~29_sumout\ : std_logic;
SIGNAL \inst3|Add27~30\ : std_logic;
SIGNAL \inst3|Add27~25_sumout\ : std_logic;
SIGNAL \inst3|Add27~26\ : std_logic;
SIGNAL \inst3|Add27~21_sumout\ : std_logic;
SIGNAL \inst3|Add27~22\ : std_logic;
SIGNAL \inst3|Add27~17_sumout\ : std_logic;
SIGNAL \inst3|Add27~18\ : std_logic;
SIGNAL \inst3|Add27~13_sumout\ : std_logic;
SIGNAL \inst3|Add27~14\ : std_logic;
SIGNAL \inst3|Add27~41_sumout\ : std_logic;
SIGNAL \inst3|Add27~42\ : std_logic;
SIGNAL \inst3|Add27~37_sumout\ : std_logic;
SIGNAL \inst3|Add27~38\ : std_logic;
SIGNAL \inst3|Add27~9_sumout\ : std_logic;
SIGNAL \inst3|LessThan17~1_combout\ : std_logic;
SIGNAL \inst3|top_cloud1_height~0_combout\ : std_logic;
SIGNAL \inst3|Add11~2_combout\ : std_logic;
SIGNAL \inst3|Add11~1_combout\ : std_logic;
SIGNAL \inst3|LessThan26~3_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_on~1_combout\ : std_logic;
SIGNAL \inst3|LessThan26~0_combout\ : std_logic;
SIGNAL \inst3|LessThan26~1_combout\ : std_logic;
SIGNAL \inst3|LessThan26~2_combout\ : std_logic;
SIGNAL \inst3|Add11~0_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_on~2_combout\ : std_logic;
SIGNAL \inst3|Add9~38_cout\ : std_logic;
SIGNAL \inst3|Add9~34_cout\ : std_logic;
SIGNAL \inst3|Add9~30_cout\ : std_logic;
SIGNAL \inst3|Add9~26_cout\ : std_logic;
SIGNAL \inst3|Add9~22_cout\ : std_logic;
SIGNAL \inst3|Add9~18_cout\ : std_logic;
SIGNAL \inst3|Add9~14_cout\ : std_logic;
SIGNAL \inst3|Add9~10_cout\ : std_logic;
SIGNAL \inst3|Add9~6_cout\ : std_logic;
SIGNAL \inst3|Add9~1_sumout\ : std_logic;
SIGNAL \inst3|LessThan21~0_combout\ : std_logic;
SIGNAL \inst3|LessThan21~1_combout\ : std_logic;
SIGNAL \inst3|LessThan21~2_combout\ : std_logic;
SIGNAL \inst3|top_cloud1_on~0_combout\ : std_logic;
SIGNAL \inst3|LessThan18~4_combout\ : std_logic;
SIGNAL \inst3|LessThan18~0_combout\ : std_logic;
SIGNAL \inst3|LessThan18~5_combout\ : std_logic;
SIGNAL \inst3|LessThan18~2_combout\ : std_logic;
SIGNAL \inst3|LessThan18~1_combout\ : std_logic;
SIGNAL \inst3|LessThan18~3_combout\ : std_logic;
SIGNAL \inst3|LessThan18~6_combout\ : std_logic;
SIGNAL \inst3|LessThan19~3_combout\ : std_logic;
SIGNAL \inst3|LessThan19~0_combout\ : std_logic;
SIGNAL \inst3|LessThan19~4_combout\ : std_logic;
SIGNAL \inst3|LessThan19~1_combout\ : std_logic;
SIGNAL \inst3|LessThan19~2_combout\ : std_logic;
SIGNAL \inst3|Add8~1_combout\ : std_logic;
SIGNAL \inst3|LessThan19~5_combout\ : std_logic;
SIGNAL \inst3|Add8~0_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_on~0_combout\ : std_logic;
SIGNAL \inst3|LessThan29~4_combout\ : std_logic;
SIGNAL \inst3|LessThan29~1_combout\ : std_logic;
SIGNAL \inst3|LessThan33~1_combout\ : std_logic;
SIGNAL \inst3|LessThan29~2_combout\ : std_logic;
SIGNAL \inst3|LessThan29~0_combout\ : std_logic;
SIGNAL \inst3|LessThan29~3_combout\ : std_logic;
SIGNAL \inst3|Add14~1_combout\ : std_logic;
SIGNAL \inst3|LessThan29~5_combout\ : std_logic;
SIGNAL \inst3|Add14~0_combout\ : std_logic;
SIGNAL \inst3|LessThan33~2_combout\ : std_logic;
SIGNAL \inst3|LessThan33~3_combout\ : std_logic;
SIGNAL \inst3|LessThan33~0_combout\ : std_logic;
SIGNAL \inst3|LessThan33~5_combout\ : std_logic;
SIGNAL \inst3|LessThan33~4_combout\ : std_logic;
SIGNAL \inst3|LessThan33~6_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_on~0_combout\ : std_logic;
SIGNAL \inst3|red[3]~15_combout\ : std_logic;
SIGNAL \inst2|blue_out3~0_combout\ : std_logic;
SIGNAL \inst2|blue_out3~1_combout\ : std_logic;
SIGNAL \inst2|blue_out3~4_combout\ : std_logic;
SIGNAL \inst2|blue_out3~5_combout\ : std_logic;
SIGNAL \inst2|blue_out3~q\ : std_logic;
SIGNAL \inst2|blue_out2~0_combout\ : std_logic;
SIGNAL \inst2|blue_out2~1_combout\ : std_logic;
SIGNAL \inst2|blue_out2~2_combout\ : std_logic;
SIGNAL \inst2|blue_out2~q\ : std_logic;
SIGNAL \inst2|blue_out1~0_combout\ : std_logic;
SIGNAL \inst2|blue_out1~1_combout\ : std_logic;
SIGNAL \inst2|blue_out1~2_combout\ : std_logic;
SIGNAL \inst2|blue_out1~q\ : std_logic;
SIGNAL \inst2|blue_out0~1_combout\ : std_logic;
SIGNAL \inst2|blue_out0~0_combout\ : std_logic;
SIGNAL \inst2|blue_out0~2_combout\ : std_logic;
SIGNAL \inst2|blue_out0~q\ : std_logic;
SIGNAL \inst2|green_out3~5_combout\ : std_logic;
SIGNAL \inst3|red[1]~17_combout\ : std_logic;
SIGNAL \inst2|green_out3~1_combout\ : std_logic;
SIGNAL \inst2|green_out3~q\ : std_logic;
SIGNAL \inst2|green_out2~0_combout\ : std_logic;
SIGNAL \inst2|green_out2~1_combout\ : std_logic;
SIGNAL \inst2|green_out2~q\ : std_logic;
SIGNAL \inst2|green_out1~0_combout\ : std_logic;
SIGNAL \inst2|green_out1~1_combout\ : std_logic;
SIGNAL \inst2|green_out1~q\ : std_logic;
SIGNAL \inst2|green_out0~4_combout\ : std_logic;
SIGNAL \inst2|green_out0~0_combout\ : std_logic;
SIGNAL \inst2|green_out0~q\ : std_logic;
SIGNAL \inst3|LessThan68~0_combout\ : std_logic;
SIGNAL \inst3|LessThan68~1_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~5_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~6_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~0_combout\ : std_logic;
SIGNAL \inst3|LessThan70~0_combout\ : std_logic;
SIGNAL \inst3|LessThan70~1_combout\ : std_logic;
SIGNAL \inst3|LessThan70~2_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~1_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~2_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~3_combout\ : std_logic;
SIGNAL \inst3|LessThan71~3_combout\ : std_logic;
SIGNAL \inst3|LessThan71~0_combout\ : std_logic;
SIGNAL \inst3|LessThan71~1_combout\ : std_logic;
SIGNAL \inst3|LessThan71~2_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~4_combout\ : std_logic;
SIGNAL \inst3|Add8~2_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~18_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~24_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~7_combout\ : std_logic;
SIGNAL \inst3|LessThan76~3_combout\ : std_logic;
SIGNAL \inst3|LessThan76~0_combout\ : std_logic;
SIGNAL \inst3|LessThan76~1_combout\ : std_logic;
SIGNAL \inst3|LessThan76~2_combout\ : std_logic;
SIGNAL \inst3|LessThan75~2_combout\ : std_logic;
SIGNAL \inst3|LessThan75~0_combout\ : std_logic;
SIGNAL \inst3|LessThan75~1_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~8_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~9_combout\ : std_logic;
SIGNAL \inst3|LessThan75~3_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~10_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~11_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~19_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~20_combout\ : std_logic;
SIGNAL \inst3|LessThan81~0_combout\ : std_logic;
SIGNAL \inst3|LessThan81~1_combout\ : std_logic;
SIGNAL \inst3|LessThan81~2_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~12_combout\ : std_logic;
SIGNAL \inst3|LessThan81~3_combout\ : std_logic;
SIGNAL \inst3|LessThan80~3_combout\ : std_logic;
SIGNAL \inst3|LessThan80~0_combout\ : std_logic;
SIGNAL \inst3|LessThan80~1_combout\ : std_logic;
SIGNAL \inst3|LessThan80~2_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~13_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~14_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~15_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~16_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~17_combout\ : std_logic;
SIGNAL \inst3|collision~q\ : std_logic;
SIGNAL \inst3|red[3]~18_combout\ : std_logic;
SIGNAL \inst2|red_out3~0_combout\ : std_logic;
SIGNAL \inst2|red_out3~1_combout\ : std_logic;
SIGNAL \inst2|red_out3~q\ : std_logic;
SIGNAL \inst2|red_out2~0_combout\ : std_logic;
SIGNAL \inst2|red_out2~1_combout\ : std_logic;
SIGNAL \inst2|red_out2~q\ : std_logic;
SIGNAL \inst2|red_out1~1_combout\ : std_logic;
SIGNAL \inst2|red_out1~0_combout\ : std_logic;
SIGNAL \inst2|red_out1~q\ : std_logic;
SIGNAL \inst2|red_out0~1_combout\ : std_logic;
SIGNAL \inst2|red_out0~0_combout\ : std_logic;
SIGNAL \inst2|red_out0~q\ : std_logic;
SIGNAL \inst2|v_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|bottom_cloud3_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst12|altsyncram_component|auto_generated|q_a\ : std_logic_vector(71 DOWNTO 0);
SIGNAL \inst5|cursor_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|new_cursor_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|bottom_cloud1_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|new_cursor_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|q_a\ : std_logic_vector(239 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|q_a\ : std_logic_vector(178 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|q_a\ : std_logic_vector(239 DOWNTO 0);
SIGNAL \inst2|h_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|cursor_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|PACKET_COUNT\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst5|INCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|PACKET_CHAR1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|pixel_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|pixel_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ball_y_pos\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|bottom_cloud2_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|filter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|SHIFTIN\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst8|current_state\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst5|PACKET_CHAR3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|OUTCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|PACKET_CHAR2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst3|ball_y_motion\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|cloud_motion\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst8|next_state\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst5|SHIFTOUT\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|inhibit_wait_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst3|top_cloud2_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|bottom_cloud2_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|bottom_cloud1_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|top_cloud1_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|bottom_cloud3_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|top_cloud3_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|fboutclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|outclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|ALT_INV_inhibit_wait_count[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_column[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_h_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_h_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_h_count[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_v_count[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_key[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_PS2_CLK~input_o\ : std_logic;
SIGNAL \ALT_INV_PS2_DAT~input_o\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud3_height\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst3|ALT_INV_bottom_cloud3_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ALT_INV_top_cloud1_height\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst3|ALT_INV_bottom_cloud1_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ALT_INV_bottom_cloud2_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ALT_INV_top_cloud2_height\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst7|ALT_INV_SevenSeg_out[1]~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~19_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~18_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_inhibit_wait_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst5|ALT_INV_SHIFTOUT\ : std_logic_vector(9 DOWNTO 3);
SIGNAL \inst5|ALT_INV_mouse_state.WAIT_CMD_ACK~q\ : std_logic;
SIGNAL \inst5|ALT_INV_iready_set~q\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_motion~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan45~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.INPUT_PACKETS~q\ : std_logic;
SIGNAL \inst5|ALT_INV_OUTCNT~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_OUTCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|ALT_INV_SHIFTIN\ : std_logic_vector(6 DOWNTO 1);
SIGNAL \inst5|ALT_INV_cursor_row~12_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan5~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan5~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_next_state\ : std_logic_vector(3 DOWNTO 2);
SIGNAL \inst8|ALT_INV_current_state[4]~5_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[7]~3_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[4]~1_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_feedback~combout\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[4]~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_cloud_motion\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst13|ALT_INV_Mux8~26_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~25_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~24_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~23_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~22_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~21_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_motion\ : std_logic_vector(3 DOWNTO 2);
SIGNAL \inst5|ALT_INV_PACKET_CHAR2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|ALT_INV_send_char~q\ : std_logic;
SIGNAL \inst5|ALT_INV_send_data~q\ : std_logic;
SIGNAL \inst5|ALT_INV_PACKET_CHAR3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|ALT_INV_cursor_row\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~6_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.LOAD_COMMAND~q\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~16_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~15_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~14_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~13_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan80~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan80~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan80~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan80~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~12_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan81~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan81~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan81~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan81~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~11_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~10_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~9_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~8_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan75~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan75~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan75~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan75~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan76~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan76~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan76~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan76~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan70~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan70~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan70~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan71~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan71~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan71~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan71~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan68~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan68~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add8~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud3_height~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan52~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan41~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan41~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud1_height~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst3|ALT_INV_top_cloud2_height~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan50~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan32~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan32~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan17~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan17~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~20_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~19_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~18_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~17_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_game_running~q\ : std_logic;
SIGNAL \inst5|ALT_INV_output_ready~q\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_filter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|ALT_INV_new_cursor_row[8]~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan7~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_red_out2~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_red_out3~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red[3]~18_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_collision~q\ : std_logic;
SIGNAL \inst2|ALT_INV_green_out1~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_green_out2~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red[1]~17_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out0~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out1~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out1~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out2~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out2~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red[3]~16_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud3_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan40~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan40~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan40~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud3_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud3_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan44~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add21~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add21~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan44~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan44~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan44~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add21~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan38~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan38~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan38~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan38~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan38~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan38~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan38~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan38~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add20~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan42~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan42~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan42~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan42~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud3_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst3|ALT_INV_LessThan42~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan42~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red[3]~15_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud1_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan21~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan21~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan21~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud1_on~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud1_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan26~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add11~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add11~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan26~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan26~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan26~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add11~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud2_on~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud2_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan25~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan35~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan35~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan35~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan35~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud2_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan31~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan31~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan31~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud2_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan29~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan29~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan29~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan29~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan29~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan29~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add14~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add14~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan33~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan33~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan33~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud2_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst3|ALT_INV_LessThan33~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan33~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan33~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan33~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud1_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan19~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan19~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan19~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan19~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan19~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan19~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add8~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add8~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_green_out3~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_pos\ : std_logic_vector(9 DOWNTO 2);
SIGNAL \inst3|ALT_INV_ball_on~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan13~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~9_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~8_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add6~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add6~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan13~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~14_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~13_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~12_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~11_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~10_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~9_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~8_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~19_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~18_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~17_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~16_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~15_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~14_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~13_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~12_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~11_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~10_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~10_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~19_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~18_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~10_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~19_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~18_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~18_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~17_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~16_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~15_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~14_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~13_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~12_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~19_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~11_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~18_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~17_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~16_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~15_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~14_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~13_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~12_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~11_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~10_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~17_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~16_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~15_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~17_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~16_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~15_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~14_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~13_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~12_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~11_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red[1]~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red[1]~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red[1]~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~19_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~18_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~17_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~16_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~15_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~14_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~13_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~12_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~10_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~19_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~18_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~11_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~10_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~10_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~21_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~20_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~10_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~19_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~18_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~19_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~18_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~17_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~16_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~15_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~14_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~13_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~12_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~11_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~17_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~16_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~15_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~17_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~16_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~15_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~14_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~13_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~12_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~11_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan13~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~16_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~15_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~16_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~15_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~11_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~10_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~14_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~13_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~12_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~11_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~10_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~16_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~15_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~14_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~13_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~12_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~11_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~17_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~16_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~15_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~14_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~13_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~12_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~11_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux11~8_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux10~8_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan16~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan16~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan16~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan16~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ALT_INV_red~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_toolbox_on~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_toolbox_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_toolbox_on~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_row\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst3|ALT_INV_red[1]~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_video_on~combout\ : std_logic;
SIGNAL \inst2|ALT_INV_video_on_h~q\ : std_logic;
SIGNAL \inst2|ALT_INV_video_on_v~q\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_INCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|ALT_INV_READ_CHAR~q\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\ : std_logic;
SIGNAL \inst5|ALT_INV_MOUSE_CLK_FILTER~q\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_PACKET_COUNT\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst5|ALT_INV_cursor_row~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_horiz_sync~q\ : std_logic;
SIGNAL \inst5|ALT_INV_left_button~q\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|ALT_INV_SevenSeg_out[1]~5_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_SevenSeg_out~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_green_out3~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_green_out0~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_red_out1~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_red_out0~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~24_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~20_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add31~41_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add31~37_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add31~33_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add31~29_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add31~25_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add31~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add31~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add31~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add31~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add31~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add31~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add19~29_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add19~25_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add19~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add19~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add19~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add19~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add19~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add19~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add29~41_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add29~37_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add29~33_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add29~29_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add29~25_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add29~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add29~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add29~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add29~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add29~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add29~1_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_h_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|ALT_INV_v_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Add17~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add13~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud1_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(239 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(239 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(178 DOWNTO 0);
SIGNAL \inst13|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(71 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_new_cursor_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|ALT_INV_new_cursor_row\ : std_logic_vector(9 DOWNTO 0);

BEGIN

VGA_VS <= ww_VGA_VS;
ww_CLOCK_50 <= CLOCK_50;
ww_key <= key;
ww_sw <= sw;
VGA_HS <= ww_VGA_HS;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
LEDR <= ww_LEDR;
VGA_B <= ww_VGA_B;
VGA_G <= ww_VGA_G;
VGA_R <= ww_VGA_R;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst12|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row[4]~DUPLICATE_q\ & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst12|altsyncram_component|auto_generated|q_a\(3) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\inst12|altsyncram_component|auto_generated|q_a\(4) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);
\inst12|altsyncram_component|auto_generated|q_a\(6) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(2);
\inst12|altsyncram_component|auto_generated|q_a\(7) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(3);
\inst12|altsyncram_component|auto_generated|q_a\(10) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(4);
\inst12|altsyncram_component|auto_generated|q_a\(11) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(5);
\inst12|altsyncram_component|auto_generated|q_a\(14) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(6);
\inst12|altsyncram_component|auto_generated|q_a\(15) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(7);
\inst12|altsyncram_component|auto_generated|q_a\(18) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(8);
\inst12|altsyncram_component|auto_generated|q_a\(19) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(9);
\inst12|altsyncram_component|auto_generated|q_a\(20) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(10);
\inst12|altsyncram_component|auto_generated|q_a\(22) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(11);
\inst12|altsyncram_component|auto_generated|q_a\(23) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(12);
\inst12|altsyncram_component|auto_generated|q_a\(26) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(13);
\inst12|altsyncram_component|auto_generated|q_a\(27) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(14);
\inst12|altsyncram_component|auto_generated|q_a\(28) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(15);
\inst12|altsyncram_component|auto_generated|q_a\(30) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(16);
\inst12|altsyncram_component|auto_generated|q_a\(31) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(17);
\inst12|altsyncram_component|auto_generated|q_a\(34) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(18);
\inst12|altsyncram_component|auto_generated|q_a\(35) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(19);
\inst12|altsyncram_component|auto_generated|q_a\(36) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(20);
\inst12|altsyncram_component|auto_generated|q_a\(38) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(21);
\inst12|altsyncram_component|auto_generated|q_a\(39) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(22);
\inst12|altsyncram_component|auto_generated|q_a\(42) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(23);
\inst12|altsyncram_component|auto_generated|q_a\(43) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(24);
\inst12|altsyncram_component|auto_generated|q_a\(46) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(25);
\inst12|altsyncram_component|auto_generated|q_a\(47) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(26);
\inst12|altsyncram_component|auto_generated|q_a\(50) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(27);
\inst12|altsyncram_component|auto_generated|q_a\(51) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(28);
\inst12|altsyncram_component|auto_generated|q_a\(52) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(29);
\inst12|altsyncram_component|auto_generated|q_a\(54) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(30);
\inst12|altsyncram_component|auto_generated|q_a\(55) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(31);
\inst12|altsyncram_component|auto_generated|q_a\(58) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(32);
\inst12|altsyncram_component|auto_generated|q_a\(59) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(33);
\inst12|altsyncram_component|auto_generated|q_a\(60) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(34);
\inst12|altsyncram_component|auto_generated|q_a\(62) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(35);
\inst12|altsyncram_component|auto_generated|q_a\(63) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(36);
\inst12|altsyncram_component|auto_generated|q_a\(66) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(37);
\inst12|altsyncram_component|auto_generated|q_a\(67) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(38);
\inst12|altsyncram_component|auto_generated|q_a\(71) <= \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(39);

\inst12|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row[4]~DUPLICATE_q\ & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst12|altsyncram_component|auto_generated|q_a\(0) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst12|altsyncram_component|auto_generated|q_a\(1) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst12|altsyncram_component|auto_generated|q_a\(2) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst12|altsyncram_component|auto_generated|q_a\(5) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst12|altsyncram_component|auto_generated|q_a\(8) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst12|altsyncram_component|auto_generated|q_a\(9) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst12|altsyncram_component|auto_generated|q_a\(12) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst12|altsyncram_component|auto_generated|q_a\(13) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst12|altsyncram_component|auto_generated|q_a\(16) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst12|altsyncram_component|auto_generated|q_a\(17) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst12|altsyncram_component|auto_generated|q_a\(21) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst12|altsyncram_component|auto_generated|q_a\(24) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst12|altsyncram_component|auto_generated|q_a\(25) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst12|altsyncram_component|auto_generated|q_a\(29) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst12|altsyncram_component|auto_generated|q_a\(32) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst12|altsyncram_component|auto_generated|q_a\(33) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst12|altsyncram_component|auto_generated|q_a\(37) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst12|altsyncram_component|auto_generated|q_a\(40) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst12|altsyncram_component|auto_generated|q_a\(41) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst12|altsyncram_component|auto_generated|q_a\(44) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst12|altsyncram_component|auto_generated|q_a\(45) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst12|altsyncram_component|auto_generated|q_a\(48) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst12|altsyncram_component|auto_generated|q_a\(49) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst12|altsyncram_component|auto_generated|q_a\(53) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst12|altsyncram_component|auto_generated|q_a\(56) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\inst12|altsyncram_component|auto_generated|q_a\(57) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\inst12|altsyncram_component|auto_generated|q_a\(61) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\inst12|altsyncram_component|auto_generated|q_a\(64) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\inst12|altsyncram_component|auto_generated|q_a\(65) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\inst12|altsyncram_component|auto_generated|q_a\(68) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\inst12|altsyncram_component|auto_generated|q_a\(69) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\inst12|altsyncram_component|auto_generated|q_a\(70) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(1) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(17) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(33) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(49) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(65) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(81) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(97) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(113) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(39);

\inst13|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row[4]~DUPLICATE_q\ & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst13|altsyncram_component|auto_generated|q_a\(0) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst13|altsyncram_component|auto_generated|q_a\(5) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst13|altsyncram_component|auto_generated|q_a\(9) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst13|altsyncram_component|auto_generated|q_a\(13) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst13|altsyncram_component|auto_generated|q_a\(16) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst13|altsyncram_component|auto_generated|q_a\(21) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst13|altsyncram_component|auto_generated|q_a\(25) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst13|altsyncram_component|auto_generated|q_a\(29) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst13|altsyncram_component|auto_generated|q_a\(37) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst13|altsyncram_component|auto_generated|q_a\(41) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst13|altsyncram_component|auto_generated|q_a\(45) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst13|altsyncram_component|auto_generated|q_a\(48) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst13|altsyncram_component|auto_generated|q_a\(53) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst13|altsyncram_component|auto_generated|q_a\(57) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst13|altsyncram_component|auto_generated|q_a\(61) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst13|altsyncram_component|auto_generated|q_a\(69) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst13|altsyncram_component|auto_generated|q_a\(73) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst13|altsyncram_component|auto_generated|q_a\(77) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst13|altsyncram_component|auto_generated|q_a\(80) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst13|altsyncram_component|auto_generated|q_a\(85) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst13|altsyncram_component|auto_generated|q_a\(89) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst13|altsyncram_component|auto_generated|q_a\(93) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst13|altsyncram_component|auto_generated|q_a\(101) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst13|altsyncram_component|auto_generated|q_a\(105) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst13|altsyncram_component|auto_generated|q_a\(109) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\inst13|altsyncram_component|auto_generated|q_a\(112) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\inst13|altsyncram_component|auto_generated|q_a\(117) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\inst13|altsyncram_component|auto_generated|q_a\(121) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\inst13|altsyncram_component|auto_generated|q_a\(125) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\inst13|altsyncram_component|auto_generated|q_a\(129) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\inst13|altsyncram_component|auto_generated|q_a\(133) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\inst13|altsyncram_component|auto_generated|q_a\(137) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(141) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(145) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(149) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(153) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(157) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(161) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(165) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(169) <= \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(39);

\inst13|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row[4]~DUPLICATE_q\ & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst13|altsyncram_component|auto_generated|q_a\(4) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst13|altsyncram_component|auto_generated|q_a\(8) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\inst13|altsyncram_component|auto_generated|q_a\(10) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\inst13|altsyncram_component|auto_generated|q_a\(12) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);
\inst13|altsyncram_component|auto_generated|q_a\(20) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(4);
\inst13|altsyncram_component|auto_generated|q_a\(24) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(5);
\inst13|altsyncram_component|auto_generated|q_a\(28) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(6);
\inst13|altsyncram_component|auto_generated|q_a\(32) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(7);
\inst13|altsyncram_component|auto_generated|q_a\(36) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(8);
\inst13|altsyncram_component|auto_generated|q_a\(40) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(9);
\inst13|altsyncram_component|auto_generated|q_a\(42) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(10);
\inst13|altsyncram_component|auto_generated|q_a\(44) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(11);
\inst13|altsyncram_component|auto_generated|q_a\(52) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(12);
\inst13|altsyncram_component|auto_generated|q_a\(56) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(13);
\inst13|altsyncram_component|auto_generated|q_a\(60) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(14);
\inst13|altsyncram_component|auto_generated|q_a\(64) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(15);
\inst13|altsyncram_component|auto_generated|q_a\(68) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(16);
\inst13|altsyncram_component|auto_generated|q_a\(72) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(17);
\inst13|altsyncram_component|auto_generated|q_a\(76) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(18);
\inst13|altsyncram_component|auto_generated|q_a\(84) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(19);
\inst13|altsyncram_component|auto_generated|q_a\(88) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(20);
\inst13|altsyncram_component|auto_generated|q_a\(92) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(21);
\inst13|altsyncram_component|auto_generated|q_a\(96) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(22);
\inst13|altsyncram_component|auto_generated|q_a\(100) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(23);
\inst13|altsyncram_component|auto_generated|q_a\(104) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(24);
\inst13|altsyncram_component|auto_generated|q_a\(108) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(25);
\inst13|altsyncram_component|auto_generated|q_a\(116) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(26);
\inst13|altsyncram_component|auto_generated|q_a\(120) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(27);
\inst13|altsyncram_component|auto_generated|q_a\(124) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(28);
\inst13|altsyncram_component|auto_generated|q_a\(128) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(29);
\inst13|altsyncram_component|auto_generated|q_a\(132) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(30);
\inst13|altsyncram_component|auto_generated|q_a\(136) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(140) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(144) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(148) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(152) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(156) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(160) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(164) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(168) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(39);

\inst13|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row[4]~DUPLICATE_q\ & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst13|altsyncram_component|auto_generated|q_a\(14) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst13|altsyncram_component|auto_generated|q_a\(18) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);
\inst13|altsyncram_component|auto_generated|q_a\(22) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(2);
\inst13|altsyncram_component|auto_generated|q_a\(26) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(3);
\inst13|altsyncram_component|auto_generated|q_a\(30) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(4);
\inst13|altsyncram_component|auto_generated|q_a\(34) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(5);
\inst13|altsyncram_component|auto_generated|q_a\(38) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(6);
\inst13|altsyncram_component|auto_generated|q_a\(46) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(7);
\inst13|altsyncram_component|auto_generated|q_a\(50) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(8);
\inst13|altsyncram_component|auto_generated|q_a\(54) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(9);
\inst13|altsyncram_component|auto_generated|q_a\(58) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(10);
\inst13|altsyncram_component|auto_generated|q_a\(62) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(11);
\inst13|altsyncram_component|auto_generated|q_a\(66) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(12);
\inst13|altsyncram_component|auto_generated|q_a\(70) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(13);
\inst13|altsyncram_component|auto_generated|q_a\(74) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(14);
\inst13|altsyncram_component|auto_generated|q_a\(78) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(15);
\inst13|altsyncram_component|auto_generated|q_a\(82) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(16);
\inst13|altsyncram_component|auto_generated|q_a\(86) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(17);
\inst13|altsyncram_component|auto_generated|q_a\(90) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(18);
\inst13|altsyncram_component|auto_generated|q_a\(94) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(19);
\inst13|altsyncram_component|auto_generated|q_a\(98) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(20);
\inst13|altsyncram_component|auto_generated|q_a\(102) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(21);
\inst13|altsyncram_component|auto_generated|q_a\(106) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(22);
\inst13|altsyncram_component|auto_generated|q_a\(110) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(23);
\inst13|altsyncram_component|auto_generated|q_a\(114) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(24);
\inst13|altsyncram_component|auto_generated|q_a\(118) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(25);
\inst13|altsyncram_component|auto_generated|q_a\(122) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(26);
\inst13|altsyncram_component|auto_generated|q_a\(126) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(27);
\inst13|altsyncram_component|auto_generated|q_a\(130) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(28);
\inst13|altsyncram_component|auto_generated|q_a\(134) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(29);
\inst13|altsyncram_component|auto_generated|q_a\(138) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(30);
\inst13|altsyncram_component|auto_generated|q_a\(142) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(146) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(150) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(158) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(162) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(166) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(170) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(174) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(178) <= \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(39);

\inst13|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row[4]~DUPLICATE_q\ & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst13|altsyncram_component|auto_generated|q_a\(3) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\inst13|altsyncram_component|auto_generated|q_a\(7) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);
\inst13|altsyncram_component|auto_generated|q_a\(11) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(2);
\inst13|altsyncram_component|auto_generated|q_a\(15) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(3);
\inst13|altsyncram_component|auto_generated|q_a\(19) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(4);
\inst13|altsyncram_component|auto_generated|q_a\(23) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(5);
\inst13|altsyncram_component|auto_generated|q_a\(27) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(6);
\inst13|altsyncram_component|auto_generated|q_a\(31) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(7);
\inst13|altsyncram_component|auto_generated|q_a\(35) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(8);
\inst13|altsyncram_component|auto_generated|q_a\(39) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(9);
\inst13|altsyncram_component|auto_generated|q_a\(43) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(10);
\inst13|altsyncram_component|auto_generated|q_a\(47) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(11);
\inst13|altsyncram_component|auto_generated|q_a\(51) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(12);
\inst13|altsyncram_component|auto_generated|q_a\(55) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(13);
\inst13|altsyncram_component|auto_generated|q_a\(59) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(14);
\inst13|altsyncram_component|auto_generated|q_a\(63) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(15);
\inst13|altsyncram_component|auto_generated|q_a\(67) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(16);
\inst13|altsyncram_component|auto_generated|q_a\(71) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(17);
\inst13|altsyncram_component|auto_generated|q_a\(75) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(18);
\inst13|altsyncram_component|auto_generated|q_a\(79) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(19);
\inst13|altsyncram_component|auto_generated|q_a\(83) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(20);
\inst13|altsyncram_component|auto_generated|q_a\(87) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(21);
\inst13|altsyncram_component|auto_generated|q_a\(91) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(22);
\inst13|altsyncram_component|auto_generated|q_a\(95) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(23);
\inst13|altsyncram_component|auto_generated|q_a\(99) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(24);
\inst13|altsyncram_component|auto_generated|q_a\(103) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(25);
\inst13|altsyncram_component|auto_generated|q_a\(107) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(26);
\inst13|altsyncram_component|auto_generated|q_a\(111) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(27);
\inst13|altsyncram_component|auto_generated|q_a\(115) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(28);
\inst13|altsyncram_component|auto_generated|q_a\(119) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(29);
\inst13|altsyncram_component|auto_generated|q_a\(123) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(30);
\inst13|altsyncram_component|auto_generated|q_a\(127) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(139) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(154) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(155) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(159) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(172) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(173) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(176) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(177) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(9) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(13) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(33) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(37) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(41) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(45) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(65) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(69) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(73) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(77) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(97) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(101) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(105) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(12);
\inst14|altsyncram_component|auto_generated|q_a\(109) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(13);
\inst14|altsyncram_component|auto_generated|q_a\(129) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(14);
\inst14|altsyncram_component|auto_generated|q_a\(133) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(15);
\inst14|altsyncram_component|auto_generated|q_a\(137) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(16);
\inst14|altsyncram_component|auto_generated|q_a\(141) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(17);
\inst14|altsyncram_component|auto_generated|q_a\(161) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(18);
\inst14|altsyncram_component|auto_generated|q_a\(165) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(19);
\inst14|altsyncram_component|auto_generated|q_a\(169) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(20);
\inst14|altsyncram_component|auto_generated|q_a\(173) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(21);
\inst14|altsyncram_component|auto_generated|q_a\(193) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(22);
\inst14|altsyncram_component|auto_generated|q_a\(197) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(23);
\inst14|altsyncram_component|auto_generated|q_a\(201) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(24);
\inst14|altsyncram_component|auto_generated|q_a\(205) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(25);
\inst14|altsyncram_component|auto_generated|q_a\(225) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(26);
\inst14|altsyncram_component|auto_generated|q_a\(229) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(27);
\inst14|altsyncram_component|auto_generated|q_a\(233) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(28);
\inst13|altsyncram_component|auto_generated|q_a\(2) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(29);
\inst13|altsyncram_component|auto_generated|q_a\(6) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(30);
\inst13|altsyncram_component|auto_generated|q_a\(131) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(135) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(143) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(147) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(151) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(163) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(167) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(171) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(175) <= \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(11) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(15) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(17) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(21) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(25) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(29) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(49) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(53) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(57) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(61) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(67) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(75) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(79) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(12);
\inst14|altsyncram_component|auto_generated|q_a\(81) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(13);
\inst14|altsyncram_component|auto_generated|q_a\(85) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(14);
\inst14|altsyncram_component|auto_generated|q_a\(89) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(15);
\inst14|altsyncram_component|auto_generated|q_a\(93) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(16);
\inst14|altsyncram_component|auto_generated|q_a\(113) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(17);
\inst14|altsyncram_component|auto_generated|q_a\(117) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(18);
\inst14|altsyncram_component|auto_generated|q_a\(121) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(19);
\inst14|altsyncram_component|auto_generated|q_a\(125) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(20);
\inst14|altsyncram_component|auto_generated|q_a\(131) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(21);
\inst14|altsyncram_component|auto_generated|q_a\(139) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(22);
\inst14|altsyncram_component|auto_generated|q_a\(143) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(23);
\inst14|altsyncram_component|auto_generated|q_a\(145) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(24);
\inst14|altsyncram_component|auto_generated|q_a\(149) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(25);
\inst14|altsyncram_component|auto_generated|q_a\(153) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(26);
\inst14|altsyncram_component|auto_generated|q_a\(157) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(27);
\inst14|altsyncram_component|auto_generated|q_a\(177) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(28);
\inst14|altsyncram_component|auto_generated|q_a\(181) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(29);
\inst14|altsyncram_component|auto_generated|q_a\(185) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(30);
\inst14|altsyncram_component|auto_generated|q_a\(189) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(31);
\inst14|altsyncram_component|auto_generated|q_a\(195) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(32);
\inst14|altsyncram_component|auto_generated|q_a\(203) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(33);
\inst14|altsyncram_component|auto_generated|q_a\(207) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(34);
\inst14|altsyncram_component|auto_generated|q_a\(209) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(35);
\inst14|altsyncram_component|auto_generated|q_a\(213) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(36);
\inst14|altsyncram_component|auto_generated|q_a\(217) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(37);
\inst14|altsyncram_component|auto_generated|q_a\(221) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(38);
\inst14|altsyncram_component|auto_generated|q_a\(237) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(19) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(27) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(31) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(35) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(39) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(43) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(47) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(51) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(55) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(59) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(63) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(71) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(91) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(12);
\inst14|altsyncram_component|auto_generated|q_a\(95) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(13);
\inst14|altsyncram_component|auto_generated|q_a\(99) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(14);
\inst14|altsyncram_component|auto_generated|q_a\(103) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(15);
\inst14|altsyncram_component|auto_generated|q_a\(107) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(16);
\inst14|altsyncram_component|auto_generated|q_a\(111) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(17);
\inst14|altsyncram_component|auto_generated|q_a\(115) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(18);
\inst14|altsyncram_component|auto_generated|q_a\(119) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(19);
\inst14|altsyncram_component|auto_generated|q_a\(123) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(20);
\inst14|altsyncram_component|auto_generated|q_a\(127) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(21);
\inst14|altsyncram_component|auto_generated|q_a\(135) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(22);
\inst14|altsyncram_component|auto_generated|q_a\(155) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(23);
\inst14|altsyncram_component|auto_generated|q_a\(159) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(24);
\inst14|altsyncram_component|auto_generated|q_a\(163) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(25);
\inst14|altsyncram_component|auto_generated|q_a\(167) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(26);
\inst14|altsyncram_component|auto_generated|q_a\(171) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(27);
\inst14|altsyncram_component|auto_generated|q_a\(175) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(28);
\inst14|altsyncram_component|auto_generated|q_a\(179) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(29);
\inst14|altsyncram_component|auto_generated|q_a\(183) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(30);
\inst14|altsyncram_component|auto_generated|q_a\(187) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(31);
\inst14|altsyncram_component|auto_generated|q_a\(191) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(32);
\inst14|altsyncram_component|auto_generated|q_a\(199) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(33);
\inst14|altsyncram_component|auto_generated|q_a\(219) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(34);
\inst14|altsyncram_component|auto_generated|q_a\(223) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(35);
\inst14|altsyncram_component|auto_generated|q_a\(227) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(36);
\inst14|altsyncram_component|auto_generated|q_a\(231) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(37);
\inst14|altsyncram_component|auto_generated|q_a\(235) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(38);
\inst14|altsyncram_component|auto_generated|q_a\(239) <= \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row[4]~DUPLICATE_q\ & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(10) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(14) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(23) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(34) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(38) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(42) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(46) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(50) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(66) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(70) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(74) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(78) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(83) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(12);
\inst14|altsyncram_component|auto_generated|q_a\(87) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(13);
\inst14|altsyncram_component|auto_generated|q_a\(98) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(14);
\inst14|altsyncram_component|auto_generated|q_a\(102) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(15);
\inst14|altsyncram_component|auto_generated|q_a\(106) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(16);
\inst14|altsyncram_component|auto_generated|q_a\(110) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(17);
\inst14|altsyncram_component|auto_generated|q_a\(122) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(18);
\inst14|altsyncram_component|auto_generated|q_a\(130) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(19);
\inst14|altsyncram_component|auto_generated|q_a\(134) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(20);
\inst14|altsyncram_component|auto_generated|q_a\(138) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(21);
\inst14|altsyncram_component|auto_generated|q_a\(142) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(22);
\inst14|altsyncram_component|auto_generated|q_a\(147) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(23);
\inst14|altsyncram_component|auto_generated|q_a\(151) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(24);
\inst14|altsyncram_component|auto_generated|q_a\(162) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(25);
\inst14|altsyncram_component|auto_generated|q_a\(166) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(26);
\inst14|altsyncram_component|auto_generated|q_a\(170) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(27);
\inst14|altsyncram_component|auto_generated|q_a\(174) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(28);
\inst14|altsyncram_component|auto_generated|q_a\(178) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(29);
\inst14|altsyncram_component|auto_generated|q_a\(194) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(30);
\inst14|altsyncram_component|auto_generated|q_a\(198) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(31);
\inst14|altsyncram_component|auto_generated|q_a\(202) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(32);
\inst14|altsyncram_component|auto_generated|q_a\(206) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(33);
\inst14|altsyncram_component|auto_generated|q_a\(211) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(34);
\inst14|altsyncram_component|auto_generated|q_a\(215) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(35);
\inst14|altsyncram_component|auto_generated|q_a\(226) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(36);
\inst14|altsyncram_component|auto_generated|q_a\(230) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(37);
\inst14|altsyncram_component|auto_generated|q_a\(234) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(38);
\inst14|altsyncram_component|auto_generated|q_a\(238) <= \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(8) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(12) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(18) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(22) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(26) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(30) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(32) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(54) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(58) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(62) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(64) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(68) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(72) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\inst14|altsyncram_component|auto_generated|q_a\(76) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\inst14|altsyncram_component|auto_generated|q_a\(82) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\inst14|altsyncram_component|auto_generated|q_a\(86) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\inst14|altsyncram_component|auto_generated|q_a\(90) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);
\inst14|altsyncram_component|auto_generated|q_a\(94) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(17);
\inst14|altsyncram_component|auto_generated|q_a\(114) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(18);
\inst14|altsyncram_component|auto_generated|q_a\(118) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(19);
\inst14|altsyncram_component|auto_generated|q_a\(126) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(20);
\inst14|altsyncram_component|auto_generated|q_a\(128) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(21);
\inst14|altsyncram_component|auto_generated|q_a\(132) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(22);
\inst14|altsyncram_component|auto_generated|q_a\(136) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(23);
\inst14|altsyncram_component|auto_generated|q_a\(140) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(24);
\inst14|altsyncram_component|auto_generated|q_a\(146) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(25);
\inst14|altsyncram_component|auto_generated|q_a\(150) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(26);
\inst14|altsyncram_component|auto_generated|q_a\(154) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(27);
\inst14|altsyncram_component|auto_generated|q_a\(158) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(28);
\inst14|altsyncram_component|auto_generated|q_a\(182) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(29);
\inst14|altsyncram_component|auto_generated|q_a\(186) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(30);
\inst14|altsyncram_component|auto_generated|q_a\(190) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(31);
\inst14|altsyncram_component|auto_generated|q_a\(192) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(32);
\inst14|altsyncram_component|auto_generated|q_a\(196) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(33);
\inst14|altsyncram_component|auto_generated|q_a\(200) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(34);
\inst14|altsyncram_component|auto_generated|q_a\(204) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(35);
\inst14|altsyncram_component|auto_generated|q_a\(210) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(36);
\inst14|altsyncram_component|auto_generated|q_a\(214) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(37);
\inst14|altsyncram_component|auto_generated|q_a\(218) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(38);
\inst14|altsyncram_component|auto_generated|q_a\(222) <= \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(16) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(20) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(24) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(28) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(36) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(40) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(44) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(48) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(52) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(56) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(60) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(80) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(88) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\inst14|altsyncram_component|auto_generated|q_a\(92) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\inst14|altsyncram_component|auto_generated|q_a\(96) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\inst14|altsyncram_component|auto_generated|q_a\(100) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\inst14|altsyncram_component|auto_generated|q_a\(104) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);
\inst14|altsyncram_component|auto_generated|q_a\(108) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(17);
\inst14|altsyncram_component|auto_generated|q_a\(112) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(18);
\inst14|altsyncram_component|auto_generated|q_a\(116) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(19);
\inst14|altsyncram_component|auto_generated|q_a\(120) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(20);
\inst14|altsyncram_component|auto_generated|q_a\(124) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(21);
\inst14|altsyncram_component|auto_generated|q_a\(144) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(22);
\inst14|altsyncram_component|auto_generated|q_a\(152) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(23);
\inst14|altsyncram_component|auto_generated|q_a\(156) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(24);
\inst14|altsyncram_component|auto_generated|q_a\(160) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(25);
\inst14|altsyncram_component|auto_generated|q_a\(164) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(26);
\inst14|altsyncram_component|auto_generated|q_a\(168) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(27);
\inst14|altsyncram_component|auto_generated|q_a\(172) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(28);
\inst14|altsyncram_component|auto_generated|q_a\(176) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(29);
\inst14|altsyncram_component|auto_generated|q_a\(180) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(30);
\inst14|altsyncram_component|auto_generated|q_a\(184) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(31);
\inst14|altsyncram_component|auto_generated|q_a\(188) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(32);
\inst14|altsyncram_component|auto_generated|q_a\(208) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(33);
\inst14|altsyncram_component|auto_generated|q_a\(216) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(34);
\inst14|altsyncram_component|auto_generated|q_a\(220) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(35);
\inst14|altsyncram_component|auto_generated|q_a\(224) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(36);
\inst14|altsyncram_component|auto_generated|q_a\(228) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(37);
\inst14|altsyncram_component|auto_generated|q_a\(232) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(38);
\inst14|altsyncram_component|auto_generated|q_a\(236) <= \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(0) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(1) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(2) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(3) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(4) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(5) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(6) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(7) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(84) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(148) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(212) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst11|altsyncram_component|auto_generated|q_a\(9) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst11|altsyncram_component|auto_generated|q_a\(13) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst11|altsyncram_component|auto_generated|q_a\(33) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst11|altsyncram_component|auto_generated|q_a\(37) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst11|altsyncram_component|auto_generated|q_a\(41) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst11|altsyncram_component|auto_generated|q_a\(45) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst11|altsyncram_component|auto_generated|q_a\(65) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst11|altsyncram_component|auto_generated|q_a\(69) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst11|altsyncram_component|auto_generated|q_a\(73) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst11|altsyncram_component|auto_generated|q_a\(77) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst11|altsyncram_component|auto_generated|q_a\(97) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst11|altsyncram_component|auto_generated|q_a\(101) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst11|altsyncram_component|auto_generated|q_a\(105) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst11|altsyncram_component|auto_generated|q_a\(109) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\inst11|altsyncram_component|auto_generated|q_a\(129) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\inst11|altsyncram_component|auto_generated|q_a\(133) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\inst11|altsyncram_component|auto_generated|q_a\(137) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\inst11|altsyncram_component|auto_generated|q_a\(141) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\inst11|altsyncram_component|auto_generated|q_a\(161) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\inst11|altsyncram_component|auto_generated|q_a\(165) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\inst11|altsyncram_component|auto_generated|q_a\(169) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);
\inst11|altsyncram_component|auto_generated|q_a\(173) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(32);
\inst11|altsyncram_component|auto_generated|q_a\(193) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(33);
\inst11|altsyncram_component|auto_generated|q_a\(197) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(34);
\inst11|altsyncram_component|auto_generated|q_a\(201) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(35);
\inst11|altsyncram_component|auto_generated|q_a\(205) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(36);
\inst11|altsyncram_component|auto_generated|q_a\(225) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(37);
\inst11|altsyncram_component|auto_generated|q_a\(229) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(38);
\inst11|altsyncram_component|auto_generated|q_a\(233) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(39);

\inst11|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst11|altsyncram_component|auto_generated|q_a\(10) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst11|altsyncram_component|auto_generated|q_a\(14) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);
\inst11|altsyncram_component|auto_generated|q_a\(17) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(2);
\inst11|altsyncram_component|auto_generated|q_a\(21) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(3);
\inst11|altsyncram_component|auto_generated|q_a\(25) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(4);
\inst11|altsyncram_component|auto_generated|q_a\(29) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(5);
\inst11|altsyncram_component|auto_generated|q_a\(49) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(6);
\inst11|altsyncram_component|auto_generated|q_a\(53) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(7);
\inst11|altsyncram_component|auto_generated|q_a\(57) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(8);
\inst11|altsyncram_component|auto_generated|q_a\(61) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(9);
\inst11|altsyncram_component|auto_generated|q_a\(66) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(10);
\inst11|altsyncram_component|auto_generated|q_a\(74) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(11);
\inst11|altsyncram_component|auto_generated|q_a\(78) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(12);
\inst11|altsyncram_component|auto_generated|q_a\(81) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(13);
\inst11|altsyncram_component|auto_generated|q_a\(85) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(14);
\inst11|altsyncram_component|auto_generated|q_a\(89) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(15);
\inst11|altsyncram_component|auto_generated|q_a\(93) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(16);
\inst11|altsyncram_component|auto_generated|q_a\(113) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(17);
\inst11|altsyncram_component|auto_generated|q_a\(117) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(18);
\inst11|altsyncram_component|auto_generated|q_a\(121) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(19);
\inst11|altsyncram_component|auto_generated|q_a\(125) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(20);
\inst11|altsyncram_component|auto_generated|q_a\(130) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(21);
\inst11|altsyncram_component|auto_generated|q_a\(138) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(22);
\inst11|altsyncram_component|auto_generated|q_a\(142) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(23);
\inst11|altsyncram_component|auto_generated|q_a\(145) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(24);
\inst11|altsyncram_component|auto_generated|q_a\(149) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(25);
\inst11|altsyncram_component|auto_generated|q_a\(153) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(26);
\inst11|altsyncram_component|auto_generated|q_a\(157) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(27);
\inst11|altsyncram_component|auto_generated|q_a\(177) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(28);
\inst11|altsyncram_component|auto_generated|q_a\(181) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(29);
\inst11|altsyncram_component|auto_generated|q_a\(185) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(30);
\inst11|altsyncram_component|auto_generated|q_a\(189) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(31);
\inst11|altsyncram_component|auto_generated|q_a\(194) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(32);
\inst11|altsyncram_component|auto_generated|q_a\(202) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(33);
\inst11|altsyncram_component|auto_generated|q_a\(206) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(34);
\inst11|altsyncram_component|auto_generated|q_a\(209) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(35);
\inst11|altsyncram_component|auto_generated|q_a\(213) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(36);
\inst11|altsyncram_component|auto_generated|q_a\(217) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(37);
\inst11|altsyncram_component|auto_generated|q_a\(221) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(38);
\inst11|altsyncram_component|auto_generated|q_a\(237) <= \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(39);

\inst11|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row[4]~DUPLICATE_q\ & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst11|altsyncram_component|auto_generated|q_a\(18) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\inst11|altsyncram_component|auto_generated|q_a\(26) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\inst11|altsyncram_component|auto_generated|q_a\(30) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\inst11|altsyncram_component|auto_generated|q_a\(34) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\inst11|altsyncram_component|auto_generated|q_a\(38) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\inst11|altsyncram_component|auto_generated|q_a\(42) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\inst11|altsyncram_component|auto_generated|q_a\(46) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\inst11|altsyncram_component|auto_generated|q_a\(50) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\inst11|altsyncram_component|auto_generated|q_a\(54) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\inst11|altsyncram_component|auto_generated|q_a\(58) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\inst11|altsyncram_component|auto_generated|q_a\(62) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\inst11|altsyncram_component|auto_generated|q_a\(70) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\inst11|altsyncram_component|auto_generated|q_a\(90) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\inst11|altsyncram_component|auto_generated|q_a\(94) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);
\inst11|altsyncram_component|auto_generated|q_a\(98) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(14);
\inst11|altsyncram_component|auto_generated|q_a\(102) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(15);
\inst11|altsyncram_component|auto_generated|q_a\(106) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(16);
\inst11|altsyncram_component|auto_generated|q_a\(110) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(17);
\inst11|altsyncram_component|auto_generated|q_a\(114) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(18);
\inst11|altsyncram_component|auto_generated|q_a\(118) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(19);
\inst11|altsyncram_component|auto_generated|q_a\(122) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(20);
\inst11|altsyncram_component|auto_generated|q_a\(126) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(21);
\inst11|altsyncram_component|auto_generated|q_a\(134) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(22);
\inst11|altsyncram_component|auto_generated|q_a\(154) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(23);
\inst11|altsyncram_component|auto_generated|q_a\(158) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(24);
\inst11|altsyncram_component|auto_generated|q_a\(162) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(25);
\inst11|altsyncram_component|auto_generated|q_a\(166) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(26);
\inst11|altsyncram_component|auto_generated|q_a\(170) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(27);
\inst11|altsyncram_component|auto_generated|q_a\(174) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(28);
\inst11|altsyncram_component|auto_generated|q_a\(178) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(29);
\inst11|altsyncram_component|auto_generated|q_a\(182) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(30);
\inst11|altsyncram_component|auto_generated|q_a\(186) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(31);
\inst11|altsyncram_component|auto_generated|q_a\(190) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(32);
\inst11|altsyncram_component|auto_generated|q_a\(198) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(33);
\inst11|altsyncram_component|auto_generated|q_a\(218) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(34);
\inst11|altsyncram_component|auto_generated|q_a\(222) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(35);
\inst11|altsyncram_component|auto_generated|q_a\(226) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(36);
\inst11|altsyncram_component|auto_generated|q_a\(230) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(37);
\inst11|altsyncram_component|auto_generated|q_a\(234) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(38);
\inst11|altsyncram_component|auto_generated|q_a\(238) <= \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(39);

\inst11|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst11|altsyncram_component|auto_generated|q_a\(11) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\inst11|altsyncram_component|auto_generated|q_a\(15) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);
\inst11|altsyncram_component|auto_generated|q_a\(22) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(2);
\inst11|altsyncram_component|auto_generated|q_a\(35) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(3);
\inst11|altsyncram_component|auto_generated|q_a\(39) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(4);
\inst11|altsyncram_component|auto_generated|q_a\(43) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(5);
\inst11|altsyncram_component|auto_generated|q_a\(47) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(6);
\inst11|altsyncram_component|auto_generated|q_a\(51) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(7);
\inst11|altsyncram_component|auto_generated|q_a\(67) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(8);
\inst11|altsyncram_component|auto_generated|q_a\(71) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(9);
\inst11|altsyncram_component|auto_generated|q_a\(75) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(10);
\inst11|altsyncram_component|auto_generated|q_a\(79) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(11);
\inst11|altsyncram_component|auto_generated|q_a\(82) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(12);
\inst11|altsyncram_component|auto_generated|q_a\(86) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(13);
\inst11|altsyncram_component|auto_generated|q_a\(99) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(14);
\inst11|altsyncram_component|auto_generated|q_a\(103) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(15);
\inst11|altsyncram_component|auto_generated|q_a\(107) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(16);
\inst11|altsyncram_component|auto_generated|q_a\(111) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(17);
\inst11|altsyncram_component|auto_generated|q_a\(123) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(18);
\inst11|altsyncram_component|auto_generated|q_a\(131) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(19);
\inst11|altsyncram_component|auto_generated|q_a\(135) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(20);
\inst11|altsyncram_component|auto_generated|q_a\(139) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(21);
\inst11|altsyncram_component|auto_generated|q_a\(143) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(22);
\inst11|altsyncram_component|auto_generated|q_a\(146) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(23);
\inst11|altsyncram_component|auto_generated|q_a\(150) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(24);
\inst11|altsyncram_component|auto_generated|q_a\(163) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(25);
\inst11|altsyncram_component|auto_generated|q_a\(167) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(26);
\inst11|altsyncram_component|auto_generated|q_a\(171) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(27);
\inst11|altsyncram_component|auto_generated|q_a\(175) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(28);
\inst11|altsyncram_component|auto_generated|q_a\(179) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(29);
\inst11|altsyncram_component|auto_generated|q_a\(195) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(30);
\inst11|altsyncram_component|auto_generated|q_a\(199) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(31);
\inst11|altsyncram_component|auto_generated|q_a\(203) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(32);
\inst11|altsyncram_component|auto_generated|q_a\(207) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(33);
\inst11|altsyncram_component|auto_generated|q_a\(210) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(34);
\inst11|altsyncram_component|auto_generated|q_a\(214) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(35);
\inst11|altsyncram_component|auto_generated|q_a\(227) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(36);
\inst11|altsyncram_component|auto_generated|q_a\(231) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(37);
\inst11|altsyncram_component|auto_generated|q_a\(235) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(38);
\inst11|altsyncram_component|auto_generated|q_a\(239) <= \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(39);

\inst11|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row[4]~DUPLICATE_q\ & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst11|altsyncram_component|auto_generated|q_a\(8) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst11|altsyncram_component|auto_generated|q_a\(12) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst11|altsyncram_component|auto_generated|q_a\(19) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst11|altsyncram_component|auto_generated|q_a\(23) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst11|altsyncram_component|auto_generated|q_a\(27) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst11|altsyncram_component|auto_generated|q_a\(31) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst11|altsyncram_component|auto_generated|q_a\(32) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst11|altsyncram_component|auto_generated|q_a\(55) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\inst11|altsyncram_component|auto_generated|q_a\(59) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\inst11|altsyncram_component|auto_generated|q_a\(63) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\inst11|altsyncram_component|auto_generated|q_a\(64) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\inst11|altsyncram_component|auto_generated|q_a\(68) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\inst11|altsyncram_component|auto_generated|q_a\(72) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\inst11|altsyncram_component|auto_generated|q_a\(76) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\inst11|altsyncram_component|auto_generated|q_a\(83) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\inst11|altsyncram_component|auto_generated|q_a\(87) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\inst11|altsyncram_component|auto_generated|q_a\(91) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);
\inst11|altsyncram_component|auto_generated|q_a\(95) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(17);
\inst11|altsyncram_component|auto_generated|q_a\(115) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(18);
\inst11|altsyncram_component|auto_generated|q_a\(119) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(19);
\inst11|altsyncram_component|auto_generated|q_a\(127) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(20);
\inst11|altsyncram_component|auto_generated|q_a\(128) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(21);
\inst11|altsyncram_component|auto_generated|q_a\(132) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(22);
\inst11|altsyncram_component|auto_generated|q_a\(136) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(23);
\inst11|altsyncram_component|auto_generated|q_a\(140) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(24);
\inst11|altsyncram_component|auto_generated|q_a\(147) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(25);
\inst11|altsyncram_component|auto_generated|q_a\(151) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(26);
\inst11|altsyncram_component|auto_generated|q_a\(155) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(27);
\inst11|altsyncram_component|auto_generated|q_a\(159) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(28);
\inst11|altsyncram_component|auto_generated|q_a\(183) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(29);
\inst11|altsyncram_component|auto_generated|q_a\(187) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(30);
\inst11|altsyncram_component|auto_generated|q_a\(191) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(31);
\inst11|altsyncram_component|auto_generated|q_a\(192) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(32);
\inst11|altsyncram_component|auto_generated|q_a\(196) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(33);
\inst11|altsyncram_component|auto_generated|q_a\(200) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(34);
\inst11|altsyncram_component|auto_generated|q_a\(204) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(35);
\inst11|altsyncram_component|auto_generated|q_a\(211) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(36);
\inst11|altsyncram_component|auto_generated|q_a\(215) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(37);
\inst11|altsyncram_component|auto_generated|q_a\(219) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(38);
\inst11|altsyncram_component|auto_generated|q_a\(223) <= \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(39);

\inst11|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst11|altsyncram_component|auto_generated|q_a\(16) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst11|altsyncram_component|auto_generated|q_a\(20) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\inst11|altsyncram_component|auto_generated|q_a\(24) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\inst11|altsyncram_component|auto_generated|q_a\(28) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\inst11|altsyncram_component|auto_generated|q_a\(36) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\inst11|altsyncram_component|auto_generated|q_a\(40) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\inst11|altsyncram_component|auto_generated|q_a\(44) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\inst11|altsyncram_component|auto_generated|q_a\(48) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\inst11|altsyncram_component|auto_generated|q_a\(52) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(8);
\inst11|altsyncram_component|auto_generated|q_a\(56) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\inst11|altsyncram_component|auto_generated|q_a\(60) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\inst11|altsyncram_component|auto_generated|q_a\(80) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\inst11|altsyncram_component|auto_generated|q_a\(88) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\inst11|altsyncram_component|auto_generated|q_a\(92) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\inst11|altsyncram_component|auto_generated|q_a\(96) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\inst11|altsyncram_component|auto_generated|q_a\(100) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\inst11|altsyncram_component|auto_generated|q_a\(104) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);
\inst11|altsyncram_component|auto_generated|q_a\(108) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(17);
\inst11|altsyncram_component|auto_generated|q_a\(112) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(18);
\inst11|altsyncram_component|auto_generated|q_a\(116) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(19);
\inst11|altsyncram_component|auto_generated|q_a\(120) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(20);
\inst11|altsyncram_component|auto_generated|q_a\(124) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(21);
\inst11|altsyncram_component|auto_generated|q_a\(144) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(22);
\inst11|altsyncram_component|auto_generated|q_a\(152) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(23);
\inst11|altsyncram_component|auto_generated|q_a\(156) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(24);
\inst11|altsyncram_component|auto_generated|q_a\(160) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(25);
\inst11|altsyncram_component|auto_generated|q_a\(164) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(26);
\inst11|altsyncram_component|auto_generated|q_a\(168) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(27);
\inst11|altsyncram_component|auto_generated|q_a\(172) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(28);
\inst11|altsyncram_component|auto_generated|q_a\(176) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(29);
\inst11|altsyncram_component|auto_generated|q_a\(180) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(30);
\inst11|altsyncram_component|auto_generated|q_a\(184) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(31);
\inst11|altsyncram_component|auto_generated|q_a\(188) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(32);
\inst11|altsyncram_component|auto_generated|q_a\(208) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(33);
\inst11|altsyncram_component|auto_generated|q_a\(216) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(34);
\inst11|altsyncram_component|auto_generated|q_a\(220) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(35);
\inst11|altsyncram_component|auto_generated|q_a\(224) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(36);
\inst11|altsyncram_component|auto_generated|q_a\(228) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(37);
\inst11|altsyncram_component|auto_generated|q_a\(232) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(38);
\inst11|altsyncram_component|auto_generated|q_a\(236) <= \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(39);

\inst11|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row[3]~DUPLICATE_q\ & 
\inst2|pixel_row\(2));

\inst11|altsyncram_component|auto_generated|q_a\(0) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst11|altsyncram_component|auto_generated|q_a\(1) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst11|altsyncram_component|auto_generated|q_a\(2) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst11|altsyncram_component|auto_generated|q_a\(3) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst11|altsyncram_component|auto_generated|q_a\(4) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst11|altsyncram_component|auto_generated|q_a\(5) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst11|altsyncram_component|auto_generated|q_a\(6) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst11|altsyncram_component|auto_generated|q_a\(7) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst11|altsyncram_component|auto_generated|q_a\(84) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst11|altsyncram_component|auto_generated|q_a\(148) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst11|altsyncram_component|auto_generated|q_a\(212) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & 
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & 
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(0);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\inst5|ALT_INV_inhibit_wait_count[10]~DUPLICATE_q\ <= NOT \inst5|inhibit_wait_count[10]~DUPLICATE_q\;
\inst8|ALT_INV_current_state[0]~DUPLICATE_q\ <= NOT \inst8|current_state[0]~DUPLICATE_q\;
\inst8|ALT_INV_current_state[2]~DUPLICATE_q\ <= NOT \inst8|current_state[2]~DUPLICATE_q\;
\inst8|ALT_INV_current_state[5]~DUPLICATE_q\ <= NOT \inst8|current_state[5]~DUPLICATE_q\;
\inst8|ALT_INV_current_state[7]~DUPLICATE_q\ <= NOT \inst8|current_state[7]~DUPLICATE_q\;
\inst8|ALT_INV_current_state[8]~DUPLICATE_q\ <= NOT \inst8|current_state[8]~DUPLICATE_q\;
\inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\ <= NOT \inst2|pixel_row[4]~DUPLICATE_q\;
\inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\ <= NOT \inst2|pixel_row[3]~DUPLICATE_q\;
\inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\ <= NOT \inst2|pixel_column[7]~DUPLICATE_q\;
\inst2|ALT_INV_pixel_column[5]~DUPLICATE_q\ <= NOT \inst2|pixel_column[5]~DUPLICATE_q\;
\inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\ <= NOT \inst2|pixel_column[1]~DUPLICATE_q\;
\inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\ <= NOT \inst2|pixel_column[4]~DUPLICATE_q\;
\inst2|ALT_INV_h_count[4]~DUPLICATE_q\ <= NOT \inst2|h_count[4]~DUPLICATE_q\;
\inst2|ALT_INV_h_count[2]~DUPLICATE_q\ <= NOT \inst2|h_count[2]~DUPLICATE_q\;
\inst2|ALT_INV_h_count[6]~DUPLICATE_q\ <= NOT \inst2|h_count[6]~DUPLICATE_q\;
\inst2|ALT_INV_v_count[6]~DUPLICATE_q\ <= NOT \inst2|v_count[6]~DUPLICATE_q\;
\inst1|pll2_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ <= NOT \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\;
\ALT_INV_key[1]~input_o\ <= NOT \key[1]~input_o\;
\ALT_INV_key[0]~input_o\ <= NOT \key[0]~input_o\;
\ALT_INV_PS2_CLK~input_o\ <= NOT \PS2_CLK~input_o\;
\ALT_INV_PS2_DAT~input_o\ <= NOT \PS2_DAT~input_o\;
\inst3|ALT_INV_top_cloud3_height\(0) <= NOT \inst3|top_cloud3_height\(0);
\inst3|ALT_INV_top_cloud3_height\(1) <= NOT \inst3|top_cloud3_height\(1);
\inst3|ALT_INV_top_cloud3_height\(2) <= NOT \inst3|top_cloud3_height\(2);
\inst3|ALT_INV_top_cloud3_height\(3) <= NOT \inst3|top_cloud3_height\(3);
\inst3|ALT_INV_top_cloud3_height\(4) <= NOT \inst3|top_cloud3_height\(4);
\inst3|ALT_INV_top_cloud3_height\(5) <= NOT \inst3|top_cloud3_height\(5);
\inst3|ALT_INV_top_cloud3_height\(6) <= NOT \inst3|top_cloud3_height\(6);
\inst3|ALT_INV_top_cloud3_height\(7) <= NOT \inst3|top_cloud3_height\(7);
\inst3|ALT_INV_top_cloud3_height\(8) <= NOT \inst3|top_cloud3_height\(8);
\inst3|ALT_INV_bottom_cloud3_height\(9) <= NOT \inst3|bottom_cloud3_height\(9);
\inst3|ALT_INV_bottom_cloud3_height\(8) <= NOT \inst3|bottom_cloud3_height\(8);
\inst3|ALT_INV_bottom_cloud3_height\(1) <= NOT \inst3|bottom_cloud3_height\(1);
\inst3|ALT_INV_bottom_cloud3_height\(0) <= NOT \inst3|bottom_cloud3_height\(0);
\inst3|ALT_INV_bottom_cloud3_height\(2) <= NOT \inst3|bottom_cloud3_height\(2);
\inst3|ALT_INV_bottom_cloud3_height\(3) <= NOT \inst3|bottom_cloud3_height\(3);
\inst3|ALT_INV_bottom_cloud3_height\(4) <= NOT \inst3|bottom_cloud3_height\(4);
\inst3|ALT_INV_bottom_cloud3_height\(6) <= NOT \inst3|bottom_cloud3_height\(6);
\inst3|ALT_INV_bottom_cloud3_height\(5) <= NOT \inst3|bottom_cloud3_height\(5);
\inst3|ALT_INV_bottom_cloud3_height\(7) <= NOT \inst3|bottom_cloud3_height\(7);
\inst3|ALT_INV_top_cloud1_height\(0) <= NOT \inst3|top_cloud1_height\(0);
\inst3|ALT_INV_top_cloud1_height\(1) <= NOT \inst3|top_cloud1_height\(1);
\inst3|ALT_INV_top_cloud1_height\(2) <= NOT \inst3|top_cloud1_height\(2);
\inst3|ALT_INV_top_cloud1_height\(3) <= NOT \inst3|top_cloud1_height\(3);
\inst3|ALT_INV_top_cloud1_height\(4) <= NOT \inst3|top_cloud1_height\(4);
\inst3|ALT_INV_top_cloud1_height\(5) <= NOT \inst3|top_cloud1_height\(5);
\inst3|ALT_INV_top_cloud1_height\(6) <= NOT \inst3|top_cloud1_height\(6);
\inst3|ALT_INV_top_cloud1_height\(7) <= NOT \inst3|top_cloud1_height\(7);
\inst3|ALT_INV_top_cloud1_height\(8) <= NOT \inst3|top_cloud1_height\(8);
\inst3|ALT_INV_bottom_cloud1_height\(9) <= NOT \inst3|bottom_cloud1_height\(9);
\inst3|ALT_INV_bottom_cloud1_height\(8) <= NOT \inst3|bottom_cloud1_height\(8);
\inst3|ALT_INV_bottom_cloud1_height\(1) <= NOT \inst3|bottom_cloud1_height\(1);
\inst3|ALT_INV_bottom_cloud1_height\(0) <= NOT \inst3|bottom_cloud1_height\(0);
\inst3|ALT_INV_bottom_cloud1_height\(2) <= NOT \inst3|bottom_cloud1_height\(2);
\inst3|ALT_INV_bottom_cloud1_height\(3) <= NOT \inst3|bottom_cloud1_height\(3);
\inst3|ALT_INV_bottom_cloud1_height\(4) <= NOT \inst3|bottom_cloud1_height\(4);
\inst3|ALT_INV_bottom_cloud1_height\(6) <= NOT \inst3|bottom_cloud1_height\(6);
\inst3|ALT_INV_bottom_cloud1_height\(5) <= NOT \inst3|bottom_cloud1_height\(5);
\inst3|ALT_INV_bottom_cloud1_height\(7) <= NOT \inst3|bottom_cloud1_height\(7);
\inst3|ALT_INV_bottom_cloud2_height\(9) <= NOT \inst3|bottom_cloud2_height\(9);
\inst3|ALT_INV_bottom_cloud2_height\(8) <= NOT \inst3|bottom_cloud2_height\(8);
\inst3|ALT_INV_bottom_cloud2_height\(1) <= NOT \inst3|bottom_cloud2_height\(1);
\inst3|ALT_INV_bottom_cloud2_height\(0) <= NOT \inst3|bottom_cloud2_height\(0);
\inst3|ALT_INV_bottom_cloud2_height\(2) <= NOT \inst3|bottom_cloud2_height\(2);
\inst3|ALT_INV_bottom_cloud2_height\(3) <= NOT \inst3|bottom_cloud2_height\(3);
\inst3|ALT_INV_bottom_cloud2_height\(4) <= NOT \inst3|bottom_cloud2_height\(4);
\inst3|ALT_INV_bottom_cloud2_height\(6) <= NOT \inst3|bottom_cloud2_height\(6);
\inst3|ALT_INV_bottom_cloud2_height\(5) <= NOT \inst3|bottom_cloud2_height\(5);
\inst3|ALT_INV_bottom_cloud2_height\(7) <= NOT \inst3|bottom_cloud2_height\(7);
\inst3|ALT_INV_top_cloud2_height\(0) <= NOT \inst3|top_cloud2_height\(0);
\inst3|ALT_INV_top_cloud2_height\(1) <= NOT \inst3|top_cloud2_height\(1);
\inst3|ALT_INV_top_cloud2_height\(2) <= NOT \inst3|top_cloud2_height\(2);
\inst3|ALT_INV_top_cloud2_height\(3) <= NOT \inst3|top_cloud2_height\(3);
\inst3|ALT_INV_top_cloud2_height\(4) <= NOT \inst3|top_cloud2_height\(4);
\inst3|ALT_INV_top_cloud2_height\(5) <= NOT \inst3|top_cloud2_height\(5);
\inst3|ALT_INV_top_cloud2_height\(6) <= NOT \inst3|top_cloud2_height\(6);
\inst3|ALT_INV_top_cloud2_height\(7) <= NOT \inst3|top_cloud2_height\(7);
\inst3|ALT_INV_top_cloud2_height\(8) <= NOT \inst3|top_cloud2_height\(8);
\inst7|ALT_INV_SevenSeg_out[1]~3_combout\ <= NOT \inst7|SevenSeg_out[1]~3_combout\;
\inst3|ALT_INV_Move_Ball~19_combout\ <= NOT \inst3|Move_Ball~19_combout\;
\inst3|ALT_INV_Move_Ball~18_combout\ <= NOT \inst3|Move_Ball~18_combout\;
\inst5|ALT_INV_inhibit_wait_count\(1) <= NOT \inst5|inhibit_wait_count\(1);
\inst5|ALT_INV_inhibit_wait_count\(0) <= NOT \inst5|inhibit_wait_count\(0);
\inst5|ALT_INV_inhibit_wait_count\(2) <= NOT \inst5|inhibit_wait_count\(2);
\inst5|ALT_INV_inhibit_wait_count\(3) <= NOT \inst5|inhibit_wait_count\(3);
\inst5|ALT_INV_inhibit_wait_count\(4) <= NOT \inst5|inhibit_wait_count\(4);
\inst5|ALT_INV_SHIFTOUT\(9) <= NOT \inst5|SHIFTOUT\(9);
\inst5|ALT_INV_inhibit_wait_count\(5) <= NOT \inst5|inhibit_wait_count\(5);
\inst5|ALT_INV_inhibit_wait_count\(6) <= NOT \inst5|inhibit_wait_count\(6);
\inst5|ALT_INV_inhibit_wait_count\(7) <= NOT \inst5|inhibit_wait_count\(7);
\inst5|ALT_INV_inhibit_wait_count\(8) <= NOT \inst5|inhibit_wait_count\(8);
\inst5|ALT_INV_SHIFTOUT\(5) <= NOT \inst5|SHIFTOUT\(5);
\inst5|ALT_INV_inhibit_wait_count\(9) <= NOT \inst5|inhibit_wait_count\(9);
\inst5|ALT_INV_SHIFTOUT\(4) <= NOT \inst5|SHIFTOUT\(4);
\inst5|ALT_INV_SHIFTOUT\(3) <= NOT \inst5|SHIFTOUT\(3);
\inst5|ALT_INV_mouse_state.WAIT_CMD_ACK~q\ <= NOT \inst5|mouse_state.WAIT_CMD_ACK~q\;
\inst5|ALT_INV_iready_set~q\ <= NOT \inst5|iready_set~q\;
\inst3|ALT_INV_ball_y_motion~1_combout\ <= NOT \inst3|ball_y_motion~1_combout\;
\inst3|ALT_INV_LessThan45~0_combout\ <= NOT \inst3|LessThan45~0_combout\;
\inst5|ALT_INV_mouse_state.INPUT_PACKETS~q\ <= NOT \inst5|mouse_state.INPUT_PACKETS~q\;
\inst5|ALT_INV_OUTCNT~0_combout\ <= NOT \inst5|OUTCNT~0_combout\;
\inst5|ALT_INV_OUTCNT\(0) <= NOT \inst5|OUTCNT\(0);
\inst5|ALT_INV_SHIFTIN\(5) <= NOT \inst5|SHIFTIN\(5);
\inst5|ALT_INV_cursor_row~12_combout\ <= NOT \inst5|cursor_row~12_combout\;
\inst5|ALT_INV_SHIFTIN\(6) <= NOT \inst5|SHIFTIN\(6);
\inst5|ALT_INV_SHIFTIN\(3) <= NOT \inst5|SHIFTIN\(3);
\inst5|ALT_INV_SHIFTIN\(4) <= NOT \inst5|SHIFTIN\(4);
\inst5|ALT_INV_cursor_row~7_combout\ <= NOT \inst5|cursor_row~7_combout\;
\inst5|ALT_INV_LessThan5~2_combout\ <= NOT \inst5|LessThan5~2_combout\;
\inst5|ALT_INV_LessThan5~1_combout\ <= NOT \inst5|LessThan5~1_combout\;
\inst5|ALT_INV_LessThan5~0_combout\ <= NOT \inst5|LessThan5~0_combout\;
\inst5|ALT_INV_inhibit_wait_count\(10) <= NOT \inst5|inhibit_wait_count\(10);
\inst5|ALT_INV_inhibit_wait_count\(11) <= NOT \inst5|inhibit_wait_count\(11);
\inst8|ALT_INV_next_state\(2) <= NOT \inst8|next_state\(2);
\inst8|ALT_INV_next_state\(3) <= NOT \inst8|next_state\(3);
\inst8|ALT_INV_current_state[4]~5_combout\ <= NOT \inst8|current_state[4]~5_combout\;
\inst8|ALT_INV_current_state[7]~3_combout\ <= NOT \inst8|current_state[7]~3_combout\;
\inst8|ALT_INV_current_state[4]~1_combout\ <= NOT \inst8|current_state[4]~1_combout\;
\inst8|ALT_INV_process_0~1_combout\ <= NOT \inst8|process_0~1_combout\;
\inst8|ALT_INV_process_0~0_combout\ <= NOT \inst8|process_0~0_combout\;
\inst8|ALT_INV_LessThan0~3_combout\ <= NOT \inst8|LessThan0~3_combout\;
\inst8|ALT_INV_LessThan0~2_combout\ <= NOT \inst8|LessThan0~2_combout\;
\inst8|ALT_INV_LessThan0~1_combout\ <= NOT \inst8|LessThan0~1_combout\;
\inst8|ALT_INV_feedback~combout\ <= NOT \inst8|feedback~combout\;
\inst8|ALT_INV_current_state[4]~0_combout\ <= NOT \inst8|current_state[4]~0_combout\;
\inst8|ALT_INV_LessThan1~0_combout\ <= NOT \inst8|LessThan1~0_combout\;
\inst8|ALT_INV_LessThan0~0_combout\ <= NOT \inst8|LessThan0~0_combout\;
\inst3|ALT_INV_cloud_motion\(2) <= NOT \inst3|cloud_motion\(2);
\inst3|ALT_INV_cloud_motion\(0) <= NOT \inst3|cloud_motion\(0);
\inst13|ALT_INV_Mux8~26_combout\ <= NOT \inst13|Mux8~26_combout\;
\inst13|ALT_INV_Mux8~25_combout\ <= NOT \inst13|Mux8~25_combout\;
\inst13|ALT_INV_Mux8~24_combout\ <= NOT \inst13|Mux8~24_combout\;
\inst13|ALT_INV_Mux8~23_combout\ <= NOT \inst13|Mux8~23_combout\;
\inst13|ALT_INV_Mux8~22_combout\ <= NOT \inst13|Mux8~22_combout\;
\inst13|ALT_INV_Mux8~21_combout\ <= NOT \inst13|Mux8~21_combout\;
\inst3|ALT_INV_ball_y_motion\(2) <= NOT \inst3|ball_y_motion\(2);
\inst3|ALT_INV_ball_y_motion\(3) <= NOT \inst3|ball_y_motion\(3);
\inst5|ALT_INV_SHIFTIN\(2) <= NOT \inst5|SHIFTIN\(2);
\inst5|ALT_INV_PACKET_CHAR2\(1) <= NOT \inst5|PACKET_CHAR2\(1);
\inst5|ALT_INV_PACKET_CHAR2\(2) <= NOT \inst5|PACKET_CHAR2\(2);
\inst5|ALT_INV_PACKET_CHAR2\(3) <= NOT \inst5|PACKET_CHAR2\(3);
\inst5|ALT_INV_PACKET_CHAR2\(4) <= NOT \inst5|PACKET_CHAR2\(4);
\inst5|ALT_INV_PACKET_CHAR2\(5) <= NOT \inst5|PACKET_CHAR2\(5);
\inst5|ALT_INV_PACKET_CHAR2\(0) <= NOT \inst5|PACKET_CHAR2\(0);
\inst5|ALT_INV_PACKET_CHAR2\(7) <= NOT \inst5|PACKET_CHAR2\(7);
\inst5|ALT_INV_PACKET_CHAR2\(6) <= NOT \inst5|PACKET_CHAR2\(6);
\inst5|ALT_INV_send_char~q\ <= NOT \inst5|send_char~q\;
\inst5|ALT_INV_send_data~q\ <= NOT \inst5|send_data~q\;
\inst5|ALT_INV_OUTCNT\(1) <= NOT \inst5|OUTCNT\(1);
\inst5|ALT_INV_OUTCNT\(2) <= NOT \inst5|OUTCNT\(2);
\inst5|ALT_INV_OUTCNT\(3) <= NOT \inst5|OUTCNT\(3);
\inst5|ALT_INV_PACKET_CHAR3\(5) <= NOT \inst5|PACKET_CHAR3\(5);
\inst5|ALT_INV_cursor_row\(5) <= NOT \inst5|cursor_row\(5);
\inst5|ALT_INV_PACKET_CHAR3\(6) <= NOT \inst5|PACKET_CHAR3\(6);
\inst5|ALT_INV_PACKET_CHAR3\(1) <= NOT \inst5|PACKET_CHAR3\(1);
\inst5|ALT_INV_cursor_row\(1) <= NOT \inst5|cursor_row\(1);
\inst5|ALT_INV_PACKET_CHAR3\(2) <= NOT \inst5|PACKET_CHAR3\(2);
\inst5|ALT_INV_cursor_row\(2) <= NOT \inst5|cursor_row\(2);
\inst5|ALT_INV_PACKET_CHAR3\(3) <= NOT \inst5|PACKET_CHAR3\(3);
\inst5|ALT_INV_cursor_row\(3) <= NOT \inst5|cursor_row\(3);
\inst5|ALT_INV_PACKET_CHAR3\(4) <= NOT \inst5|PACKET_CHAR3\(4);
\inst5|ALT_INV_cursor_row\(4) <= NOT \inst5|cursor_row\(4);
\inst5|ALT_INV_PACKET_CHAR3\(0) <= NOT \inst5|PACKET_CHAR3\(0);
\inst5|ALT_INV_cursor_row\(0) <= NOT \inst5|cursor_row\(0);
\inst5|ALT_INV_PACKET_CHAR3\(7) <= NOT \inst5|PACKET_CHAR3\(7);
\inst2|ALT_INV_Equal1~0_combout\ <= NOT \inst2|Equal1~0_combout\;
\inst2|ALT_INV_Equal0~0_combout\ <= NOT \inst2|Equal0~0_combout\;
\inst2|ALT_INV_process_0~6_combout\ <= NOT \inst2|process_0~6_combout\;
\inst2|ALT_INV_process_0~5_combout\ <= NOT \inst2|process_0~5_combout\;
\inst2|ALT_INV_process_0~4_combout\ <= NOT \inst2|process_0~4_combout\;
\inst2|ALT_INV_LessThan1~0_combout\ <= NOT \inst2|LessThan1~0_combout\;
\inst5|ALT_INV_mouse_state.LOAD_COMMAND~q\ <= NOT \inst5|mouse_state.LOAD_COMMAND~q\;
\inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\ <= NOT \inst5|mouse_state.INHIBIT_TRANS~q\;
\inst3|ALT_INV_Move_Ball~16_combout\ <= NOT \inst3|Move_Ball~16_combout\;
\inst3|ALT_INV_Move_Ball~15_combout\ <= NOT \inst3|Move_Ball~15_combout\;
\inst3|ALT_INV_Move_Ball~14_combout\ <= NOT \inst3|Move_Ball~14_combout\;
\inst3|ALT_INV_Move_Ball~13_combout\ <= NOT \inst3|Move_Ball~13_combout\;
\inst3|ALT_INV_LessThan80~3_combout\ <= NOT \inst3|LessThan80~3_combout\;
\inst3|ALT_INV_LessThan80~2_combout\ <= NOT \inst3|LessThan80~2_combout\;
\inst3|ALT_INV_LessThan80~1_combout\ <= NOT \inst3|LessThan80~1_combout\;
\inst3|ALT_INV_LessThan80~0_combout\ <= NOT \inst3|LessThan80~0_combout\;
\inst3|ALT_INV_Move_Ball~12_combout\ <= NOT \inst3|Move_Ball~12_combout\;
\inst3|ALT_INV_LessThan81~3_combout\ <= NOT \inst3|LessThan81~3_combout\;
\inst3|ALT_INV_LessThan81~2_combout\ <= NOT \inst3|LessThan81~2_combout\;
\inst3|ALT_INV_LessThan81~1_combout\ <= NOT \inst3|LessThan81~1_combout\;
\inst3|ALT_INV_LessThan81~0_combout\ <= NOT \inst3|LessThan81~0_combout\;
\inst3|ALT_INV_Move_Ball~11_combout\ <= NOT \inst3|Move_Ball~11_combout\;
\inst3|ALT_INV_Move_Ball~10_combout\ <= NOT \inst3|Move_Ball~10_combout\;
\inst3|ALT_INV_Move_Ball~9_combout\ <= NOT \inst3|Move_Ball~9_combout\;
\inst3|ALT_INV_Move_Ball~8_combout\ <= NOT \inst3|Move_Ball~8_combout\;
\inst3|ALT_INV_LessThan75~3_combout\ <= NOT \inst3|LessThan75~3_combout\;
\inst3|ALT_INV_LessThan75~2_combout\ <= NOT \inst3|LessThan75~2_combout\;
\inst3|ALT_INV_LessThan75~1_combout\ <= NOT \inst3|LessThan75~1_combout\;
\inst3|ALT_INV_LessThan75~0_combout\ <= NOT \inst3|LessThan75~0_combout\;
\inst3|ALT_INV_Move_Ball~7_combout\ <= NOT \inst3|Move_Ball~7_combout\;
\inst3|ALT_INV_LessThan76~3_combout\ <= NOT \inst3|LessThan76~3_combout\;
\inst3|ALT_INV_LessThan76~2_combout\ <= NOT \inst3|LessThan76~2_combout\;
\inst3|ALT_INV_LessThan76~1_combout\ <= NOT \inst3|LessThan76~1_combout\;
\inst3|ALT_INV_LessThan76~0_combout\ <= NOT \inst3|LessThan76~0_combout\;
\inst3|ALT_INV_Move_Ball~6_combout\ <= NOT \inst3|Move_Ball~6_combout\;
\inst3|ALT_INV_Move_Ball~5_combout\ <= NOT \inst3|Move_Ball~5_combout\;
\inst3|ALT_INV_Move_Ball~4_combout\ <= NOT \inst3|Move_Ball~4_combout\;
\inst3|ALT_INV_Move_Ball~3_combout\ <= NOT \inst3|Move_Ball~3_combout\;
\inst3|ALT_INV_Move_Ball~2_combout\ <= NOT \inst3|Move_Ball~2_combout\;
\inst3|ALT_INV_Move_Ball~1_combout\ <= NOT \inst3|Move_Ball~1_combout\;
\inst3|ALT_INV_LessThan70~2_combout\ <= NOT \inst3|LessThan70~2_combout\;
\inst3|ALT_INV_LessThan70~1_combout\ <= NOT \inst3|LessThan70~1_combout\;
\inst3|ALT_INV_LessThan70~0_combout\ <= NOT \inst3|LessThan70~0_combout\;
\inst3|ALT_INV_Move_Ball~0_combout\ <= NOT \inst3|Move_Ball~0_combout\;
\inst3|ALT_INV_LessThan71~3_combout\ <= NOT \inst3|LessThan71~3_combout\;
\inst3|ALT_INV_LessThan71~2_combout\ <= NOT \inst3|LessThan71~2_combout\;
\inst3|ALT_INV_LessThan71~1_combout\ <= NOT \inst3|LessThan71~1_combout\;
\inst3|ALT_INV_LessThan71~0_combout\ <= NOT \inst3|LessThan71~0_combout\;
\inst3|ALT_INV_LessThan68~1_combout\ <= NOT \inst3|LessThan68~1_combout\;
\inst3|ALT_INV_LessThan68~0_combout\ <= NOT \inst3|LessThan68~0_combout\;
\inst3|ALT_INV_Add8~2_combout\ <= NOT \inst3|Add8~2_combout\;
\inst3|ALT_INV_top_cloud3_height~0_combout\ <= NOT \inst3|top_cloud3_height~0_combout\;
\inst3|ALT_INV_LessThan52~0_combout\ <= NOT \inst3|LessThan52~0_combout\;
\inst3|ALT_INV_LessThan41~1_combout\ <= NOT \inst3|LessThan41~1_combout\;
\inst3|ALT_INV_LessThan41~0_combout\ <= NOT \inst3|LessThan41~0_combout\;
\inst3|ALT_INV_top_cloud1_height~0_combout\ <= NOT \inst3|top_cloud1_height~0_combout\;
\inst8|ALT_INV_current_state\(0) <= NOT \inst8|current_state\(0);
\inst8|ALT_INV_current_state\(1) <= NOT \inst8|current_state\(1);
\inst8|ALT_INV_current_state\(2) <= NOT \inst8|current_state\(2);
\inst8|ALT_INV_current_state\(3) <= NOT \inst8|current_state\(3);
\inst8|ALT_INV_current_state\(4) <= NOT \inst8|current_state\(4);
\inst8|ALT_INV_current_state\(5) <= NOT \inst8|current_state\(5);
\inst8|ALT_INV_current_state\(6) <= NOT \inst8|current_state\(6);
\inst8|ALT_INV_current_state\(7) <= NOT \inst8|current_state\(7);
\inst3|ALT_INV_top_cloud2_height~0_combout\ <= NOT \inst3|top_cloud2_height~0_combout\;
\inst8|ALT_INV_current_state\(8) <= NOT \inst8|current_state\(8);
\inst3|ALT_INV_LessThan50~0_combout\ <= NOT \inst3|LessThan50~0_combout\;
\inst3|ALT_INV_LessThan32~1_combout\ <= NOT \inst3|LessThan32~1_combout\;
\inst3|ALT_INV_LessThan32~0_combout\ <= NOT \inst3|LessThan32~0_combout\;
\inst3|ALT_INV_LessThan17~1_combout\ <= NOT \inst3|LessThan17~1_combout\;
\inst3|ALT_INV_LessThan17~0_combout\ <= NOT \inst3|LessThan17~0_combout\;
\inst13|ALT_INV_Mux8~20_combout\ <= NOT \inst13|Mux8~20_combout\;
\inst13|ALT_INV_Mux8~19_combout\ <= NOT \inst13|Mux8~19_combout\;
\inst13|ALT_INV_Mux8~18_combout\ <= NOT \inst13|Mux8~18_combout\;
\inst13|ALT_INV_Mux8~17_combout\ <= NOT \inst13|Mux8~17_combout\;
\inst3|ALT_INV_game_running~q\ <= NOT \inst3|game_running~q\;
\inst5|ALT_INV_SHIFTIN\(1) <= NOT \inst5|SHIFTIN\(1);
\inst5|ALT_INV_output_ready~q\ <= NOT \inst5|output_ready~q\;
\inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\ <= NOT \inst5|mouse_state.LOAD_COMMAND2~q\;
\inst5|ALT_INV_Equal1~0_combout\ <= NOT \inst5|Equal1~0_combout\;
\inst5|ALT_INV_Equal2~0_combout\ <= NOT \inst5|Equal2~0_combout\;
\inst5|ALT_INV_filter\(4) <= NOT \inst5|filter\(4);
\inst5|ALT_INV_filter\(3) <= NOT \inst5|filter\(3);
\inst5|ALT_INV_filter\(2) <= NOT \inst5|filter\(2);
\inst5|ALT_INV_filter\(1) <= NOT \inst5|filter\(1);
\inst5|ALT_INV_filter\(0) <= NOT \inst5|filter\(0);
\inst5|ALT_INV_filter\(7) <= NOT \inst5|filter\(7);
\inst5|ALT_INV_filter\(6) <= NOT \inst5|filter\(6);
\inst5|ALT_INV_filter\(5) <= NOT \inst5|filter\(5);
\inst5|ALT_INV_new_cursor_row[8]~0_combout\ <= NOT \inst5|new_cursor_row[8]~0_combout\;
\inst2|ALT_INV_process_0~3_combout\ <= NOT \inst2|process_0~3_combout\;
\inst2|ALT_INV_process_0~2_combout\ <= NOT \inst2|process_0~2_combout\;
\inst2|ALT_INV_process_0~0_combout\ <= NOT \inst2|process_0~0_combout\;
\inst2|ALT_INV_LessThan7~0_combout\ <= NOT \inst2|LessThan7~0_combout\;
\inst2|ALT_INV_red_out2~0_combout\ <= NOT \inst2|red_out2~0_combout\;
\inst2|ALT_INV_red_out3~0_combout\ <= NOT \inst2|red_out3~0_combout\;
\inst3|ALT_INV_red[3]~18_combout\ <= NOT \inst3|red[3]~18_combout\;
\inst3|ALT_INV_collision~q\ <= NOT \inst3|collision~q\;
\inst2|ALT_INV_green_out1~0_combout\ <= NOT \inst2|green_out1~0_combout\;
\inst2|ALT_INV_green_out2~0_combout\ <= NOT \inst2|green_out2~0_combout\;
\inst3|ALT_INV_red[1]~17_combout\ <= NOT \inst3|red[1]~17_combout\;
\inst2|ALT_INV_blue_out0~1_combout\ <= NOT \inst2|blue_out0~1_combout\;
\inst2|ALT_INV_blue_out0~0_combout\ <= NOT \inst2|blue_out0~0_combout\;
\inst2|ALT_INV_blue_out1~1_combout\ <= NOT \inst2|blue_out1~1_combout\;
\inst2|ALT_INV_blue_out1~0_combout\ <= NOT \inst2|blue_out1~0_combout\;
\inst2|ALT_INV_blue_out2~1_combout\ <= NOT \inst2|blue_out2~1_combout\;
\inst2|ALT_INV_blue_out2~0_combout\ <= NOT \inst2|blue_out2~0_combout\;
\inst2|ALT_INV_blue_out3~4_combout\ <= NOT \inst2|blue_out3~4_combout\;
\inst2|ALT_INV_blue_out3~3_combout\ <= NOT \inst2|blue_out3~3_combout\;
\inst3|ALT_INV_red[3]~16_combout\ <= NOT \inst3|red[3]~16_combout\;
\inst3|ALT_INV_top_cloud3_on~0_combout\ <= NOT \inst3|top_cloud3_on~0_combout\;
\inst3|ALT_INV_LessThan40~2_combout\ <= NOT \inst3|LessThan40~2_combout\;
\inst3|ALT_INV_LessThan40~1_combout\ <= NOT \inst3|LessThan40~1_combout\;
\inst3|ALT_INV_LessThan40~0_combout\ <= NOT \inst3|LessThan40~0_combout\;
\inst3|ALT_INV_bottom_cloud3_on~1_combout\ <= NOT \inst3|bottom_cloud3_on~1_combout\;
\inst3|ALT_INV_bottom_cloud3_on~0_combout\ <= NOT \inst3|bottom_cloud3_on~0_combout\;
\inst3|ALT_INV_LessThan44~3_combout\ <= NOT \inst3|LessThan44~3_combout\;
\inst3|ALT_INV_Add21~2_combout\ <= NOT \inst3|Add21~2_combout\;
\inst3|ALT_INV_Add21~1_combout\ <= NOT \inst3|Add21~1_combout\;
\inst3|ALT_INV_LessThan44~2_combout\ <= NOT \inst3|LessThan44~2_combout\;
\inst3|ALT_INV_LessThan44~1_combout\ <= NOT \inst3|LessThan44~1_combout\;
\inst3|ALT_INV_LessThan44~0_combout\ <= NOT \inst3|LessThan44~0_combout\;
\inst3|ALT_INV_Add21~0_combout\ <= NOT \inst3|Add21~0_combout\;
\inst3|ALT_INV_LessThan38~7_combout\ <= NOT \inst3|LessThan38~7_combout\;
\inst3|ALT_INV_LessThan38~6_combout\ <= NOT \inst3|LessThan38~6_combout\;
\inst3|ALT_INV_LessThan38~5_combout\ <= NOT \inst3|LessThan38~5_combout\;
\inst3|ALT_INV_LessThan38~4_combout\ <= NOT \inst3|LessThan38~4_combout\;
\inst3|ALT_INV_LessThan38~3_combout\ <= NOT \inst3|LessThan38~3_combout\;
\inst3|ALT_INV_LessThan38~2_combout\ <= NOT \inst3|LessThan38~2_combout\;
\inst3|ALT_INV_LessThan38~1_combout\ <= NOT \inst3|LessThan38~1_combout\;
\inst3|ALT_INV_LessThan38~0_combout\ <= NOT \inst3|LessThan38~0_combout\;
\inst3|ALT_INV_Add20~0_combout\ <= NOT \inst3|Add20~0_combout\;
\inst3|ALT_INV_LessThan42~5_combout\ <= NOT \inst3|LessThan42~5_combout\;
\inst3|ALT_INV_LessThan42~4_combout\ <= NOT \inst3|LessThan42~4_combout\;
\inst3|ALT_INV_LessThan42~3_combout\ <= NOT \inst3|LessThan42~3_combout\;
\inst3|ALT_INV_LessThan42~2_combout\ <= NOT \inst3|LessThan42~2_combout\;
\inst3|ALT_INV_bottom_cloud3_x_pos\(6) <= NOT \inst3|bottom_cloud3_x_pos\(6);
\inst3|ALT_INV_bottom_cloud3_x_pos\(7) <= NOT \inst3|bottom_cloud3_x_pos\(7);
\inst3|ALT_INV_LessThan42~1_combout\ <= NOT \inst3|LessThan42~1_combout\;
\inst3|ALT_INV_LessThan42~0_combout\ <= NOT \inst3|LessThan42~0_combout\;
\inst3|ALT_INV_bottom_cloud3_x_pos\(0) <= NOT \inst3|bottom_cloud3_x_pos\(0);
\inst3|ALT_INV_bottom_cloud3_x_pos\(1) <= NOT \inst3|bottom_cloud3_x_pos\(1);
\inst3|ALT_INV_bottom_cloud3_x_pos\(2) <= NOT \inst3|bottom_cloud3_x_pos\(2);
\inst3|ALT_INV_bottom_cloud3_x_pos\(3) <= NOT \inst3|bottom_cloud3_x_pos\(3);
\inst3|ALT_INV_bottom_cloud3_x_pos\(4) <= NOT \inst3|bottom_cloud3_x_pos\(4);
\inst3|ALT_INV_bottom_cloud3_x_pos\(5) <= NOT \inst3|bottom_cloud3_x_pos\(5);
\inst3|ALT_INV_bottom_cloud3_x_pos\(8) <= NOT \inst3|bottom_cloud3_x_pos\(8);
\inst3|ALT_INV_bottom_cloud3_x_pos\(9) <= NOT \inst3|bottom_cloud3_x_pos\(9);
\inst3|ALT_INV_bottom_cloud3_x_pos\(10) <= NOT \inst3|bottom_cloud3_x_pos\(10);
\inst3|ALT_INV_red[3]~15_combout\ <= NOT \inst3|red[3]~15_combout\;
\inst3|ALT_INV_top_cloud1_on~0_combout\ <= NOT \inst3|top_cloud1_on~0_combout\;
\inst3|ALT_INV_LessThan21~2_combout\ <= NOT \inst3|LessThan21~2_combout\;
\inst3|ALT_INV_LessThan21~1_combout\ <= NOT \inst3|LessThan21~1_combout\;
\inst3|ALT_INV_LessThan21~0_combout\ <= NOT \inst3|LessThan21~0_combout\;
\inst3|ALT_INV_bottom_cloud1_on~2_combout\ <= NOT \inst3|bottom_cloud1_on~2_combout\;
\inst3|ALT_INV_bottom_cloud1_on~1_combout\ <= NOT \inst3|bottom_cloud1_on~1_combout\;
\inst3|ALT_INV_LessThan26~3_combout\ <= NOT \inst3|LessThan26~3_combout\;
\inst3|ALT_INV_Add11~2_combout\ <= NOT \inst3|Add11~2_combout\;
\inst3|ALT_INV_Add11~1_combout\ <= NOT \inst3|Add11~1_combout\;
\inst3|ALT_INV_LessThan26~2_combout\ <= NOT \inst3|LessThan26~2_combout\;
\inst3|ALT_INV_LessThan26~1_combout\ <= NOT \inst3|LessThan26~1_combout\;
\inst3|ALT_INV_LessThan26~0_combout\ <= NOT \inst3|LessThan26~0_combout\;
\inst3|ALT_INV_Add11~0_combout\ <= NOT \inst3|Add11~0_combout\;
\inst3|ALT_INV_bottom_cloud2_on~2_combout\ <= NOT \inst3|bottom_cloud2_on~2_combout\;
\inst3|ALT_INV_bottom_cloud2_on~1_combout\ <= NOT \inst3|bottom_cloud2_on~1_combout\;
\inst3|ALT_INV_LessThan25~0_combout\ <= NOT \inst3|LessThan25~0_combout\;
\inst3|ALT_INV_LessThan35~3_combout\ <= NOT \inst3|LessThan35~3_combout\;
\inst3|ALT_INV_Add15~2_combout\ <= NOT \inst3|Add15~2_combout\;
\inst3|ALT_INV_Add15~1_combout\ <= NOT \inst3|Add15~1_combout\;
\inst3|ALT_INV_LessThan35~2_combout\ <= NOT \inst3|LessThan35~2_combout\;
\inst3|ALT_INV_LessThan35~1_combout\ <= NOT \inst3|LessThan35~1_combout\;
\inst3|ALT_INV_LessThan35~0_combout\ <= NOT \inst3|LessThan35~0_combout\;
\inst3|ALT_INV_Add15~0_combout\ <= NOT \inst3|Add15~0_combout\;
\inst3|ALT_INV_top_cloud2_on~0_combout\ <= NOT \inst3|top_cloud2_on~0_combout\;
\inst3|ALT_INV_LessThan31~2_combout\ <= NOT \inst3|LessThan31~2_combout\;
\inst3|ALT_INV_LessThan31~1_combout\ <= NOT \inst3|LessThan31~1_combout\;
\inst3|ALT_INV_LessThan31~0_combout\ <= NOT \inst3|LessThan31~0_combout\;
\inst3|ALT_INV_bottom_cloud2_on~0_combout\ <= NOT \inst3|bottom_cloud2_on~0_combout\;
\inst3|ALT_INV_LessThan29~5_combout\ <= NOT \inst3|LessThan29~5_combout\;
\inst3|ALT_INV_LessThan29~4_combout\ <= NOT \inst3|LessThan29~4_combout\;
\inst3|ALT_INV_LessThan29~3_combout\ <= NOT \inst3|LessThan29~3_combout\;
\inst3|ALT_INV_LessThan29~2_combout\ <= NOT \inst3|LessThan29~2_combout\;
\inst3|ALT_INV_LessThan29~1_combout\ <= NOT \inst3|LessThan29~1_combout\;
\inst3|ALT_INV_LessThan29~0_combout\ <= NOT \inst3|LessThan29~0_combout\;
\inst3|ALT_INV_Add14~1_combout\ <= NOT \inst3|Add14~1_combout\;
\inst3|ALT_INV_Add14~0_combout\ <= NOT \inst3|Add14~0_combout\;
\inst3|ALT_INV_LessThan33~6_combout\ <= NOT \inst3|LessThan33~6_combout\;
\inst3|ALT_INV_LessThan33~5_combout\ <= NOT \inst3|LessThan33~5_combout\;
\inst3|ALT_INV_LessThan33~4_combout\ <= NOT \inst3|LessThan33~4_combout\;
\inst3|ALT_INV_bottom_cloud2_x_pos\(6) <= NOT \inst3|bottom_cloud2_x_pos\(6);
\inst3|ALT_INV_bottom_cloud2_x_pos\(7) <= NOT \inst3|bottom_cloud2_x_pos\(7);
\inst3|ALT_INV_LessThan33~3_combout\ <= NOT \inst3|LessThan33~3_combout\;
\inst3|ALT_INV_LessThan33~2_combout\ <= NOT \inst3|LessThan33~2_combout\;
\inst3|ALT_INV_bottom_cloud2_x_pos\(0) <= NOT \inst3|bottom_cloud2_x_pos\(0);
\inst3|ALT_INV_bottom_cloud2_x_pos\(1) <= NOT \inst3|bottom_cloud2_x_pos\(1);
\inst3|ALT_INV_bottom_cloud2_x_pos\(2) <= NOT \inst3|bottom_cloud2_x_pos\(2);
\inst3|ALT_INV_bottom_cloud2_x_pos\(3) <= NOT \inst3|bottom_cloud2_x_pos\(3);
\inst3|ALT_INV_bottom_cloud2_x_pos\(4) <= NOT \inst3|bottom_cloud2_x_pos\(4);
\inst3|ALT_INV_LessThan33~1_combout\ <= NOT \inst3|LessThan33~1_combout\;
\inst3|ALT_INV_LessThan33~0_combout\ <= NOT \inst3|LessThan33~0_combout\;
\inst3|ALT_INV_bottom_cloud2_x_pos\(5) <= NOT \inst3|bottom_cloud2_x_pos\(5);
\inst3|ALT_INV_bottom_cloud2_x_pos\(8) <= NOT \inst3|bottom_cloud2_x_pos\(8);
\inst3|ALT_INV_bottom_cloud2_x_pos\(9) <= NOT \inst3|bottom_cloud2_x_pos\(9);
\inst3|ALT_INV_bottom_cloud2_x_pos\(10) <= NOT \inst3|bottom_cloud2_x_pos\(10);
\inst3|ALT_INV_bottom_cloud1_on~0_combout\ <= NOT \inst3|bottom_cloud1_on~0_combout\;
\inst3|ALT_INV_LessThan19~5_combout\ <= NOT \inst3|LessThan19~5_combout\;
\inst3|ALT_INV_LessThan19~4_combout\ <= NOT \inst3|LessThan19~4_combout\;
\inst3|ALT_INV_LessThan19~3_combout\ <= NOT \inst3|LessThan19~3_combout\;
\inst3|ALT_INV_LessThan19~2_combout\ <= NOT \inst3|LessThan19~2_combout\;
\inst3|ALT_INV_LessThan19~1_combout\ <= NOT \inst3|LessThan19~1_combout\;
\inst3|ALT_INV_LessThan19~0_combout\ <= NOT \inst3|LessThan19~0_combout\;
\inst3|ALT_INV_Add8~1_combout\ <= NOT \inst3|Add8~1_combout\;
\inst3|ALT_INV_Add8~0_combout\ <= NOT \inst3|Add8~0_combout\;
\inst3|ALT_INV_LessThan18~6_combout\ <= NOT \inst3|LessThan18~6_combout\;
\inst3|ALT_INV_LessThan18~5_combout\ <= NOT \inst3|LessThan18~5_combout\;
\inst3|ALT_INV_LessThan18~4_combout\ <= NOT \inst3|LessThan18~4_combout\;
\inst3|ALT_INV_LessThan18~3_combout\ <= NOT \inst3|LessThan18~3_combout\;
\inst3|ALT_INV_LessThan18~2_combout\ <= NOT \inst3|LessThan18~2_combout\;
\inst3|ALT_INV_LessThan18~1_combout\ <= NOT \inst3|LessThan18~1_combout\;
\inst3|ALT_INV_LessThan18~0_combout\ <= NOT \inst3|LessThan18~0_combout\;
\inst2|ALT_INV_green_out3~0_combout\ <= NOT \inst2|green_out3~0_combout\;
\inst3|ALT_INV_ball_on~7_combout\ <= NOT \inst3|ball_on~7_combout\;
\inst3|ALT_INV_ball_on~6_combout\ <= NOT \inst3|ball_on~6_combout\;
\inst3|ALT_INV_ball_on~5_combout\ <= NOT \inst3|ball_on~5_combout\;
\inst3|ALT_INV_ball_on~4_combout\ <= NOT \inst3|ball_on~4_combout\;
\inst3|ALT_INV_ball_y_pos\(9) <= NOT \inst3|ball_y_pos\(9);
\inst3|ALT_INV_ball_on~3_combout\ <= NOT \inst3|ball_on~3_combout\;
\inst3|ALT_INV_ball_on~2_combout\ <= NOT \inst3|ball_on~2_combout\;
\inst3|ALT_INV_LessThan13~2_combout\ <= NOT \inst3|LessThan13~2_combout\;
\inst3|ALT_INV_ball_on~1_combout\ <= NOT \inst3|ball_on~1_combout\;
\inst3|ALT_INV_LessThan15~9_combout\ <= NOT \inst3|LessThan15~9_combout\;
\inst3|ALT_INV_LessThan15~8_combout\ <= NOT \inst3|LessThan15~8_combout\;
\inst3|ALT_INV_LessThan15~7_combout\ <= NOT \inst3|LessThan15~7_combout\;
\inst3|ALT_INV_LessThan15~6_combout\ <= NOT \inst3|LessThan15~6_combout\;
\inst3|ALT_INV_LessThan15~5_combout\ <= NOT \inst3|LessThan15~5_combout\;
\inst3|ALT_INV_LessThan15~4_combout\ <= NOT \inst3|LessThan15~4_combout\;
\inst3|ALT_INV_LessThan15~3_combout\ <= NOT \inst3|LessThan15~3_combout\;
\inst3|ALT_INV_LessThan15~2_combout\ <= NOT \inst3|LessThan15~2_combout\;
\inst3|ALT_INV_ball_y_pos\(5) <= NOT \inst3|ball_y_pos\(5);
\inst3|ALT_INV_LessThan15~1_combout\ <= NOT \inst3|LessThan15~1_combout\;
\inst3|ALT_INV_Add6~1_combout\ <= NOT \inst3|Add6~1_combout\;
\inst3|ALT_INV_ball_y_pos\(6) <= NOT \inst3|ball_y_pos\(6);
\inst3|ALT_INV_LessThan15~0_combout\ <= NOT \inst3|LessThan15~0_combout\;
\inst3|ALT_INV_ball_y_pos\(7) <= NOT \inst3|ball_y_pos\(7);
\inst3|ALT_INV_ball_y_pos\(8) <= NOT \inst3|ball_y_pos\(8);
\inst3|ALT_INV_Add6~0_combout\ <= NOT \inst3|Add6~0_combout\;
\inst3|ALT_INV_ball_y_pos\(4) <= NOT \inst3|ball_y_pos\(4);
\inst3|ALT_INV_ball_on~0_combout\ <= NOT \inst3|ball_on~0_combout\;
\inst3|ALT_INV_LessThan13~1_combout\ <= NOT \inst3|LessThan13~1_combout\;
\inst2|ALT_INV_blue_out3~2_combout\ <= NOT \inst2|blue_out3~2_combout\;
\inst3|ALT_INV_red~14_combout\ <= NOT \inst3|red~14_combout\;
\inst3|ALT_INV_red~13_combout\ <= NOT \inst3|red~13_combout\;
\inst3|ALT_INV_red~12_combout\ <= NOT \inst3|red~12_combout\;
\inst3|ALT_INV_red~11_combout\ <= NOT \inst3|red~11_combout\;
\inst3|ALT_INV_LessThan4~0_combout\ <= NOT \inst3|LessThan4~0_combout\;
\inst3|ALT_INV_red~10_combout\ <= NOT \inst3|red~10_combout\;
\inst3|ALT_INV_red~9_combout\ <= NOT \inst3|red~9_combout\;
\inst3|ALT_INV_red~8_combout\ <= NOT \inst3|red~8_combout\;
\inst3|ALT_INV_LessThan5~0_combout\ <= NOT \inst3|LessThan5~0_combout\;
\inst3|ALT_INV_LessThan2~1_combout\ <= NOT \inst3|LessThan2~1_combout\;
\inst3|ALT_INV_LessThan2~0_combout\ <= NOT \inst3|LessThan2~0_combout\;
\inst11|ALT_INV_Equal0~1_combout\ <= NOT \inst11|Equal0~1_combout\;
\inst11|ALT_INV_Mux8~19_combout\ <= NOT \inst11|Mux8~19_combout\;
\inst11|ALT_INV_Mux8~18_combout\ <= NOT \inst11|Mux8~18_combout\;
\inst11|ALT_INV_Mux8~17_combout\ <= NOT \inst11|Mux8~17_combout\;
\inst11|ALT_INV_Mux8~16_combout\ <= NOT \inst11|Mux8~16_combout\;
\inst11|ALT_INV_Mux8~15_combout\ <= NOT \inst11|Mux8~15_combout\;
\inst11|ALT_INV_Mux8~14_combout\ <= NOT \inst11|Mux8~14_combout\;
\inst11|ALT_INV_Mux8~13_combout\ <= NOT \inst11|Mux8~13_combout\;
\inst11|ALT_INV_Mux8~12_combout\ <= NOT \inst11|Mux8~12_combout\;
\inst11|ALT_INV_Mux11~7_combout\ <= NOT \inst11|Mux11~7_combout\;
\inst11|ALT_INV_Mux11~6_combout\ <= NOT \inst11|Mux11~6_combout\;
\inst11|ALT_INV_Mux11~5_combout\ <= NOT \inst11|Mux11~5_combout\;
\inst11|ALT_INV_Mux11~4_combout\ <= NOT \inst11|Mux11~4_combout\;
\inst11|ALT_INV_Mux11~3_combout\ <= NOT \inst11|Mux11~3_combout\;
\inst11|ALT_INV_Mux11~2_combout\ <= NOT \inst11|Mux11~2_combout\;
\inst11|ALT_INV_Mux11~1_combout\ <= NOT \inst11|Mux11~1_combout\;
\inst11|ALT_INV_Mux11~0_combout\ <= NOT \inst11|Mux11~0_combout\;
\inst11|ALT_INV_Mux10~7_combout\ <= NOT \inst11|Mux10~7_combout\;
\inst11|ALT_INV_Mux10~6_combout\ <= NOT \inst11|Mux10~6_combout\;
\inst11|ALT_INV_Mux10~5_combout\ <= NOT \inst11|Mux10~5_combout\;
\inst11|ALT_INV_Mux10~4_combout\ <= NOT \inst11|Mux10~4_combout\;
\inst11|ALT_INV_Mux10~3_combout\ <= NOT \inst11|Mux10~3_combout\;
\inst11|ALT_INV_Mux10~2_combout\ <= NOT \inst11|Mux10~2_combout\;
\inst11|ALT_INV_Mux10~1_combout\ <= NOT \inst11|Mux10~1_combout\;
\inst11|ALT_INV_Mux10~0_combout\ <= NOT \inst11|Mux10~0_combout\;
\inst11|ALT_INV_Mux9~8_combout\ <= NOT \inst11|Mux9~8_combout\;
\inst11|ALT_INV_Mux9~7_combout\ <= NOT \inst11|Mux9~7_combout\;
\inst11|ALT_INV_Mux9~6_combout\ <= NOT \inst11|Mux9~6_combout\;
\inst11|ALT_INV_Mux9~5_combout\ <= NOT \inst11|Mux9~5_combout\;
\inst11|ALT_INV_Mux9~4_combout\ <= NOT \inst11|Mux9~4_combout\;
\inst11|ALT_INV_Mux9~3_combout\ <= NOT \inst11|Mux9~3_combout\;
\inst11|ALT_INV_Mux9~2_combout\ <= NOT \inst11|Mux9~2_combout\;
\inst11|ALT_INV_Mux9~1_combout\ <= NOT \inst11|Mux9~1_combout\;
\inst11|ALT_INV_Equal0~0_combout\ <= NOT \inst11|Equal0~0_combout\;
\inst11|ALT_INV_Mux4~10_combout\ <= NOT \inst11|Mux4~10_combout\;
\inst11|ALT_INV_Mux4~9_combout\ <= NOT \inst11|Mux4~9_combout\;
\inst11|ALT_INV_Mux4~8_combout\ <= NOT \inst11|Mux4~8_combout\;
\inst11|ALT_INV_Mux4~7_combout\ <= NOT \inst11|Mux4~7_combout\;
\inst11|ALT_INV_Mux4~6_combout\ <= NOT \inst11|Mux4~6_combout\;
\inst11|ALT_INV_Mux4~5_combout\ <= NOT \inst11|Mux4~5_combout\;
\inst11|ALT_INV_Mux4~4_combout\ <= NOT \inst11|Mux4~4_combout\;
\inst11|ALT_INV_Mux8~11_combout\ <= NOT \inst11|Mux8~11_combout\;
\inst11|ALT_INV_Mux4~3_combout\ <= NOT \inst11|Mux4~3_combout\;
\inst11|ALT_INV_Mux8~10_combout\ <= NOT \inst11|Mux8~10_combout\;
\inst11|ALT_INV_Mux6~10_combout\ <= NOT \inst11|Mux6~10_combout\;
\inst11|ALT_INV_Mux6~9_combout\ <= NOT \inst11|Mux6~9_combout\;
\inst11|ALT_INV_Mux6~8_combout\ <= NOT \inst11|Mux6~8_combout\;
\inst11|ALT_INV_Mux6~7_combout\ <= NOT \inst11|Mux6~7_combout\;
\inst11|ALT_INV_Mux6~6_combout\ <= NOT \inst11|Mux6~6_combout\;
\inst11|ALT_INV_Mux6~5_combout\ <= NOT \inst11|Mux6~5_combout\;
\inst11|ALT_INV_Mux6~4_combout\ <= NOT \inst11|Mux6~4_combout\;
\inst11|ALT_INV_Mux2~19_combout\ <= NOT \inst11|Mux2~19_combout\;
\inst11|ALT_INV_Mux6~3_combout\ <= NOT \inst11|Mux6~3_combout\;
\inst11|ALT_INV_Mux2~18_combout\ <= NOT \inst11|Mux2~18_combout\;
\inst11|ALT_INV_Mux5~10_combout\ <= NOT \inst11|Mux5~10_combout\;
\inst11|ALT_INV_Mux5~9_combout\ <= NOT \inst11|Mux5~9_combout\;
\inst11|ALT_INV_Mux5~8_combout\ <= NOT \inst11|Mux5~8_combout\;
\inst11|ALT_INV_Mux5~7_combout\ <= NOT \inst11|Mux5~7_combout\;
\inst11|ALT_INV_Mux5~6_combout\ <= NOT \inst11|Mux5~6_combout\;
\inst11|ALT_INV_Mux5~5_combout\ <= NOT \inst11|Mux5~5_combout\;
\inst11|ALT_INV_Mux5~4_combout\ <= NOT \inst11|Mux5~4_combout\;
\inst11|ALT_INV_Mux1~19_combout\ <= NOT \inst11|Mux1~19_combout\;
\inst11|ALT_INV_Mux5~3_combout\ <= NOT \inst11|Mux5~3_combout\;
\inst11|ALT_INV_Mux1~18_combout\ <= NOT \inst11|Mux1~18_combout\;
\inst11|ALT_INV_Mux7~18_combout\ <= NOT \inst11|Mux7~18_combout\;
\inst11|ALT_INV_Mux7~17_combout\ <= NOT \inst11|Mux7~17_combout\;
\inst11|ALT_INV_Mux7~16_combout\ <= NOT \inst11|Mux7~16_combout\;
\inst11|ALT_INV_Mux7~15_combout\ <= NOT \inst11|Mux7~15_combout\;
\inst11|ALT_INV_Mux7~14_combout\ <= NOT \inst11|Mux7~14_combout\;
\inst11|ALT_INV_Mux7~13_combout\ <= NOT \inst11|Mux7~13_combout\;
\inst11|ALT_INV_Mux7~12_combout\ <= NOT \inst11|Mux7~12_combout\;
\inst11|ALT_INV_Mux3~19_combout\ <= NOT \inst11|Mux3~19_combout\;
\inst11|ALT_INV_Mux7~11_combout\ <= NOT \inst11|Mux7~11_combout\;
\inst11|ALT_INV_Mux3~18_combout\ <= NOT \inst11|Mux3~18_combout\;
\inst11|ALT_INV_Mux3~17_combout\ <= NOT \inst11|Mux3~17_combout\;
\inst11|ALT_INV_Mux3~16_combout\ <= NOT \inst11|Mux3~16_combout\;
\inst11|ALT_INV_Mux3~15_combout\ <= NOT \inst11|Mux3~15_combout\;
\inst11|ALT_INV_Mux3~14_combout\ <= NOT \inst11|Mux3~14_combout\;
\inst11|ALT_INV_Mux3~13_combout\ <= NOT \inst11|Mux3~13_combout\;
\inst11|ALT_INV_Mux3~12_combout\ <= NOT \inst11|Mux3~12_combout\;
\inst11|ALT_INV_Mux3~11_combout\ <= NOT \inst11|Mux3~11_combout\;
\inst11|ALT_INV_Mux3~10_combout\ <= NOT \inst11|Mux3~10_combout\;
\inst11|ALT_INV_Mux3~9_combout\ <= NOT \inst11|Mux3~9_combout\;
\inst11|ALT_INV_Mux7~10_combout\ <= NOT \inst11|Mux7~10_combout\;
\inst11|ALT_INV_Mux7~9_combout\ <= NOT \inst11|Mux7~9_combout\;
\inst11|ALT_INV_Mux3~8_combout\ <= NOT \inst11|Mux3~8_combout\;
\inst11|ALT_INV_Mux3~7_combout\ <= NOT \inst11|Mux3~7_combout\;
\inst11|ALT_INV_Mux3~6_combout\ <= NOT \inst11|Mux3~6_combout\;
\inst11|ALT_INV_Mux3~5_combout\ <= NOT \inst11|Mux3~5_combout\;
\inst11|ALT_INV_Mux3~4_combout\ <= NOT \inst11|Mux3~4_combout\;
\inst11|ALT_INV_Mux3~3_combout\ <= NOT \inst11|Mux3~3_combout\;
\inst11|ALT_INV_Mux3~2_combout\ <= NOT \inst11|Mux3~2_combout\;
\inst11|ALT_INV_Mux3~1_combout\ <= NOT \inst11|Mux3~1_combout\;
\inst11|ALT_INV_Mux7~8_combout\ <= NOT \inst11|Mux7~8_combout\;
\inst11|ALT_INV_Mux3~0_combout\ <= NOT \inst11|Mux3~0_combout\;
\inst11|ALT_INV_Mux0~7_combout\ <= NOT \inst11|Mux0~7_combout\;
\inst11|ALT_INV_Mux0~6_combout\ <= NOT \inst11|Mux0~6_combout\;
\inst11|ALT_INV_Mux8~9_combout\ <= NOT \inst11|Mux8~9_combout\;
\inst11|ALT_INV_Mux8~8_combout\ <= NOT \inst11|Mux8~8_combout\;
\inst11|ALT_INV_Mux8~7_combout\ <= NOT \inst11|Mux8~7_combout\;
\inst11|ALT_INV_Mux8~6_combout\ <= NOT \inst11|Mux8~6_combout\;
\inst11|ALT_INV_Mux0~5_combout\ <= NOT \inst11|Mux0~5_combout\;
\inst11|ALT_INV_Mux0~4_combout\ <= NOT \inst11|Mux0~4_combout\;
\inst11|ALT_INV_Mux0~3_combout\ <= NOT \inst11|Mux0~3_combout\;
\inst11|ALT_INV_Mux4~2_combout\ <= NOT \inst11|Mux4~2_combout\;
\inst11|ALT_INV_Mux4~1_combout\ <= NOT \inst11|Mux4~1_combout\;
\inst11|ALT_INV_Mux0~2_combout\ <= NOT \inst11|Mux0~2_combout\;
\inst11|ALT_INV_Mux0~1_combout\ <= NOT \inst11|Mux0~1_combout\;
\inst11|ALT_INV_Mux8~5_combout\ <= NOT \inst11|Mux8~5_combout\;
\inst11|ALT_INV_Mux8~4_combout\ <= NOT \inst11|Mux8~4_combout\;
\inst11|ALT_INV_Mux8~3_combout\ <= NOT \inst11|Mux8~3_combout\;
\inst11|ALT_INV_Mux8~2_combout\ <= NOT \inst11|Mux8~2_combout\;
\inst11|ALT_INV_Mux0~0_combout\ <= NOT \inst11|Mux0~0_combout\;
\inst11|ALT_INV_Mux8~1_combout\ <= NOT \inst11|Mux8~1_combout\;
\inst11|ALT_INV_Mux4~0_combout\ <= NOT \inst11|Mux4~0_combout\;
\inst11|ALT_INV_Mux8~0_combout\ <= NOT \inst11|Mux8~0_combout\;
\inst11|ALT_INV_Mux1~17_combout\ <= NOT \inst11|Mux1~17_combout\;
\inst11|ALT_INV_Mux1~16_combout\ <= NOT \inst11|Mux1~16_combout\;
\inst11|ALT_INV_Mux1~15_combout\ <= NOT \inst11|Mux1~15_combout\;
\inst11|ALT_INV_Mux1~14_combout\ <= NOT \inst11|Mux1~14_combout\;
\inst11|ALT_INV_Mux1~13_combout\ <= NOT \inst11|Mux1~13_combout\;
\inst11|ALT_INV_Mux1~12_combout\ <= NOT \inst11|Mux1~12_combout\;
\inst11|ALT_INV_Mux1~11_combout\ <= NOT \inst11|Mux1~11_combout\;
\inst11|ALT_INV_Mux1~10_combout\ <= NOT \inst11|Mux1~10_combout\;
\inst11|ALT_INV_Mux1~9_combout\ <= NOT \inst11|Mux1~9_combout\;
\inst11|ALT_INV_Mux5~2_combout\ <= NOT \inst11|Mux5~2_combout\;
\inst11|ALT_INV_Mux5~1_combout\ <= NOT \inst11|Mux5~1_combout\;
\inst11|ALT_INV_Mux1~8_combout\ <= NOT \inst11|Mux1~8_combout\;
\inst11|ALT_INV_Mux1~7_combout\ <= NOT \inst11|Mux1~7_combout\;
\inst11|ALT_INV_Mux1~6_combout\ <= NOT \inst11|Mux1~6_combout\;
\inst11|ALT_INV_Mux1~5_combout\ <= NOT \inst11|Mux1~5_combout\;
\inst11|ALT_INV_Mux1~4_combout\ <= NOT \inst11|Mux1~4_combout\;
\inst11|ALT_INV_Mux1~3_combout\ <= NOT \inst11|Mux1~3_combout\;
\inst11|ALT_INV_Mux1~2_combout\ <= NOT \inst11|Mux1~2_combout\;
\inst11|ALT_INV_Mux1~1_combout\ <= NOT \inst11|Mux1~1_combout\;
\inst11|ALT_INV_Mux5~0_combout\ <= NOT \inst11|Mux5~0_combout\;
\inst11|ALT_INV_Mux1~0_combout\ <= NOT \inst11|Mux1~0_combout\;
\inst11|ALT_INV_Mux2~17_combout\ <= NOT \inst11|Mux2~17_combout\;
\inst11|ALT_INV_Mux2~16_combout\ <= NOT \inst11|Mux2~16_combout\;
\inst11|ALT_INV_Mux2~15_combout\ <= NOT \inst11|Mux2~15_combout\;
\inst11|ALT_INV_Mux2~14_combout\ <= NOT \inst11|Mux2~14_combout\;
\inst11|ALT_INV_Mux2~13_combout\ <= NOT \inst11|Mux2~13_combout\;
\inst11|ALT_INV_Mux2~12_combout\ <= NOT \inst11|Mux2~12_combout\;
\inst11|ALT_INV_Mux2~11_combout\ <= NOT \inst11|Mux2~11_combout\;
\inst11|ALT_INV_Mux2~10_combout\ <= NOT \inst11|Mux2~10_combout\;
\inst11|ALT_INV_Mux2~9_combout\ <= NOT \inst11|Mux2~9_combout\;
\inst11|ALT_INV_Mux6~2_combout\ <= NOT \inst11|Mux6~2_combout\;
\inst11|ALT_INV_Mux6~1_combout\ <= NOT \inst11|Mux6~1_combout\;
\inst11|ALT_INV_Mux2~8_combout\ <= NOT \inst11|Mux2~8_combout\;
\inst11|ALT_INV_Mux2~7_combout\ <= NOT \inst11|Mux2~7_combout\;
\inst11|ALT_INV_Mux2~6_combout\ <= NOT \inst11|Mux2~6_combout\;
\inst11|ALT_INV_Mux2~5_combout\ <= NOT \inst11|Mux2~5_combout\;
\inst11|ALT_INV_Mux2~4_combout\ <= NOT \inst11|Mux2~4_combout\;
\inst11|ALT_INV_Mux2~3_combout\ <= NOT \inst11|Mux2~3_combout\;
\inst11|ALT_INV_Mux2~2_combout\ <= NOT \inst11|Mux2~2_combout\;
\inst11|ALT_INV_Mux2~1_combout\ <= NOT \inst11|Mux2~1_combout\;
\inst11|ALT_INV_Mux6~0_combout\ <= NOT \inst11|Mux6~0_combout\;
\inst11|ALT_INV_Mux2~0_combout\ <= NOT \inst11|Mux2~0_combout\;
\inst3|ALT_INV_red[1]~7_combout\ <= NOT \inst3|red[1]~7_combout\;
\inst3|ALT_INV_red[1]~6_combout\ <= NOT \inst3|red[1]~6_combout\;
\inst3|ALT_INV_red[1]~5_combout\ <= NOT \inst3|red[1]~5_combout\;
\inst3|ALT_INV_LessThan10~0_combout\ <= NOT \inst3|LessThan10~0_combout\;
\inst14|ALT_INV_Equal0~1_combout\ <= NOT \inst14|Equal0~1_combout\;
\inst14|ALT_INV_Mux10~7_combout\ <= NOT \inst14|Mux10~7_combout\;
\inst14|ALT_INV_Mux10~6_combout\ <= NOT \inst14|Mux10~6_combout\;
\inst14|ALT_INV_Mux10~5_combout\ <= NOT \inst14|Mux10~5_combout\;
\inst14|ALT_INV_Mux10~4_combout\ <= NOT \inst14|Mux10~4_combout\;
\inst14|ALT_INV_Mux10~3_combout\ <= NOT \inst14|Mux10~3_combout\;
\inst14|ALT_INV_Mux10~2_combout\ <= NOT \inst14|Mux10~2_combout\;
\inst14|ALT_INV_Mux10~1_combout\ <= NOT \inst14|Mux10~1_combout\;
\inst14|ALT_INV_Mux10~0_combout\ <= NOT \inst14|Mux10~0_combout\;
\inst14|ALT_INV_Mux9~7_combout\ <= NOT \inst14|Mux9~7_combout\;
\inst14|ALT_INV_Mux9~6_combout\ <= NOT \inst14|Mux9~6_combout\;
\inst14|ALT_INV_Mux9~5_combout\ <= NOT \inst14|Mux9~5_combout\;
\inst14|ALT_INV_Mux9~4_combout\ <= NOT \inst14|Mux9~4_combout\;
\inst14|ALT_INV_Mux9~3_combout\ <= NOT \inst14|Mux9~3_combout\;
\inst14|ALT_INV_Mux9~2_combout\ <= NOT \inst14|Mux9~2_combout\;
\inst14|ALT_INV_Mux9~1_combout\ <= NOT \inst14|Mux9~1_combout\;
\inst14|ALT_INV_Mux9~0_combout\ <= NOT \inst14|Mux9~0_combout\;
\inst14|ALT_INV_Mux8~19_combout\ <= NOT \inst14|Mux8~19_combout\;
\inst14|ALT_INV_Mux8~18_combout\ <= NOT \inst14|Mux8~18_combout\;
\inst14|ALT_INV_Mux8~17_combout\ <= NOT \inst14|Mux8~17_combout\;
\inst14|ALT_INV_Mux8~16_combout\ <= NOT \inst14|Mux8~16_combout\;
\inst14|ALT_INV_Mux8~15_combout\ <= NOT \inst14|Mux8~15_combout\;
\inst14|ALT_INV_Mux8~14_combout\ <= NOT \inst14|Mux8~14_combout\;
\inst14|ALT_INV_Mux8~13_combout\ <= NOT \inst14|Mux8~13_combout\;
\inst14|ALT_INV_Mux8~12_combout\ <= NOT \inst14|Mux8~12_combout\;
\inst14|ALT_INV_Mux11~7_combout\ <= NOT \inst14|Mux11~7_combout\;
\inst14|ALT_INV_Mux11~6_combout\ <= NOT \inst14|Mux11~6_combout\;
\inst14|ALT_INV_Mux11~5_combout\ <= NOT \inst14|Mux11~5_combout\;
\inst14|ALT_INV_Mux11~4_combout\ <= NOT \inst14|Mux11~4_combout\;
\inst14|ALT_INV_Mux11~3_combout\ <= NOT \inst14|Mux11~3_combout\;
\inst14|ALT_INV_Mux11~2_combout\ <= NOT \inst14|Mux11~2_combout\;
\inst14|ALT_INV_Mux11~1_combout\ <= NOT \inst14|Mux11~1_combout\;
\inst14|ALT_INV_Mux11~0_combout\ <= NOT \inst14|Mux11~0_combout\;
\inst14|ALT_INV_Equal0~0_combout\ <= NOT \inst14|Equal0~0_combout\;
\inst14|ALT_INV_Mux5~10_combout\ <= NOT \inst14|Mux5~10_combout\;
\inst14|ALT_INV_Mux5~9_combout\ <= NOT \inst14|Mux5~9_combout\;
\inst14|ALT_INV_Mux5~8_combout\ <= NOT \inst14|Mux5~8_combout\;
\inst14|ALT_INV_Mux5~7_combout\ <= NOT \inst14|Mux5~7_combout\;
\inst14|ALT_INV_Mux5~6_combout\ <= NOT \inst14|Mux5~6_combout\;
\inst14|ALT_INV_Mux5~5_combout\ <= NOT \inst14|Mux5~5_combout\;
\inst14|ALT_INV_Mux5~4_combout\ <= NOT \inst14|Mux5~4_combout\;
\inst14|ALT_INV_Mux1~19_combout\ <= NOT \inst14|Mux1~19_combout\;
\inst14|ALT_INV_Mux5~3_combout\ <= NOT \inst14|Mux5~3_combout\;
\inst14|ALT_INV_Mux1~18_combout\ <= NOT \inst14|Mux1~18_combout\;
\inst14|ALT_INV_Mux4~10_combout\ <= NOT \inst14|Mux4~10_combout\;
\inst14|ALT_INV_Mux4~9_combout\ <= NOT \inst14|Mux4~9_combout\;
\inst14|ALT_INV_Mux4~8_combout\ <= NOT \inst14|Mux4~8_combout\;
\inst14|ALT_INV_Mux4~7_combout\ <= NOT \inst14|Mux4~7_combout\;
\inst14|ALT_INV_Mux4~6_combout\ <= NOT \inst14|Mux4~6_combout\;
\inst14|ALT_INV_Mux4~5_combout\ <= NOT \inst14|Mux4~5_combout\;
\inst14|ALT_INV_Mux4~4_combout\ <= NOT \inst14|Mux4~4_combout\;
\inst14|ALT_INV_Mux8~11_combout\ <= NOT \inst14|Mux8~11_combout\;
\inst14|ALT_INV_Mux4~3_combout\ <= NOT \inst14|Mux4~3_combout\;
\inst14|ALT_INV_Mux8~10_combout\ <= NOT \inst14|Mux8~10_combout\;
\inst14|ALT_INV_Mux7~10_combout\ <= NOT \inst14|Mux7~10_combout\;
\inst14|ALT_INV_Mux7~9_combout\ <= NOT \inst14|Mux7~9_combout\;
\inst14|ALT_INV_Mux7~8_combout\ <= NOT \inst14|Mux7~8_combout\;
\inst14|ALT_INV_Mux7~7_combout\ <= NOT \inst14|Mux7~7_combout\;
\inst14|ALT_INV_Mux7~6_combout\ <= NOT \inst14|Mux7~6_combout\;
\inst14|ALT_INV_Mux7~5_combout\ <= NOT \inst14|Mux7~5_combout\;
\inst14|ALT_INV_Mux7~4_combout\ <= NOT \inst14|Mux7~4_combout\;
\inst14|ALT_INV_Mux3~21_combout\ <= NOT \inst14|Mux3~21_combout\;
\inst14|ALT_INV_Mux7~3_combout\ <= NOT \inst14|Mux7~3_combout\;
\inst14|ALT_INV_Mux3~20_combout\ <= NOT \inst14|Mux3~20_combout\;
\inst14|ALT_INV_Mux6~10_combout\ <= NOT \inst14|Mux6~10_combout\;
\inst14|ALT_INV_Mux6~9_combout\ <= NOT \inst14|Mux6~9_combout\;
\inst14|ALT_INV_Mux6~8_combout\ <= NOT \inst14|Mux6~8_combout\;
\inst11|ALT_INV_Mux9~0_combout\ <= NOT \inst11|Mux9~0_combout\;
\inst14|ALT_INV_Mux6~7_combout\ <= NOT \inst14|Mux6~7_combout\;
\inst11|ALT_INV_Mux7~7_combout\ <= NOT \inst11|Mux7~7_combout\;
\inst14|ALT_INV_Mux6~6_combout\ <= NOT \inst14|Mux6~6_combout\;
\inst14|ALT_INV_Mux6~5_combout\ <= NOT \inst14|Mux6~5_combout\;
\inst14|ALT_INV_Mux6~4_combout\ <= NOT \inst14|Mux6~4_combout\;
\inst14|ALT_INV_Mux2~19_combout\ <= NOT \inst14|Mux2~19_combout\;
\inst14|ALT_INV_Mux6~3_combout\ <= NOT \inst14|Mux6~3_combout\;
\inst14|ALT_INV_Mux2~18_combout\ <= NOT \inst14|Mux2~18_combout\;
\inst14|ALT_INV_Mux3~19_combout\ <= NOT \inst14|Mux3~19_combout\;
\inst14|ALT_INV_Mux3~18_combout\ <= NOT \inst14|Mux3~18_combout\;
\inst14|ALT_INV_Mux3~17_combout\ <= NOT \inst14|Mux3~17_combout\;
\inst14|ALT_INV_Mux3~16_combout\ <= NOT \inst14|Mux3~16_combout\;
\inst14|ALT_INV_Mux3~15_combout\ <= NOT \inst14|Mux3~15_combout\;
\inst14|ALT_INV_Mux3~14_combout\ <= NOT \inst14|Mux3~14_combout\;
\inst14|ALT_INV_Mux3~13_combout\ <= NOT \inst14|Mux3~13_combout\;
\inst14|ALT_INV_Mux3~12_combout\ <= NOT \inst14|Mux3~12_combout\;
\inst14|ALT_INV_Mux3~11_combout\ <= NOT \inst14|Mux3~11_combout\;
\inst14|ALT_INV_Mux7~2_combout\ <= NOT \inst14|Mux7~2_combout\;
\inst14|ALT_INV_Mux7~1_combout\ <= NOT \inst14|Mux7~1_combout\;
\inst14|ALT_INV_Mux3~10_combout\ <= NOT \inst14|Mux3~10_combout\;
\inst14|ALT_INV_Mux3~9_combout\ <= NOT \inst14|Mux3~9_combout\;
\inst14|ALT_INV_Mux3~8_combout\ <= NOT \inst14|Mux3~8_combout\;
\inst14|ALT_INV_Mux3~7_combout\ <= NOT \inst14|Mux3~7_combout\;
\inst14|ALT_INV_Mux3~6_combout\ <= NOT \inst14|Mux3~6_combout\;
\inst14|ALT_INV_Mux3~5_combout\ <= NOT \inst14|Mux3~5_combout\;
\inst14|ALT_INV_Mux3~4_combout\ <= NOT \inst14|Mux3~4_combout\;
\inst14|ALT_INV_Mux3~3_combout\ <= NOT \inst14|Mux3~3_combout\;
\inst14|ALT_INV_Mux7~0_combout\ <= NOT \inst14|Mux7~0_combout\;
\inst14|ALT_INV_Mux3~2_combout\ <= NOT \inst14|Mux3~2_combout\;
\inst14|ALT_INV_Mux1~17_combout\ <= NOT \inst14|Mux1~17_combout\;
\inst14|ALT_INV_Mux1~16_combout\ <= NOT \inst14|Mux1~16_combout\;
\inst14|ALT_INV_Mux1~15_combout\ <= NOT \inst14|Mux1~15_combout\;
\inst14|ALT_INV_Mux1~14_combout\ <= NOT \inst14|Mux1~14_combout\;
\inst14|ALT_INV_Mux1~13_combout\ <= NOT \inst14|Mux1~13_combout\;
\inst14|ALT_INV_Mux1~12_combout\ <= NOT \inst14|Mux1~12_combout\;
\inst14|ALT_INV_Mux1~11_combout\ <= NOT \inst14|Mux1~11_combout\;
\inst14|ALT_INV_Mux1~10_combout\ <= NOT \inst14|Mux1~10_combout\;
\inst14|ALT_INV_Mux1~9_combout\ <= NOT \inst14|Mux1~9_combout\;
\inst14|ALT_INV_Mux5~2_combout\ <= NOT \inst14|Mux5~2_combout\;
\inst14|ALT_INV_Mux5~1_combout\ <= NOT \inst14|Mux5~1_combout\;
\inst14|ALT_INV_Mux1~8_combout\ <= NOT \inst14|Mux1~8_combout\;
\inst14|ALT_INV_Mux1~7_combout\ <= NOT \inst14|Mux1~7_combout\;
\inst14|ALT_INV_Mux1~6_combout\ <= NOT \inst14|Mux1~6_combout\;
\inst14|ALT_INV_Mux1~5_combout\ <= NOT \inst14|Mux1~5_combout\;
\inst14|ALT_INV_Mux1~4_combout\ <= NOT \inst14|Mux1~4_combout\;
\inst14|ALT_INV_Mux1~3_combout\ <= NOT \inst14|Mux1~3_combout\;
\inst14|ALT_INV_Mux1~2_combout\ <= NOT \inst14|Mux1~2_combout\;
\inst14|ALT_INV_Mux1~1_combout\ <= NOT \inst14|Mux1~1_combout\;
\inst14|ALT_INV_Mux5~0_combout\ <= NOT \inst14|Mux5~0_combout\;
\inst14|ALT_INV_Mux1~0_combout\ <= NOT \inst14|Mux1~0_combout\;
\inst14|ALT_INV_Mux0~7_combout\ <= NOT \inst14|Mux0~7_combout\;
\inst14|ALT_INV_Mux0~6_combout\ <= NOT \inst14|Mux0~6_combout\;
\inst14|ALT_INV_Mux8~9_combout\ <= NOT \inst14|Mux8~9_combout\;
\inst14|ALT_INV_Mux8~8_combout\ <= NOT \inst14|Mux8~8_combout\;
\inst14|ALT_INV_Mux8~7_combout\ <= NOT \inst14|Mux8~7_combout\;
\inst14|ALT_INV_Mux8~6_combout\ <= NOT \inst14|Mux8~6_combout\;
\inst14|ALT_INV_Mux0~5_combout\ <= NOT \inst14|Mux0~5_combout\;
\inst14|ALT_INV_Mux0~4_combout\ <= NOT \inst14|Mux0~4_combout\;
\inst14|ALT_INV_Mux0~3_combout\ <= NOT \inst14|Mux0~3_combout\;
\inst14|ALT_INV_Mux4~2_combout\ <= NOT \inst14|Mux4~2_combout\;
\inst14|ALT_INV_Mux4~1_combout\ <= NOT \inst14|Mux4~1_combout\;
\inst14|ALT_INV_Mux0~2_combout\ <= NOT \inst14|Mux0~2_combout\;
\inst14|ALT_INV_Mux0~1_combout\ <= NOT \inst14|Mux0~1_combout\;
\inst14|ALT_INV_Mux8~5_combout\ <= NOT \inst14|Mux8~5_combout\;
\inst14|ALT_INV_Mux8~4_combout\ <= NOT \inst14|Mux8~4_combout\;
\inst14|ALT_INV_Mux8~3_combout\ <= NOT \inst14|Mux8~3_combout\;
\inst14|ALT_INV_Mux8~2_combout\ <= NOT \inst14|Mux8~2_combout\;
\inst14|ALT_INV_Mux0~0_combout\ <= NOT \inst14|Mux0~0_combout\;
\inst14|ALT_INV_Mux8~1_combout\ <= NOT \inst14|Mux8~1_combout\;
\inst14|ALT_INV_Mux4~0_combout\ <= NOT \inst14|Mux4~0_combout\;
\inst14|ALT_INV_Mux8~0_combout\ <= NOT \inst14|Mux8~0_combout\;
\inst14|ALT_INV_Mux2~17_combout\ <= NOT \inst14|Mux2~17_combout\;
\inst14|ALT_INV_Mux3~1_combout\ <= NOT \inst14|Mux3~1_combout\;
\inst14|ALT_INV_Mux3~0_combout\ <= NOT \inst14|Mux3~0_combout\;
\inst14|ALT_INV_Mux2~16_combout\ <= NOT \inst14|Mux2~16_combout\;
\inst14|ALT_INV_Mux2~15_combout\ <= NOT \inst14|Mux2~15_combout\;
\inst14|ALT_INV_Mux2~14_combout\ <= NOT \inst14|Mux2~14_combout\;
\inst14|ALT_INV_Mux2~13_combout\ <= NOT \inst14|Mux2~13_combout\;
\inst14|ALT_INV_Mux2~12_combout\ <= NOT \inst14|Mux2~12_combout\;
\inst14|ALT_INV_Mux2~11_combout\ <= NOT \inst14|Mux2~11_combout\;
\inst14|ALT_INV_Mux2~10_combout\ <= NOT \inst14|Mux2~10_combout\;
\inst14|ALT_INV_Mux2~9_combout\ <= NOT \inst14|Mux2~9_combout\;
\inst14|ALT_INV_Mux6~2_combout\ <= NOT \inst14|Mux6~2_combout\;
\inst11|ALT_INV_Mux7~6_combout\ <= NOT \inst11|Mux7~6_combout\;
\inst11|ALT_INV_Mux7~5_combout\ <= NOT \inst11|Mux7~5_combout\;
\inst14|ALT_INV_Mux6~1_combout\ <= NOT \inst14|Mux6~1_combout\;
\inst14|ALT_INV_Mux2~8_combout\ <= NOT \inst14|Mux2~8_combout\;
\inst14|ALT_INV_Mux2~7_combout\ <= NOT \inst14|Mux2~7_combout\;
\inst14|ALT_INV_Mux2~6_combout\ <= NOT \inst14|Mux2~6_combout\;
\inst14|ALT_INV_Mux2~5_combout\ <= NOT \inst14|Mux2~5_combout\;
\inst14|ALT_INV_Mux2~4_combout\ <= NOT \inst14|Mux2~4_combout\;
\inst14|ALT_INV_Mux2~3_combout\ <= NOT \inst14|Mux2~3_combout\;
\inst14|ALT_INV_Mux2~2_combout\ <= NOT \inst14|Mux2~2_combout\;
\inst14|ALT_INV_Mux2~1_combout\ <= NOT \inst14|Mux2~1_combout\;
\inst14|ALT_INV_Mux6~0_combout\ <= NOT \inst14|Mux6~0_combout\;
\inst11|ALT_INV_Mux7~4_combout\ <= NOT \inst11|Mux7~4_combout\;
\inst11|ALT_INV_Mux7~3_combout\ <= NOT \inst11|Mux7~3_combout\;
\inst11|ALT_INV_Mux7~2_combout\ <= NOT \inst11|Mux7~2_combout\;
\inst14|ALT_INV_Mux2~0_combout\ <= NOT \inst14|Mux2~0_combout\;
\inst3|ALT_INV_red~4_combout\ <= NOT \inst3|red~4_combout\;
\inst3|ALT_INV_red~3_combout\ <= NOT \inst3|red~3_combout\;
\inst3|ALT_INV_LessThan13~0_combout\ <= NOT \inst3|LessThan13~0_combout\;
\inst13|ALT_INV_Equal0~2_combout\ <= NOT \inst13|Equal0~2_combout\;
\inst13|ALT_INV_Equal0~1_combout\ <= NOT \inst13|Equal0~1_combout\;
\inst13|ALT_INV_Mux4~7_combout\ <= NOT \inst13|Mux4~7_combout\;
\inst13|ALT_INV_Mux4~6_combout\ <= NOT \inst13|Mux4~6_combout\;
\inst13|ALT_INV_Mux4~5_combout\ <= NOT \inst13|Mux4~5_combout\;
\inst13|ALT_INV_Mux4~4_combout\ <= NOT \inst13|Mux4~4_combout\;
\inst13|ALT_INV_Mux4~3_combout\ <= NOT \inst13|Mux4~3_combout\;
\inst13|ALT_INV_Mux4~2_combout\ <= NOT \inst13|Mux4~2_combout\;
\inst13|ALT_INV_Mux4~1_combout\ <= NOT \inst13|Mux4~1_combout\;
\inst13|ALT_INV_Mux8~16_combout\ <= NOT \inst13|Mux8~16_combout\;
\inst13|ALT_INV_Mux8~15_combout\ <= NOT \inst13|Mux8~15_combout\;
\inst13|ALT_INV_Mux7~7_combout\ <= NOT \inst13|Mux7~7_combout\;
\inst13|ALT_INV_Mux7~6_combout\ <= NOT \inst13|Mux7~6_combout\;
\inst13|ALT_INV_Mux7~5_combout\ <= NOT \inst13|Mux7~5_combout\;
\inst13|ALT_INV_Mux7~4_combout\ <= NOT \inst13|Mux7~4_combout\;
\inst13|ALT_INV_Mux7~3_combout\ <= NOT \inst13|Mux7~3_combout\;
\inst13|ALT_INV_Mux7~2_combout\ <= NOT \inst13|Mux7~2_combout\;
\inst13|ALT_INV_Mux9~8_combout\ <= NOT \inst13|Mux9~8_combout\;
\inst13|ALT_INV_Mux9~7_combout\ <= NOT \inst13|Mux9~7_combout\;
\inst13|ALT_INV_Mux9~6_combout\ <= NOT \inst13|Mux9~6_combout\;
\inst13|ALT_INV_Mux9~5_combout\ <= NOT \inst13|Mux9~5_combout\;
\inst13|ALT_INV_Mux9~4_combout\ <= NOT \inst13|Mux9~4_combout\;
\inst13|ALT_INV_Mux9~3_combout\ <= NOT \inst13|Mux9~3_combout\;
\inst13|ALT_INV_Mux9~2_combout\ <= NOT \inst13|Mux9~2_combout\;
\inst13|ALT_INV_Mux9~1_combout\ <= NOT \inst13|Mux9~1_combout\;
\inst13|ALT_INV_Mux9~0_combout\ <= NOT \inst13|Mux9~0_combout\;
\inst13|ALT_INV_Mux5~7_combout\ <= NOT \inst13|Mux5~7_combout\;
\inst13|ALT_INV_Mux5~6_combout\ <= NOT \inst13|Mux5~6_combout\;
\inst13|ALT_INV_Mux5~5_combout\ <= NOT \inst13|Mux5~5_combout\;
\inst13|ALT_INV_Mux5~4_combout\ <= NOT \inst13|Mux5~4_combout\;
\inst13|ALT_INV_Mux5~3_combout\ <= NOT \inst13|Mux5~3_combout\;
\inst13|ALT_INV_Mux5~2_combout\ <= NOT \inst13|Mux5~2_combout\;
\inst13|ALT_INV_Mux5~1_combout\ <= NOT \inst13|Mux5~1_combout\;
\inst13|ALT_INV_Mux1~16_combout\ <= NOT \inst13|Mux1~16_combout\;
\inst13|ALT_INV_Mux1~15_combout\ <= NOT \inst13|Mux1~15_combout\;
\inst13|ALT_INV_Mux6~11_combout\ <= NOT \inst13|Mux6~11_combout\;
\inst13|ALT_INV_Mux6~10_combout\ <= NOT \inst13|Mux6~10_combout\;
\inst13|ALT_INV_Mux6~9_combout\ <= NOT \inst13|Mux6~9_combout\;
\inst13|ALT_INV_Mux6~8_combout\ <= NOT \inst13|Mux6~8_combout\;
\inst13|ALT_INV_Mux6~7_combout\ <= NOT \inst13|Mux6~7_combout\;
\inst13|ALT_INV_Mux6~6_combout\ <= NOT \inst13|Mux6~6_combout\;
\inst13|ALT_INV_Mux8~14_combout\ <= NOT \inst13|Mux8~14_combout\;
\inst13|ALT_INV_Mux8~13_combout\ <= NOT \inst13|Mux8~13_combout\;
\inst13|ALT_INV_Mux8~12_combout\ <= NOT \inst13|Mux8~12_combout\;
\inst13|ALT_INV_Mux8~11_combout\ <= NOT \inst13|Mux8~11_combout\;
\inst13|ALT_INV_Mux8~10_combout\ <= NOT \inst13|Mux8~10_combout\;
\inst13|ALT_INV_Mux8~9_combout\ <= NOT \inst13|Mux8~9_combout\;
\inst13|ALT_INV_Mux4~0_combout\ <= NOT \inst13|Mux4~0_combout\;
\inst13|ALT_INV_Mux8~8_combout\ <= NOT \inst13|Mux8~8_combout\;
\inst13|ALT_INV_Mux8~7_combout\ <= NOT \inst13|Mux8~7_combout\;
\inst13|ALT_INV_Mux8~6_combout\ <= NOT \inst13|Mux8~6_combout\;
\inst13|ALT_INV_Mux8~5_combout\ <= NOT \inst13|Mux8~5_combout\;
\inst13|ALT_INV_Mux8~4_combout\ <= NOT \inst13|Mux8~4_combout\;
\inst13|ALT_INV_Mux8~3_combout\ <= NOT \inst13|Mux8~3_combout\;
\inst13|ALT_INV_Mux8~2_combout\ <= NOT \inst13|Mux8~2_combout\;
\inst13|ALT_INV_Mux8~1_combout\ <= NOT \inst13|Mux8~1_combout\;
\inst13|ALT_INV_Mux8~0_combout\ <= NOT \inst13|Mux8~0_combout\;
\inst13|ALT_INV_Equal0~0_combout\ <= NOT \inst13|Equal0~0_combout\;
\inst13|ALT_INV_Mux3~16_combout\ <= NOT \inst13|Mux3~16_combout\;
\inst13|ALT_INV_Mux3~15_combout\ <= NOT \inst13|Mux3~15_combout\;
\inst13|ALT_INV_Mux3~14_combout\ <= NOT \inst13|Mux3~14_combout\;
\inst13|ALT_INV_Mux3~13_combout\ <= NOT \inst13|Mux3~13_combout\;
\inst13|ALT_INV_Mux3~12_combout\ <= NOT \inst13|Mux3~12_combout\;
\inst13|ALT_INV_Mux3~11_combout\ <= NOT \inst13|Mux3~11_combout\;
\inst13|ALT_INV_Mux3~10_combout\ <= NOT \inst13|Mux3~10_combout\;
\inst13|ALT_INV_Mux7~1_combout\ <= NOT \inst13|Mux7~1_combout\;
\inst13|ALT_INV_Mux3~9_combout\ <= NOT \inst13|Mux3~9_combout\;
\inst13|ALT_INV_Mux3~8_combout\ <= NOT \inst13|Mux3~8_combout\;
\inst13|ALT_INV_Mux3~7_combout\ <= NOT \inst13|Mux3~7_combout\;
\inst13|ALT_INV_Mux3~6_combout\ <= NOT \inst13|Mux3~6_combout\;
\inst13|ALT_INV_Mux2~17_combout\ <= NOT \inst13|Mux2~17_combout\;
\inst13|ALT_INV_Mux2~16_combout\ <= NOT \inst13|Mux2~16_combout\;
\inst13|ALT_INV_Mux2~15_combout\ <= NOT \inst13|Mux2~15_combout\;
\inst13|ALT_INV_Mux2~14_combout\ <= NOT \inst13|Mux2~14_combout\;
\inst13|ALT_INV_Mux2~13_combout\ <= NOT \inst13|Mux2~13_combout\;
\inst13|ALT_INV_Mux2~12_combout\ <= NOT \inst13|Mux2~12_combout\;
\inst13|ALT_INV_Mux2~11_combout\ <= NOT \inst13|Mux2~11_combout\;
\inst13|ALT_INV_Mux6~5_combout\ <= NOT \inst13|Mux6~5_combout\;
\inst13|ALT_INV_Mux2~10_combout\ <= NOT \inst13|Mux2~10_combout\;
\inst13|ALT_INV_Mux2~9_combout\ <= NOT \inst13|Mux2~9_combout\;
\inst13|ALT_INV_Mux2~8_combout\ <= NOT \inst13|Mux2~8_combout\;
\inst13|ALT_INV_Mux2~7_combout\ <= NOT \inst13|Mux2~7_combout\;
\inst13|ALT_INV_Mux1~14_combout\ <= NOT \inst13|Mux1~14_combout\;
\inst13|ALT_INV_Mux1~13_combout\ <= NOT \inst13|Mux1~13_combout\;
\inst13|ALT_INV_Mux1~12_combout\ <= NOT \inst13|Mux1~12_combout\;
\inst13|ALT_INV_Mux1~11_combout\ <= NOT \inst13|Mux1~11_combout\;
\inst13|ALT_INV_Mux1~10_combout\ <= NOT \inst13|Mux1~10_combout\;
\inst13|ALT_INV_Mux1~9_combout\ <= NOT \inst13|Mux1~9_combout\;
\inst13|ALT_INV_Mux1~8_combout\ <= NOT \inst13|Mux1~8_combout\;
\inst13|ALT_INV_Mux1~7_combout\ <= NOT \inst13|Mux1~7_combout\;
\inst13|ALT_INV_Mux5~0_combout\ <= NOT \inst13|Mux5~0_combout\;
\inst13|ALT_INV_Mux1~6_combout\ <= NOT \inst13|Mux1~6_combout\;
\inst13|ALT_INV_Mux1~5_combout\ <= NOT \inst13|Mux1~5_combout\;
\inst13|ALT_INV_Mux1~4_combout\ <= NOT \inst13|Mux1~4_combout\;
\inst13|ALT_INV_Mux1~3_combout\ <= NOT \inst13|Mux1~3_combout\;
\inst13|ALT_INV_Mux1~2_combout\ <= NOT \inst13|Mux1~2_combout\;
\inst13|ALT_INV_Mux1~1_combout\ <= NOT \inst13|Mux1~1_combout\;
\inst13|ALT_INV_Mux1~0_combout\ <= NOT \inst13|Mux1~0_combout\;
\inst13|ALT_INV_Mux11~8_combout\ <= NOT \inst13|Mux11~8_combout\;
\inst13|ALT_INV_Mux11~7_combout\ <= NOT \inst13|Mux11~7_combout\;
\inst13|ALT_INV_Mux11~6_combout\ <= NOT \inst13|Mux11~6_combout\;
\inst13|ALT_INV_Mux11~5_combout\ <= NOT \inst13|Mux11~5_combout\;
\inst13|ALT_INV_Mux11~4_combout\ <= NOT \inst13|Mux11~4_combout\;
\inst13|ALT_INV_Mux11~3_combout\ <= NOT \inst13|Mux11~3_combout\;
\inst13|ALT_INV_Mux7~0_combout\ <= NOT \inst13|Mux7~0_combout\;
\inst13|ALT_INV_Mux3~5_combout\ <= NOT \inst13|Mux3~5_combout\;
\inst13|ALT_INV_Mux11~2_combout\ <= NOT \inst13|Mux11~2_combout\;
\inst13|ALT_INV_Mux3~4_combout\ <= NOT \inst13|Mux3~4_combout\;
\inst13|ALT_INV_Mux3~3_combout\ <= NOT \inst13|Mux3~3_combout\;
\inst13|ALT_INV_Mux3~2_combout\ <= NOT \inst13|Mux3~2_combout\;
\inst13|ALT_INV_Mux3~1_combout\ <= NOT \inst13|Mux3~1_combout\;
\inst13|ALT_INV_Mux11~1_combout\ <= NOT \inst13|Mux11~1_combout\;
\inst13|ALT_INV_Mux11~0_combout\ <= NOT \inst13|Mux11~0_combout\;
\inst13|ALT_INV_Mux3~0_combout\ <= NOT \inst13|Mux3~0_combout\;
\inst13|ALT_INV_Mux10~8_combout\ <= NOT \inst13|Mux10~8_combout\;
\inst13|ALT_INV_Mux10~7_combout\ <= NOT \inst13|Mux10~7_combout\;
\inst13|ALT_INV_Mux6~4_combout\ <= NOT \inst13|Mux6~4_combout\;
\inst13|ALT_INV_Mux10~6_combout\ <= NOT \inst13|Mux10~6_combout\;
\inst13|ALT_INV_Mux10~5_combout\ <= NOT \inst13|Mux10~5_combout\;
\inst11|ALT_INV_Mux7~1_combout\ <= NOT \inst11|Mux7~1_combout\;
\inst13|ALT_INV_Mux6~3_combout\ <= NOT \inst13|Mux6~3_combout\;
\inst13|ALT_INV_Mux10~4_combout\ <= NOT \inst13|Mux10~4_combout\;
\inst13|ALT_INV_Mux10~3_combout\ <= NOT \inst13|Mux10~3_combout\;
\inst13|ALT_INV_Mux6~2_combout\ <= NOT \inst13|Mux6~2_combout\;
\inst13|ALT_INV_Mux2~6_combout\ <= NOT \inst13|Mux2~6_combout\;
\inst13|ALT_INV_Mux10~2_combout\ <= NOT \inst13|Mux10~2_combout\;
\inst13|ALT_INV_Mux6~1_combout\ <= NOT \inst13|Mux6~1_combout\;
\inst13|ALT_INV_Mux6~0_combout\ <= NOT \inst13|Mux6~0_combout\;
\inst13|ALT_INV_Mux2~5_combout\ <= NOT \inst13|Mux2~5_combout\;
\inst13|ALT_INV_Mux2~4_combout\ <= NOT \inst13|Mux2~4_combout\;
\inst13|ALT_INV_Mux2~3_combout\ <= NOT \inst13|Mux2~3_combout\;
\inst13|ALT_INV_Mux2~2_combout\ <= NOT \inst13|Mux2~2_combout\;
\inst13|ALT_INV_Mux2~1_combout\ <= NOT \inst13|Mux2~1_combout\;
\inst13|ALT_INV_Mux10~1_combout\ <= NOT \inst13|Mux10~1_combout\;
\inst13|ALT_INV_Mux10~0_combout\ <= NOT \inst13|Mux10~0_combout\;
\inst13|ALT_INV_Mux2~0_combout\ <= NOT \inst13|Mux2~0_combout\;
\inst14|ALT_INV_Add0~1_combout\ <= NOT \inst14|Add0~1_combout\;
\inst14|ALT_INV_Add0~0_combout\ <= NOT \inst14|Add0~0_combout\;
\inst3|ALT_INV_LessThan16~3_combout\ <= NOT \inst3|LessThan16~3_combout\;
\inst3|ALT_INV_LessThan16~2_combout\ <= NOT \inst3|LessThan16~2_combout\;
\inst3|ALT_INV_LessThan16~1_combout\ <= NOT \inst3|LessThan16~1_combout\;
\inst3|ALT_INV_ball_y_pos\(2) <= NOT \inst3|ball_y_pos\(2);
\inst3|ALT_INV_ball_y_pos\(3) <= NOT \inst3|ball_y_pos\(3);
\inst3|ALT_INV_LessThan16~0_combout\ <= NOT \inst3|LessThan16~0_combout\;
\inst2|ALT_INV_blue_out3~1_combout\ <= NOT \inst2|blue_out3~1_combout\;
\inst2|ALT_INV_blue_out3~0_combout\ <= NOT \inst2|blue_out3~0_combout\;
\inst3|ALT_INV_red~2_combout\ <= NOT \inst3|red~2_combout\;
\inst3|ALT_INV_LessThan3~0_combout\ <= NOT \inst3|LessThan3~0_combout\;
\inst11|ALT_INV_Mux7~0_combout\ <= NOT \inst11|Mux7~0_combout\;
\inst2|ALT_INV_pixel_column\(0) <= NOT \inst2|pixel_column\(0);
\inst3|ALT_INV_red~1_combout\ <= NOT \inst3|red~1_combout\;
\inst3|ALT_INV_toolbox_on~2_combout\ <= NOT \inst3|toolbox_on~2_combout\;
\inst3|ALT_INV_toolbox_on~1_combout\ <= NOT \inst3|toolbox_on~1_combout\;
\inst3|ALT_INV_toolbox_on~0_combout\ <= NOT \inst3|toolbox_on~0_combout\;
\inst2|ALT_INV_pixel_row\(1) <= NOT \inst2|pixel_row\(1);
\inst2|ALT_INV_pixel_row\(0) <= NOT \inst2|pixel_row\(0);
\inst2|ALT_INV_pixel_row\(2) <= NOT \inst2|pixel_row\(2);
\inst2|ALT_INV_pixel_row\(6) <= NOT \inst2|pixel_row\(6);
\inst2|ALT_INV_pixel_row\(4) <= NOT \inst2|pixel_row\(4);
\inst2|ALT_INV_pixel_row\(3) <= NOT \inst2|pixel_row\(3);
\inst2|ALT_INV_pixel_row\(5) <= NOT \inst2|pixel_row\(5);
\inst3|ALT_INV_red[1]~0_combout\ <= NOT \inst3|red[1]~0_combout\;
\inst2|ALT_INV_pixel_column\(9) <= NOT \inst2|pixel_column\(9);
\inst2|ALT_INV_pixel_row\(8) <= NOT \inst2|pixel_row\(8);
\inst2|ALT_INV_pixel_column\(6) <= NOT \inst2|pixel_column\(6);
\inst2|ALT_INV_pixel_column\(7) <= NOT \inst2|pixel_column\(7);
\inst2|ALT_INV_pixel_row\(7) <= NOT \inst2|pixel_row\(7);
\inst2|ALT_INV_pixel_column\(5) <= NOT \inst2|pixel_column\(5);
\inst2|ALT_INV_pixel_column\(8) <= NOT \inst2|pixel_column\(8);
\inst12|ALT_INV_Equal0~1_combout\ <= NOT \inst12|Equal0~1_combout\;
\inst12|ALT_INV_Mux1~6_combout\ <= NOT \inst12|Mux1~6_combout\;
\inst12|ALT_INV_Mux1~5_combout\ <= NOT \inst12|Mux1~5_combout\;
\inst12|ALT_INV_Mux1~4_combout\ <= NOT \inst12|Mux1~4_combout\;
\inst12|ALT_INV_Mux3~6_combout\ <= NOT \inst12|Mux3~6_combout\;
\inst12|ALT_INV_Mux3~5_combout\ <= NOT \inst12|Mux3~5_combout\;
\inst12|ALT_INV_Mux3~4_combout\ <= NOT \inst12|Mux3~4_combout\;
\inst12|ALT_INV_Mux2~6_combout\ <= NOT \inst12|Mux2~6_combout\;
\inst12|ALT_INV_Mux2~5_combout\ <= NOT \inst12|Mux2~5_combout\;
\inst12|ALT_INV_Mux2~4_combout\ <= NOT \inst12|Mux2~4_combout\;
\inst12|ALT_INV_Mux10~2_combout\ <= NOT \inst12|Mux10~2_combout\;
\inst12|ALT_INV_Mux10~1_combout\ <= NOT \inst12|Mux10~1_combout\;
\inst12|ALT_INV_Mux10~0_combout\ <= NOT \inst12|Mux10~0_combout\;
\inst12|ALT_INV_Equal0~0_combout\ <= NOT \inst12|Equal0~0_combout\;
\inst12|ALT_INV_Mux9~2_combout\ <= NOT \inst12|Mux9~2_combout\;
\inst12|ALT_INV_Mux9~1_combout\ <= NOT \inst12|Mux9~1_combout\;
\inst12|ALT_INV_Mux9~0_combout\ <= NOT \inst12|Mux9~0_combout\;
\inst12|ALT_INV_Mux11~2_combout\ <= NOT \inst12|Mux11~2_combout\;
\inst12|ALT_INV_Mux11~1_combout\ <= NOT \inst12|Mux11~1_combout\;
\inst12|ALT_INV_Mux11~0_combout\ <= NOT \inst12|Mux11~0_combout\;
\inst12|ALT_INV_Mux6~0_combout\ <= NOT \inst12|Mux6~0_combout\;
\inst12|ALT_INV_Mux2~3_combout\ <= NOT \inst12|Mux2~3_combout\;
\inst12|ALT_INV_Mux2~2_combout\ <= NOT \inst12|Mux2~2_combout\;
\inst12|ALT_INV_Mux2~1_combout\ <= NOT \inst12|Mux2~1_combout\;
\inst12|ALT_INV_Mux2~0_combout\ <= NOT \inst12|Mux2~0_combout\;
\inst12|ALT_INV_Mux7~0_combout\ <= NOT \inst12|Mux7~0_combout\;
\inst12|ALT_INV_Mux3~3_combout\ <= NOT \inst12|Mux3~3_combout\;
\inst12|ALT_INV_Mux3~2_combout\ <= NOT \inst12|Mux3~2_combout\;
\inst12|ALT_INV_Mux3~1_combout\ <= NOT \inst12|Mux3~1_combout\;
\inst12|ALT_INV_Mux3~0_combout\ <= NOT \inst12|Mux3~0_combout\;
\inst12|ALT_INV_Mux5~0_combout\ <= NOT \inst12|Mux5~0_combout\;
\inst12|ALT_INV_Mux1~3_combout\ <= NOT \inst12|Mux1~3_combout\;
\inst12|ALT_INV_Mux1~2_combout\ <= NOT \inst12|Mux1~2_combout\;
\inst12|ALT_INV_Mux1~1_combout\ <= NOT \inst12|Mux1~1_combout\;
\inst12|ALT_INV_Mux1~0_combout\ <= NOT \inst12|Mux1~0_combout\;
\inst12|ALT_INV_Mux4~0_combout\ <= NOT \inst12|Mux4~0_combout\;
\inst12|ALT_INV_Mux0~2_combout\ <= NOT \inst12|Mux0~2_combout\;
\inst12|ALT_INV_Mux0~1_combout\ <= NOT \inst12|Mux0~1_combout\;
\inst12|ALT_INV_Mux0~0_combout\ <= NOT \inst12|Mux0~0_combout\;
\inst12|ALT_INV_Mux8~6_combout\ <= NOT \inst12|Mux8~6_combout\;
\inst12|ALT_INV_Mux8~5_combout\ <= NOT \inst12|Mux8~5_combout\;
\inst2|ALT_INV_video_on~combout\ <= NOT \inst2|video_on~combout\;
\inst2|ALT_INV_video_on_h~q\ <= NOT \inst2|video_on_h~q\;
\inst2|ALT_INV_video_on_v~q\ <= NOT \inst2|video_on_v~q\;
\inst12|ALT_INV_Mux8~4_combout\ <= NOT \inst12|Mux8~4_combout\;
\inst12|ALT_INV_Mux8~3_combout\ <= NOT \inst12|Mux8~3_combout\;
\inst12|ALT_INV_Mux8~2_combout\ <= NOT \inst12|Mux8~2_combout\;
\inst12|ALT_INV_Mux8~1_combout\ <= NOT \inst12|Mux8~1_combout\;
\inst12|ALT_INV_Mux8~0_combout\ <= NOT \inst12|Mux8~0_combout\;
\inst12|ALT_INV_Add0~1_combout\ <= NOT \inst12|Add0~1_combout\;
\inst12|ALT_INV_Add0~0_combout\ <= NOT \inst12|Add0~0_combout\;
\inst2|ALT_INV_pixel_column\(1) <= NOT \inst2|pixel_column\(1);
\inst2|ALT_INV_pixel_column\(2) <= NOT \inst2|pixel_column\(2);
\inst2|ALT_INV_pixel_column\(4) <= NOT \inst2|pixel_column\(4);
\inst2|ALT_INV_pixel_column\(3) <= NOT \inst2|pixel_column\(3);
\inst5|ALT_INV_Equal4~0_combout\ <= NOT \inst5|Equal4~0_combout\;
\inst5|ALT_INV_LessThan9~0_combout\ <= NOT \inst5|LessThan9~0_combout\;
\inst5|ALT_INV_RECV_UART~4_combout\ <= NOT \inst5|RECV_UART~4_combout\;
\inst5|ALT_INV_RECV_UART~3_combout\ <= NOT \inst5|RECV_UART~3_combout\;
\inst5|ALT_INV_Equal3~0_combout\ <= NOT \inst5|Equal3~0_combout\;
\inst7|ALT_INV_Equal0~0_combout\ <= NOT \inst7|Equal0~0_combout\;
\inst5|ALT_INV_cursor_row~4_combout\ <= NOT \inst5|cursor_row~4_combout\;
\inst5|ALT_INV_cursor_row~2_combout\ <= NOT \inst5|cursor_row~2_combout\;
\inst5|ALT_INV_LessThan1~0_combout\ <= NOT \inst5|LessThan1~0_combout\;
\inst5|ALT_INV_INCNT\(0) <= NOT \inst5|INCNT\(0);
\inst5|ALT_INV_INCNT\(1) <= NOT \inst5|INCNT\(1);
\inst5|ALT_INV_INCNT\(2) <= NOT \inst5|INCNT\(2);
\inst5|ALT_INV_INCNT\(3) <= NOT \inst5|INCNT\(3);
\inst5|ALT_INV_READ_CHAR~q\ <= NOT \inst5|READ_CHAR~q\;
\inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\ <= NOT \inst5|mouse_state.WAIT_OUTPUT_READY~q\;
\inst5|ALT_INV_MOUSE_CLK_FILTER~q\ <= NOT \inst5|MOUSE_CLK_FILTER~q\;
\inst5|ALT_INV_RECV_UART~2_combout\ <= NOT \inst5|RECV_UART~2_combout\;
\inst5|ALT_INV_RECV_UART~1_combout\ <= NOT \inst5|RECV_UART~1_combout\;
\inst5|ALT_INV_RECV_UART~0_combout\ <= NOT \inst5|RECV_UART~0_combout\;
\inst5|ALT_INV_PACKET_COUNT\(0) <= NOT \inst5|PACKET_COUNT\(0);
\inst5|ALT_INV_PACKET_COUNT\(1) <= NOT \inst5|PACKET_COUNT\(1);
\inst5|ALT_INV_cursor_row~0_combout\ <= NOT \inst5|cursor_row~0_combout\;
\inst2|ALT_INV_horiz_sync~q\ <= NOT \inst2|horiz_sync~q\;
\inst5|ALT_INV_left_button~q\ <= NOT \inst5|left_button~q\;
\inst5|ALT_INV_cursor_column\(8) <= NOT \inst5|cursor_column\(8);
\inst5|ALT_INV_cursor_column\(6) <= NOT \inst5|cursor_column\(6);
\inst6|ALT_INV_SevenSeg_out[1]~5_combout\ <= NOT \inst6|SevenSeg_out[1]~5_combout\;
\inst6|ALT_INV_SevenSeg_out~0_combout\ <= NOT \inst6|SevenSeg_out~0_combout\;
\inst5|ALT_INV_cursor_row\(6) <= NOT \inst5|cursor_row\(6);
\inst5|ALT_INV_cursor_row\(7) <= NOT \inst5|cursor_row\(7);
\inst5|ALT_INV_cursor_row\(8) <= NOT \inst5|cursor_row\(8);
\inst2|ALT_INV_green_out3~5_combout\ <= NOT \inst2|green_out3~5_combout\;
\inst2|ALT_INV_green_out0~4_combout\ <= NOT \inst2|green_out0~4_combout\;
\inst2|ALT_INV_red_out1~1_combout\ <= NOT \inst2|red_out1~1_combout\;
\inst2|ALT_INV_red_out0~1_combout\ <= NOT \inst2|red_out0~1_combout\;
\inst3|ALT_INV_Move_Ball~24_combout\ <= NOT \inst3|Move_Ball~24_combout\;
\inst3|ALT_INV_Move_Ball~20_combout\ <= NOT \inst3|Move_Ball~20_combout\;
\inst8|ALT_INV_Add0~33_sumout\ <= NOT \inst8|Add0~33_sumout\;
\inst8|ALT_INV_Add2~29_sumout\ <= NOT \inst8|Add2~29_sumout\;
\inst8|ALT_INV_Add1~29_sumout\ <= NOT \inst8|Add1~29_sumout\;
\inst8|ALT_INV_Add0~29_sumout\ <= NOT \inst8|Add0~29_sumout\;
\inst8|ALT_INV_Add2~25_sumout\ <= NOT \inst8|Add2~25_sumout\;
\inst8|ALT_INV_Add1~25_sumout\ <= NOT \inst8|Add1~25_sumout\;
\inst8|ALT_INV_Add0~25_sumout\ <= NOT \inst8|Add0~25_sumout\;
\inst8|ALT_INV_Add2~21_sumout\ <= NOT \inst8|Add2~21_sumout\;
\inst8|ALT_INV_Add1~21_sumout\ <= NOT \inst8|Add1~21_sumout\;
\inst8|ALT_INV_Add0~21_sumout\ <= NOT \inst8|Add0~21_sumout\;
\inst8|ALT_INV_Add2~17_sumout\ <= NOT \inst8|Add2~17_sumout\;
\inst8|ALT_INV_Add1~17_sumout\ <= NOT \inst8|Add1~17_sumout\;
\inst8|ALT_INV_Add0~17_sumout\ <= NOT \inst8|Add0~17_sumout\;
\inst8|ALT_INV_Add2~13_sumout\ <= NOT \inst8|Add2~13_sumout\;
\inst8|ALT_INV_Add1~13_sumout\ <= NOT \inst8|Add1~13_sumout\;
\inst8|ALT_INV_Add0~13_sumout\ <= NOT \inst8|Add0~13_sumout\;
\inst8|ALT_INV_Add2~9_sumout\ <= NOT \inst8|Add2~9_sumout\;
\inst8|ALT_INV_Add1~9_sumout\ <= NOT \inst8|Add1~9_sumout\;
\inst8|ALT_INV_Add0~9_sumout\ <= NOT \inst8|Add0~9_sumout\;
\inst8|ALT_INV_Add2~5_sumout\ <= NOT \inst8|Add2~5_sumout\;
\inst8|ALT_INV_Add1~5_sumout\ <= NOT \inst8|Add1~5_sumout\;
\inst8|ALT_INV_Add0~5_sumout\ <= NOT \inst8|Add0~5_sumout\;
\inst8|ALT_INV_Add0~1_sumout\ <= NOT \inst8|Add0~1_sumout\;
\inst8|ALT_INV_Add1~1_sumout\ <= NOT \inst8|Add1~1_sumout\;
\inst8|ALT_INV_Add2~1_sumout\ <= NOT \inst8|Add2~1_sumout\;
\inst5|ALT_INV_cursor_column\(1) <= NOT \inst5|cursor_column\(1);
\inst5|ALT_INV_cursor_column\(2) <= NOT \inst5|cursor_column\(2);
\inst5|ALT_INV_cursor_column\(3) <= NOT \inst5|cursor_column\(3);
\inst5|ALT_INV_cursor_column\(4) <= NOT \inst5|cursor_column\(4);
\inst5|ALT_INV_cursor_column\(5) <= NOT \inst5|cursor_column\(5);
\inst5|ALT_INV_cursor_column\(0) <= NOT \inst5|cursor_column\(0);
\inst3|ALT_INV_Add31~41_sumout\ <= NOT \inst3|Add31~41_sumout\;
\inst3|ALT_INV_Add31~37_sumout\ <= NOT \inst3|Add31~37_sumout\;
\inst3|ALT_INV_Add31~33_sumout\ <= NOT \inst3|Add31~33_sumout\;
\inst3|ALT_INV_Add31~29_sumout\ <= NOT \inst3|Add31~29_sumout\;
\inst3|ALT_INV_Add31~25_sumout\ <= NOT \inst3|Add31~25_sumout\;
\inst3|ALT_INV_Add31~21_sumout\ <= NOT \inst3|Add31~21_sumout\;
\inst3|ALT_INV_Add31~17_sumout\ <= NOT \inst3|Add31~17_sumout\;
\inst3|ALT_INV_Add31~13_sumout\ <= NOT \inst3|Add31~13_sumout\;
\inst3|ALT_INV_Add31~9_sumout\ <= NOT \inst3|Add31~9_sumout\;
\inst3|ALT_INV_Add31~5_sumout\ <= NOT \inst3|Add31~5_sumout\;
\inst3|ALT_INV_Add31~1_sumout\ <= NOT \inst3|Add31~1_sumout\;
\inst3|ALT_INV_Add19~29_sumout\ <= NOT \inst3|Add19~29_sumout\;
\inst3|ALT_INV_Add19~25_sumout\ <= NOT \inst3|Add19~25_sumout\;
\inst3|ALT_INV_Add19~21_sumout\ <= NOT \inst3|Add19~21_sumout\;
\inst3|ALT_INV_Add19~17_sumout\ <= NOT \inst3|Add19~17_sumout\;
\inst3|ALT_INV_Add19~13_sumout\ <= NOT \inst3|Add19~13_sumout\;
\inst3|ALT_INV_Add19~9_sumout\ <= NOT \inst3|Add19~9_sumout\;
\inst3|ALT_INV_Add19~5_sumout\ <= NOT \inst3|Add19~5_sumout\;
\inst3|ALT_INV_Add19~1_sumout\ <= NOT \inst3|Add19~1_sumout\;
\inst3|ALT_INV_Add29~41_sumout\ <= NOT \inst3|Add29~41_sumout\;
\inst3|ALT_INV_Add29~37_sumout\ <= NOT \inst3|Add29~37_sumout\;
\inst3|ALT_INV_Add29~33_sumout\ <= NOT \inst3|Add29~33_sumout\;
\inst3|ALT_INV_Add29~29_sumout\ <= NOT \inst3|Add29~29_sumout\;
\inst3|ALT_INV_Add29~25_sumout\ <= NOT \inst3|Add29~25_sumout\;
\inst3|ALT_INV_Add29~21_sumout\ <= NOT \inst3|Add29~21_sumout\;
\inst3|ALT_INV_Add29~17_sumout\ <= NOT \inst3|Add29~17_sumout\;
\inst3|ALT_INV_Add29~13_sumout\ <= NOT \inst3|Add29~13_sumout\;
\inst3|ALT_INV_Add29~9_sumout\ <= NOT \inst3|Add29~9_sumout\;
\inst3|ALT_INV_Add29~5_sumout\ <= NOT \inst3|Add29~5_sumout\;
\inst3|ALT_INV_Add29~1_sumout\ <= NOT \inst3|Add29~1_sumout\;
\inst13|ALT_INV_Mux0~4_combout\ <= NOT \inst13|Mux0~4_combout\;
\inst2|ALT_INV_h_count\(8) <= NOT \inst2|h_count\(8);
\inst2|ALT_INV_h_count\(7) <= NOT \inst2|h_count\(7);
\inst2|ALT_INV_h_count\(9) <= NOT \inst2|h_count\(9);
\inst2|ALT_INV_h_count\(1) <= NOT \inst2|h_count\(1);
\inst2|ALT_INV_h_count\(0) <= NOT \inst2|h_count\(0);
\inst2|ALT_INV_h_count\(4) <= NOT \inst2|h_count\(4);
\inst2|ALT_INV_h_count\(3) <= NOT \inst2|h_count\(3);
\inst2|ALT_INV_h_count\(2) <= NOT \inst2|h_count\(2);
\inst2|ALT_INV_h_count\(5) <= NOT \inst2|h_count\(5);
\inst2|ALT_INV_h_count\(6) <= NOT \inst2|h_count\(6);
\inst2|ALT_INV_v_count\(1) <= NOT \inst2|v_count\(1);
\inst2|ALT_INV_v_count\(0) <= NOT \inst2|v_count\(0);
\inst2|ALT_INV_v_count\(4) <= NOT \inst2|v_count\(4);
\inst2|ALT_INV_v_count\(9) <= NOT \inst2|v_count\(9);
\inst2|ALT_INV_v_count\(5) <= NOT \inst2|v_count\(5);
\inst2|ALT_INV_v_count\(6) <= NOT \inst2|v_count\(6);
\inst2|ALT_INV_v_count\(7) <= NOT \inst2|v_count\(7);
\inst2|ALT_INV_v_count\(8) <= NOT \inst2|v_count\(8);
\inst2|ALT_INV_v_count\(2) <= NOT \inst2|v_count\(2);
\inst2|ALT_INV_v_count\(3) <= NOT \inst2|v_count\(3);
\inst3|ALT_INV_Add17~1_sumout\ <= NOT \inst3|Add17~1_sumout\;
\inst3|ALT_INV_Add9~1_sumout\ <= NOT \inst3|Add9~1_sumout\;
\inst3|ALT_INV_Add13~1_sumout\ <= NOT \inst3|Add13~1_sumout\;
\inst3|ALT_INV_bottom_cloud1_x_pos\(6) <= NOT \inst3|bottom_cloud1_x_pos\(6);
\inst3|ALT_INV_bottom_cloud1_x_pos\(7) <= NOT \inst3|bottom_cloud1_x_pos\(7);
\inst3|ALT_INV_bottom_cloud1_x_pos\(0) <= NOT \inst3|bottom_cloud1_x_pos\(0);
\inst3|ALT_INV_bottom_cloud1_x_pos\(1) <= NOT \inst3|bottom_cloud1_x_pos\(1);
\inst3|ALT_INV_bottom_cloud1_x_pos\(2) <= NOT \inst3|bottom_cloud1_x_pos\(2);
\inst3|ALT_INV_bottom_cloud1_x_pos\(3) <= NOT \inst3|bottom_cloud1_x_pos\(3);
\inst3|ALT_INV_bottom_cloud1_x_pos\(4) <= NOT \inst3|bottom_cloud1_x_pos\(4);
\inst3|ALT_INV_bottom_cloud1_x_pos\(5) <= NOT \inst3|bottom_cloud1_x_pos\(5);
\inst3|ALT_INV_bottom_cloud1_x_pos\(8) <= NOT \inst3|bottom_cloud1_x_pos\(8);
\inst3|ALT_INV_bottom_cloud1_x_pos\(9) <= NOT \inst3|bottom_cloud1_x_pos\(9);
\inst3|ALT_INV_bottom_cloud1_x_pos\(10) <= NOT \inst3|bottom_cloud1_x_pos\(10);
\inst3|ALT_INV_Add7~21_sumout\ <= NOT \inst3|Add7~21_sumout\;
\inst3|ALT_INV_Add2~29_sumout\ <= NOT \inst3|Add2~29_sumout\;
\inst3|ALT_INV_Add0~33_sumout\ <= NOT \inst3|Add0~33_sumout\;
\inst3|ALT_INV_Add2~25_sumout\ <= NOT \inst3|Add2~25_sumout\;
\inst3|ALT_INV_Add2~21_sumout\ <= NOT \inst3|Add2~21_sumout\;
\inst3|ALT_INV_Add2~17_sumout\ <= NOT \inst3|Add2~17_sumout\;
\inst3|ALT_INV_Add2~13_sumout\ <= NOT \inst3|Add2~13_sumout\;
\inst3|ALT_INV_Add2~9_sumout\ <= NOT \inst3|Add2~9_sumout\;
\inst3|ALT_INV_Add2~5_sumout\ <= NOT \inst3|Add2~5_sumout\;
\inst3|ALT_INV_Add2~1_sumout\ <= NOT \inst3|Add2~1_sumout\;
\inst3|ALT_INV_Add0~29_sumout\ <= NOT \inst3|Add0~29_sumout\;
\inst3|ALT_INV_Add0~25_sumout\ <= NOT \inst3|Add0~25_sumout\;
\inst3|ALT_INV_Add0~21_sumout\ <= NOT \inst3|Add0~21_sumout\;
\inst3|ALT_INV_Add0~17_sumout\ <= NOT \inst3|Add0~17_sumout\;
\inst3|ALT_INV_Add0~13_sumout\ <= NOT \inst3|Add0~13_sumout\;
\inst3|ALT_INV_Add0~9_sumout\ <= NOT \inst3|Add0~9_sumout\;
\inst3|ALT_INV_Add0~5_sumout\ <= NOT \inst3|Add0~5_sumout\;
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(1);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(2);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(3);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(4);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(5);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(6);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(7);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(84) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(84);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(148) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(148);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(212) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(212);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(0);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(20);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(24);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(28);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(36) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(36);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(40) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(40);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(44) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(44);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(48) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(48);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(52) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(52);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(56) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(56);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(60) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(60);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(80) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(80);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(88) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(88);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(92) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(92);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(96) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(96);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(100) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(100);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(104) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(104);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(108) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(108);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(112) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(112);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(116) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(116);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(120) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(120);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(124) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(124);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(144) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(144);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(152) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(152);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(156) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(156);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(160) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(160);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(164) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(164);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(168) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(168);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(172) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(172);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(176) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(176);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(180) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(180);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(184) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(184);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(188) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(188);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(208) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(208);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(216) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(216);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(220) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(220);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(224) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(224);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(228) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(228);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(232) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(232);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(236) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(236);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(16);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(12);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(19);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(23);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(27);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(31);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(32) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(32);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(55) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(55);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(59) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(59);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(63) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(63);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(64) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(64);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(68) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(68);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(72) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(72);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(76) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(76);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(83) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(83);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(87) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(87);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(91) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(91);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(95) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(95);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(115) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(115);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(119) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(119);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(127) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(127);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(128) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(128);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(132) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(132);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(136) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(136);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(140) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(140);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(147) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(147);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(151) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(151);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(155) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(155);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(159) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(159);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(183) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(183);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(187) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(187);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(191) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(191);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(192) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(192);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(196) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(196);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(200) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(200);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(204) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(204);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(211) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(211);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(215) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(215);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(219) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(219);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(223) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(223);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(8);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(15);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(22);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(35) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(35);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(39) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(39);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(43) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(43);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(47) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(47);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(51) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(51);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(67) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(67);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(71) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(71);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(75) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(75);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(79) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(79);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(82) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(82);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(86) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(86);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(99) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(99);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(103) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(103);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(107) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(107);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(111) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(111);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(123) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(123);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(131) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(131);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(135) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(135);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(139) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(139);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(143) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(143);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(146) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(146);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(150) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(150);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(163) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(163);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(167) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(167);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(171) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(171);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(175) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(175);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(179) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(179);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(195) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(195);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(199) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(199);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(203) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(203);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(207) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(207);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(210) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(210);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(214) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(214);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(227) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(227);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(231) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(231);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(235) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(235);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(239) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(239);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(11);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(26);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(30);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(34) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(34);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(38) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(38);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(42) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(42);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(46) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(46);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(50) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(50);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(54) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(54);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(58) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(58);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(62) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(62);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(70) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(70);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(90) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(90);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(94) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(94);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(98) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(98);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(102) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(102);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(106) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(106);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(110) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(110);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(114) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(114);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(118) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(118);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(122) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(122);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(126) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(126);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(134) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(134);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(154) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(154);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(158) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(158);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(162) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(162);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(166) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(166);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(170) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(170);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(174) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(174);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(178) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(178);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(182) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(182);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(186) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(186);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(190) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(190);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(198) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(198);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(218) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(218);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(222) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(222);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(226) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(226);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(230) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(230);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(234) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(234);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(238) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(238);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(18);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(14);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(17);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(21);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(25);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(29);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(49) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(49);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(53) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(53);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(57) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(57);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(61) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(61);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(66) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(66);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(74) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(74);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(78) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(78);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(81) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(81);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(85) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(85);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(89) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(89);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(93) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(93);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(113) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(113);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(117) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(117);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(121) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(121);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(125) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(125);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(130) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(130);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(138) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(138);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(142) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(142);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(145) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(145);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(149) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(149);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(153) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(153);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(157) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(157);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(177) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(177);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(181) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(181);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(185) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(185);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(189) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(189);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(194) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(194);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(202) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(202);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(206) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(206);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(209) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(209);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(213) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(213);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(217) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(217);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(221) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(221);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(237) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(237);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(10);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(1);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(2);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(3);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(4);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(5);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(6);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(7);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(84) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(84);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(148) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(148);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(212) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(212);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(9);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(13);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(33) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(33);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(37) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(37);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(41) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(41);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(45) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(45);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(65) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(65);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(69) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(69);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(73) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(73);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(77) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(77);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(97) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(97);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(101) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(101);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(105) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(105);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(109) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(109);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(129) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(129);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(133) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(133);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(137) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(137);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(141) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(141);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(161) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(161);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(165) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(165);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(169) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(169);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(173) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(173);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(193) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(193);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(197) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(197);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(201) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(201);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(205) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(205);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(225) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(225);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(229) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(229);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(233) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(233);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(0);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(20);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(24);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(28);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(36) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(36);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(40) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(40);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(44) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(44);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(48) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(48);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(52) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(52);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(56) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(56);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(60) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(60);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(80) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(80);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(88) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(88);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(92) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(92);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(96) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(96);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(100) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(100);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(104) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(104);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(108) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(108);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(112) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(112);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(116) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(116);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(120) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(120);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(124) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(124);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(144) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(144);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(152) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(152);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(156) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(156);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(160) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(160);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(164) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(164);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(168) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(168);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(172) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(172);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(176) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(176);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(180) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(180);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(184) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(184);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(188) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(188);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(208) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(208);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(216) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(216);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(220) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(220);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(224) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(224);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(228) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(228);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(232) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(232);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(236) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(236);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(16);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(12);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(18);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(22);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(26);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(30);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(32) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(32);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(54) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(54);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(58) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(58);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(62) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(62);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(64) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(64);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(68) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(68);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(72) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(72);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(76) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(76);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(82) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(82);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(86) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(86);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(90) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(90);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(94) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(94);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(114) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(114);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(118) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(118);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(126) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(126);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(128) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(128);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(132) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(132);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(136) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(136);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(140) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(140);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(146) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(146);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(150) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(150);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(154) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(154);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(158) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(158);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(182) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(182);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(186) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(186);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(190) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(190);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(192) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(192);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(196) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(196);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(200) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(200);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(204) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(204);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(210) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(210);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(214) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(214);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(218) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(218);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(222) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(222);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(8);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(14);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(23);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(34) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(34);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(38) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(38);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(42) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(42);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(46) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(46);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(50) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(50);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(66) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(66);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(70) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(70);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(74) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(74);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(78) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(78);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(83) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(83);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(87) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(87);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(98) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(98);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(102) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(102);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(106) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(106);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(110) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(110);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(122) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(122);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(130) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(130);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(134) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(134);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(138) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(138);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(142) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(142);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(147) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(147);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(151) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(151);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(162) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(162);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(166) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(166);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(170) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(170);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(174) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(174);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(178) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(178);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(194) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(194);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(198) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(198);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(202) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(202);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(206) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(206);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(211) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(211);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(215) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(215);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(226) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(226);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(230) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(230);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(234) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(234);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(238) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(238);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(10);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(27);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(31);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(35) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(35);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(39) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(39);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(43) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(43);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(47) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(47);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(51) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(51);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(55) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(55);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(59) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(59);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(63) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(63);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(71) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(71);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(91) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(91);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(95) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(95);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(99) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(99);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(103) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(103);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(107) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(107);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(111) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(111);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(115) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(115);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(119) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(119);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(123) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(123);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(127) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(127);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(135) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(135);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(155) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(155);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(159) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(159);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(163) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(163);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(167) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(167);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(171) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(171);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(175) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(175);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(179) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(179);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(183) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(183);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(187) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(187);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(191) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(191);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(199) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(199);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(219) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(219);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(223) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(223);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(227) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(227);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(231) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(231);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(235) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(235);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(239) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(239);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(19);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(15);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(17);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(21);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(25);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(29);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(49) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(49);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(53) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(53);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(57) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(57);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(61) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(61);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(67) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(67);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(75) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(75);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(79) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(79);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(81) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(81);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(85) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(85);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(89) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(89);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(93) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(93);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(113) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(113);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(117) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(117);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(121) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(121);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(125) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(125);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(131) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(131);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(139) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(139);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(143) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(143);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(145) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(145);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(149) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(149);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(153) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(153);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(157) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(157);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(177) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(177);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(181) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(181);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(185) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(185);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(189) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(189);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(195) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(195);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(203) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(203);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(207) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(207);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(209) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(209);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(213) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(213);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(217) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(217);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(221) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(221);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(237) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(237);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(11);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(13);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(33) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(33);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(37) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(37);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(41) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(41);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(45) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(45);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(65) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(65);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(69) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(69);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(73) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(73);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(77) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(77);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(97) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(97);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(101) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(101);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(105) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(105);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(109) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(109);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(129) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(129);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(133) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(133);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(137) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(137);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(141) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(141);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(161) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(161);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(165) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(165);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(169) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(169);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(173) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(173);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(193) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(193);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(197) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(197);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(201) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(201);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(205) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(205);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(225) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(225);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(229) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(229);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(233) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(233);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(2);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(6);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(131) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(131);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(135) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(135);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(143) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(143);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(147) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(147);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(151) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(151);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(163) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(163);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(167) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(167);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(171) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(171);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(175) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(175);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(9);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(7);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(11);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(15);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(19);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(23);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(27);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(31);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(35) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(35);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(39) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(39);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(43) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(43);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(47) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(47);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(51) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(51);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(55) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(55);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(59) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(59);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(63) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(63);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(67) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(67);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(71) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(71);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(75) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(75);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(79) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(79);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(83) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(83);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(87) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(87);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(91) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(91);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(95) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(95);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(99) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(99);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(103) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(103);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(107) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(107);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(111) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(111);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(115) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(115);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(119) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(119);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(123) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(123);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(127) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(127);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(139) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(139);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(154) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(154);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(155) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(155);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(159) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(159);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(172) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(172);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(173) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(173);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(176) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(176);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(177) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(177);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(3);
\inst13|ALT_INV_Mux0~0_combout\ <= NOT \inst13|Mux0~0_combout\;
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(18);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(22);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(26);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(30);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(34) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(34);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(38) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(38);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(46) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(46);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(50) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(50);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(54) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(54);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(58) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(58);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(62) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(62);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(66) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(66);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(70) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(70);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(74) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(74);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(78) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(78);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(82) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(82);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(86) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(86);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(90) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(90);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(94) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(94);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(98) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(98);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(102) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(102);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(106) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(106);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(110) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(110);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(114) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(114);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(118) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(118);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(122) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(122);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(126) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(126);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(130) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(130);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(134) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(134);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(138) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(138);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(142) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(142);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(146) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(146);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(150) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(150);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(158) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(158);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(162) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(162);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(166) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(166);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(170) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(170);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(174) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(174);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(178) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(178);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(14);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(8);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(10);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(12);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(20);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(24);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(28);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(32) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(32);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(36) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(36);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(40) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(40);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(42) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(42);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(44) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(44);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(52) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(52);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(56) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(56);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(60) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(60);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(64) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(64);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(68) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(68);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(72) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(72);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(76) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(76);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(84) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(84);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(88) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(88);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(92) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(92);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(96) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(96);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(100) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(100);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(104) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(104);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(108) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(108);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(116) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(116);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(120) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(120);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(124) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(124);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(128) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(128);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(132) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(132);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(136) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(136);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(140) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(140);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(144) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(144);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(148) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(148);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(152) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(152);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(156) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(156);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(160) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(160);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(164) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(164);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(168) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(168);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(4);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(5);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(9);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(13);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(16);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(21);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(25);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(29);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(37) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(37);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(41) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(41);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(45) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(45);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(48) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(48);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(53) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(53);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(57) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(57);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(61) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(61);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(69) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(69);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(73) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(73);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(77) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(77);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(80) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(80);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(85) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(85);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(89) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(89);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(93) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(93);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(101) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(101);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(105) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(105);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(109) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(109);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(112) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(112);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(117) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(117);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(121) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(121);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(125) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(125);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(129) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(129);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(133) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(133);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(137) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(137);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(141) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(141);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(145) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(145);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(149) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(149);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(153) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(153);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(157) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(157);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(161) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(161);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(165) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(165);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(169) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(169);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(0);
\inst3|ALT_INV_Add7~17_sumout\ <= NOT \inst3|Add7~17_sumout\;
\inst3|ALT_INV_Add7~13_sumout\ <= NOT \inst3|Add7~13_sumout\;
\inst3|ALT_INV_Add7~9_sumout\ <= NOT \inst3|Add7~9_sumout\;
\inst3|ALT_INV_Add7~5_sumout\ <= NOT \inst3|Add7~5_sumout\;
\inst3|ALT_INV_Add7~1_sumout\ <= NOT \inst3|Add7~1_sumout\;
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(1);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(2);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(5);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(8);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(9);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(12);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(13);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(16);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(17);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(21);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(24);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(25);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(29);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(32) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(32);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(33) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(33);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(37) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(37);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(40) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(40);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(41) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(41);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(44) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(44);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(45) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(45);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(48) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(48);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(49) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(49);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(53) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(53);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(56) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(56);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(57) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(57);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(61) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(61);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(64) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(64);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(65) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(65);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(68) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(68);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(69) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(69);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(70) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(70);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(1);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(17);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(33) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(33);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(49) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(49);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(65) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(65);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(81) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(81);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(97) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(97);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(113) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(113);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(0);
\inst3|ALT_INV_Add0~1_sumout\ <= NOT \inst3|Add0~1_sumout\;
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(4);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(6);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(7);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(10);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(11);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(14);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(15);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(18);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(19);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(20);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(22);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(23);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(26);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(27);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(28);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(30);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(31);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(34) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(34);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(35) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(35);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(36) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(36);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(38) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(38);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(39) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(39);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(42) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(42);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(43) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(43);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(46) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(46);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(47) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(47);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(50) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(50);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(51) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(51);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(52) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(52);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(54) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(54);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(55) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(55);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(58) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(58);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(59) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(59);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(60) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(60);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(62) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(62);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(63) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(63);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(66) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(66);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(67) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(67);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(71) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(71);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(3);
\inst5|ALT_INV_new_cursor_column\(1) <= NOT \inst5|new_cursor_column\(1);
\inst5|ALT_INV_new_cursor_column\(2) <= NOT \inst5|new_cursor_column\(2);
\inst5|ALT_INV_new_cursor_column\(3) <= NOT \inst5|new_cursor_column\(3);
\inst5|ALT_INV_new_cursor_column\(4) <= NOT \inst5|new_cursor_column\(4);
\inst5|ALT_INV_new_cursor_column\(5) <= NOT \inst5|new_cursor_column\(5);
\inst5|ALT_INV_new_cursor_column\(0) <= NOT \inst5|new_cursor_column\(0);
\inst5|ALT_INV_new_cursor_column\(9) <= NOT \inst5|new_cursor_column\(9);
\inst5|ALT_INV_new_cursor_column\(7) <= NOT \inst5|new_cursor_column\(7);
\inst5|ALT_INV_new_cursor_column\(8) <= NOT \inst5|new_cursor_column\(8);
\inst5|ALT_INV_new_cursor_column\(6) <= NOT \inst5|new_cursor_column\(6);
\inst5|ALT_INV_new_cursor_row\(5) <= NOT \inst5|new_cursor_row\(5);
\inst5|ALT_INV_new_cursor_row\(6) <= NOT \inst5|new_cursor_row\(6);
\inst5|ALT_INV_new_cursor_row\(7) <= NOT \inst5|new_cursor_row\(7);
\inst5|ALT_INV_new_cursor_row\(1) <= NOT \inst5|new_cursor_row\(1);
\inst5|ALT_INV_new_cursor_row\(2) <= NOT \inst5|new_cursor_row\(2);
\inst5|ALT_INV_new_cursor_row\(3) <= NOT \inst5|new_cursor_row\(3);
\inst5|ALT_INV_new_cursor_row\(4) <= NOT \inst5|new_cursor_row\(4);
\inst5|ALT_INV_new_cursor_row\(0) <= NOT \inst5|new_cursor_row\(0);
\inst5|ALT_INV_new_cursor_row\(8) <= NOT \inst5|new_cursor_row\(8);
\inst5|ALT_INV_new_cursor_row\(9) <= NOT \inst5|new_cursor_row\(9);
\inst5|ALT_INV_cursor_column\(7) <= NOT \inst5|cursor_column\(7);
\inst5|ALT_INV_cursor_column\(9) <= NOT \inst5|cursor_column\(9);

-- Location: IOOBUF_X20_Y45_N53
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|vert_sync_out~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X20_Y45_N36
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|horiz_sync_out~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X46_Y0_N36
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|ALT_INV_SevenSeg_out~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X50_Y0_N53
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[5]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X48_Y0_N93
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[4]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X50_Y0_N36
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X48_Y0_N76
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[2]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X51_Y0_N36
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|ALT_INV_SevenSeg_out[1]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X52_Y0_N53
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[3]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X51_Y0_N53
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[6]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X43_Y0_N53
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[5]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X38_Y0_N36
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[4]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X43_Y0_N36
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[3]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X44_Y0_N53
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[2]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X40_Y0_N93
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|ALT_INV_SevenSeg_out[1]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X44_Y0_N36
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X0_Y18_N96
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|right_button~q\,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X0_Y18_N79
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|left_button~q\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X12_Y45_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|blue_out3~q\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X12_Y45_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|blue_out2~q\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X14_Y45_N53
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|blue_out1~q\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X14_Y45_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|blue_out0~q\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X20_Y45_N19
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|green_out3~q\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X20_Y45_N2
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|green_out2~q\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X22_Y45_N53
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|green_out1~q\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X22_Y45_N36
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|green_out0~q\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X16_Y45_N76
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|red_out3~q\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X16_Y45_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|red_out2~q\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X16_Y45_N42
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|red_out1~q\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X18_Y45_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|red_out0~q\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X0_Y21_N5
\PS2_DAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|MOUSE_DATA_BUF~q\,
	oe => \inst5|mouse_state.WAIT_OUTPUT_READY~q\,
	devoe => ww_devoe,
	o => PS2_DAT);

-- Location: IOOBUF_X0_Y20_N5
\PS2_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|mouse_state.INHIBIT_TRANS~q\,
	oe => \inst5|WideOr4~combout\,
	devoe => ww_devoe,
	o => PS2_CLK);

-- Location: IOIBUF_X22_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y7_N0
\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y1_N0
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \inst1|pll2_inst|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \inst1|pll2_inst|altera_pll_i|fboutclk_wire\(0),
	tclk => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y5_N0
\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y0_N1
\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 0)
-- pragma translate_on
PORT MAP (
	nen0 => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0\,
	tclk0 => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \inst1|pll2_inst|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G3
\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|pll2_inst|altera_pll_i|outclk_wire\(0),
	outclk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: IOIBUF_X0_Y20_N4
\PS2_CLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: LABCELL_X1_Y20_N3
\inst5|filter[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|filter[0]~feeder_combout\ = ( \PS2_CLK~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_PS2_CLK~input_o\,
	combout => \inst5|filter[0]~feeder_combout\);

-- Location: FF_X1_Y20_N5
\inst5|filter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|filter[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(0));

-- Location: FF_X19_Y4_N32
\inst5|filter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(1));

-- Location: FF_X19_Y4_N2
\inst5|filter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(2));

-- Location: FF_X19_Y4_N5
\inst5|filter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(3));

-- Location: FF_X19_Y4_N52
\inst5|filter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(4));

-- Location: LABCELL_X19_Y4_N48
\inst5|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal1~0_combout\ = ( \inst5|filter\(4) & ( (\inst5|filter\(2) & (\inst5|filter\(0) & (\inst5|filter\(3) & \inst5|filter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_filter\(2),
	datab => \inst5|ALT_INV_filter\(0),
	datac => \inst5|ALT_INV_filter\(3),
	datad => \inst5|ALT_INV_filter\(1),
	datae => \inst5|ALT_INV_filter\(4),
	combout => \inst5|Equal1~0_combout\);

-- Location: FF_X19_Y4_N50
\inst5|filter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(5));

-- Location: FF_X19_Y4_N56
\inst5|filter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(6));

-- Location: FF_X19_Y4_N59
\inst5|filter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(7));

-- Location: LABCELL_X19_Y4_N6
\inst5|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal2~0_combout\ = ( !\inst5|filter\(1) & ( (!\inst5|filter\(3) & (!\inst5|filter\(0) & (!\inst5|filter\(2) & !\inst5|filter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_filter\(3),
	datab => \inst5|ALT_INV_filter\(0),
	datac => \inst5|ALT_INV_filter\(2),
	datad => \inst5|ALT_INV_filter\(4),
	dataf => \inst5|ALT_INV_filter\(1),
	combout => \inst5|Equal2~0_combout\);

-- Location: LABCELL_X19_Y4_N57
\inst5|MOUSE_CLK_FILTER~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|MOUSE_CLK_FILTER~0_combout\ = ( \inst5|filter\(6) & ( \inst5|MOUSE_CLK_FILTER~q\ ) ) # ( !\inst5|filter\(6) & ( \inst5|MOUSE_CLK_FILTER~q\ & ( ((!\inst5|Equal2~0_combout\) # (\inst5|filter\(5))) # (\inst5|filter\(7)) ) ) ) # ( \inst5|filter\(6) & ( 
-- !\inst5|MOUSE_CLK_FILTER~q\ & ( (\inst5|Equal1~0_combout\ & (\inst5|filter\(7) & \inst5|filter\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000111110011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	datab => \inst5|ALT_INV_filter\(7),
	datac => \inst5|ALT_INV_Equal2~0_combout\,
	datad => \inst5|ALT_INV_filter\(5),
	datae => \inst5|ALT_INV_filter\(6),
	dataf => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	combout => \inst5|MOUSE_CLK_FILTER~0_combout\);

-- Location: FF_X19_Y5_N8
\inst5|MOUSE_CLK_FILTER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|MOUSE_CLK_FILTER~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|MOUSE_CLK_FILTER~q\);

-- Location: MLABCELL_X18_Y5_N57
\inst5|SHIFTOUT[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[9]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \inst5|SHIFTOUT[9]~feeder_combout\);

-- Location: FF_X21_Y3_N28
\inst5|inhibit_wait_count[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~5_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count[10]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y3_N48
\inst5|inhibit_wait_count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|inhibit_wait_count[0]~0_combout\ = ( !\inst5|inhibit_wait_count\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst5|ALT_INV_inhibit_wait_count\(0),
	combout => \inst5|inhibit_wait_count[0]~0_combout\);

-- Location: FF_X21_Y3_N50
\inst5|inhibit_wait_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|inhibit_wait_count[0]~0_combout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(0));

-- Location: LABCELL_X21_Y3_N0
\inst5|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~41_sumout\ = SUM(( \inst5|inhibit_wait_count\(0) ) + ( \inst5|inhibit_wait_count\(1) ) + ( !VCC ))
-- \inst5|Add0~42\ = CARRY(( \inst5|inhibit_wait_count\(0) ) + ( \inst5|inhibit_wait_count\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_inhibit_wait_count\(1),
	datac => \inst5|ALT_INV_inhibit_wait_count\(0),
	cin => GND,
	sumout => \inst5|Add0~41_sumout\,
	cout => \inst5|Add0~42\);

-- Location: FF_X21_Y3_N2
\inst5|inhibit_wait_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~41_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(1));

-- Location: LABCELL_X21_Y3_N3
\inst5|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~37_sumout\ = SUM(( \inst5|inhibit_wait_count\(2) ) + ( GND ) + ( \inst5|Add0~42\ ))
-- \inst5|Add0~38\ = CARRY(( \inst5|inhibit_wait_count\(2) ) + ( GND ) + ( \inst5|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_inhibit_wait_count\(2),
	cin => \inst5|Add0~42\,
	sumout => \inst5|Add0~37_sumout\,
	cout => \inst5|Add0~38\);

-- Location: FF_X21_Y3_N5
\inst5|inhibit_wait_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~37_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(2));

-- Location: LABCELL_X21_Y3_N6
\inst5|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~33_sumout\ = SUM(( \inst5|inhibit_wait_count\(3) ) + ( GND ) + ( \inst5|Add0~38\ ))
-- \inst5|Add0~34\ = CARRY(( \inst5|inhibit_wait_count\(3) ) + ( GND ) + ( \inst5|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_inhibit_wait_count\(3),
	cin => \inst5|Add0~38\,
	sumout => \inst5|Add0~33_sumout\,
	cout => \inst5|Add0~34\);

-- Location: FF_X21_Y3_N8
\inst5|inhibit_wait_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~33_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(3));

-- Location: LABCELL_X21_Y3_N9
\inst5|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~29_sumout\ = SUM(( \inst5|inhibit_wait_count\(4) ) + ( GND ) + ( \inst5|Add0~34\ ))
-- \inst5|Add0~30\ = CARRY(( \inst5|inhibit_wait_count\(4) ) + ( GND ) + ( \inst5|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(4),
	cin => \inst5|Add0~34\,
	sumout => \inst5|Add0~29_sumout\,
	cout => \inst5|Add0~30\);

-- Location: FF_X21_Y3_N11
\inst5|inhibit_wait_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~29_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(4));

-- Location: LABCELL_X21_Y3_N12
\inst5|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~25_sumout\ = SUM(( \inst5|inhibit_wait_count\(5) ) + ( GND ) + ( \inst5|Add0~30\ ))
-- \inst5|Add0~26\ = CARRY(( \inst5|inhibit_wait_count\(5) ) + ( GND ) + ( \inst5|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_inhibit_wait_count\(5),
	cin => \inst5|Add0~30\,
	sumout => \inst5|Add0~25_sumout\,
	cout => \inst5|Add0~26\);

-- Location: FF_X21_Y3_N14
\inst5|inhibit_wait_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~25_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(5));

-- Location: LABCELL_X21_Y3_N15
\inst5|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~21_sumout\ = SUM(( \inst5|inhibit_wait_count\(6) ) + ( GND ) + ( \inst5|Add0~26\ ))
-- \inst5|Add0~22\ = CARRY(( \inst5|inhibit_wait_count\(6) ) + ( GND ) + ( \inst5|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(6),
	cin => \inst5|Add0~26\,
	sumout => \inst5|Add0~21_sumout\,
	cout => \inst5|Add0~22\);

-- Location: FF_X21_Y3_N16
\inst5|inhibit_wait_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~21_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(6));

-- Location: LABCELL_X21_Y3_N18
\inst5|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~17_sumout\ = SUM(( \inst5|inhibit_wait_count\(7) ) + ( GND ) + ( \inst5|Add0~22\ ))
-- \inst5|Add0~18\ = CARRY(( \inst5|inhibit_wait_count\(7) ) + ( GND ) + ( \inst5|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_inhibit_wait_count\(7),
	cin => \inst5|Add0~22\,
	sumout => \inst5|Add0~17_sumout\,
	cout => \inst5|Add0~18\);

-- Location: FF_X21_Y3_N19
\inst5|inhibit_wait_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~17_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(7));

-- Location: LABCELL_X21_Y3_N21
\inst5|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~13_sumout\ = SUM(( \inst5|inhibit_wait_count\(8) ) + ( GND ) + ( \inst5|Add0~18\ ))
-- \inst5|Add0~14\ = CARRY(( \inst5|inhibit_wait_count\(8) ) + ( GND ) + ( \inst5|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_inhibit_wait_count\(8),
	cin => \inst5|Add0~18\,
	sumout => \inst5|Add0~13_sumout\,
	cout => \inst5|Add0~14\);

-- Location: FF_X21_Y3_N23
\inst5|inhibit_wait_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~13_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(8));

-- Location: LABCELL_X21_Y3_N24
\inst5|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~9_sumout\ = SUM(( \inst5|inhibit_wait_count\(9) ) + ( GND ) + ( \inst5|Add0~14\ ))
-- \inst5|Add0~10\ = CARRY(( \inst5|inhibit_wait_count\(9) ) + ( GND ) + ( \inst5|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(9),
	cin => \inst5|Add0~14\,
	sumout => \inst5|Add0~9_sumout\,
	cout => \inst5|Add0~10\);

-- Location: FF_X21_Y3_N26
\inst5|inhibit_wait_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~9_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(9));

-- Location: LABCELL_X21_Y3_N27
\inst5|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~5_sumout\ = SUM(( \inst5|inhibit_wait_count[10]~DUPLICATE_q\ ) + ( GND ) + ( \inst5|Add0~10\ ))
-- \inst5|Add0~6\ = CARRY(( \inst5|inhibit_wait_count[10]~DUPLICATE_q\ ) + ( GND ) + ( \inst5|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count[10]~DUPLICATE_q\,
	cin => \inst5|Add0~10\,
	sumout => \inst5|Add0~5_sumout\,
	cout => \inst5|Add0~6\);

-- Location: FF_X21_Y3_N29
\inst5|inhibit_wait_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~5_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(10));

-- Location: LABCELL_X21_Y3_N30
\inst5|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~1_sumout\ = SUM(( \inst5|inhibit_wait_count\(11) ) + ( GND ) + ( \inst5|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(11),
	cin => \inst5|Add0~6\,
	sumout => \inst5|Add0~1_sumout\);

-- Location: FF_X21_Y3_N31
\inst5|inhibit_wait_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~1_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(11));

-- Location: LABCELL_X21_Y3_N36
\inst5|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector0~0_combout\ = ( \inst5|mouse_state.INHIBIT_TRANS~q\ & ( \inst5|inhibit_wait_count\(11) ) ) # ( !\inst5|mouse_state.INHIBIT_TRANS~q\ & ( \inst5|inhibit_wait_count\(11) & ( \inst5|inhibit_wait_count\(10) ) ) ) # ( 
-- \inst5|mouse_state.INHIBIT_TRANS~q\ & ( !\inst5|inhibit_wait_count\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(10),
	datae => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	dataf => \inst5|ALT_INV_inhibit_wait_count\(11),
	combout => \inst5|Selector0~0_combout\);

-- Location: FF_X21_Y3_N38
\inst5|mouse_state.INHIBIT_TRANS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.INHIBIT_TRANS~q\);

-- Location: LABCELL_X21_Y3_N45
\inst5|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector1~0_combout\ = ( \inst5|inhibit_wait_count\(11) & ( (!\inst5|mouse_state.INHIBIT_TRANS~q\ & \inst5|inhibit_wait_count\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	datad => \inst5|ALT_INV_inhibit_wait_count\(10),
	dataf => \inst5|ALT_INV_inhibit_wait_count\(11),
	combout => \inst5|Selector1~0_combout\);

-- Location: FF_X21_Y3_N47
\inst5|mouse_state.LOAD_COMMAND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.LOAD_COMMAND~q\);

-- Location: FF_X20_Y3_N32
\inst5|mouse_state.LOAD_COMMAND2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|mouse_state.LOAD_COMMAND~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.LOAD_COMMAND2~q\);

-- Location: MLABCELL_X18_Y5_N12
\inst5|OUTCNT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT~2_combout\ = ( \inst5|OUTCNT\(0) & ( (!\inst5|OUTCNT\(1) & ((!\inst5|OUTCNT\(2)) # (!\inst5|OUTCNT\(3)))) ) ) # ( !\inst5|OUTCNT\(0) & ( (!\inst5|OUTCNT\(3) & \inst5|OUTCNT\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011101110000000001110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_OUTCNT\(2),
	datab => \inst5|ALT_INV_OUTCNT\(3),
	datad => \inst5|ALT_INV_OUTCNT\(1),
	dataf => \inst5|ALT_INV_OUTCNT\(0),
	combout => \inst5|OUTCNT~2_combout\);

-- Location: LABCELL_X20_Y3_N6
\inst5|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector3~0_combout\ = ( \inst5|output_ready~q\ & ( \inst5|mouse_state.LOAD_COMMAND2~q\ ) ) # ( !\inst5|output_ready~q\ & ( (\inst5|mouse_state.WAIT_OUTPUT_READY~q\) # (\inst5|mouse_state.LOAD_COMMAND2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\,
	datac => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	dataf => \inst5|ALT_INV_output_ready~q\,
	combout => \inst5|Selector3~0_combout\);

-- Location: FF_X20_Y5_N11
\inst5|mouse_state.WAIT_OUTPUT_READY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Selector3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.WAIT_OUTPUT_READY~q\);

-- Location: MLABCELL_X18_Y5_N51
\inst5|send_char~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|send_char~0_combout\ = ( \inst5|OUTCNT\(3) & ( ((\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ((\inst5|OUTCNT\(2)) # (\inst5|OUTCNT\(1))))) # (\inst5|send_char~q\) ) ) # ( !\inst5|OUTCNT\(3) & ( \inst5|send_char~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000111111111110000011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_OUTCNT\(1),
	datab => \inst5|ALT_INV_OUTCNT\(2),
	datac => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datad => \inst5|ALT_INV_send_char~q\,
	dataf => \inst5|ALT_INV_OUTCNT\(3),
	combout => \inst5|send_char~0_combout\);

-- Location: FF_X18_Y5_N26
\inst5|send_char\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|send_char~0_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|send_char~q\);

-- Location: MLABCELL_X18_Y5_N0
\inst5|output_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|output_ready~0_combout\ = ( \inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( !\inst5|send_char~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_send_char~q\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|output_ready~0_combout\);

-- Location: FF_X18_Y5_N44
\inst5|OUTCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|OUTCNT~2_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|OUTCNT\(1));

-- Location: MLABCELL_X18_Y5_N18
\inst5|OUTCNT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT~3_combout\ = ( \inst5|OUTCNT\(1) & ( (!\inst5|OUTCNT\(3) & !\inst5|OUTCNT\(0)) ) ) # ( !\inst5|OUTCNT\(1) & ( (!\inst5|OUTCNT\(0) & ((!\inst5|OUTCNT\(3)) # (!\inst5|OUTCNT\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_OUTCNT\(3),
	datac => \inst5|ALT_INV_OUTCNT\(2),
	datad => \inst5|ALT_INV_OUTCNT\(0),
	dataf => \inst5|ALT_INV_OUTCNT\(1),
	combout => \inst5|OUTCNT~3_combout\);

-- Location: FF_X18_Y5_N5
\inst5|OUTCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|OUTCNT~3_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|OUTCNT\(0));

-- Location: MLABCELL_X18_Y5_N6
\inst5|OUTCNT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT~1_combout\ = ( \inst5|OUTCNT\(1) & ( (!\inst5|OUTCNT\(3) & (!\inst5|OUTCNT\(0) $ (!\inst5|OUTCNT\(2)))) ) ) # ( !\inst5|OUTCNT\(1) & ( (!\inst5|OUTCNT\(3) & \inst5|OUTCNT\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001100110000000000110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_OUTCNT\(3),
	datac => \inst5|ALT_INV_OUTCNT\(0),
	datad => \inst5|ALT_INV_OUTCNT\(2),
	dataf => \inst5|ALT_INV_OUTCNT\(1),
	combout => \inst5|OUTCNT~1_combout\);

-- Location: FF_X18_Y5_N23
\inst5|OUTCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|OUTCNT~1_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|OUTCNT\(2));

-- Location: MLABCELL_X18_Y5_N33
\inst5|OUTCNT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT~0_combout\ = ( \inst5|OUTCNT\(0) & ( (!\inst5|OUTCNT\(2) & (!\inst5|OUTCNT\(1) & \inst5|OUTCNT\(3))) # (\inst5|OUTCNT\(2) & (\inst5|OUTCNT\(1) & !\inst5|OUTCNT\(3))) ) ) # ( !\inst5|OUTCNT\(0) & ( (!\inst5|OUTCNT\(2) & (!\inst5|OUTCNT\(1) & 
-- \inst5|OUTCNT\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000101101000000000010110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_OUTCNT\(2),
	datac => \inst5|ALT_INV_OUTCNT\(1),
	datad => \inst5|ALT_INV_OUTCNT\(3),
	dataf => \inst5|ALT_INV_OUTCNT\(0),
	combout => \inst5|OUTCNT~0_combout\);

-- Location: MLABCELL_X18_Y5_N45
\inst5|OUTCNT[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT[3]~feeder_combout\ = \inst5|OUTCNT~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_OUTCNT~0_combout\,
	combout => \inst5|OUTCNT[3]~feeder_combout\);

-- Location: FF_X18_Y5_N47
\inst5|OUTCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|OUTCNT[3]~feeder_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|OUTCNT\(3));

-- Location: MLABCELL_X18_Y5_N21
\inst5|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan0~0_combout\ = ( \inst5|OUTCNT\(1) & ( \inst5|OUTCNT\(3) ) ) # ( !\inst5|OUTCNT\(1) & ( (\inst5|OUTCNT\(3) & \inst5|OUTCNT\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_OUTCNT\(3),
	datad => \inst5|ALT_INV_OUTCNT\(2),
	dataf => \inst5|ALT_INV_OUTCNT\(1),
	combout => \inst5|LessThan0~0_combout\);

-- Location: FF_X18_Y5_N2
\inst5|output_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|LessThan0~0_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|output_ready~q\);

-- Location: IOIBUF_X0_Y21_N4
\PS2_DAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_DAT,
	o => \PS2_DAT~input_o\);

-- Location: LABCELL_X21_Y5_N51
\inst5|INCNT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT~2_combout\ = ( !\inst5|INCNT\(3) & ( !\inst5|INCNT\(2) $ (((!\inst5|INCNT\(1)) # (!\inst5|INCNT\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011010010101010101101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(2),
	datac => \inst5|ALT_INV_INCNT\(1),
	datad => \inst5|ALT_INV_INCNT\(0),
	dataf => \inst5|ALT_INV_INCNT\(3),
	combout => \inst5|INCNT~2_combout\);

-- Location: LABCELL_X20_Y5_N0
\inst5|INCNT[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT[3]~1_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( \inst5|READ_CHAR~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_READ_CHAR~q\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|INCNT[3]~1_combout\);

-- Location: FF_X21_Y5_N5
\inst5|INCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|INCNT~2_combout\,
	sload => VCC,
	ena => \inst5|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|INCNT\(2));

-- Location: LABCELL_X21_Y5_N3
\inst5|INCNT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT~0_combout\ = ( \inst5|INCNT\(0) & ( (!\inst5|INCNT\(3) & (\inst5|INCNT\(1) & \inst5|INCNT\(2))) ) ) # ( !\inst5|INCNT\(0) & ( (\inst5|INCNT\(3) & (!\inst5|INCNT\(1) & !\inst5|INCNT\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(3),
	datac => \inst5|ALT_INV_INCNT\(1),
	datad => \inst5|ALT_INV_INCNT\(2),
	dataf => \inst5|ALT_INV_INCNT\(0),
	combout => \inst5|INCNT~0_combout\);

-- Location: FF_X21_Y5_N35
\inst5|INCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|INCNT~0_combout\,
	sload => VCC,
	ena => \inst5|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|INCNT\(3));

-- Location: LABCELL_X21_Y5_N12
\inst5|INCNT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT~3_combout\ = ( !\inst5|INCNT\(3) & ( !\inst5|INCNT\(1) $ (!\inst5|INCNT\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_INCNT\(1),
	datac => \inst5|ALT_INV_INCNT\(0),
	dataf => \inst5|ALT_INV_INCNT\(3),
	combout => \inst5|INCNT~3_combout\);

-- Location: FF_X21_Y5_N8
\inst5|INCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|INCNT~3_combout\,
	sload => VCC,
	ena => \inst5|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|INCNT\(1));

-- Location: LABCELL_X21_Y5_N48
\inst5|INCNT~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT~4_combout\ = ( \inst5|INCNT\(3) & ( (!\inst5|INCNT\(1) & (!\inst5|INCNT\(2) & !\inst5|INCNT\(0))) ) ) # ( !\inst5|INCNT\(3) & ( !\inst5|INCNT\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_INCNT\(1),
	datac => \inst5|ALT_INV_INCNT\(2),
	datad => \inst5|ALT_INV_INCNT\(0),
	dataf => \inst5|ALT_INV_INCNT\(3),
	combout => \inst5|INCNT~4_combout\);

-- Location: FF_X21_Y5_N38
\inst5|INCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|INCNT~4_combout\,
	sload => VCC,
	ena => \inst5|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|INCNT\(0));

-- Location: LABCELL_X21_Y5_N6
\inst5|READ_CHAR~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|READ_CHAR~0_combout\ = ( \inst5|INCNT\(1) & ( \inst5|INCNT\(2) & ( (!\inst5|READ_CHAR~q\ & (!\PS2_DAT~input_o\)) # (\inst5|READ_CHAR~q\ & ((!\inst5|INCNT\(3)))) ) ) ) # ( !\inst5|INCNT\(1) & ( \inst5|INCNT\(2) & ( (!\inst5|READ_CHAR~q\ & 
-- (!\PS2_DAT~input_o\)) # (\inst5|READ_CHAR~q\ & ((!\inst5|INCNT\(3)))) ) ) ) # ( \inst5|INCNT\(1) & ( !\inst5|INCNT\(2) & ( (!\inst5|READ_CHAR~q\ & (!\PS2_DAT~input_o\)) # (\inst5|READ_CHAR~q\ & ((!\inst5|INCNT\(3)))) ) ) ) # ( !\inst5|INCNT\(1) & ( 
-- !\inst5|INCNT\(2) & ( (!\inst5|READ_CHAR~q\ & (((!\PS2_DAT~input_o\)))) # (\inst5|READ_CHAR~q\ & ((!\inst5|INCNT\(0)) # ((!\inst5|INCNT\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111010110011001111000011001100111100001100110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(0),
	datab => \ALT_INV_PS2_DAT~input_o\,
	datac => \inst5|ALT_INV_INCNT\(3),
	datad => \inst5|ALT_INV_READ_CHAR~q\,
	datae => \inst5|ALT_INV_INCNT\(1),
	dataf => \inst5|ALT_INV_INCNT\(2),
	combout => \inst5|READ_CHAR~0_combout\);

-- Location: FF_X21_Y5_N47
\inst5|READ_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|READ_CHAR~0_combout\,
	sload => VCC,
	ena => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|READ_CHAR~q\);

-- Location: LABCELL_X21_Y5_N57
\inst5|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan1~0_combout\ = ( \inst5|INCNT\(3) & ( ((\inst5|INCNT\(2)) # (\inst5|INCNT\(1))) # (\inst5|INCNT\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(0),
	datac => \inst5|ALT_INV_INCNT\(1),
	datad => \inst5|ALT_INV_INCNT\(2),
	dataf => \inst5|ALT_INV_INCNT\(3),
	combout => \inst5|LessThan1~0_combout\);

-- Location: LABCELL_X20_Y6_N15
\inst5|iready_set~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|iready_set~0_combout\ = ( \inst5|iready_set~q\ & ( \inst5|LessThan1~0_combout\ & ( (\inst5|READ_CHAR~q\) # (\PS2_DAT~input_o\) ) ) ) # ( !\inst5|iready_set~q\ & ( \inst5|LessThan1~0_combout\ & ( \inst5|READ_CHAR~q\ ) ) ) # ( \inst5|iready_set~q\ & 
-- ( !\inst5|LessThan1~0_combout\ & ( (\PS2_DAT~input_o\ & !\inst5|READ_CHAR~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_PS2_DAT~input_o\,
	datac => \inst5|ALT_INV_READ_CHAR~q\,
	datae => \inst5|ALT_INV_iready_set~q\,
	dataf => \inst5|ALT_INV_LessThan1~0_combout\,
	combout => \inst5|iready_set~0_combout\);

-- Location: FF_X20_Y3_N26
\inst5|iready_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|iready_set~0_combout\,
	sload => VCC,
	ena => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|iready_set~q\);

-- Location: LABCELL_X20_Y3_N12
\inst5|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector4~0_combout\ = ( \inst5|iready_set~q\ & ( (\inst5|output_ready~q\ & \inst5|mouse_state.WAIT_OUTPUT_READY~q\) ) ) # ( !\inst5|iready_set~q\ & ( ((\inst5|output_ready~q\ & \inst5|mouse_state.WAIT_OUTPUT_READY~q\)) # 
-- (\inst5|mouse_state.WAIT_CMD_ACK~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_output_ready~q\,
	datab => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datad => \inst5|ALT_INV_mouse_state.WAIT_CMD_ACK~q\,
	dataf => \inst5|ALT_INV_iready_set~q\,
	combout => \inst5|Selector4~0_combout\);

-- Location: FF_X20_Y3_N13
\inst5|mouse_state.WAIT_CMD_ACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.WAIT_CMD_ACK~q\);

-- Location: LABCELL_X20_Y3_N15
\inst5|mouse_state.INPUT_PACKETS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|mouse_state.INPUT_PACKETS~0_combout\ = ( \inst5|iready_set~q\ & ( (\inst5|mouse_state.INPUT_PACKETS~q\) # (\inst5|mouse_state.WAIT_CMD_ACK~q\) ) ) # ( !\inst5|iready_set~q\ & ( \inst5|mouse_state.INPUT_PACKETS~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_mouse_state.WAIT_CMD_ACK~q\,
	datad => \inst5|ALT_INV_mouse_state.INPUT_PACKETS~q\,
	dataf => \inst5|ALT_INV_iready_set~q\,
	combout => \inst5|mouse_state.INPUT_PACKETS~0_combout\);

-- Location: FF_X20_Y3_N16
\inst5|mouse_state.INPUT_PACKETS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|mouse_state.INPUT_PACKETS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.INPUT_PACKETS~q\);

-- Location: LABCELL_X20_Y3_N9
\inst5|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector6~0_combout\ = ( \inst5|mouse_state.LOAD_COMMAND~q\ ) # ( !\inst5|mouse_state.LOAD_COMMAND~q\ & ( ((\inst5|send_data~q\ & ((!\inst5|mouse_state.INHIBIT_TRANS~q\) # (\inst5|mouse_state.INPUT_PACKETS~q\)))) # 
-- (\inst5|mouse_state.LOAD_COMMAND2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101110111011100110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_send_data~q\,
	datab => \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\,
	datac => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	datad => \inst5|ALT_INV_mouse_state.INPUT_PACKETS~q\,
	dataf => \inst5|ALT_INV_mouse_state.LOAD_COMMAND~q\,
	combout => \inst5|Selector6~0_combout\);

-- Location: FF_X19_Y5_N10
\inst5|send_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Selector6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|send_data~q\);

-- Location: MLABCELL_X18_Y5_N36
\inst5|MOUSE_DATA_BUF~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|MOUSE_DATA_BUF~0_combout\ = ( \inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( \inst5|OUTCNT\(2) & ( (!\inst5|send_char~q\ & !\inst5|OUTCNT\(3)) ) ) ) # ( \inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( !\inst5|OUTCNT\(2) & ( (!\inst5|send_char~q\ & 
-- ((!\inst5|OUTCNT\(1)) # (!\inst5|OUTCNT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010001010100000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_send_char~q\,
	datab => \inst5|ALT_INV_OUTCNT\(1),
	datac => \inst5|ALT_INV_OUTCNT\(3),
	datae => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	dataf => \inst5|ALT_INV_OUTCNT\(2),
	combout => \inst5|MOUSE_DATA_BUF~0_combout\);

-- Location: FF_X18_Y5_N59
\inst5|SHIFTOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[9]~feeder_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(9));

-- Location: MLABCELL_X18_Y5_N54
\inst5|SHIFTOUT[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[8]~3_combout\ = ( !\inst5|SHIFTOUT\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTOUT\(9),
	combout => \inst5|SHIFTOUT[8]~3_combout\);

-- Location: FF_X18_Y5_N55
\inst5|SHIFTOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[8]~3_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(8));

-- Location: FF_X18_Y5_N16
\inst5|SHIFTOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(8),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(7));

-- Location: FF_X18_Y5_N13
\inst5|SHIFTOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(7),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(6));

-- Location: FF_X18_Y5_N52
\inst5|SHIFTOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(6),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(5));

-- Location: MLABCELL_X18_Y5_N48
\inst5|SHIFTOUT[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[4]~2_combout\ = !\inst5|SHIFTOUT\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_SHIFTOUT\(5),
	combout => \inst5|SHIFTOUT[4]~2_combout\);

-- Location: FF_X18_Y5_N49
\inst5|SHIFTOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[4]~2_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(4));

-- Location: MLABCELL_X18_Y5_N9
\inst5|SHIFTOUT[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[3]~1_combout\ = ( !\inst5|SHIFTOUT\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTOUT\(4),
	combout => \inst5|SHIFTOUT[3]~1_combout\);

-- Location: FF_X18_Y5_N10
\inst5|SHIFTOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[3]~1_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(3));

-- Location: MLABCELL_X18_Y5_N30
\inst5|SHIFTOUT[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[2]~0_combout\ = ( !\inst5|SHIFTOUT\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTOUT\(3),
	combout => \inst5|SHIFTOUT[2]~0_combout\);

-- Location: FF_X18_Y5_N32
\inst5|SHIFTOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[2]~0_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(2));

-- Location: FF_X18_Y5_N41
\inst5|SHIFTOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(2),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(1));

-- Location: FF_X18_Y5_N38
\inst5|MOUSE_DATA_BUF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(1),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|MOUSE_DATA_BUF~q\);

-- Location: LABCELL_X20_Y3_N33
\inst5|WideOr4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|WideOr4~combout\ = ( \inst5|mouse_state.INHIBIT_TRANS~q\ & ( \inst5|mouse_state.LOAD_COMMAND~q\ ) ) # ( !\inst5|mouse_state.INHIBIT_TRANS~q\ & ( \inst5|mouse_state.LOAD_COMMAND~q\ ) ) # ( \inst5|mouse_state.INHIBIT_TRANS~q\ & ( 
-- !\inst5|mouse_state.LOAD_COMMAND~q\ & ( \inst5|mouse_state.LOAD_COMMAND2~q\ ) ) ) # ( !\inst5|mouse_state.INHIBIT_TRANS~q\ & ( !\inst5|mouse_state.LOAD_COMMAND~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\,
	datae => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	dataf => \inst5|ALT_INV_mouse_state.LOAD_COMMAND~q\,
	combout => \inst5|WideOr4~combout\);

-- Location: MLABCELL_X13_Y9_N30
\inst2|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~33_sumout\ = SUM(( \inst2|v_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst2|Add1~34\ = CARRY(( \inst2|v_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(0),
	cin => GND,
	sumout => \inst2|Add1~33_sumout\,
	cout => \inst2|Add1~34\);

-- Location: LABCELL_X16_Y9_N0
\inst2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~21_sumout\ = SUM(( \inst2|h_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst2|Add0~22\ = CARRY(( \inst2|h_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(0),
	cin => GND,
	sumout => \inst2|Add0~21_sumout\,
	cout => \inst2|Add0~22\);

-- Location: FF_X16_Y9_N8
\inst2|h_count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~9_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count[2]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y9_N24
\inst2|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~37_sumout\ = SUM(( \inst2|h_count\(8) ) + ( GND ) + ( \inst2|Add0~34\ ))
-- \inst2|Add0~38\ = CARRY(( \inst2|h_count\(8) ) + ( GND ) + ( \inst2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(8),
	cin => \inst2|Add0~34\,
	sumout => \inst2|Add0~37_sumout\,
	cout => \inst2|Add0~38\);

-- Location: LABCELL_X16_Y9_N27
\inst2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~29_sumout\ = SUM(( \inst2|h_count\(9) ) + ( GND ) + ( \inst2|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(9),
	cin => \inst2|Add0~38\,
	sumout => \inst2|Add0~29_sumout\);

-- Location: FF_X16_Y9_N29
\inst2|h_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~29_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(9));

-- Location: FF_X16_Y9_N13
\inst2|h_count[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~17_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count[4]~DUPLICATE_q\);

-- Location: FF_X16_Y9_N19
\inst2|h_count[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~1_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count[6]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y9_N36
\inst2|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Equal0~0_combout\ = ( \inst2|h_count\(0) & ( !\inst2|h_count[6]~DUPLICATE_q\ & ( (\inst2|h_count\(9) & (\inst2|h_count[4]~DUPLICATE_q\ & (\inst2|h_count\(1) & \inst2|h_count\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(9),
	datab => \inst2|ALT_INV_h_count[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_h_count\(1),
	datad => \inst2|ALT_INV_h_count\(3),
	datae => \inst2|ALT_INV_h_count\(0),
	dataf => \inst2|ALT_INV_h_count[6]~DUPLICATE_q\,
	combout => \inst2|Equal0~0_combout\);

-- Location: LABCELL_X16_Y9_N57
\inst2|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Equal0~1_combout\ = ( \inst2|h_count\(8) & ( (!\inst2|h_count\(5) & (\inst2|h_count[2]~DUPLICATE_q\ & (!\inst2|h_count\(7) & \inst2|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(5),
	datab => \inst2|ALT_INV_h_count[2]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_h_count\(7),
	datad => \inst2|ALT_INV_Equal0~0_combout\,
	dataf => \inst2|ALT_INV_h_count\(8),
	combout => \inst2|Equal0~1_combout\);

-- Location: FF_X16_Y9_N2
\inst2|h_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~21_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(0));

-- Location: LABCELL_X16_Y9_N3
\inst2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~25_sumout\ = SUM(( \inst2|h_count\(1) ) + ( GND ) + ( \inst2|Add0~22\ ))
-- \inst2|Add0~26\ = CARRY(( \inst2|h_count\(1) ) + ( GND ) + ( \inst2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(1),
	cin => \inst2|Add0~22\,
	sumout => \inst2|Add0~25_sumout\,
	cout => \inst2|Add0~26\);

-- Location: FF_X16_Y9_N5
\inst2|h_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~25_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(1));

-- Location: LABCELL_X16_Y9_N6
\inst2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~9_sumout\ = SUM(( \inst2|h_count\(2) ) + ( GND ) + ( \inst2|Add0~26\ ))
-- \inst2|Add0~10\ = CARRY(( \inst2|h_count\(2) ) + ( GND ) + ( \inst2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(2),
	cin => \inst2|Add0~26\,
	sumout => \inst2|Add0~9_sumout\,
	cout => \inst2|Add0~10\);

-- Location: FF_X16_Y9_N7
\inst2|h_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~9_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(2));

-- Location: LABCELL_X16_Y9_N9
\inst2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~13_sumout\ = SUM(( \inst2|h_count\(3) ) + ( GND ) + ( \inst2|Add0~10\ ))
-- \inst2|Add0~14\ = CARRY(( \inst2|h_count\(3) ) + ( GND ) + ( \inst2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(3),
	cin => \inst2|Add0~10\,
	sumout => \inst2|Add0~13_sumout\,
	cout => \inst2|Add0~14\);

-- Location: FF_X16_Y9_N10
\inst2|h_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~13_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(3));

-- Location: LABCELL_X16_Y9_N12
\inst2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~17_sumout\ = SUM(( \inst2|h_count\(4) ) + ( GND ) + ( \inst2|Add0~14\ ))
-- \inst2|Add0~18\ = CARRY(( \inst2|h_count\(4) ) + ( GND ) + ( \inst2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(4),
	cin => \inst2|Add0~14\,
	sumout => \inst2|Add0~17_sumout\,
	cout => \inst2|Add0~18\);

-- Location: FF_X16_Y9_N14
\inst2|h_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~17_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(4));

-- Location: LABCELL_X16_Y9_N15
\inst2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~5_sumout\ = SUM(( \inst2|h_count\(5) ) + ( GND ) + ( \inst2|Add0~18\ ))
-- \inst2|Add0~6\ = CARRY(( \inst2|h_count\(5) ) + ( GND ) + ( \inst2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(5),
	cin => \inst2|Add0~18\,
	sumout => \inst2|Add0~5_sumout\,
	cout => \inst2|Add0~6\);

-- Location: FF_X16_Y9_N16
\inst2|h_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~5_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(5));

-- Location: LABCELL_X16_Y9_N18
\inst2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~1_sumout\ = SUM(( \inst2|h_count\(6) ) + ( GND ) + ( \inst2|Add0~6\ ))
-- \inst2|Add0~2\ = CARRY(( \inst2|h_count\(6) ) + ( GND ) + ( \inst2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(6),
	cin => \inst2|Add0~6\,
	sumout => \inst2|Add0~1_sumout\,
	cout => \inst2|Add0~2\);

-- Location: FF_X16_Y9_N20
\inst2|h_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~1_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(6));

-- Location: LABCELL_X16_Y9_N21
\inst2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~33_sumout\ = SUM(( \inst2|h_count\(7) ) + ( GND ) + ( \inst2|Add0~2\ ))
-- \inst2|Add0~34\ = CARRY(( \inst2|h_count\(7) ) + ( GND ) + ( \inst2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(7),
	cin => \inst2|Add0~2\,
	sumout => \inst2|Add0~33_sumout\,
	cout => \inst2|Add0~34\);

-- Location: FF_X16_Y9_N22
\inst2|h_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~33_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(7));

-- Location: FF_X16_Y9_N25
\inst2|h_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~37_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(8));

-- Location: MLABCELL_X13_Y9_N36
\inst2|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~5_sumout\ = SUM(( \inst2|v_count\(2) ) + ( GND ) + ( \inst2|Add1~38\ ))
-- \inst2|Add1~6\ = CARRY(( \inst2|v_count\(2) ) + ( GND ) + ( \inst2|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(2),
	cin => \inst2|Add1~38\,
	sumout => \inst2|Add1~5_sumout\,
	cout => \inst2|Add1~6\);

-- Location: MLABCELL_X13_Y9_N39
\inst2|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~1_sumout\ = SUM(( \inst2|v_count\(3) ) + ( GND ) + ( \inst2|Add1~6\ ))
-- \inst2|Add1~2\ = CARRY(( \inst2|v_count\(3) ) + ( GND ) + ( \inst2|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(3),
	cin => \inst2|Add1~6\,
	sumout => \inst2|Add1~1_sumout\,
	cout => \inst2|Add1~2\);

-- Location: LABCELL_X16_Y9_N54
\inst2|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Equal1~0_combout\ = ( !\inst2|h_count\(8) & ( (\inst2|h_count\(5) & (!\inst2|h_count[2]~DUPLICATE_q\ & (\inst2|Equal0~0_combout\ & \inst2|h_count\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(5),
	datab => \inst2|ALT_INV_h_count[2]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_Equal0~0_combout\,
	datad => \inst2|ALT_INV_h_count\(7),
	dataf => \inst2|ALT_INV_h_count\(8),
	combout => \inst2|Equal1~0_combout\);

-- Location: LABCELL_X16_Y9_N48
\inst2|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan1~0_combout\ = ( !\inst2|h_count[2]~DUPLICATE_q\ & ( (!\inst2|h_count\(1)) # (!\inst2|h_count\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count\(1),
	datad => \inst2|ALT_INV_h_count\(0),
	dataf => \inst2|ALT_INV_h_count[2]~DUPLICATE_q\,
	combout => \inst2|LessThan1~0_combout\);

-- Location: LABCELL_X16_Y9_N51
\inst2|process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~4_combout\ = ( !\inst2|h_count[6]~DUPLICATE_q\ & ( ((!\inst2|h_count[4]~DUPLICATE_q\) # ((!\inst2|h_count\(3)) # (!\inst2|h_count\(5)))) # (\inst2|LessThan1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101111111111111110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan1~0_combout\,
	datab => \inst2|ALT_INV_h_count[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_h_count\(3),
	datad => \inst2|ALT_INV_h_count\(5),
	dataf => \inst2|ALT_INV_h_count[6]~DUPLICATE_q\,
	combout => \inst2|process_0~4_combout\);

-- Location: MLABCELL_X13_Y9_N27
\inst2|v_count[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|v_count[9]~0_combout\ = ( \inst2|process_0~4_combout\ & ( ((\inst2|h_count\(8) & \inst2|process_0~6_combout\)) # (\inst2|Equal1~0_combout\) ) ) # ( !\inst2|process_0~4_combout\ & ( ((\inst2|process_0~6_combout\ & ((\inst2|h_count\(7)) # 
-- (\inst2|h_count\(8))))) # (\inst2|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101111111000011110111111100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(8),
	datab => \inst2|ALT_INV_h_count\(7),
	datac => \inst2|ALT_INV_Equal1~0_combout\,
	datad => \inst2|ALT_INV_process_0~6_combout\,
	dataf => \inst2|ALT_INV_process_0~4_combout\,
	combout => \inst2|v_count[9]~0_combout\);

-- Location: FF_X13_Y9_N41
\inst2|v_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~1_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(3));

-- Location: MLABCELL_X13_Y9_N42
\inst2|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~29_sumout\ = SUM(( \inst2|v_count\(4) ) + ( GND ) + ( \inst2|Add1~2\ ))
-- \inst2|Add1~30\ = CARRY(( \inst2|v_count\(4) ) + ( GND ) + ( \inst2|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(4),
	cin => \inst2|Add1~2\,
	sumout => \inst2|Add1~29_sumout\,
	cout => \inst2|Add1~30\);

-- Location: FF_X13_Y9_N44
\inst2|v_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~29_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(4));

-- Location: MLABCELL_X13_Y9_N45
\inst2|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~21_sumout\ = SUM(( \inst2|v_count\(5) ) + ( GND ) + ( \inst2|Add1~30\ ))
-- \inst2|Add1~22\ = CARRY(( \inst2|v_count\(5) ) + ( GND ) + ( \inst2|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(5),
	cin => \inst2|Add1~30\,
	sumout => \inst2|Add1~21_sumout\,
	cout => \inst2|Add1~22\);

-- Location: FF_X13_Y9_N46
\inst2|v_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~21_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(5));

-- Location: MLABCELL_X13_Y9_N48
\inst2|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~17_sumout\ = SUM(( \inst2|v_count\(6) ) + ( GND ) + ( \inst2|Add1~22\ ))
-- \inst2|Add1~18\ = CARRY(( \inst2|v_count\(6) ) + ( GND ) + ( \inst2|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(6),
	cin => \inst2|Add1~22\,
	sumout => \inst2|Add1~17_sumout\,
	cout => \inst2|Add1~18\);

-- Location: FF_X13_Y9_N50
\inst2|v_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~17_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(6));

-- Location: MLABCELL_X13_Y9_N51
\inst2|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~13_sumout\ = SUM(( \inst2|v_count\(7) ) + ( GND ) + ( \inst2|Add1~18\ ))
-- \inst2|Add1~14\ = CARRY(( \inst2|v_count\(7) ) + ( GND ) + ( \inst2|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(7),
	cin => \inst2|Add1~18\,
	sumout => \inst2|Add1~13_sumout\,
	cout => \inst2|Add1~14\);

-- Location: FF_X13_Y9_N52
\inst2|v_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~13_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(7));

-- Location: MLABCELL_X13_Y9_N54
\inst2|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~9_sumout\ = SUM(( \inst2|v_count\(8) ) + ( GND ) + ( \inst2|Add1~14\ ))
-- \inst2|Add1~10\ = CARRY(( \inst2|v_count\(8) ) + ( GND ) + ( \inst2|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(8),
	cin => \inst2|Add1~14\,
	sumout => \inst2|Add1~9_sumout\,
	cout => \inst2|Add1~10\);

-- Location: FF_X13_Y9_N56
\inst2|v_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~9_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(8));

-- Location: FF_X13_Y9_N49
\inst2|v_count[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~17_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count[6]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y9_N6
\inst2|process_0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~5_combout\ = ( !\inst2|v_count\(4) & ( (!\inst2|v_count\(8) & (!\inst2|v_count\(5) & (!\inst2|v_count\(7) & !\inst2|v_count[6]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_v_count\(8),
	datab => \inst2|ALT_INV_v_count\(5),
	datac => \inst2|ALT_INV_v_count\(7),
	datad => \inst2|ALT_INV_v_count[6]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_v_count\(4),
	combout => \inst2|process_0~5_combout\);

-- Location: MLABCELL_X13_Y9_N57
\inst2|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~25_sumout\ = SUM(( \inst2|v_count\(9) ) + ( GND ) + ( \inst2|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(9),
	cin => \inst2|Add1~10\,
	sumout => \inst2|Add1~25_sumout\);

-- Location: FF_X13_Y9_N58
\inst2|v_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~25_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(9));

-- Location: MLABCELL_X13_Y9_N0
\inst2|process_0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~6_combout\ = ( \inst2|v_count\(9) & ( (\inst2|h_count\(9) & ((!\inst2|process_0~5_combout\) # ((\inst2|v_count\(3) & \inst2|v_count\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000010000111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_v_count\(3),
	datab => \inst2|ALT_INV_v_count\(2),
	datac => \inst2|ALT_INV_h_count\(9),
	datad => \inst2|ALT_INV_process_0~5_combout\,
	dataf => \inst2|ALT_INV_v_count\(9),
	combout => \inst2|process_0~6_combout\);

-- Location: MLABCELL_X13_Y9_N24
\inst2|process_0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~7_combout\ = ( \inst2|process_0~4_combout\ & ( (\inst2|h_count\(8) & \inst2|process_0~6_combout\) ) ) # ( !\inst2|process_0~4_combout\ & ( (\inst2|process_0~6_combout\ & ((\inst2|h_count\(7)) # (\inst2|h_count\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(8),
	datab => \inst2|ALT_INV_h_count\(7),
	datac => \inst2|ALT_INV_process_0~6_combout\,
	dataf => \inst2|ALT_INV_process_0~4_combout\,
	combout => \inst2|process_0~7_combout\);

-- Location: FF_X13_Y9_N32
\inst2|v_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~33_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(0));

-- Location: MLABCELL_X13_Y9_N33
\inst2|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~37_sumout\ = SUM(( \inst2|v_count\(1) ) + ( GND ) + ( \inst2|Add1~34\ ))
-- \inst2|Add1~38\ = CARRY(( \inst2|v_count\(1) ) + ( GND ) + ( \inst2|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(1),
	cin => \inst2|Add1~34\,
	sumout => \inst2|Add1~37_sumout\,
	cout => \inst2|Add1~38\);

-- Location: FF_X13_Y9_N34
\inst2|v_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~37_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(1));

-- Location: FF_X13_Y9_N37
\inst2|v_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~5_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(2));

-- Location: MLABCELL_X13_Y9_N21
\inst2|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~0_combout\ = ( !\inst2|v_count\(4) & ( (!\inst2|v_count\(9) & (!\inst2|v_count\(0) $ (!\inst2|v_count\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000000010101010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_v_count\(9),
	datac => \inst2|ALT_INV_v_count\(0),
	datad => \inst2|ALT_INV_v_count\(1),
	dataf => \inst2|ALT_INV_v_count\(4),
	combout => \inst2|process_0~0_combout\);

-- Location: MLABCELL_X13_Y9_N18
\inst2|LessThan7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~0_combout\ = ( \inst2|v_count\(7) & ( (\inst2|v_count\(5) & (\inst2|v_count\(6) & \inst2|v_count\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_v_count\(5),
	datac => \inst2|ALT_INV_v_count\(6),
	datad => \inst2|ALT_INV_v_count\(8),
	dataf => \inst2|ALT_INV_v_count\(7),
	combout => \inst2|LessThan7~0_combout\);

-- Location: MLABCELL_X13_Y9_N3
\inst2|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~1_combout\ = ( \inst2|LessThan7~0_combout\ & ( (!\inst2|v_count\(2)) # ((!\inst2|v_count\(3)) # (!\inst2|process_0~0_combout\)) ) ) # ( !\inst2|LessThan7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111001111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_v_count\(2),
	datac => \inst2|ALT_INV_v_count\(3),
	datad => \inst2|ALT_INV_process_0~0_combout\,
	dataf => \inst2|ALT_INV_LessThan7~0_combout\,
	combout => \inst2|process_0~1_combout\);

-- Location: FF_X13_Y9_N4
\inst2|vert_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|vert_sync~q\);

-- Location: FF_X18_Y7_N41
\inst2|vert_sync_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|vert_sync~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|vert_sync_out~q\);

-- Location: LABCELL_X16_Y9_N45
\inst2|process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~3_combout\ = ( \inst2|h_count\(8) ) # ( !\inst2|h_count\(8) & ( (!\inst2|h_count\(7)) # (!\inst2|h_count\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count\(7),
	datad => \inst2|ALT_INV_h_count\(9),
	dataf => \inst2|ALT_INV_h_count\(8),
	combout => \inst2|process_0~3_combout\);

-- Location: LABCELL_X16_Y9_N42
\inst2|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~2_combout\ = ( \inst2|h_count\(3) & ( !\inst2|h_count[4]~DUPLICATE_q\ ) ) # ( !\inst2|h_count\(3) & ( (!\inst2|h_count[4]~DUPLICATE_q\) # ((!\inst2|h_count\(2) & ((!\inst2|h_count\(1)) # (!\inst2|h_count\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101100111011101110110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(2),
	datab => \inst2|ALT_INV_h_count[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_h_count\(1),
	datad => \inst2|ALT_INV_h_count\(0),
	dataf => \inst2|ALT_INV_h_count\(3),
	combout => \inst2|process_0~2_combout\);

-- Location: LABCELL_X16_Y9_N30
\inst2|process_0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~8_combout\ = ( !\inst2|h_count\(5) & ( ((!\inst2|h_count\(6) & (\inst2|process_0~2_combout\))) # (\inst2|process_0~3_combout\) ) ) # ( \inst2|h_count\(5) & ( ((\inst2|h_count\(6) & (\inst2|h_count\(4) & ((\inst2|h_count\(3)) # 
-- (\inst2|h_count\(2)))))) # (\inst2|process_0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011101100111011001100110011011100111011001110110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(6),
	datab => \inst2|ALT_INV_process_0~3_combout\,
	datac => \inst2|ALT_INV_h_count\(2),
	datad => \inst2|ALT_INV_h_count\(4),
	datae => \inst2|ALT_INV_h_count\(5),
	dataf => \inst2|ALT_INV_h_count\(3),
	datag => \inst2|ALT_INV_process_0~2_combout\,
	combout => \inst2|process_0~8_combout\);

-- Location: FF_X16_Y9_N31
\inst2|horiz_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|process_0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|horiz_sync~q\);

-- Location: LABCELL_X19_Y38_N30
\inst2|horiz_sync_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|horiz_sync_out~feeder_combout\ = ( \inst2|horiz_sync~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst2|ALT_INV_horiz_sync~q\,
	combout => \inst2|horiz_sync_out~feeder_combout\);

-- Location: FF_X19_Y38_N31
\inst2|horiz_sync_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|horiz_sync_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|horiz_sync_out~q\);

-- Location: LABCELL_X21_Y5_N30
\inst5|PACKET_COUNT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_COUNT~0_combout\ = ( \inst5|PACKET_COUNT\(0) & ( \inst5|PACKET_COUNT\(1) ) ) # ( !\inst5|PACKET_COUNT\(0) & ( \inst5|PACKET_COUNT\(1) ) ) # ( !\inst5|PACKET_COUNT\(0) & ( !\inst5|PACKET_COUNT\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(1),
	combout => \inst5|PACKET_COUNT~0_combout\);

-- Location: LABCELL_X19_Y5_N21
\inst5|PACKET_CHAR2[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[7]~0_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( \inst5|LessThan1~0_combout\ & ( \inst5|READ_CHAR~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_READ_CHAR~q\,
	datae => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	dataf => \inst5|ALT_INV_LessThan1~0_combout\,
	combout => \inst5|PACKET_CHAR2[7]~0_combout\);

-- Location: FF_X19_Y5_N20
\inst5|PACKET_COUNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|PACKET_COUNT~0_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_COUNT\(0));

-- Location: LABCELL_X19_Y5_N3
\inst5|new_cursor_row[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[8]~0_combout\ = ( \inst5|PACKET_COUNT\(1) & ( !\inst5|PACKET_COUNT\(0) ) ) # ( !\inst5|PACKET_COUNT\(1) & ( \inst5|PACKET_COUNT\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(1),
	combout => \inst5|new_cursor_row[8]~0_combout\);

-- Location: FF_X19_Y5_N23
\inst5|PACKET_COUNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|new_cursor_row[8]~0_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_COUNT\(1));

-- Location: LABCELL_X20_Y6_N57
\inst5|SHIFTIN[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTIN[1]~0_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (\inst5|READ_CHAR~q\ & !\inst5|LessThan1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_READ_CHAR~q\,
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|SHIFTIN[1]~0_combout\);

-- Location: FF_X20_Y6_N58
\inst5|SHIFTIN[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \PS2_DAT~input_o\,
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(8));

-- Location: FF_X20_Y6_N32
\inst5|SHIFTIN[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(8),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(7));

-- Location: LABCELL_X19_Y5_N36
\inst5|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal4~0_combout\ = ( \inst5|PACKET_COUNT\(0) & ( !\inst5|PACKET_COUNT\(1) ) ) # ( !\inst5|PACKET_COUNT\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PACKET_COUNT\(1),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(0),
	combout => \inst5|Equal4~0_combout\);

-- Location: LABCELL_X20_Y5_N24
\inst5|right_button~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|right_button~0_combout\ = ( !\inst5|Equal4~0_combout\ & ( (\inst5|READ_CHAR~q\ & (!\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & \inst5|LessThan1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_READ_CHAR~q\,
	datac => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	dataf => \inst5|ALT_INV_Equal4~0_combout\,
	combout => \inst5|right_button~0_combout\);

-- Location: FF_X20_Y6_N14
\inst5|PACKET_CHAR3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(7),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(7));

-- Location: FF_X20_Y6_N38
\inst5|SHIFTIN[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(7),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(6));

-- Location: LABCELL_X20_Y6_N24
\inst5|PACKET_CHAR3[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR3[6]~feeder_combout\ = ( \inst5|SHIFTIN\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTIN\(6),
	combout => \inst5|PACKET_CHAR3[6]~feeder_combout\);

-- Location: FF_X20_Y6_N25
\inst5|PACKET_CHAR3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR3[6]~feeder_combout\,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(6));

-- Location: FF_X19_Y6_N17
\inst5|SHIFTIN[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(6),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(5));

-- Location: LABCELL_X20_Y6_N0
\inst5|PACKET_CHAR3[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR3[5]~feeder_combout\ = \inst5|SHIFTIN\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_SHIFTIN\(5),
	combout => \inst5|PACKET_CHAR3[5]~feeder_combout\);

-- Location: FF_X20_Y6_N1
\inst5|PACKET_CHAR3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR3[5]~feeder_combout\,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(5));

-- Location: LABCELL_X20_Y6_N48
\inst5|SHIFTIN[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTIN[4]~feeder_combout\ = \inst5|SHIFTIN\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_SHIFTIN\(5),
	combout => \inst5|SHIFTIN[4]~feeder_combout\);

-- Location: FF_X20_Y6_N50
\inst5|SHIFTIN[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTIN[4]~feeder_combout\,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(4));

-- Location: LABCELL_X20_Y6_N27
\inst5|PACKET_CHAR3[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR3[4]~feeder_combout\ = \inst5|SHIFTIN\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_SHIFTIN\(4),
	combout => \inst5|PACKET_CHAR3[4]~feeder_combout\);

-- Location: FF_X20_Y6_N28
\inst5|PACKET_CHAR3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR3[4]~feeder_combout\,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(4));

-- Location: FF_X20_Y6_N56
\inst5|SHIFTIN[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(4),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(3));

-- Location: LABCELL_X20_Y6_N3
\inst5|PACKET_CHAR3[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR3[3]~feeder_combout\ = \inst5|SHIFTIN\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_SHIFTIN\(3),
	combout => \inst5|PACKET_CHAR3[3]~feeder_combout\);

-- Location: FF_X20_Y6_N4
\inst5|PACKET_CHAR3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR3[3]~feeder_combout\,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(3));

-- Location: LABCELL_X21_Y5_N15
\inst5|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal3~0_combout\ = ( !\inst5|PACKET_COUNT\(1) & ( !\inst5|PACKET_COUNT\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(1),
	combout => \inst5|Equal3~0_combout\);

-- Location: LABCELL_X20_Y4_N45
\inst5|cursor_row~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~11_combout\ = ( \inst5|LessThan5~2_combout\ & ( \inst5|new_cursor_row\(1) & ( (!\inst5|Equal3~0_combout\ & (((\inst5|cursor_row\(7)) # (\inst5|RECV_UART~2_combout\)) # (\inst5|cursor_row\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(8),
	datab => \inst5|ALT_INV_RECV_UART~2_combout\,
	datac => \inst5|ALT_INV_Equal3~0_combout\,
	datad => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_LessThan5~2_combout\,
	dataf => \inst5|ALT_INV_new_cursor_row\(1),
	combout => \inst5|cursor_row~11_combout\);

-- Location: LABCELL_X20_Y5_N12
\inst5|PACKET_CHAR1[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR1[1]~0_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (\inst5|READ_CHAR~q\ & (!\inst5|PACKET_COUNT\(1) & \inst5|LessThan1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_READ_CHAR~q\,
	datab => \inst5|ALT_INV_PACKET_COUNT\(1),
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|PACKET_CHAR1[1]~0_combout\);

-- Location: FF_X20_Y4_N46
\inst5|cursor_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~11_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(1));

-- Location: FF_X20_Y6_N53
\inst5|SHIFTIN[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(3),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(2));

-- Location: LABCELL_X20_Y6_N39
\inst5|SHIFTIN[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTIN[1]~feeder_combout\ = ( \inst5|SHIFTIN\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTIN\(2),
	combout => \inst5|SHIFTIN[1]~feeder_combout\);

-- Location: FF_X20_Y6_N41
\inst5|SHIFTIN[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTIN[1]~feeder_combout\,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(1));

-- Location: LABCELL_X19_Y4_N39
\inst5|PACKET_CHAR3[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR3[1]~feeder_combout\ = \inst5|SHIFTIN\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_SHIFTIN\(1),
	combout => \inst5|PACKET_CHAR3[1]~feeder_combout\);

-- Location: FF_X19_Y4_N41
\inst5|PACKET_CHAR3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR3[1]~feeder_combout\,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(1));

-- Location: FF_X20_Y6_N35
\inst5|SHIFTIN[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(1),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(0));

-- Location: FF_X20_Y6_N19
\inst5|PACKET_CHAR3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(0),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(0));

-- Location: LABCELL_X20_Y4_N0
\inst5|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~9_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(0) $ (!\inst5|cursor_row\(0)) ) + ( !VCC ) + ( !VCC ))
-- \inst5|Add4~10\ = CARRY(( !\inst5|PACKET_CHAR3\(0) $ (!\inst5|cursor_row\(0)) ) + ( !VCC ) + ( !VCC ))
-- \inst5|Add4~11\ = SHARE((!\inst5|PACKET_CHAR3\(0)) # (\inst5|cursor_row\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_CHAR3\(0),
	datac => \inst5|ALT_INV_cursor_row\(0),
	cin => GND,
	sharein => GND,
	sumout => \inst5|Add4~9_sumout\,
	cout => \inst5|Add4~10\,
	shareout => \inst5|Add4~11\);

-- Location: LABCELL_X19_Y4_N18
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X20_Y5_N15
\inst5|new_cursor_row[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[9]~1_combout\ = ( !\inst5|new_cursor_row[8]~0_combout\ & ( (\inst5|READ_CHAR~q\ & (!\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & \inst5|LessThan1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_READ_CHAR~q\,
	datac => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	dataf => \inst5|ALT_INV_new_cursor_row[8]~0_combout\,
	combout => \inst5|new_cursor_row[9]~1_combout\);

-- Location: FF_X20_Y4_N2
\inst5|new_cursor_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~9_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(0));

-- Location: LABCELL_X20_Y4_N42
\inst5|cursor_row~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~6_combout\ = ( \inst5|LessThan5~2_combout\ & ( \inst5|new_cursor_row\(0) & ( (!\inst5|Equal3~0_combout\ & (((\inst5|cursor_row\(7)) # (\inst5|RECV_UART~2_combout\)) # (\inst5|cursor_row\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(8),
	datab => \inst5|ALT_INV_RECV_UART~2_combout\,
	datac => \inst5|ALT_INV_cursor_row\(7),
	datad => \inst5|ALT_INV_Equal3~0_combout\,
	datae => \inst5|ALT_INV_LessThan5~2_combout\,
	dataf => \inst5|ALT_INV_new_cursor_row\(0),
	combout => \inst5|cursor_row~6_combout\);

-- Location: FF_X20_Y4_N43
\inst5|cursor_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~6_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(0));

-- Location: LABCELL_X20_Y4_N3
\inst5|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~25_sumout\ = SUM(( !\inst5|cursor_row\(1) $ (\inst5|PACKET_CHAR3\(1)) ) + ( \inst5|Add4~11\ ) + ( \inst5|Add4~10\ ))
-- \inst5|Add4~26\ = CARRY(( !\inst5|cursor_row\(1) $ (\inst5|PACKET_CHAR3\(1)) ) + ( \inst5|Add4~11\ ) + ( \inst5|Add4~10\ ))
-- \inst5|Add4~27\ = SHARE((\inst5|cursor_row\(1) & !\inst5|PACKET_CHAR3\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_cursor_row\(1),
	datac => \inst5|ALT_INV_PACKET_CHAR3\(1),
	cin => \inst5|Add4~10\,
	sharein => \inst5|Add4~11\,
	sumout => \inst5|Add4~25_sumout\,
	cout => \inst5|Add4~26\,
	shareout => \inst5|Add4~27\);

-- Location: FF_X20_Y4_N5
\inst5|new_cursor_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~25_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(1));

-- Location: LABCELL_X19_Y4_N36
\inst5|PACKET_CHAR3[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR3[2]~feeder_combout\ = \inst5|SHIFTIN\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_SHIFTIN\(2),
	combout => \inst5|PACKET_CHAR3[2]~feeder_combout\);

-- Location: FF_X19_Y4_N37
\inst5|PACKET_CHAR3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR3[2]~feeder_combout\,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(2));

-- Location: LABCELL_X20_Y4_N6
\inst5|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~21_sumout\ = SUM(( !\inst5|cursor_row\(2) $ (\inst5|PACKET_CHAR3\(2)) ) + ( \inst5|Add4~27\ ) + ( \inst5|Add4~26\ ))
-- \inst5|Add4~22\ = CARRY(( !\inst5|cursor_row\(2) $ (\inst5|PACKET_CHAR3\(2)) ) + ( \inst5|Add4~27\ ) + ( \inst5|Add4~26\ ))
-- \inst5|Add4~23\ = SHARE((\inst5|cursor_row\(2) & !\inst5|PACKET_CHAR3\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_cursor_row\(2),
	datac => \inst5|ALT_INV_PACKET_CHAR3\(2),
	cin => \inst5|Add4~26\,
	sharein => \inst5|Add4~27\,
	sumout => \inst5|Add4~21_sumout\,
	cout => \inst5|Add4~22\,
	shareout => \inst5|Add4~23\);

-- Location: FF_X20_Y4_N8
\inst5|new_cursor_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~21_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(2));

-- Location: LABCELL_X20_Y4_N51
\inst5|cursor_row~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~10_combout\ = ( \inst5|LessThan5~2_combout\ & ( \inst5|new_cursor_row\(2) & ( (!\inst5|Equal3~0_combout\ & (((\inst5|cursor_row\(7)) # (\inst5|RECV_UART~2_combout\)) # (\inst5|cursor_row\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(8),
	datab => \inst5|ALT_INV_RECV_UART~2_combout\,
	datac => \inst5|ALT_INV_Equal3~0_combout\,
	datad => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_LessThan5~2_combout\,
	dataf => \inst5|ALT_INV_new_cursor_row\(2),
	combout => \inst5|cursor_row~10_combout\);

-- Location: FF_X20_Y4_N52
\inst5|cursor_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~10_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(2));

-- Location: LABCELL_X20_Y4_N9
\inst5|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~17_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(3) $ (\inst5|cursor_row\(3)) ) + ( \inst5|Add4~23\ ) + ( \inst5|Add4~22\ ))
-- \inst5|Add4~18\ = CARRY(( !\inst5|PACKET_CHAR3\(3) $ (\inst5|cursor_row\(3)) ) + ( \inst5|Add4~23\ ) + ( \inst5|Add4~22\ ))
-- \inst5|Add4~19\ = SHARE((!\inst5|PACKET_CHAR3\(3) & \inst5|cursor_row\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_CHAR3\(3),
	datac => \inst5|ALT_INV_cursor_row\(3),
	cin => \inst5|Add4~22\,
	sharein => \inst5|Add4~23\,
	sumout => \inst5|Add4~17_sumout\,
	cout => \inst5|Add4~18\,
	shareout => \inst5|Add4~19\);

-- Location: FF_X20_Y4_N11
\inst5|new_cursor_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~17_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(3));

-- Location: LABCELL_X20_Y4_N12
\inst5|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~13_sumout\ = SUM(( !\inst5|cursor_row\(4) $ (\inst5|PACKET_CHAR3\(4)) ) + ( \inst5|Add4~19\ ) + ( \inst5|Add4~18\ ))
-- \inst5|Add4~14\ = CARRY(( !\inst5|cursor_row\(4) $ (\inst5|PACKET_CHAR3\(4)) ) + ( \inst5|Add4~19\ ) + ( \inst5|Add4~18\ ))
-- \inst5|Add4~15\ = SHARE((\inst5|cursor_row\(4) & !\inst5|PACKET_CHAR3\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_row\(4),
	datad => \inst5|ALT_INV_PACKET_CHAR3\(4),
	cin => \inst5|Add4~18\,
	sharein => \inst5|Add4~19\,
	sumout => \inst5|Add4~13_sumout\,
	cout => \inst5|Add4~14\,
	shareout => \inst5|Add4~15\);

-- Location: FF_X20_Y4_N14
\inst5|new_cursor_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~13_sumout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(4));

-- Location: LABCELL_X20_Y4_N39
\inst5|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan5~0_combout\ = ( !\inst5|new_cursor_row\(4) & ( (!\inst5|new_cursor_row\(1) & (!\inst5|new_cursor_row\(3) & (!\inst5|new_cursor_row\(2) & !\inst5|new_cursor_row\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(1),
	datab => \inst5|ALT_INV_new_cursor_row\(3),
	datac => \inst5|ALT_INV_new_cursor_row\(2),
	datad => \inst5|ALT_INV_new_cursor_row\(0),
	dataf => \inst5|ALT_INV_new_cursor_row\(4),
	combout => \inst5|LessThan5~0_combout\);

-- Location: LABCELL_X20_Y4_N30
\inst5|LessThan5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan5~2_combout\ = ( \inst5|LessThan5~0_combout\ & ( !\inst5|new_cursor_row\(9) ) ) # ( !\inst5|LessThan5~0_combout\ & ( (!\inst5|new_cursor_row\(9) & ((!\inst5|new_cursor_row\(8)) # (!\inst5|LessThan5~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(9),
	datac => \inst5|ALT_INV_new_cursor_row\(8),
	datad => \inst5|ALT_INV_LessThan5~1_combout\,
	dataf => \inst5|ALT_INV_LessThan5~0_combout\,
	combout => \inst5|LessThan5~2_combout\);

-- Location: LABCELL_X20_Y4_N48
\inst5|cursor_row~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~9_combout\ = ( \inst5|LessThan5~2_combout\ & ( \inst5|new_cursor_row\(3) & ( (!\inst5|Equal3~0_combout\ & (((\inst5|cursor_row\(7)) # (\inst5|RECV_UART~2_combout\)) # (\inst5|cursor_row\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(8),
	datab => \inst5|ALT_INV_RECV_UART~2_combout\,
	datac => \inst5|ALT_INV_cursor_row\(7),
	datad => \inst5|ALT_INV_Equal3~0_combout\,
	datae => \inst5|ALT_INV_LessThan5~2_combout\,
	dataf => \inst5|ALT_INV_new_cursor_row\(3),
	combout => \inst5|cursor_row~9_combout\);

-- Location: FF_X20_Y4_N49
\inst5|cursor_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~9_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(3));

-- Location: LABCELL_X20_Y4_N15
\inst5|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~37_sumout\ = SUM(( !\inst5|cursor_row\(5) $ (\inst5|PACKET_CHAR3\(5)) ) + ( \inst5|Add4~15\ ) + ( \inst5|Add4~14\ ))
-- \inst5|Add4~38\ = CARRY(( !\inst5|cursor_row\(5) $ (\inst5|PACKET_CHAR3\(5)) ) + ( \inst5|Add4~15\ ) + ( \inst5|Add4~14\ ))
-- \inst5|Add4~39\ = SHARE((\inst5|cursor_row\(5) & !\inst5|PACKET_CHAR3\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010000000000000000001001100110011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(5),
	datab => \inst5|ALT_INV_PACKET_CHAR3\(5),
	cin => \inst5|Add4~14\,
	sharein => \inst5|Add4~15\,
	sumout => \inst5|Add4~37_sumout\,
	cout => \inst5|Add4~38\,
	shareout => \inst5|Add4~39\);

-- Location: LABCELL_X20_Y4_N18
\inst5|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~33_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(6) $ (\inst5|cursor_row\(6)) ) + ( \inst5|Add4~39\ ) + ( \inst5|Add4~38\ ))
-- \inst5|Add4~34\ = CARRY(( !\inst5|PACKET_CHAR3\(6) $ (\inst5|cursor_row\(6)) ) + ( \inst5|Add4~39\ ) + ( \inst5|Add4~38\ ))
-- \inst5|Add4~35\ = SHARE((!\inst5|PACKET_CHAR3\(6) & \inst5|cursor_row\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_CHAR3\(6),
	datac => \inst5|ALT_INV_cursor_row\(6),
	cin => \inst5|Add4~38\,
	sharein => \inst5|Add4~39\,
	sumout => \inst5|Add4~33_sumout\,
	cout => \inst5|Add4~34\,
	shareout => \inst5|Add4~35\);

-- Location: FF_X20_Y4_N20
\inst5|new_cursor_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~33_sumout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(6));

-- Location: LABCELL_X20_Y4_N21
\inst5|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~29_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(7) $ (\inst5|cursor_row\(7)) ) + ( \inst5|Add4~35\ ) + ( \inst5|Add4~34\ ))
-- \inst5|Add4~30\ = CARRY(( !\inst5|PACKET_CHAR3\(7) $ (\inst5|cursor_row\(7)) ) + ( \inst5|Add4~35\ ) + ( \inst5|Add4~34\ ))
-- \inst5|Add4~31\ = SHARE((!\inst5|PACKET_CHAR3\(7) & \inst5|cursor_row\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR3\(7),
	datad => \inst5|ALT_INV_cursor_row\(7),
	cin => \inst5|Add4~34\,
	sharein => \inst5|Add4~35\,
	sumout => \inst5|Add4~29_sumout\,
	cout => \inst5|Add4~30\,
	shareout => \inst5|Add4~31\);

-- Location: FF_X20_Y4_N23
\inst5|new_cursor_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~29_sumout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(7));

-- Location: LABCELL_X20_Y4_N54
\inst5|LessThan5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan5~1_combout\ = ( \inst5|new_cursor_row\(5) & ( (\inst5|new_cursor_row\(6) & \inst5|new_cursor_row\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_new_cursor_row\(6),
	datad => \inst5|ALT_INV_new_cursor_row\(7),
	dataf => \inst5|ALT_INV_new_cursor_row\(5),
	combout => \inst5|LessThan5~1_combout\);

-- Location: LABCELL_X20_Y4_N57
\inst5|cursor_row~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~7_combout\ = ( \inst5|new_cursor_row\(8) & ( (\inst5|new_cursor_row\(4) & (!\inst5|new_cursor_row\(9) & ((!\inst5|LessThan5~1_combout\) # (\inst5|LessThan5~0_combout\)))) ) ) # ( !\inst5|new_cursor_row\(8) & ( (\inst5|new_cursor_row\(4) 
-- & !\inst5|new_cursor_row\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001011000000000000101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_LessThan5~1_combout\,
	datab => \inst5|ALT_INV_LessThan5~0_combout\,
	datac => \inst5|ALT_INV_new_cursor_row\(4),
	datad => \inst5|ALT_INV_new_cursor_row\(9),
	dataf => \inst5|ALT_INV_new_cursor_row\(8),
	combout => \inst5|cursor_row~7_combout\);

-- Location: LABCELL_X19_Y5_N42
\inst5|cursor_row~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~8_combout\ = ( \inst5|PACKET_COUNT\(1) & ( \inst5|cursor_row\(7) & ( \inst5|cursor_row~7_combout\ ) ) ) # ( !\inst5|PACKET_COUNT\(1) & ( \inst5|cursor_row\(7) & ( (!\inst5|PACKET_COUNT\(0)) # (\inst5|cursor_row~7_combout\) ) ) ) # ( 
-- \inst5|PACKET_COUNT\(1) & ( !\inst5|cursor_row\(7) & ( (\inst5|cursor_row~7_combout\ & ((\inst5|RECV_UART~2_combout\) # (\inst5|cursor_row\(8)))) ) ) ) # ( !\inst5|PACKET_COUNT\(1) & ( !\inst5|cursor_row\(7) & ( (!\inst5|PACKET_COUNT\(0)) # 
-- ((\inst5|cursor_row~7_combout\ & ((\inst5|RECV_UART~2_combout\) # (\inst5|cursor_row\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111001111000001010000111111001111110011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(8),
	datab => \inst5|ALT_INV_PACKET_COUNT\(0),
	datac => \inst5|ALT_INV_cursor_row~7_combout\,
	datad => \inst5|ALT_INV_RECV_UART~2_combout\,
	datae => \inst5|ALT_INV_PACKET_COUNT\(1),
	dataf => \inst5|ALT_INV_cursor_row\(7),
	combout => \inst5|cursor_row~8_combout\);

-- Location: FF_X19_Y5_N43
\inst5|cursor_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~8_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(4));

-- Location: FF_X20_Y4_N17
\inst5|new_cursor_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~37_sumout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(5));

-- Location: LABCELL_X20_Y3_N18
\inst5|cursor_row~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~12_combout\ = ( !\inst5|new_cursor_row\(5) & ( !\inst5|new_cursor_row\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(9),
	dataf => \inst5|ALT_INV_new_cursor_row\(5),
	combout => \inst5|cursor_row~12_combout\);

-- Location: LABCELL_X21_Y5_N24
\inst5|cursor_row~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~13_combout\ = ( \inst5|cursor_row~12_combout\ & ( \inst5|cursor_row\(8) & ( (!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0)) ) ) ) # ( !\inst5|cursor_row~12_combout\ & ( \inst5|cursor_row\(8) ) ) # ( \inst5|cursor_row~12_combout\ & 
-- ( !\inst5|cursor_row\(8) & ( (!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0)) ) ) ) # ( !\inst5|cursor_row~12_combout\ & ( !\inst5|cursor_row\(8) & ( (((!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0))) # (\inst5|RECV_UART~2_combout\)) # 
-- (\inst5|cursor_row\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111111111111100010001000100011111111111111111000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(1),
	datab => \inst5|ALT_INV_PACKET_COUNT\(0),
	datac => \inst5|ALT_INV_cursor_row\(7),
	datad => \inst5|ALT_INV_RECV_UART~2_combout\,
	datae => \inst5|ALT_INV_cursor_row~12_combout\,
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst5|cursor_row~13_combout\);

-- Location: FF_X21_Y5_N25
\inst5|cursor_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~13_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(5));

-- Location: LABCELL_X20_Y4_N24
\inst5|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~5_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(7) $ (\inst5|cursor_row\(8)) ) + ( \inst5|Add4~31\ ) + ( \inst5|Add4~30\ ))
-- \inst5|Add4~6\ = CARRY(( !\inst5|PACKET_CHAR3\(7) $ (\inst5|cursor_row\(8)) ) + ( \inst5|Add4~31\ ) + ( \inst5|Add4~30\ ))
-- \inst5|Add4~7\ = SHARE((!\inst5|PACKET_CHAR3\(7) & \inst5|cursor_row\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR3\(7),
	datac => \inst5|ALT_INV_cursor_row\(8),
	cin => \inst5|Add4~30\,
	sharein => \inst5|Add4~31\,
	sumout => \inst5|Add4~5_sumout\,
	cout => \inst5|Add4~6\,
	shareout => \inst5|Add4~7\);

-- Location: FF_X20_Y4_N26
\inst5|new_cursor_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~5_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(8));

-- Location: LABCELL_X20_Y3_N21
\inst5|cursor_row~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~0_combout\ = ( !\inst5|new_cursor_row\(8) & ( !\inst5|new_cursor_row\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_new_cursor_row\(9),
	dataf => \inst5|ALT_INV_new_cursor_row\(8),
	combout => \inst5|cursor_row~0_combout\);

-- Location: LABCELL_X19_Y5_N30
\inst5|cursor_row~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~1_combout\ = ( \inst5|cursor_row\(7) & ( \inst5|RECV_UART~2_combout\ & ( (!\inst5|cursor_row~0_combout\ & ((\inst5|PACKET_COUNT\(0)) # (\inst5|PACKET_COUNT\(1)))) ) ) ) # ( !\inst5|cursor_row\(7) & ( \inst5|RECV_UART~2_combout\ & ( 
-- (!\inst5|cursor_row~0_combout\ & ((\inst5|PACKET_COUNT\(0)) # (\inst5|PACKET_COUNT\(1)))) ) ) ) # ( \inst5|cursor_row\(7) & ( !\inst5|RECV_UART~2_combout\ & ( (!\inst5|cursor_row~0_combout\ & ((\inst5|PACKET_COUNT\(0)) # (\inst5|PACKET_COUNT\(1)))) ) ) ) 
-- # ( !\inst5|cursor_row\(7) & ( !\inst5|RECV_UART~2_combout\ & ( (!\inst5|cursor_row~0_combout\ & (\inst5|cursor_row\(8) & ((\inst5|PACKET_COUNT\(0)) # (\inst5|PACKET_COUNT\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100010000010101010101000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row~0_combout\,
	datab => \inst5|ALT_INV_cursor_row\(8),
	datac => \inst5|ALT_INV_PACKET_COUNT\(1),
	datad => \inst5|ALT_INV_PACKET_COUNT\(0),
	datae => \inst5|ALT_INV_cursor_row\(7),
	dataf => \inst5|ALT_INV_RECV_UART~2_combout\,
	combout => \inst5|cursor_row~1_combout\);

-- Location: FF_X19_Y5_N26
\inst5|cursor_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_row~1_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(8));

-- Location: LABCELL_X20_Y4_N27
\inst5|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~1_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(7) ) + ( \inst5|Add4~7\ ) + ( \inst5|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR3\(7),
	cin => \inst5|Add4~6\,
	sharein => \inst5|Add4~7\,
	sumout => \inst5|Add4~1_sumout\);

-- Location: FF_X20_Y4_N29
\inst5|new_cursor_row[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~1_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(9));

-- Location: LABCELL_X20_Y4_N36
\inst5|RECV_UART~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~1_combout\ = ( !\inst5|new_cursor_row\(5) & ( (!\inst5|new_cursor_row\(6) & !\inst5|new_cursor_row\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_new_cursor_row\(6),
	datad => \inst5|ALT_INV_new_cursor_row\(7),
	dataf => \inst5|ALT_INV_new_cursor_row\(5),
	combout => \inst5|RECV_UART~1_combout\);

-- Location: LABCELL_X20_Y4_N33
\inst5|RECV_UART~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~0_combout\ = ( !\inst5|new_cursor_row\(4) & ( (!\inst5|new_cursor_row\(2) & (!\inst5|new_cursor_row\(3) & !\inst5|new_cursor_row\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_new_cursor_row\(2),
	datac => \inst5|ALT_INV_new_cursor_row\(3),
	datad => \inst5|ALT_INV_new_cursor_row\(1),
	dataf => \inst5|ALT_INV_new_cursor_row\(4),
	combout => \inst5|RECV_UART~0_combout\);

-- Location: LABCELL_X19_Y4_N33
\inst5|RECV_UART~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~2_combout\ = ( \inst5|RECV_UART~1_combout\ & ( \inst5|RECV_UART~0_combout\ & ( (!\inst5|new_cursor_row\(9) & (\inst5|new_cursor_row\(8) & !\inst5|new_cursor_row\(0))) ) ) ) # ( !\inst5|RECV_UART~1_combout\ & ( \inst5|RECV_UART~0_combout\ 
-- & ( (!\inst5|new_cursor_row\(9) & !\inst5|new_cursor_row\(8)) ) ) ) # ( \inst5|RECV_UART~1_combout\ & ( !\inst5|RECV_UART~0_combout\ & ( (!\inst5|new_cursor_row\(9) & !\inst5|new_cursor_row\(8)) ) ) ) # ( !\inst5|RECV_UART~1_combout\ & ( 
-- !\inst5|RECV_UART~0_combout\ & ( (!\inst5|new_cursor_row\(9) & !\inst5|new_cursor_row\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(9),
	datac => \inst5|ALT_INV_new_cursor_row\(8),
	datad => \inst5|ALT_INV_new_cursor_row\(0),
	datae => \inst5|ALT_INV_RECV_UART~1_combout\,
	dataf => \inst5|ALT_INV_RECV_UART~0_combout\,
	combout => \inst5|RECV_UART~2_combout\);

-- Location: LABCELL_X19_Y4_N9
\inst5|cursor_row~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~2_combout\ = ( !\inst5|new_cursor_row\(7) & ( !\inst5|new_cursor_row\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_new_cursor_row\(9),
	dataf => \inst5|ALT_INV_new_cursor_row\(7),
	combout => \inst5|cursor_row~2_combout\);

-- Location: LABCELL_X19_Y5_N24
\inst5|cursor_row~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~3_combout\ = ( \inst5|cursor_row\(8) & ( \inst5|cursor_row~2_combout\ & ( (!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0)) ) ) ) # ( !\inst5|cursor_row\(8) & ( \inst5|cursor_row~2_combout\ & ( (!\inst5|PACKET_COUNT\(1) & 
-- !\inst5|PACKET_COUNT\(0)) ) ) ) # ( \inst5|cursor_row\(8) & ( !\inst5|cursor_row~2_combout\ ) ) # ( !\inst5|cursor_row\(8) & ( !\inst5|cursor_row~2_combout\ & ( (((!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0))) # (\inst5|cursor_row\(7))) # 
-- (\inst5|RECV_UART~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111111111111111111111111111110001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(1),
	datab => \inst5|ALT_INV_PACKET_COUNT\(0),
	datac => \inst5|ALT_INV_RECV_UART~2_combout\,
	datad => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_cursor_row\(8),
	dataf => \inst5|ALT_INV_cursor_row~2_combout\,
	combout => \inst5|cursor_row~3_combout\);

-- Location: FF_X19_Y5_N32
\inst5|cursor_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_row~3_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(7));

-- Location: LABCELL_X20_Y3_N27
\inst5|cursor_row~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~4_combout\ = ( !\inst5|new_cursor_row\(9) & ( !\inst5|new_cursor_row\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_new_cursor_row\(6),
	datae => \inst5|ALT_INV_new_cursor_row\(9),
	combout => \inst5|cursor_row~4_combout\);

-- Location: LABCELL_X19_Y5_N27
\inst5|cursor_row~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~5_combout\ = ( \inst5|cursor_row\(8) & ( \inst5|cursor_row~4_combout\ & ( (!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0)) ) ) ) # ( !\inst5|cursor_row\(8) & ( \inst5|cursor_row~4_combout\ & ( (!\inst5|PACKET_COUNT\(1) & 
-- !\inst5|PACKET_COUNT\(0)) ) ) ) # ( \inst5|cursor_row\(8) & ( !\inst5|cursor_row~4_combout\ ) ) # ( !\inst5|cursor_row\(8) & ( !\inst5|cursor_row~4_combout\ & ( (((!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0))) # (\inst5|RECV_UART~2_combout\)) # 
-- (\inst5|cursor_row\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111111111111111111111111111110001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(1),
	datab => \inst5|ALT_INV_PACKET_COUNT\(0),
	datac => \inst5|ALT_INV_cursor_row\(7),
	datad => \inst5|ALT_INV_RECV_UART~2_combout\,
	datae => \inst5|ALT_INV_cursor_row\(8),
	dataf => \inst5|ALT_INV_cursor_row~4_combout\,
	combout => \inst5|cursor_row~5_combout\);

-- Location: FF_X19_Y5_N29
\inst5|cursor_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~5_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(6));

-- Location: LABCELL_X21_Y5_N0
\inst6|SevenSeg_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out~0_combout\ = ( \inst5|cursor_row\(8) & ( (!\inst5|cursor_row\(6)) # (!\inst5|cursor_row\(7)) ) ) # ( !\inst5|cursor_row\(8) & ( \inst5|cursor_row\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_cursor_row\(6),
	datac => \inst5|ALT_INV_cursor_row\(7),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out~0_combout\);

-- Location: LABCELL_X21_Y5_N36
\inst6|SevenSeg_out[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[5]~1_combout\ = ( \inst5|cursor_row\(8) & ( (\inst5|cursor_row\(7) & \inst5|cursor_row\(6)) ) ) # ( !\inst5|cursor_row\(8) & ( (\inst5|cursor_row\(6)) # (\inst5|cursor_row\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(7),
	datab => \inst5|ALT_INV_cursor_row\(6),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out[5]~1_combout\);

-- Location: LABCELL_X21_Y5_N45
\inst6|SevenSeg_out[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[4]~2_combout\ = ( \inst5|cursor_row\(8) & ( (!\inst5|cursor_row\(7)) # (\inst5|cursor_row\(6)) ) ) # ( !\inst5|cursor_row\(8) & ( \inst5|cursor_row\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(7),
	datab => \inst5|ALT_INV_cursor_row\(6),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out[4]~2_combout\);

-- Location: LABCELL_X21_Y5_N21
\inst6|SevenSeg_out[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[3]~3_combout\ = ( \inst5|cursor_row\(8) & ( !\inst5|cursor_row\(6) $ (\inst5|cursor_row\(7)) ) ) # ( !\inst5|cursor_row\(8) & ( (\inst5|cursor_row\(6) & !\inst5|cursor_row\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_row\(6),
	datad => \inst5|ALT_INV_cursor_row\(7),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out[3]~3_combout\);

-- Location: LABCELL_X21_Y5_N54
\inst6|SevenSeg_out[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[2]~4_combout\ = ( !\inst5|cursor_row\(8) & ( (!\inst5|cursor_row\(6) & \inst5|cursor_row\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_cursor_row\(6),
	datac => \inst5|ALT_INV_cursor_row\(7),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out[2]~4_combout\);

-- Location: LABCELL_X21_Y5_N39
\inst6|SevenSeg_out[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[1]~5_combout\ = ( \inst5|cursor_row\(8) & ( !\inst5|cursor_row\(7) $ (\inst5|cursor_row\(6)) ) ) # ( !\inst5|cursor_row\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(7),
	datab => \inst5|ALT_INV_cursor_row\(6),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out[1]~5_combout\);

-- Location: LABCELL_X21_Y5_N42
\inst6|SevenSeg_out[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[3]~6_combout\ = (!\inst5|cursor_row\(7) & (!\inst5|cursor_row\(6) $ (!\inst5|cursor_row\(8))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(7),
	datab => \inst5|ALT_INV_cursor_row\(6),
	datac => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out[3]~6_combout\);

-- Location: LABCELL_X21_Y5_N18
\inst5|PACKET_CHAR2[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[7]~1_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (\inst5|LessThan1~0_combout\ & (\inst5|PACKET_COUNT\(1) & (\inst5|READ_CHAR~q\ & !\inst5|PACKET_COUNT\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_LessThan1~0_combout\,
	datab => \inst5|ALT_INV_PACKET_COUNT\(1),
	datac => \inst5|ALT_INV_READ_CHAR~q\,
	datad => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|PACKET_CHAR2[7]~1_combout\);

-- Location: FF_X17_Y5_N8
\inst5|PACKET_CHAR2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(7),
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(7));

-- Location: LABCELL_X20_Y6_N9
\inst5|PACKET_CHAR2[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[6]~feeder_combout\ = ( \inst5|SHIFTIN\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTIN\(6),
	combout => \inst5|PACKET_CHAR2[6]~feeder_combout\);

-- Location: FF_X20_Y6_N10
\inst5|PACKET_CHAR2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR2[6]~feeder_combout\,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(6));

-- Location: LABCELL_X20_Y5_N54
\inst5|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~5_sumout\ = SUM(( \inst5|cursor_column\(8) ) + ( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|Add5~10\ ))
-- \inst5|Add5~6\ = CARRY(( \inst5|cursor_column\(8) ) + ( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR2\(7),
	datac => \inst5|ALT_INV_cursor_column\(8),
	cin => \inst5|Add5~10\,
	sumout => \inst5|Add5~5_sumout\,
	cout => \inst5|Add5~6\);

-- Location: LABCELL_X20_Y5_N57
\inst5|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~13_sumout\ = SUM(( \inst5|cursor_column\(9) ) + ( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR2\(7),
	datad => \inst5|ALT_INV_cursor_column\(9),
	cin => \inst5|Add5~6\,
	sumout => \inst5|Add5~13_sumout\);

-- Location: FF_X20_Y5_N59
\inst5|new_cursor_column[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~13_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(9));

-- Location: FF_X20_Y6_N7
\inst5|PACKET_CHAR2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(0),
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(0));

-- Location: LABCELL_X19_Y5_N0
\inst5|cursor_column~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~4_combout\ = ( \inst5|new_cursor_column\(7) & ( (!\inst5|new_cursor_column\(9) & \inst5|new_cursor_column\(0)) ) ) # ( !\inst5|new_cursor_column\(7) & ( (\inst5|new_cursor_column\(0) & ((!\inst5|new_cursor_column\(8)) # 
-- (!\inst5|new_cursor_column\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_new_cursor_column\(9),
	datad => \inst5|ALT_INV_new_cursor_column\(0),
	dataf => \inst5|ALT_INV_new_cursor_column\(7),
	combout => \inst5|cursor_column~4_combout\);

-- Location: FF_X19_Y5_N1
\inst5|cursor_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~4_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(0));

-- Location: LABCELL_X20_Y5_N30
\inst5|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~17_sumout\ = SUM(( \inst5|cursor_column\(0) ) + ( \inst5|PACKET_CHAR2\(0) ) + ( !VCC ))
-- \inst5|Add5~18\ = CARRY(( \inst5|cursor_column\(0) ) + ( \inst5|PACKET_CHAR2\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR2\(0),
	datad => \inst5|ALT_INV_cursor_column\(0),
	cin => GND,
	sumout => \inst5|Add5~17_sumout\,
	cout => \inst5|Add5~18\);

-- Location: FF_X20_Y5_N32
\inst5|new_cursor_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~17_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(0));

-- Location: LABCELL_X19_Y4_N42
\inst5|PACKET_CHAR2[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[1]~feeder_combout\ = \inst5|SHIFTIN\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_SHIFTIN\(1),
	combout => \inst5|PACKET_CHAR2[1]~feeder_combout\);

-- Location: FF_X19_Y4_N43
\inst5|PACKET_CHAR2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR2[1]~feeder_combout\,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(1));

-- Location: LABCELL_X19_Y5_N48
\inst5|cursor_column~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~9_combout\ = ( \inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(1) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(7)) # (!\inst5|new_cursor_column\(0))))) ) ) ) # ( 
-- !\inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(1) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(7) & !\inst5|new_cursor_column\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111000111110001111110011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(7),
	datab => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_new_cursor_column\(9),
	datad => \inst5|ALT_INV_new_cursor_column\(0),
	datae => \inst5|ALT_INV_RECV_UART~3_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(1),
	combout => \inst5|cursor_column~9_combout\);

-- Location: FF_X19_Y5_N49
\inst5|cursor_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~9_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(1));

-- Location: LABCELL_X20_Y5_N33
\inst5|Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~37_sumout\ = SUM(( \inst5|cursor_column\(1) ) + ( \inst5|PACKET_CHAR2\(1) ) + ( \inst5|Add5~18\ ))
-- \inst5|Add5~38\ = CARRY(( \inst5|cursor_column\(1) ) + ( \inst5|PACKET_CHAR2\(1) ) + ( \inst5|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_CHAR2\(1),
	datad => \inst5|ALT_INV_cursor_column\(1),
	cin => \inst5|Add5~18\,
	sumout => \inst5|Add5~37_sumout\,
	cout => \inst5|Add5~38\);

-- Location: FF_X20_Y5_N35
\inst5|new_cursor_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~37_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(1));

-- Location: FF_X19_Y6_N22
\inst5|PACKET_CHAR2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(5),
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(5));

-- Location: LABCELL_X19_Y5_N12
\inst5|cursor_column~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~5_combout\ = ( \inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(5) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(7)) # (!\inst5|new_cursor_column\(0))))) ) ) ) # ( 
-- !\inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(5) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(7) & !\inst5|new_cursor_column\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111000111110001111110011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(7),
	datab => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_new_cursor_column\(9),
	datad => \inst5|ALT_INV_new_cursor_column\(0),
	datae => \inst5|ALT_INV_RECV_UART~3_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(5),
	combout => \inst5|cursor_column~5_combout\);

-- Location: FF_X19_Y5_N13
\inst5|cursor_column[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~5_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(5));

-- Location: LABCELL_X20_Y6_N42
\inst5|PACKET_CHAR2[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[4]~feeder_combout\ = \inst5|SHIFTIN\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_SHIFTIN\(4),
	combout => \inst5|PACKET_CHAR2[4]~feeder_combout\);

-- Location: FF_X20_Y6_N43
\inst5|PACKET_CHAR2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR2[4]~feeder_combout\,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(4));

-- Location: LABCELL_X20_Y6_N45
\inst5|PACKET_CHAR2[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[3]~feeder_combout\ = \inst5|SHIFTIN\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_SHIFTIN\(3),
	combout => \inst5|PACKET_CHAR2[3]~feeder_combout\);

-- Location: FF_X20_Y6_N46
\inst5|PACKET_CHAR2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR2[3]~feeder_combout\,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(3));

-- Location: FF_X19_Y6_N10
\inst5|PACKET_CHAR2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(2),
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(2));

-- Location: LABCELL_X20_Y5_N36
\inst5|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~33_sumout\ = SUM(( \inst5|PACKET_CHAR2\(2) ) + ( \inst5|cursor_column\(2) ) + ( \inst5|Add5~38\ ))
-- \inst5|Add5~34\ = CARRY(( \inst5|PACKET_CHAR2\(2) ) + ( \inst5|cursor_column\(2) ) + ( \inst5|Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_cursor_column\(2),
	datad => \inst5|ALT_INV_PACKET_CHAR2\(2),
	cin => \inst5|Add5~38\,
	sumout => \inst5|Add5~33_sumout\,
	cout => \inst5|Add5~34\);

-- Location: FF_X20_Y5_N38
\inst5|new_cursor_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~33_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(2));

-- Location: LABCELL_X19_Y5_N57
\inst5|cursor_column~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~8_combout\ = ( \inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(2) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(7)) # (!\inst5|new_cursor_column\(0))))) ) ) ) # ( 
-- !\inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(2) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(7) & !\inst5|new_cursor_column\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111100010001111111111001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(7),
	datab => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_new_cursor_column\(0),
	datad => \inst5|ALT_INV_new_cursor_column\(9),
	datae => \inst5|ALT_INV_RECV_UART~3_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(2),
	combout => \inst5|cursor_column~8_combout\);

-- Location: FF_X19_Y5_N58
\inst5|cursor_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~8_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(2));

-- Location: LABCELL_X20_Y5_N39
\inst5|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~29_sumout\ = SUM(( \inst5|cursor_column\(3) ) + ( \inst5|PACKET_CHAR2\(3) ) + ( \inst5|Add5~34\ ))
-- \inst5|Add5~30\ = CARRY(( \inst5|cursor_column\(3) ) + ( \inst5|PACKET_CHAR2\(3) ) + ( \inst5|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR2\(3),
	datad => \inst5|ALT_INV_cursor_column\(3),
	cin => \inst5|Add5~34\,
	sumout => \inst5|Add5~29_sumout\,
	cout => \inst5|Add5~30\);

-- Location: FF_X20_Y5_N41
\inst5|new_cursor_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~29_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(3));

-- Location: LABCELL_X19_Y5_N54
\inst5|cursor_column~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~7_combout\ = ( \inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(3) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(7)) # (!\inst5|new_cursor_column\(0))))) ) ) ) # ( 
-- !\inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(3) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(7) & !\inst5|new_cursor_column\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111000111110001111110011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(7),
	datab => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_new_cursor_column\(9),
	datad => \inst5|ALT_INV_new_cursor_column\(0),
	datae => \inst5|ALT_INV_RECV_UART~3_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(3),
	combout => \inst5|cursor_column~7_combout\);

-- Location: FF_X19_Y5_N55
\inst5|cursor_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~7_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(3));

-- Location: LABCELL_X20_Y5_N42
\inst5|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~25_sumout\ = SUM(( \inst5|cursor_column\(4) ) + ( \inst5|PACKET_CHAR2\(4) ) + ( \inst5|Add5~30\ ))
-- \inst5|Add5~26\ = CARRY(( \inst5|cursor_column\(4) ) + ( \inst5|PACKET_CHAR2\(4) ) + ( \inst5|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR2\(4),
	datad => \inst5|ALT_INV_cursor_column\(4),
	cin => \inst5|Add5~30\,
	sumout => \inst5|Add5~25_sumout\,
	cout => \inst5|Add5~26\);

-- Location: FF_X20_Y5_N44
\inst5|new_cursor_column[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~25_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(4));

-- Location: LABCELL_X19_Y5_N15
\inst5|cursor_column~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~6_combout\ = ( \inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(4) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(7)) # (!\inst5|new_cursor_column\(0))))) ) ) ) # ( 
-- !\inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(4) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(7) & !\inst5|new_cursor_column\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111100010001111111111001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(7),
	datab => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_new_cursor_column\(0),
	datad => \inst5|ALT_INV_new_cursor_column\(9),
	datae => \inst5|ALT_INV_RECV_UART~3_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(4),
	combout => \inst5|cursor_column~6_combout\);

-- Location: FF_X19_Y5_N17
\inst5|cursor_column[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~6_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(4));

-- Location: LABCELL_X20_Y5_N45
\inst5|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~21_sumout\ = SUM(( \inst5|cursor_column\(5) ) + ( \inst5|PACKET_CHAR2\(5) ) + ( \inst5|Add5~26\ ))
-- \inst5|Add5~22\ = CARRY(( \inst5|cursor_column\(5) ) + ( \inst5|PACKET_CHAR2\(5) ) + ( \inst5|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR2\(5),
	datad => \inst5|ALT_INV_cursor_column\(5),
	cin => \inst5|Add5~26\,
	sumout => \inst5|Add5~21_sumout\,
	cout => \inst5|Add5~22\);

-- Location: FF_X20_Y5_N47
\inst5|new_cursor_column[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~21_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(5));

-- Location: LABCELL_X20_Y5_N48
\inst5|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~1_sumout\ = SUM(( \inst5|PACKET_CHAR2\(6) ) + ( \inst5|cursor_column\(6) ) + ( \inst5|Add5~22\ ))
-- \inst5|Add5~2\ = CARRY(( \inst5|PACKET_CHAR2\(6) ) + ( \inst5|cursor_column\(6) ) + ( \inst5|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_CHAR2\(6),
	datac => \inst5|ALT_INV_cursor_column\(6),
	cin => \inst5|Add5~22\,
	sumout => \inst5|Add5~1_sumout\,
	cout => \inst5|Add5~2\);

-- Location: FF_X20_Y5_N50
\inst5|new_cursor_column[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~1_sumout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(6));

-- Location: LABCELL_X20_Y5_N6
\inst5|RECV_UART~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~3_combout\ = ( !\inst5|new_cursor_column\(2) & ( !\inst5|new_cursor_column\(4) & ( (!\inst5|new_cursor_column\(1) & (!\inst5|new_cursor_column\(5) & (!\inst5|new_cursor_column\(6) & !\inst5|new_cursor_column\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(1),
	datab => \inst5|ALT_INV_new_cursor_column\(5),
	datac => \inst5|ALT_INV_new_cursor_column\(6),
	datad => \inst5|ALT_INV_new_cursor_column\(3),
	datae => \inst5|ALT_INV_new_cursor_column\(2),
	dataf => \inst5|ALT_INV_new_cursor_column\(4),
	combout => \inst5|RECV_UART~3_combout\);

-- Location: LABCELL_X20_Y5_N18
\inst5|RECV_UART~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~4_combout\ = ( \inst5|RECV_UART~3_combout\ & ( (!\inst5|new_cursor_column\(9) & ((!\inst5|new_cursor_column\(7) & (\inst5|new_cursor_column\(8) & !\inst5|new_cursor_column\(0))) # (\inst5|new_cursor_column\(7) & 
-- (!\inst5|new_cursor_column\(8))))) ) ) # ( !\inst5|RECV_UART~3_combout\ & ( (!\inst5|new_cursor_column\(8) & !\inst5|new_cursor_column\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000001100000010000000110000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(7),
	datab => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_new_cursor_column\(9),
	datad => \inst5|ALT_INV_new_cursor_column\(0),
	dataf => \inst5|ALT_INV_RECV_UART~3_combout\,
	combout => \inst5|RECV_UART~4_combout\);

-- Location: LABCELL_X19_Y5_N6
\inst5|cursor_column[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column[2]~1_combout\ = ( !\inst5|cursor_column\(8) & ( \inst5|PACKET_COUNT\(1) & ( (!\inst5|cursor_column\(9) & (!\inst5|cursor_column\(7) & !\inst5|RECV_UART~4_combout\)) ) ) ) # ( \inst5|cursor_column\(8) & ( !\inst5|PACKET_COUNT\(1) & ( 
-- !\inst5|PACKET_COUNT\(0) ) ) ) # ( !\inst5|cursor_column\(8) & ( !\inst5|PACKET_COUNT\(1) & ( (!\inst5|PACKET_COUNT\(0)) # ((!\inst5|cursor_column\(9) & (!\inst5|cursor_column\(7) & !\inst5|RECV_UART~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011110000111100001111000010001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(9),
	datab => \inst5|ALT_INV_cursor_column\(7),
	datac => \inst5|ALT_INV_PACKET_COUNT\(0),
	datad => \inst5|ALT_INV_RECV_UART~4_combout\,
	datae => \inst5|ALT_INV_cursor_column\(8),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(1),
	combout => \inst5|cursor_column[2]~1_combout\);

-- Location: FF_X19_Y5_N38
\inst5|cursor_column[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|new_cursor_column\(9),
	sclr => \inst5|cursor_column[2]~1_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(9));

-- Location: LABCELL_X20_Y3_N36
\inst7|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~0_combout\ = ( !\inst5|cursor_column\(7) & ( (!\inst5|cursor_column\(9) & !\inst5|cursor_column\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_column\(9),
	datad => \inst5|ALT_INV_cursor_column\(8),
	dataf => \inst5|ALT_INV_cursor_column\(7),
	combout => \inst7|Equal0~0_combout\);

-- Location: LABCELL_X20_Y5_N21
\inst5|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan9~0_combout\ = ( \inst5|RECV_UART~3_combout\ & ( (\inst5|new_cursor_column\(9) & (((\inst5|new_cursor_column\(7) & \inst5|new_cursor_column\(0))) # (\inst5|new_cursor_column\(8)))) ) ) # ( !\inst5|RECV_UART~3_combout\ & ( 
-- (\inst5|new_cursor_column\(9) & ((\inst5|new_cursor_column\(8)) # (\inst5|new_cursor_column\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(7),
	datab => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_new_cursor_column\(0),
	datad => \inst5|ALT_INV_new_cursor_column\(9),
	dataf => \inst5|ALT_INV_RECV_UART~3_combout\,
	combout => \inst5|LessThan9~0_combout\);

-- Location: LABCELL_X20_Y3_N3
\inst5|cursor_column~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~0_combout\ = ( \inst5|LessThan9~0_combout\ & ( \inst5|RECV_UART~4_combout\ & ( \inst5|Equal3~0_combout\ ) ) ) # ( !\inst5|LessThan9~0_combout\ & ( \inst5|RECV_UART~4_combout\ & ( (\inst5|new_cursor_column\(6)) # 
-- (\inst5|Equal3~0_combout\) ) ) ) # ( \inst5|LessThan9~0_combout\ & ( !\inst5|RECV_UART~4_combout\ & ( \inst5|Equal3~0_combout\ ) ) ) # ( !\inst5|LessThan9~0_combout\ & ( !\inst5|RECV_UART~4_combout\ & ( ((!\inst7|Equal0~0_combout\ & 
-- \inst5|new_cursor_column\(6))) # (\inst5|Equal3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010101010101010101011111010111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal3~0_combout\,
	datab => \inst7|ALT_INV_Equal0~0_combout\,
	datac => \inst5|ALT_INV_new_cursor_column\(6),
	datae => \inst5|ALT_INV_LessThan9~0_combout\,
	dataf => \inst5|ALT_INV_RECV_UART~4_combout\,
	combout => \inst5|cursor_column~0_combout\);

-- Location: FF_X20_Y3_N5
\inst5|cursor_column[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~0_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(6));

-- Location: LABCELL_X20_Y5_N51
\inst5|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~9_sumout\ = SUM(( \inst5|cursor_column\(7) ) + ( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|Add5~2\ ))
-- \inst5|Add5~10\ = CARRY(( \inst5|cursor_column\(7) ) + ( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR2\(7),
	datad => \inst5|ALT_INV_cursor_column\(7),
	cin => \inst5|Add5~2\,
	sumout => \inst5|Add5~9_sumout\,
	cout => \inst5|Add5~10\);

-- Location: FF_X20_Y5_N53
\inst5|new_cursor_column[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~9_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(7));

-- Location: LABCELL_X19_Y5_N39
\inst5|cursor_column~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~3_combout\ = ( \inst5|new_cursor_column\(9) & ( (\inst5|new_cursor_column\(8)) # (\inst5|new_cursor_column\(7)) ) ) # ( !\inst5|new_cursor_column\(9) & ( \inst5|new_cursor_column\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(7),
	datac => \inst5|ALT_INV_new_cursor_column\(8),
	dataf => \inst5|ALT_INV_new_cursor_column\(9),
	combout => \inst5|cursor_column~3_combout\);

-- Location: FF_X19_Y5_N41
\inst5|cursor_column[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~3_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(7));

-- Location: FF_X20_Y5_N56
\inst5|new_cursor_column[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~5_sumout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(8));

-- Location: LABCELL_X20_Y5_N3
\inst5|cursor_column~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~2_combout\ = ( \inst5|LessThan9~0_combout\ & ( \inst5|Equal3~0_combout\ ) ) # ( !\inst5|LessThan9~0_combout\ & ( ((\inst5|new_cursor_column\(8) & ((!\inst7|Equal0~0_combout\) # (\inst5|RECV_UART~4_combout\)))) # 
-- (\inst5|Equal3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100011111010111110001111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(8),
	datab => \inst5|ALT_INV_RECV_UART~4_combout\,
	datac => \inst5|ALT_INV_Equal3~0_combout\,
	datad => \inst7|ALT_INV_Equal0~0_combout\,
	dataf => \inst5|ALT_INV_LessThan9~0_combout\,
	combout => \inst5|cursor_column~2_combout\);

-- Location: FF_X20_Y5_N5
\inst5|cursor_column[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~2_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(8));

-- Location: LABCELL_X20_Y3_N39
\inst7|SevenSeg_out[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[6]~0_combout\ = ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(7)) # (\inst5|cursor_column\(8)) ) ) # ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(8) & (!\inst5|cursor_column\(7))) # (\inst5|cursor_column\(8) & 
-- (\inst5|cursor_column\(7) & \inst5|cursor_column\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010011001100010001001100101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datab => \inst5|ALT_INV_cursor_column\(7),
	datad => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[6]~0_combout\);

-- Location: LABCELL_X20_Y3_N57
\inst7|SevenSeg_out[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[5]~6_combout\ = ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(7)) # (\inst5|cursor_column\(8)) ) ) # ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(8) & ((\inst5|cursor_column\(6)) # (\inst5|cursor_column\(7)))) # 
-- (\inst5|cursor_column\(8) & (\inst5|cursor_column\(7) & \inst5|cursor_column\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010111011001000101011101101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datab => \inst5|ALT_INV_cursor_column\(7),
	datad => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[5]~6_combout\);

-- Location: LABCELL_X20_Y3_N42
\inst7|SevenSeg_out[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[4]~1_combout\ = ( \inst5|cursor_column\(9) & ( ((\inst5|cursor_column\(6)) # (\inst5|cursor_column\(7))) # (\inst5|cursor_column\(8)) ) ) # ( !\inst5|cursor_column\(9) & ( ((\inst5|cursor_column\(8) & !\inst5|cursor_column\(7))) # 
-- (\inst5|cursor_column\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101001111010011110100111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datab => \inst5|ALT_INV_cursor_column\(7),
	datac => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[4]~1_combout\);

-- Location: LABCELL_X20_Y3_N54
\inst7|SevenSeg_out[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[3]~5_combout\ = ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(7)) # (\inst5|cursor_column\(8)) ) ) # ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(8) & (!\inst5|cursor_column\(7) & \inst5|cursor_column\(6))) # 
-- (\inst5|cursor_column\(8) & (!\inst5|cursor_column\(7) $ (\inst5|cursor_column\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100101001001010010010100100101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datab => \inst5|ALT_INV_cursor_column\(7),
	datac => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[3]~5_combout\);

-- Location: LABCELL_X20_Y3_N51
\inst7|SevenSeg_out[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[2]~4_combout\ = ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(7)) # (\inst5|cursor_column\(8)) ) ) # ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(8) & (\inst5|cursor_column\(7) & !\inst5|cursor_column\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datab => \inst5|ALT_INV_cursor_column\(7),
	datad => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[2]~4_combout\);

-- Location: LABCELL_X20_Y3_N48
\inst7|SevenSeg_out[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[1]~3_combout\ = ( \inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(8) & !\inst5|cursor_column\(7)) ) ) # ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(8)) # (!\inst5|cursor_column\(7) $ (\inst5|cursor_column\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101111101011111010111110101110001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datab => \inst5|ALT_INV_cursor_column\(7),
	datac => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[1]~3_combout\);

-- Location: LABCELL_X20_Y3_N45
\inst7|SevenSeg_out[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[0]~2_combout\ = ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(7)) # (\inst5|cursor_column\(8)) ) ) # ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(7) & (!\inst5|cursor_column\(8) $ (!\inst5|cursor_column\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010010001000010001001000100001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datab => \inst5|ALT_INV_cursor_column\(7),
	datad => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[0]~2_combout\);

-- Location: LABCELL_X19_Y3_N33
\inst5|PACKET_CHAR1[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR1[1]~feeder_combout\ = \inst5|SHIFTIN\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_SHIFTIN\(1),
	combout => \inst5|PACKET_CHAR1[1]~feeder_combout\);

-- Location: LABCELL_X20_Y5_N27
\inst5|PACKET_CHAR1[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR1[1]~1_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (\inst5|READ_CHAR~q\ & (\inst5|LessThan1~0_combout\ & (\inst5|PACKET_COUNT\(0) & !\inst5|PACKET_COUNT\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_READ_CHAR~q\,
	datab => \inst5|ALT_INV_LessThan1~0_combout\,
	datac => \inst5|ALT_INV_PACKET_COUNT\(0),
	datad => \inst5|ALT_INV_PACKET_COUNT\(1),
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|PACKET_CHAR1[1]~1_combout\);

-- Location: FF_X19_Y3_N34
\inst5|PACKET_CHAR1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR1[1]~feeder_combout\,
	ena => \inst5|PACKET_CHAR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR1\(1));

-- Location: FF_X17_Y6_N34
\inst5|right_button\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|PACKET_CHAR1\(1),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|right_button~q\);

-- Location: FF_X14_Y7_N46
\inst5|PACKET_CHAR1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(0),
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR1\(0));

-- Location: FF_X17_Y6_N11
\inst5|left_button\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|PACKET_CHAR1\(0),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|left_button~q\);

-- Location: MLABCELL_X13_Y9_N12
\inst2|LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan6~0_combout\ = ( \inst2|h_count\(8) & ( !\inst2|h_count\(9) ) ) # ( !\inst2|h_count\(8) & ( (!\inst2|h_count\(7)) # (!\inst2|h_count\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111100001111000011111100111111001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_h_count\(7),
	datac => \inst2|ALT_INV_h_count\(9),
	datae => \inst2|ALT_INV_h_count\(8),
	combout => \inst2|LessThan6~0_combout\);

-- Location: FF_X14_Y8_N5
\inst2|pixel_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(3),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(3));

-- Location: FF_X16_Y9_N4
\inst2|h_count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~25_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count[1]~DUPLICATE_q\);

-- Location: FF_X18_Y9_N28
\inst2|pixel_column[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[1]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column[1]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y10_N3
\inst11|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~0_combout\ = ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst2|pixel_column\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	dataf => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	combout => \inst11|Mux7~0_combout\);

-- Location: FF_X18_Y9_N34
\inst2|pixel_column[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[4]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column[4]~DUPLICATE_q\);

-- Location: FF_X18_Y9_N40
\inst2|pixel_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[2]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(2));

-- Location: LABCELL_X19_Y9_N0
\inst12|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Add0~0_combout\ = ( \inst2|pixel_column\(2) & ( !\inst2|pixel_column\(3) $ (\inst2|pixel_column[4]~DUPLICATE_q\) ) ) # ( !\inst2|pixel_column\(2) & ( !\inst2|pixel_column[4]~DUPLICATE_q\ $ (((!\inst2|pixel_column\(3)) # 
-- (\inst2|pixel_column[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011001111001100001100111111001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(3),
	datac => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst12|Add0~0_combout\);

-- Location: MLABCELL_X18_Y9_N0
\inst3|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~1_sumout\ = SUM(( \inst2|pixel_column\(2) ) + ( \inst2|pixel_column[1]~DUPLICATE_q\ ) + ( !VCC ))
-- \inst3|Add0~2\ = CARRY(( \inst2|pixel_column\(2) ) + ( \inst2|pixel_column[1]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_pixel_column\(2),
	cin => GND,
	sumout => \inst3|Add0~1_sumout\,
	cout => \inst3|Add0~2\);

-- Location: FF_X18_Y9_N29
\inst2|pixel_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[1]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(1));

-- Location: FF_X19_Y9_N11
\inst2|pixel_column[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(5),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column[5]~DUPLICATE_q\);

-- Location: FF_X19_Y9_N17
\inst2|pixel_column[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[6]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(6));

-- Location: LABCELL_X21_Y6_N0
\inst11|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~2_combout\ = ( \inst2|pixel_column\(3) & ( \inst2|pixel_column\(6) & ( (!\inst2|pixel_column[4]~DUPLICATE_q\ & (!\inst2|pixel_column\(2) & (!\inst2|pixel_column\(1) & \inst2|pixel_column[5]~DUPLICATE_q\))) ) ) ) # ( !\inst2|pixel_column\(3) & 
-- ( \inst2|pixel_column\(6) & ( (!\inst2|pixel_column[4]~DUPLICATE_q\ & \inst2|pixel_column[5]~DUPLICATE_q\) ) ) ) # ( \inst2|pixel_column\(3) & ( !\inst2|pixel_column\(6) & ( (!\inst2|pixel_column[4]~DUPLICATE_q\ & (!\inst2|pixel_column[5]~DUPLICATE_q\ & 
-- ((\inst2|pixel_column\(1)) # (\inst2|pixel_column\(2))))) # (\inst2|pixel_column[4]~DUPLICATE_q\ & (((\inst2|pixel_column[5]~DUPLICATE_q\)))) ) ) ) # ( !\inst2|pixel_column\(3) & ( !\inst2|pixel_column\(6) & ( (\inst2|pixel_column[4]~DUPLICATE_q\ & 
-- (!\inst2|pixel_column\(2) $ (\inst2|pixel_column[5]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000010001001010100101010100000000101010100000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst2|ALT_INV_pixel_column[5]~DUPLICATE_q\,
	datae => \inst2|ALT_INV_pixel_column\(3),
	dataf => \inst2|ALT_INV_pixel_column\(6),
	combout => \inst11|Mux7~2_combout\);

-- Location: LABCELL_X10_Y11_N33
\inst11|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~3_combout\ = ( !\inst11|Mux7~2_combout\ & ( \inst3|Add0~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst11|ALT_INV_Mux7~2_combout\,
	combout => \inst11|Mux7~3_combout\);

-- Location: LABCELL_X14_Y9_N6
\inst2|LessThan7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~1_combout\ = ( \inst2|v_count\(8) & ( \inst2|v_count\(7) & ( (!\inst2|v_count\(9) & ((!\inst2|v_count[6]~DUPLICATE_q\) # (!\inst2|v_count\(5)))) ) ) ) # ( !\inst2|v_count\(8) & ( \inst2|v_count\(7) & ( !\inst2|v_count\(9) ) ) ) # ( 
-- \inst2|v_count\(8) & ( !\inst2|v_count\(7) & ( !\inst2|v_count\(9) ) ) ) # ( !\inst2|v_count\(8) & ( !\inst2|v_count\(7) & ( !\inst2|v_count\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_v_count[6]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_v_count\(5),
	datad => \inst2|ALT_INV_v_count\(9),
	datae => \inst2|ALT_INV_v_count\(8),
	dataf => \inst2|ALT_INV_v_count\(7),
	combout => \inst2|LessThan7~1_combout\);

-- Location: FF_X14_Y9_N14
\inst2|pixel_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(2),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(2));

-- Location: FF_X17_Y9_N34
\inst2|pixel_row[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(3),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row[3]~DUPLICATE_q\);

-- Location: FF_X17_Y9_N40
\inst2|pixel_row[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(4),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row[4]~DUPLICATE_q\);

-- Location: FF_X17_Y9_N14
\inst2|pixel_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(5),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(5));

-- Location: FF_X17_Y9_N17
\inst2|pixel_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count[6]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(6));

-- Location: FF_X14_Y9_N2
\inst2|pixel_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(7),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(7));

-- Location: FF_X14_Y9_N8
\inst2|pixel_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(8),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(8));

-- Location: M10K_X22_Y6_N0
\inst11|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DBB6C01B6AFFFFF1BFFFFFFFFDFFFFFFB6FDFFFFFF80DDFF6BFFF001B86EDFF000006E1BFE00006800B000006800000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\plane.mif",
	init_file_layout => "port_a",
	logical_ram_name => "plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: FF_X19_Y9_N10
\inst2|pixel_column[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(5),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(5));

-- Location: LABCELL_X19_Y9_N33
\inst14|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Add0~1_combout\ = ( \inst2|pixel_column\(2) & ( !\inst2|pixel_column\(5) $ (((!\inst2|pixel_column\(3)) # (\inst2|pixel_column[4]~DUPLICATE_q\))) ) ) # ( !\inst2|pixel_column\(2) & ( !\inst2|pixel_column\(5) $ 
-- (((!\inst2|pixel_column[4]~DUPLICATE_q\ & ((!\inst2|pixel_column[1]~DUPLICATE_q\) # (!\inst2|pixel_column\(3)))) # (\inst2|pixel_column[4]~DUPLICATE_q\ & ((\inst2|pixel_column\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010011001011001101001100101100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(3),
	datad => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst14|Add0~1_combout\);

-- Location: LABCELL_X10_Y11_N36
\inst11|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~4_combout\ = ( \inst14|Add0~1_combout\ & ( \inst3|Add0~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst11|Mux7~4_combout\);

-- Location: LABCELL_X19_Y9_N54
\inst14|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Add0~0_combout\ = ( \inst2|pixel_column\(5) & ( \inst2|pixel_column\(6) & ( ((\inst2|pixel_column\(3) & ((\inst2|pixel_column\(2)) # (\inst2|pixel_column[1]~DUPLICATE_q\)))) # (\inst2|pixel_column[4]~DUPLICATE_q\) ) ) ) # ( 
-- !\inst2|pixel_column\(5) & ( \inst2|pixel_column\(6) & ( (!\inst2|pixel_column[4]~DUPLICATE_q\) # ((!\inst2|pixel_column\(3) & !\inst2|pixel_column\(2))) ) ) ) # ( \inst2|pixel_column\(5) & ( !\inst2|pixel_column\(6) & ( 
-- (!\inst2|pixel_column[4]~DUPLICATE_q\ & ((!\inst2|pixel_column\(3)) # ((!\inst2|pixel_column[1]~DUPLICATE_q\ & !\inst2|pixel_column\(2))))) ) ) ) # ( !\inst2|pixel_column\(5) & ( !\inst2|pixel_column\(6) & ( (\inst2|pixel_column[4]~DUPLICATE_q\ & 
-- ((\inst2|pixel_column\(2)) # (\inst2|pixel_column\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111111011000000000011111111110000000001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_pixel_column\(3),
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datae => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst2|ALT_INV_pixel_column\(6),
	combout => \inst14|Add0~0_combout\);

-- Location: FF_X17_Y9_N41
\inst2|pixel_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(4),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(4));

-- Location: M10K_X22_Y13_N0
\inst11|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000004300543001000010000100001000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\plane.mif",
	init_file_layout => "port_a",
	logical_ram_name => "plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X23_Y8_N30
\inst11|Mux1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~18_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(6) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(70)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(198))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(6) & ( (!\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(134)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(6) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(70)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(198))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(6) & ( (\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(134)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(198),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(134),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \inst11|Mux1~18_combout\);

-- Location: MLABCELL_X23_Y8_N36
\inst11|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~3_combout\ = ( \inst11|Mux7~4_combout\ & ( \inst11|Mux1~18_combout\ & ( (!\inst11|Mux7~3_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(62)))) # (\inst11|Mux7~3_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(190))) ) ) ) # ( !\inst11|Mux7~4_combout\ & ( \inst11|Mux1~18_combout\ & ( (!\inst11|Mux7~3_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(126)) ) ) ) # ( \inst11|Mux7~4_combout\ & ( 
-- !\inst11|Mux1~18_combout\ & ( (!\inst11|Mux7~3_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(62)))) # (\inst11|Mux7~3_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(190))) ) ) ) # ( !\inst11|Mux7~4_combout\ & ( 
-- !\inst11|Mux1~18_combout\ & ( (\inst11|Mux7~3_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(126)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~3_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(190),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	datae => \inst11|ALT_INV_Mux7~4_combout\,
	dataf => \inst11|ALT_INV_Mux1~18_combout\,
	combout => \inst11|Mux5~3_combout\);

-- Location: M10K_X11_Y12_N0
\inst11|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005775000BDEFBDA832D6F7BDAFDFD6E0376F87D5E01E188718E01D4032A8EC1D400008E95C000008C03740000D000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\plane.mif",
	init_file_layout => "port_a",
	logical_ram_name => "plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X12_Y12_N24
\inst11|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~0_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(202) & ( (\inst11|altsyncram_component|auto_generated|q_a\(74)) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(202) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(10)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(138))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(202) & ( (!\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(74)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(202) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(10)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(138))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(138),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(74),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(202),
	combout => \inst11|Mux1~0_combout\);

-- Location: LABCELL_X10_Y11_N12
\inst11|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~0_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(66) & ( \inst11|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst11|Mux7~4_combout\ & (((\inst11|Mux7~3_combout\)) # (\inst11|Mux1~0_combout\))) # 
-- (\inst11|Mux7~4_combout\ & (((!\inst11|Mux7~3_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(194))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(66) & ( \inst11|altsyncram_component|auto_generated|q_a\(130) & ( 
-- (!\inst11|Mux7~4_combout\ & (((\inst11|Mux7~3_combout\)) # (\inst11|Mux1~0_combout\))) # (\inst11|Mux7~4_combout\ & (((\inst11|Mux7~3_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(194))))) ) ) ) # ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(66) & ( !\inst11|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst11|Mux7~4_combout\ & (\inst11|Mux1~0_combout\ & (!\inst11|Mux7~3_combout\))) # (\inst11|Mux7~4_combout\ & 
-- (((!\inst11|Mux7~3_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(194))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(66) & ( !\inst11|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst11|Mux7~4_combout\ & 
-- (\inst11|Mux1~0_combout\ & (!\inst11|Mux7~3_combout\))) # (\inst11|Mux7~4_combout\ & (((\inst11|Mux7~3_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(194))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~4_combout\,
	datab => \inst11|ALT_INV_Mux1~0_combout\,
	datac => \inst11|ALT_INV_Mux7~3_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(194),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	combout => \inst11|Mux5~0_combout\);

-- Location: LABCELL_X14_Y12_N3
\inst11|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~0_combout\ = ( \inst2|pixel_column\(3) & ( !\inst2|pixel_column\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst2|ALT_INV_pixel_column\(3),
	combout => \inst11|Mux9~0_combout\);

-- Location: M10K_X11_Y10_N0
\inst11|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000103FFFC0C3FFFFFFE1FFFF0300E0C3F0030040C018030000C01803000000180100000018010000001000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\plane.mif",
	init_file_layout => "port_a",
	logical_ram_name => "plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: MLABCELL_X13_Y10_N0
\inst11|Mux1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~15_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(150) & ( \inst11|altsyncram_component|auto_generated|q_a\(86) & ( (!\inst14|Add0~0_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(22)) # 
-- (\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(214)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(150) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(86) & ( (!\inst14|Add0~0_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(22)) # (\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(214) & (\inst14|Add0~1_combout\))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(150) & ( !\inst11|altsyncram_component|auto_generated|q_a\(86) & ( (!\inst14|Add0~0_combout\ & 
-- (((!\inst14|Add0~1_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(22))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(214)))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(150) & ( !\inst11|altsyncram_component|auto_generated|q_a\(86) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(214) & (\inst14|Add0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(214),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(150),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(86),
	combout => \inst11|Mux1~15_combout\);

-- Location: LABCELL_X12_Y12_N0
\inst11|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~1_combout\ = ( \inst14|Add0~0_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(14) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(142))) # (\inst14|Add0~1_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(206)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(14) & ( (!\inst14|Add0~1_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(78)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(14) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(142))) # (\inst14|Add0~1_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(206)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(14) & ( (\inst14|Add0~1_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(78)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(78),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(142),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(206),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \inst11|Mux1~1_combout\);

-- Location: MLABCELL_X23_Y6_N15
\inst11|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~8_combout\ = ( \inst11|Mux1~1_combout\ & ( (\inst11|Mux9~0_combout\ & ((\inst11|Mux1~15_combout\) # (\inst3|Add0~1_sumout\))) ) ) # ( !\inst11|Mux1~1_combout\ & ( (\inst11|Mux9~0_combout\ & (!\inst3|Add0~1_sumout\ & \inst11|Mux1~15_combout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux9~0_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst11|ALT_INV_Mux1~15_combout\,
	dataf => \inst11|ALT_INV_Mux1~1_combout\,
	combout => \inst11|Mux5~8_combout\);

-- Location: LABCELL_X19_Y10_N6
\inst11|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~1_combout\ = ( \inst2|pixel_column\(2) & ( (!\inst2|pixel_column\(3) & \inst2|pixel_column[1]~DUPLICATE_q\) ) ) # ( !\inst2|pixel_column\(2) & ( (\inst2|pixel_column\(3) & \inst2|pixel_column[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst11|Mux7~1_combout\);

-- Location: MLABCELL_X23_Y6_N24
\inst11|Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~14_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(210) & ( \inst14|Add0~0_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(146)) # (\inst14|Add0~1_combout\) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(210) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(146)) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(210) & ( 
-- !\inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(18)))) # (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(82))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(210) & ( !\inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(18)))) # (\inst14|Add0~1_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(82))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(82),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(146),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(210),
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst11|Mux1~14_combout\);

-- Location: LABCELL_X19_Y10_N9
\inst11|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~7_combout\ = ( \inst2|pixel_column\(2) & ( (\inst2|pixel_column\(3) & \inst2|pixel_column[1]~DUPLICATE_q\) ) ) # ( !\inst2|pixel_column\(2) & ( (!\inst2|pixel_column\(3) & \inst2|pixel_column[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst11|Mux7~7_combout\);

-- Location: MLABCELL_X23_Y6_N42
\inst11|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~12_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(26) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(90))) # (\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(218)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(26) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(90))) # 
-- (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(218)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(26) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(154)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(26) & ( !\inst14|Add0~1_combout\ & ( (\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(154)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(154),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(90),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(218),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst11|Mux1~12_combout\);

-- Location: MLABCELL_X23_Y6_N12
\inst11|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~7_combout\ = ( \inst11|Mux1~12_combout\ & ( (\inst11|Mux7~7_combout\ & ((!\inst3|Add0~1_sumout\) # (\inst11|Mux1~14_combout\))) ) ) # ( !\inst11|Mux1~12_combout\ & ( (\inst3|Add0~1_sumout\ & (\inst11|Mux1~14_combout\ & 
-- \inst11|Mux7~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux1~14_combout\,
	datad => \inst11|ALT_INV_Mux7~7_combout\,
	dataf => \inst11|ALT_INV_Mux1~12_combout\,
	combout => \inst11|Mux5~7_combout\);

-- Location: MLABCELL_X23_Y6_N9
\inst11|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~9_combout\ = ( !\inst11|Mux5~7_combout\ & ( (!\inst11|Mux5~8_combout\ & ((!\inst11|Mux5~0_combout\) # (!\inst11|Mux7~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux5~0_combout\,
	datab => \inst11|ALT_INV_Mux5~8_combout\,
	datac => \inst11|ALT_INV_Mux7~1_combout\,
	dataf => \inst11|ALT_INV_Mux5~7_combout\,
	combout => \inst11|Mux5~9_combout\);

-- Location: MLABCELL_X23_Y6_N48
\inst11|Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~13_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(30) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(94))) # (\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(222)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(30) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(94))) # 
-- (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(222)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(30) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(158)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(30) & ( !\inst14|Add0~1_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(158) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(94),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(158),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(222),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst11|Mux1~13_combout\);

-- Location: MLABCELL_X23_Y6_N36
\inst11|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~6_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(230) & ( \inst11|altsyncram_component|auto_generated|q_a\(166) & ( ((!\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(38)))) # 
-- (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(102)))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(230) & ( \inst11|altsyncram_component|auto_generated|q_a\(166) & ( 
-- (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(38)))) # (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(102))))) # (\inst14|Add0~0_combout\ & 
-- (((!\inst14|Add0~1_combout\)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(230) & ( !\inst11|altsyncram_component|auto_generated|q_a\(166) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(38)))) # (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(102))))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(230) & ( !\inst11|altsyncram_component|auto_generated|q_a\(166) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(38)))) # 
-- (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(102))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(102),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(38),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(230),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(166),
	combout => \inst11|Mux1~6_combout\);

-- Location: MLABCELL_X23_Y6_N6
\inst11|Mux1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~19_combout\ = ( \inst3|Add0~1_sumout\ & ( \inst11|Mux1~13_combout\ ) ) # ( !\inst3|Add0~1_sumout\ & ( \inst11|Mux1~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_Mux1~13_combout\,
	datad => \inst11|ALT_INV_Mux1~6_combout\,
	dataf => \inst3|ALT_INV_Add0~1_sumout\,
	combout => \inst11|Mux1~19_combout\);

-- Location: MLABCELL_X23_Y10_N0
\inst12|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Add0~1_combout\ = ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst2|pixel_column\(2) & ( \inst2|pixel_column\(3) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst2|pixel_column\(2) & ( \inst2|pixel_column\(3) ) ) ) # ( 
-- \inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst2|pixel_column\(2) & ( !\inst2|pixel_column\(3) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst2|pixel_column\(2) & ( \inst2|pixel_column\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(3),
	datae => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst12|Add0~1_combout\);

-- Location: MLABCELL_X23_Y8_N0
\inst11|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~1_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(122) & ( ((!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(58)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(186)))) # (\inst14|Add0~1_combout\) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(122) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(58)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(186))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(186),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(122),
	combout => \inst11|Mux5~1_combout\);

-- Location: LABCELL_X10_Y10_N33
\inst11|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~5_combout\ = ( \inst14|Add0~0_combout\ & ( \inst3|Add0~1_sumout\ ) ) # ( !\inst14|Add0~0_combout\ & ( (\inst3|Add0~1_sumout\ & \inst14|Add0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst11|Mux7~5_combout\);

-- Location: LABCELL_X16_Y10_N33
\inst11|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~6_combout\ = ( !\inst14|Add0~1_combout\ & ( \inst3|Add0~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst11|Mux7~6_combout\);

-- Location: LABCELL_X21_Y6_N24
\inst11|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~2_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst11|Mux7~6_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(178) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst11|Mux7~6_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(50) ) ) ) # ( \inst11|Mux7~5_combout\ & ( !\inst11|Mux7~6_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(114) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( !\inst11|Mux7~6_combout\ & ( 
-- \inst11|Mux5~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(50),
	datab => \inst11|ALT_INV_Mux5~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(178),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(114),
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst11|ALT_INV_Mux7~6_combout\,
	combout => \inst11|Mux5~2_combout\);

-- Location: MLABCELL_X23_Y8_N15
\inst11|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~4_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(182) & ( (!\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(54))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(118))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(182) & ( (!\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(54))))) # 
-- (\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(118))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(118),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(54),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(182),
	combout => \inst11|Mux5~4_combout\);

-- Location: LABCELL_X21_Y6_N6
\inst11|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~5_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst11|Mux7~6_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(174) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst11|Mux7~6_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(46) ) ) ) # ( \inst11|Mux7~5_combout\ & ( !\inst11|Mux7~6_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(110) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( !\inst11|Mux7~6_combout\ & ( 
-- \inst11|Mux5~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(174),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(110),
	datad => \inst11|ALT_INV_Mux5~4_combout\,
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst11|ALT_INV_Mux7~6_combout\,
	combout => \inst11|Mux5~5_combout\);

-- Location: LABCELL_X21_Y6_N36
\inst11|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~4_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(42) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst11|altsyncram_component|auto_generated|q_a\(170))))) # (\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(234))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(42) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(170))))) # 
-- (\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(234))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(234),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	combout => \inst11|Mux1~4_combout\);

-- Location: MLABCELL_X23_Y6_N0
\inst11|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~3_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(34) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(98)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(226))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(34) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(98)))) # 
-- (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(226))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(34) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(162)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(34) & ( !\inst14|Add0~1_combout\ & ( (\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(162)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(162),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(226),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(98),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(34),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst11|Mux1~3_combout\);

-- Location: LABCELL_X21_Y6_N42
\inst11|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~5_combout\ = ( \inst11|Mux1~3_combout\ & ( ((!\inst11|Mux7~2_combout\ & ((\inst11|Mux1~4_combout\))) # (\inst11|Mux7~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(106)))) # (\inst3|Add0~1_sumout\) ) ) # ( 
-- !\inst11|Mux1~3_combout\ & ( (!\inst3|Add0~1_sumout\ & ((!\inst11|Mux7~2_combout\ & ((\inst11|Mux1~4_combout\))) # (\inst11|Mux7~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(106))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110111111101110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(106),
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux7~2_combout\,
	datad => \inst11|ALT_INV_Mux1~4_combout\,
	dataf => \inst11|ALT_INV_Mux1~3_combout\,
	combout => \inst11|Mux1~5_combout\);

-- Location: LABCELL_X21_Y6_N12
\inst11|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~6_combout\ = ( \inst2|pixel_column\(1) & ( \inst11|Mux1~5_combout\ & ( (!\inst12|Add0~1_combout\) # (\inst11|Mux5~2_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst11|Mux1~5_combout\ & ( (!\inst12|Add0~1_combout\ & 
-- (\inst11|Mux1~19_combout\)) # (\inst12|Add0~1_combout\ & ((\inst11|Mux5~5_combout\))) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst11|Mux1~5_combout\ & ( (\inst12|Add0~1_combout\ & \inst11|Mux5~2_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- !\inst11|Mux1~5_combout\ & ( (!\inst12|Add0~1_combout\ & (\inst11|Mux1~19_combout\)) # (\inst12|Add0~1_combout\ & ((\inst11|Mux5~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~19_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst11|ALT_INV_Mux5~2_combout\,
	datad => \inst11|ALT_INV_Mux5~5_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst11|ALT_INV_Mux1~5_combout\,
	combout => \inst11|Mux5~6_combout\);

-- Location: LABCELL_X19_Y10_N36
\inst11|Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~10_combout\ = ( \inst11|Mux5~6_combout\ & ( (!\inst12|Add0~0_combout\ & (\inst11|Mux5~9_combout\ & ((!\inst11|Mux7~0_combout\) # (!\inst11|Mux5~3_combout\)))) ) ) # ( !\inst11|Mux5~6_combout\ & ( ((\inst11|Mux5~9_combout\ & 
-- ((!\inst11|Mux7~0_combout\) # (!\inst11|Mux5~3_combout\)))) # (\inst12|Add0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111011001100111111101100000000110010000000000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux5~3_combout\,
	datad => \inst11|ALT_INV_Mux5~9_combout\,
	dataf => \inst11|ALT_INV_Mux5~6_combout\,
	combout => \inst11|Mux5~10_combout\);

-- Location: M10K_X22_Y8_N0
\inst11|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000244940049592A400524892A423124924492252452440424495244800441524480000150449000014004800001400000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\plane.mif",
	init_file_layout => "port_a",
	logical_ram_name => "plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: MLABCELL_X23_Y8_N18
\inst11|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~9_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(120) & ( ((!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(56))) # (\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(184))))) # (\inst14|Add0~1_combout\) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(120) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(56))) # (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(184)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(184),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(120),
	combout => \inst11|Mux7~9_combout\);

-- Location: MLABCELL_X23_Y8_N24
\inst11|Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~10_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(112) & ( \inst11|Mux7~9_combout\ & ( (!\inst11|Mux7~6_combout\) # ((!\inst11|Mux7~5_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(48)))) # 
-- (\inst11|Mux7~5_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(176)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(112) & ( \inst11|Mux7~9_combout\ & ( (!\inst11|Mux7~6_combout\ & (((!\inst11|Mux7~5_combout\)))) # 
-- (\inst11|Mux7~6_combout\ & ((!\inst11|Mux7~5_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(48)))) # (\inst11|Mux7~5_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(176))))) ) ) ) # ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(112) & ( !\inst11|Mux7~9_combout\ & ( (!\inst11|Mux7~6_combout\ & (((\inst11|Mux7~5_combout\)))) # (\inst11|Mux7~6_combout\ & ((!\inst11|Mux7~5_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(48)))) # (\inst11|Mux7~5_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(176))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(112) & ( !\inst11|Mux7~9_combout\ & ( 
-- (\inst11|Mux7~6_combout\ & ((!\inst11|Mux7~5_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(48)))) # (\inst11|Mux7~5_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(176))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~6_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(176),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(48),
	datad => \inst11|ALT_INV_Mux7~5_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(112),
	dataf => \inst11|ALT_INV_Mux7~9_combout\,
	combout => \inst11|Mux7~10_combout\);

-- Location: LABCELL_X21_Y8_N15
\inst11|Mux7~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~12_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(52) & ( \inst11|altsyncram_component|auto_generated|q_a\(116) & ( ((!\inst14|Add0~0_combout\) # (\inst14|Add0~1_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(180)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(52) & ( \inst11|altsyncram_component|auto_generated|q_a\(116) & ( ((\inst11|altsyncram_component|auto_generated|q_a\(180) & 
-- \inst14|Add0~0_combout\)) # (\inst14|Add0~1_combout\) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(52) & ( !\inst11|altsyncram_component|auto_generated|q_a\(116) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(180)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(52) & ( !\inst11|altsyncram_component|auto_generated|q_a\(116) & ( (\inst11|altsyncram_component|auto_generated|q_a\(180) & 
-- (!\inst14|Add0~1_combout\ & \inst14|Add0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000111100000101000000001111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(180),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(52),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(116),
	combout => \inst11|Mux7~12_combout\);

-- Location: LABCELL_X21_Y8_N48
\inst11|Mux7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~13_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(44) & ( (!\inst11|Mux7~6_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(108)))) # (\inst11|Mux7~6_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(172))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(44) & ( (\inst11|Mux7~12_combout\) # (\inst11|Mux7~6_combout\) ) ) ) # ( \inst11|Mux7~5_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(44) & ( (!\inst11|Mux7~6_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(108)))) # (\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(172))) ) ) ) # ( 
-- !\inst11|Mux7~5_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(44) & ( (!\inst11|Mux7~6_combout\ & \inst11|Mux7~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~6_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(172),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(108),
	datad => \inst11|ALT_INV_Mux7~12_combout\,
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	combout => \inst11|Mux7~13_combout\);

-- Location: MLABCELL_X23_Y8_N12
\inst11|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~4_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst11|altsyncram_component|auto_generated|q_a\(168))))) # (\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(232))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(168))))) # 
-- (\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(232))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(232),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	combout => \inst11|Mux3~4_combout\);

-- Location: M10K_X11_Y8_N0
\inst11|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000004FCBF209FF3FCBFCF4FF00107C09F040100209004010000900401000000040100000004010000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\plane.mif",
	init_file_layout => "port_a",
	logical_ram_name => "plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X17_Y8_N42
\inst11|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~3_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(32) & ( \inst11|altsyncram_component|auto_generated|q_a\(160) & ( (!\inst14|Add0~1_combout\) # ((!\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(96)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(224)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(32) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(160) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(96))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(224)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(32) & ( !\inst11|altsyncram_component|auto_generated|q_a\(160) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(96))))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(224) & (\inst14|Add0~1_combout\))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(32) & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(160) & ( (\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(96)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(224))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(224),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(96),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(32),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(160),
	combout => \inst11|Mux3~3_combout\);

-- Location: LABCELL_X17_Y8_N33
\inst11|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~5_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(104) & ( (!\inst3|Add0~1_sumout\ & (((\inst11|Mux7~2_combout\)) # (\inst11|Mux3~4_combout\))) # (\inst3|Add0~1_sumout\ & (((\inst11|Mux3~3_combout\)))) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(104) & ( (!\inst3|Add0~1_sumout\ & (\inst11|Mux3~4_combout\ & ((!\inst11|Mux7~2_combout\)))) # (\inst3|Add0~1_sumout\ & (((\inst11|Mux3~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000101001001110000010100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datab => \inst11|ALT_INV_Mux3~4_combout\,
	datac => \inst11|ALT_INV_Mux3~3_combout\,
	datad => \inst11|ALT_INV_Mux7~2_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(104),
	combout => \inst11|Mux3~5_combout\);

-- Location: LABCELL_X21_Y8_N36
\inst11|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~6_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(100) & ( \inst11|altsyncram_component|auto_generated|q_a\(36) & ( (!\inst14|Add0~0_combout\) # ((!\inst14|Add0~1_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(164)))) # (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(228)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(100) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(36) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(164)))) # 
-- (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(228))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(100) & ( !\inst11|altsyncram_component|auto_generated|q_a\(36) & ( (!\inst14|Add0~0_combout\ & 
-- (((\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(164)))) # (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(228))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(100) & ( !\inst11|altsyncram_component|auto_generated|q_a\(36) & ( (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(164)))) # 
-- (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(228))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(228),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(164),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(100),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(36),
	combout => \inst11|Mux3~6_combout\);

-- Location: LABCELL_X25_Y10_N6
\inst11|Mux3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~13_combout\ = ( \inst14|Add0~0_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(220) & ( (\inst14|Add0~1_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(156)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(220) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(28))) # (\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(92)))) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(220) & ( (\inst11|altsyncram_component|auto_generated|q_a\(156) & !\inst14|Add0~1_combout\) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(220) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(28))) # (\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(92)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(156),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(92),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(220),
	combout => \inst11|Mux3~13_combout\);

-- Location: LABCELL_X25_Y10_N24
\inst11|Mux3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~19_combout\ = ( \inst11|Mux3~13_combout\ & ( (\inst11|Mux3~6_combout\) # (\inst3|Add0~1_sumout\) ) ) # ( !\inst11|Mux3~13_combout\ & ( (!\inst3|Add0~1_sumout\ & \inst11|Mux3~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux3~6_combout\,
	dataf => \inst11|ALT_INV_Mux3~13_combout\,
	combout => \inst11|Mux3~19_combout\);

-- Location: LABCELL_X19_Y10_N30
\inst11|Mux7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~14_combout\ = ( \inst11|Mux3~5_combout\ & ( \inst11|Mux3~19_combout\ & ( (!\inst12|Add0~1_combout\) # ((!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux7~13_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux7~10_combout\))) 
-- ) ) ) # ( !\inst11|Mux3~5_combout\ & ( \inst11|Mux3~19_combout\ & ( (!\inst12|Add0~1_combout\ & (((!\inst2|pixel_column[1]~DUPLICATE_q\)))) # (\inst12|Add0~1_combout\ & ((!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux7~13_combout\))) # 
-- (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux7~10_combout\)))) ) ) ) # ( \inst11|Mux3~5_combout\ & ( !\inst11|Mux3~19_combout\ & ( (!\inst12|Add0~1_combout\ & (((\inst2|pixel_column[1]~DUPLICATE_q\)))) # (\inst12|Add0~1_combout\ & 
-- ((!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux7~13_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux7~10_combout\)))) ) ) ) # ( !\inst11|Mux3~5_combout\ & ( !\inst11|Mux3~19_combout\ & ( (\inst12|Add0~1_combout\ & 
-- ((!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux7~13_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux7~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~10_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst11|ALT_INV_Mux7~13_combout\,
	datad => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datae => \inst11|ALT_INV_Mux3~5_combout\,
	dataf => \inst11|ALT_INV_Mux3~19_combout\,
	combout => \inst11|Mux7~14_combout\);

-- Location: LABCELL_X10_Y8_N12
\inst11|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~0_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(200) & ( (\inst11|altsyncram_component|auto_generated|q_a\(72)) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(200) & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(8))) # (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(136)))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(200) & ( (!\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(72)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(200) & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(8))) # (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(136)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(136),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(72),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(200),
	combout => \inst11|Mux3~0_combout\);

-- Location: LABCELL_X17_Y8_N6
\inst11|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~8_combout\ = ( \inst11|Mux3~0_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(192) & ( (!\inst11|Mux7~3_combout\ & (((!\inst11|Mux7~4_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(64)))) # 
-- (\inst11|Mux7~3_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(128)) # (\inst11|Mux7~4_combout\)))) ) ) ) # ( !\inst11|Mux3~0_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(192) & ( (!\inst11|Mux7~3_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(64) & (\inst11|Mux7~4_combout\))) # (\inst11|Mux7~3_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(128)) # (\inst11|Mux7~4_combout\)))) ) ) ) # ( \inst11|Mux3~0_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(192) & ( (!\inst11|Mux7~3_combout\ & (((!\inst11|Mux7~4_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(64)))) # (\inst11|Mux7~3_combout\ & (((!\inst11|Mux7~4_combout\ & 
-- \inst11|altsyncram_component|auto_generated|q_a\(128))))) ) ) ) # ( !\inst11|Mux3~0_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(192) & ( (!\inst11|Mux7~3_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(64) & 
-- (\inst11|Mux7~4_combout\))) # (\inst11|Mux7~3_combout\ & (((!\inst11|Mux7~4_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(128))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	datab => \inst11|ALT_INV_Mux7~3_combout\,
	datac => \inst11|ALT_INV_Mux7~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	datae => \inst11|ALT_INV_Mux3~0_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(192),
	combout => \inst11|Mux7~8_combout\);

-- Location: LABCELL_X12_Y8_N0
\inst11|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~1_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(76) & ( (!\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(204)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(76) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(12)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(140))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(76) & ( (\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(204)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(76) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(12)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(140))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(140),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(204),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(76),
	combout => \inst11|Mux3~1_combout\);

-- Location: MLABCELL_X23_Y13_N3
\inst11|Mux3~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~15_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(20) & ( \inst11|altsyncram_component|auto_generated|q_a\(148) & ( (!\inst14|Add0~1_combout\) # ((!\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(84)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(212)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(20) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(148) & ( (!\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(84)))) # 
-- (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(212))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(20) & ( !\inst11|altsyncram_component|auto_generated|q_a\(148) & ( (!\inst14|Add0~1_combout\ & 
-- (((!\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(84)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(212))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(20) & ( !\inst11|altsyncram_component|auto_generated|q_a\(148) & ( (\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(84)))) # 
-- (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(212))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(212),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(84),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(148),
	combout => \inst11|Mux3~15_combout\);

-- Location: LABCELL_X25_Y10_N30
\inst11|Mux7~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~16_combout\ = ( \inst11|Mux3~1_combout\ & ( \inst11|Mux3~15_combout\ & ( \inst11|Mux9~0_combout\ ) ) ) # ( !\inst11|Mux3~1_combout\ & ( \inst11|Mux3~15_combout\ & ( (!\inst3|Add0~1_sumout\ & \inst11|Mux9~0_combout\) ) ) ) # ( 
-- \inst11|Mux3~1_combout\ & ( !\inst11|Mux3~15_combout\ & ( (\inst3|Add0~1_sumout\ & \inst11|Mux9~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100001010000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux9~0_combout\,
	datae => \inst11|ALT_INV_Mux3~1_combout\,
	dataf => \inst11|ALT_INV_Mux3~15_combout\,
	combout => \inst11|Mux7~16_combout\);

-- Location: LABCELL_X25_Y10_N0
\inst11|Mux3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~12_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(24) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(88)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(216))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(24) & ( (!\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(152)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(24) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(88)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(216))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(24) & ( (\inst11|altsyncram_component|auto_generated|q_a\(152) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(152),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(216),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(88),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \inst11|Mux3~12_combout\);

-- Location: LABCELL_X25_Y10_N42
\inst11|Mux3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~14_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(80) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(208)) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(80) & ( \inst14|Add0~1_combout\ & ( (\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(208)) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(80) & ( 
-- !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(16))) # (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(144)))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(80) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(16))) # (\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(144)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(208),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(144),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(80),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst11|Mux3~14_combout\);

-- Location: LABCELL_X25_Y10_N27
\inst11|Mux7~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~15_combout\ = ( \inst11|Mux3~14_combout\ & ( (\inst11|Mux7~7_combout\ & ((\inst11|Mux3~12_combout\) # (\inst3|Add0~1_sumout\))) ) ) # ( !\inst11|Mux3~14_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst11|Mux7~7_combout\ & 
-- \inst11|Mux3~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux7~7_combout\,
	datad => \inst11|ALT_INV_Mux3~12_combout\,
	dataf => \inst11|ALT_INV_Mux3~14_combout\,
	combout => \inst11|Mux7~15_combout\);

-- Location: LABCELL_X19_Y10_N0
\inst11|Mux7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~17_combout\ = ( !\inst11|Mux7~15_combout\ & ( (!\inst11|Mux7~16_combout\ & ((!\inst11|Mux7~1_combout\) # (!\inst11|Mux7~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_Mux7~1_combout\,
	datac => \inst11|ALT_INV_Mux7~8_combout\,
	datad => \inst11|ALT_INV_Mux7~16_combout\,
	dataf => \inst11|ALT_INV_Mux7~15_combout\,
	combout => \inst11|Mux7~17_combout\);

-- Location: LABCELL_X21_Y8_N30
\inst11|Mux3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~18_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(4) & ( \inst11|altsyncram_component|auto_generated|q_a\(68) & ( (!\inst14|Add0~0_combout\) # ((!\inst14|Add0~1_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(132))) # (\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(196))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(4) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(68) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(132))) # 
-- (\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(196)))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(4) & ( !\inst11|altsyncram_component|auto_generated|q_a\(68) & ( (!\inst14|Add0~0_combout\ & 
-- (((!\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(132))) # (\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(196)))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(4) & ( !\inst11|altsyncram_component|auto_generated|q_a\(68) & ( (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(132))) # (\inst14|Add0~1_combout\ 
-- & ((\inst11|altsyncram_component|auto_generated|q_a\(196)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(132),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(196),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	combout => \inst11|Mux3~18_combout\);

-- Location: LABCELL_X21_Y8_N6
\inst11|Mux7~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~11_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(60) & ( \inst11|Mux7~3_combout\ & ( (!\inst11|Mux7~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(124))) # (\inst11|Mux7~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(188)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(60) & ( \inst11|Mux7~3_combout\ & ( (!\inst11|Mux7~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(124))) # 
-- (\inst11|Mux7~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(188)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(60) & ( !\inst11|Mux7~3_combout\ & ( (\inst11|Mux3~18_combout\) # (\inst11|Mux7~4_combout\) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(60) & ( !\inst11|Mux7~3_combout\ & ( (!\inst11|Mux7~4_combout\ & \inst11|Mux3~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	datab => \inst11|ALT_INV_Mux7~4_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(188),
	datad => \inst11|ALT_INV_Mux3~18_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	dataf => \inst11|ALT_INV_Mux7~3_combout\,
	combout => \inst11|Mux7~11_combout\);

-- Location: LABCELL_X19_Y10_N39
\inst11|Mux7~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~18_combout\ = ( \inst11|Mux7~11_combout\ & ( (!\inst12|Add0~0_combout\ & (((!\inst11|Mux7~17_combout\)) # (\inst11|Mux7~0_combout\))) # (\inst12|Add0~0_combout\ & (((\inst11|Mux7~14_combout\)))) ) ) # ( !\inst11|Mux7~11_combout\ & ( 
-- (!\inst12|Add0~0_combout\ & ((!\inst11|Mux7~17_combout\))) # (\inst12|Add0~0_combout\ & (\inst11|Mux7~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000011110011110000001111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux7~14_combout\,
	datad => \inst11|ALT_INV_Mux7~17_combout\,
	dataf => \inst11|ALT_INV_Mux7~11_combout\,
	combout => \inst11|Mux7~18_combout\);

-- Location: LABCELL_X12_Y10_N6
\inst11|Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~10_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(7) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(71))) # (\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(199)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(7) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(71))) # 
-- (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(199)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(7) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(135)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(7) & ( !\inst14|Add0~1_combout\ & ( (\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(135)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(135),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(199),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst11|Mux8~10_combout\);

-- Location: LABCELL_X12_Y10_N12
\inst11|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~3_combout\ = ( \inst11|Mux7~3_combout\ & ( \inst11|Mux8~10_combout\ & ( (!\inst11|Mux7~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(127)))) # (\inst11|Mux7~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(191))) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( \inst11|Mux8~10_combout\ & ( (!\inst11|Mux7~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(63)) ) ) ) # ( \inst11|Mux7~3_combout\ & ( 
-- !\inst11|Mux8~10_combout\ & ( (!\inst11|Mux7~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(127)))) # (\inst11|Mux7~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(191))) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( 
-- !\inst11|Mux8~10_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(63) & \inst11|Mux7~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(191),
	datac => \inst11|ALT_INV_Mux7~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	datae => \inst11|ALT_INV_Mux7~3_combout\,
	dataf => \inst11|ALT_INV_Mux8~10_combout\,
	combout => \inst11|Mux4~3_combout\);

-- Location: LABCELL_X12_Y10_N30
\inst11|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~0_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(203) & ( \inst11|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(139)))) # (\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(75))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(203) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(139)))) # (\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(75) & !\inst14|Add0~0_combout\)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(203) & ( !\inst11|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst14|Add0~1_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(139) & ((\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(75))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(203) & ( !\inst11|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(139) & ((\inst14|Add0~0_combout\)))) # 
-- (\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(75) & !\inst14|Add0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(139),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(75),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(203),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	combout => \inst11|Mux8~0_combout\);

-- Location: LABCELL_X12_Y10_N36
\inst11|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~0_combout\ = ( \inst11|Mux7~3_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(131) & ( (!\inst11|Mux7~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(195)) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(131) & ( (!\inst11|Mux7~4_combout\ & ((\inst11|Mux8~0_combout\))) # (\inst11|Mux7~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(67))) ) ) ) # ( \inst11|Mux7~3_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(131) & ( (\inst11|altsyncram_component|auto_generated|q_a\(195) & \inst11|Mux7~4_combout\) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(131) & ( 
-- (!\inst11|Mux7~4_combout\ & ((\inst11|Mux8~0_combout\))) # (\inst11|Mux7~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(67))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(195),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	datac => \inst11|ALT_INV_Mux7~4_combout\,
	datad => \inst11|ALT_INV_Mux8~0_combout\,
	datae => \inst11|ALT_INV_Mux7~3_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(131),
	combout => \inst11|Mux4~0_combout\);

-- Location: LABCELL_X10_Y8_N33
\inst11|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~6_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(27) & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(91))) # (\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(219)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(27) & ( (!\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(155)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(27) & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(91))) # (\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(219)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(27) & ( (\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(155)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(91),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(219),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(155),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	combout => \inst11|Mux8~6_combout\);

-- Location: LABCELL_X10_Y8_N6
\inst11|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~8_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(83) & ( \inst11|altsyncram_component|auto_generated|q_a\(147) & ( (!\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(19))))) # (\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(211)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(83) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(147) & ( (!\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(19))))) # (\inst14|Add0~1_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(211) & ((\inst14|Add0~0_combout\)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(83) & ( !\inst11|altsyncram_component|auto_generated|q_a\(147) & ( (!\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(19) & !\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(211)))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(83) & ( !\inst11|altsyncram_component|auto_generated|q_a\(147) & ( (!\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(19) & !\inst14|Add0~0_combout\)))) # 
-- (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(211) & ((\inst14|Add0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(211),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(83),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(147),
	combout => \inst11|Mux8~8_combout\);

-- Location: LABCELL_X10_Y10_N3
\inst11|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~7_combout\ = ( \inst11|Mux8~8_combout\ & ( (\inst11|Mux7~7_combout\ & ((\inst3|Add0~1_sumout\) # (\inst11|Mux8~6_combout\))) ) ) # ( !\inst11|Mux8~8_combout\ & ( (\inst11|Mux8~6_combout\ & (!\inst3|Add0~1_sumout\ & \inst11|Mux7~7_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~6_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst11|ALT_INV_Mux7~7_combout\,
	dataf => \inst11|ALT_INV_Mux8~8_combout\,
	combout => \inst11|Mux4~7_combout\);

-- Location: LABCELL_X12_Y10_N42
\inst11|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~1_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(79)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(207))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(143)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(79)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(207))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(15) & ( (\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(143)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(207),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(143),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(79),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \inst11|Mux8~1_combout\);

-- Location: LABCELL_X14_Y9_N18
\inst11|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~9_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(23) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(87))) # (\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(215)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(23) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(87))) # 
-- (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(215)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(23) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(151)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(23) & ( !\inst14|Add0~1_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(151) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(87),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(215),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(151),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst11|Mux8~9_combout\);

-- Location: LABCELL_X10_Y10_N30
\inst11|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~8_combout\ = ( \inst11|Mux8~9_combout\ & ( (\inst11|Mux9~0_combout\ & ((!\inst3|Add0~1_sumout\) # (\inst11|Mux8~1_combout\))) ) ) # ( !\inst11|Mux8~9_combout\ & ( (\inst3|Add0~1_sumout\ & (\inst11|Mux9~0_combout\ & \inst11|Mux8~1_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux9~0_combout\,
	datad => \inst11|ALT_INV_Mux8~1_combout\,
	dataf => \inst11|ALT_INV_Mux8~9_combout\,
	combout => \inst11|Mux4~8_combout\);

-- Location: MLABCELL_X13_Y10_N39
\inst11|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~9_combout\ = ( \inst11|Mux7~1_combout\ & ( !\inst11|Mux4~8_combout\ & ( (!\inst11|Mux4~0_combout\ & !\inst11|Mux4~7_combout\) ) ) ) # ( !\inst11|Mux7~1_combout\ & ( !\inst11|Mux4~8_combout\ & ( !\inst11|Mux4~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux4~0_combout\,
	datac => \inst11|ALT_INV_Mux4~7_combout\,
	datae => \inst11|ALT_INV_Mux7~1_combout\,
	dataf => \inst11|ALT_INV_Mux4~8_combout\,
	combout => \inst11|Mux4~9_combout\);

-- Location: LABCELL_X12_Y10_N57
\inst11|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~1_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(187) & ( \inst11|altsyncram_component|auto_generated|q_a\(123) & ( ((\inst14|Add0~1_combout\) # (\inst14|Add0~0_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(59)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(187) & ( \inst11|altsyncram_component|auto_generated|q_a\(123) & ( ((\inst11|altsyncram_component|auto_generated|q_a\(59) & 
-- !\inst14|Add0~0_combout\)) # (\inst14|Add0~1_combout\) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(187) & ( !\inst11|altsyncram_component|auto_generated|q_a\(123) & ( (!\inst14|Add0~1_combout\ & ((\inst14|Add0~0_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(59)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(187) & ( !\inst11|altsyncram_component|auto_generated|q_a\(123) & ( (\inst11|altsyncram_component|auto_generated|q_a\(59) & 
-- (!\inst14|Add0~0_combout\ & !\inst14|Add0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000011100000111000001001111010011110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(187),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(123),
	combout => \inst11|Mux4~1_combout\);

-- Location: LABCELL_X16_Y10_N24
\inst11|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~2_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(51) & ( \inst11|Mux4~1_combout\ & ( (!\inst11|Mux7~5_combout\) # ((!\inst11|Mux7~6_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(115)))) # 
-- (\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(179)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(51) & ( \inst11|Mux4~1_combout\ & ( (!\inst11|Mux7~5_combout\ & (((!\inst11|Mux7~6_combout\)))) # 
-- (\inst11|Mux7~5_combout\ & ((!\inst11|Mux7~6_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(115)))) # (\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(179))))) ) ) ) # ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(51) & ( !\inst11|Mux4~1_combout\ & ( (!\inst11|Mux7~5_combout\ & (((\inst11|Mux7~6_combout\)))) # (\inst11|Mux7~5_combout\ & ((!\inst11|Mux7~6_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(115)))) # (\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(179))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(51) & ( !\inst11|Mux4~1_combout\ & ( 
-- (\inst11|Mux7~5_combout\ & ((!\inst11|Mux7~6_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(115)))) # (\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(179))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~5_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(179),
	datac => \inst11|ALT_INV_Mux7~6_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(115),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(51),
	dataf => \inst11|ALT_INV_Mux4~1_combout\,
	combout => \inst11|Mux4~2_combout\);

-- Location: LABCELL_X16_Y10_N18
\inst11|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~4_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(183) & ( (!\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(55)) # (\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(119))) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(183) & ( (!\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(55))))) # 
-- (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(119))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(119),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(55),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(183),
	combout => \inst11|Mux4~4_combout\);

-- Location: LABCELL_X16_Y10_N12
\inst11|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~5_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst11|Mux4~4_combout\ & ( (!\inst11|Mux7~6_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(111)))) # (\inst11|Mux7~6_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(175))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst11|Mux4~4_combout\ & ( (!\inst11|Mux7~6_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(47)) ) ) ) # ( \inst11|Mux7~5_combout\ & ( 
-- !\inst11|Mux4~4_combout\ & ( (!\inst11|Mux7~6_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(111)))) # (\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(175))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( 
-- !\inst11|Mux4~4_combout\ & ( (\inst11|Mux7~6_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(47)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(175),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(111),
	datac => \inst11|ALT_INV_Mux7~6_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst11|ALT_INV_Mux4~4_combout\,
	combout => \inst11|Mux4~5_combout\);

-- Location: LABCELL_X10_Y10_N18
\inst11|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~7_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(223) & ( (\inst11|altsyncram_component|auto_generated|q_a\(95)) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(223) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(31)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(159))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(223) & ( (!\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(95)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(223) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(31)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(159))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(159),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(95),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(223),
	combout => \inst11|Mux8~7_combout\);

-- Location: LABCELL_X10_Y10_N12
\inst11|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~5_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(103) & ( \inst11|altsyncram_component|auto_generated|q_a\(39) & ( (!\inst14|Add0~0_combout\) # ((!\inst14|Add0~1_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(167)))) # (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(231)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(103) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(39) & ( (!\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(167))))) # (\inst14|Add0~1_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(231) & ((\inst14|Add0~0_combout\)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(103) & ( !\inst11|altsyncram_component|auto_generated|q_a\(39) & ( (!\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(167) & \inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(231)))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(103) & ( !\inst11|altsyncram_component|auto_generated|q_a\(39) & ( (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(167)))) # 
-- (\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(231))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(231),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(167),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(103),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(39),
	combout => \inst11|Mux8~5_combout\);

-- Location: LABCELL_X10_Y10_N0
\inst11|Mux8~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~11_combout\ = ( \inst11|Mux8~5_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst11|Mux8~7_combout\) ) ) # ( !\inst11|Mux8~5_combout\ & ( (\inst3|Add0~1_sumout\ & \inst11|Mux8~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux8~7_combout\,
	dataf => \inst11|ALT_INV_Mux8~5_combout\,
	combout => \inst11|Mux8~11_combout\);

-- Location: LABCELL_X10_Y10_N6
\inst11|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~2_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(99) & ( \inst11|altsyncram_component|auto_generated|q_a\(227) & ( ((!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(35)))) # 
-- (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(163)))) # (\inst14|Add0~1_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(99) & ( \inst11|altsyncram_component|auto_generated|q_a\(227) & ( 
-- (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(35)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(163))))) # (\inst14|Add0~1_combout\ & 
-- (((\inst14|Add0~0_combout\)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(99) & ( !\inst11|altsyncram_component|auto_generated|q_a\(227) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(35)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(163))))) # (\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\)))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(99) & ( !\inst11|altsyncram_component|auto_generated|q_a\(227) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(35)))) # 
-- (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(163))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(163),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(99),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(227),
	combout => \inst11|Mux8~2_combout\);

-- Location: LABCELL_X16_Y10_N9
\inst11|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~3_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(43) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst11|altsyncram_component|auto_generated|q_a\(171))))) # (\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(235))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(43) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(171)))) # 
-- (\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(235))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(235),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	combout => \inst11|Mux8~3_combout\);

-- Location: LABCELL_X16_Y10_N30
\inst11|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~4_combout\ = ( \inst11|Mux8~3_combout\ & ( (!\inst3|Add0~1_sumout\ & (((!\inst11|Mux7~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(107))))) # (\inst3|Add0~1_sumout\ & (\inst11|Mux8~2_combout\)) ) ) # ( 
-- !\inst11|Mux8~3_combout\ & ( (!\inst3|Add0~1_sumout\ & (((\inst11|Mux7~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(107))))) # (\inst3|Add0~1_sumout\ & (\inst11|Mux8~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~2_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux7~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(107),
	dataf => \inst11|ALT_INV_Mux8~3_combout\,
	combout => \inst11|Mux8~4_combout\);

-- Location: LABCELL_X16_Y10_N48
\inst11|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~6_combout\ = ( \inst11|Mux8~11_combout\ & ( \inst11|Mux8~4_combout\ & ( (!\inst12|Add0~1_combout\) # ((!\inst2|pixel_column\(1) & ((\inst11|Mux4~5_combout\))) # (\inst2|pixel_column\(1) & (\inst11|Mux4~2_combout\))) ) ) ) # ( 
-- !\inst11|Mux8~11_combout\ & ( \inst11|Mux8~4_combout\ & ( (!\inst12|Add0~1_combout\ & (((\inst2|pixel_column\(1))))) # (\inst12|Add0~1_combout\ & ((!\inst2|pixel_column\(1) & ((\inst11|Mux4~5_combout\))) # (\inst2|pixel_column\(1) & 
-- (\inst11|Mux4~2_combout\)))) ) ) ) # ( \inst11|Mux8~11_combout\ & ( !\inst11|Mux8~4_combout\ & ( (!\inst12|Add0~1_combout\ & (((!\inst2|pixel_column\(1))))) # (\inst12|Add0~1_combout\ & ((!\inst2|pixel_column\(1) & ((\inst11|Mux4~5_combout\))) # 
-- (\inst2|pixel_column\(1) & (\inst11|Mux4~2_combout\)))) ) ) ) # ( !\inst11|Mux8~11_combout\ & ( !\inst11|Mux8~4_combout\ & ( (\inst12|Add0~1_combout\ & ((!\inst2|pixel_column\(1) & ((\inst11|Mux4~5_combout\))) # (\inst2|pixel_column\(1) & 
-- (\inst11|Mux4~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux4~2_combout\,
	datab => \inst11|ALT_INV_Mux4~5_combout\,
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst11|ALT_INV_Mux8~11_combout\,
	dataf => \inst11|ALT_INV_Mux8~4_combout\,
	combout => \inst11|Mux4~6_combout\);

-- Location: LABCELL_X19_Y10_N42
\inst11|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~10_combout\ = ( \inst11|Mux4~6_combout\ & ( ((!\inst11|Mux4~9_combout\) # ((\inst11|Mux7~0_combout\ & \inst11|Mux4~3_combout\))) # (\inst12|Add0~0_combout\) ) ) # ( !\inst11|Mux4~6_combout\ & ( (!\inst12|Add0~0_combout\ & 
-- ((!\inst11|Mux4~9_combout\) # ((\inst11|Mux7~0_combout\ & \inst11|Mux4~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000100110011000000010011111111001101111111111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux4~3_combout\,
	datad => \inst11|ALT_INV_Mux4~9_combout\,
	dataf => \inst11|ALT_INV_Mux4~6_combout\,
	combout => \inst11|Mux4~10_combout\);

-- Location: LABCELL_X14_Y13_N27
\inst11|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~1_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(185) & ( \inst11|altsyncram_component|auto_generated|q_a\(121) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(185) & ( (\inst11|altsyncram_component|auto_generated|q_a\(57)) # (\inst14|Add0~0_combout\) ) ) ) # ( \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(185) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(121) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(185) & ( (!\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(57)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010101010101010100001111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(121),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(185),
	combout => \inst11|Mux6~1_combout\);

-- Location: LABCELL_X10_Y12_N54
\inst11|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~2_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst11|Mux6~1_combout\ & ( (!\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(113))) # (\inst11|Mux7~6_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(177)))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst11|Mux6~1_combout\ & ( (!\inst11|Mux7~6_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(49)) ) ) ) # ( \inst11|Mux7~5_combout\ & ( 
-- !\inst11|Mux6~1_combout\ & ( (!\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(113))) # (\inst11|Mux7~6_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(177)))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( 
-- !\inst11|Mux6~1_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(49) & \inst11|Mux7~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(113),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(49),
	datac => \inst11|ALT_INV_Mux7~6_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(177),
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst11|ALT_INV_Mux6~1_combout\,
	combout => \inst11|Mux6~2_combout\);

-- Location: M10K_X11_Y13_N0
\inst14|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000005000000000543000000054300000001430001AD654300D6D7B1003B7AD7A9006D780D6900416004310040D40001003A430001000042A1410000540C01000040000100",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X14_Y12_N36
\inst11|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~3_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(161) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(97)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(225))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(161) & ( (\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(33)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(161) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(97)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(225))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(161) & ( (\inst11|altsyncram_component|auto_generated|q_a\(33) & !\inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(33),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(225),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(97),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(161),
	combout => \inst11|Mux2~3_combout\);

-- Location: LABCELL_X10_Y12_N3
\inst11|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~4_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(233) & ( ((!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(41)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(169)))) # (\inst14|Add0~1_combout\) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(233) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(41)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(169))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(233),
	combout => \inst11|Mux2~4_combout\);

-- Location: LABCELL_X10_Y12_N39
\inst11|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~5_combout\ = ( \inst3|Add0~1_sumout\ & ( \inst11|Mux2~3_combout\ ) ) # ( !\inst3|Add0~1_sumout\ & ( (!\inst11|Mux7~2_combout\ & ((\inst11|Mux2~4_combout\))) # (\inst11|Mux7~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(105))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~2_combout\,
	datab => \inst11|ALT_INV_Mux2~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(105),
	datad => \inst11|ALT_INV_Mux2~4_combout\,
	dataf => \inst3|ALT_INV_Add0~1_sumout\,
	combout => \inst11|Mux2~5_combout\);

-- Location: LABCELL_X10_Y12_N21
\inst11|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~4_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(117) & ( ((!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(53)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(181)))) # (\inst14|Add0~1_combout\) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(117) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(53)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(181))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010111111101110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(181),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(53),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(117),
	combout => \inst11|Mux6~4_combout\);

-- Location: LABCELL_X10_Y12_N12
\inst11|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~5_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(109) & ( \inst11|altsyncram_component|auto_generated|q_a\(45) & ( (!\inst11|Mux7~6_combout\ & (((\inst11|Mux7~5_combout\)) # (\inst11|Mux6~4_combout\))) # 
-- (\inst11|Mux7~6_combout\ & (((!\inst11|Mux7~5_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(173))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(109) & ( \inst11|altsyncram_component|auto_generated|q_a\(45) & ( 
-- (!\inst11|Mux7~6_combout\ & (\inst11|Mux6~4_combout\ & ((!\inst11|Mux7~5_combout\)))) # (\inst11|Mux7~6_combout\ & (((!\inst11|Mux7~5_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(173))))) ) ) ) # ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(109) & ( !\inst11|altsyncram_component|auto_generated|q_a\(45) & ( (!\inst11|Mux7~6_combout\ & (((\inst11|Mux7~5_combout\)) # (\inst11|Mux6~4_combout\))) # (\inst11|Mux7~6_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(173) & \inst11|Mux7~5_combout\)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(109) & ( !\inst11|altsyncram_component|auto_generated|q_a\(45) & ( (!\inst11|Mux7~6_combout\ & 
-- (\inst11|Mux6~4_combout\ & ((!\inst11|Mux7~5_combout\)))) # (\inst11|Mux7~6_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(173) & \inst11|Mux7~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux6~4_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(173),
	datac => \inst11|ALT_INV_Mux7~6_combout\,
	datad => \inst11|ALT_INV_Mux7~5_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(109),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	combout => \inst11|Mux6~5_combout\);

-- Location: LABCELL_X12_Y12_N36
\inst11|Mux2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~13_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(93) & ( (!\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(221)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(93) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(29)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(157))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(93) & ( (\inst11|altsyncram_component|auto_generated|q_a\(221) & \inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(93) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(29)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(157))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(157),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(221),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(93),
	combout => \inst11|Mux2~13_combout\);

-- Location: LABCELL_X14_Y13_N18
\inst11|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~6_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(229) & ( (\inst11|altsyncram_component|auto_generated|q_a\(101)) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(229) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(37)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(165))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(229) & ( (!\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(101)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(229) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(37)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(165))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(165),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(101),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(37),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(229),
	combout => \inst11|Mux2~6_combout\);

-- Location: LABCELL_X14_Y12_N48
\inst11|Mux2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~19_combout\ = ( \inst11|Mux2~6_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst11|Mux2~13_combout\) ) ) # ( !\inst11|Mux2~6_combout\ & ( (\inst3|Add0~1_sumout\ & \inst11|Mux2~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux2~13_combout\,
	dataf => \inst11|ALT_INV_Mux2~6_combout\,
	combout => \inst11|Mux2~19_combout\);

-- Location: LABCELL_X10_Y12_N48
\inst11|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~6_combout\ = ( \inst2|pixel_column\(1) & ( \inst11|Mux2~19_combout\ & ( (!\inst12|Add0~1_combout\ & ((\inst11|Mux2~5_combout\))) # (\inst12|Add0~1_combout\ & (\inst11|Mux6~2_combout\)) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- \inst11|Mux2~19_combout\ & ( (!\inst12|Add0~1_combout\) # (\inst11|Mux6~5_combout\) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst11|Mux2~19_combout\ & ( (!\inst12|Add0~1_combout\ & ((\inst11|Mux2~5_combout\))) # (\inst12|Add0~1_combout\ & 
-- (\inst11|Mux6~2_combout\)) ) ) ) # ( !\inst2|pixel_column\(1) & ( !\inst11|Mux2~19_combout\ & ( (\inst12|Add0~1_combout\ & \inst11|Mux6~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux6~2_combout\,
	datab => \inst11|ALT_INV_Mux2~5_combout\,
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst11|ALT_INV_Mux6~5_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst11|ALT_INV_Mux2~19_combout\,
	combout => \inst11|Mux6~6_combout\);

-- Location: LABCELL_X14_Y13_N0
\inst11|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~0_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(201) & ( (\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(73)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(201) & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(9))) # (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(137)))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(201) & ( (\inst11|altsyncram_component|auto_generated|q_a\(73) & !\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(201) & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(9))) # (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(137)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(73),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(137),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(201),
	combout => \inst11|Mux2~0_combout\);

-- Location: LABCELL_X14_Y13_N36
\inst11|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~0_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(193) & ( \inst11|altsyncram_component|auto_generated|q_a\(129) & ( ((!\inst11|Mux7~4_combout\ & (\inst11|Mux2~0_combout\)) # (\inst11|Mux7~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(65))))) # (\inst11|Mux7~3_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(193) & ( \inst11|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst11|Mux7~3_combout\ & 
-- ((!\inst11|Mux7~4_combout\ & (\inst11|Mux2~0_combout\)) # (\inst11|Mux7~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(65)))))) # (\inst11|Mux7~3_combout\ & (((!\inst11|Mux7~4_combout\)))) ) ) ) # ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(193) & ( !\inst11|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst11|Mux7~3_combout\ & ((!\inst11|Mux7~4_combout\ & (\inst11|Mux2~0_combout\)) # (\inst11|Mux7~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(65)))))) # (\inst11|Mux7~3_combout\ & (((\inst11|Mux7~4_combout\)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(193) & ( !\inst11|altsyncram_component|auto_generated|q_a\(129) & ( 
-- (!\inst11|Mux7~3_combout\ & ((!\inst11|Mux7~4_combout\ & (\inst11|Mux2~0_combout\)) # (\inst11|Mux7~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(65)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux2~0_combout\,
	datab => \inst11|ALT_INV_Mux7~3_combout\,
	datac => \inst11|ALT_INV_Mux7~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(193),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	combout => \inst11|Mux6~0_combout\);

-- Location: LABCELL_X12_Y13_N30
\inst11|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~1_combout\ = ( \inst14|Add0~0_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(205) & ( (\inst14|Add0~1_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(141)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(205) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(13))) # (\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(77)))) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(205) & ( (\inst11|altsyncram_component|auto_generated|q_a\(141) & !\inst14|Add0~1_combout\) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(205) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(13))) # (\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(77)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(141),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(77),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(205),
	combout => \inst11|Mux2~1_combout\);

-- Location: LABCELL_X12_Y12_N18
\inst11|Mux2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~15_combout\ = ( \inst14|Add0~0_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(21) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(149))) # (\inst14|Add0~1_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(213)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(21) & ( (!\inst14|Add0~1_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(85)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(21) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(149))) # (\inst14|Add0~1_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(213)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(21) & ( (\inst14|Add0~1_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(85)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(149),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(213),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(85),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \inst11|Mux2~15_combout\);

-- Location: LABCELL_X14_Y12_N27
\inst11|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~8_combout\ = ( \inst11|Mux2~15_combout\ & ( (\inst11|Mux9~0_combout\ & ((!\inst3|Add0~1_sumout\) # (\inst11|Mux2~1_combout\))) ) ) # ( !\inst11|Mux2~15_combout\ & ( (\inst3|Add0~1_sumout\ & (\inst11|Mux2~1_combout\ & \inst11|Mux9~0_combout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux2~1_combout\,
	datad => \inst11|ALT_INV_Mux9~0_combout\,
	dataf => \inst11|ALT_INV_Mux2~15_combout\,
	combout => \inst11|Mux6~8_combout\);

-- Location: LABCELL_X12_Y12_N30
\inst11|Mux2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~12_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(217) & ( \inst11|altsyncram_component|auto_generated|q_a\(153) & ( ((!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(25))) # 
-- (\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(89))))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(217) & ( \inst11|altsyncram_component|auto_generated|q_a\(153) & ( 
-- (!\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(25)))) # (\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(89) & !\inst14|Add0~0_combout\)))) ) ) ) # ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(217) & ( !\inst11|altsyncram_component|auto_generated|q_a\(153) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(25) & ((!\inst14|Add0~0_combout\)))) # 
-- (\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(89))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(217) & ( !\inst11|altsyncram_component|auto_generated|q_a\(153) & ( 
-- (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(25))) # (\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(89)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(89),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(217),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(153),
	combout => \inst11|Mux2~12_combout\);

-- Location: LABCELL_X12_Y12_N42
\inst11|Mux2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~14_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(145) & ( \inst11|altsyncram_component|auto_generated|q_a\(81) & ( (!\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(17)))) # (\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(209))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(145) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(81) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(17) & ((!\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(209))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(145) & ( !\inst11|altsyncram_component|auto_generated|q_a\(81) & ( (!\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(17)))) # (\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(209) & \inst14|Add0~0_combout\)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(145) & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(81) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(17) & ((!\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(209) & \inst14|Add0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(209),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(145),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(81),
	combout => \inst11|Mux2~14_combout\);

-- Location: LABCELL_X14_Y12_N24
\inst11|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~7_combout\ = ( \inst11|Mux2~14_combout\ & ( (\inst11|Mux7~7_combout\ & ((\inst11|Mux2~12_combout\) # (\inst3|Add0~1_sumout\))) ) ) # ( !\inst11|Mux2~14_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst11|Mux7~7_combout\ & 
-- \inst11|Mux2~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux7~7_combout\,
	datad => \inst11|ALT_INV_Mux2~12_combout\,
	dataf => \inst11|ALT_INV_Mux2~14_combout\,
	combout => \inst11|Mux6~7_combout\);

-- Location: LABCELL_X14_Y12_N0
\inst11|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~9_combout\ = ( !\inst11|Mux6~7_combout\ & ( (!\inst11|Mux6~8_combout\ & ((!\inst11|Mux7~1_combout\) # (!\inst11|Mux6~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~1_combout\,
	datac => \inst11|ALT_INV_Mux6~0_combout\,
	datad => \inst11|ALT_INV_Mux6~8_combout\,
	dataf => \inst11|ALT_INV_Mux6~7_combout\,
	combout => \inst11|Mux6~9_combout\);

-- Location: LABCELL_X14_Y13_N6
\inst11|Mux2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~18_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(197) & ( (\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(69)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(197) & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(5))) # (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(133)))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(197) & ( (\inst11|altsyncram_component|auto_generated|q_a\(69) & !\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(197) & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(5))) # (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(133),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(197),
	combout => \inst11|Mux2~18_combout\);

-- Location: LABCELL_X14_Y13_N12
\inst11|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~3_combout\ = ( \inst11|Mux2~18_combout\ & ( \inst11|Mux7~4_combout\ & ( (!\inst11|Mux7~3_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(61)))) # (\inst11|Mux7~3_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(189))) ) ) ) # ( !\inst11|Mux2~18_combout\ & ( \inst11|Mux7~4_combout\ & ( (!\inst11|Mux7~3_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(61)))) # (\inst11|Mux7~3_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(189))) ) ) ) # ( \inst11|Mux2~18_combout\ & ( !\inst11|Mux7~4_combout\ & ( (!\inst11|Mux7~3_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(125)) ) ) ) # ( !\inst11|Mux2~18_combout\ & ( 
-- !\inst11|Mux7~4_combout\ & ( (\inst11|Mux7~3_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(125)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(189),
	datab => \inst11|ALT_INV_Mux7~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	datae => \inst11|ALT_INV_Mux2~18_combout\,
	dataf => \inst11|ALT_INV_Mux7~4_combout\,
	combout => \inst11|Mux6~3_combout\);

-- Location: LABCELL_X19_Y10_N45
\inst11|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~10_combout\ = ( \inst11|Mux6~3_combout\ & ( (!\inst12|Add0~0_combout\ & (!\inst11|Mux7~0_combout\ & ((\inst11|Mux6~9_combout\)))) # (\inst12|Add0~0_combout\ & (((!\inst11|Mux6~6_combout\)))) ) ) # ( !\inst11|Mux6~3_combout\ & ( 
-- (!\inst12|Add0~0_combout\ & ((\inst11|Mux6~9_combout\))) # (\inst12|Add0~0_combout\ & (!\inst11|Mux6~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111100001100001111110000110000101110000011000010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux6~6_combout\,
	datad => \inst11|ALT_INV_Mux6~9_combout\,
	dataf => \inst11|ALT_INV_Mux6~3_combout\,
	combout => \inst11|Mux6~10_combout\);

-- Location: LABCELL_X21_Y8_N0
\inst11|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~2_combout\ = ( \inst11|Mux7~3_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(196) & ( (\inst11|Mux7~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(132)) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(196) & ( (!\inst11|Mux7~4_combout\ & ((\inst11|Mux3~1_combout\))) # (\inst11|Mux7~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(68))) ) ) ) # ( \inst11|Mux7~3_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(196) & ( (\inst11|altsyncram_component|auto_generated|q_a\(132) & !\inst11|Mux7~4_combout\) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(196) & ( 
-- (!\inst11|Mux7~4_combout\ & ((\inst11|Mux3~1_combout\))) # (\inst11|Mux7~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(68))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(132),
	datab => \inst11|ALT_INV_Mux7~4_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	datad => \inst11|ALT_INV_Mux3~1_combout\,
	datae => \inst11|ALT_INV_Mux7~3_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(196),
	combout => \inst11|Mux3~2_combout\);

-- Location: LABCELL_X16_Y11_N33
\inst14|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~0_combout\ = ( !\inst12|Add0~0_combout\ & ( !\inst11|Mux7~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst11|ALT_INV_Mux7~0_combout\,
	combout => \inst14|Mux3~0_combout\);

-- Location: LABCELL_X25_Y10_N18
\inst11|Mux3~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~16_combout\ = ( \inst3|Add0~1_sumout\ & ( \inst11|Mux3~14_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\) # (\inst11|Mux3~15_combout\) ) ) ) # ( !\inst3|Add0~1_sumout\ & ( \inst11|Mux3~14_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ 
-- & (\inst11|Mux3~12_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux3~13_combout\))) ) ) ) # ( \inst3|Add0~1_sumout\ & ( !\inst11|Mux3~14_combout\ & ( (\inst2|pixel_column[1]~DUPLICATE_q\ & \inst11|Mux3~15_combout\) ) ) ) # ( 
-- !\inst3|Add0~1_sumout\ & ( !\inst11|Mux3~14_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux3~12_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux3~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux3~12_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst11|ALT_INV_Mux3~15_combout\,
	datad => \inst11|ALT_INV_Mux3~13_combout\,
	datae => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst11|ALT_INV_Mux3~14_combout\,
	combout => \inst11|Mux3~16_combout\);

-- Location: LABCELL_X16_Y11_N39
\inst14|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~1_combout\ = ( !\inst12|Add0~1_combout\ & ( !\inst12|Add0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst12|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux3~1_combout\);

-- Location: LABCELL_X21_Y8_N18
\inst11|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~9_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(124) & ( \inst14|Add0~1_combout\ ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(124) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(60)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(188))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(124) & ( !\inst14|Add0~1_combout\ & ( 
-- (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(60)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(188))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(188),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst11|Mux3~9_combout\);

-- Location: LABCELL_X21_Y8_N54
\inst11|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~10_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(52) & ( \inst11|altsyncram_component|auto_generated|q_a\(116) & ( (!\inst11|Mux7~6_combout\ & (((\inst11|Mux7~5_combout\) # (\inst11|Mux3~9_combout\)))) # 
-- (\inst11|Mux7~6_combout\ & (((!\inst11|Mux7~5_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(180)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(52) & ( \inst11|altsyncram_component|auto_generated|q_a\(116) & ( 
-- (!\inst11|Mux7~6_combout\ & (((\inst11|Mux7~5_combout\) # (\inst11|Mux3~9_combout\)))) # (\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(180) & ((\inst11|Mux7~5_combout\)))) ) ) ) # ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(52) & ( !\inst11|altsyncram_component|auto_generated|q_a\(116) & ( (!\inst11|Mux7~6_combout\ & (((\inst11|Mux3~9_combout\ & !\inst11|Mux7~5_combout\)))) # (\inst11|Mux7~6_combout\ & 
-- (((!\inst11|Mux7~5_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(180)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(52) & ( !\inst11|altsyncram_component|auto_generated|q_a\(116) & ( (!\inst11|Mux7~6_combout\ & 
-- (((\inst11|Mux3~9_combout\ & !\inst11|Mux7~5_combout\)))) # (\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(180) & ((\inst11|Mux7~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(180),
	datab => \inst11|ALT_INV_Mux3~9_combout\,
	datac => \inst11|ALT_INV_Mux7~6_combout\,
	datad => \inst11|ALT_INV_Mux7~5_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(52),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(116),
	combout => \inst11|Mux3~10_combout\);

-- Location: LABCELL_X21_Y8_N42
\inst11|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~7_combout\ = ( \inst14|Add0~0_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(44) & ( (!\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(172)))) # (\inst14|Add0~1_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(236))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(44) & ( (!\inst14|Add0~1_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(108)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(44) & ( (!\inst14|Add0~1_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(172)))) # (\inst14|Add0~1_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(236))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(44) & ( (\inst11|altsyncram_component|auto_generated|q_a\(108) & \inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(108),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(236),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(172),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	combout => \inst11|Mux3~7_combout\);

-- Location: LABCELL_X14_Y12_N51
\inst11|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~8_combout\ = ( \inst11|Mux3~6_combout\ & ( (\inst11|Mux3~7_combout\) # (\inst3|Add0~1_sumout\) ) ) # ( !\inst11|Mux3~6_combout\ & ( (!\inst3|Add0~1_sumout\ & \inst11|Mux3~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux3~7_combout\,
	dataf => \inst11|ALT_INV_Mux3~6_combout\,
	combout => \inst11|Mux3~8_combout\);

-- Location: LABCELL_X19_Y10_N18
\inst11|Mux3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~11_combout\ = ( \inst11|Mux3~5_combout\ & ( \inst11|Mux3~8_combout\ & ( (!\inst12|Add0~1_combout\) # ((!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux7~10_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux3~10_combout\)))) 
-- ) ) ) # ( !\inst11|Mux3~5_combout\ & ( \inst11|Mux3~8_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux7~10_combout\ & ((\inst12|Add0~1_combout\)))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (((!\inst12|Add0~1_combout\) # 
-- (\inst11|Mux3~10_combout\)))) ) ) ) # ( \inst11|Mux3~5_combout\ & ( !\inst11|Mux3~8_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((!\inst12|Add0~1_combout\)) # (\inst11|Mux7~10_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & 
-- (((\inst11|Mux3~10_combout\ & \inst12|Add0~1_combout\)))) ) ) ) # ( !\inst11|Mux3~5_combout\ & ( !\inst11|Mux3~8_combout\ & ( (\inst12|Add0~1_combout\ & ((!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux7~10_combout\)) # 
-- (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux3~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~10_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst11|ALT_INV_Mux3~10_combout\,
	datad => \inst12|ALT_INV_Add0~1_combout\,
	datae => \inst11|ALT_INV_Mux3~5_combout\,
	dataf => \inst11|ALT_INV_Mux3~8_combout\,
	combout => \inst11|Mux3~11_combout\);

-- Location: LABCELL_X19_Y10_N24
\inst11|Mux3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~17_combout\ = ( \inst14|Mux3~1_combout\ & ( \inst11|Mux3~11_combout\ & ( (!\inst14|Mux3~0_combout\ & (\inst11|Mux7~8_combout\)) # (\inst14|Mux3~0_combout\ & ((\inst11|Mux3~2_combout\))) ) ) ) # ( !\inst14|Mux3~1_combout\ & ( 
-- \inst11|Mux3~11_combout\ & ( (!\inst14|Mux3~0_combout\) # (\inst11|Mux3~16_combout\) ) ) ) # ( \inst14|Mux3~1_combout\ & ( !\inst11|Mux3~11_combout\ & ( (!\inst14|Mux3~0_combout\ & (\inst11|Mux7~8_combout\)) # (\inst14|Mux3~0_combout\ & 
-- ((\inst11|Mux3~2_combout\))) ) ) ) # ( !\inst14|Mux3~1_combout\ & ( !\inst11|Mux3~11_combout\ & ( (\inst14|Mux3~0_combout\ & \inst11|Mux3~16_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~8_combout\,
	datab => \inst11|ALT_INV_Mux3~2_combout\,
	datac => \inst14|ALT_INV_Mux3~0_combout\,
	datad => \inst11|ALT_INV_Mux3~16_combout\,
	datae => \inst14|ALT_INV_Mux3~1_combout\,
	dataf => \inst11|ALT_INV_Mux3~11_combout\,
	combout => \inst11|Mux3~17_combout\);

-- Location: LABCELL_X19_Y10_N51
\inst11|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Equal0~0_combout\ = ( \inst11|Mux6~10_combout\ & ( !\inst11|Mux3~17_combout\ & ( (\inst11|Mux5~10_combout\ & (!\inst11|Mux7~18_combout\ & !\inst11|Mux4~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux5~10_combout\,
	datab => \inst11|ALT_INV_Mux7~18_combout\,
	datac => \inst11|ALT_INV_Mux4~10_combout\,
	datae => \inst11|ALT_INV_Mux6~10_combout\,
	dataf => \inst11|ALT_INV_Mux3~17_combout\,
	combout => \inst11|Equal0~0_combout\);

-- Location: FF_X16_Y9_N38
\inst2|pixel_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(0),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(0));

-- Location: LABCELL_X19_Y9_N18
\inst3|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan3~0_combout\ = ( \inst11|Mux7~0_combout\ & ( (!\inst2|pixel_column\(5) & (!\inst2|pixel_column[4]~DUPLICATE_q\ & (!\inst2|pixel_column\(2) & !\inst2|pixel_column\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(5),
	datab => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst2|ALT_INV_pixel_column\(0),
	dataf => \inst11|ALT_INV_Mux7~0_combout\,
	combout => \inst3|LessThan3~0_combout\);

-- Location: FF_X18_Y9_N23
\inst2|pixel_column[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(9),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(9));

-- Location: FF_X18_Y9_N20
\inst2|pixel_column[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(8),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(8));

-- Location: FF_X18_Y9_N47
\inst2|pixel_column[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(7),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column[7]~DUPLICATE_q\);

-- Location: FF_X18_Y9_N35
\inst2|pixel_column[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[4]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(4));

-- Location: MLABCELL_X18_Y9_N3
\inst3|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~25_sumout\ = SUM(( \inst2|pixel_column\(3) ) + ( VCC ) + ( \inst3|Add0~2\ ))
-- \inst3|Add0~26\ = CARRY(( \inst2|pixel_column\(3) ) + ( VCC ) + ( \inst3|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(3),
	cin => \inst3|Add0~2\,
	sumout => \inst3|Add0~25_sumout\,
	cout => \inst3|Add0~26\);

-- Location: MLABCELL_X18_Y9_N6
\inst3|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~13_sumout\ = SUM(( \inst2|pixel_column\(4) ) + ( GND ) + ( \inst3|Add0~26\ ))
-- \inst3|Add0~14\ = CARRY(( \inst2|pixel_column\(4) ) + ( GND ) + ( \inst3|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(4),
	cin => \inst3|Add0~26\,
	sumout => \inst3|Add0~13_sumout\,
	cout => \inst3|Add0~14\);

-- Location: MLABCELL_X18_Y9_N9
\inst3|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~17_sumout\ = SUM(( \inst2|pixel_column\(5) ) + ( VCC ) + ( \inst3|Add0~14\ ))
-- \inst3|Add0~18\ = CARRY(( \inst2|pixel_column\(5) ) + ( VCC ) + ( \inst3|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(5),
	cin => \inst3|Add0~14\,
	sumout => \inst3|Add0~17_sumout\,
	cout => \inst3|Add0~18\);

-- Location: MLABCELL_X18_Y9_N12
\inst3|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~21_sumout\ = SUM(( \inst2|pixel_column\(6) ) + ( GND ) + ( \inst3|Add0~18\ ))
-- \inst3|Add0~22\ = CARRY(( \inst2|pixel_column\(6) ) + ( GND ) + ( \inst3|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(6),
	cin => \inst3|Add0~18\,
	sumout => \inst3|Add0~21_sumout\,
	cout => \inst3|Add0~22\);

-- Location: MLABCELL_X18_Y9_N15
\inst3|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~33_sumout\ = SUM(( \inst2|pixel_column[7]~DUPLICATE_q\ ) + ( GND ) + ( \inst3|Add0~22\ ))
-- \inst3|Add0~34\ = CARRY(( \inst2|pixel_column[7]~DUPLICATE_q\ ) + ( GND ) + ( \inst3|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	cin => \inst3|Add0~22\,
	sumout => \inst3|Add0~33_sumout\,
	cout => \inst3|Add0~34\);

-- Location: MLABCELL_X18_Y9_N18
\inst3|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~5_sumout\ = SUM(( \inst2|pixel_column\(8) ) + ( GND ) + ( \inst3|Add0~34\ ))
-- \inst3|Add0~6\ = CARRY(( \inst2|pixel_column\(8) ) + ( GND ) + ( \inst3|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_pixel_column\(8),
	cin => \inst3|Add0~34\,
	sumout => \inst3|Add0~5_sumout\,
	cout => \inst3|Add0~6\);

-- Location: MLABCELL_X18_Y9_N21
\inst3|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~9_sumout\ = SUM(( \inst2|pixel_column\(9) ) + ( GND ) + ( \inst3|Add0~6\ ))
-- \inst3|Add0~10\ = CARRY(( \inst2|pixel_column\(9) ) + ( GND ) + ( \inst3|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_pixel_column\(9),
	cin => \inst3|Add0~6\,
	sumout => \inst3|Add0~9_sumout\,
	cout => \inst3|Add0~10\);

-- Location: MLABCELL_X18_Y9_N24
\inst3|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~29_sumout\ = SUM(( GND ) + ( GND ) + ( \inst3|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Add0~10\,
	sumout => \inst3|Add0~29_sumout\);

-- Location: FF_X17_Y8_N35
\inst2|pixel_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(0),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(0));

-- Location: FF_X14_Y9_N52
\inst2|pixel_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(1),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(1));

-- Location: LABCELL_X16_Y8_N27
\inst3|red~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~8_combout\ = ( \inst2|pixel_row\(6) & ( (!\inst2|pixel_row\(7) & !\inst2|pixel_column\(8)) ) ) # ( !\inst2|pixel_row\(6) & ( (!\inst2|pixel_column\(8) & ((!\inst2|pixel_row\(5)) # ((!\inst2|pixel_row\(7)) # 
-- (!\inst2|pixel_row[4]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000111100001110000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(5),
	datab => \inst2|ALT_INV_pixel_row\(7),
	datac => \inst2|ALT_INV_pixel_column\(8),
	datad => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_row\(6),
	combout => \inst3|red~8_combout\);

-- Location: LABCELL_X16_Y8_N24
\inst3|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan5~0_combout\ = ( \inst2|pixel_row[3]~DUPLICATE_q\ & ( (\inst2|pixel_row\(5) & (\inst2|pixel_row\(7) & \inst2|pixel_row\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(5),
	datab => \inst2|ALT_INV_pixel_row\(7),
	datac => \inst2|ALT_INV_pixel_row\(2),
	dataf => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	combout => \inst3|LessThan5~0_combout\);

-- Location: LABCELL_X16_Y8_N30
\inst3|red~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~9_combout\ = ( \inst3|red~8_combout\ & ( \inst3|LessThan5~0_combout\ & ( (!\inst2|pixel_column\(9) & (!\inst2|pixel_row\(8) & (!\inst2|pixel_row\(0) & !\inst2|pixel_row\(1)))) ) ) ) # ( \inst3|red~8_combout\ & ( !\inst3|LessThan5~0_combout\ & ( 
-- (!\inst2|pixel_column\(9) & !\inst2|pixel_row\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000100000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(9),
	datab => \inst2|ALT_INV_pixel_row\(8),
	datac => \inst2|ALT_INV_pixel_row\(0),
	datad => \inst2|ALT_INV_pixel_row\(1),
	datae => \inst3|ALT_INV_red~8_combout\,
	dataf => \inst3|ALT_INV_LessThan5~0_combout\,
	combout => \inst3|red~9_combout\);

-- Location: FF_X17_Y9_N35
\inst2|pixel_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(3),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(3));

-- Location: LABCELL_X17_Y9_N0
\inst3|Add2~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~34_cout\ = CARRY(( \inst2|pixel_row\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(1),
	cin => GND,
	cout => \inst3|Add2~34_cout\);

-- Location: LABCELL_X17_Y9_N3
\inst3|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~25_sumout\ = SUM(( \inst2|pixel_row\(2) ) + ( VCC ) + ( \inst3|Add2~34_cout\ ))
-- \inst3|Add2~26\ = CARRY(( \inst2|pixel_row\(2) ) + ( VCC ) + ( \inst3|Add2~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(2),
	cin => \inst3|Add2~34_cout\,
	sumout => \inst3|Add2~25_sumout\,
	cout => \inst3|Add2~26\);

-- Location: LABCELL_X17_Y9_N6
\inst3|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~21_sumout\ = SUM(( \inst2|pixel_row\(3) ) + ( GND ) + ( \inst3|Add2~26\ ))
-- \inst3|Add2~22\ = CARRY(( \inst2|pixel_row\(3) ) + ( GND ) + ( \inst3|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(3),
	cin => \inst3|Add2~26\,
	sumout => \inst3|Add2~21_sumout\,
	cout => \inst3|Add2~22\);

-- Location: LABCELL_X17_Y9_N9
\inst3|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~5_sumout\ = SUM(( \inst2|pixel_row\(4) ) + ( VCC ) + ( \inst3|Add2~22\ ))
-- \inst3|Add2~6\ = CARRY(( \inst2|pixel_row\(4) ) + ( VCC ) + ( \inst3|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(4),
	cin => \inst3|Add2~22\,
	sumout => \inst3|Add2~5_sumout\,
	cout => \inst3|Add2~6\);

-- Location: LABCELL_X17_Y9_N12
\inst3|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~13_sumout\ = SUM(( \inst2|pixel_row\(5) ) + ( GND ) + ( \inst3|Add2~6\ ))
-- \inst3|Add2~14\ = CARRY(( \inst2|pixel_row\(5) ) + ( GND ) + ( \inst3|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_pixel_row\(5),
	cin => \inst3|Add2~6\,
	sumout => \inst3|Add2~13_sumout\,
	cout => \inst3|Add2~14\);

-- Location: LABCELL_X17_Y9_N15
\inst3|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~17_sumout\ = SUM(( \inst2|pixel_row\(6) ) + ( GND ) + ( \inst3|Add2~14\ ))
-- \inst3|Add2~18\ = CARRY(( \inst2|pixel_row\(6) ) + ( GND ) + ( \inst3|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_pixel_row\(6),
	cin => \inst3|Add2~14\,
	sumout => \inst3|Add2~17_sumout\,
	cout => \inst3|Add2~18\);

-- Location: LABCELL_X17_Y9_N18
\inst3|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~29_sumout\ = SUM(( \inst2|pixel_row\(7) ) + ( GND ) + ( \inst3|Add2~18\ ))
-- \inst3|Add2~30\ = CARRY(( \inst2|pixel_row\(7) ) + ( GND ) + ( \inst3|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(7),
	cin => \inst3|Add2~18\,
	sumout => \inst3|Add2~29_sumout\,
	cout => \inst3|Add2~30\);

-- Location: LABCELL_X17_Y9_N21
\inst3|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~9_sumout\ = SUM(( \inst2|pixel_row\(8) ) + ( GND ) + ( \inst3|Add2~30\ ))
-- \inst3|Add2~10\ = CARRY(( \inst2|pixel_row\(8) ) + ( GND ) + ( \inst3|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(8),
	cin => \inst3|Add2~30\,
	sumout => \inst3|Add2~9_sumout\,
	cout => \inst3|Add2~10\);

-- Location: LABCELL_X17_Y9_N24
\inst3|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst3|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Add2~10\,
	sumout => \inst3|Add2~1_sumout\);

-- Location: LABCELL_X17_Y9_N48
\inst3|red~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~10_combout\ = ( \inst3|red~9_combout\ & ( !\inst3|Add2~1_sumout\ & ( (!\inst3|Add0~29_sumout\ & (((!\inst2|pixel_column[7]~DUPLICATE_q\) # (!\inst2|pixel_column\(6))) # (\inst3|LessThan3~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan3~0_combout\,
	datab => \inst3|ALT_INV_Add0~29_sumout\,
	datac => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_pixel_column\(6),
	datae => \inst3|ALT_INV_red~9_combout\,
	dataf => \inst3|ALT_INV_Add2~1_sumout\,
	combout => \inst3|red~10_combout\);

-- Location: LABCELL_X17_Y9_N54
\inst3|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~0_combout\ = ( !\inst3|Add2~13_sumout\ & ( (!\inst3|Add2~9_sumout\ & !\inst3|Add2~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add2~9_sumout\,
	datac => \inst3|ALT_INV_Add2~17_sumout\,
	dataf => \inst3|ALT_INV_Add2~13_sumout\,
	combout => \inst3|LessThan4~0_combout\);

-- Location: LABCELL_X17_Y9_N57
\inst3|red~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~11_combout\ = ( \inst3|Add0~5_sumout\ & ( (!\inst3|Add2~9_sumout\ & !\inst3|Add2~29_sumout\) ) ) # ( !\inst3|Add0~5_sumout\ & ( (!\inst3|Add2~9_sumout\ & ((!\inst3|Add2~29_sumout\) # ((!\inst3|Add0~9_sumout\ & !\inst3|Add0~33_sumout\)))) # 
-- (\inst3|Add2~9_sumout\ & (((!\inst3|Add0~9_sumout\ & !\inst3|Add0~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100010001000111110001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add2~9_sumout\,
	datab => \inst3|ALT_INV_Add2~29_sumout\,
	datac => \inst3|ALT_INV_Add0~9_sumout\,
	datad => \inst3|ALT_INV_Add0~33_sumout\,
	dataf => \inst3|ALT_INV_Add0~5_sumout\,
	combout => \inst3|red~11_combout\);

-- Location: LABCELL_X17_Y9_N30
\inst3|red~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~12_combout\ = ( !\inst3|red~11_combout\ & ( \inst3|Add2~21_sumout\ & ( (!\inst3|LessThan4~0_combout\) # (\inst3|Add2~5_sumout\) ) ) ) # ( !\inst3|red~11_combout\ & ( !\inst3|Add2~21_sumout\ & ( (!\inst3|LessThan4~0_combout\) # 
-- ((\inst3|Add2~25_sumout\ & (!\inst2|pixel_row\(1) & \inst3|Add2~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110100000000000000000011110000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add2~25_sumout\,
	datab => \inst2|ALT_INV_pixel_row\(1),
	datac => \inst3|ALT_INV_LessThan4~0_combout\,
	datad => \inst3|ALT_INV_Add2~5_sumout\,
	datae => \inst3|ALT_INV_red~11_combout\,
	dataf => \inst3|ALT_INV_Add2~21_sumout\,
	combout => \inst3|red~12_combout\);

-- Location: LABCELL_X17_Y9_N45
\inst3|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan2~1_combout\ = ( !\inst3|Add0~5_sumout\ & ( (!\inst3|Add0~17_sumout\ & (!\inst3|Add0~9_sumout\ & (!\inst3|Add0~25_sumout\ & !\inst3|Add0~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~17_sumout\,
	datab => \inst3|ALT_INV_Add0~9_sumout\,
	datac => \inst3|ALT_INV_Add0~25_sumout\,
	datad => \inst3|ALT_INV_Add0~21_sumout\,
	dataf => \inst3|ALT_INV_Add0~5_sumout\,
	combout => \inst3|LessThan2~1_combout\);

-- Location: LABCELL_X17_Y9_N42
\inst3|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan2~0_combout\ = ( !\inst3|Add0~5_sumout\ & ( (!\inst3|Add0~17_sumout\ & (!\inst3|Add0~9_sumout\ & (!\inst3|Add0~13_sumout\ & !\inst3|Add0~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~17_sumout\,
	datab => \inst3|ALT_INV_Add0~9_sumout\,
	datac => \inst3|ALT_INV_Add0~13_sumout\,
	datad => \inst3|ALT_INV_Add0~21_sumout\,
	dataf => \inst3|ALT_INV_Add0~5_sumout\,
	combout => \inst3|LessThan2~0_combout\);

-- Location: LABCELL_X17_Y9_N36
\inst3|red~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~13_combout\ = ( \inst3|Add0~1_sumout\ & ( !\inst3|LessThan2~0_combout\ & ( (\inst3|red~10_combout\ & (\inst3|red~12_combout\ & ((!\inst2|pixel_column\(1)) # (!\inst3|LessThan2~1_combout\)))) ) ) ) # ( !\inst3|Add0~1_sumout\ & ( 
-- !\inst3|LessThan2~0_combout\ & ( (\inst3|red~10_combout\ & (\inst3|red~12_combout\ & !\inst3|LessThan2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~10_combout\,
	datab => \inst3|ALT_INV_red~12_combout\,
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst3|ALT_INV_LessThan2~1_combout\,
	datae => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst3|ALT_INV_LessThan2~0_combout\,
	combout => \inst3|red~13_combout\);

-- Location: LABCELL_X14_Y13_N42
\inst11|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~2_combout\ = ( \inst11|Mux2~1_combout\ & ( \inst11|Mux7~3_combout\ & ( (!\inst11|Mux7~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(133)))) # (\inst11|Mux7~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(197))) ) ) ) # ( !\inst11|Mux2~1_combout\ & ( \inst11|Mux7~3_combout\ & ( (!\inst11|Mux7~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(133)))) # (\inst11|Mux7~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(197))) ) ) ) # ( \inst11|Mux2~1_combout\ & ( !\inst11|Mux7~3_combout\ & ( (!\inst11|Mux7~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(69)) ) ) ) # ( !\inst11|Mux2~1_combout\ & ( 
-- !\inst11|Mux7~3_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(69) & \inst11|Mux7~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(197),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	datac => \inst11|ALT_INV_Mux7~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(133),
	datae => \inst11|ALT_INV_Mux2~1_combout\,
	dataf => \inst11|ALT_INV_Mux7~3_combout\,
	combout => \inst11|Mux2~2_combout\);

-- Location: LABCELL_X14_Y13_N30
\inst11|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~9_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(61) & ( \inst11|altsyncram_component|auto_generated|q_a\(125) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(189)) ) ) ) # ( \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(61) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(125) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(61) & ( (\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(189)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101010101010111001111110011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(189),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	combout => \inst11|Mux2~9_combout\);

-- Location: LABCELL_X10_Y12_N30
\inst11|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~10_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(53) & ( \inst11|Mux2~9_combout\ & ( (!\inst11|Mux7~5_combout\) # ((!\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(117))) # (\inst11|Mux7~6_combout\ 
-- & ((\inst11|altsyncram_component|auto_generated|q_a\(181))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(53) & ( \inst11|Mux2~9_combout\ & ( (!\inst11|Mux7~5_combout\ & (((!\inst11|Mux7~6_combout\)))) # (\inst11|Mux7~5_combout\ & 
-- ((!\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(117))) # (\inst11|Mux7~6_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(181)))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(53) & ( 
-- !\inst11|Mux2~9_combout\ & ( (!\inst11|Mux7~5_combout\ & (((\inst11|Mux7~6_combout\)))) # (\inst11|Mux7~5_combout\ & ((!\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(117))) # (\inst11|Mux7~6_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(181)))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(53) & ( !\inst11|Mux2~9_combout\ & ( (\inst11|Mux7~5_combout\ & ((!\inst11|Mux7~6_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(117))) # (\inst11|Mux7~6_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(181)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(117),
	datab => \inst11|ALT_INV_Mux7~5_combout\,
	datac => \inst11|ALT_INV_Mux7~6_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(181),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(53),
	dataf => \inst11|ALT_INV_Mux2~9_combout\,
	combout => \inst11|Mux2~10_combout\);

-- Location: LABCELL_X10_Y12_N42
\inst11|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~7_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(237) & ( \inst11|altsyncram_component|auto_generated|q_a\(109) & ( ((!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(45))) # (\inst14|Add0~0_combout\ 
-- & ((\inst11|altsyncram_component|auto_generated|q_a\(173))))) # (\inst14|Add0~1_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(237) & ( \inst11|altsyncram_component|auto_generated|q_a\(109) & ( (!\inst14|Add0~1_combout\ & 
-- ((!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(45))) # (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(173)))))) # (\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\)) ) ) ) # ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(237) & ( !\inst11|altsyncram_component|auto_generated|q_a\(109) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(45))) # 
-- (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(173)))))) # (\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(237) & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(109) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(45))) # (\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(173)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(173),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(237),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(109),
	combout => \inst11|Mux2~7_combout\);

-- Location: LABCELL_X10_Y12_N18
\inst11|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~8_combout\ = ( \inst11|Mux2~7_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst11|Mux2~6_combout\) ) ) # ( !\inst11|Mux2~7_combout\ & ( (\inst11|Mux2~6_combout\ & \inst3|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_Mux2~6_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst11|ALT_INV_Mux2~7_combout\,
	combout => \inst11|Mux2~8_combout\);

-- Location: LABCELL_X10_Y12_N6
\inst11|Mux2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~11_combout\ = ( \inst2|pixel_column\(1) & ( \inst11|Mux2~8_combout\ & ( (!\inst12|Add0~1_combout\) # (\inst11|Mux2~10_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst11|Mux2~8_combout\ & ( (!\inst12|Add0~1_combout\ & 
-- ((\inst11|Mux2~5_combout\))) # (\inst12|Add0~1_combout\ & (\inst11|Mux6~2_combout\)) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst11|Mux2~8_combout\ & ( (\inst11|Mux2~10_combout\ & \inst12|Add0~1_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- !\inst11|Mux2~8_combout\ & ( (!\inst12|Add0~1_combout\ & ((\inst11|Mux2~5_combout\))) # (\inst12|Add0~1_combout\ & (\inst11|Mux6~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux6~2_combout\,
	datab => \inst11|ALT_INV_Mux2~10_combout\,
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst11|ALT_INV_Mux2~5_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst11|ALT_INV_Mux2~8_combout\,
	combout => \inst11|Mux2~11_combout\);

-- Location: LABCELL_X14_Y12_N42
\inst11|Mux2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~16_combout\ = ( \inst11|Mux2~12_combout\ & ( \inst11|Mux2~13_combout\ & ( (!\inst3|Add0~1_sumout\) # ((!\inst2|pixel_column\(1) & (\inst11|Mux2~14_combout\)) # (\inst2|pixel_column\(1) & ((\inst11|Mux2~15_combout\)))) ) ) ) # ( 
-- !\inst11|Mux2~12_combout\ & ( \inst11|Mux2~13_combout\ & ( (!\inst2|pixel_column\(1) & (\inst11|Mux2~14_combout\ & (\inst3|Add0~1_sumout\))) # (\inst2|pixel_column\(1) & (((!\inst3|Add0~1_sumout\) # (\inst11|Mux2~15_combout\)))) ) ) ) # ( 
-- \inst11|Mux2~12_combout\ & ( !\inst11|Mux2~13_combout\ & ( (!\inst2|pixel_column\(1) & (((!\inst3|Add0~1_sumout\)) # (\inst11|Mux2~14_combout\))) # (\inst2|pixel_column\(1) & (((\inst3|Add0~1_sumout\ & \inst11|Mux2~15_combout\)))) ) ) ) # ( 
-- !\inst11|Mux2~12_combout\ & ( !\inst11|Mux2~13_combout\ & ( (\inst3|Add0~1_sumout\ & ((!\inst2|pixel_column\(1) & (\inst11|Mux2~14_combout\)) # (\inst2|pixel_column\(1) & ((\inst11|Mux2~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux2~14_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst11|ALT_INV_Mux2~15_combout\,
	datae => \inst11|ALT_INV_Mux2~12_combout\,
	dataf => \inst11|ALT_INV_Mux2~13_combout\,
	combout => \inst11|Mux2~16_combout\);

-- Location: LABCELL_X19_Y10_N12
\inst11|Mux2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~17_combout\ = ( \inst14|Mux3~1_combout\ & ( \inst14|Mux3~0_combout\ & ( \inst11|Mux2~2_combout\ ) ) ) # ( !\inst14|Mux3~1_combout\ & ( \inst14|Mux3~0_combout\ & ( \inst11|Mux2~16_combout\ ) ) ) # ( \inst14|Mux3~1_combout\ & ( 
-- !\inst14|Mux3~0_combout\ & ( \inst11|Mux6~0_combout\ ) ) ) # ( !\inst14|Mux3~1_combout\ & ( !\inst14|Mux3~0_combout\ & ( \inst11|Mux2~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux6~0_combout\,
	datab => \inst11|ALT_INV_Mux2~2_combout\,
	datac => \inst11|ALT_INV_Mux2~11_combout\,
	datad => \inst11|ALT_INV_Mux2~16_combout\,
	datae => \inst14|ALT_INV_Mux3~1_combout\,
	dataf => \inst14|ALT_INV_Mux3~0_combout\,
	combout => \inst11|Mux2~17_combout\);

-- Location: LABCELL_X17_Y8_N48
\inst11|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux11~0_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(0) & ( \inst11|altsyncram_component|auto_generated|q_a\(192) & ( (!\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(128)))) # (\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(64)) # (\inst14|Add0~0_combout\)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(0) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(192) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(128) & (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(64)) # (\inst14|Add0~0_combout\)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(0) & ( !\inst11|altsyncram_component|auto_generated|q_a\(192) & ( (!\inst14|Add0~1_combout\ & 
-- (((!\inst14|Add0~0_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(128)))) # (\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(64))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(0) & ( !\inst11|altsyncram_component|auto_generated|q_a\(192) & ( (!\inst14|Add0~1_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(128) & (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ 
-- & (((!\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(64))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(192),
	combout => \inst11|Mux11~0_combout\);

-- Location: MLABCELL_X23_Y8_N48
\inst11|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux11~1_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(56) & ( \inst11|altsyncram_component|auto_generated|q_a\(120) & ( (!\inst11|Mux7~3_combout\ & (((\inst11|Mux7~4_combout\)) # (\inst11|Mux11~0_combout\))) # 
-- (\inst11|Mux7~3_combout\ & (((!\inst11|Mux7~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(184))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(56) & ( \inst11|altsyncram_component|auto_generated|q_a\(120) & ( 
-- (!\inst11|Mux7~3_combout\ & (\inst11|Mux11~0_combout\ & ((!\inst11|Mux7~4_combout\)))) # (\inst11|Mux7~3_combout\ & (((!\inst11|Mux7~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(184))))) ) ) ) # ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(56) & ( !\inst11|altsyncram_component|auto_generated|q_a\(120) & ( (!\inst11|Mux7~3_combout\ & (((\inst11|Mux7~4_combout\)) # (\inst11|Mux11~0_combout\))) # (\inst11|Mux7~3_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(184) & \inst11|Mux7~4_combout\)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(56) & ( !\inst11|altsyncram_component|auto_generated|q_a\(120) & ( (!\inst11|Mux7~3_combout\ & 
-- (\inst11|Mux11~0_combout\ & ((!\inst11|Mux7~4_combout\)))) # (\inst11|Mux7~3_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(184) & \inst11|Mux7~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux11~0_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(184),
	datac => \inst11|ALT_INV_Mux7~3_combout\,
	datad => \inst11|ALT_INV_Mux7~4_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(120),
	combout => \inst11|Mux11~1_combout\);

-- Location: MLABCELL_X23_Y8_N21
\inst11|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux11~3_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(48) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst11|altsyncram_component|auto_generated|q_a\(176))))) # (\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(112))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(48) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(176)))) # 
-- (\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(112))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(176),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(112),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(48),
	combout => \inst11|Mux11~3_combout\);

-- Location: MLABCELL_X23_Y8_N54
\inst11|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux11~4_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst11|Mux11~3_combout\ & ( (!\inst11|Mux7~6_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(104)))) # (\inst11|Mux7~6_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(168))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst11|Mux11~3_combout\ & ( (!\inst11|Mux7~6_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(40)) ) ) ) # ( \inst11|Mux7~5_combout\ & ( 
-- !\inst11|Mux11~3_combout\ & ( (!\inst11|Mux7~6_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(104)))) # (\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(168))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( 
-- !\inst11|Mux11~3_combout\ & ( (\inst11|Mux7~6_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(40)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(104),
	datac => \inst11|ALT_INV_Mux7~6_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst11|ALT_INV_Mux11~3_combout\,
	combout => \inst11|Mux11~4_combout\);

-- Location: LABCELL_X25_Y10_N36
\inst11|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux11~2_combout\ = ( \inst11|Mux3~12_combout\ & ( \inst11|Mux3~3_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\) # ((!\inst3|Add0~1_sumout\ & (\inst11|Mux3~6_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst11|Mux3~13_combout\)))) ) ) ) # ( 
-- !\inst11|Mux3~12_combout\ & ( \inst11|Mux3~3_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((!\inst3|Add0~1_sumout\)))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst3|Add0~1_sumout\ & (\inst11|Mux3~6_combout\)) # (\inst3|Add0~1_sumout\ & 
-- ((\inst11|Mux3~13_combout\))))) ) ) ) # ( \inst11|Mux3~12_combout\ & ( !\inst11|Mux3~3_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((\inst3|Add0~1_sumout\)))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst3|Add0~1_sumout\ & 
-- (\inst11|Mux3~6_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst11|Mux3~13_combout\))))) ) ) ) # ( !\inst11|Mux3~12_combout\ & ( !\inst11|Mux3~3_combout\ & ( (\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst3|Add0~1_sumout\ & (\inst11|Mux3~6_combout\)) # 
-- (\inst3|Add0~1_sumout\ & ((\inst11|Mux3~13_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux3~6_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst11|ALT_INV_Mux3~13_combout\,
	datae => \inst11|ALT_INV_Mux3~12_combout\,
	dataf => \inst11|ALT_INV_Mux3~3_combout\,
	combout => \inst11|Mux11~2_combout\);

-- Location: LABCELL_X25_Y10_N12
\inst11|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux11~5_combout\ = ( \inst11|Mux11~2_combout\ & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst2|pixel_column\(3) $ (!\inst2|pixel_column\(2))) # (\inst11|Mux7~13_combout\) ) ) ) # ( !\inst11|Mux11~2_combout\ & ( 
-- \inst2|pixel_column[1]~DUPLICATE_q\ & ( (\inst11|Mux7~13_combout\ & (!\inst2|pixel_column\(3) $ (\inst2|pixel_column\(2)))) ) ) ) # ( \inst11|Mux11~2_combout\ & ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst2|pixel_column\(3)) # 
-- (\inst11|Mux11~4_combout\) ) ) ) # ( !\inst11|Mux11~2_combout\ & ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( (\inst2|pixel_column\(3) & \inst11|Mux11~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000001010000010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~13_combout\,
	datab => \inst2|ALT_INV_pixel_column\(3),
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst11|ALT_INV_Mux11~4_combout\,
	datae => \inst11|ALT_INV_Mux11~2_combout\,
	dataf => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	combout => \inst11|Mux11~5_combout\);

-- Location: LABCELL_X25_Y10_N48
\inst11|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux11~6_combout\ = ( \inst11|Mux3~0_combout\ & ( \inst11|Mux3~15_combout\ & ( (!\inst3|Add0~1_sumout\ & (((\inst11|Mux3~14_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\))) # (\inst3|Add0~1_sumout\ & ((!\inst2|pixel_column[1]~DUPLICATE_q\) # 
-- ((\inst11|Mux3~1_combout\)))) ) ) ) # ( !\inst11|Mux3~0_combout\ & ( \inst11|Mux3~15_combout\ & ( (!\inst3|Add0~1_sumout\ & (((\inst11|Mux3~14_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\))) # (\inst3|Add0~1_sumout\ & 
-- (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux3~1_combout\))) ) ) ) # ( \inst11|Mux3~0_combout\ & ( !\inst11|Mux3~15_combout\ & ( (!\inst3|Add0~1_sumout\ & (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux3~14_combout\)))) # 
-- (\inst3|Add0~1_sumout\ & ((!\inst2|pixel_column[1]~DUPLICATE_q\) # ((\inst11|Mux3~1_combout\)))) ) ) ) # ( !\inst11|Mux3~0_combout\ & ( !\inst11|Mux3~15_combout\ & ( (!\inst3|Add0~1_sumout\ & (!\inst2|pixel_column[1]~DUPLICATE_q\ & 
-- ((\inst11|Mux3~14_combout\)))) # (\inst3|Add0~1_sumout\ & (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux3~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst11|ALT_INV_Mux3~1_combout\,
	datad => \inst11|ALT_INV_Mux3~14_combout\,
	datae => \inst11|ALT_INV_Mux3~0_combout\,
	dataf => \inst11|ALT_INV_Mux3~15_combout\,
	combout => \inst11|Mux11~6_combout\);

-- Location: LABCELL_X20_Y9_N18
\inst11|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux11~7_combout\ = ( \inst14|Mux3~1_combout\ & ( \inst11|Mux11~6_combout\ & ( (!\inst14|Mux3~0_combout\ & (\inst11|Mux11~1_combout\)) # (\inst14|Mux3~0_combout\ & ((\inst11|Mux7~11_combout\))) ) ) ) # ( !\inst14|Mux3~1_combout\ & ( 
-- \inst11|Mux11~6_combout\ & ( (\inst11|Mux11~5_combout\) # (\inst14|Mux3~0_combout\) ) ) ) # ( \inst14|Mux3~1_combout\ & ( !\inst11|Mux11~6_combout\ & ( (!\inst14|Mux3~0_combout\ & (\inst11|Mux11~1_combout\)) # (\inst14|Mux3~0_combout\ & 
-- ((\inst11|Mux7~11_combout\))) ) ) ) # ( !\inst14|Mux3~1_combout\ & ( !\inst11|Mux11~6_combout\ & ( (!\inst14|Mux3~0_combout\ & \inst11|Mux11~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux11~1_combout\,
	datab => \inst14|ALT_INV_Mux3~0_combout\,
	datac => \inst11|ALT_INV_Mux7~11_combout\,
	datad => \inst11|ALT_INV_Mux11~5_combout\,
	datae => \inst14|ALT_INV_Mux3~1_combout\,
	dataf => \inst11|ALT_INV_Mux11~6_combout\,
	combout => \inst11|Mux11~7_combout\);

-- Location: MLABCELL_X23_Y6_N54
\inst11|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~7_combout\ = ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst11|Mux1~0_combout\ & ( (!\inst3|Add0~1_sumout\ & ((\inst11|Mux1~15_combout\))) # (\inst3|Add0~1_sumout\ & (\inst11|Mux1~1_combout\)) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & 
-- ( \inst11|Mux1~0_combout\ & ( (\inst3|Add0~1_sumout\) # (\inst11|Mux1~14_combout\) ) ) ) # ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst11|Mux1~0_combout\ & ( (!\inst3|Add0~1_sumout\ & ((\inst11|Mux1~15_combout\))) # (\inst3|Add0~1_sumout\ & 
-- (\inst11|Mux1~1_combout\)) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst11|Mux1~0_combout\ & ( (\inst11|Mux1~14_combout\ & !\inst3|Add0~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~14_combout\,
	datab => \inst11|ALT_INV_Mux1~1_combout\,
	datac => \inst11|ALT_INV_Mux1~15_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	dataf => \inst11|ALT_INV_Mux1~0_combout\,
	combout => \inst11|Mux9~7_combout\);

-- Location: LABCELL_X21_Y6_N39
\inst11|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~4_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(178) & ( (!\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(50))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(114))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(178) & ( (!\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(50))))) # 
-- (\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(114))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(114),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(50),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(178),
	combout => \inst11|Mux9~4_combout\);

-- Location: LABCELL_X21_Y6_N48
\inst11|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~5_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst11|Mux7~6_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(170) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst11|Mux7~6_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(42) ) ) ) # ( \inst11|Mux7~5_combout\ & ( !\inst11|Mux7~6_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(106) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( !\inst11|Mux7~6_combout\ & ( 
-- \inst11|Mux9~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(106),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	datad => \inst11|ALT_INV_Mux9~4_combout\,
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst11|ALT_INV_Mux7~6_combout\,
	combout => \inst11|Mux9~5_combout\);

-- Location: MLABCELL_X23_Y6_N18
\inst11|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~3_combout\ = ( \inst11|Mux1~6_combout\ & ( \inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux1~12_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux1~13_combout\)) ) ) ) # ( !\inst11|Mux1~6_combout\ 
-- & ( \inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux1~12_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux1~13_combout\)) ) ) ) # ( \inst11|Mux1~6_combout\ & ( !\inst3|Add0~1_sumout\ & ( 
-- (\inst2|pixel_column[1]~DUPLICATE_q\) # (\inst11|Mux1~3_combout\) ) ) ) # ( !\inst11|Mux1~6_combout\ & ( !\inst3|Add0~1_sumout\ & ( (\inst11|Mux1~3_combout\ & !\inst2|pixel_column[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~3_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst11|ALT_INV_Mux1~13_combout\,
	datad => \inst11|ALT_INV_Mux1~12_combout\,
	datae => \inst11|ALT_INV_Mux1~6_combout\,
	dataf => \inst3|ALT_INV_Add0~1_sumout\,
	combout => \inst11|Mux9~3_combout\);

-- Location: LABCELL_X21_Y6_N54
\inst11|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~6_combout\ = ( \inst2|pixel_column\(1) & ( \inst11|Mux9~3_combout\ & ( (!\inst2|pixel_column\(3) $ (!\inst2|pixel_column\(2))) # (\inst11|Mux5~5_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst11|Mux9~3_combout\ & ( 
-- (!\inst2|pixel_column\(3)) # (\inst11|Mux9~5_combout\) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst11|Mux9~3_combout\ & ( (\inst11|Mux5~5_combout\ & (!\inst2|pixel_column\(3) $ (\inst2|pixel_column\(2)))) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- !\inst11|Mux9~3_combout\ & ( (\inst2|pixel_column\(3) & \inst11|Mux9~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100001000110101111101011110111011110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	datab => \inst11|ALT_INV_Mux5~5_combout\,
	datac => \inst11|ALT_INV_Mux9~5_combout\,
	datad => \inst2|ALT_INV_pixel_column\(2),
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst11|ALT_INV_Mux9~3_combout\,
	combout => \inst11|Mux9~6_combout\);

-- Location: LABCELL_X10_Y11_N48
\inst11|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~1_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(66) & ( \inst11|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(2)))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(194))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(66) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(2) & (!\inst14|Add0~1_combout\))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(194))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(66) & ( !\inst11|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(2)))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(194))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(66) & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(2) & (!\inst14|Add0~1_combout\))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & 
-- \inst11|altsyncram_component|auto_generated|q_a\(194))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(194),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	combout => \inst11|Mux9~1_combout\);

-- Location: MLABCELL_X23_Y8_N42
\inst11|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~2_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(58) & ( \inst11|altsyncram_component|auto_generated|q_a\(186) & ( ((!\inst11|Mux7~3_combout\ & (\inst11|Mux9~1_combout\)) # (\inst11|Mux7~3_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(122))))) # (\inst11|Mux7~4_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(58) & ( \inst11|altsyncram_component|auto_generated|q_a\(186) & ( (!\inst11|Mux7~3_combout\ & 
-- (!\inst11|Mux7~4_combout\ & (\inst11|Mux9~1_combout\))) # (\inst11|Mux7~3_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(122))) # (\inst11|Mux7~4_combout\))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(58) & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(186) & ( (!\inst11|Mux7~3_combout\ & (((\inst11|Mux9~1_combout\)) # (\inst11|Mux7~4_combout\))) # (\inst11|Mux7~3_combout\ & (!\inst11|Mux7~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(122))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(58) & ( !\inst11|altsyncram_component|auto_generated|q_a\(186) & ( (!\inst11|Mux7~4_combout\ & ((!\inst11|Mux7~3_combout\ & 
-- (\inst11|Mux9~1_combout\)) # (\inst11|Mux7~3_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(122)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~3_combout\,
	datab => \inst11|ALT_INV_Mux7~4_combout\,
	datac => \inst11|ALT_INV_Mux9~1_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(122),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(186),
	combout => \inst11|Mux9~2_combout\);

-- Location: LABCELL_X20_Y9_N6
\inst11|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~8_combout\ = ( \inst11|Mux9~2_combout\ & ( \inst14|Mux3~1_combout\ & ( (!\inst14|Mux3~0_combout\) # (\inst11|Mux5~3_combout\) ) ) ) # ( !\inst11|Mux9~2_combout\ & ( \inst14|Mux3~1_combout\ & ( (\inst14|Mux3~0_combout\ & 
-- \inst11|Mux5~3_combout\) ) ) ) # ( \inst11|Mux9~2_combout\ & ( !\inst14|Mux3~1_combout\ & ( (!\inst14|Mux3~0_combout\ & ((\inst11|Mux9~6_combout\))) # (\inst14|Mux3~0_combout\ & (\inst11|Mux9~7_combout\)) ) ) ) # ( !\inst11|Mux9~2_combout\ & ( 
-- !\inst14|Mux3~1_combout\ & ( (!\inst14|Mux3~0_combout\ & ((\inst11|Mux9~6_combout\))) # (\inst14|Mux3~0_combout\ & (\inst11|Mux9~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux9~7_combout\,
	datab => \inst14|ALT_INV_Mux3~0_combout\,
	datac => \inst11|ALT_INV_Mux9~6_combout\,
	datad => \inst11|ALT_INV_Mux5~3_combout\,
	datae => \inst11|ALT_INV_Mux9~2_combout\,
	dataf => \inst14|ALT_INV_Mux3~1_combout\,
	combout => \inst11|Mux9~8_combout\);

-- Location: LABCELL_X12_Y10_N18
\inst11|Mux8~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~12_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(131) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(67)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(195))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(131) & ( (\inst11|altsyncram_component|auto_generated|q_a\(3)) # (\inst14|Add0~0_combout\) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(131) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(67)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(195))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(131) & ( (!\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(195),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(131),
	combout => \inst11|Mux8~12_combout\);

-- Location: LABCELL_X12_Y10_N24
\inst11|Mux8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~13_combout\ = ( \inst11|Mux7~3_combout\ & ( \inst11|Mux8~12_combout\ & ( (!\inst11|Mux7~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(123)))) # (\inst11|Mux7~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(187))) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( \inst11|Mux8~12_combout\ & ( (!\inst11|Mux7~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(59)) ) ) ) # ( \inst11|Mux7~3_combout\ & ( 
-- !\inst11|Mux8~12_combout\ & ( (!\inst11|Mux7~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(123)))) # (\inst11|Mux7~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(187))) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( 
-- !\inst11|Mux8~12_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(59) & \inst11|Mux7~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(187),
	datac => \inst11|ALT_INV_Mux7~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(123),
	datae => \inst11|ALT_INV_Mux7~3_combout\,
	dataf => \inst11|ALT_INV_Mux8~12_combout\,
	combout => \inst11|Mux8~13_combout\);

-- Location: LABCELL_X10_Y10_N42
\inst11|Mux8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~18_combout\ = ( \inst3|Add0~1_sumout\ & ( \inst11|Mux8~9_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux8~0_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux8~1_combout\)) ) ) ) # ( !\inst3|Add0~1_sumout\ & 
-- ( \inst11|Mux8~9_combout\ & ( (\inst2|pixel_column[1]~DUPLICATE_q\) # (\inst11|Mux8~8_combout\) ) ) ) # ( \inst3|Add0~1_sumout\ & ( !\inst11|Mux8~9_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux8~0_combout\))) # 
-- (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux8~1_combout\)) ) ) ) # ( !\inst3|Add0~1_sumout\ & ( !\inst11|Mux8~9_combout\ & ( (\inst11|Mux8~8_combout\ & !\inst2|pixel_column[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~1_combout\,
	datab => \inst11|ALT_INV_Mux8~8_combout\,
	datac => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datad => \inst11|ALT_INV_Mux8~0_combout\,
	datae => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst11|ALT_INV_Mux8~9_combout\,
	combout => \inst11|Mux8~18_combout\);

-- Location: LABCELL_X16_Y10_N6
\inst11|Mux8~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~15_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(115) & ( ((!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(51)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(179)))) # (\inst14|Add0~1_combout\) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(115) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(51)))) # (\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(179))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(179),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(51),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(115),
	combout => \inst11|Mux8~15_combout\);

-- Location: LABCELL_X16_Y10_N54
\inst11|Mux8~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~16_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(107) & ( \inst11|altsyncram_component|auto_generated|q_a\(171) & ( ((!\inst11|Mux7~6_combout\ & ((\inst11|Mux8~15_combout\))) # (\inst11|Mux7~6_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(43)))) # (\inst11|Mux7~5_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(107) & ( \inst11|altsyncram_component|auto_generated|q_a\(171) & ( (!\inst11|Mux7~5_combout\ & 
-- ((!\inst11|Mux7~6_combout\ & ((\inst11|Mux8~15_combout\))) # (\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(43))))) # (\inst11|Mux7~5_combout\ & (((\inst11|Mux7~6_combout\)))) ) ) ) # ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(107) & ( !\inst11|altsyncram_component|auto_generated|q_a\(171) & ( (!\inst11|Mux7~5_combout\ & ((!\inst11|Mux7~6_combout\ & ((\inst11|Mux8~15_combout\))) # (\inst11|Mux7~6_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(43))))) # (\inst11|Mux7~5_combout\ & (((!\inst11|Mux7~6_combout\)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(107) & ( !\inst11|altsyncram_component|auto_generated|q_a\(171) & ( 
-- (!\inst11|Mux7~5_combout\ & ((!\inst11|Mux7~6_combout\ & ((\inst11|Mux8~15_combout\))) # (\inst11|Mux7~6_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(43))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~5_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	datac => \inst11|ALT_INV_Mux7~6_combout\,
	datad => \inst11|ALT_INV_Mux8~15_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(107),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	combout => \inst11|Mux8~16_combout\);

-- Location: LABCELL_X10_Y10_N36
\inst11|Mux8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~14_combout\ = ( \inst11|Mux8~6_combout\ & ( \inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\) # (\inst11|Mux8~7_combout\) ) ) ) # ( !\inst11|Mux8~6_combout\ & ( \inst3|Add0~1_sumout\ & ( (\inst11|Mux8~7_combout\ & 
-- \inst2|pixel_column[1]~DUPLICATE_q\) ) ) ) # ( \inst11|Mux8~6_combout\ & ( !\inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux8~2_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux8~5_combout\)) ) ) ) # ( 
-- !\inst11|Mux8~6_combout\ & ( !\inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux8~2_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux8~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~7_combout\,
	datab => \inst11|ALT_INV_Mux8~5_combout\,
	datac => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datad => \inst11|ALT_INV_Mux8~2_combout\,
	datae => \inst11|ALT_INV_Mux8~6_combout\,
	dataf => \inst3|ALT_INV_Add0~1_sumout\,
	combout => \inst11|Mux8~14_combout\);

-- Location: MLABCELL_X23_Y10_N9
\inst11|Mux8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~17_combout\ = ( \inst11|Mux8~14_combout\ & ( \inst2|pixel_column\(2) & ( (!\inst2|pixel_column\(3)) # ((!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux8~16_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux4~5_combout\)))) 
-- ) ) ) # ( !\inst11|Mux8~14_combout\ & ( \inst2|pixel_column\(2) & ( (\inst2|pixel_column\(3) & ((!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst11|Mux8~16_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst11|Mux4~5_combout\))))) ) ) ) # ( 
-- \inst11|Mux8~14_combout\ & ( !\inst2|pixel_column\(2) & ( (!\inst2|pixel_column\(3) & (((!\inst2|pixel_column[1]~DUPLICATE_q\) # (\inst11|Mux4~5_combout\)))) # (\inst2|pixel_column\(3) & (((\inst2|pixel_column[1]~DUPLICATE_q\)) # 
-- (\inst11|Mux8~16_combout\))) ) ) ) # ( !\inst11|Mux8~14_combout\ & ( !\inst2|pixel_column\(2) & ( (!\inst2|pixel_column\(3) & (((\inst11|Mux4~5_combout\ & \inst2|pixel_column[1]~DUPLICATE_q\)))) # (\inst2|pixel_column\(3) & (\inst11|Mux8~16_combout\ & 
-- ((!\inst2|pixel_column[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011111100000101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~16_combout\,
	datab => \inst11|ALT_INV_Mux4~5_combout\,
	datac => \inst2|ALT_INV_pixel_column\(3),
	datad => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datae => \inst11|ALT_INV_Mux8~14_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst11|Mux8~17_combout\);

-- Location: LABCELL_X20_Y9_N24
\inst11|Mux8~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~19_combout\ = ( \inst14|Mux3~0_combout\ & ( \inst11|Mux8~17_combout\ & ( (!\inst14|Mux3~1_combout\ & (\inst11|Mux8~18_combout\)) # (\inst14|Mux3~1_combout\ & ((\inst11|Mux4~3_combout\))) ) ) ) # ( !\inst14|Mux3~0_combout\ & ( 
-- \inst11|Mux8~17_combout\ & ( (!\inst14|Mux3~1_combout\) # (\inst11|Mux8~13_combout\) ) ) ) # ( \inst14|Mux3~0_combout\ & ( !\inst11|Mux8~17_combout\ & ( (!\inst14|Mux3~1_combout\ & (\inst11|Mux8~18_combout\)) # (\inst14|Mux3~1_combout\ & 
-- ((\inst11|Mux4~3_combout\))) ) ) ) # ( !\inst14|Mux3~0_combout\ & ( !\inst11|Mux8~17_combout\ & ( (\inst11|Mux8~13_combout\ & \inst14|Mux3~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~13_combout\,
	datab => \inst11|ALT_INV_Mux8~18_combout\,
	datac => \inst11|ALT_INV_Mux4~3_combout\,
	datad => \inst14|ALT_INV_Mux3~1_combout\,
	datae => \inst14|ALT_INV_Mux3~0_combout\,
	dataf => \inst11|ALT_INV_Mux8~17_combout\,
	combout => \inst11|Mux8~19_combout\);

-- Location: LABCELL_X14_Y13_N48
\inst11|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux10~0_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(65))) # (\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(193)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(129) & ( (\inst11|altsyncram_component|auto_generated|q_a\(1)) # (\inst14|Add0~0_combout\) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(65))) # (\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(193)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(193),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	combout => \inst11|Mux10~0_combout\);

-- Location: LABCELL_X14_Y13_N54
\inst11|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux10~1_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(121) & ( \inst11|Mux10~0_combout\ & ( (!\inst11|Mux7~4_combout\) # ((!\inst11|Mux7~3_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(57))) # 
-- (\inst11|Mux7~3_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(185))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(121) & ( \inst11|Mux10~0_combout\ & ( (!\inst11|Mux7~3_combout\ & (((!\inst11|Mux7~4_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(57)))) # (\inst11|Mux7~3_combout\ & (((\inst11|Mux7~4_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(185))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(121) & ( 
-- !\inst11|Mux10~0_combout\ & ( (!\inst11|Mux7~3_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(57) & (\inst11|Mux7~4_combout\))) # (\inst11|Mux7~3_combout\ & (((!\inst11|Mux7~4_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(185))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(121) & ( !\inst11|Mux10~0_combout\ & ( (\inst11|Mux7~4_combout\ & ((!\inst11|Mux7~3_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(57))) # (\inst11|Mux7~3_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(185)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	datab => \inst11|ALT_INV_Mux7~3_combout\,
	datac => \inst11|ALT_INV_Mux7~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(185),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(121),
	dataf => \inst11|ALT_INV_Mux10~0_combout\,
	combout => \inst11|Mux10~1_combout\);

-- Location: LABCELL_X14_Y12_N12
\inst11|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux10~6_combout\ = ( \inst11|Mux2~1_combout\ & ( \inst11|Mux2~0_combout\ & ( ((!\inst2|pixel_column\(1) & (\inst11|Mux2~14_combout\)) # (\inst2|pixel_column\(1) & ((\inst11|Mux2~15_combout\)))) # (\inst3|Add0~1_sumout\) ) ) ) # ( 
-- !\inst11|Mux2~1_combout\ & ( \inst11|Mux2~0_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst3|Add0~1_sumout\)) # (\inst11|Mux2~14_combout\))) # (\inst2|pixel_column\(1) & (((!\inst3|Add0~1_sumout\ & \inst11|Mux2~15_combout\)))) ) ) ) # ( 
-- \inst11|Mux2~1_combout\ & ( !\inst11|Mux2~0_combout\ & ( (!\inst2|pixel_column\(1) & (\inst11|Mux2~14_combout\ & (!\inst3|Add0~1_sumout\))) # (\inst2|pixel_column\(1) & (((\inst11|Mux2~15_combout\) # (\inst3|Add0~1_sumout\)))) ) ) ) # ( 
-- !\inst11|Mux2~1_combout\ & ( !\inst11|Mux2~0_combout\ & ( (!\inst3|Add0~1_sumout\ & ((!\inst2|pixel_column\(1) & (\inst11|Mux2~14_combout\)) # (\inst2|pixel_column\(1) & ((\inst11|Mux2~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux2~14_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst11|ALT_INV_Mux2~15_combout\,
	datae => \inst11|ALT_INV_Mux2~1_combout\,
	dataf => \inst11|ALT_INV_Mux2~0_combout\,
	combout => \inst11|Mux10~6_combout\);

-- Location: LABCELL_X10_Y12_N0
\inst11|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux10~3_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(49) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst11|altsyncram_component|auto_generated|q_a\(177))))) # (\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(113))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(49) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(177))))) # 
-- (\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(113))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(113),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(177),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(49),
	combout => \inst11|Mux10~3_combout\);

-- Location: LABCELL_X10_Y12_N24
\inst11|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux10~4_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(41) & ( \inst11|Mux7~6_combout\ & ( (!\inst11|Mux7~5_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(169)) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(41) & ( \inst11|Mux7~6_combout\ & ( (\inst11|Mux7~5_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(169)) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(41) & ( 
-- !\inst11|Mux7~6_combout\ & ( (!\inst11|Mux7~5_combout\ & (\inst11|Mux10~3_combout\)) # (\inst11|Mux7~5_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(105)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(41) & ( 
-- !\inst11|Mux7~6_combout\ & ( (!\inst11|Mux7~5_combout\ & (\inst11|Mux10~3_combout\)) # (\inst11|Mux7~5_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(105)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux10~3_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(105),
	datac => \inst11|ALT_INV_Mux7~5_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	dataf => \inst11|ALT_INV_Mux7~6_combout\,
	combout => \inst11|Mux10~4_combout\);

-- Location: LABCELL_X14_Y12_N30
\inst11|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux10~2_combout\ = ( \inst11|Mux2~3_combout\ & ( \inst11|Mux2~6_combout\ & ( (!\inst3|Add0~1_sumout\) # ((!\inst2|pixel_column\(1) & ((\inst11|Mux2~12_combout\))) # (\inst2|pixel_column\(1) & (\inst11|Mux2~13_combout\))) ) ) ) # ( 
-- !\inst11|Mux2~3_combout\ & ( \inst11|Mux2~6_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst3|Add0~1_sumout\ & \inst11|Mux2~12_combout\)))) # (\inst2|pixel_column\(1) & (((!\inst3|Add0~1_sumout\)) # (\inst11|Mux2~13_combout\))) ) ) ) # ( 
-- \inst11|Mux2~3_combout\ & ( !\inst11|Mux2~6_combout\ & ( (!\inst2|pixel_column\(1) & (((!\inst3|Add0~1_sumout\) # (\inst11|Mux2~12_combout\)))) # (\inst2|pixel_column\(1) & (\inst11|Mux2~13_combout\ & (\inst3|Add0~1_sumout\))) ) ) ) # ( 
-- !\inst11|Mux2~3_combout\ & ( !\inst11|Mux2~6_combout\ & ( (\inst3|Add0~1_sumout\ & ((!\inst2|pixel_column\(1) & ((\inst11|Mux2~12_combout\))) # (\inst2|pixel_column\(1) & (\inst11|Mux2~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux2~13_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst11|ALT_INV_Mux2~12_combout\,
	datae => \inst11|ALT_INV_Mux2~3_combout\,
	dataf => \inst11|ALT_INV_Mux2~6_combout\,
	combout => \inst11|Mux10~2_combout\);

-- Location: LABCELL_X14_Y12_N6
\inst11|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux10~5_combout\ = ( \inst2|pixel_column\(1) & ( \inst11|Mux10~2_combout\ & ( (!\inst2|pixel_column\(3) $ (!\inst2|pixel_column\(2))) # (\inst11|Mux6~5_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst11|Mux10~2_combout\ & ( 
-- (!\inst2|pixel_column\(3)) # (\inst11|Mux10~4_combout\) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst11|Mux10~2_combout\ & ( (\inst11|Mux6~5_combout\ & (!\inst2|pixel_column\(3) $ (\inst2|pixel_column\(2)))) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- !\inst11|Mux10~2_combout\ & ( (\inst2|pixel_column\(3) & \inst11|Mux10~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010000010100000111001100111111110111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux6~5_combout\,
	datab => \inst2|ALT_INV_pixel_column\(3),
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst11|ALT_INV_Mux10~4_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst11|ALT_INV_Mux10~2_combout\,
	combout => \inst11|Mux10~5_combout\);

-- Location: LABCELL_X20_Y9_N42
\inst11|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux10~7_combout\ = ( \inst14|Mux3~0_combout\ & ( \inst11|Mux10~5_combout\ & ( (!\inst14|Mux3~1_combout\ & (\inst11|Mux10~6_combout\)) # (\inst14|Mux3~1_combout\ & ((\inst11|Mux6~3_combout\))) ) ) ) # ( !\inst14|Mux3~0_combout\ & ( 
-- \inst11|Mux10~5_combout\ & ( (!\inst14|Mux3~1_combout\) # (\inst11|Mux10~1_combout\) ) ) ) # ( \inst14|Mux3~0_combout\ & ( !\inst11|Mux10~5_combout\ & ( (!\inst14|Mux3~1_combout\ & (\inst11|Mux10~6_combout\)) # (\inst14|Mux3~1_combout\ & 
-- ((\inst11|Mux6~3_combout\))) ) ) ) # ( !\inst14|Mux3~0_combout\ & ( !\inst11|Mux10~5_combout\ & ( (\inst11|Mux10~1_combout\ & \inst14|Mux3~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux10~1_combout\,
	datab => \inst11|ALT_INV_Mux10~6_combout\,
	datac => \inst11|ALT_INV_Mux6~3_combout\,
	datad => \inst14|ALT_INV_Mux3~1_combout\,
	datae => \inst14|ALT_INV_Mux3~0_combout\,
	dataf => \inst11|ALT_INV_Mux10~5_combout\,
	combout => \inst11|Mux10~7_combout\);

-- Location: LABCELL_X20_Y9_N30
\inst11|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Equal0~1_combout\ = ( !\inst11|Mux10~7_combout\ & ( (!\inst11|Mux11~7_combout\ & (!\inst11|Mux9~8_combout\ & !\inst11|Mux8~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux11~7_combout\,
	datab => \inst11|ALT_INV_Mux9~8_combout\,
	datac => \inst11|ALT_INV_Mux8~19_combout\,
	dataf => \inst11|ALT_INV_Mux10~7_combout\,
	combout => \inst11|Equal0~1_combout\);

-- Location: LABCELL_X12_Y10_N48
\inst11|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux0~0_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(135) & ( \inst11|Mux7~4_combout\ & ( (!\inst11|Mux7~3_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(71))) # (\inst11|Mux7~3_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(199)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(135) & ( \inst11|Mux7~4_combout\ & ( (!\inst11|Mux7~3_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(71))) # 
-- (\inst11|Mux7~3_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(199)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(135) & ( !\inst11|Mux7~4_combout\ & ( (\inst11|Mux8~1_combout\) # (\inst11|Mux7~3_combout\) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(135) & ( !\inst11|Mux7~4_combout\ & ( (!\inst11|Mux7~3_combout\ & \inst11|Mux8~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(199),
	datac => \inst11|ALT_INV_Mux7~3_combout\,
	datad => \inst11|ALT_INV_Mux8~1_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(135),
	dataf => \inst11|ALT_INV_Mux7~4_combout\,
	combout => \inst11|Mux0~0_combout\);

-- Location: LABCELL_X12_Y10_N0
\inst11|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux0~3_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(191) & ( \inst11|altsyncram_component|auto_generated|q_a\(127) & ( ((\inst14|Add0~0_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(63))) # 
-- (\inst14|Add0~1_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(191) & ( \inst11|altsyncram_component|auto_generated|q_a\(127) & ( ((\inst11|altsyncram_component|auto_generated|q_a\(63) & !\inst14|Add0~0_combout\)) # 
-- (\inst14|Add0~1_combout\) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(191) & ( !\inst11|altsyncram_component|auto_generated|q_a\(127) & ( (!\inst14|Add0~1_combout\ & ((\inst14|Add0~0_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(63)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(191) & ( !\inst11|altsyncram_component|auto_generated|q_a\(127) & ( (!\inst14|Add0~1_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(63) & !\inst14|Add0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011001100110000111111001100110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(191),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	combout => \inst11|Mux0~3_combout\);

-- Location: LABCELL_X16_Y10_N0
\inst11|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux0~4_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(55) & ( \inst11|altsyncram_component|auto_generated|q_a\(183) & ( ((!\inst11|Mux7~5_combout\ & ((\inst11|Mux0~3_combout\))) # (\inst11|Mux7~5_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(119)))) # (\inst11|Mux7~6_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(55) & ( \inst11|altsyncram_component|auto_generated|q_a\(183) & ( (!\inst11|Mux7~5_combout\ & 
-- (((\inst11|Mux0~3_combout\ & !\inst11|Mux7~6_combout\)))) # (\inst11|Mux7~5_combout\ & (((\inst11|Mux7~6_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(119)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(55) & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(183) & ( (!\inst11|Mux7~5_combout\ & (((\inst11|Mux7~6_combout\) # (\inst11|Mux0~3_combout\)))) # (\inst11|Mux7~5_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(119) & 
-- ((!\inst11|Mux7~6_combout\)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(55) & ( !\inst11|altsyncram_component|auto_generated|q_a\(183) & ( (!\inst11|Mux7~6_combout\ & ((!\inst11|Mux7~5_combout\ & ((\inst11|Mux0~3_combout\))) # 
-- (\inst11|Mux7~5_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(119))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(119),
	datab => \inst11|ALT_INV_Mux7~5_combout\,
	datac => \inst11|ALT_INV_Mux0~3_combout\,
	datad => \inst11|ALT_INV_Mux7~6_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(55),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(183),
	combout => \inst11|Mux0~4_combout\);

-- Location: LABCELL_X16_Y10_N42
\inst11|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux0~1_combout\ = ( \inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(111)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(239))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(175) & ( (\inst11|altsyncram_component|auto_generated|q_a\(47)) # (\inst14|Add0~0_combout\) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(111)))) # (\inst14|Add0~0_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(239))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(47)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(239),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(111),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(175),
	combout => \inst11|Mux0~1_combout\);

-- Location: LABCELL_X16_Y10_N21
\inst11|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux0~2_combout\ = ( \inst11|Mux0~1_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst11|Mux8~5_combout\) ) ) # ( !\inst11|Mux0~1_combout\ & ( (\inst3|Add0~1_sumout\ & \inst11|Mux8~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst11|ALT_INV_Mux8~5_combout\,
	dataf => \inst11|ALT_INV_Mux0~1_combout\,
	combout => \inst11|Mux0~2_combout\);

-- Location: LABCELL_X16_Y10_N36
\inst11|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux0~5_combout\ = ( \inst11|Mux0~2_combout\ & ( \inst12|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (\inst11|Mux4~2_combout\)) # (\inst2|pixel_column\(1) & ((\inst11|Mux0~4_combout\))) ) ) ) # ( !\inst11|Mux0~2_combout\ & ( 
-- \inst12|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (\inst11|Mux4~2_combout\)) # (\inst2|pixel_column\(1) & ((\inst11|Mux0~4_combout\))) ) ) ) # ( \inst11|Mux0~2_combout\ & ( !\inst12|Add0~1_combout\ & ( (\inst11|Mux8~4_combout\) # 
-- (\inst2|pixel_column\(1)) ) ) ) # ( !\inst11|Mux0~2_combout\ & ( !\inst12|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & \inst11|Mux8~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux4~2_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst11|ALT_INV_Mux0~4_combout\,
	datad => \inst11|ALT_INV_Mux8~4_combout\,
	datae => \inst11|ALT_INV_Mux0~2_combout\,
	dataf => \inst12|ALT_INV_Add0~1_combout\,
	combout => \inst11|Mux0~5_combout\);

-- Location: LABCELL_X10_Y10_N24
\inst11|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux0~6_combout\ = ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst11|Mux8~9_combout\ & ( (\inst3|Add0~1_sumout\) # (\inst11|Mux8~7_combout\) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst11|Mux8~9_combout\ & ( (!\inst3|Add0~1_sumout\ & 
-- (\inst11|Mux8~6_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst11|Mux8~8_combout\))) ) ) ) # ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst11|Mux8~9_combout\ & ( (\inst11|Mux8~7_combout\ & !\inst3|Add0~1_sumout\) ) ) ) # ( 
-- !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst11|Mux8~9_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst11|Mux8~6_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst11|Mux8~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~6_combout\,
	datab => \inst11|ALT_INV_Mux8~8_combout\,
	datac => \inst11|ALT_INV_Mux8~7_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	dataf => \inst11|ALT_INV_Mux8~9_combout\,
	combout => \inst11|Mux0~6_combout\);

-- Location: MLABCELL_X18_Y10_N9
\inst11|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux0~7_combout\ = ( \inst14|Mux3~0_combout\ & ( \inst14|Mux3~1_combout\ & ( \inst11|Mux0~0_combout\ ) ) ) # ( !\inst14|Mux3~0_combout\ & ( \inst14|Mux3~1_combout\ & ( \inst11|Mux4~0_combout\ ) ) ) # ( \inst14|Mux3~0_combout\ & ( 
-- !\inst14|Mux3~1_combout\ & ( \inst11|Mux0~6_combout\ ) ) ) # ( !\inst14|Mux3~0_combout\ & ( !\inst14|Mux3~1_combout\ & ( \inst11|Mux0~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux0~0_combout\,
	datab => \inst11|ALT_INV_Mux0~5_combout\,
	datac => \inst11|ALT_INV_Mux4~0_combout\,
	datad => \inst11|ALT_INV_Mux0~6_combout\,
	datae => \inst14|ALT_INV_Mux3~0_combout\,
	dataf => \inst14|ALT_INV_Mux3~1_combout\,
	combout => \inst11|Mux0~7_combout\);

-- Location: MLABCELL_X23_Y8_N3
\inst11|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~9_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(190) & ( (!\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(62))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(126))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(190) & ( (!\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(62))))) # 
-- (\inst14|Add0~1_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(126))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(190),
	combout => \inst11|Mux1~9_combout\);

-- Location: MLABCELL_X23_Y8_N6
\inst11|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~10_combout\ = ( \inst11|Mux1~9_combout\ & ( \inst11|Mux7~6_combout\ & ( (!\inst11|Mux7~5_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(54))) # (\inst11|Mux7~5_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(182)))) ) ) ) # ( !\inst11|Mux1~9_combout\ & ( \inst11|Mux7~6_combout\ & ( (!\inst11|Mux7~5_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(54))) # (\inst11|Mux7~5_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(182)))) ) ) ) # ( \inst11|Mux1~9_combout\ & ( !\inst11|Mux7~6_combout\ & ( (!\inst11|Mux7~5_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(118)) ) ) ) # ( !\inst11|Mux1~9_combout\ & ( 
-- !\inst11|Mux7~6_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(118) & \inst11|Mux7~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(54),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(118),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(182),
	datad => \inst11|ALT_INV_Mux7~5_combout\,
	datae => \inst11|ALT_INV_Mux1~9_combout\,
	dataf => \inst11|ALT_INV_Mux7~6_combout\,
	combout => \inst11|Mux1~10_combout\);

-- Location: LABCELL_X21_Y6_N18
\inst11|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~7_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(46) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(110))) # (\inst14|Add0~0_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(238)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(46) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(110))) # 
-- (\inst14|Add0~0_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(238)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(46) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(174)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(46) & ( !\inst14|Add0~1_combout\ & ( (\inst14|Add0~0_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(174)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(110),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(238),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(174),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst11|Mux1~7_combout\);

-- Location: LABCELL_X21_Y6_N45
\inst11|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~8_combout\ = ( \inst11|Mux1~7_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst11|Mux1~6_combout\) ) ) # ( !\inst11|Mux1~7_combout\ & ( (\inst3|Add0~1_sumout\ & \inst11|Mux1~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux1~6_combout\,
	dataf => \inst11|ALT_INV_Mux1~7_combout\,
	combout => \inst11|Mux1~8_combout\);

-- Location: LABCELL_X21_Y6_N30
\inst11|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~11_combout\ = ( \inst2|pixel_column\(1) & ( \inst11|Mux1~5_combout\ & ( (!\inst12|Add0~1_combout\ & ((\inst11|Mux1~8_combout\))) # (\inst12|Add0~1_combout\ & (\inst11|Mux1~10_combout\)) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- \inst11|Mux1~5_combout\ & ( (!\inst12|Add0~1_combout\) # (\inst11|Mux5~2_combout\) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst11|Mux1~5_combout\ & ( (!\inst12|Add0~1_combout\ & ((\inst11|Mux1~8_combout\))) # (\inst12|Add0~1_combout\ & 
-- (\inst11|Mux1~10_combout\)) ) ) ) # ( !\inst2|pixel_column\(1) & ( !\inst11|Mux1~5_combout\ & ( (\inst12|Add0~1_combout\ & \inst11|Mux5~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~10_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst11|ALT_INV_Mux5~2_combout\,
	datad => \inst11|ALT_INV_Mux1~8_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst11|ALT_INV_Mux1~5_combout\,
	combout => \inst11|Mux1~11_combout\);

-- Location: MLABCELL_X23_Y6_N30
\inst11|Mux1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~16_combout\ = ( \inst11|Mux1~15_combout\ & ( \inst11|Mux1~12_combout\ & ( (!\inst3|Add0~1_sumout\ & (((!\inst2|pixel_column[1]~DUPLICATE_q\) # (\inst11|Mux1~13_combout\)))) # (\inst3|Add0~1_sumout\ & (((\inst2|pixel_column[1]~DUPLICATE_q\)) # 
-- (\inst11|Mux1~14_combout\))) ) ) ) # ( !\inst11|Mux1~15_combout\ & ( \inst11|Mux1~12_combout\ & ( (!\inst3|Add0~1_sumout\ & (((!\inst2|pixel_column[1]~DUPLICATE_q\) # (\inst11|Mux1~13_combout\)))) # (\inst3|Add0~1_sumout\ & (\inst11|Mux1~14_combout\ & 
-- ((!\inst2|pixel_column[1]~DUPLICATE_q\)))) ) ) ) # ( \inst11|Mux1~15_combout\ & ( !\inst11|Mux1~12_combout\ & ( (!\inst3|Add0~1_sumout\ & (((\inst11|Mux1~13_combout\ & \inst2|pixel_column[1]~DUPLICATE_q\)))) # (\inst3|Add0~1_sumout\ & 
-- (((\inst2|pixel_column[1]~DUPLICATE_q\)) # (\inst11|Mux1~14_combout\))) ) ) ) # ( !\inst11|Mux1~15_combout\ & ( !\inst11|Mux1~12_combout\ & ( (!\inst3|Add0~1_sumout\ & (((\inst11|Mux1~13_combout\ & \inst2|pixel_column[1]~DUPLICATE_q\)))) # 
-- (\inst3|Add0~1_sumout\ & (\inst11|Mux1~14_combout\ & ((!\inst2|pixel_column[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~14_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux1~13_combout\,
	datad => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datae => \inst11|ALT_INV_Mux1~15_combout\,
	dataf => \inst11|ALT_INV_Mux1~12_combout\,
	combout => \inst11|Mux1~16_combout\);

-- Location: LABCELL_X21_Y9_N24
\inst11|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~2_combout\ = ( \inst11|Mux7~3_combout\ & ( \inst11|Mux7~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(198) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( \inst11|Mux7~4_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(70) ) ) ) # ( \inst11|Mux7~3_combout\ & ( !\inst11|Mux7~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(134) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( !\inst11|Mux7~4_combout\ & ( 
-- \inst11|Mux1~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(198),
	datab => \inst11|ALT_INV_Mux1~1_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(134),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	datae => \inst11|ALT_INV_Mux7~3_combout\,
	dataf => \inst11|ALT_INV_Mux7~4_combout\,
	combout => \inst11|Mux1~2_combout\);

-- Location: LABCELL_X20_Y9_N0
\inst11|Mux1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~17_combout\ = ( \inst14|Mux3~0_combout\ & ( \inst14|Mux3~1_combout\ & ( \inst11|Mux1~2_combout\ ) ) ) # ( !\inst14|Mux3~0_combout\ & ( \inst14|Mux3~1_combout\ & ( \inst11|Mux5~0_combout\ ) ) ) # ( \inst14|Mux3~0_combout\ & ( 
-- !\inst14|Mux3~1_combout\ & ( \inst11|Mux1~16_combout\ ) ) ) # ( !\inst14|Mux3~0_combout\ & ( !\inst14|Mux3~1_combout\ & ( \inst11|Mux1~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux5~0_combout\,
	datab => \inst11|ALT_INV_Mux1~11_combout\,
	datac => \inst11|ALT_INV_Mux1~16_combout\,
	datad => \inst11|ALT_INV_Mux1~2_combout\,
	datae => \inst14|ALT_INV_Mux3~0_combout\,
	dataf => \inst14|ALT_INV_Mux3~1_combout\,
	combout => \inst11|Mux1~17_combout\);

-- Location: LABCELL_X21_Y9_N30
\inst3|red~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~14_combout\ = ( \inst11|Mux0~7_combout\ & ( \inst11|Mux1~17_combout\ & ( \inst3|red~13_combout\ ) ) ) # ( !\inst11|Mux0~7_combout\ & ( \inst11|Mux1~17_combout\ & ( \inst3|red~13_combout\ ) ) ) # ( \inst11|Mux0~7_combout\ & ( 
-- !\inst11|Mux1~17_combout\ & ( \inst3|red~13_combout\ ) ) ) # ( !\inst11|Mux0~7_combout\ & ( !\inst11|Mux1~17_combout\ & ( (\inst3|red~13_combout\ & ((!\inst11|Equal0~0_combout\) # ((!\inst11|Equal0~1_combout\) # (\inst11|Mux2~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Equal0~0_combout\,
	datab => \inst3|ALT_INV_red~13_combout\,
	datac => \inst11|ALT_INV_Mux2~17_combout\,
	datad => \inst11|ALT_INV_Equal0~1_combout\,
	datae => \inst11|ALT_INV_Mux0~7_combout\,
	dataf => \inst11|ALT_INV_Mux1~17_combout\,
	combout => \inst3|red~14_combout\);

-- Location: LABCELL_X19_Y6_N27
\inst3|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add6~1_combout\ = ( \inst2|pixel_row[4]~DUPLICATE_q\ & ( !\inst2|pixel_row\(6) $ (!\inst2|pixel_row\(5)) ) ) # ( !\inst2|pixel_row[4]~DUPLICATE_q\ & ( \inst2|pixel_row\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(6),
	datac => \inst2|ALT_INV_pixel_row\(5),
	dataf => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	combout => \inst3|Add6~1_combout\);

-- Location: LABCELL_X16_Y4_N33
\inst3|Add25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~1_sumout\ = SUM(( \inst3|ball_y_pos\(3) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add25~6\ ))
-- \inst3|Add25~2\ = CARRY(( \inst3|ball_y_pos\(3) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add25~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(3),
	cin => \inst3|Add25~6\,
	sumout => \inst3|Add25~1_sumout\,
	cout => \inst3|Add25~2\);

-- Location: LABCELL_X16_Y4_N36
\inst3|Add25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~9_sumout\ = SUM(( \inst3|ball_y_pos\(4) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add25~2\ ))
-- \inst3|Add25~10\ = CARRY(( \inst3|ball_y_pos\(4) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add25~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(4),
	cin => \inst3|Add25~2\,
	sumout => \inst3|Add25~9_sumout\,
	cout => \inst3|Add25~10\);

-- Location: IOIBUF_X10_Y0_N92
\key[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(0),
	o => \key[0]~input_o\);

-- Location: LABCELL_X17_Y7_N42
\inst3|game_running~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|game_running~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \inst3|game_running~feeder_combout\);

-- Location: FF_X17_Y7_N44
\inst3|game_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_key[0]~input_o\,
	d => \inst3|game_running~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|game_running~q\);

-- Location: FF_X16_Y6_N5
\inst3|ball_y_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add25~9_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(4));

-- Location: LABCELL_X16_Y4_N39
\inst3|Add25~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~25_sumout\ = SUM(( \inst3|ball_y_pos\(5) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add25~10\ ))
-- \inst3|Add25~26\ = CARRY(( \inst3|ball_y_pos\(5) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add25~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(5),
	cin => \inst3|Add25~10\,
	sumout => \inst3|Add25~25_sumout\,
	cout => \inst3|Add25~26\);

-- Location: FF_X16_Y6_N8
\inst3|ball_y_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add25~25_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(5));

-- Location: LABCELL_X16_Y4_N42
\inst3|Add25~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~21_sumout\ = SUM(( \inst3|ball_y_pos\(6) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add25~26\ ))
-- \inst3|Add25~22\ = CARRY(( \inst3|ball_y_pos\(6) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add25~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(6),
	cin => \inst3|Add25~26\,
	sumout => \inst3|Add25~21_sumout\,
	cout => \inst3|Add25~22\);

-- Location: LABCELL_X16_Y4_N45
\inst3|Add25~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~17_sumout\ = SUM(( \inst3|ball_y_pos\(7) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add25~22\ ))
-- \inst3|Add25~18\ = CARRY(( \inst3|ball_y_pos\(7) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add25~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(7),
	cin => \inst3|Add25~22\,
	sumout => \inst3|Add25~17_sumout\,
	cout => \inst3|Add25~18\);

-- Location: FF_X16_Y5_N35
\inst3|ball_y_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add25~17_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(7));

-- Location: LABCELL_X16_Y5_N39
\inst3|ball_y_motion~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_motion~1_combout\ = ( !\inst3|ball_y_pos\(3) & ( (!\inst3|ball_y_pos\(4) & !\inst3|ball_y_pos\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(4),
	datac => \inst3|ALT_INV_ball_y_pos\(5),
	dataf => \inst3|ALT_INV_ball_y_pos\(3),
	combout => \inst3|ball_y_motion~1_combout\);

-- Location: LABCELL_X16_Y4_N48
\inst3|Add25~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~13_sumout\ = SUM(( \inst3|ball_y_motion\(3) ) + ( \inst3|ball_y_pos\(8) ) + ( \inst3|Add25~18\ ))
-- \inst3|Add25~14\ = CARRY(( \inst3|ball_y_motion\(3) ) + ( \inst3|ball_y_pos\(8) ) + ( \inst3|Add25~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_motion\(3),
	dataf => \inst3|ALT_INV_ball_y_pos\(8),
	cin => \inst3|Add25~18\,
	sumout => \inst3|Add25~13_sumout\,
	cout => \inst3|Add25~14\);

-- Location: FF_X17_Y5_N32
\inst3|ball_y_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add25~13_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(8));

-- Location: LABCELL_X16_Y4_N51
\inst3|Add25~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~29_sumout\ = SUM(( \inst3|ball_y_motion\(3) ) + ( \inst3|ball_y_pos\(9) ) + ( \inst3|Add25~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_motion\(3),
	datac => \inst3|ALT_INV_ball_y_pos\(9),
	cin => \inst3|Add25~14\,
	sumout => \inst3|Add25~29_sumout\);

-- Location: FF_X16_Y6_N17
\inst3|ball_y_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add25~29_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(9));

-- Location: LABCELL_X16_Y5_N48
\inst3|ball_y_motion~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_motion~2_combout\ = ( \inst3|ball_y_pos\(8) & ( !\inst5|left_button~q\ & ( (!\inst3|ball_y_pos\(9) & ((!\inst3|ball_y_pos\(7)) # ((!\inst3|ball_y_pos\(6)) # (\inst3|ball_y_motion~1_combout\)))) ) ) ) # ( !\inst3|ball_y_pos\(8) & ( 
-- !\inst5|left_button~q\ & ( !\inst3|ball_y_pos\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111110110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(7),
	datab => \inst3|ALT_INV_ball_y_motion~1_combout\,
	datac => \inst3|ALT_INV_ball_y_pos\(6),
	datad => \inst3|ALT_INV_ball_y_pos\(9),
	datae => \inst3|ALT_INV_ball_y_pos\(8),
	dataf => \inst5|ALT_INV_left_button~q\,
	combout => \inst3|ball_y_motion~2_combout\);

-- Location: FF_X16_Y5_N50
\inst3|ball_y_motion[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_motion~2_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_motion\(2));

-- Location: LABCELL_X16_Y4_N30
\inst3|Add25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~5_sumout\ = SUM(( \inst3|ball_y_pos\(2) ) + ( \inst3|ball_y_motion\(2) ) + ( !VCC ))
-- \inst3|Add25~6\ = CARRY(( \inst3|ball_y_pos\(2) ) + ( \inst3|ball_y_motion\(2) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_motion\(2),
	datad => \inst3|ALT_INV_ball_y_pos\(2),
	cin => GND,
	sumout => \inst3|Add25~5_sumout\,
	cout => \inst3|Add25~6\);

-- Location: FF_X17_Y6_N53
\inst3|ball_y_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add25~5_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(2));

-- Location: FF_X17_Y6_N44
\inst3|ball_y_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add25~1_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(3));

-- Location: LABCELL_X16_Y5_N54
\inst3|LessThan45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan45~0_combout\ = ( !\inst3|ball_y_pos\(6) & ( (!\inst3|ball_y_pos\(8) & (!\inst3|ball_y_pos\(7) & !\inst3|ball_y_pos\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_pos\(8),
	datac => \inst3|ALT_INV_ball_y_pos\(7),
	datad => \inst3|ALT_INV_ball_y_pos\(5),
	dataf => \inst3|ALT_INV_ball_y_pos\(6),
	combout => \inst3|LessThan45~0_combout\);

-- Location: LABCELL_X16_Y5_N6
\inst3|ball_y_motion~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_motion~0_combout\ = ( !\inst3|ball_y_pos\(9) & ( \inst5|left_button~q\ & ( (!\inst3|LessThan45~0_combout\) # ((\inst3|ball_y_pos\(3) & (\inst3|ball_y_pos\(4) & \inst3|ball_y_pos\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(3),
	datab => \inst3|ALT_INV_LessThan45~0_combout\,
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	datad => \inst3|ALT_INV_ball_y_pos\(2),
	datae => \inst3|ALT_INV_ball_y_pos\(9),
	dataf => \inst5|ALT_INV_left_button~q\,
	combout => \inst3|ball_y_motion~0_combout\);

-- Location: FF_X16_Y5_N8
\inst3|ball_y_motion[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_motion~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_motion\(3));

-- Location: FF_X16_Y5_N11
\inst3|ball_y_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add25~21_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(6));

-- Location: LABCELL_X19_Y6_N3
\inst3|LessThan15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~1_combout\ = ( \inst3|ball_y_pos\(6) & ( !\inst3|Add6~1_combout\ ) ) # ( !\inst3|ball_y_pos\(6) & ( \inst3|Add6~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_Add6~1_combout\,
	dataf => \inst3|ALT_INV_ball_y_pos\(6),
	combout => \inst3|LessThan15~1_combout\);

-- Location: LABCELL_X19_Y6_N30
\inst3|Add6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add6~0_combout\ = ( \inst2|pixel_row[4]~DUPLICATE_q\ & ( (\inst2|pixel_row\(5) & \inst2|pixel_row\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst2|ALT_INV_pixel_row\(6),
	dataf => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	combout => \inst3|Add6~0_combout\);

-- Location: LABCELL_X19_Y6_N48
\inst3|LessThan15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~0_combout\ = ( \inst3|ball_y_pos\(7) & ( (!\inst3|ball_y_pos\(8) & (!\inst2|pixel_row\(8) & (!\inst3|Add6~0_combout\ $ (!\inst2|pixel_row\(7))))) # (\inst3|ball_y_pos\(8) & (\inst2|pixel_row\(8) & (!\inst3|Add6~0_combout\ $ 
-- (!\inst2|pixel_row\(7))))) ) ) # ( !\inst3|ball_y_pos\(7) & ( (!\inst3|Add6~0_combout\ & (!\inst2|pixel_row\(7) & (!\inst3|ball_y_pos\(8) $ (\inst2|pixel_row\(8))))) # (\inst3|Add6~0_combout\ & (\inst2|pixel_row\(7) & (!\inst3|ball_y_pos\(8) $ 
-- (!\inst2|pixel_row\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000010010100001000001001000100001100001000010000110000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(8),
	datab => \inst3|ALT_INV_Add6~0_combout\,
	datac => \inst2|ALT_INV_pixel_row\(8),
	datad => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst3|ALT_INV_ball_y_pos\(7),
	combout => \inst3|LessThan15~0_combout\);

-- Location: LABCELL_X19_Y6_N51
\inst3|LessThan15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~2_combout\ = ( \inst2|pixel_row[4]~DUPLICATE_q\ & ( !\inst3|ball_y_pos\(5) $ (\inst2|pixel_row\(5)) ) ) # ( !\inst2|pixel_row[4]~DUPLICATE_q\ & ( !\inst3|ball_y_pos\(5) $ (!\inst2|pixel_row\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_pos\(5),
	datad => \inst2|ALT_INV_pixel_row\(5),
	dataf => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	combout => \inst3|LessThan15~2_combout\);

-- Location: LABCELL_X19_Y6_N6
\inst3|LessThan15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~3_combout\ = ( !\inst3|LessThan15~2_combout\ & ( (!\inst3|LessThan15~1_combout\ & (\inst3|LessThan15~0_combout\ & (\inst3|ball_y_pos\(4) & \inst2|pixel_row[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan15~1_combout\,
	datab => \inst3|ALT_INV_LessThan15~0_combout\,
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	datad => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_LessThan15~2_combout\,
	combout => \inst3|LessThan15~3_combout\);

-- Location: LABCELL_X17_Y5_N36
\inst3|ball_on~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~3_combout\ = ( \inst3|ball_y_pos\(8) & ( !\inst2|pixel_row\(8) $ (((\inst3|Add6~0_combout\ & \inst2|pixel_row\(7)))) ) ) # ( !\inst3|ball_y_pos\(8) & ( (\inst3|Add6~0_combout\ & (\inst2|pixel_row\(8) & \inst2|pixel_row\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111110000101001011111000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add6~0_combout\,
	datac => \inst2|ALT_INV_pixel_row\(8),
	datad => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst3|ALT_INV_ball_y_pos\(8),
	combout => \inst3|ball_on~3_combout\);

-- Location: LABCELL_X17_Y7_N45
\inst3|ball_on~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~4_combout\ = ( !\inst3|ball_y_pos\(9) & ( (!\inst2|pixel_column\(9) & (!\inst2|pixel_column\(8) & ((!\inst2|pixel_column\(6)) # (!\inst2|pixel_column[7]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(6),
	datab => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(9),
	datad => \inst2|ALT_INV_pixel_column\(8),
	dataf => \inst3|ALT_INV_ball_y_pos\(9),
	combout => \inst3|ball_on~4_combout\);

-- Location: MLABCELL_X18_Y9_N57
\inst3|LessThan13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan13~0_combout\ = (\inst2|pixel_column[1]~DUPLICATE_q\ & \inst2|pixel_column\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst3|LessThan13~0_combout\);

-- Location: LABCELL_X19_Y9_N51
\inst3|LessThan13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan13~1_combout\ = ( \inst2|pixel_column\(6) & ( (\inst2|pixel_column[4]~DUPLICATE_q\ & \inst2|pixel_column\(5)) ) ) # ( !\inst2|pixel_column\(6) & ( (!\inst3|LessThan13~0_combout\ & (!\inst2|pixel_column[4]~DUPLICATE_q\ & 
-- (!\inst2|pixel_column\(3) & !\inst2|pixel_column\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan13~0_combout\,
	datab => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(3),
	datad => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst2|ALT_INV_pixel_column\(6),
	combout => \inst3|LessThan13~1_combout\);

-- Location: LABCELL_X16_Y7_N39
\inst3|LessThan13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan13~2_combout\ = ( \inst2|pixel_column\(6) & ( \inst2|pixel_column[5]~DUPLICATE_q\ & ( (!\inst2|pixel_column[4]~DUPLICATE_q\ & \inst3|LessThan13~1_combout\) ) ) ) # ( !\inst2|pixel_column\(6) & ( \inst2|pixel_column[5]~DUPLICATE_q\ & ( 
-- \inst3|LessThan13~1_combout\ ) ) ) # ( \inst2|pixel_column\(6) & ( !\inst2|pixel_column[5]~DUPLICATE_q\ & ( \inst3|LessThan13~1_combout\ ) ) ) # ( !\inst2|pixel_column\(6) & ( !\inst2|pixel_column[5]~DUPLICATE_q\ & ( \inst3|LessThan13~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_LessThan13~1_combout\,
	datae => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst2|ALT_INV_pixel_column[5]~DUPLICATE_q\,
	combout => \inst3|LessThan13~2_combout\);

-- Location: FF_X18_Y9_N46
\inst2|pixel_column[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(7),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(7));

-- Location: LABCELL_X19_Y9_N48
\inst3|ball_on~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~2_combout\ = ( \inst2|pixel_column[5]~DUPLICATE_q\ & ( (\inst2|pixel_column\(7) & (((\inst3|LessThan13~0_combout\ & \inst2|pixel_column\(0))) # (\inst2|pixel_column[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000001110000001100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan13~0_combout\,
	datab => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(7),
	datad => \inst2|ALT_INV_pixel_column\(0),
	dataf => \inst2|ALT_INV_pixel_column[5]~DUPLICATE_q\,
	combout => \inst3|ball_on~2_combout\);

-- Location: LABCELL_X19_Y9_N21
\inst3|ball_on~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~5_combout\ = ( \inst2|pixel_column\(6) & ( (!\inst2|pixel_column\(5) & (((\inst2|pixel_column\(7))))) # (\inst2|pixel_column\(5) & ((!\inst2|pixel_column\(7) & (\inst2|pixel_column[4]~DUPLICATE_q\)) # (\inst2|pixel_column\(7) & 
-- ((!\inst2|pixel_column\(3)))))) ) ) # ( !\inst2|pixel_column\(6) & ( (\inst2|pixel_column\(7) & ((!\inst2|pixel_column\(5)) # (!\inst2|pixel_column\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000010001111110100001000111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(5),
	datab => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(3),
	datad => \inst2|ALT_INV_pixel_column\(7),
	dataf => \inst2|ALT_INV_pixel_column\(6),
	combout => \inst3|ball_on~5_combout\);

-- Location: LABCELL_X16_Y6_N30
\inst3|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add7~17_sumout\ = SUM(( \inst3|ball_y_pos\(4) ) + ( VCC ) + ( !VCC ))
-- \inst3|Add7~18\ = CARRY(( \inst3|ball_y_pos\(4) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	cin => GND,
	sumout => \inst3|Add7~17_sumout\,
	cout => \inst3|Add7~18\);

-- Location: LABCELL_X16_Y6_N33
\inst3|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add7~13_sumout\ = SUM(( \inst3|ball_y_pos\(5) ) + ( GND ) + ( \inst3|Add7~18\ ))
-- \inst3|Add7~14\ = CARRY(( \inst3|ball_y_pos\(5) ) + ( GND ) + ( \inst3|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_ball_y_pos\(5),
	cin => \inst3|Add7~18\,
	sumout => \inst3|Add7~13_sumout\,
	cout => \inst3|Add7~14\);

-- Location: LABCELL_X16_Y6_N36
\inst3|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add7~9_sumout\ = SUM(( \inst3|ball_y_pos\(6) ) + ( GND ) + ( \inst3|Add7~14\ ))
-- \inst3|Add7~10\ = CARRY(( \inst3|ball_y_pos\(6) ) + ( GND ) + ( \inst3|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_ball_y_pos\(6),
	cin => \inst3|Add7~14\,
	sumout => \inst3|Add7~9_sumout\,
	cout => \inst3|Add7~10\);

-- Location: LABCELL_X16_Y6_N39
\inst3|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add7~5_sumout\ = SUM(( \inst3|ball_y_pos\(7) ) + ( GND ) + ( \inst3|Add7~10\ ))
-- \inst3|Add7~6\ = CARRY(( \inst3|ball_y_pos\(7) ) + ( GND ) + ( \inst3|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_ball_y_pos\(7),
	cin => \inst3|Add7~10\,
	sumout => \inst3|Add7~5_sumout\,
	cout => \inst3|Add7~6\);

-- Location: LABCELL_X16_Y6_N42
\inst3|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add7~1_sumout\ = SUM(( \inst3|ball_y_pos\(8) ) + ( GND ) + ( \inst3|Add7~6\ ))
-- \inst3|Add7~2\ = CARRY(( \inst3|ball_y_pos\(8) ) + ( GND ) + ( \inst3|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_ball_y_pos\(8),
	cin => \inst3|Add7~6\,
	sumout => \inst3|Add7~1_sumout\,
	cout => \inst3|Add7~2\);

-- Location: LABCELL_X16_Y6_N45
\inst3|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add7~21_sumout\ = SUM(( \inst3|ball_y_pos\(9) ) + ( GND ) + ( \inst3|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_ball_y_pos\(9),
	cin => \inst3|Add7~2\,
	sumout => \inst3|Add7~21_sumout\);

-- Location: LABCELL_X19_Y7_N36
\inst3|ball_on~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~6_combout\ = ( \inst3|ball_on~5_combout\ & ( !\inst3|Add7~21_sumout\ & ( (!\inst3|ball_on~3_combout\ & (\inst3|ball_on~4_combout\ & (!\inst3|LessThan13~2_combout\ & !\inst3|ball_on~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_on~3_combout\,
	datab => \inst3|ALT_INV_ball_on~4_combout\,
	datac => \inst3|ALT_INV_LessThan13~2_combout\,
	datad => \inst3|ALT_INV_ball_on~2_combout\,
	datae => \inst3|ALT_INV_ball_on~5_combout\,
	dataf => \inst3|ALT_INV_Add7~21_sumout\,
	combout => \inst3|ball_on~6_combout\);

-- Location: LABCELL_X19_Y6_N0
\inst3|LessThan15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~9_combout\ = ( \inst3|ball_y_pos\(8) & ( (\inst3|ball_y_pos\(7) & ((!\inst3|Add6~0_combout\ & (\inst2|pixel_row\(8) & !\inst2|pixel_row\(7))) # (\inst3|Add6~0_combout\ & (!\inst2|pixel_row\(8) & \inst2|pixel_row\(7))))) ) ) # ( 
-- !\inst3|ball_y_pos\(8) & ( (\inst3|ball_y_pos\(7) & ((!\inst3|Add6~0_combout\ & (!\inst2|pixel_row\(8) & !\inst2|pixel_row\(7))) # (\inst3|Add6~0_combout\ & (\inst2|pixel_row\(8) & \inst2|pixel_row\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000001010000000000000100000100000100000000010000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(7),
	datab => \inst3|ALT_INV_Add6~0_combout\,
	datac => \inst2|ALT_INV_pixel_row\(8),
	datad => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst3|ALT_INV_ball_y_pos\(8),
	combout => \inst3|LessThan15~9_combout\);

-- Location: LABCELL_X19_Y6_N54
\inst3|LessThan15~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~8_combout\ = ( \inst2|pixel_row[4]~DUPLICATE_q\ & ( (\inst3|ball_y_pos\(5) & \inst2|pixel_row\(5)) ) ) # ( !\inst2|pixel_row[4]~DUPLICATE_q\ & ( (\inst3|ball_y_pos\(5) & !\inst2|pixel_row\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_pos\(5),
	datad => \inst2|ALT_INV_pixel_row\(5),
	dataf => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	combout => \inst3|LessThan15~8_combout\);

-- Location: LABCELL_X19_Y6_N57
\inst3|ball_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~1_combout\ = ( \inst3|LessThan15~8_combout\ & ( (!\inst3|LessThan15~9_combout\ & ((!\inst3|LessThan15~0_combout\) # ((!\inst3|ball_y_pos\(6) & \inst3|Add6~1_combout\)))) ) ) # ( !\inst3|LessThan15~8_combout\ & ( 
-- (!\inst3|LessThan15~9_combout\ & ((!\inst3|ball_y_pos\(6)) # ((!\inst3|LessThan15~0_combout\) # (\inst3|Add6~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011110000111000001111000011000000111000001100000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(6),
	datab => \inst3|ALT_INV_LessThan15~0_combout\,
	datac => \inst3|ALT_INV_LessThan15~9_combout\,
	datad => \inst3|ALT_INV_Add6~1_combout\,
	dataf => \inst3|ALT_INV_LessThan15~8_combout\,
	combout => \inst3|ball_on~1_combout\);

-- Location: LABCELL_X19_Y6_N45
\inst3|LessThan15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~4_combout\ = ( \inst2|pixel_row[4]~DUPLICATE_q\ & ( !\inst3|ball_y_pos\(4) ) ) # ( !\inst2|pixel_row[4]~DUPLICATE_q\ & ( \inst3|ball_y_pos\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	dataf => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	combout => \inst3|LessThan15~4_combout\);

-- Location: LABCELL_X19_Y6_N24
\inst3|LessThan15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~6_combout\ = ( \inst3|ball_y_pos\(3) & ( (!\inst2|pixel_row\(2) & (\inst3|ball_y_pos\(2) & \inst2|pixel_row[3]~DUPLICATE_q\)) ) ) # ( !\inst3|ball_y_pos\(3) & ( (!\inst2|pixel_row\(2) & (\inst3|ball_y_pos\(2) & 
-- !\inst2|pixel_row[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(2),
	datac => \inst3|ALT_INV_ball_y_pos\(2),
	datad => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_ball_y_pos\(3),
	combout => \inst3|LessThan15~6_combout\);

-- Location: LABCELL_X19_Y6_N42
\inst3|LessThan15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~7_combout\ = ( !\inst3|LessThan15~1_combout\ & ( (\inst3|LessThan15~0_combout\ & (\inst3|LessThan15~4_combout\ & (\inst3|LessThan15~6_combout\ & !\inst3|LessThan15~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan15~0_combout\,
	datab => \inst3|ALT_INV_LessThan15~4_combout\,
	datac => \inst3|ALT_INV_LessThan15~6_combout\,
	datad => \inst3|ALT_INV_LessThan15~2_combout\,
	dataf => \inst3|ALT_INV_LessThan15~1_combout\,
	combout => \inst3|LessThan15~7_combout\);

-- Location: LABCELL_X19_Y6_N18
\inst3|LessThan15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~5_combout\ = ( \inst3|ball_y_pos\(3) & ( !\inst3|LessThan15~2_combout\ & ( (!\inst3|LessThan15~1_combout\ & (\inst3|LessThan15~0_combout\ & (!\inst2|pixel_row[3]~DUPLICATE_q\ & \inst3|LessThan15~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan15~1_combout\,
	datab => \inst3|ALT_INV_LessThan15~0_combout\,
	datac => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_LessThan15~4_combout\,
	datae => \inst3|ALT_INV_ball_y_pos\(3),
	dataf => \inst3|ALT_INV_LessThan15~2_combout\,
	combout => \inst3|LessThan15~5_combout\);

-- Location: LABCELL_X19_Y7_N0
\inst3|ball_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~0_combout\ = ( \inst2|pixel_column[7]~DUPLICATE_q\ & ( (\inst2|pixel_row\(8) & !\inst3|Add7~1_sumout\) ) ) # ( !\inst2|pixel_column[7]~DUPLICATE_q\ & ( ((\inst2|pixel_row\(8) & !\inst3|Add7~1_sumout\)) # (\inst3|LessThan13~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111001100001111111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(8),
	datac => \inst3|ALT_INV_Add7~1_sumout\,
	datad => \inst3|ALT_INV_LessThan13~1_combout\,
	dataf => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	combout => \inst3|ball_on~0_combout\);

-- Location: LABCELL_X19_Y7_N12
\inst3|ball_on~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~7_combout\ = ( !\inst3|LessThan15~5_combout\ & ( !\inst3|ball_on~0_combout\ & ( (!\inst3|LessThan15~3_combout\ & (\inst3|ball_on~6_combout\ & (\inst3|ball_on~1_combout\ & !\inst3|LessThan15~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan15~3_combout\,
	datab => \inst3|ALT_INV_ball_on~6_combout\,
	datac => \inst3|ALT_INV_ball_on~1_combout\,
	datad => \inst3|ALT_INV_LessThan15~7_combout\,
	datae => \inst3|ALT_INV_LessThan15~5_combout\,
	dataf => \inst3|ALT_INV_ball_on~0_combout\,
	combout => \inst3|ball_on~7_combout\);

-- Location: M10K_X22_Y11_N0
\inst14|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000100000000090000000008000000004800000000080000000008000000008800000000C000000007C000000007C000000007C00000003B00000001DB00000001DB00000001DB00000002D800000002D8490000013BB10000003B880000003B880000003B880000003B88000001DBC0000001DBC000401524890344DDB66D4356DDB6ED6356DDB6ED6356DDB6ED6056D5B6ED60169DB6E94004DDB6C80016DDB6E90016DDB6E90006DDB6C80006DDB6C80000DDB6C800001DB64000000524000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LABCELL_X21_Y11_N12
\inst14|Mux3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~14_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(24) & ( \inst14|altsyncram_component|auto_generated|q_a\(216) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(88))))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(152)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(216) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(88))))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(152)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(24) & ( !\inst14|altsyncram_component|auto_generated|q_a\(216) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(88))))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(152) & (!\inst14|Add0~1_combout\))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(216) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(88))))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(152) & (!\inst14|Add0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(152),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(88),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(216),
	combout => \inst14|Mux3~14_combout\);

-- Location: LABCELL_X21_Y11_N18
\inst14|Mux3~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~16_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(16) & ( \inst14|altsyncram_component|auto_generated|q_a\(80) & ( (!\inst14|Add0~0_combout\) # ((!\inst14|Add0~1_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(144)))) # (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(208)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(80) & ( (!\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(144) & \inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(208)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(16) & ( !\inst14|altsyncram_component|auto_generated|q_a\(80) & ( (!\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(144))))) # (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(208) & ((\inst14|Add0~0_combout\)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(80) & ( (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(144)))) # (\inst14|Add0~1_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(208))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(208),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(144),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(80),
	combout => \inst14|Mux3~16_combout\);

-- Location: LABCELL_X20_Y11_N27
\inst14|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~7_combout\ = ( \inst14|Mux3~16_combout\ & ( (\inst11|Mux7~7_combout\ & ((\inst14|Mux3~14_combout\) # (\inst3|Add0~1_sumout\))) ) ) # ( !\inst14|Mux3~16_combout\ & ( (\inst11|Mux7~7_combout\ & (!\inst3|Add0~1_sumout\ & 
-- \inst14|Mux3~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~7_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux3~14_combout\,
	dataf => \inst14|ALT_INV_Mux3~16_combout\,
	combout => \inst14|Mux7~7_combout\);

-- Location: M10K_X11_Y11_N0
\inst14|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000018000000001800000005D800000005D800000036D80000003600000000260000000026000000002600000000E500000001A500000001A500000001A500000006B000000006B518000005E6D0000000E6D8000000E6D8000000E6D8000000E6D8000001A600000001A6000B90C5F6D80DDD775D0AEDD77759AF6DD77759AF6FD77759AF69D7D759AF63967759AAE00D7759B800177759A800177759A8000D7759B8000D7759B800017759B80000775D000000C5F0000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X17_Y11_N30
\inst14|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~2_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(8) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(136)))) # (\inst14|Add0~1_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(200))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(8) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(136)))) # 
-- (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(200))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(8) & ( !\inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(72)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(8) & ( !\inst14|Add0~0_combout\ & ( (\inst14|Add0~1_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(72)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(200),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(72),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(136),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst14|Mux3~2_combout\);

-- Location: LABCELL_X17_Y11_N36
\inst14|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~0_combout\ = ( \inst11|Mux7~3_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst11|Mux7~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(192)) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst11|Mux7~4_combout\ & (\inst14|Mux3~2_combout\)) # (\inst11|Mux7~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(64)))) ) ) ) # ( \inst11|Mux7~3_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(128) & ( (\inst11|Mux7~4_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(192)) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(128) & ( 
-- (!\inst11|Mux7~4_combout\ & (\inst14|Mux3~2_combout\)) # (\inst11|Mux7~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(64)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~4_combout\,
	datab => \inst14|ALT_INV_Mux3~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(192),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	datae => \inst11|ALT_INV_Mux7~3_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	combout => \inst14|Mux7~0_combout\);

-- Location: LABCELL_X12_Y11_N30
\inst14|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~3_combout\ = ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(204) & ( (\inst14|altsyncram_component|auto_generated|q_a\(76)) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(204) & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(12)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(140))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(204) & ( (!\inst14|Add0~0_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(76)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(204) & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(12)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(140))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(140),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(76),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(204),
	combout => \inst14|Mux3~3_combout\);

-- Location: LABCELL_X10_Y13_N3
\inst14|Mux3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~17_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(148) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(84)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(212))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(148) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(84)))) # 
-- (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(212))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(148) & ( !\inst14|Add0~1_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(20)) # 
-- (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(148) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(212),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(84),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(148),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux3~17_combout\);

-- Location: LABCELL_X20_Y11_N24
\inst14|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~8_combout\ = ( \inst14|Mux3~17_combout\ & ( (\inst11|Mux9~0_combout\ & ((!\inst3|Add0~1_sumout\) # (\inst14|Mux3~3_combout\))) ) ) # ( !\inst14|Mux3~17_combout\ & ( (\inst3|Add0~1_sumout\ & (\inst14|Mux3~3_combout\ & \inst11|Mux9~0_combout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux3~3_combout\,
	datad => \inst11|ALT_INV_Mux9~0_combout\,
	dataf => \inst14|ALT_INV_Mux3~17_combout\,
	combout => \inst14|Mux7~8_combout\);

-- Location: LABCELL_X20_Y11_N0
\inst14|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~9_combout\ = ( \inst11|Mux7~1_combout\ & ( !\inst14|Mux7~8_combout\ & ( (!\inst14|Mux7~7_combout\ & !\inst14|Mux7~0_combout\) ) ) ) # ( !\inst11|Mux7~1_combout\ & ( !\inst14|Mux7~8_combout\ & ( !\inst14|Mux7~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux7~7_combout\,
	datac => \inst14|ALT_INV_Mux7~0_combout\,
	datae => \inst11|ALT_INV_Mux7~1_combout\,
	dataf => \inst14|ALT_INV_Mux7~8_combout\,
	combout => \inst14|Mux7~9_combout\);

-- Location: LABCELL_X17_Y11_N6
\inst14|Mux3~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~20_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(68) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(132))) # (\inst14|Add0~1_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(196)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(68) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(132))) # 
-- (\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(196)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(68) & ( !\inst14|Add0~0_combout\ & ( (\inst14|Add0~1_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(4)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(68) & ( !\inst14|Add0~0_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(4) & !\inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(132),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(196),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst14|Mux3~20_combout\);

-- Location: LABCELL_X17_Y11_N42
\inst14|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~3_combout\ = ( \inst11|Mux7~3_combout\ & ( \inst14|Mux3~20_combout\ & ( (!\inst11|Mux7~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(124)))) # (\inst11|Mux7~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(188))) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( \inst14|Mux3~20_combout\ & ( (!\inst11|Mux7~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(60)) ) ) ) # ( \inst11|Mux7~3_combout\ & ( 
-- !\inst14|Mux3~20_combout\ & ( (!\inst11|Mux7~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(124)))) # (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(188))) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( 
-- !\inst14|Mux3~20_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(60) & \inst11|Mux7~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	datab => \inst11|ALT_INV_Mux7~4_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(188),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	datae => \inst11|ALT_INV_Mux7~3_combout\,
	dataf => \inst14|ALT_INV_Mux3~20_combout\,
	combout => \inst14|Mux7~3_combout\);

-- Location: LABCELL_X17_Y11_N48
\inst14|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~1_combout\ = ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(120) ) ) # ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(56))) # 
-- (\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(184)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(120),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(184),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux7~1_combout\);

-- Location: LABCELL_X19_Y11_N6
\inst14|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~2_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(48) & ( \inst14|altsyncram_component|auto_generated|q_a\(112) & ( (!\inst11|Mux7~5_combout\ & (((\inst14|Mux7~1_combout\)) # (\inst11|Mux7~6_combout\))) # 
-- (\inst11|Mux7~5_combout\ & ((!\inst11|Mux7~6_combout\) # ((\inst14|altsyncram_component|auto_generated|q_a\(176))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(48) & ( \inst14|altsyncram_component|auto_generated|q_a\(112) & ( 
-- (!\inst11|Mux7~5_combout\ & (!\inst11|Mux7~6_combout\ & (\inst14|Mux7~1_combout\))) # (\inst11|Mux7~5_combout\ & ((!\inst11|Mux7~6_combout\) # ((\inst14|altsyncram_component|auto_generated|q_a\(176))))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(48) & ( !\inst14|altsyncram_component|auto_generated|q_a\(112) & ( (!\inst11|Mux7~5_combout\ & (((\inst14|Mux7~1_combout\)) # (\inst11|Mux7~6_combout\))) # (\inst11|Mux7~5_combout\ & 
-- (\inst11|Mux7~6_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(176))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(48) & ( !\inst14|altsyncram_component|auto_generated|q_a\(112) & ( (!\inst11|Mux7~5_combout\ & 
-- (!\inst11|Mux7~6_combout\ & (\inst14|Mux7~1_combout\))) # (\inst11|Mux7~5_combout\ & (\inst11|Mux7~6_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(176))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~5_combout\,
	datab => \inst11|ALT_INV_Mux7~6_combout\,
	datac => \inst14|ALT_INV_Mux7~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(176),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(48),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(112),
	combout => \inst14|Mux7~2_combout\);

-- Location: LABCELL_X19_Y11_N48
\inst14|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~8_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(36) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(100)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(228))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(36) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(100)))) # 
-- (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(228))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(36) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(164)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(36) & ( !\inst14|Add0~1_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(164) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(228),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(164),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(100),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(36),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux3~8_combout\);

-- Location: LABCELL_X21_Y12_N54
\inst14|Mux3~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~15_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(220) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst14|Add0~1_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(92) ) ) ) # ( \inst14|Add0~0_combout\ & ( !\inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(156) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst14|Add0~1_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(156),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(92),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(220),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux3~15_combout\);

-- Location: LABCELL_X17_Y11_N51
\inst14|Mux3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~21_combout\ = ( \inst14|Mux3~15_combout\ & ( (\inst14|Mux3~8_combout\) # (\inst3|Add0~1_sumout\) ) ) # ( !\inst14|Mux3~15_combout\ & ( (!\inst3|Add0~1_sumout\ & \inst14|Mux3~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst14|ALT_INV_Mux3~8_combout\,
	dataf => \inst14|ALT_INV_Mux3~15_combout\,
	combout => \inst14|Mux3~21_combout\);

-- Location: LABCELL_X17_Y11_N27
\inst14|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~4_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(180) & ( (!\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(52))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(116))))) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(180) & ( (!\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(52))))) # 
-- (\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(116))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(116),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(52),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(180),
	combout => \inst14|Mux7~4_combout\);

-- Location: LABCELL_X19_Y11_N12
\inst14|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~5_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(44) & ( (!\inst11|Mux7~6_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(108))) # (\inst11|Mux7~6_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(172)))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(44) & ( (\inst14|Mux7~4_combout\) # (\inst11|Mux7~6_combout\) ) ) ) # ( \inst11|Mux7~5_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(44) & ( (!\inst11|Mux7~6_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(108))) # (\inst11|Mux7~6_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(172)))) ) ) ) # ( 
-- !\inst11|Mux7~5_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(44) & ( (!\inst11|Mux7~6_combout\ & \inst14|Mux7~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(108),
	datab => \inst11|ALT_INV_Mux7~6_combout\,
	datac => \inst14|ALT_INV_Mux7~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(172),
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	combout => \inst14|Mux7~5_combout\);

-- Location: LABCELL_X19_Y11_N33
\inst14|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~6_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst14|altsyncram_component|auto_generated|q_a\(168))))) # (\inst14|Add0~1_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(232))))) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(168))))) # 
-- (\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(232))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(232),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	combout => \inst14|Mux3~6_combout\);

-- Location: LABCELL_X19_Y11_N42
\inst14|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~5_combout\ = ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(224) & ( (\inst14|altsyncram_component|auto_generated|q_a\(96)) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(224) & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(32)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(160))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(224) & ( (!\inst14|Add0~0_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(96)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(224) & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(32)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(160))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(160),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(32),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(96),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(224),
	combout => \inst14|Mux3~5_combout\);

-- Location: LABCELL_X19_Y11_N36
\inst14|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~7_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(104) & ( (!\inst3|Add0~1_sumout\ & (((\inst14|Mux3~6_combout\)) # (\inst11|Mux7~2_combout\))) # (\inst3|Add0~1_sumout\ & (((\inst14|Mux3~5_combout\)))) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(104) & ( (!\inst3|Add0~1_sumout\ & (!\inst11|Mux7~2_combout\ & (\inst14|Mux3~6_combout\))) # (\inst3|Add0~1_sumout\ & (((\inst14|Mux3~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~2_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux3~6_combout\,
	datad => \inst14|ALT_INV_Mux3~5_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(104),
	combout => \inst14|Mux3~7_combout\);

-- Location: LABCELL_X20_Y11_N48
\inst14|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~6_combout\ = ( \inst14|Mux7~5_combout\ & ( \inst14|Mux3~7_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((\inst14|Mux3~21_combout\) # (\inst12|Add0~1_combout\)))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (((!\inst12|Add0~1_combout\)) 
-- # (\inst14|Mux7~2_combout\))) ) ) ) # ( !\inst14|Mux7~5_combout\ & ( \inst14|Mux3~7_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((!\inst12|Add0~1_combout\ & \inst14|Mux3~21_combout\)))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & 
-- (((!\inst12|Add0~1_combout\)) # (\inst14|Mux7~2_combout\))) ) ) ) # ( \inst14|Mux7~5_combout\ & ( !\inst14|Mux3~7_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((\inst14|Mux3~21_combout\) # (\inst12|Add0~1_combout\)))) # 
-- (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst14|Mux7~2_combout\ & (\inst12|Add0~1_combout\))) ) ) ) # ( !\inst14|Mux7~5_combout\ & ( !\inst14|Mux3~7_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((!\inst12|Add0~1_combout\ & 
-- \inst14|Mux3~21_combout\)))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst14|Mux7~2_combout\ & (\inst12|Add0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux7~2_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst14|ALT_INV_Mux3~21_combout\,
	datae => \inst14|ALT_INV_Mux7~5_combout\,
	dataf => \inst14|ALT_INV_Mux3~7_combout\,
	combout => \inst14|Mux7~6_combout\);

-- Location: LABCELL_X16_Y11_N0
\inst14|Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~10_combout\ = ( \inst14|Mux7~6_combout\ & ( ((!\inst14|Mux7~9_combout\) # ((\inst11|Mux7~0_combout\ & \inst14|Mux7~3_combout\))) # (\inst12|Add0~0_combout\) ) ) # ( !\inst14|Mux7~6_combout\ & ( (!\inst12|Add0~0_combout\ & 
-- ((!\inst14|Mux7~9_combout\) # ((\inst11|Mux7~0_combout\ & \inst14|Mux7~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000100110000001100010011110011111101111111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Mux7~9_combout\,
	datad => \inst14|ALT_INV_Mux7~3_combout\,
	dataf => \inst14|ALT_INV_Mux7~6_combout\,
	combout => \inst14|Mux7~10_combout\);

-- Location: M10K_X22_Y10_N0
\inst14|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028000000002800000000280000000000000000008000000001C000000001C000000003C000000003800000001780000000178000000017800000003D000000007D000000007D000000007D00000002FC00000002FDA8000002FFE80000003FC00000003FC00000003FC00000003FC00000007F800000007F8000074AF7E8008D1A51A6008D0A50A5008D0A50A5000F0A50A500050A50A500034A50AE00001A508000014A50A800014A50A800400A508000400A50800D001A508000000A5180000002F400",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X22_Y12_N0
\inst14|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140000000014000000003400000002740000000274000000177400000017200000001F200000001F200000001F200000005E00000000FE00000000FE00000000FE00000003F400000003F634000000DF7C0000005F740000005F740000005F740000005F74000000FF20000000FF200300D0D774097B4E523189794E53D0A9794E53D0A9394E53D0A3795E53D0A109CE53D1800B4E53D400094E53D000094E53D0000B4E53D4000B4E53D400014E53D40000CE5220000050D4000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: MLABCELL_X18_Y12_N45
\inst14|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~4_combout\ = ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(53) & ( \inst14|altsyncram_component|auto_generated|q_a\(117) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(53) & ( (!\inst14|Add0~0_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(181)) ) ) ) # ( \inst14|Add0~1_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(53) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(117) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(53) & ( (\inst14|altsyncram_component|auto_generated|q_a\(181) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101010101010111110011111100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(117),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(181),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(53),
	combout => \inst14|Mux6~4_combout\);

-- Location: MLABCELL_X18_Y12_N18
\inst14|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~5_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(173) & ( \inst14|altsyncram_component|auto_generated|q_a\(45) & ( ((!\inst11|Mux7~5_combout\ & ((\inst14|Mux6~4_combout\))) # (\inst11|Mux7~5_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(109)))) # (\inst11|Mux7~6_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(173) & ( \inst14|altsyncram_component|auto_generated|q_a\(45) & ( (!\inst11|Mux7~5_combout\ & 
-- (((\inst14|Mux6~4_combout\) # (\inst11|Mux7~6_combout\)))) # (\inst11|Mux7~5_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(109) & (!\inst11|Mux7~6_combout\))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(173) & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(45) & ( (!\inst11|Mux7~5_combout\ & (((!\inst11|Mux7~6_combout\ & \inst14|Mux6~4_combout\)))) # (\inst11|Mux7~5_combout\ & (((\inst11|Mux7~6_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(109)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(173) & ( !\inst14|altsyncram_component|auto_generated|q_a\(45) & ( (!\inst11|Mux7~6_combout\ & ((!\inst11|Mux7~5_combout\ & 
-- ((\inst14|Mux6~4_combout\))) # (\inst11|Mux7~5_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(109))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~5_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(109),
	datac => \inst11|ALT_INV_Mux7~6_combout\,
	datad => \inst14|ALT_INV_Mux6~4_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(173),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	combout => \inst14|Mux6~5_combout\);

-- Location: LABCELL_X17_Y12_N6
\inst14|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~1_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(121) & ( \inst14|altsyncram_component|auto_generated|q_a\(185) & ( ((\inst14|Add0~1_combout\) # (\inst14|Add0~0_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(57)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(121) & ( \inst14|altsyncram_component|auto_generated|q_a\(185) & ( (!\inst14|Add0~1_combout\ & ((\inst14|Add0~0_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(57)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(121) & ( !\inst14|altsyncram_component|auto_generated|q_a\(185) & ( ((\inst14|altsyncram_component|auto_generated|q_a\(57) & 
-- !\inst14|Add0~0_combout\)) # (\inst14|Add0~1_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(121) & ( !\inst14|altsyncram_component|auto_generated|q_a\(185) & ( (\inst14|altsyncram_component|auto_generated|q_a\(57) & 
-- (!\inst14|Add0~0_combout\ & !\inst14|Add0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001001111111101110111000000000111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(121),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(185),
	combout => \inst14|Mux6~1_combout\);

-- Location: LABCELL_X17_Y12_N42
\inst14|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~2_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst14|Mux6~1_combout\ & ( (!\inst11|Mux7~6_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(113)))) # (\inst11|Mux7~6_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(177))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst14|Mux6~1_combout\ & ( (!\inst11|Mux7~6_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(49)) ) ) ) # ( \inst11|Mux7~5_combout\ & ( 
-- !\inst14|Mux6~1_combout\ & ( (!\inst11|Mux7~6_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(113)))) # (\inst11|Mux7~6_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(177))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( 
-- !\inst14|Mux6~1_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(49) & \inst11|Mux7~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(49),
	datab => \inst11|ALT_INV_Mux7~6_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(177),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(113),
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst14|ALT_INV_Mux6~1_combout\,
	combout => \inst14|Mux6~2_combout\);

-- Location: LABCELL_X21_Y12_N36
\inst14|Mux2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~13_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(157) & ( \inst14|altsyncram_component|auto_generated|q_a\(93) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(29))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(221)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(157) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(93) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(29))))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(221) & ((\inst14|Add0~1_combout\)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(157) & ( !\inst14|altsyncram_component|auto_generated|q_a\(93) & ( (!\inst14|Add0~0_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(29) & !\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(221)))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(157) & ( !\inst14|altsyncram_component|auto_generated|q_a\(93) & ( (!\inst14|Add0~0_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(29) & !\inst14|Add0~1_combout\)))) # 
-- (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(221) & ((\inst14|Add0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(221),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(157),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(93),
	combout => \inst14|Mux2~13_combout\);

-- Location: LABCELL_X21_Y12_N33
\inst14|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~6_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(165) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(101)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(229))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(165) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(101)))) # 
-- (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(229))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(165) & ( !\inst14|Add0~1_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(37)) # 
-- (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(165) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(37)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(229),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(101),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(37),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(165),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux2~6_combout\);

-- Location: LABCELL_X19_Y12_N18
\inst14|Mux2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~19_combout\ = ( \inst14|Mux2~6_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst14|Mux2~13_combout\) ) ) # ( !\inst14|Mux2~6_combout\ & ( (\inst14|Mux2~13_combout\ & \inst3|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Mux2~13_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst14|ALT_INV_Mux2~6_combout\,
	combout => \inst14|Mux2~19_combout\);

-- Location: LABCELL_X19_Y11_N30
\inst14|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~4_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(41) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst14|altsyncram_component|auto_generated|q_a\(169))))) # (\inst14|Add0~1_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(233))))) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(41) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(169))))) # 
-- (\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(233))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(233),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	combout => \inst14|Mux2~4_combout\);

-- Location: LABCELL_X26_Y12_N30
\inst14|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~3_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(225) & ( \inst14|altsyncram_component|auto_generated|q_a\(33) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(97)))) # (\inst14|Add0~0_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(161)) # (\inst14|Add0~1_combout\)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(225) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(33) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(97)))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\ & 
-- \inst14|altsyncram_component|auto_generated|q_a\(161))))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(225) & ( !\inst14|altsyncram_component|auto_generated|q_a\(33) & ( (!\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(97) & (\inst14|Add0~1_combout\))) # (\inst14|Add0~0_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(161)) # (\inst14|Add0~1_combout\)))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(225) & ( !\inst14|altsyncram_component|auto_generated|q_a\(33) & ( (!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(97) & (\inst14|Add0~1_combout\))) # (\inst14|Add0~0_combout\ 
-- & (((!\inst14|Add0~1_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(161))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(97),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(161),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(225),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(33),
	combout => \inst14|Mux2~3_combout\);

-- Location: LABCELL_X19_Y11_N39
\inst14|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~5_combout\ = ( \inst14|Mux2~3_combout\ & ( ((!\inst11|Mux7~2_combout\ & (\inst14|Mux2~4_combout\)) # (\inst11|Mux7~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(105))))) # (\inst3|Add0~1_sumout\) ) ) # ( 
-- !\inst14|Mux2~3_combout\ & ( (!\inst3|Add0~1_sumout\ & ((!\inst11|Mux7~2_combout\ & (\inst14|Mux2~4_combout\)) # (\inst11|Mux7~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(105)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~2_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux2~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(105),
	dataf => \inst14|ALT_INV_Mux2~3_combout\,
	combout => \inst14|Mux2~5_combout\);

-- Location: MLABCELL_X18_Y12_N54
\inst14|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~6_combout\ = ( \inst12|Add0~1_combout\ & ( \inst14|Mux2~5_combout\ & ( (!\inst2|pixel_column\(1) & (\inst14|Mux6~5_combout\)) # (\inst2|pixel_column\(1) & ((\inst14|Mux6~2_combout\))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( 
-- \inst14|Mux2~5_combout\ & ( (\inst14|Mux2~19_combout\) # (\inst2|pixel_column\(1)) ) ) ) # ( \inst12|Add0~1_combout\ & ( !\inst14|Mux2~5_combout\ & ( (!\inst2|pixel_column\(1) & (\inst14|Mux6~5_combout\)) # (\inst2|pixel_column\(1) & 
-- ((\inst14|Mux6~2_combout\))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst14|Mux2~5_combout\ & ( (!\inst2|pixel_column\(1) & \inst14|Mux2~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux6~5_combout\,
	datab => \inst14|ALT_INV_Mux6~2_combout\,
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst14|ALT_INV_Mux2~19_combout\,
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux2~5_combout\,
	combout => \inst14|Mux6~6_combout\);

-- Location: MLABCELL_X18_Y12_N30
\inst14|Mux2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~18_combout\ = ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(133) & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(69)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(197))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(133) & ( (\inst14|Add0~0_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(5)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(133) & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(69)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(197))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(133) & ( (\inst14|altsyncram_component|auto_generated|q_a\(5) & !\inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(197),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(133),
	combout => \inst14|Mux2~18_combout\);

-- Location: MLABCELL_X18_Y12_N36
\inst14|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~3_combout\ = ( \inst11|Mux7~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(125) & ( (!\inst11|Mux7~3_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(61))) # (\inst11|Mux7~3_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(189)))) ) ) ) # ( !\inst11|Mux7~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(125) & ( (\inst11|Mux7~3_combout\) # (\inst14|Mux2~18_combout\) ) ) ) # ( \inst11|Mux7~4_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(125) & ( (!\inst11|Mux7~3_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(61))) # (\inst11|Mux7~3_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(189)))) ) ) ) # ( 
-- !\inst11|Mux7~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(125) & ( (\inst14|Mux2~18_combout\ & !\inst11|Mux7~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	datab => \inst14|ALT_INV_Mux2~18_combout\,
	datac => \inst11|ALT_INV_Mux7~3_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(189),
	datae => \inst11|ALT_INV_Mux7~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	combout => \inst14|Mux6~3_combout\);

-- Location: LABCELL_X21_Y11_N30
\inst14|Mux2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~12_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(89) & ( \inst14|altsyncram_component|auto_generated|q_a\(217) & ( ((!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(25)))) # 
-- (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(153)))) # (\inst14|Add0~1_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(89) & ( \inst14|altsyncram_component|auto_generated|q_a\(217) & ( 
-- (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(25))))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(153)))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(89) & ( !\inst14|altsyncram_component|auto_generated|q_a\(217) & ( (!\inst14|Add0~0_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(25)) # (\inst14|Add0~1_combout\)))) # 
-- (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(153) & (!\inst14|Add0~1_combout\))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(89) & ( !\inst14|altsyncram_component|auto_generated|q_a\(217) & ( 
-- (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(25)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(153))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(153),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(89),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(217),
	combout => \inst14|Mux2~12_combout\);

-- Location: LABCELL_X19_Y12_N30
\inst14|Mux2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~14_combout\ = ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(81))) # (\inst14|Add0~0_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(209)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst14|Add0~0_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(145)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(81))) # (\inst14|Add0~0_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(209)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(17) & ( (\inst14|Add0~0_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(145)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(81),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(209),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(145),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inst14|Mux2~14_combout\);

-- Location: LABCELL_X19_Y12_N27
\inst14|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~7_combout\ = ( \inst14|Mux2~14_combout\ & ( (\inst11|Mux7~7_combout\ & ((\inst14|Mux2~12_combout\) # (\inst3|Add0~1_sumout\))) ) ) # ( !\inst14|Mux2~14_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst11|Mux7~7_combout\ & 
-- \inst14|Mux2~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux7~7_combout\,
	datad => \inst14|ALT_INV_Mux2~12_combout\,
	dataf => \inst14|ALT_INV_Mux2~14_combout\,
	combout => \inst14|Mux6~7_combout\);

-- Location: LABCELL_X31_Y11_N30
\inst14|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~0_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(73) & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(137))) # (\inst14|Add0~1_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(201)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(73) & ( (\inst14|Add0~1_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(73) & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(137))) # (\inst14|Add0~1_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(201)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(73) & ( (\inst14|altsyncram_component|auto_generated|q_a\(9) & !\inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(137),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(201),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(73),
	combout => \inst14|Mux2~0_combout\);

-- Location: LABCELL_X17_Y12_N0
\inst14|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~0_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(193) & ( \inst14|Mux2~0_combout\ & ( (!\inst11|Mux7~4_combout\ & (((!\inst11|Mux7~3_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(129))))) # 
-- (\inst11|Mux7~4_combout\ & (((\inst11|Mux7~3_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(65)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(193) & ( \inst14|Mux2~0_combout\ & ( (!\inst11|Mux7~4_combout\ & 
-- (((!\inst11|Mux7~3_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(129))))) # (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(65) & (!\inst11|Mux7~3_combout\))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(193) & ( !\inst14|Mux2~0_combout\ & ( (!\inst11|Mux7~4_combout\ & (((\inst11|Mux7~3_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(129))))) # (\inst11|Mux7~4_combout\ & 
-- (((\inst11|Mux7~3_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(65)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(193) & ( !\inst14|Mux2~0_combout\ & ( (!\inst11|Mux7~4_combout\ & (((\inst11|Mux7~3_combout\ & 
-- \inst14|altsyncram_component|auto_generated|q_a\(129))))) # (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(65) & (!\inst11|Mux7~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~4_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	datac => \inst11|ALT_INV_Mux7~3_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(193),
	dataf => \inst14|ALT_INV_Mux2~0_combout\,
	combout => \inst14|Mux6~0_combout\);

-- Location: MLABCELL_X18_Y10_N3
\inst14|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~1_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(13) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(77))) # (\inst14|Add0~0_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(205)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(13) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(77))) # 
-- (\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(205)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(13) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(141)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(13) & ( !\inst14|Add0~1_combout\ & ( (\inst14|Add0~0_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(141)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(77),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(205),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(141),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux2~1_combout\);

-- Location: LABCELL_X21_Y12_N42
\inst14|Mux2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~15_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(213) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst14|Add0~1_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(85) ) ) ) # ( \inst14|Add0~0_combout\ & ( !\inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(149) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst14|Add0~1_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(21) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(85),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(213),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(149),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux2~15_combout\);

-- Location: LABCELL_X19_Y12_N24
\inst14|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~8_combout\ = ( \inst14|Mux2~15_combout\ & ( (\inst11|Mux9~0_combout\ & ((!\inst3|Add0~1_sumout\) # (\inst14|Mux2~1_combout\))) ) ) # ( !\inst14|Mux2~15_combout\ & ( (\inst3|Add0~1_sumout\ & (\inst11|Mux9~0_combout\ & \inst14|Mux2~1_combout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst11|ALT_INV_Mux9~0_combout\,
	datad => \inst14|ALT_INV_Mux2~1_combout\,
	dataf => \inst14|ALT_INV_Mux2~15_combout\,
	combout => \inst14|Mux6~8_combout\);

-- Location: LABCELL_X19_Y12_N21
\inst14|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~9_combout\ = ( !\inst14|Mux6~8_combout\ & ( (!\inst14|Mux6~7_combout\ & ((!\inst14|Mux6~0_combout\) # (!\inst11|Mux7~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux6~7_combout\,
	datac => \inst14|ALT_INV_Mux6~0_combout\,
	datad => \inst11|ALT_INV_Mux7~1_combout\,
	dataf => \inst14|ALT_INV_Mux6~8_combout\,
	combout => \inst14|Mux6~9_combout\);

-- Location: LABCELL_X16_Y11_N57
\inst14|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~10_combout\ = ( \inst14|Mux6~9_combout\ & ( (!\inst12|Add0~0_combout\ & ((!\inst11|Mux7~0_combout\) # ((!\inst14|Mux6~3_combout\)))) # (\inst12|Add0~0_combout\ & (((!\inst14|Mux6~6_combout\)))) ) ) # ( !\inst14|Mux6~9_combout\ & ( 
-- (\inst12|Add0~0_combout\ & !\inst14|Mux6~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100101110001111110010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Mux6~6_combout\,
	datad => \inst14|ALT_INV_Mux6~3_combout\,
	dataf => \inst14|ALT_INV_Mux6~9_combout\,
	combout => \inst14|Mux6~10_combout\);

-- Location: LABCELL_X12_Y11_N54
\inst14|Mux1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~15_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(214) & ( \inst14|altsyncram_component|auto_generated|q_a\(150) & ( ((!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(86)))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(214) & ( \inst14|altsyncram_component|auto_generated|q_a\(150) & ( 
-- (!\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(22))))) # (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(86) & ((!\inst14|Add0~0_combout\)))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(214) & ( !\inst14|altsyncram_component|auto_generated|q_a\(150) & ( (!\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(22) & !\inst14|Add0~0_combout\)))) # 
-- (\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(86)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(214) & ( !\inst14|altsyncram_component|auto_generated|q_a\(150) & ( 
-- (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(22)))) # (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(86))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(86),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(214),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(150),
	combout => \inst14|Mux1~15_combout\);

-- Location: M10K_X11_Y7_N0
\inst14|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000600000000060000000000000000003000000000A000000000A0000000012000000001300000001930000000193000000019300000001080000000908000000090800000009080000006900000000690B6000006912600000011200000001120000000112000000011200000009130000000913001186699260CEF3B6EBB8CEDBB6FDB7CEDBB6FDB7C0DBB6FDB71EDA36FDB7019FB6FDE80033B6FD00019BB6FDE0019BB6FDE0001BB6FD00001BB6FD000033B6FD000007B6EB000000698000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X14_Y9_N30
\inst14|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~1_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(78) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(206)) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(78) & ( \inst14|Add0~1_combout\ & ( (\inst14|Add0~0_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(206)) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(78) & ( 
-- !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(14)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(142))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(78) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(14)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(142))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(142),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(206),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(78),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux1~1_combout\);

-- Location: MLABCELL_X13_Y11_N0
\inst14|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~8_combout\ = ( \inst14|Mux1~1_combout\ & ( (\inst11|Mux9~0_combout\ & ((\inst3|Add0~1_sumout\) # (\inst14|Mux1~15_combout\))) ) ) # ( !\inst14|Mux1~1_combout\ & ( (\inst14|Mux1~15_combout\ & (\inst11|Mux9~0_combout\ & !\inst3|Add0~1_sumout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux1~15_combout\,
	datab => \inst11|ALT_INV_Mux9~0_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst14|ALT_INV_Mux1~1_combout\,
	combout => \inst14|Mux5~8_combout\);

-- Location: LABCELL_X10_Y7_N30
\inst14|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~0_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(138) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(202)) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(138) & ( \inst14|Add0~0_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(202) & \inst14|Add0~1_combout\) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(138) & ( 
-- !\inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(10)))) # (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(74))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(138) & ( !\inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(10)))) # (\inst14|Add0~1_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(74))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(202),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(74),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(138),
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst14|Mux1~0_combout\);

-- Location: LABCELL_X12_Y9_N36
\inst14|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~0_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(130) & ( \inst11|Mux7~3_combout\ & ( (!\inst11|Mux7~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(194)) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(130) & ( \inst11|Mux7~3_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(194) & \inst11|Mux7~4_combout\) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(130) & ( 
-- !\inst11|Mux7~3_combout\ & ( (!\inst11|Mux7~4_combout\ & ((\inst14|Mux1~0_combout\))) # (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(66))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(130) & ( 
-- !\inst11|Mux7~3_combout\ & ( (!\inst11|Mux7~4_combout\ & ((\inst14|Mux1~0_combout\))) # (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(66))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(194),
	datab => \inst11|ALT_INV_Mux7~4_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	datad => \inst14|ALT_INV_Mux1~0_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	dataf => \inst11|ALT_INV_Mux7~3_combout\,
	combout => \inst14|Mux5~0_combout\);

-- Location: LABCELL_X12_Y11_N9
\inst14|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~12_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(90) & ( \inst14|altsyncram_component|auto_generated|q_a\(26) & ( (!\inst14|Add0~0_combout\) # ((!\inst14|Add0~1_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(154))) # (\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(218))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(90) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(26) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(154))) # 
-- (\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(218)))))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(90) & ( !\inst14|altsyncram_component|auto_generated|q_a\(26) & ( (!\inst14|Add0~0_combout\ & 
-- (((\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(154))) # (\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(218)))))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(90) & ( !\inst14|altsyncram_component|auto_generated|q_a\(26) & ( (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(154))) # (\inst14|Add0~1_combout\ 
-- & ((\inst14|altsyncram_component|auto_generated|q_a\(218)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(154),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(218),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(90),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \inst14|Mux1~12_combout\);

-- Location: LABCELL_X12_Y11_N51
\inst14|Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~14_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(18) & ( \inst14|altsyncram_component|auto_generated|q_a\(146) & ( (!\inst14|Add0~1_combout\) # ((!\inst14|Add0~0_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(82)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(210)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(146) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(82))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(210)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(18) & ( !\inst14|altsyncram_component|auto_generated|q_a\(146) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(82))))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(210) & (\inst14|Add0~1_combout\))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(146) & ( (\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(82)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(210))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(210),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(82),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(146),
	combout => \inst14|Mux1~14_combout\);

-- Location: MLABCELL_X13_Y11_N24
\inst14|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~7_combout\ = ( \inst11|Mux7~7_combout\ & ( \inst14|Mux1~14_combout\ & ( (\inst3|Add0~1_sumout\) # (\inst14|Mux1~12_combout\) ) ) ) # ( \inst11|Mux7~7_combout\ & ( !\inst14|Mux1~14_combout\ & ( (\inst14|Mux1~12_combout\ & 
-- !\inst3|Add0~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Mux1~12_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst11|ALT_INV_Mux7~7_combout\,
	dataf => \inst14|ALT_INV_Mux1~14_combout\,
	combout => \inst14|Mux5~7_combout\);

-- Location: LABCELL_X14_Y11_N30
\inst14|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~9_combout\ = ( \inst11|Mux7~1_combout\ & ( !\inst14|Mux5~7_combout\ & ( (!\inst14|Mux5~8_combout\ & !\inst14|Mux5~0_combout\) ) ) ) # ( !\inst11|Mux7~1_combout\ & ( !\inst14|Mux5~7_combout\ & ( !\inst14|Mux5~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Mux5~8_combout\,
	datac => \inst14|ALT_INV_Mux5~0_combout\,
	datae => \inst11|ALT_INV_Mux7~1_combout\,
	dataf => \inst14|ALT_INV_Mux5~7_combout\,
	combout => \inst14|Mux5~9_combout\);

-- Location: MLABCELL_X13_Y12_N3
\inst14|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~4_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(118) & ( (\inst14|altsyncram_component|auto_generated|q_a\(182)) # (\inst14|Add0~1_combout\) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(118) & ( (\inst14|altsyncram_component|auto_generated|q_a\(54)) # (\inst14|Add0~1_combout\) ) ) ) # ( \inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(118) & ( 
-- (!\inst14|Add0~1_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(182)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(118) & ( (!\inst14|Add0~1_combout\ & 
-- \inst14|altsyncram_component|auto_generated|q_a\(54)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000011000000110000110011111111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(182),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(54),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(118),
	combout => \inst14|Mux5~4_combout\);

-- Location: LABCELL_X12_Y9_N6
\inst14|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~5_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(46) & ( (!\inst11|Mux7~6_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(110)))) # (\inst11|Mux7~6_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(174))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(46) & ( (\inst14|Mux5~4_combout\) # (\inst11|Mux7~6_combout\) ) ) ) # ( \inst11|Mux7~5_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(46) & ( (!\inst11|Mux7~6_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(110)))) # (\inst11|Mux7~6_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(174))) ) ) ) # ( 
-- !\inst11|Mux7~5_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(46) & ( (!\inst11|Mux7~6_combout\ & \inst14|Mux5~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(174),
	datab => \inst11|ALT_INV_Mux7~6_combout\,
	datac => \inst14|ALT_INV_Mux5~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(110),
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	combout => \inst14|Mux5~5_combout\);

-- Location: LABCELL_X12_Y9_N24
\inst14|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~1_combout\ = ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(122) ) ) # ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(58))) # 
-- (\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(186)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(122),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(186),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux5~1_combout\);

-- Location: LABCELL_X12_Y9_N30
\inst14|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~2_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst11|Mux7~6_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(178) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst11|Mux7~6_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(50) ) ) ) # ( \inst11|Mux7~5_combout\ & ( !\inst11|Mux7~6_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(114) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( !\inst11|Mux7~6_combout\ & ( 
-- \inst14|Mux5~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(178),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(50),
	datac => \inst14|ALT_INV_Mux5~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(114),
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst11|ALT_INV_Mux7~6_combout\,
	combout => \inst14|Mux5~2_combout\);

-- Location: LABCELL_X10_Y7_N42
\inst14|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~6_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(102) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(166)))) # (\inst14|Add0~1_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(230))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(102) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(166)))) # 
-- (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(230))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(102) & ( !\inst14|Add0~0_combout\ & ( (\inst14|Add0~1_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(38)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(102) & ( !\inst14|Add0~0_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(38) & !\inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(230),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(38),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(166),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(102),
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst14|Mux1~6_combout\);

-- Location: LABCELL_X12_Y11_N12
\inst14|Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~13_combout\ = ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(158) & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(94)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(222))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(158) & ( (\inst14|altsyncram_component|auto_generated|q_a\(30)) # (\inst14|Add0~0_combout\) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(158) & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(94)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(222))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(158) & ( (!\inst14|Add0~0_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(30)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(222),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(94),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(158),
	combout => \inst14|Mux1~13_combout\);

-- Location: MLABCELL_X13_Y11_N30
\inst14|Mux1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~19_combout\ = (!\inst3|Add0~1_sumout\ & (\inst14|Mux1~6_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst14|Mux1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux1~6_combout\,
	datad => \inst14|ALT_INV_Mux1~13_combout\,
	combout => \inst14|Mux1~19_combout\);

-- Location: LABCELL_X12_Y9_N15
\inst14|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~4_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(234) & ( ((!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(42)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(170)))) # (\inst14|Add0~1_combout\) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(234) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(42)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(170))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(234),
	combout => \inst14|Mux1~4_combout\);

-- Location: LABCELL_X10_Y7_N39
\inst14|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~3_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(34) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(162))) # (\inst14|Add0~1_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(226)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(34) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(162))) # 
-- (\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(226)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(34) & ( !\inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(98)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(34) & ( !\inst14|Add0~0_combout\ & ( (\inst14|Add0~1_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(98)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(98),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(162),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(226),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(34),
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst14|Mux1~3_combout\);

-- Location: MLABCELL_X13_Y11_N33
\inst14|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~5_combout\ = ( \inst14|Mux1~3_combout\ & ( ((!\inst11|Mux7~2_combout\ & (\inst14|Mux1~4_combout\)) # (\inst11|Mux7~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(106))))) # (\inst3|Add0~1_sumout\) ) ) # ( 
-- !\inst14|Mux1~3_combout\ & ( (!\inst3|Add0~1_sumout\ & ((!\inst11|Mux7~2_combout\ & (\inst14|Mux1~4_combout\)) # (\inst11|Mux7~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(106)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001000000010101001110101011111110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datab => \inst14|ALT_INV_Mux1~4_combout\,
	datac => \inst11|ALT_INV_Mux7~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(106),
	dataf => \inst14|ALT_INV_Mux1~3_combout\,
	combout => \inst14|Mux1~5_combout\);

-- Location: MLABCELL_X13_Y11_N48
\inst14|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~6_combout\ = ( \inst2|pixel_column\(1) & ( \inst14|Mux1~5_combout\ & ( (!\inst12|Add0~1_combout\) # (\inst14|Mux5~2_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst14|Mux1~5_combout\ & ( (!\inst12|Add0~1_combout\ & 
-- ((\inst14|Mux1~19_combout\))) # (\inst12|Add0~1_combout\ & (\inst14|Mux5~5_combout\)) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst14|Mux1~5_combout\ & ( (\inst12|Add0~1_combout\ & \inst14|Mux5~2_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- !\inst14|Mux1~5_combout\ & ( (!\inst12|Add0~1_combout\ & ((\inst14|Mux1~19_combout\))) # (\inst12|Add0~1_combout\ & (\inst14|Mux5~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux5~5_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst14|ALT_INV_Mux5~2_combout\,
	datad => \inst14|ALT_INV_Mux1~19_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst14|ALT_INV_Mux1~5_combout\,
	combout => \inst14|Mux5~6_combout\);

-- Location: LABCELL_X14_Y9_N42
\inst14|Mux1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~18_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(6) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(70))) # (\inst14|Add0~0_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(198)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(6) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(70))) # 
-- (\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(198)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(6) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(134)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(6) & ( !\inst14|Add0~1_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(134) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(134),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(198),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux1~18_combout\);

-- Location: LABCELL_X17_Y12_N54
\inst14|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~3_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(62) & ( \inst14|altsyncram_component|auto_generated|q_a\(126) & ( (!\inst11|Mux7~4_combout\ & (((\inst14|Mux1~18_combout\) # (\inst11|Mux7~3_combout\)))) # 
-- (\inst11|Mux7~4_combout\ & (((!\inst11|Mux7~3_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(190)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(62) & ( \inst14|altsyncram_component|auto_generated|q_a\(126) & ( 
-- (!\inst11|Mux7~4_combout\ & (((\inst14|Mux1~18_combout\) # (\inst11|Mux7~3_combout\)))) # (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(190) & (\inst11|Mux7~3_combout\))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(62) & ( !\inst14|altsyncram_component|auto_generated|q_a\(126) & ( (!\inst11|Mux7~4_combout\ & (((!\inst11|Mux7~3_combout\ & \inst14|Mux1~18_combout\)))) # (\inst11|Mux7~4_combout\ & 
-- (((!\inst11|Mux7~3_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(190)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(62) & ( !\inst14|altsyncram_component|auto_generated|q_a\(126) & ( (!\inst11|Mux7~4_combout\ & 
-- (((!\inst11|Mux7~3_combout\ & \inst14|Mux1~18_combout\)))) # (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(190) & (\inst11|Mux7~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~4_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(190),
	datac => \inst11|ALT_INV_Mux7~3_combout\,
	datad => \inst14|ALT_INV_Mux1~18_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	combout => \inst14|Mux5~3_combout\);

-- Location: LABCELL_X16_Y11_N54
\inst14|Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~10_combout\ = ( \inst14|Mux5~3_combout\ & ( (!\inst12|Add0~0_combout\ & (!\inst11|Mux7~0_combout\ & (\inst14|Mux5~9_combout\))) # (\inst12|Add0~0_combout\ & (((!\inst14|Mux5~6_combout\)))) ) ) # ( !\inst14|Mux5~3_combout\ & ( 
-- (!\inst12|Add0~0_combout\ & (\inst14|Mux5~9_combout\)) # (\inst12|Add0~0_combout\ & ((!\inst14|Mux5~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001100001111110000110000111011000010000011101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Mux5~9_combout\,
	datad => \inst14|ALT_INV_Mux5~6_combout\,
	dataf => \inst14|ALT_INV_Mux5~3_combout\,
	combout => \inst14|Mux5~10_combout\);

-- Location: M10K_X11_Y9_N0
\inst14|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000080000000008000000000000000000300000000030000000003000000001B00000000DB00000000DB00000000DB00000002D800000002D8000000001BB00000001B800000001B800000001B800000001B80000000DB00000000DB00000000008001E07FFF3F01FFFFFFFFF1FFFFFFFFF1FFFFFFFFF03FF7FFFFF01F8FFFF800007FFFC0001FFFFFF8001FFFFFF80003FFFFC00003FFFFC000007FFFC000000FFF0000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LABCELL_X10_Y9_N21
\inst14|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~4_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(183) & ( (!\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(55))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(119))))) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(183) & ( (!\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(55))))) # 
-- (\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(119))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(119),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(55),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(183),
	combout => \inst14|Mux4~4_combout\);

-- Location: LABCELL_X10_Y9_N36
\inst14|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~5_combout\ = ( \inst11|Mux7~6_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(47) & ( (!\inst11|Mux7~5_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(175)) ) ) ) # ( !\inst11|Mux7~6_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(47) & ( (!\inst11|Mux7~5_combout\ & ((\inst14|Mux4~4_combout\))) # (\inst11|Mux7~5_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(111))) ) ) ) # ( \inst11|Mux7~6_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(47) & ( (\inst11|Mux7~5_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(175)) ) ) ) # ( !\inst11|Mux7~6_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(47) & ( 
-- (!\inst11|Mux7~5_combout\ & ((\inst14|Mux4~4_combout\))) # (\inst11|Mux7~5_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(111))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~5_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(175),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(111),
	datad => \inst14|ALT_INV_Mux4~4_combout\,
	datae => \inst11|ALT_INV_Mux7~6_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	combout => \inst14|Mux4~5_combout\);

-- Location: LABCELL_X10_Y9_N18
\inst14|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~1_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(123) & ( ((!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(59))) # (\inst14|Add0~0_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(187))))) # (\inst14|Add0~1_combout\) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(123) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(59))) # (\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(187)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(187),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(123),
	combout => \inst14|Mux4~1_combout\);

-- Location: LABCELL_X10_Y9_N54
\inst14|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~2_combout\ = ( \inst11|Mux7~6_combout\ & ( \inst11|Mux7~5_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(179) ) ) ) # ( !\inst11|Mux7~6_combout\ & ( \inst11|Mux7~5_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(115) ) ) ) # ( \inst11|Mux7~6_combout\ & ( !\inst11|Mux7~5_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(51) ) ) ) # ( !\inst11|Mux7~6_combout\ & ( !\inst11|Mux7~5_combout\ & ( 
-- \inst14|Mux4~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux4~1_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(179),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(51),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(115),
	datae => \inst11|ALT_INV_Mux7~6_combout\,
	dataf => \inst11|ALT_INV_Mux7~5_combout\,
	combout => \inst14|Mux4~2_combout\);

-- Location: MLABCELL_X9_Y9_N0
\inst14|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~5_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(39) & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(167))) # (\inst14|Add0~1_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(231)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(39) & ( (!\inst14|Add0~1_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(103)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(39) & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(167))) # (\inst14|Add0~1_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(231)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(39) & ( (\inst14|altsyncram_component|auto_generated|q_a\(103) & \inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(103),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(167),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(231),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(39),
	combout => \inst14|Mux8~5_combout\);

-- Location: MLABCELL_X9_Y9_N12
\inst14|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~7_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(31) & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(159))) # (\inst14|Add0~1_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(223)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(31) & ( (!\inst14|Add0~1_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(95)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(31) & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(159))) # (\inst14|Add0~1_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(223)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(31) & ( (\inst14|altsyncram_component|auto_generated|q_a\(95) & \inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(95),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(159),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(223),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \inst14|Mux8~7_combout\);

-- Location: MLABCELL_X9_Y9_N30
\inst14|Mux8~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~11_combout\ = ( \inst14|Mux8~7_combout\ & ( (\inst14|Mux8~5_combout\) # (\inst3|Add0~1_sumout\) ) ) # ( !\inst14|Mux8~7_combout\ & ( (!\inst3|Add0~1_sumout\ & \inst14|Mux8~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux8~5_combout\,
	dataf => \inst14|ALT_INV_Mux8~7_combout\,
	combout => \inst14|Mux8~11_combout\);

-- Location: LABCELL_X10_Y9_N9
\inst14|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~3_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(235) & ( ((!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(43)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(171)))) # (\inst14|Add0~1_combout\) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(235) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(43)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(171))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(235),
	combout => \inst14|Mux8~3_combout\);

-- Location: LABCELL_X12_Y9_N0
\inst14|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~2_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(163) & ( \inst14|altsyncram_component|auto_generated|q_a\(227) & ( ((!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(35))) # (\inst14|Add0~1_combout\ 
-- & ((\inst14|altsyncram_component|auto_generated|q_a\(99))))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(163) & ( \inst14|altsyncram_component|auto_generated|q_a\(227) & ( (!\inst14|Add0~0_combout\ & 
-- ((!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(35))) # (\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(99)))))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(163) & ( !\inst14|altsyncram_component|auto_generated|q_a\(227) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(35))) # 
-- (\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(99)))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(163) & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(227) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(35))) # (\inst14|Add0~1_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(99)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(99),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(163),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(227),
	combout => \inst14|Mux8~2_combout\);

-- Location: LABCELL_X14_Y10_N33
\inst14|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~4_combout\ = ( \inst11|Mux7~2_combout\ & ( \inst14|Mux8~2_combout\ & ( (\inst3|Add0~1_sumout\) # (\inst14|altsyncram_component|auto_generated|q_a\(107)) ) ) ) # ( !\inst11|Mux7~2_combout\ & ( \inst14|Mux8~2_combout\ & ( 
-- (\inst3|Add0~1_sumout\) # (\inst14|Mux8~3_combout\) ) ) ) # ( \inst11|Mux7~2_combout\ & ( !\inst14|Mux8~2_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(107) & !\inst3|Add0~1_sumout\) ) ) ) # ( !\inst11|Mux7~2_combout\ & ( 
-- !\inst14|Mux8~2_combout\ & ( (\inst14|Mux8~3_combout\ & !\inst3|Add0~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101000000111111001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(107),
	datab => \inst14|ALT_INV_Mux8~3_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst11|ALT_INV_Mux7~2_combout\,
	dataf => \inst14|ALT_INV_Mux8~2_combout\,
	combout => \inst14|Mux8~4_combout\);

-- Location: LABCELL_X14_Y10_N18
\inst14|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~6_combout\ = ( \inst12|Add0~1_combout\ & ( \inst14|Mux8~4_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst14|Mux4~5_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst14|Mux4~2_combout\))) ) ) ) # ( !\inst12|Add0~1_combout\ 
-- & ( \inst14|Mux8~4_combout\ & ( (\inst14|Mux8~11_combout\) # (\inst2|pixel_column[1]~DUPLICATE_q\) ) ) ) # ( \inst12|Add0~1_combout\ & ( !\inst14|Mux8~4_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst14|Mux4~5_combout\)) # 
-- (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst14|Mux4~2_combout\))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst14|Mux8~4_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & \inst14|Mux8~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux4~5_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst14|ALT_INV_Mux4~2_combout\,
	datad => \inst14|ALT_INV_Mux8~11_combout\,
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux8~4_combout\,
	combout => \inst14|Mux4~6_combout\);

-- Location: LABCELL_X14_Y9_N0
\inst14|Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~10_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(135) & ( \inst14|altsyncram_component|auto_generated|q_a\(7) & ( (!\inst14|Add0~1_combout\) # ((!\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(71))) # (\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(199))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(135) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(7) & ( (!\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(71))) # 
-- (\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(199)))))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(135) & ( !\inst14|altsyncram_component|auto_generated|q_a\(7) & ( (!\inst14|Add0~1_combout\ & 
-- (((\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(71))) # (\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(199)))))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(135) & ( !\inst14|altsyncram_component|auto_generated|q_a\(7) & ( (\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(71))) # (\inst14|Add0~0_combout\ 
-- & ((\inst14|altsyncram_component|auto_generated|q_a\(199)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(199),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(135),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \inst14|Mux8~10_combout\);

-- Location: LABCELL_X14_Y9_N36
\inst14|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~3_combout\ = ( \inst14|Mux8~10_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(191) & ( (!\inst11|Mux7~4_combout\ & (((!\inst11|Mux7~3_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(127)))) # 
-- (\inst11|Mux7~4_combout\ & (((\inst11|Mux7~3_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(63))))) ) ) ) # ( !\inst14|Mux8~10_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(191) & ( (!\inst11|Mux7~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(127) & ((\inst11|Mux7~3_combout\)))) # (\inst11|Mux7~4_combout\ & (((\inst11|Mux7~3_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(63))))) ) ) ) # ( \inst14|Mux8~10_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(191) & ( (!\inst11|Mux7~4_combout\ & (((!\inst11|Mux7~3_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(127)))) # (\inst11|Mux7~4_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(63) & !\inst11|Mux7~3_combout\)))) ) ) ) # ( !\inst14|Mux8~10_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(191) & ( (!\inst11|Mux7~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(127) & ((\inst11|Mux7~3_combout\)))) # (\inst11|Mux7~4_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(63) & !\inst11|Mux7~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	datac => \inst11|ALT_INV_Mux7~4_combout\,
	datad => \inst11|ALT_INV_Mux7~3_combout\,
	datae => \inst14|ALT_INV_Mux8~10_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(191),
	combout => \inst14|Mux4~3_combout\);

-- Location: MLABCELL_X9_Y9_N6
\inst14|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~6_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(219) & ( (\inst14|Add0~1_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(155)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(219) & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(27)))) # (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(91))) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(219) & ( (\inst14|altsyncram_component|auto_generated|q_a\(155) & !\inst14|Add0~1_combout\) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(219) & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(27)))) # (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(91))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(155),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(91),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(219),
	combout => \inst14|Mux8~6_combout\);

-- Location: MLABCELL_X9_Y9_N48
\inst14|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~8_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(83) & ( \inst14|altsyncram_component|auto_generated|q_a\(211) & ( ((!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(147)))) # (\inst14|Add0~1_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(83) & ( \inst14|altsyncram_component|auto_generated|q_a\(211) & ( 
-- (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(19)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(147))))) # (\inst14|Add0~1_combout\ & 
-- (((\inst14|Add0~0_combout\)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(83) & ( !\inst14|altsyncram_component|auto_generated|q_a\(211) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(19)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(147))))) # (\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\)))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(83) & ( !\inst14|altsyncram_component|auto_generated|q_a\(211) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(147))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(147),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(83),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(211),
	combout => \inst14|Mux8~8_combout\);

-- Location: MLABCELL_X9_Y9_N33
\inst14|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~7_combout\ = ( \inst14|Mux8~8_combout\ & ( (\inst11|Mux7~7_combout\ & ((\inst14|Mux8~6_combout\) # (\inst3|Add0~1_sumout\))) ) ) # ( !\inst14|Mux8~8_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst14|Mux8~6_combout\ & \inst11|Mux7~7_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux8~6_combout\,
	datad => \inst11|ALT_INV_Mux7~7_combout\,
	dataf => \inst14|ALT_INV_Mux8~8_combout\,
	combout => \inst14|Mux4~7_combout\);

-- Location: LABCELL_X12_Y7_N30
\inst14|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~9_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(23) & ( \inst14|altsyncram_component|auto_generated|q_a\(215) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(87)))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(151))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(215) & ( (!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(87) & ((\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(151))))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(23) & ( !\inst14|altsyncram_component|auto_generated|q_a\(215) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(87)))) # (\inst14|Add0~0_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(151) & !\inst14|Add0~1_combout\)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(215) & ( (!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(87) & ((\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(151) & !\inst14|Add0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(87),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(151),
	datad => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(215),
	combout => \inst14|Mux8~9_combout\);

-- Location: LABCELL_X21_Y11_N39
\inst14|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~1_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(143) & ( (!\inst14|Add0~1_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(207)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(143) & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(15)))) # (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(79))) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(143) & ( (\inst14|Add0~1_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(207)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(143) & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(15)))) # (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(79))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(79),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(207),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(143),
	combout => \inst14|Mux8~1_combout\);

-- Location: MLABCELL_X9_Y9_N36
\inst14|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~8_combout\ = ( \inst11|Mux9~0_combout\ & ( \inst14|Mux8~1_combout\ & ( (\inst14|Mux8~9_combout\) # (\inst3|Add0~1_sumout\) ) ) ) # ( \inst11|Mux9~0_combout\ & ( !\inst14|Mux8~1_combout\ & ( (!\inst3|Add0~1_sumout\ & \inst14|Mux8~9_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux8~9_combout\,
	datae => \inst11|ALT_INV_Mux9~0_combout\,
	dataf => \inst14|ALT_INV_Mux8~1_combout\,
	combout => \inst14|Mux4~8_combout\);

-- Location: LABCELL_X21_Y12_N48
\inst14|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~0_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(203) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst14|Add0~1_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(75) ) ) ) # ( \inst14|Add0~0_combout\ & ( !\inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(139) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst14|Add0~1_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(203),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(75),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(139),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux8~0_combout\);

-- Location: LABCELL_X10_Y9_N0
\inst14|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~0_combout\ = ( \inst11|Mux7~3_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(67) & ( (!\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(131))) # (\inst11|Mux7~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(195)))) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(67) & ( (\inst11|Mux7~4_combout\) # (\inst14|Mux8~0_combout\) ) ) ) # ( \inst11|Mux7~3_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(67) & ( (!\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(131))) # (\inst11|Mux7~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(195)))) ) ) ) # ( 
-- !\inst11|Mux7~3_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(67) & ( (\inst14|Mux8~0_combout\ & !\inst11|Mux7~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(131),
	datab => \inst14|ALT_INV_Mux8~0_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(195),
	datad => \inst11|ALT_INV_Mux7~4_combout\,
	datae => \inst11|ALT_INV_Mux7~3_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	combout => \inst14|Mux4~0_combout\);

-- Location: LABCELL_X16_Y11_N9
\inst14|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~9_combout\ = ( \inst14|Mux4~0_combout\ & ( (!\inst14|Mux4~7_combout\ & (!\inst14|Mux4~8_combout\ & !\inst11|Mux7~1_combout\)) ) ) # ( !\inst14|Mux4~0_combout\ & ( (!\inst14|Mux4~7_combout\ & !\inst14|Mux4~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux4~7_combout\,
	datac => \inst14|ALT_INV_Mux4~8_combout\,
	datad => \inst11|ALT_INV_Mux7~1_combout\,
	dataf => \inst14|ALT_INV_Mux4~0_combout\,
	combout => \inst14|Mux4~9_combout\);

-- Location: LABCELL_X16_Y11_N3
\inst14|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~10_combout\ = ( \inst14|Mux4~9_combout\ & ( (!\inst12|Add0~0_combout\ & (\inst11|Mux7~0_combout\ & ((\inst14|Mux4~3_combout\)))) # (\inst12|Add0~0_combout\ & (((\inst14|Mux4~6_combout\)))) ) ) # ( !\inst14|Mux4~9_combout\ & ( 
-- (!\inst12|Add0~0_combout\) # (\inst14|Mux4~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111100000011010001110000001101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Mux4~6_combout\,
	datad => \inst14|ALT_INV_Mux4~3_combout\,
	dataf => \inst14|ALT_INV_Mux4~9_combout\,
	combout => \inst14|Mux4~10_combout\);

-- Location: LABCELL_X19_Y11_N54
\inst14|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~9_combout\ = ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(236) & ( (\inst14|Add0~0_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(108)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(236) & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(44)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(172))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(236) & ( (\inst14|altsyncram_component|auto_generated|q_a\(108) & !\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(236) & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(44)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(172))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(108),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(172),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(236),
	combout => \inst14|Mux3~9_combout\);

-- Location: LABCELL_X19_Y11_N0
\inst14|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~10_combout\ = ( \inst14|Mux3~8_combout\ & ( (\inst14|Mux3~9_combout\) # (\inst3|Add0~1_sumout\) ) ) # ( !\inst14|Mux3~8_combout\ & ( (!\inst3|Add0~1_sumout\ & \inst14|Mux3~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst14|ALT_INV_Mux3~9_combout\,
	dataf => \inst14|ALT_INV_Mux3~8_combout\,
	combout => \inst14|Mux3~10_combout\);

-- Location: LABCELL_X17_Y11_N24
\inst14|Mux3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~11_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(60) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst14|altsyncram_component|auto_generated|q_a\(188))))) # (\inst14|Add0~1_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(124))))) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(60) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(188)))) # 
-- (\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(124))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(188),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	combout => \inst14|Mux3~11_combout\);

-- Location: LABCELL_X17_Y11_N0
\inst14|Mux3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~12_combout\ = ( \inst11|Mux7~6_combout\ & ( \inst14|Mux3~11_combout\ & ( (!\inst11|Mux7~5_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(52)))) # (\inst11|Mux7~5_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(180))) ) ) ) # ( !\inst11|Mux7~6_combout\ & ( \inst14|Mux3~11_combout\ & ( (!\inst11|Mux7~5_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(116)) ) ) ) # ( \inst11|Mux7~6_combout\ & ( 
-- !\inst14|Mux3~11_combout\ & ( (!\inst11|Mux7~5_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(52)))) # (\inst11|Mux7~5_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(180))) ) ) ) # ( !\inst11|Mux7~6_combout\ & ( 
-- !\inst14|Mux3~11_combout\ & ( (\inst11|Mux7~5_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(116)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~5_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(180),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(52),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(116),
	datae => \inst11|ALT_INV_Mux7~6_combout\,
	dataf => \inst14|ALT_INV_Mux3~11_combout\,
	combout => \inst14|Mux3~12_combout\);

-- Location: LABCELL_X20_Y11_N30
\inst14|Mux3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~13_combout\ = ( \inst14|Mux3~12_combout\ & ( \inst14|Mux3~7_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((!\inst12|Add0~1_combout\)) # (\inst14|Mux7~2_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (((\inst14|Mux3~10_combout\) 
-- # (\inst12|Add0~1_combout\)))) ) ) ) # ( !\inst14|Mux3~12_combout\ & ( \inst14|Mux3~7_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((!\inst12|Add0~1_combout\)) # (\inst14|Mux7~2_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & 
-- (((!\inst12|Add0~1_combout\ & \inst14|Mux3~10_combout\)))) ) ) ) # ( \inst14|Mux3~12_combout\ & ( !\inst14|Mux3~7_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst14|Mux7~2_combout\ & (\inst12|Add0~1_combout\))) # 
-- (\inst2|pixel_column[1]~DUPLICATE_q\ & (((\inst14|Mux3~10_combout\) # (\inst12|Add0~1_combout\)))) ) ) ) # ( !\inst14|Mux3~12_combout\ & ( !\inst14|Mux3~7_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst14|Mux7~2_combout\ & 
-- (\inst12|Add0~1_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (((!\inst12|Add0~1_combout\ & \inst14|Mux3~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux7~2_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst14|ALT_INV_Mux3~10_combout\,
	datae => \inst14|ALT_INV_Mux3~12_combout\,
	dataf => \inst14|ALT_INV_Mux3~7_combout\,
	combout => \inst14|Mux3~13_combout\);

-- Location: LABCELL_X20_Y11_N6
\inst14|Mux3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~18_combout\ = ( \inst14|Mux3~15_combout\ & ( \inst14|Mux3~16_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((\inst14|Mux3~14_combout\)) # (\inst3|Add0~1_sumout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst3|Add0~1_sumout\) # 
-- ((\inst14|Mux3~17_combout\)))) ) ) ) # ( !\inst14|Mux3~15_combout\ & ( \inst14|Mux3~16_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((\inst14|Mux3~14_combout\)) # (\inst3|Add0~1_sumout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & 
-- (\inst3|Add0~1_sumout\ & (\inst14|Mux3~17_combout\))) ) ) ) # ( \inst14|Mux3~15_combout\ & ( !\inst14|Mux3~16_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (!\inst3|Add0~1_sumout\ & ((\inst14|Mux3~14_combout\)))) # 
-- (\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst3|Add0~1_sumout\) # ((\inst14|Mux3~17_combout\)))) ) ) ) # ( !\inst14|Mux3~15_combout\ & ( !\inst14|Mux3~16_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (!\inst3|Add0~1_sumout\ & 
-- ((\inst14|Mux3~14_combout\)))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst3|Add0~1_sumout\ & (\inst14|Mux3~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux3~17_combout\,
	datad => \inst14|ALT_INV_Mux3~14_combout\,
	datae => \inst14|ALT_INV_Mux3~15_combout\,
	dataf => \inst14|ALT_INV_Mux3~16_combout\,
	combout => \inst14|Mux3~18_combout\);

-- Location: LABCELL_X17_Y11_N12
\inst14|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~4_combout\ = ( \inst11|Mux7~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(196) & ( (\inst14|altsyncram_component|auto_generated|q_a\(68)) # (\inst11|Mux7~3_combout\) ) ) ) # ( !\inst11|Mux7~4_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(196) & ( (!\inst11|Mux7~3_combout\ & (\inst14|Mux3~3_combout\)) # (\inst11|Mux7~3_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(132)))) ) ) ) # ( \inst11|Mux7~4_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(196) & ( (!\inst11|Mux7~3_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(68)) ) ) ) # ( !\inst11|Mux7~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(196) & ( 
-- (!\inst11|Mux7~3_combout\ & (\inst14|Mux3~3_combout\)) # (\inst11|Mux7~3_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(132)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux3~3_combout\,
	datab => \inst11|ALT_INV_Mux7~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(132),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	datae => \inst11|ALT_INV_Mux7~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(196),
	combout => \inst14|Mux3~4_combout\);

-- Location: LABCELL_X20_Y11_N12
\inst14|Mux3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~19_combout\ = ( \inst14|Mux3~1_combout\ & ( \inst14|Mux3~4_combout\ & ( (\inst14|Mux3~0_combout\) # (\inst14|Mux7~0_combout\) ) ) ) # ( !\inst14|Mux3~1_combout\ & ( \inst14|Mux3~4_combout\ & ( (!\inst14|Mux3~0_combout\ & 
-- (\inst14|Mux3~13_combout\)) # (\inst14|Mux3~0_combout\ & ((\inst14|Mux3~18_combout\))) ) ) ) # ( \inst14|Mux3~1_combout\ & ( !\inst14|Mux3~4_combout\ & ( (\inst14|Mux7~0_combout\ & !\inst14|Mux3~0_combout\) ) ) ) # ( !\inst14|Mux3~1_combout\ & ( 
-- !\inst14|Mux3~4_combout\ & ( (!\inst14|Mux3~0_combout\ & (\inst14|Mux3~13_combout\)) # (\inst14|Mux3~0_combout\ & ((\inst14|Mux3~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux7~0_combout\,
	datab => \inst14|ALT_INV_Mux3~13_combout\,
	datac => \inst14|ALT_INV_Mux3~0_combout\,
	datad => \inst14|ALT_INV_Mux3~18_combout\,
	datae => \inst14|ALT_INV_Mux3~1_combout\,
	dataf => \inst14|ALT_INV_Mux3~4_combout\,
	combout => \inst14|Mux3~19_combout\);

-- Location: LABCELL_X16_Y11_N36
\inst14|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Equal0~0_combout\ = ( !\inst14|Mux3~19_combout\ & ( (!\inst14|Mux7~10_combout\ & (\inst14|Mux6~10_combout\ & (\inst14|Mux5~10_combout\ & !\inst14|Mux4~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux7~10_combout\,
	datab => \inst14|ALT_INV_Mux6~10_combout\,
	datac => \inst14|ALT_INV_Mux5~10_combout\,
	datad => \inst14|ALT_INV_Mux4~10_combout\,
	dataf => \inst14|ALT_INV_Mux3~19_combout\,
	combout => \inst14|Equal0~0_combout\);

-- Location: MLABCELL_X9_Y9_N54
\inst14|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux0~6_combout\ = ( \inst2|pixel_column\(1) & ( \inst14|Mux8~6_combout\ & ( (!\inst3|Add0~1_sumout\ & ((\inst14|Mux8~7_combout\))) # (\inst3|Add0~1_sumout\ & (\inst14|Mux8~9_combout\)) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst14|Mux8~6_combout\ 
-- & ( (!\inst3|Add0~1_sumout\) # (\inst14|Mux8~8_combout\) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst14|Mux8~6_combout\ & ( (!\inst3|Add0~1_sumout\ & ((\inst14|Mux8~7_combout\))) # (\inst3|Add0~1_sumout\ & (\inst14|Mux8~9_combout\)) ) ) ) # ( 
-- !\inst2|pixel_column\(1) & ( !\inst14|Mux8~6_combout\ & ( (\inst3|Add0~1_sumout\ & \inst14|Mux8~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux8~9_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux8~8_combout\,
	datad => \inst14|ALT_INV_Mux8~7_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst14|ALT_INV_Mux8~6_combout\,
	combout => \inst14|Mux0~6_combout\);

-- Location: LABCELL_X14_Y9_N48
\inst14|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux0~0_combout\ = ( \inst11|Mux7~3_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(71) & ( (!\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(135))) # (\inst11|Mux7~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(199)))) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(71) & ( (\inst11|Mux7~4_combout\) # (\inst14|Mux8~1_combout\) ) ) ) # ( \inst11|Mux7~3_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(71) & ( (!\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(135))) # (\inst11|Mux7~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(199)))) ) ) ) # ( 
-- !\inst11|Mux7~3_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(71) & ( (\inst14|Mux8~1_combout\ & !\inst11|Mux7~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(135),
	datab => \inst14|ALT_INV_Mux8~1_combout\,
	datac => \inst11|ALT_INV_Mux7~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(199),
	datae => \inst11|ALT_INV_Mux7~3_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	combout => \inst14|Mux0~0_combout\);

-- Location: LABCELL_X10_Y9_N12
\inst14|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux0~1_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(47) & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(175))) # (\inst14|Add0~1_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(239)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(47) & ( (!\inst14|Add0~1_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(111)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(47) & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(175))) # (\inst14|Add0~1_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(239)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(47) & ( (\inst14|altsyncram_component|auto_generated|q_a\(111) & \inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(111),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(175),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(239),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	combout => \inst14|Mux0~1_combout\);

-- Location: LABCELL_X14_Y10_N6
\inst14|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux0~2_combout\ = ( \inst14|Mux8~5_combout\ & ( \inst14|Mux0~1_combout\ ) ) # ( !\inst14|Mux8~5_combout\ & ( \inst14|Mux0~1_combout\ & ( !\inst3|Add0~1_sumout\ ) ) ) # ( \inst14|Mux8~5_combout\ & ( !\inst14|Mux0~1_combout\ & ( 
-- \inst3|Add0~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst14|ALT_INV_Mux8~5_combout\,
	dataf => \inst14|ALT_INV_Mux0~1_combout\,
	combout => \inst14|Mux0~2_combout\);

-- Location: LABCELL_X14_Y9_N24
\inst14|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux0~3_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(191) & ( (!\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(63))))) # (\inst14|Add0~1_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(127))) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(191) & ( (!\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(63) & !\inst14|Add0~0_combout\)))) # 
-- (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(127))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000101001101010000010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(191),
	combout => \inst14|Mux0~3_combout\);

-- Location: LABCELL_X10_Y9_N30
\inst14|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux0~4_combout\ = ( \inst11|Mux7~6_combout\ & ( \inst11|Mux7~5_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(183) ) ) ) # ( !\inst11|Mux7~6_combout\ & ( \inst11|Mux7~5_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(119) ) ) ) # ( \inst11|Mux7~6_combout\ & ( !\inst11|Mux7~5_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(55) ) ) ) # ( !\inst11|Mux7~6_combout\ & ( !\inst11|Mux7~5_combout\ & ( 
-- \inst14|Mux0~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(55),
	datab => \inst14|ALT_INV_Mux0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(183),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(119),
	datae => \inst11|ALT_INV_Mux7~6_combout\,
	dataf => \inst11|ALT_INV_Mux7~5_combout\,
	combout => \inst14|Mux0~4_combout\);

-- Location: LABCELL_X14_Y10_N12
\inst14|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux0~5_combout\ = ( \inst12|Add0~1_combout\ & ( \inst14|Mux0~4_combout\ & ( (\inst14|Mux4~2_combout\) # (\inst2|pixel_column[1]~DUPLICATE_q\) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst14|Mux0~4_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ 
-- & (\inst14|Mux8~4_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst14|Mux0~2_combout\))) ) ) ) # ( \inst12|Add0~1_combout\ & ( !\inst14|Mux0~4_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & \inst14|Mux4~2_combout\) ) ) ) # ( 
-- !\inst12|Add0~1_combout\ & ( !\inst14|Mux0~4_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst14|Mux8~4_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst14|Mux0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux8~4_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst14|ALT_INV_Mux4~2_combout\,
	datad => \inst14|ALT_INV_Mux0~2_combout\,
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux0~4_combout\,
	combout => \inst14|Mux0~5_combout\);

-- Location: LABCELL_X16_Y11_N12
\inst14|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux0~7_combout\ = ( \inst14|Mux0~0_combout\ & ( \inst14|Mux0~5_combout\ & ( (!\inst14|Mux3~1_combout\ & (((!\inst14|Mux3~0_combout\) # (\inst14|Mux0~6_combout\)))) # (\inst14|Mux3~1_combout\ & (((\inst14|Mux3~0_combout\)) # 
-- (\inst14|Mux4~0_combout\))) ) ) ) # ( !\inst14|Mux0~0_combout\ & ( \inst14|Mux0~5_combout\ & ( (!\inst14|Mux3~1_combout\ & (((!\inst14|Mux3~0_combout\) # (\inst14|Mux0~6_combout\)))) # (\inst14|Mux3~1_combout\ & (\inst14|Mux4~0_combout\ & 
-- (!\inst14|Mux3~0_combout\))) ) ) ) # ( \inst14|Mux0~0_combout\ & ( !\inst14|Mux0~5_combout\ & ( (!\inst14|Mux3~1_combout\ & (((\inst14|Mux3~0_combout\ & \inst14|Mux0~6_combout\)))) # (\inst14|Mux3~1_combout\ & (((\inst14|Mux3~0_combout\)) # 
-- (\inst14|Mux4~0_combout\))) ) ) ) # ( !\inst14|Mux0~0_combout\ & ( !\inst14|Mux0~5_combout\ & ( (!\inst14|Mux3~1_combout\ & (((\inst14|Mux3~0_combout\ & \inst14|Mux0~6_combout\)))) # (\inst14|Mux3~1_combout\ & (\inst14|Mux4~0_combout\ & 
-- (!\inst14|Mux3~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux4~0_combout\,
	datab => \inst14|ALT_INV_Mux3~1_combout\,
	datac => \inst14|ALT_INV_Mux3~0_combout\,
	datad => \inst14|ALT_INV_Mux0~6_combout\,
	datae => \inst14|ALT_INV_Mux0~0_combout\,
	dataf => \inst14|ALT_INV_Mux0~5_combout\,
	combout => \inst14|Mux0~7_combout\);

-- Location: MLABCELL_X13_Y11_N12
\inst14|Mux1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~16_combout\ = ( \inst2|pixel_column\(1) & ( \inst14|Mux1~15_combout\ & ( (\inst3|Add0~1_sumout\) # (\inst14|Mux1~13_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst14|Mux1~15_combout\ & ( (!\inst3|Add0~1_sumout\ & 
-- (\inst14|Mux1~12_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst14|Mux1~14_combout\))) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst14|Mux1~15_combout\ & ( (\inst14|Mux1~13_combout\ & !\inst3|Add0~1_sumout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- !\inst14|Mux1~15_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst14|Mux1~12_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst14|Mux1~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux1~13_combout\,
	datab => \inst14|ALT_INV_Mux1~12_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst14|ALT_INV_Mux1~14_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst14|ALT_INV_Mux1~15_combout\,
	combout => \inst14|Mux1~16_combout\);

-- Location: LABCELL_X14_Y9_N12
\inst14|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~2_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(134) & ( \inst11|Mux7~4_combout\ & ( (!\inst11|Mux7~3_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(70)))) # (\inst11|Mux7~3_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(198))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(134) & ( \inst11|Mux7~4_combout\ & ( (!\inst11|Mux7~3_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(70)))) # 
-- (\inst11|Mux7~3_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(198))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(134) & ( !\inst11|Mux7~4_combout\ & ( (\inst14|Mux1~1_combout\) # (\inst11|Mux7~3_combout\) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(134) & ( !\inst11|Mux7~4_combout\ & ( (!\inst11|Mux7~3_combout\ & \inst14|Mux1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(198),
	datab => \inst11|ALT_INV_Mux7~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	datad => \inst14|ALT_INV_Mux1~1_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(134),
	dataf => \inst11|ALT_INV_Mux7~4_combout\,
	combout => \inst14|Mux1~2_combout\);

-- Location: LABCELL_X12_Y9_N48
\inst14|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~7_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(238) & ( \inst14|altsyncram_component|auto_generated|q_a\(174) & ( ((!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(46))) # (\inst14|Add0~1_combout\ 
-- & ((\inst14|altsyncram_component|auto_generated|q_a\(110))))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(238) & ( \inst14|altsyncram_component|auto_generated|q_a\(174) & ( (!\inst14|Add0~1_combout\ & 
-- (((\inst14|Add0~0_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(46)))) # (\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(110) & !\inst14|Add0~0_combout\)))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(238) & ( !\inst14|altsyncram_component|auto_generated|q_a\(174) & ( (!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(46) & ((!\inst14|Add0~0_combout\)))) # 
-- (\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(110))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(238) & ( !\inst14|altsyncram_component|auto_generated|q_a\(174) & ( 
-- (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(46))) # (\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(110)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(110),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(238),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(174),
	combout => \inst14|Mux1~7_combout\);

-- Location: LABCELL_X12_Y9_N27
\inst14|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~8_combout\ = ( \inst14|Mux1~7_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst14|Mux1~6_combout\) ) ) # ( !\inst14|Mux1~7_combout\ & ( (\inst3|Add0~1_sumout\ & \inst14|Mux1~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst14|ALT_INV_Mux1~6_combout\,
	dataf => \inst14|ALT_INV_Mux1~7_combout\,
	combout => \inst14|Mux1~8_combout\);

-- Location: LABCELL_X17_Y12_N48
\inst14|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~9_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(62) & ( \inst14|altsyncram_component|auto_generated|q_a\(190) & ( (!\inst14|Add0~1_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(126)) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(62) & ( \inst14|altsyncram_component|auto_generated|q_a\(190) & ( (!\inst14|Add0~1_combout\ & ((\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(126))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(62) & ( !\inst14|altsyncram_component|auto_generated|q_a\(190) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\))) # 
-- (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(126))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(62) & ( !\inst14|altsyncram_component|auto_generated|q_a\(190) & ( 
-- (\inst14|altsyncram_component|auto_generated|q_a\(126) & \inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101110011000101010100110011010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(190),
	combout => \inst14|Mux1~9_combout\);

-- Location: LABCELL_X12_Y11_N3
\inst14|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~10_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(182) & ( \inst14|Mux1~9_combout\ & ( (!\inst11|Mux7~6_combout\ & (((!\inst11|Mux7~5_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(118))))) # 
-- (\inst11|Mux7~6_combout\ & (((\inst11|Mux7~5_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(54)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(182) & ( \inst14|Mux1~9_combout\ & ( (!\inst11|Mux7~6_combout\ & 
-- (((!\inst11|Mux7~5_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(118))))) # (\inst11|Mux7~6_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(54) & (!\inst11|Mux7~5_combout\))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(182) & ( !\inst14|Mux1~9_combout\ & ( (!\inst11|Mux7~6_combout\ & (((\inst11|Mux7~5_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(118))))) # (\inst11|Mux7~6_combout\ & 
-- (((\inst11|Mux7~5_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(54)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(182) & ( !\inst14|Mux1~9_combout\ & ( (!\inst11|Mux7~6_combout\ & (((\inst11|Mux7~5_combout\ & 
-- \inst14|altsyncram_component|auto_generated|q_a\(118))))) # (\inst11|Mux7~6_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(54) & (!\inst11|Mux7~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~6_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(54),
	datac => \inst11|ALT_INV_Mux7~5_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(118),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(182),
	dataf => \inst14|ALT_INV_Mux1~9_combout\,
	combout => \inst14|Mux1~10_combout\);

-- Location: MLABCELL_X13_Y11_N6
\inst14|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~11_combout\ = ( \inst2|pixel_column\(1) & ( \inst14|Mux1~5_combout\ & ( (!\inst12|Add0~1_combout\ & (\inst14|Mux1~8_combout\)) # (\inst12|Add0~1_combout\ & ((\inst14|Mux1~10_combout\))) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- \inst14|Mux1~5_combout\ & ( (!\inst12|Add0~1_combout\) # (\inst14|Mux5~2_combout\) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst14|Mux1~5_combout\ & ( (!\inst12|Add0~1_combout\ & (\inst14|Mux1~8_combout\)) # (\inst12|Add0~1_combout\ & 
-- ((\inst14|Mux1~10_combout\))) ) ) ) # ( !\inst2|pixel_column\(1) & ( !\inst14|Mux1~5_combout\ & ( (\inst12|Add0~1_combout\ & \inst14|Mux5~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux1~8_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst14|ALT_INV_Mux5~2_combout\,
	datad => \inst14|ALT_INV_Mux1~10_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst14|ALT_INV_Mux1~5_combout\,
	combout => \inst14|Mux1~11_combout\);

-- Location: LABCELL_X16_Y11_N48
\inst14|Mux1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~17_combout\ = ( \inst14|Mux1~2_combout\ & ( \inst14|Mux1~11_combout\ & ( (!\inst14|Mux3~1_combout\ & (((!\inst14|Mux3~0_combout\) # (\inst14|Mux1~16_combout\)))) # (\inst14|Mux3~1_combout\ & (((\inst14|Mux3~0_combout\)) # 
-- (\inst14|Mux5~0_combout\))) ) ) ) # ( !\inst14|Mux1~2_combout\ & ( \inst14|Mux1~11_combout\ & ( (!\inst14|Mux3~1_combout\ & (((!\inst14|Mux3~0_combout\) # (\inst14|Mux1~16_combout\)))) # (\inst14|Mux3~1_combout\ & (\inst14|Mux5~0_combout\ & 
-- (!\inst14|Mux3~0_combout\))) ) ) ) # ( \inst14|Mux1~2_combout\ & ( !\inst14|Mux1~11_combout\ & ( (!\inst14|Mux3~1_combout\ & (((\inst14|Mux3~0_combout\ & \inst14|Mux1~16_combout\)))) # (\inst14|Mux3~1_combout\ & (((\inst14|Mux3~0_combout\)) # 
-- (\inst14|Mux5~0_combout\))) ) ) ) # ( !\inst14|Mux1~2_combout\ & ( !\inst14|Mux1~11_combout\ & ( (!\inst14|Mux3~1_combout\ & (((\inst14|Mux3~0_combout\ & \inst14|Mux1~16_combout\)))) # (\inst14|Mux3~1_combout\ & (\inst14|Mux5~0_combout\ & 
-- (!\inst14|Mux3~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux5~0_combout\,
	datab => \inst14|ALT_INV_Mux3~1_combout\,
	datac => \inst14|ALT_INV_Mux3~0_combout\,
	datad => \inst14|ALT_INV_Mux1~16_combout\,
	datae => \inst14|ALT_INV_Mux1~2_combout\,
	dataf => \inst14|ALT_INV_Mux1~11_combout\,
	combout => \inst14|Mux1~17_combout\);

-- Location: MLABCELL_X18_Y12_N12
\inst14|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~9_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(125) & ( ((!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(61)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(189)))) # (\inst14|Add0~1_combout\) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(125) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(61)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(189))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001001011111011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(189),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	combout => \inst14|Mux2~9_combout\);

-- Location: MLABCELL_X18_Y12_N48
\inst14|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~10_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(53) & ( (!\inst11|Mux7~6_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(117))) # (\inst11|Mux7~6_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(181)))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(53) & ( (\inst11|Mux7~6_combout\) # (\inst14|Mux2~9_combout\) ) ) ) # ( \inst11|Mux7~5_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(53) & ( (!\inst11|Mux7~6_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(117))) # (\inst11|Mux7~6_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(181)))) ) ) ) # ( 
-- !\inst11|Mux7~5_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(53) & ( (\inst14|Mux2~9_combout\ & !\inst11|Mux7~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(117),
	datab => \inst14|ALT_INV_Mux2~9_combout\,
	datac => \inst11|ALT_INV_Mux7~6_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(181),
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(53),
	combout => \inst14|Mux2~10_combout\);

-- Location: MLABCELL_X18_Y12_N6
\inst14|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~7_combout\ = ( \inst14|Add0~1_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(237) & ( (\inst14|altsyncram_component|auto_generated|q_a\(109)) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(237) & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(45)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(173))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(237) & ( (!\inst14|Add0~0_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(109)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(237) & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(45)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(173))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(173),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(109),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(237),
	combout => \inst14|Mux2~7_combout\);

-- Location: MLABCELL_X18_Y12_N15
\inst14|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~8_combout\ = ( \inst14|Mux2~6_combout\ & ( (\inst3|Add0~1_sumout\) # (\inst14|Mux2~7_combout\) ) ) # ( !\inst14|Mux2~6_combout\ & ( (\inst14|Mux2~7_combout\ & !\inst3|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst14|ALT_INV_Mux2~7_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst14|ALT_INV_Mux2~6_combout\,
	combout => \inst14|Mux2~8_combout\);

-- Location: MLABCELL_X18_Y12_N24
\inst14|Mux2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~11_combout\ = ( \inst12|Add0~1_combout\ & ( \inst14|Mux2~8_combout\ & ( (!\inst2|pixel_column\(1) & ((\inst14|Mux6~2_combout\))) # (\inst2|pixel_column\(1) & (\inst14|Mux2~10_combout\)) ) ) ) # ( !\inst12|Add0~1_combout\ & ( 
-- \inst14|Mux2~8_combout\ & ( (\inst14|Mux2~5_combout\) # (\inst2|pixel_column\(1)) ) ) ) # ( \inst12|Add0~1_combout\ & ( !\inst14|Mux2~8_combout\ & ( (!\inst2|pixel_column\(1) & ((\inst14|Mux6~2_combout\))) # (\inst2|pixel_column\(1) & 
-- (\inst14|Mux2~10_combout\)) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst14|Mux2~8_combout\ & ( (!\inst2|pixel_column\(1) & \inst14|Mux2~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~10_combout\,
	datab => \inst14|ALT_INV_Mux6~2_combout\,
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst14|ALT_INV_Mux2~5_combout\,
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux2~8_combout\,
	combout => \inst14|Mux2~11_combout\);

-- Location: LABCELL_X19_Y12_N36
\inst14|Mux2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~16_combout\ = ( \inst14|Mux2~13_combout\ & ( \inst2|pixel_column\(1) & ( (!\inst3|Add0~1_sumout\) # (\inst14|Mux2~15_combout\) ) ) ) # ( !\inst14|Mux2~13_combout\ & ( \inst2|pixel_column\(1) & ( (\inst14|Mux2~15_combout\ & 
-- \inst3|Add0~1_sumout\) ) ) ) # ( \inst14|Mux2~13_combout\ & ( !\inst2|pixel_column\(1) & ( (!\inst3|Add0~1_sumout\ & (\inst14|Mux2~12_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst14|Mux2~14_combout\))) ) ) ) # ( !\inst14|Mux2~13_combout\ & ( 
-- !\inst2|pixel_column\(1) & ( (!\inst3|Add0~1_sumout\ & (\inst14|Mux2~12_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst14|Mux2~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~15_combout\,
	datab => \inst14|ALT_INV_Mux2~12_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst14|ALT_INV_Mux2~14_combout\,
	datae => \inst14|ALT_INV_Mux2~13_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(1),
	combout => \inst14|Mux2~16_combout\);

-- Location: MLABCELL_X18_Y12_N0
\inst14|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~2_combout\ = ( \inst11|Mux7~3_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(133) & ( (!\inst11|Mux7~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(197)) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(133) & ( (!\inst11|Mux7~4_combout\ & (\inst14|Mux2~1_combout\)) # (\inst11|Mux7~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(69)))) ) ) ) # ( \inst11|Mux7~3_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(133) & ( (\inst14|altsyncram_component|auto_generated|q_a\(197) & \inst11|Mux7~4_combout\) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(133) & ( 
-- (!\inst11|Mux7~4_combout\ & (\inst14|Mux2~1_combout\)) # (\inst11|Mux7~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(69)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~1_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(197),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	datad => \inst11|ALT_INV_Mux7~4_combout\,
	datae => \inst11|ALT_INV_Mux7~3_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(133),
	combout => \inst14|Mux2~2_combout\);

-- Location: LABCELL_X19_Y12_N15
\inst14|Mux2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~17_combout\ = ( \inst14|Mux3~1_combout\ & ( \inst14|Mux2~2_combout\ & ( (\inst14|Mux3~0_combout\) # (\inst14|Mux6~0_combout\) ) ) ) # ( !\inst14|Mux3~1_combout\ & ( \inst14|Mux2~2_combout\ & ( (!\inst14|Mux3~0_combout\ & 
-- (\inst14|Mux2~11_combout\)) # (\inst14|Mux3~0_combout\ & ((\inst14|Mux2~16_combout\))) ) ) ) # ( \inst14|Mux3~1_combout\ & ( !\inst14|Mux2~2_combout\ & ( (\inst14|Mux6~0_combout\ & !\inst14|Mux3~0_combout\) ) ) ) # ( !\inst14|Mux3~1_combout\ & ( 
-- !\inst14|Mux2~2_combout\ & ( (!\inst14|Mux3~0_combout\ & (\inst14|Mux2~11_combout\)) # (\inst14|Mux3~0_combout\ & ((\inst14|Mux2~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux6~0_combout\,
	datab => \inst14|ALT_INV_Mux2~11_combout\,
	datac => \inst14|ALT_INV_Mux3~0_combout\,
	datad => \inst14|ALT_INV_Mux2~16_combout\,
	datae => \inst14|ALT_INV_Mux3~1_combout\,
	dataf => \inst14|ALT_INV_Mux2~2_combout\,
	combout => \inst14|Mux2~17_combout\);

-- Location: MLABCELL_X18_Y9_N48
\inst3|red[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red[1]~5_combout\ = ( \inst2|pixel_column\(3) & ( (\inst2|pixel_column\(8) & (!\inst2|pixel_column\(5) & \inst2|pixel_column[7]~DUPLICATE_q\)) ) ) # ( !\inst2|pixel_column\(3) & ( (\inst2|pixel_column\(8) & (\inst2|pixel_column[7]~DUPLICATE_q\ & 
-- ((!\inst2|pixel_column\(5)) # (!\inst2|pixel_column\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010100000000000101010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(8),
	datab => \inst2|ALT_INV_pixel_column\(5),
	datac => \inst2|ALT_INV_pixel_column\(4),
	datad => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_column\(3),
	combout => \inst3|red[1]~5_combout\);

-- Location: LABCELL_X16_Y8_N0
\inst3|toolbox_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|toolbox_on~0_combout\ = ( !\inst2|pixel_row\(6) & ( (!\inst2|pixel_row\(0) & (!\inst2|pixel_row\(1) & !\inst2|pixel_row\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(0),
	datab => \inst2|ALT_INV_pixel_row\(1),
	datac => \inst2|ALT_INV_pixel_row\(2),
	dataf => \inst2|ALT_INV_pixel_row\(6),
	combout => \inst3|toolbox_on~0_combout\);

-- Location: LABCELL_X16_Y8_N9
\inst3|toolbox_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|toolbox_on~1_combout\ = ( !\inst2|pixel_row[3]~DUPLICATE_q\ & ( (!\inst2|pixel_row[4]~DUPLICATE_q\ & (!\inst2|pixel_row\(5) & \inst3|toolbox_on~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_row\(5),
	datad => \inst3|ALT_INV_toolbox_on~0_combout\,
	dataf => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	combout => \inst3|toolbox_on~1_combout\);

-- Location: MLABCELL_X18_Y9_N51
\inst3|red[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red[1]~0_combout\ = ( !\inst2|pixel_row\(8) & ( (!\inst2|pixel_column\(9) & !\inst2|pixel_column\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(9),
	datad => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst2|ALT_INV_pixel_row\(8),
	combout => \inst3|red[1]~0_combout\);

-- Location: LABCELL_X16_Y8_N51
\inst3|LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~0_combout\ = ( \inst2|pixel_row[4]~DUPLICATE_q\ & ( \inst2|pixel_row[3]~DUPLICATE_q\ & ( (\inst2|pixel_row\(6) & \inst2|pixel_row\(7)) ) ) ) # ( !\inst2|pixel_row[4]~DUPLICATE_q\ & ( \inst2|pixel_row[3]~DUPLICATE_q\ & ( 
-- (\inst2|pixel_row\(6) & \inst2|pixel_row\(7)) ) ) ) # ( \inst2|pixel_row[4]~DUPLICATE_q\ & ( !\inst2|pixel_row[3]~DUPLICATE_q\ & ( (\inst2|pixel_row\(6) & \inst2|pixel_row\(7)) ) ) ) # ( !\inst2|pixel_row[4]~DUPLICATE_q\ & ( 
-- !\inst2|pixel_row[3]~DUPLICATE_q\ & ( (\inst2|pixel_row\(6) & (\inst2|pixel_row\(5) & \inst2|pixel_row\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(6),
	datab => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst2|ALT_INV_pixel_row\(7),
	datae => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	combout => \inst3|LessThan10~0_combout\);

-- Location: MLABCELL_X18_Y9_N54
\inst3|red[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red[1]~6_combout\ = ( \inst2|pixel_row\(7) & ( (\inst3|red[1]~5_combout\ & (\inst3|red[1]~0_combout\ & !\inst3|LessThan10~0_combout\)) ) ) # ( !\inst2|pixel_row\(7) & ( (\inst3|red[1]~5_combout\ & (!\inst3|toolbox_on~1_combout\ & 
-- (\inst3|red[1]~0_combout\ & !\inst3|LessThan10~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red[1]~5_combout\,
	datab => \inst3|ALT_INV_toolbox_on~1_combout\,
	datac => \inst3|ALT_INV_red[1]~0_combout\,
	datad => \inst3|ALT_INV_LessThan10~0_combout\,
	dataf => \inst2|ALT_INV_pixel_row\(7),
	combout => \inst3|red[1]~6_combout\);

-- Location: LABCELL_X10_Y9_N42
\inst14|Mux8~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~12_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(3) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(67)))) # (\inst14|Add0~0_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(195))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(3) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(67)))) # 
-- (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(195))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(3) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(131)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(3) & ( !\inst14|Add0~1_combout\ & ( (\inst14|Add0~0_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(131)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(195),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(131),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst14|Mux8~12_combout\);

-- Location: LABCELL_X10_Y9_N48
\inst14|Mux8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~13_combout\ = ( \inst11|Mux7~3_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(123) & ( (!\inst11|Mux7~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(187)) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(123) & ( (!\inst11|Mux7~4_combout\ & ((\inst14|Mux8~12_combout\))) # (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(59))) ) ) ) # ( \inst11|Mux7~3_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(123) & ( (\inst14|altsyncram_component|auto_generated|q_a\(187) & \inst11|Mux7~4_combout\) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(123) & ( 
-- (!\inst11|Mux7~4_combout\ & ((\inst14|Mux8~12_combout\))) # (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(59))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(187),
	datab => \inst11|ALT_INV_Mux7~4_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	datad => \inst14|ALT_INV_Mux8~12_combout\,
	datae => \inst11|ALT_INV_Mux7~3_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(123),
	combout => \inst14|Mux8~13_combout\);

-- Location: MLABCELL_X9_Y9_N42
\inst14|Mux8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~14_combout\ = ( \inst2|pixel_column\(1) & ( \inst14|Mux8~6_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst14|Mux8~5_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst14|Mux8~7_combout\))) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- \inst14|Mux8~6_combout\ & ( (\inst14|Mux8~2_combout\) # (\inst3|Add0~1_sumout\) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst14|Mux8~6_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst14|Mux8~5_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst14|Mux8~7_combout\))) 
-- ) ) ) # ( !\inst2|pixel_column\(1) & ( !\inst14|Mux8~6_combout\ & ( (!\inst3|Add0~1_sumout\ & \inst14|Mux8~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux8~5_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux8~2_combout\,
	datad => \inst14|ALT_INV_Mux8~7_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst14|ALT_INV_Mux8~6_combout\,
	combout => \inst14|Mux8~14_combout\);

-- Location: LABCELL_X10_Y9_N6
\inst14|Mux8~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~15_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(179) & ( (!\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(51))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(115))))) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(179) & ( (!\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(51)))) # 
-- (\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(115))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(51),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(115),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(179),
	combout => \inst14|Mux8~15_combout\);

-- Location: LABCELL_X10_Y9_N24
\inst14|Mux8~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~16_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(43) & ( \inst14|altsyncram_component|auto_generated|q_a\(107) & ( (!\inst11|Mux7~6_combout\ & (((\inst14|Mux8~15_combout\) # (\inst11|Mux7~5_combout\)))) # 
-- (\inst11|Mux7~6_combout\ & (((!\inst11|Mux7~5_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(171)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(43) & ( \inst14|altsyncram_component|auto_generated|q_a\(107) & ( 
-- (!\inst11|Mux7~6_combout\ & (((\inst14|Mux8~15_combout\) # (\inst11|Mux7~5_combout\)))) # (\inst11|Mux7~6_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(171) & (\inst11|Mux7~5_combout\))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(43) & ( !\inst14|altsyncram_component|auto_generated|q_a\(107) & ( (!\inst11|Mux7~6_combout\ & (((!\inst11|Mux7~5_combout\ & \inst14|Mux8~15_combout\)))) # (\inst11|Mux7~6_combout\ & 
-- (((!\inst11|Mux7~5_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(171)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(43) & ( !\inst14|altsyncram_component|auto_generated|q_a\(107) & ( (!\inst11|Mux7~6_combout\ & 
-- (((!\inst11|Mux7~5_combout\ & \inst14|Mux8~15_combout\)))) # (\inst11|Mux7~6_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(171) & (\inst11|Mux7~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~6_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	datac => \inst11|ALT_INV_Mux7~5_combout\,
	datad => \inst14|ALT_INV_Mux8~15_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(107),
	combout => \inst14|Mux8~16_combout\);

-- Location: MLABCELL_X13_Y11_N36
\inst14|Mux8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~17_combout\ = ( \inst2|pixel_column\(1) & ( \inst14|Mux4~5_combout\ & ( (!\inst2|pixel_column\(2) $ (\inst2|pixel_column\(3))) # (\inst14|Mux8~14_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst14|Mux4~5_combout\ & ( 
-- (!\inst2|pixel_column\(3) & (\inst14|Mux8~14_combout\)) # (\inst2|pixel_column\(3) & ((\inst14|Mux8~16_combout\))) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst14|Mux4~5_combout\ & ( (\inst14|Mux8~14_combout\ & (!\inst2|pixel_column\(2) $ 
-- (!\inst2|pixel_column\(3)))) ) ) ) # ( !\inst2|pixel_column\(1) & ( !\inst14|Mux4~5_combout\ & ( (!\inst2|pixel_column\(3) & (\inst14|Mux8~14_combout\)) # (\inst2|pixel_column\(3) & ((\inst14|Mux8~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000101000001010001010000010111111101011111010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux8~14_combout\,
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst2|ALT_INV_pixel_column\(3),
	datad => \inst14|ALT_INV_Mux8~16_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst14|ALT_INV_Mux4~5_combout\,
	combout => \inst14|Mux8~17_combout\);

-- Location: MLABCELL_X9_Y9_N18
\inst14|Mux8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~18_combout\ = ( \inst2|pixel_column\(1) & ( \inst14|Mux8~9_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst14|Mux8~1_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst14|Mux8~9_combout\ & ( (!\inst3|Add0~1_sumout\ & 
-- (\inst14|Mux8~8_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst14|Mux8~0_combout\))) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst14|Mux8~9_combout\ & ( (\inst3|Add0~1_sumout\ & \inst14|Mux8~1_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- !\inst14|Mux8~9_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst14|Mux8~8_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst14|Mux8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux8~8_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux8~0_combout\,
	datad => \inst14|ALT_INV_Mux8~1_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst14|ALT_INV_Mux8~9_combout\,
	combout => \inst14|Mux8~18_combout\);

-- Location: LABCELL_X16_Y11_N42
\inst14|Mux8~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~19_combout\ = ( \inst14|Mux8~17_combout\ & ( \inst14|Mux8~18_combout\ & ( (!\inst14|Mux3~1_combout\) # ((!\inst14|Mux3~0_combout\ & ((\inst14|Mux8~13_combout\))) # (\inst14|Mux3~0_combout\ & (\inst14|Mux4~3_combout\))) ) ) ) # ( 
-- !\inst14|Mux8~17_combout\ & ( \inst14|Mux8~18_combout\ & ( (!\inst14|Mux3~1_combout\ & (((\inst14|Mux3~0_combout\)))) # (\inst14|Mux3~1_combout\ & ((!\inst14|Mux3~0_combout\ & ((\inst14|Mux8~13_combout\))) # (\inst14|Mux3~0_combout\ & 
-- (\inst14|Mux4~3_combout\)))) ) ) ) # ( \inst14|Mux8~17_combout\ & ( !\inst14|Mux8~18_combout\ & ( (!\inst14|Mux3~1_combout\ & (((!\inst14|Mux3~0_combout\)))) # (\inst14|Mux3~1_combout\ & ((!\inst14|Mux3~0_combout\ & ((\inst14|Mux8~13_combout\))) # 
-- (\inst14|Mux3~0_combout\ & (\inst14|Mux4~3_combout\)))) ) ) ) # ( !\inst14|Mux8~17_combout\ & ( !\inst14|Mux8~18_combout\ & ( (\inst14|Mux3~1_combout\ & ((!\inst14|Mux3~0_combout\ & ((\inst14|Mux8~13_combout\))) # (\inst14|Mux3~0_combout\ & 
-- (\inst14|Mux4~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux4~3_combout\,
	datab => \inst14|ALT_INV_Mux3~1_combout\,
	datac => \inst14|ALT_INV_Mux3~0_combout\,
	datad => \inst14|ALT_INV_Mux8~13_combout\,
	datae => \inst14|ALT_INV_Mux8~17_combout\,
	dataf => \inst14|ALT_INV_Mux8~18_combout\,
	combout => \inst14|Mux8~19_combout\);

-- Location: LABCELL_X12_Y9_N42
\inst14|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux9~0_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(194) & ( \inst14|altsyncram_component|auto_generated|q_a\(66) & ( ((!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(2)))) # (\inst14|Add0~0_combout\ 
-- & (\inst14|altsyncram_component|auto_generated|q_a\(130)))) # (\inst14|Add0~1_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(194) & ( \inst14|altsyncram_component|auto_generated|q_a\(66) & ( (!\inst14|Add0~0_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(2)) # (\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(130) & (!\inst14|Add0~1_combout\))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(194) & ( !\inst14|altsyncram_component|auto_generated|q_a\(66) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(2))))) # 
-- (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(130)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(194) & ( !\inst14|altsyncram_component|auto_generated|q_a\(66) & ( 
-- (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(2)))) # (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(130))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(194),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	combout => \inst14|Mux9~0_combout\);

-- Location: LABCELL_X12_Y9_N18
\inst14|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux9~1_combout\ = ( \inst11|Mux7~4_combout\ & ( \inst14|Mux9~0_combout\ & ( (!\inst11|Mux7~3_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(58)))) # (\inst11|Mux7~3_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(186))) 
-- ) ) ) # ( !\inst11|Mux7~4_combout\ & ( \inst14|Mux9~0_combout\ & ( (!\inst11|Mux7~3_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(122)) ) ) ) # ( \inst11|Mux7~4_combout\ & ( !\inst14|Mux9~0_combout\ & ( (!\inst11|Mux7~3_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(58)))) # (\inst11|Mux7~3_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(186))) ) ) ) # ( !\inst11|Mux7~4_combout\ & ( !\inst14|Mux9~0_combout\ & ( (\inst11|Mux7~3_combout\ & 
-- \inst14|altsyncram_component|auto_generated|q_a\(122)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~3_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(186),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(122),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	datae => \inst11|ALT_INV_Mux7~4_combout\,
	dataf => \inst14|ALT_INV_Mux9~0_combout\,
	combout => \inst14|Mux9~1_combout\);

-- Location: LABCELL_X12_Y9_N12
\inst14|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux9~3_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(50) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst14|altsyncram_component|auto_generated|q_a\(178))))) # (\inst14|Add0~1_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(114))))) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(50) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(178)))) # 
-- (\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(114))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(178),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(114),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(50),
	combout => \inst14|Mux9~3_combout\);

-- Location: LABCELL_X12_Y9_N54
\inst14|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux9~4_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst11|Mux7~6_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(170) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst11|Mux7~6_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(42) ) ) ) # ( \inst11|Mux7~5_combout\ & ( !\inst11|Mux7~6_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(106) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( !\inst11|Mux7~6_combout\ & ( 
-- \inst14|Mux9~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(106),
	datad => \inst14|ALT_INV_Mux9~3_combout\,
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst11|ALT_INV_Mux7~6_combout\,
	combout => \inst14|Mux9~4_combout\);

-- Location: MLABCELL_X13_Y11_N42
\inst14|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux9~2_combout\ = ( \inst2|pixel_column\(1) & ( \inst14|Mux1~6_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst14|Mux1~13_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst14|Mux1~6_combout\ & ( (!\inst3|Add0~1_sumout\ & 
-- ((\inst14|Mux1~3_combout\))) # (\inst3|Add0~1_sumout\ & (\inst14|Mux1~12_combout\)) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst14|Mux1~6_combout\ & ( (\inst14|Mux1~13_combout\ & \inst3|Add0~1_sumout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- !\inst14|Mux1~6_combout\ & ( (!\inst3|Add0~1_sumout\ & ((\inst14|Mux1~3_combout\))) # (\inst3|Add0~1_sumout\ & (\inst14|Mux1~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux1~13_combout\,
	datab => \inst14|ALT_INV_Mux1~12_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst14|ALT_INV_Mux1~3_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst14|ALT_INV_Mux1~6_combout\,
	combout => \inst14|Mux9~2_combout\);

-- Location: MLABCELL_X13_Y11_N18
\inst14|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux9~5_combout\ = ( \inst2|pixel_column\(1) & ( \inst14|Mux9~2_combout\ & ( (!\inst2|pixel_column\(2) $ (!\inst2|pixel_column\(3))) # (\inst14|Mux5~5_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst14|Mux9~2_combout\ & ( 
-- (!\inst2|pixel_column\(3)) # (\inst14|Mux9~4_combout\) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst14|Mux9~2_combout\ & ( (\inst14|Mux5~5_combout\ & (!\inst2|pixel_column\(2) $ (\inst2|pixel_column\(3)))) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- !\inst14|Mux9~2_combout\ & ( (\inst14|Mux9~4_combout\ & \inst2|pixel_column\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000001100001111110101111101010011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux9~4_combout\,
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst2|ALT_INV_pixel_column\(3),
	datad => \inst14|ALT_INV_Mux5~5_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst14|ALT_INV_Mux9~2_combout\,
	combout => \inst14|Mux9~5_combout\);

-- Location: MLABCELL_X13_Y11_N54
\inst14|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux9~6_combout\ = ( \inst2|pixel_column\(1) & ( \inst14|Mux1~1_combout\ & ( (\inst3|Add0~1_sumout\) # (\inst14|Mux1~15_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst14|Mux1~1_combout\ & ( (!\inst3|Add0~1_sumout\ & 
-- ((\inst14|Mux1~14_combout\))) # (\inst3|Add0~1_sumout\ & (\inst14|Mux1~0_combout\)) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst14|Mux1~1_combout\ & ( (\inst14|Mux1~15_combout\ & !\inst3|Add0~1_sumout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- !\inst14|Mux1~1_combout\ & ( (!\inst3|Add0~1_sumout\ & ((\inst14|Mux1~14_combout\))) # (\inst3|Add0~1_sumout\ & (\inst14|Mux1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux1~15_combout\,
	datab => \inst14|ALT_INV_Mux1~0_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst14|ALT_INV_Mux1~14_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst14|ALT_INV_Mux1~1_combout\,
	combout => \inst14|Mux9~6_combout\);

-- Location: LABCELL_X16_Y11_N18
\inst14|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux9~7_combout\ = ( \inst14|Mux9~5_combout\ & ( \inst14|Mux9~6_combout\ & ( (!\inst14|Mux3~1_combout\) # ((!\inst14|Mux3~0_combout\ & ((\inst14|Mux9~1_combout\))) # (\inst14|Mux3~0_combout\ & (\inst14|Mux5~3_combout\))) ) ) ) # ( 
-- !\inst14|Mux9~5_combout\ & ( \inst14|Mux9~6_combout\ & ( (!\inst14|Mux3~1_combout\ & (((\inst14|Mux3~0_combout\)))) # (\inst14|Mux3~1_combout\ & ((!\inst14|Mux3~0_combout\ & ((\inst14|Mux9~1_combout\))) # (\inst14|Mux3~0_combout\ & 
-- (\inst14|Mux5~3_combout\)))) ) ) ) # ( \inst14|Mux9~5_combout\ & ( !\inst14|Mux9~6_combout\ & ( (!\inst14|Mux3~1_combout\ & (((!\inst14|Mux3~0_combout\)))) # (\inst14|Mux3~1_combout\ & ((!\inst14|Mux3~0_combout\ & ((\inst14|Mux9~1_combout\))) # 
-- (\inst14|Mux3~0_combout\ & (\inst14|Mux5~3_combout\)))) ) ) ) # ( !\inst14|Mux9~5_combout\ & ( !\inst14|Mux9~6_combout\ & ( (\inst14|Mux3~1_combout\ & ((!\inst14|Mux3~0_combout\ & ((\inst14|Mux9~1_combout\))) # (\inst14|Mux3~0_combout\ & 
-- (\inst14|Mux5~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux5~3_combout\,
	datab => \inst14|ALT_INV_Mux3~1_combout\,
	datac => \inst14|ALT_INV_Mux3~0_combout\,
	datad => \inst14|ALT_INV_Mux9~1_combout\,
	datae => \inst14|ALT_INV_Mux9~5_combout\,
	dataf => \inst14|ALT_INV_Mux9~6_combout\,
	combout => \inst14|Mux9~7_combout\);

-- Location: LABCELL_X19_Y12_N0
\inst14|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux10~2_combout\ = ( \inst14|Mux2~13_combout\ & ( \inst2|pixel_column\(1) & ( (\inst3|Add0~1_sumout\) # (\inst14|Mux2~6_combout\) ) ) ) # ( !\inst14|Mux2~13_combout\ & ( \inst2|pixel_column\(1) & ( (\inst14|Mux2~6_combout\ & 
-- !\inst3|Add0~1_sumout\) ) ) ) # ( \inst14|Mux2~13_combout\ & ( !\inst2|pixel_column\(1) & ( (!\inst3|Add0~1_sumout\ & ((\inst14|Mux2~3_combout\))) # (\inst3|Add0~1_sumout\ & (\inst14|Mux2~12_combout\)) ) ) ) # ( !\inst14|Mux2~13_combout\ & ( 
-- !\inst2|pixel_column\(1) & ( (!\inst3|Add0~1_sumout\ & ((\inst14|Mux2~3_combout\))) # (\inst3|Add0~1_sumout\ & (\inst14|Mux2~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~6_combout\,
	datab => \inst14|ALT_INV_Mux2~12_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst14|ALT_INV_Mux2~3_combout\,
	datae => \inst14|ALT_INV_Mux2~13_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(1),
	combout => \inst14|Mux10~2_combout\);

-- Location: LABCELL_X17_Y12_N15
\inst14|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux10~3_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(49) & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(177)))) # (\inst14|Add0~1_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(113))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(49) & ( (!\inst14|Add0~1_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(113)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(49) & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(177)))) # (\inst14|Add0~1_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(113))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(49) & ( (\inst14|Add0~1_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(113)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000111100111111001111110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(113),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(177),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(49),
	combout => \inst14|Mux10~3_combout\);

-- Location: LABCELL_X19_Y11_N24
\inst14|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux10~4_combout\ = ( \inst14|Mux10~3_combout\ & ( \inst11|Mux7~6_combout\ & ( (!\inst11|Mux7~5_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(41))) # (\inst11|Mux7~5_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(169)))) ) ) ) # ( !\inst14|Mux10~3_combout\ & ( \inst11|Mux7~6_combout\ & ( (!\inst11|Mux7~5_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(41))) # (\inst11|Mux7~5_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(169)))) ) ) ) # ( \inst14|Mux10~3_combout\ & ( !\inst11|Mux7~6_combout\ & ( (!\inst11|Mux7~5_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(105)) ) ) ) # ( !\inst14|Mux10~3_combout\ & ( 
-- !\inst11|Mux7~6_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(105) & \inst11|Mux7~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(105),
	datab => \inst11|ALT_INV_Mux7~5_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	datae => \inst14|ALT_INV_Mux10~3_combout\,
	dataf => \inst11|ALT_INV_Mux7~6_combout\,
	combout => \inst14|Mux10~4_combout\);

-- Location: LABCELL_X19_Y12_N6
\inst14|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux10~5_combout\ = ( \inst14|Mux10~2_combout\ & ( \inst14|Mux10~4_combout\ & ( ((!\inst2|pixel_column\(1)) # (!\inst2|pixel_column\(2) $ (!\inst2|pixel_column\(3)))) # (\inst14|Mux6~5_combout\) ) ) ) # ( !\inst14|Mux10~2_combout\ & ( 
-- \inst14|Mux10~4_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst2|pixel_column\(3))))) # (\inst2|pixel_column\(1) & (\inst14|Mux6~5_combout\ & (!\inst2|pixel_column\(2) $ (\inst2|pixel_column\(3))))) ) ) ) # ( \inst14|Mux10~2_combout\ & ( 
-- !\inst14|Mux10~4_combout\ & ( (!\inst2|pixel_column\(1) & (((!\inst2|pixel_column\(3))))) # (\inst2|pixel_column\(1) & ((!\inst2|pixel_column\(2) $ (!\inst2|pixel_column\(3))) # (\inst14|Mux6~5_combout\))) ) ) ) # ( !\inst14|Mux10~2_combout\ & ( 
-- !\inst14|Mux10~4_combout\ & ( (\inst14|Mux6~5_combout\ & (\inst2|pixel_column\(1) & (!\inst2|pixel_column\(2) $ (\inst2|pixel_column\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000001111101110000110100000100111100011111011111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux6~5_combout\,
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst2|ALT_INV_pixel_column\(3),
	datae => \inst14|ALT_INV_Mux10~2_combout\,
	dataf => \inst14|ALT_INV_Mux10~4_combout\,
	combout => \inst14|Mux10~5_combout\);

-- Location: LABCELL_X17_Y12_N30
\inst14|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux10~0_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(1) & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(129)))) # (\inst14|Add0~1_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(193))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(1) & ( (!\inst14|Add0~1_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(65)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(1) & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(129)))) # (\inst14|Add0~1_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(193))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(1) & ( (\inst14|altsyncram_component|auto_generated|q_a\(65) & \inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(193),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \inst14|Mux10~0_combout\);

-- Location: LABCELL_X17_Y12_N36
\inst14|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux10~1_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(57) & ( \inst14|Mux10~0_combout\ & ( (!\inst11|Mux7~3_combout\) # ((!\inst11|Mux7~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(121)))) # 
-- (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(185)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(57) & ( \inst14|Mux10~0_combout\ & ( (!\inst11|Mux7~4_combout\ & (((!\inst11|Mux7~3_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(121))))) # (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(185) & (\inst11|Mux7~3_combout\))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(57) & ( 
-- !\inst14|Mux10~0_combout\ & ( (!\inst11|Mux7~4_combout\ & (((\inst11|Mux7~3_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(121))))) # (\inst11|Mux7~4_combout\ & (((!\inst11|Mux7~3_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(185)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(57) & ( !\inst14|Mux10~0_combout\ & ( (\inst11|Mux7~3_combout\ & ((!\inst11|Mux7~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(121)))) # (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(185))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~4_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(185),
	datac => \inst11|ALT_INV_Mux7~3_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(121),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	dataf => \inst14|ALT_INV_Mux10~0_combout\,
	combout => \inst14|Mux10~1_combout\);

-- Location: LABCELL_X19_Y12_N42
\inst14|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux10~6_combout\ = ( \inst3|Add0~1_sumout\ & ( \inst14|Mux2~15_combout\ & ( (!\inst2|pixel_column\(1) & (\inst14|Mux2~0_combout\)) # (\inst2|pixel_column\(1) & ((\inst14|Mux2~1_combout\))) ) ) ) # ( !\inst3|Add0~1_sumout\ & ( 
-- \inst14|Mux2~15_combout\ & ( (\inst14|Mux2~14_combout\) # (\inst2|pixel_column\(1)) ) ) ) # ( \inst3|Add0~1_sumout\ & ( !\inst14|Mux2~15_combout\ & ( (!\inst2|pixel_column\(1) & (\inst14|Mux2~0_combout\)) # (\inst2|pixel_column\(1) & 
-- ((\inst14|Mux2~1_combout\))) ) ) ) # ( !\inst3|Add0~1_sumout\ & ( !\inst14|Mux2~15_combout\ & ( (!\inst2|pixel_column\(1) & \inst14|Mux2~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst14|ALT_INV_Mux2~14_combout\,
	datac => \inst14|ALT_INV_Mux2~0_combout\,
	datad => \inst14|ALT_INV_Mux2~1_combout\,
	datae => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst14|ALT_INV_Mux2~15_combout\,
	combout => \inst14|Mux10~6_combout\);

-- Location: LABCELL_X19_Y12_N48
\inst14|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux10~7_combout\ = ( \inst14|Mux3~0_combout\ & ( \inst14|Mux10~6_combout\ & ( (!\inst14|Mux3~1_combout\) # (\inst14|Mux6~3_combout\) ) ) ) # ( !\inst14|Mux3~0_combout\ & ( \inst14|Mux10~6_combout\ & ( (!\inst14|Mux3~1_combout\ & 
-- (\inst14|Mux10~5_combout\)) # (\inst14|Mux3~1_combout\ & ((\inst14|Mux10~1_combout\))) ) ) ) # ( \inst14|Mux3~0_combout\ & ( !\inst14|Mux10~6_combout\ & ( (\inst14|Mux3~1_combout\ & \inst14|Mux6~3_combout\) ) ) ) # ( !\inst14|Mux3~0_combout\ & ( 
-- !\inst14|Mux10~6_combout\ & ( (!\inst14|Mux3~1_combout\ & (\inst14|Mux10~5_combout\)) # (\inst14|Mux3~1_combout\ & ((\inst14|Mux10~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux3~1_combout\,
	datab => \inst14|ALT_INV_Mux10~5_combout\,
	datac => \inst14|ALT_INV_Mux6~3_combout\,
	datad => \inst14|ALT_INV_Mux10~1_combout\,
	datae => \inst14|ALT_INV_Mux3~0_combout\,
	dataf => \inst14|ALT_INV_Mux10~6_combout\,
	combout => \inst14|Mux10~7_combout\);

-- Location: LABCELL_X20_Y11_N18
\inst14|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux11~6_combout\ = ( \inst14|Mux3~2_combout\ & ( \inst14|Mux3~16_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\) # ((!\inst3|Add0~1_sumout\ & (\inst14|Mux3~17_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst14|Mux3~3_combout\)))) ) ) ) # ( 
-- !\inst14|Mux3~2_combout\ & ( \inst14|Mux3~16_combout\ & ( (!\inst3|Add0~1_sumout\ & (((!\inst2|pixel_column[1]~DUPLICATE_q\)) # (\inst14|Mux3~17_combout\))) # (\inst3|Add0~1_sumout\ & (((\inst14|Mux3~3_combout\ & \inst2|pixel_column[1]~DUPLICATE_q\)))) ) 
-- ) ) # ( \inst14|Mux3~2_combout\ & ( !\inst14|Mux3~16_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst14|Mux3~17_combout\ & ((\inst2|pixel_column[1]~DUPLICATE_q\)))) # (\inst3|Add0~1_sumout\ & (((!\inst2|pixel_column[1]~DUPLICATE_q\) # 
-- (\inst14|Mux3~3_combout\)))) ) ) ) # ( !\inst14|Mux3~2_combout\ & ( !\inst14|Mux3~16_combout\ & ( (\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst3|Add0~1_sumout\ & (\inst14|Mux3~17_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst14|Mux3~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux3~17_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux3~3_combout\,
	datad => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datae => \inst14|ALT_INV_Mux3~2_combout\,
	dataf => \inst14|ALT_INV_Mux3~16_combout\,
	combout => \inst14|Mux11~6_combout\);

-- Location: LABCELL_X19_Y11_N3
\inst14|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux11~3_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(176) & ( (!\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(48))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(112))))) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(176) & ( (!\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(48))))) # 
-- (\inst14|Add0~1_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(112))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(112),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(48),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(176),
	combout => \inst14|Mux11~3_combout\);

-- Location: LABCELL_X19_Y11_N18
\inst14|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux11~4_combout\ = ( \inst11|Mux7~5_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst11|Mux7~6_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(104))) # (\inst11|Mux7~6_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(168)))) ) ) ) # ( !\inst11|Mux7~5_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(40) & ( (\inst14|Mux11~3_combout\) # (\inst11|Mux7~6_combout\) ) ) ) # ( \inst11|Mux7~5_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst11|Mux7~6_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(104))) # (\inst11|Mux7~6_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(168)))) ) ) ) # ( 
-- !\inst11|Mux7~5_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst11|Mux7~6_combout\ & \inst14|Mux11~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(104),
	datab => \inst11|ALT_INV_Mux7~6_combout\,
	datac => \inst14|ALT_INV_Mux11~3_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	datae => \inst11|ALT_INV_Mux7~5_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	combout => \inst14|Mux11~4_combout\);

-- Location: LABCELL_X20_Y11_N36
\inst14|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux11~2_combout\ = ( \inst14|Mux3~15_combout\ & ( \inst14|Mux3~14_combout\ & ( ((!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst14|Mux3~5_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst14|Mux3~8_combout\)))) # (\inst3|Add0~1_sumout\) ) ) 
-- ) # ( !\inst14|Mux3~15_combout\ & ( \inst14|Mux3~14_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((\inst14|Mux3~5_combout\)) # (\inst3|Add0~1_sumout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (!\inst3|Add0~1_sumout\ & 
-- ((\inst14|Mux3~8_combout\)))) ) ) ) # ( \inst14|Mux3~15_combout\ & ( !\inst14|Mux3~14_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (!\inst3|Add0~1_sumout\ & (\inst14|Mux3~5_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & 
-- (((\inst14|Mux3~8_combout\)) # (\inst3|Add0~1_sumout\))) ) ) ) # ( !\inst14|Mux3~15_combout\ & ( !\inst14|Mux3~14_combout\ & ( (!\inst3|Add0~1_sumout\ & ((!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst14|Mux3~5_combout\)) # 
-- (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst14|Mux3~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst14|ALT_INV_Mux3~5_combout\,
	datad => \inst14|ALT_INV_Mux3~8_combout\,
	datae => \inst14|ALT_INV_Mux3~15_combout\,
	dataf => \inst14|ALT_INV_Mux3~14_combout\,
	combout => \inst14|Mux11~2_combout\);

-- Location: LABCELL_X20_Y11_N42
\inst14|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux11~5_combout\ = ( \inst14|Mux11~2_combout\ & ( \inst2|pixel_column\(3) & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((\inst14|Mux11~4_combout\)))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (((!\inst2|pixel_column\(2))) # 
-- (\inst14|Mux7~5_combout\))) ) ) ) # ( !\inst14|Mux11~2_combout\ & ( \inst2|pixel_column\(3) & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (((\inst14|Mux11~4_combout\)))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst14|Mux7~5_combout\ & 
-- (\inst2|pixel_column\(2)))) ) ) ) # ( \inst14|Mux11~2_combout\ & ( !\inst2|pixel_column\(3) & ( ((!\inst2|pixel_column[1]~DUPLICATE_q\) # (\inst2|pixel_column\(2))) # (\inst14|Mux7~5_combout\) ) ) ) # ( !\inst14|Mux11~2_combout\ & ( 
-- !\inst2|pixel_column\(3) & ( (\inst14|Mux7~5_combout\ & (\inst2|pixel_column[1]~DUPLICATE_q\ & !\inst2|pixel_column\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000110111111101111100000001110011010011000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux7~5_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst14|ALT_INV_Mux11~4_combout\,
	datae => \inst14|ALT_INV_Mux11~2_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(3),
	combout => \inst14|Mux11~5_combout\);

-- Location: LABCELL_X17_Y11_N18
\inst14|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux11~0_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(64) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(128)))) # (\inst14|Add0~1_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(192))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(64) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(128)))) # 
-- (\inst14|Add0~1_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(192))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(64) & ( !\inst14|Add0~0_combout\ & ( (\inst14|Add0~1_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(0)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(64) & ( !\inst14|Add0~0_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(0) & !\inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(192),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst14|Mux11~0_combout\);

-- Location: LABCELL_X17_Y11_N54
\inst14|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux11~1_combout\ = ( \inst11|Mux7~3_combout\ & ( \inst14|Mux11~0_combout\ & ( (!\inst11|Mux7~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(120)))) # (\inst11|Mux7~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(184))) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( \inst14|Mux11~0_combout\ & ( (!\inst11|Mux7~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(56)) ) ) ) # ( \inst11|Mux7~3_combout\ & ( 
-- !\inst14|Mux11~0_combout\ & ( (!\inst11|Mux7~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(120)))) # (\inst11|Mux7~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(184))) ) ) ) # ( !\inst11|Mux7~3_combout\ & ( 
-- !\inst14|Mux11~0_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(56) & \inst11|Mux7~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	datab => \inst11|ALT_INV_Mux7~4_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(184),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(120),
	datae => \inst11|ALT_INV_Mux7~3_combout\,
	dataf => \inst14|ALT_INV_Mux11~0_combout\,
	combout => \inst14|Mux11~1_combout\);

-- Location: LABCELL_X20_Y11_N54
\inst14|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux11~7_combout\ = ( \inst14|Mux3~1_combout\ & ( \inst14|Mux3~0_combout\ & ( \inst14|Mux7~3_combout\ ) ) ) # ( !\inst14|Mux3~1_combout\ & ( \inst14|Mux3~0_combout\ & ( \inst14|Mux11~6_combout\ ) ) ) # ( \inst14|Mux3~1_combout\ & ( 
-- !\inst14|Mux3~0_combout\ & ( \inst14|Mux11~1_combout\ ) ) ) # ( !\inst14|Mux3~1_combout\ & ( !\inst14|Mux3~0_combout\ & ( \inst14|Mux11~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux11~6_combout\,
	datab => \inst14|ALT_INV_Mux11~5_combout\,
	datac => \inst14|ALT_INV_Mux7~3_combout\,
	datad => \inst14|ALT_INV_Mux11~1_combout\,
	datae => \inst14|ALT_INV_Mux3~1_combout\,
	dataf => \inst14|ALT_INV_Mux3~0_combout\,
	combout => \inst14|Mux11~7_combout\);

-- Location: LABCELL_X16_Y11_N6
\inst14|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Equal0~1_combout\ = ( !\inst14|Mux11~7_combout\ & ( (!\inst14|Mux8~19_combout\ & (!\inst14|Mux9~7_combout\ & !\inst14|Mux10~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Mux8~19_combout\,
	datac => \inst14|ALT_INV_Mux9~7_combout\,
	datad => \inst14|ALT_INV_Mux10~7_combout\,
	dataf => \inst14|ALT_INV_Mux11~7_combout\,
	combout => \inst14|Equal0~1_combout\);

-- Location: LABCELL_X16_Y11_N24
\inst3|red[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red[1]~7_combout\ = ( \inst3|red[1]~6_combout\ & ( \inst14|Equal0~1_combout\ & ( (!\inst14|Equal0~0_combout\) # (((\inst14|Mux2~17_combout\) # (\inst14|Mux1~17_combout\)) # (\inst14|Mux0~7_combout\)) ) ) ) # ( \inst3|red[1]~6_combout\ & ( 
-- !\inst14|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Equal0~0_combout\,
	datab => \inst14|ALT_INV_Mux0~7_combout\,
	datac => \inst14|ALT_INV_Mux1~17_combout\,
	datad => \inst14|ALT_INV_Mux2~17_combout\,
	datae => \inst3|ALT_INV_red[1]~6_combout\,
	dataf => \inst14|ALT_INV_Equal0~1_combout\,
	combout => \inst3|red[1]~7_combout\);

-- Location: LABCELL_X16_Y8_N42
\inst3|toolbox_on~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|toolbox_on~2_combout\ = ( \inst2|pixel_row[4]~DUPLICATE_q\ & ( \inst2|pixel_row[3]~DUPLICATE_q\ & ( (\inst2|pixel_row\(6) & \inst2|pixel_row\(5)) ) ) ) # ( !\inst2|pixel_row[4]~DUPLICATE_q\ & ( \inst2|pixel_row[3]~DUPLICATE_q\ & ( 
-- (\inst2|pixel_row\(6) & \inst2|pixel_row\(5)) ) ) ) # ( \inst2|pixel_row[4]~DUPLICATE_q\ & ( !\inst2|pixel_row[3]~DUPLICATE_q\ & ( (\inst2|pixel_row\(6) & \inst2|pixel_row\(5)) ) ) ) # ( !\inst2|pixel_row[4]~DUPLICATE_q\ & ( 
-- !\inst2|pixel_row[3]~DUPLICATE_q\ & ( (\inst2|pixel_row\(6) & (\inst2|pixel_row\(5) & \inst2|pixel_row\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(6),
	datab => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst2|ALT_INV_pixel_row\(2),
	datae => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	combout => \inst3|toolbox_on~2_combout\);

-- Location: MLABCELL_X18_Y9_N36
\inst3|red~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~1_combout\ = ( !\inst2|pixel_column\(5) & ( !\inst3|toolbox_on~1_combout\ & ( (\inst3|red[1]~0_combout\ & (!\inst2|pixel_row\(7) & (!\inst3|toolbox_on~2_combout\ & !\inst2|pixel_column[7]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red[1]~0_combout\,
	datab => \inst2|ALT_INV_pixel_row\(7),
	datac => \inst3|ALT_INV_toolbox_on~2_combout\,
	datad => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datae => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst3|ALT_INV_toolbox_on~1_combout\,
	combout => \inst3|red~1_combout\);

-- Location: MLABCELL_X18_Y9_N30
\inst3|red~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~2_combout\ = ( \inst3|red~1_combout\ & ( !\inst3|LessThan3~0_combout\ & ( (!\inst2|pixel_column\(4) & (!\inst2|pixel_column\(8) & ((!\inst2|pixel_column\(3)) # (!\inst2|pixel_column\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(4),
	datab => \inst2|ALT_INV_pixel_column\(3),
	datac => \inst2|ALT_INV_pixel_column\(8),
	datad => \inst2|ALT_INV_pixel_column\(2),
	datae => \inst3|ALT_INV_red~1_combout\,
	dataf => \inst3|ALT_INV_LessThan3~0_combout\,
	combout => \inst3|red~2_combout\);

-- Location: M10K_X30_Y7_N0
\inst12|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000029500000146AD2900274EAD3954AB4EAD3974AB4EAD3974AB48001974",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\heart.mif",
	init_file_layout => "port_a",
	logical_ram_name => "heart:inst12|altsyncram:altsyncram_component|altsyncram_c8h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 72,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LABCELL_X29_Y7_N33
\inst12|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~6_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(67) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(19))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(51)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(67) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(35)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(67) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(19))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(51)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(67) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(35)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(51),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	combout => \inst12|Mux8~6_combout\);

-- Location: LABCELL_X29_Y7_N18
\inst12|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~3_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(63) & ( \inst12|altsyncram_component|auto_generated|q_a\(47) & ( (!\inst12|Add0~0_combout\ & (((!\inst12|Add0~1_combout\)) # 
-- (\inst12|altsyncram_component|auto_generated|q_a\(15)))) # (\inst12|Add0~0_combout\ & (((\inst12|Add0~1_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(31))))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(63) & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(47) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(15) & ((\inst12|Add0~1_combout\)))) # (\inst12|Add0~0_combout\ & (((\inst12|Add0~1_combout\) # 
-- (\inst12|altsyncram_component|auto_generated|q_a\(31))))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|q_a\(63) & ( !\inst12|altsyncram_component|auto_generated|q_a\(47) & ( (!\inst12|Add0~0_combout\ & (((!\inst12|Add0~1_combout\)) # 
-- (\inst12|altsyncram_component|auto_generated|q_a\(15)))) # (\inst12|Add0~0_combout\ & (((\inst12|altsyncram_component|auto_generated|q_a\(31) & !\inst12|Add0~1_combout\)))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(63) & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(47) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(15) & ((\inst12|Add0~1_combout\)))) # (\inst12|Add0~0_combout\ & 
-- (((\inst12|altsyncram_component|auto_generated|q_a\(31) & !\inst12|Add0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datad => \inst12|ALT_INV_Add0~1_combout\,
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	combout => \inst12|Mux8~3_combout\);

-- Location: LABCELL_X29_Y7_N12
\inst12|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~2_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(7) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(23))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(55)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(7) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(39)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(7) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(23))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(55)))) 
-- ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(7) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(39)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(55),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(39),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \inst12|Mux8~2_combout\);

-- Location: LABCELL_X29_Y7_N0
\inst12|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~5_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(59) & ( (\inst12|altsyncram_component|auto_generated|q_a\(27)) # (\inst12|Add0~0_combout\) ) ) ) # ( !\inst12|Add0~1_combout\ & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(59) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(11))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(43)))) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(59) & ( (!\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(27)) ) ) ) # ( !\inst12|Add0~1_combout\ & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(59) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(11))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(43)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	combout => \inst12|Mux8~5_combout\);

-- Location: LABCELL_X29_Y7_N48
\inst12|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux4~0_combout\ = ( \inst12|Mux8~5_combout\ & ( \inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst12|Mux8~3_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst12|Mux8~6_combout\)) ) ) ) # ( !\inst12|Mux8~5_combout\ & 
-- ( \inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst12|Mux8~3_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst12|Mux8~6_combout\)) ) ) ) # ( \inst12|Mux8~5_combout\ & ( !\inst3|Add0~1_sumout\ & ( (\inst12|Mux8~2_combout\) 
-- # (\inst2|pixel_column[1]~DUPLICATE_q\) ) ) ) # ( !\inst12|Mux8~5_combout\ & ( !\inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & \inst12|Mux8~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux8~6_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst12|ALT_INV_Mux8~3_combout\,
	datad => \inst12|ALT_INV_Mux8~2_combout\,
	datae => \inst12|ALT_INV_Mux8~5_combout\,
	dataf => \inst3|ALT_INV_Add0~1_sumout\,
	combout => \inst12|Mux4~0_combout\);

-- Location: LABCELL_X21_Y7_N54
\inst12|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~1_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(30) & ( \inst12|altsyncram_component|auto_generated|q_a\(62) & ( (!\inst12|Add0~1_combout\) # ((!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(14))) 
-- # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(46))))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(30) & ( \inst12|altsyncram_component|auto_generated|q_a\(62) & ( (!\inst12|Add0~0_combout\ & 
-- (((!\inst12|Add0~1_combout\)) # (\inst12|altsyncram_component|auto_generated|q_a\(14)))) # (\inst12|Add0~0_combout\ & (((\inst12|altsyncram_component|auto_generated|q_a\(46) & \inst12|Add0~1_combout\)))) ) ) ) # ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(30) & ( !\inst12|altsyncram_component|auto_generated|q_a\(62) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(14) & ((\inst12|Add0~1_combout\)))) # (\inst12|Add0~0_combout\ 
-- & (((!\inst12|Add0~1_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(46))))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(30) & ( !\inst12|altsyncram_component|auto_generated|q_a\(62) & ( (\inst12|Add0~1_combout\ & 
-- ((!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(14))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(46)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	datad => \inst12|ALT_INV_Add0~1_combout\,
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	combout => \inst12|Mux1~1_combout\);

-- Location: LABCELL_X26_Y9_N48
\inst12|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux9~1_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(58) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(10)))) # (\inst12|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(42))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(58) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(26)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(58) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(10)))) # (\inst12|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(42))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(58) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	combout => \inst12|Mux9~1_combout\);

-- Location: M10K_X22_Y7_N0
\inst12|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006C000000002400000000240000000024000000006C000000006000000000680000000060000000000400000000000011980009027084C06DC61084236CC21084246CC210842468C2000424",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\heart.mif",
	init_file_layout => "port_a",
	logical_ram_name => "heart:inst12|altsyncram:altsyncram_component|altsyncram_c8h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 72,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X26_Y9_N39
\inst12|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux9~0_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(18)))) # (\inst12|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(50))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(34)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(18)))) # (\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(50))) 
-- ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(2) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(34)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(50),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(34),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst12|Mux9~0_combout\);

-- Location: LABCELL_X29_Y7_N24
\inst12|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~0_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(6) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(22))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(54)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(6) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(38)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(6) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(22))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(54)))) 
-- ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(6) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(38)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(38),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(54),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \inst12|Mux1~0_combout\);

-- Location: LABCELL_X26_Y9_N24
\inst12|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux9~2_combout\ = ( \inst12|Mux1~0_combout\ & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|Add0~1_sumout\) # (\inst12|Mux1~1_combout\) ) ) ) # ( !\inst12|Mux1~0_combout\ & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( (\inst12|Mux1~1_combout\ & 
-- \inst3|Add0~1_sumout\) ) ) ) # ( \inst12|Mux1~0_combout\ & ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|Add0~1_sumout\ & ((\inst12|Mux9~0_combout\))) # (\inst3|Add0~1_sumout\ & (\inst12|Mux9~1_combout\)) ) ) ) # ( !\inst12|Mux1~0_combout\ & ( 
-- !\inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|Add0~1_sumout\ & ((\inst12|Mux9~0_combout\))) # (\inst3|Add0~1_sumout\ & (\inst12|Mux9~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux1~1_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst12|ALT_INV_Mux9~1_combout\,
	datad => \inst12|ALT_INV_Mux9~0_combout\,
	datae => \inst12|ALT_INV_Mux1~0_combout\,
	dataf => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	combout => \inst12|Mux9~2_combout\);

-- Location: LABCELL_X24_Y7_N0
\inst12|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux11~1_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(56) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(8))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(40)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(56) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(56) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(8))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(40)))) 
-- ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(56) & ( (\inst12|altsyncram_component|auto_generated|q_a\(24) & \inst12|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	combout => \inst12|Mux11~1_combout\);

-- Location: MLABCELL_X23_Y7_N0
\inst12|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux11~0_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(32) & ( \inst12|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst12|Add0~1_combout\) # ((!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(16))) 
-- # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(48))))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(32) & ( \inst12|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst12|Add0~1_combout\ & 
-- (((!\inst12|Add0~0_combout\)))) # (\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(16))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(48)))))) ) ) ) # ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(32) & ( !\inst12|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst12|Add0~1_combout\ & (((\inst12|Add0~0_combout\)))) # (\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(16))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(48)))))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(32) & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(0) & ( (\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(16))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(48)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(48),
	datad => \inst12|ALT_INV_Add0~0_combout\,
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(32),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst12|Mux11~0_combout\);

-- Location: LABCELL_X24_Y7_N36
\inst12|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~1_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(28) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(12)))) # (\inst12|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(44))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(28) & ( (\inst12|altsyncram_component|auto_generated|q_a\(60)) # (\inst12|Add0~0_combout\) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(28) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(12)))) # (\inst12|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(44))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(28) & ( (!\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(60)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst12|ALT_INV_Add0~0_combout\,
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	combout => \inst12|Mux3~1_combout\);

-- Location: LABCELL_X24_Y7_N30
\inst12|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~0_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(4) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(20))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(52)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(4) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(36)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(4) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(20))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(52)))) 
-- ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(4) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(36)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(52),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(36),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \inst12|Mux3~0_combout\);

-- Location: LABCELL_X24_Y7_N6
\inst12|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux11~2_combout\ = ( \inst12|Mux3~1_combout\ & ( \inst12|Mux3~0_combout\ & ( ((!\inst3|Add0~1_sumout\ & ((\inst12|Mux11~0_combout\))) # (\inst3|Add0~1_sumout\ & (\inst12|Mux11~1_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\inst12|Mux3~1_combout\ & ( \inst12|Mux3~0_combout\ & ( (!\inst3|Add0~1_sumout\ & (((\inst12|Mux11~0_combout\) # (\inst2|pixel_column[1]~DUPLICATE_q\)))) # (\inst3|Add0~1_sumout\ & (\inst12|Mux11~1_combout\ & (!\inst2|pixel_column[1]~DUPLICATE_q\))) ) ) 
-- ) # ( \inst12|Mux3~1_combout\ & ( !\inst12|Mux3~0_combout\ & ( (!\inst3|Add0~1_sumout\ & (((!\inst2|pixel_column[1]~DUPLICATE_q\ & \inst12|Mux11~0_combout\)))) # (\inst3|Add0~1_sumout\ & (((\inst2|pixel_column[1]~DUPLICATE_q\)) # 
-- (\inst12|Mux11~1_combout\))) ) ) ) # ( !\inst12|Mux3~1_combout\ & ( !\inst12|Mux3~0_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst3|Add0~1_sumout\ & ((\inst12|Mux11~0_combout\))) # (\inst3|Add0~1_sumout\ & (\inst12|Mux11~1_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux11~1_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datad => \inst12|ALT_INV_Mux11~0_combout\,
	datae => \inst12|ALT_INV_Mux3~1_combout\,
	dataf => \inst12|ALT_INV_Mux3~0_combout\,
	combout => \inst12|Mux11~2_combout\);

-- Location: LABCELL_X24_Y7_N18
\inst12|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~3_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(64) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(16)))) # (\inst12|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(48))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(64) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(32)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(64) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(16)))) # (\inst12|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(48))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(64) & ( (\inst12|altsyncram_component|auto_generated|q_a\(32) & \inst12|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(48),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(32),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \inst12|ALT_INV_Add0~0_combout\,
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	combout => \inst12|Mux3~3_combout\);

-- Location: LABCELL_X24_Y7_N42
\inst12|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~2_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(56) & ( (\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\inst12|Add0~1_combout\ & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(56) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(8))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(40)))) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(56) & ( (\inst12|altsyncram_component|auto_generated|q_a\(24) & !\inst12|Add0~0_combout\) ) ) ) # ( !\inst12|Add0~1_combout\ & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(56) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(8))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(40)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	combout => \inst12|Mux3~2_combout\);

-- Location: LABCELL_X24_Y7_N24
\inst12|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux7~0_combout\ = ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst12|Mux3~2_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst12|Mux3~3_combout\) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst12|Mux3~2_combout\ & ( (!\inst3|Add0~1_sumout\ & 
-- ((\inst12|Mux3~0_combout\))) # (\inst3|Add0~1_sumout\ & (\inst12|Mux3~1_combout\)) ) ) ) # ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst12|Mux3~2_combout\ & ( (\inst3|Add0~1_sumout\ & \inst12|Mux3~3_combout\) ) ) ) # ( 
-- !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst12|Mux3~2_combout\ & ( (!\inst3|Add0~1_sumout\ & ((\inst12|Mux3~0_combout\))) # (\inst3|Add0~1_sumout\ & (\inst12|Mux3~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux3~1_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst12|ALT_INV_Mux3~3_combout\,
	datad => \inst12|ALT_INV_Mux3~0_combout\,
	datae => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	dataf => \inst12|ALT_INV_Mux3~2_combout\,
	combout => \inst12|Mux7~0_combout\);

-- Location: MLABCELL_X23_Y7_N12
\inst12|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~2_combout\ = ( \inst12|Add0~0_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(57) & ( (\inst12|altsyncram_component|auto_generated|q_a\(41)) # (\inst12|Add0~1_combout\) ) ) ) # ( !\inst12|Add0~0_combout\ & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(57) & ( (!\inst12|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(9)))) # (\inst12|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(25))) ) ) ) # ( 
-- \inst12|Add0~0_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(57) & ( (!\inst12|Add0~1_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(41)) ) ) ) # ( !\inst12|Add0~0_combout\ & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(57) & ( (!\inst12|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(9)))) # (\inst12|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	combout => \inst12|Mux2~2_combout\);

-- Location: MLABCELL_X23_Y7_N18
\inst12|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~3_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(17))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(49)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(33)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(17))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(49)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(65) & ( (\inst12|altsyncram_component|auto_generated|q_a\(33) & \inst12|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(33),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(49),
	datad => \inst12|ALT_INV_Add0~0_combout\,
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	combout => \inst12|Mux2~3_combout\);

-- Location: MLABCELL_X23_Y7_N6
\inst12|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~1_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(45) & ( \inst12|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst12|Add0~1_combout\ & (((!\inst12|Add0~0_combout\)) # 
-- (\inst12|altsyncram_component|auto_generated|q_a\(29)))) # (\inst12|Add0~1_combout\ & (((\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(13))))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(45) & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst12|Add0~1_combout\ & (((!\inst12|Add0~0_combout\)) # (\inst12|altsyncram_component|auto_generated|q_a\(29)))) # (\inst12|Add0~1_combout\ & 
-- (((\inst12|altsyncram_component|auto_generated|q_a\(13) & !\inst12|Add0~0_combout\)))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|q_a\(45) & ( !\inst12|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst12|Add0~1_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(29) & ((\inst12|Add0~0_combout\)))) # (\inst12|Add0~1_combout\ & (((\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(13))))) ) ) ) # ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(45) & ( !\inst12|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst12|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(29) & ((\inst12|Add0~0_combout\)))) # 
-- (\inst12|Add0~1_combout\ & (((\inst12|altsyncram_component|auto_generated|q_a\(13) & !\inst12|Add0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst12|ALT_INV_Add0~0_combout\,
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	combout => \inst12|Mux2~1_combout\);

-- Location: MLABCELL_X23_Y7_N30
\inst12|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~0_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(5) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(21)))) # (\inst12|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(53))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(5) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(37)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(5) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(21)))) # (\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(53))) 
-- ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(5) & ( (\inst12|altsyncram_component|auto_generated|q_a\(37) & \inst12|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(37),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(53),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	combout => \inst12|Mux2~0_combout\);

-- Location: MLABCELL_X23_Y7_N54
\inst12|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux6~0_combout\ = ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst12|Mux2~0_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst12|Mux2~2_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst12|Mux2~3_combout\))) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( 
-- \inst12|Mux2~0_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst12|Mux2~1_combout\) ) ) ) # ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst12|Mux2~0_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst12|Mux2~2_combout\)) # (\inst3|Add0~1_sumout\ & 
-- ((\inst12|Mux2~3_combout\))) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst12|Mux2~0_combout\ & ( (\inst3|Add0~1_sumout\ & \inst12|Mux2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datab => \inst12|ALT_INV_Mux2~2_combout\,
	datac => \inst12|ALT_INV_Mux2~3_combout\,
	datad => \inst12|ALT_INV_Mux2~1_combout\,
	datae => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	dataf => \inst12|ALT_INV_Mux2~0_combout\,
	combout => \inst12|Mux6~0_combout\);

-- Location: LABCELL_X26_Y9_N0
\inst12|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~2_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(58) & ( (\inst12|altsyncram_component|auto_generated|q_a\(26)) # (\inst12|Add0~0_combout\) ) ) ) # ( !\inst12|Add0~1_combout\ & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(58) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(10)))) # (\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(42))) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(58) & ( (!\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(26)) ) ) ) # ( !\inst12|Add0~1_combout\ & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(58) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(10)))) # (\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(42))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	combout => \inst12|Mux1~2_combout\);

-- Location: LABCELL_X26_Y9_N36
\inst12|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~3_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(66) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(18)))) # (\inst12|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(50))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(66) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(34)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(66) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(18)))) # (\inst12|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(50))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(66) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(34)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(50),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(34),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	combout => \inst12|Mux1~3_combout\);

-- Location: LABCELL_X26_Y9_N42
\inst12|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux5~0_combout\ = ( \inst12|Mux1~0_combout\ & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|Add0~1_sumout\ & (\inst12|Mux1~2_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst12|Mux1~3_combout\))) ) ) ) # ( !\inst12|Mux1~0_combout\ & ( 
-- \inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|Add0~1_sumout\ & (\inst12|Mux1~2_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst12|Mux1~3_combout\))) ) ) ) # ( \inst12|Mux1~0_combout\ & ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|Add0~1_sumout\) # 
-- (\inst12|Mux1~1_combout\) ) ) ) # ( !\inst12|Mux1~0_combout\ & ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( (\inst12|Mux1~1_combout\ & \inst3|Add0~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux1~1_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst12|ALT_INV_Mux1~2_combout\,
	datad => \inst12|ALT_INV_Mux1~3_combout\,
	datae => \inst12|ALT_INV_Mux1~0_combout\,
	dataf => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	combout => \inst12|Mux5~0_combout\);

-- Location: LABCELL_X21_Y7_N30
\inst12|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Equal0~0_combout\ = ( !\inst12|Mux6~0_combout\ & ( !\inst12|Mux5~0_combout\ & ( (!\inst12|Mux4~0_combout\ & (!\inst12|Mux9~2_combout\ & (!\inst12|Mux11~2_combout\ & !\inst12|Mux7~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux4~0_combout\,
	datab => \inst12|ALT_INV_Mux9~2_combout\,
	datac => \inst12|ALT_INV_Mux11~2_combout\,
	datad => \inst12|ALT_INV_Mux7~0_combout\,
	datae => \inst12|ALT_INV_Mux6~0_combout\,
	dataf => \inst12|ALT_INV_Mux5~0_combout\,
	combout => \inst12|Equal0~0_combout\);

-- Location: FF_X13_Y9_N11
\inst2|video_on_v\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|LessThan7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|video_on_v~q\);

-- Location: FF_X13_Y9_N14
\inst2|video_on_h\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|video_on_h~q\);

-- Location: MLABCELL_X13_Y9_N9
\inst2|video_on\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|video_on~combout\ = ( \inst2|video_on_h~q\ & ( \inst2|video_on_v~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_video_on_v~q\,
	dataf => \inst2|ALT_INV_video_on_h~q\,
	combout => \inst2|video_on~combout\);

-- Location: LABCELL_X29_Y7_N36
\inst12|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux0~0_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(63) & ( \inst12|altsyncram_component|auto_generated|q_a\(47) & ( ((!\inst12|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(15))) # (\inst12|Add0~1_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(31))))) # (\inst12|Add0~0_combout\) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(63) & ( \inst12|altsyncram_component|auto_generated|q_a\(47) & ( (!\inst12|Add0~0_combout\ & 
-- ((!\inst12|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(15))) # (\inst12|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(31)))))) # (\inst12|Add0~0_combout\ & (((!\inst12|Add0~1_combout\)))) ) ) ) # ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(63) & ( !\inst12|altsyncram_component|auto_generated|q_a\(47) & ( (!\inst12|Add0~0_combout\ & ((!\inst12|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(15))) # (\inst12|Add0~1_combout\ 
-- & ((\inst12|altsyncram_component|auto_generated|q_a\(31)))))) # (\inst12|Add0~0_combout\ & (((\inst12|Add0~1_combout\)))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(63) & ( !\inst12|altsyncram_component|auto_generated|q_a\(47) & ( 
-- (!\inst12|Add0~0_combout\ & ((!\inst12|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(15))) # (\inst12|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datad => \inst12|ALT_INV_Add0~1_combout\,
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	combout => \inst12|Mux0~0_combout\);

-- Location: LABCELL_X29_Y7_N15
\inst12|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux0~1_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(71) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(23))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(55)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(71) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(39)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(71) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(23))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(55)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(71) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(39)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(39),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(55),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	combout => \inst12|Mux0~1_combout\);

-- Location: LABCELL_X29_Y7_N42
\inst12|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux0~2_combout\ = ( \inst12|Mux8~5_combout\ & ( \inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst12|Mux8~6_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst12|Mux0~1_combout\))) ) ) ) # ( !\inst12|Mux8~5_combout\ & 
-- ( \inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst12|Mux8~6_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst12|Mux0~1_combout\))) ) ) ) # ( \inst12|Mux8~5_combout\ & ( !\inst3|Add0~1_sumout\ & ( 
-- (!\inst2|pixel_column[1]~DUPLICATE_q\) # (\inst12|Mux0~0_combout\) ) ) ) # ( !\inst12|Mux8~5_combout\ & ( !\inst3|Add0~1_sumout\ & ( (\inst2|pixel_column[1]~DUPLICATE_q\ & \inst12|Mux0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux8~6_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst12|ALT_INV_Mux0~0_combout\,
	datad => \inst12|ALT_INV_Mux0~1_combout\,
	datae => \inst12|ALT_INV_Mux8~5_combout\,
	dataf => \inst3|ALT_INV_Add0~1_sumout\,
	combout => \inst12|Mux0~2_combout\);

-- Location: MLABCELL_X23_Y7_N21
\inst12|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux10~0_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(1) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(17))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(49)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(1) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(33)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(1) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(17))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(49)))) 
-- ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(1) & ( (\inst12|altsyncram_component|auto_generated|q_a\(33) & \inst12|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(33),
	datac => \inst12|ALT_INV_Add0~0_combout\,
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(49),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \inst12|Mux10~0_combout\);

-- Location: MLABCELL_X23_Y7_N36
\inst12|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux10~1_combout\ = ( \inst12|Add0~0_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(57) & ( (!\inst12|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(25))) # (\inst12|Add0~1_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(41)))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(57) & ( (!\inst12|Add0~1_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( 
-- \inst12|Add0~0_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(57) & ( (!\inst12|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(25))) # (\inst12|Add0~1_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(41)))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(57) & ( (\inst12|Add0~1_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	combout => \inst12|Mux10~1_combout\);

-- Location: MLABCELL_X23_Y7_N42
\inst12|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux10~2_combout\ = ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst12|Mux2~0_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst12|Mux2~1_combout\) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst12|Mux2~0_combout\ & ( (!\inst3|Add0~1_sumout\ & 
-- (\inst12|Mux10~0_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst12|Mux10~1_combout\))) ) ) ) # ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst12|Mux2~0_combout\ & ( (\inst3|Add0~1_sumout\ & \inst12|Mux2~1_combout\) ) ) ) # ( 
-- !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst12|Mux2~0_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst12|Mux10~0_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst12|Mux10~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux10~0_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst12|ALT_INV_Mux10~1_combout\,
	datad => \inst12|ALT_INV_Mux2~1_combout\,
	datae => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	dataf => \inst12|ALT_INV_Mux2~0_combout\,
	combout => \inst12|Mux10~2_combout\);

-- Location: LABCELL_X29_Y7_N6
\inst12|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~1_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(59) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(11))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(43)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(59) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(27)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(59) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(11))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(43)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(59) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	combout => \inst12|Mux8~1_combout\);

-- Location: LABCELL_X29_Y7_N30
\inst12|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~0_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(3) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(19))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(51)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(3) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(35)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(3) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(19))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(51)))) 
-- ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(3) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(35)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(51),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \inst12|Mux8~0_combout\);

-- Location: LABCELL_X29_Y7_N54
\inst12|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~4_combout\ = ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst12|Mux8~0_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst12|Mux8~2_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst12|Mux8~3_combout\))) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( 
-- \inst12|Mux8~0_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst12|Mux8~1_combout\) ) ) ) # ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst12|Mux8~0_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst12|Mux8~2_combout\)) # (\inst3|Add0~1_sumout\ & 
-- ((\inst12|Mux8~3_combout\))) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst12|Mux8~0_combout\ & ( (\inst3|Add0~1_sumout\ & \inst12|Mux8~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datab => \inst12|ALT_INV_Mux8~2_combout\,
	datac => \inst12|ALT_INV_Mux8~3_combout\,
	datad => \inst12|ALT_INV_Mux8~1_combout\,
	datae => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	dataf => \inst12|ALT_INV_Mux8~0_combout\,
	combout => \inst12|Mux8~4_combout\);

-- Location: MLABCELL_X23_Y7_N48
\inst12|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~4_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(45) & ( \inst12|altsyncram_component|auto_generated|q_a\(61) & ( ((!\inst12|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(13)))) # (\inst12|Add0~1_combout\ 
-- & (\inst12|altsyncram_component|auto_generated|q_a\(29)))) # (\inst12|Add0~0_combout\) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(45) & ( \inst12|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst12|Add0~1_combout\ & 
-- (((\inst12|altsyncram_component|auto_generated|q_a\(13) & !\inst12|Add0~0_combout\)))) # (\inst12|Add0~1_combout\ & (((\inst12|Add0~0_combout\)) # (\inst12|altsyncram_component|auto_generated|q_a\(29)))) ) ) ) # ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(45) & ( !\inst12|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst12|Add0~1_combout\ & (((\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(13))))) # 
-- (\inst12|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(29) & ((!\inst12|Add0~0_combout\)))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(45) & ( !\inst12|altsyncram_component|auto_generated|q_a\(61) & ( 
-- (!\inst12|Add0~0_combout\ & ((!\inst12|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(13)))) # (\inst12|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst12|ALT_INV_Add0~0_combout\,
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	combout => \inst12|Mux2~4_combout\);

-- Location: MLABCELL_X23_Y7_N33
\inst12|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~5_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(69) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(21))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(53)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(69) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(37)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(69) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(21))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(53)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(69) & ( (\inst12|altsyncram_component|auto_generated|q_a\(37) & \inst12|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(37),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(53),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	combout => \inst12|Mux2~5_combout\);

-- Location: MLABCELL_X23_Y7_N24
\inst12|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~6_combout\ = ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst12|Mux2~3_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst12|Mux2~4_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst12|Mux2~5_combout\))) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( 
-- \inst12|Mux2~3_combout\ & ( (\inst12|Mux2~2_combout\) # (\inst3|Add0~1_sumout\) ) ) ) # ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst12|Mux2~3_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst12|Mux2~4_combout\)) # (\inst3|Add0~1_sumout\ & 
-- ((\inst12|Mux2~5_combout\))) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst12|Mux2~3_combout\ & ( (!\inst3|Add0~1_sumout\ & \inst12|Mux2~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux2~4_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst12|ALT_INV_Mux2~5_combout\,
	datad => \inst12|ALT_INV_Mux2~2_combout\,
	datae => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	dataf => \inst12|ALT_INV_Mux2~3_combout\,
	combout => \inst12|Mux2~6_combout\);

-- Location: LABCELL_X24_Y7_N33
\inst12|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~5_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(68) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(20))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(52)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(68) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(36)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(68) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(20))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(52)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(68) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(36)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(36),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(52),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	combout => \inst12|Mux3~5_combout\);

-- Location: LABCELL_X24_Y7_N12
\inst12|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~4_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(28) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(60)) ) ) ) # ( !\inst12|Add0~1_combout\ & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(28) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(12)))) # (\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(44))) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(28) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(60)) ) ) ) # ( !\inst12|Add0~1_combout\ & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(28) & ( (!\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(12)))) # (\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(44))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst12|ALT_INV_Add0~0_combout\,
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	combout => \inst12|Mux3~4_combout\);

-- Location: LABCELL_X24_Y7_N48
\inst12|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~6_combout\ = ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst12|Mux3~2_combout\ & ( (!\inst3|Add0~1_sumout\ & ((\inst12|Mux3~4_combout\))) # (\inst3|Add0~1_sumout\ & (\inst12|Mux3~5_combout\)) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( 
-- \inst12|Mux3~2_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst12|Mux3~3_combout\) ) ) ) # ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst12|Mux3~2_combout\ & ( (!\inst3|Add0~1_sumout\ & ((\inst12|Mux3~4_combout\))) # (\inst3|Add0~1_sumout\ & 
-- (\inst12|Mux3~5_combout\)) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst12|Mux3~2_combout\ & ( (\inst12|Mux3~3_combout\ & \inst3|Add0~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux3~3_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst12|ALT_INV_Mux3~5_combout\,
	datad => \inst12|ALT_INV_Mux3~4_combout\,
	datae => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	dataf => \inst12|ALT_INV_Mux3~2_combout\,
	combout => \inst12|Mux3~6_combout\);

-- Location: LABCELL_X21_Y7_N6
\inst12|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~4_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(30) & ( \inst12|altsyncram_component|auto_generated|q_a\(62) & ( ((!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(14))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(46))))) # (\inst12|Add0~1_combout\) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(30) & ( \inst12|altsyncram_component|auto_generated|q_a\(62) & ( (!\inst12|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(14) & ((!\inst12|Add0~1_combout\)))) # (\inst12|Add0~0_combout\ & (((\inst12|Add0~1_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(46))))) ) ) ) # ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(30) & ( !\inst12|altsyncram_component|auto_generated|q_a\(62) & ( (!\inst12|Add0~0_combout\ & (((\inst12|Add0~1_combout\)) # (\inst12|altsyncram_component|auto_generated|q_a\(14)))) # 
-- (\inst12|Add0~0_combout\ & (((\inst12|altsyncram_component|auto_generated|q_a\(46) & !\inst12|Add0~1_combout\)))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(30) & ( !\inst12|altsyncram_component|auto_generated|q_a\(62) & ( 
-- (!\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(14))) # (\inst12|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(46)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	datad => \inst12|ALT_INV_Add0~1_combout\,
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	combout => \inst12|Mux1~4_combout\);

-- Location: LABCELL_X29_Y7_N27
\inst12|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~5_combout\ = ( \inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(70) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(22))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(54)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(70) & ( (!\inst12|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(38)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(70) & ( (!\inst12|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(22))) # (\inst12|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(54)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(70) & ( (\inst12|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(38)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(54),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(38),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	combout => \inst12|Mux1~5_combout\);

-- Location: LABCELL_X26_Y9_N30
\inst12|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~6_combout\ = ( \inst12|Mux1~5_combout\ & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( (\inst12|Mux1~4_combout\) # (\inst3|Add0~1_sumout\) ) ) ) # ( !\inst12|Mux1~5_combout\ & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|Add0~1_sumout\ & 
-- \inst12|Mux1~4_combout\) ) ) ) # ( \inst12|Mux1~5_combout\ & ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|Add0~1_sumout\ & (\inst12|Mux1~2_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst12|Mux1~3_combout\))) ) ) ) # ( !\inst12|Mux1~5_combout\ & ( 
-- !\inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|Add0~1_sumout\ & (\inst12|Mux1~2_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst12|Mux1~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux1~2_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst12|ALT_INV_Mux1~4_combout\,
	datad => \inst12|ALT_INV_Mux1~3_combout\,
	datae => \inst12|ALT_INV_Mux1~5_combout\,
	dataf => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	combout => \inst12|Mux1~6_combout\);

-- Location: LABCELL_X19_Y7_N54
\inst12|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Equal0~1_combout\ = ( !\inst12|Mux1~6_combout\ & ( (!\inst12|Mux10~2_combout\ & (!\inst12|Mux8~4_combout\ & (!\inst12|Mux2~6_combout\ & !\inst12|Mux3~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux10~2_combout\,
	datab => \inst12|ALT_INV_Mux8~4_combout\,
	datac => \inst12|ALT_INV_Mux2~6_combout\,
	datad => \inst12|ALT_INV_Mux3~6_combout\,
	dataf => \inst12|ALT_INV_Mux1~6_combout\,
	combout => \inst12|Equal0~1_combout\);

-- Location: LABCELL_X21_Y7_N18
\inst2|blue_out3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~2_combout\ = ( \inst12|Equal0~1_combout\ & ( (\inst2|video_on~combout\ & ((!\inst3|red~2_combout\) # ((\inst12|Equal0~0_combout\ & !\inst12|Mux0~2_combout\)))) ) ) # ( !\inst12|Equal0~1_combout\ & ( (!\inst3|red~2_combout\ & 
-- \inst2|video_on~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001011000010100000101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~2_combout\,
	datab => \inst12|ALT_INV_Equal0~0_combout\,
	datac => \inst2|ALT_INV_video_on~combout\,
	datad => \inst12|ALT_INV_Mux0~2_combout\,
	dataf => \inst12|ALT_INV_Equal0~1_combout\,
	combout => \inst2|blue_out3~2_combout\);

-- Location: M10K_X30_Y8_N0
\inst13|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016DA9ED400165A4A4400165A4AC400165A0A440016DA9ED400005A9C000002881280001408105000A0500C040500500C0288028002805DB6DA9ED6D5B6DFFED680B6FB9ED40002DA9E800",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\toolbox.mif",
	init_file_layout => "port_a",
	logical_ram_name => "toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 179,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X24_Y9_N39
\inst13|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux10~6_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(149) & ( ((!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(133))) # (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(165))))) # (\inst12|Add0~1_combout\) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(149) & ( (!\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(133))) # (\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(165)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(133),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(165),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(149),
	combout => \inst13|Mux10~6_combout\);

-- Location: LABCELL_X19_Y9_N45
\inst13|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~4_combout\ = ( \inst2|pixel_column\(2) & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst2|pixel_column[4]~DUPLICATE_q\) # (\inst2|pixel_column\(3)))) ) ) # ( !\inst2|pixel_column\(2) & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & 
-- ((\inst2|pixel_column[4]~DUPLICATE_q\) # (\inst2|pixel_column\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010001010100010101010100010101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_pixel_column\(3),
	datac => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst13|Mux6~4_combout\);

-- Location: LABCELL_X24_Y9_N12
\inst13|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux10~7_combout\ = ( \inst11|Mux7~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(161) & ( (\inst13|Mux6~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(129)) ) ) ) # ( !\inst11|Mux7~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(161) & ( (!\inst13|Mux6~4_combout\ & ((\inst13|Mux10~6_combout\))) # (\inst13|Mux6~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(145))) ) ) ) # ( \inst11|Mux7~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(161) & ( (\inst13|altsyncram_component|auto_generated|q_a\(129) & !\inst13|Mux6~4_combout\) ) ) ) # ( !\inst11|Mux7~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(161) & ( 
-- (!\inst13|Mux6~4_combout\ & ((\inst13|Mux10~6_combout\))) # (\inst13|Mux6~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(145))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(145),
	datab => \inst13|ALT_INV_Mux10~6_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	datad => \inst13|ALT_INV_Mux6~4_combout\,
	datae => \inst11|ALT_INV_Mux7~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(161),
	combout => \inst13|Mux10~7_combout\);

-- Location: LABCELL_X25_Y7_N36
\inst13|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux10~4_combout\ = ( \inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(137) & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(153)))) # (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(169))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(137) & ( (\inst12|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(121)) ) ) ) # ( 
-- \inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(137) & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(153)))) # (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(169))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(137) & ( (\inst13|altsyncram_component|auto_generated|q_a\(121) & !\inst12|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(121),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(153),
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(137),
	combout => \inst13|Mux10~4_combout\);

-- Location: LABCELL_X19_Y9_N42
\inst13|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~3_combout\ = ( \inst2|pixel_column\(2) & ( (\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst2|pixel_column[4]~DUPLICATE_q\) # (\inst2|pixel_column\(3)))) ) ) # ( !\inst2|pixel_column\(2) & ( (\inst2|pixel_column[1]~DUPLICATE_q\ & 
-- ((!\inst2|pixel_column\(3)) # (\inst2|pixel_column[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001010101010001000101010101010101000100010101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_pixel_column\(3),
	datad => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst13|Mux6~3_combout\);

-- Location: LABCELL_X24_Y9_N30
\inst13|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux10~5_combout\ = ( \inst13|Mux6~3_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(157) & ( (\inst11|Mux7~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(141)) ) ) ) # ( !\inst13|Mux6~3_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(157) & ( (!\inst11|Mux7~1_combout\ & ((\inst13|Mux10~4_combout\))) # (\inst11|Mux7~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(125))) ) ) ) # ( \inst13|Mux6~3_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(157) & ( (\inst13|altsyncram_component|auto_generated|q_a\(141) & !\inst11|Mux7~1_combout\) ) ) ) # ( !\inst13|Mux6~3_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(157) & ( 
-- (!\inst11|Mux7~1_combout\ & ((\inst13|Mux10~4_combout\))) # (\inst11|Mux7~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(125))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(141),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	datac => \inst11|ALT_INV_Mux7~1_combout\,
	datad => \inst13|ALT_INV_Mux10~4_combout\,
	datae => \inst13|ALT_INV_Mux6~3_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(157),
	combout => \inst13|Mux10~5_combout\);

-- Location: MLABCELL_X28_Y9_N42
\inst13|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~6_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(109) & ( \inst13|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst14|Add0~1_combout\ & (((!\inst12|Add0~0_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(45)))) # (\inst14|Add0~1_combout\ & (((\inst12|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(77))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(109) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst14|Add0~1_combout\ & (((!\inst12|Add0~0_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(45)))) # (\inst14|Add0~1_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(77) & !\inst12|Add0~0_combout\)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(109) & ( !\inst13|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(45) & ((\inst12|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & (((\inst12|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(77))))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(109) & ( !\inst13|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(45) & ((\inst12|Add0~0_combout\)))) # 
-- (\inst14|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(77) & !\inst12|Add0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(77),
	datad => \inst12|ALT_INV_Add0~0_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(109),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst13|Mux2~6_combout\);

-- Location: LABCELL_X19_Y9_N36
\inst13|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~0_combout\ = ( \inst2|pixel_column\(3) & ( (\inst2|pixel_column[1]~DUPLICATE_q\ & (!\inst2|pixel_column\(2) & ((\inst2|pixel_column\(5)) # (\inst2|pixel_column[4]~DUPLICATE_q\)))) ) ) # ( !\inst2|pixel_column\(3) & ( (!\inst2|pixel_column\(2) 
-- & (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst2|pixel_column\(5)) # (\inst2|pixel_column[4]~DUPLICATE_q\)))) # (\inst2|pixel_column\(2) & (((!\inst2|pixel_column[4]~DUPLICATE_q\) # (!\inst2|pixel_column\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100101100101011110010110000010000010100000001000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst2|ALT_INV_pixel_column\(3),
	combout => \inst13|Mux6~0_combout\);

-- Location: LABCELL_X19_Y9_N39
\inst13|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~1_combout\ = ( \inst2|pixel_column\(2) & ( (!\inst2|pixel_column\(3) & \inst2|pixel_column\(5)) ) ) # ( !\inst2|pixel_column\(2) & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (!\inst2|pixel_column\(3) & (!\inst2|pixel_column[4]~DUPLICATE_q\ $ 
-- (!\inst2|pixel_column\(5))))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst2|pixel_column\(3) & (!\inst2|pixel_column[4]~DUPLICATE_q\ $ (\inst2|pixel_column\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010010000001001001001000000100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(3),
	datad => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst13|Mux6~1_combout\);

-- Location: MLABCELL_X28_Y9_N18
\inst13|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~2_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(29) & ( \inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(61)))) # (\inst13|Mux6~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(93))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(29) & ( \inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(61)))) # 
-- (\inst13|Mux6~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(93))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(29) & ( !\inst13|Mux6~1_combout\ & ( (\inst13|Mux6~0_combout\) # (\inst13|Mux2~6_combout\) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(29) & ( !\inst13|Mux6~1_combout\ & ( (\inst13|Mux2~6_combout\ & !\inst13|Mux6~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(93),
	datab => \inst13|ALT_INV_Mux2~6_combout\,
	datac => \inst13|ALT_INV_Mux6~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	dataf => \inst13|ALT_INV_Mux6~1_combout\,
	combout => \inst13|Mux6~2_combout\);

-- Location: LABCELL_X25_Y7_N0
\inst13|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~0_combout\ = ( \inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(81)))) # (\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(113))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst12|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(49)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(81)))) # (\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(113))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(17) & ( (\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(49)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(113),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(81),
	datac => \inst12|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(49),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inst13|Mux2~0_combout\);

-- Location: MLABCELL_X23_Y9_N36
\inst13|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux10~0_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(1) & ( \inst12|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(33)))) # (\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(97))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(1) & ( \inst12|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(33)))) # 
-- (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(97))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(1) & ( !\inst12|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(65)) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(1) & ( !\inst12|Add0~0_combout\ & ( (\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(65)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(97),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(33),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \inst12|ALT_INV_Add0~0_combout\,
	combout => \inst13|Mux10~0_combout\);

-- Location: LABCELL_X26_Y9_N9
\inst13|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux10~1_combout\ = ( \inst13|Mux10~0_combout\ & ( (!\inst12|Add0~1_combout\) # (\inst13|Mux2~0_combout\) ) ) # ( !\inst13|Mux10~0_combout\ & ( (\inst12|Add0~1_combout\ & \inst13|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst13|ALT_INV_Mux2~0_combout\,
	dataf => \inst13|ALT_INV_Mux10~0_combout\,
	combout => \inst13|Mux10~1_combout\);

-- Location: LABCELL_X29_Y8_N6
\inst13|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~5_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(9) & ( \inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(73))) # (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(105)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(9) & ( \inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(73))) # 
-- (\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(105)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(9) & ( !\inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(41)) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(9) & ( !\inst14|Add0~1_combout\ & ( (\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(41)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(73),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(105),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst13|Mux2~5_combout\);

-- Location: LABCELL_X29_Y8_N12
\inst13|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux10~2_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(25) & ( \inst13|Mux6~0_combout\ & ( (!\inst13|Mux6~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(89)) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(25) & ( \inst13|Mux6~0_combout\ & ( (\inst13|Mux6~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(89)) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(25) & ( 
-- !\inst13|Mux6~0_combout\ & ( (!\inst13|Mux6~1_combout\ & ((\inst13|Mux2~5_combout\))) # (\inst13|Mux6~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(57))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(25) & ( 
-- !\inst13|Mux6~0_combout\ & ( (!\inst13|Mux6~1_combout\ & ((\inst13|Mux2~5_combout\))) # (\inst13|Mux6~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(57))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	datab => \inst13|ALT_INV_Mux2~5_combout\,
	datac => \inst13|ALT_INV_Mux6~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(89),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \inst13|ALT_INV_Mux6~0_combout\,
	combout => \inst13|Mux10~2_combout\);

-- Location: MLABCELL_X28_Y9_N30
\inst13|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~3_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(37) & ( (!\inst14|Add0~1_combout\ & (((\inst12|Add0~0_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(5)))) # (\inst14|Add0~1_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(101) & \inst12|Add0~0_combout\)))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(37) & ( (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(5) & 
-- ((!\inst12|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(101) & \inst12|Add0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001000000001101000100110011110100010011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(101),
	datad => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(37),
	combout => \inst13|Mux2~3_combout\);

-- Location: LABCELL_X19_Y9_N30
\inst13|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~1_combout\ = ( \inst2|pixel_column\(3) & ( (!\inst2|pixel_column[4]~DUPLICATE_q\ & (!\inst2|pixel_column\(5) & ((\inst2|pixel_column\(2)) # (\inst2|pixel_column[1]~DUPLICATE_q\)))) # (\inst2|pixel_column[4]~DUPLICATE_q\ & 
-- (!\inst2|pixel_column[1]~DUPLICATE_q\ & (!\inst2|pixel_column\(2) & \inst2|pixel_column\(5)))) ) ) # ( !\inst2|pixel_column\(3) & ( (\inst2|pixel_column\(5) & (!\inst2|pixel_column[4]~DUPLICATE_q\ $ (\inst2|pixel_column\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000011000000001100001101001100001000000100110000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst2|ALT_INV_pixel_column\(3),
	combout => \inst13|Mux2~1_combout\);

-- Location: LABCELL_X29_Y8_N0
\inst13|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~2_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(53) & ( \inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(85))) # (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(117)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(53) & ( \inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(85))) # 
-- (\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(117)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(53) & ( !\inst14|Add0~1_combout\ & ( (\inst12|Add0~0_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(53) & ( !\inst14|Add0~1_combout\ & ( (\inst13|altsyncram_component|auto_generated|q_a\(21) & !\inst12|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(85),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(117),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(53),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst13|Mux2~2_combout\);

-- Location: MLABCELL_X28_Y9_N9
\inst13|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~4_combout\ = ( \inst13|Mux2~2_combout\ & ( (!\inst13|Mux2~3_combout\ & (!\inst12|Add0~1_combout\ & ((!\inst13|altsyncram_component|auto_generated|q_a\(69)) # (!\inst13|Mux2~1_combout\)))) ) ) # ( !\inst13|Mux2~2_combout\ & ( 
-- ((!\inst13|Mux2~3_combout\ & ((!\inst13|altsyncram_component|auto_generated|q_a\(69)) # (!\inst13|Mux2~1_combout\)))) # (\inst12|Add0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110110011101110111011001110001000100000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux2~3_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	datad => \inst13|ALT_INV_Mux2~1_combout\,
	dataf => \inst13|ALT_INV_Mux2~2_combout\,
	combout => \inst13|Mux2~4_combout\);

-- Location: LABCELL_X26_Y9_N12
\inst13|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux10~3_combout\ = ( \inst13|Mux10~2_combout\ & ( \inst13|Mux2~4_combout\ & ( (!\inst3|Add0~1_sumout\ & (((!\inst2|pixel_column[1]~DUPLICATE_q\ & \inst13|Mux10~1_combout\)))) # (\inst3|Add0~1_sumout\ & (((!\inst2|pixel_column[1]~DUPLICATE_q\)) # 
-- (\inst13|Mux6~2_combout\))) ) ) ) # ( !\inst13|Mux10~2_combout\ & ( \inst13|Mux2~4_combout\ & ( (!\inst3|Add0~1_sumout\ & (((!\inst2|pixel_column[1]~DUPLICATE_q\ & \inst13|Mux10~1_combout\)))) # (\inst3|Add0~1_sumout\ & (\inst13|Mux6~2_combout\ & 
-- (\inst2|pixel_column[1]~DUPLICATE_q\))) ) ) ) # ( \inst13|Mux10~2_combout\ & ( !\inst13|Mux2~4_combout\ & ( (!\inst3|Add0~1_sumout\ & (((\inst13|Mux10~1_combout\) # (\inst2|pixel_column[1]~DUPLICATE_q\)))) # (\inst3|Add0~1_sumout\ & 
-- (((!\inst2|pixel_column[1]~DUPLICATE_q\)) # (\inst13|Mux6~2_combout\))) ) ) ) # ( !\inst13|Mux10~2_combout\ & ( !\inst13|Mux2~4_combout\ & ( (!\inst3|Add0~1_sumout\ & (((\inst13|Mux10~1_combout\) # (\inst2|pixel_column[1]~DUPLICATE_q\)))) # 
-- (\inst3|Add0~1_sumout\ & (\inst13|Mux6~2_combout\ & (\inst2|pixel_column[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110111001101001111011111110100000001110000010011000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux6~2_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datad => \inst13|ALT_INV_Mux10~1_combout\,
	datae => \inst13|ALT_INV_Mux10~2_combout\,
	dataf => \inst13|ALT_INV_Mux2~4_combout\,
	combout => \inst13|Mux10~3_combout\);

-- Location: LABCELL_X26_Y9_N6
\inst13|Mux10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux10~8_combout\ = ( \inst13|Mux10~3_combout\ & ( (!\inst14|Add0~0_combout\) # ((!\inst3|Add0~1_sumout\ & (\inst13|Mux10~7_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst13|Mux10~5_combout\)))) ) ) # ( !\inst13|Mux10~3_combout\ & ( 
-- (\inst14|Add0~0_combout\ & ((!\inst3|Add0~1_sumout\ & (\inst13|Mux10~7_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst13|Mux10~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100010000010110111011101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst13|ALT_INV_Mux10~7_combout\,
	datac => \inst13|ALT_INV_Mux10~5_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst13|ALT_INV_Mux10~3_combout\,
	combout => \inst13|Mux10~8_combout\);

-- Location: M10K_X22_Y9_N0
\inst13|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004FE480000049FF800000493C800000000000000000000000000000000000000000002000000000000000000800000000082C000300003C6D836C002D8C1B0000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\toolbox.mif",
	init_file_layout => "port_a",
	logical_ram_name => "toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 179,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X30_Y5_N0
\inst13|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DB6DB6B000DF76FFF000DF7EDBF000DF7FDFF000DB6DB6B000036DB000001861860000C061808002030030301803003006C018000600DAD76DB5B619B74935EE02D6E9ADB0001B6DB600",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\toolbox.mif",
	init_file_layout => "port_a",
	logical_ram_name => "toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 179,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X26_Y6_N30
\inst13|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~12_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(142) & ( \inst12|Add0~0_combout\ & ( (!\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(174))) # (\inst12|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(158)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(142) & ( \inst12|Add0~0_combout\ & ( (!\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(174))) # 
-- (\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(158)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(142) & ( !\inst12|Add0~0_combout\ & ( (!\inst12|Add0~1_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(158)) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(142) & ( !\inst12|Add0~0_combout\ & ( (\inst12|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(158)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(174),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(158),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(142),
	dataf => \inst12|ALT_INV_Add0~0_combout\,
	combout => \inst13|Mux1~12_combout\);

-- Location: LABCELL_X26_Y6_N36
\inst13|Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~13_combout\ = ( \inst13|Mux6~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(170) & ( (\inst11|Mux7~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(154)) ) ) ) # ( !\inst13|Mux6~4_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(170) & ( (!\inst11|Mux7~0_combout\ & ((\inst13|Mux1~12_combout\))) # (\inst11|Mux7~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(138))) ) ) ) # ( \inst13|Mux6~4_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(170) & ( (\inst13|altsyncram_component|auto_generated|q_a\(154) & !\inst11|Mux7~0_combout\) ) ) ) # ( !\inst13|Mux6~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(170) & ( 
-- (!\inst11|Mux7~0_combout\ & ((\inst13|Mux1~12_combout\))) # (\inst11|Mux7~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(138))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(154),
	datab => \inst11|ALT_INV_Mux7~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(138),
	datad => \inst13|ALT_INV_Mux1~12_combout\,
	datae => \inst13|ALT_INV_Mux6~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	combout => \inst13|Mux1~13_combout\);

-- Location: LABCELL_X25_Y7_N42
\inst13|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~10_combout\ = ( \inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(162) & ( (!\inst12|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(178)) ) ) ) # ( !\inst12|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(162) & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(130)))) # (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(146))) ) ) ) # ( 
-- \inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(162) & ( (\inst12|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(178)) ) ) ) # ( !\inst12|Add0~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(162) & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(130)))) # (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(146))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(146),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(178),
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(162),
	combout => \inst13|Mux1~10_combout\);

-- Location: LABCELL_X25_Y7_N48
\inst13|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~11_combout\ = ( \inst13|Mux6~3_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(134) & ( (!\inst11|Mux7~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(150)))) # (\inst11|Mux7~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(166))) ) ) ) # ( !\inst13|Mux6~3_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(134) & ( (\inst13|Mux1~10_combout\) # (\inst11|Mux7~1_combout\) ) ) ) # ( \inst13|Mux6~3_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(134) & ( (!\inst11|Mux7~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(150)))) # (\inst11|Mux7~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(166))) ) ) ) # ( 
-- !\inst13|Mux6~3_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(134) & ( (!\inst11|Mux7~1_combout\ & \inst13|Mux1~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(166),
	datab => \inst11|ALT_INV_Mux7~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(150),
	datad => \inst13|ALT_INV_Mux1~10_combout\,
	datae => \inst13|ALT_INV_Mux6~3_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(134),
	combout => \inst13|Mux1~11_combout\);

-- Location: LABCELL_X29_Y5_N6
\inst13|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~4_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(126) & ( \inst13|altsyncram_component|auto_generated|q_a\(62) & ( ((!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(30)))) # 
-- (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(94)))) # (\inst12|Add0~0_combout\) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(126) & ( \inst13|altsyncram_component|auto_generated|q_a\(62) & ( 
-- (!\inst12|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(30)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(94))))) # (\inst12|Add0~0_combout\ & 
-- (((!\inst14|Add0~1_combout\)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(126) & ( !\inst13|altsyncram_component|auto_generated|q_a\(62) & ( (!\inst12|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(30)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(94))))) # (\inst12|Add0~0_combout\ & (((\inst14|Add0~1_combout\)))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(126) & ( !\inst13|altsyncram_component|auto_generated|q_a\(62) & ( (!\inst12|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(30)))) # 
-- (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(94))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(94),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	combout => \inst13|Mux1~4_combout\);

-- Location: LABCELL_X29_Y5_N30
\inst13|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~3_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(14) & ( \inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(78)))) # (\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(110))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(14) & ( \inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(78)))) # 
-- (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(110))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(14) & ( !\inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(46)) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(14) & ( !\inst14|Add0~1_combout\ & ( (\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(46)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(110),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(78),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst13|Mux1~3_combout\);

-- Location: LABCELL_X29_Y5_N45
\inst13|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~5_combout\ = ( \inst13|Mux1~3_combout\ & ( (!\inst12|Add0~1_combout\) # (\inst13|Mux1~4_combout\) ) ) # ( !\inst13|Mux1~3_combout\ & ( (\inst12|Add0~1_combout\ & \inst13|Mux1~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|ALT_INV_Mux1~4_combout\,
	dataf => \inst13|ALT_INV_Mux1~3_combout\,
	combout => \inst13|Mux1~5_combout\);

-- Location: LABCELL_X29_Y5_N18
\inst13|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~6_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(50) & ( \inst13|altsyncram_component|auto_generated|q_a\(18) & ( (!\inst14|Add0~1_combout\) # ((!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(82))) 
-- # (\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(114))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(50) & ( \inst13|altsyncram_component|auto_generated|q_a\(18) & ( (!\inst12|Add0~0_combout\ & 
-- (((!\inst14|Add0~1_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(82)))) # (\inst12|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(114))))) ) ) ) # ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(50) & ( !\inst13|altsyncram_component|auto_generated|q_a\(18) & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(82) & (\inst14|Add0~1_combout\))) # (\inst12|Add0~0_combout\ & 
-- (((!\inst14|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(114))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(50) & ( !\inst13|altsyncram_component|auto_generated|q_a\(18) & ( (\inst14|Add0~1_combout\ & 
-- ((!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(82))) # (\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(114)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(82),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(114),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(50),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \inst13|Mux1~6_combout\);

-- Location: LABCELL_X29_Y5_N24
\inst13|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux5~0_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(34) & ( \inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(66)))) # (\inst13|Mux6~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(98))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(34) & ( \inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(66)))) # 
-- (\inst13|Mux6~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(98))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(34) & ( !\inst13|Mux6~1_combout\ & ( (\inst13|Mux6~0_combout\) # (\inst13|Mux1~6_combout\) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(34) & ( !\inst13|Mux6~1_combout\ & ( (\inst13|Mux1~6_combout\ & !\inst13|Mux6~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux1~6_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(98),
	datac => \inst13|ALT_INV_Mux6~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(34),
	dataf => \inst13|ALT_INV_Mux6~1_combout\,
	combout => \inst13|Mux5~0_combout\);

-- Location: LABCELL_X31_Y5_N6
\inst13|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~1_combout\ = ( \inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(26) & ( (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(58))) # (\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(122)))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(26) & ( !\inst14|Add0~1_combout\ ) ) ) # ( \inst12|Add0~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(26) & ( (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(58))) # (\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(122)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100110101001111110000111100000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(122),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \inst13|Mux1~1_combout\);

-- Location: M10K_X30_Y9_N0
\inst13|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004A4A452000422A042000420364200042014420004A4A452000024A400000084200000040420500020200402010020040088008000004925A4A552C16DBB45368025A72D520000A4A4000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\toolbox.mif",
	init_file_layout => "port_a",
	logical_ram_name => "toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 179,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y5_N30
\inst13|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~0_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(106) & ( \inst13|altsyncram_component|auto_generated|q_a\(10) & ( (!\inst12|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(74)))) # (\inst12|Add0~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(42)) # (\inst14|Add0~1_combout\)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(106) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(10) & ( (!\inst12|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(74)))) # (\inst12|Add0~0_combout\ & (((!\inst14|Add0~1_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(42))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(106) & ( !\inst13|altsyncram_component|auto_generated|q_a\(10) & ( (!\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(74) & (\inst14|Add0~1_combout\))) # (\inst12|Add0~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(42)) # (\inst14|Add0~1_combout\)))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(106) & ( !\inst13|altsyncram_component|auto_generated|q_a\(10) & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(74) & (\inst14|Add0~1_combout\))) # (\inst12|Add0~0_combout\ 
-- & (((!\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(42))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(74),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(106),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \inst13|Mux1~0_combout\);

-- Location: LABCELL_X31_Y5_N12
\inst13|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~2_combout\ = ( \inst13|Mux2~1_combout\ & ( \inst13|Mux1~0_combout\ & ( (\inst12|Add0~1_combout\ & (!\inst13|altsyncram_component|auto_generated|q_a\(90) & !\inst13|Mux1~1_combout\)) ) ) ) # ( !\inst13|Mux2~1_combout\ & ( 
-- \inst13|Mux1~0_combout\ & ( (\inst12|Add0~1_combout\ & !\inst13|Mux1~1_combout\) ) ) ) # ( \inst13|Mux2~1_combout\ & ( !\inst13|Mux1~0_combout\ & ( (!\inst12|Add0~1_combout\) # ((!\inst13|altsyncram_component|auto_generated|q_a\(90) & 
-- !\inst13|Mux1~1_combout\)) ) ) ) # ( !\inst13|Mux2~1_combout\ & ( !\inst13|Mux1~0_combout\ & ( (!\inst12|Add0~1_combout\) # (!\inst13|Mux1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111001100110000110011000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(90),
	datad => \inst13|ALT_INV_Mux1~1_combout\,
	datae => \inst13|ALT_INV_Mux2~1_combout\,
	dataf => \inst13|ALT_INV_Mux1~0_combout\,
	combout => \inst13|Mux1~2_combout\);

-- Location: LABCELL_X31_Y5_N51
\inst13|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~7_combout\ = ( \inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(54)))) # (\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(118))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst14|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(86)) ) ) ) # ( 
-- \inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(54)))) # (\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(118))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(22) & ( (\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(86)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(86),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(118),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(54),
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \inst13|Mux1~7_combout\);

-- Location: LABCELL_X31_Y5_N54
\inst13|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~8_combout\ = ( \inst13|Mux6~1_combout\ & ( \inst13|Mux1~7_combout\ & ( (!\inst13|Mux6~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(70))) # (\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(102)))) 
-- ) ) ) # ( !\inst13|Mux6~1_combout\ & ( \inst13|Mux1~7_combout\ & ( (!\inst13|Mux6~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(38)) ) ) ) # ( \inst13|Mux6~1_combout\ & ( !\inst13|Mux1~7_combout\ & ( (!\inst13|Mux6~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(70))) # (\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(102)))) ) ) ) # ( !\inst13|Mux6~1_combout\ & ( !\inst13|Mux1~7_combout\ & ( (\inst13|Mux6~0_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(38)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(102),
	datac => \inst13|ALT_INV_Mux6~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(38),
	datae => \inst13|ALT_INV_Mux6~1_combout\,
	dataf => \inst13|ALT_INV_Mux1~7_combout\,
	combout => \inst13|Mux1~8_combout\);

-- Location: LABCELL_X29_Y5_N0
\inst13|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~9_combout\ = ( \inst13|Mux1~8_combout\ & ( \inst3|Add0~1_sumout\ & ( (\inst13|Mux5~0_combout\) # (\inst2|pixel_column[1]~DUPLICATE_q\) ) ) ) # ( !\inst13|Mux1~8_combout\ & ( \inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & 
-- \inst13|Mux5~0_combout\) ) ) ) # ( \inst13|Mux1~8_combout\ & ( !\inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst13|Mux1~2_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst13|Mux1~5_combout\)) ) ) ) # ( 
-- !\inst13|Mux1~8_combout\ & ( !\inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst13|Mux1~2_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst13|Mux1~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100010001101110110001000100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datab => \inst13|ALT_INV_Mux1~5_combout\,
	datac => \inst13|ALT_INV_Mux5~0_combout\,
	datad => \inst13|ALT_INV_Mux1~2_combout\,
	datae => \inst13|ALT_INV_Mux1~8_combout\,
	dataf => \inst3|ALT_INV_Add0~1_sumout\,
	combout => \inst13|Mux1~9_combout\);

-- Location: MLABCELL_X28_Y7_N0
\inst13|Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~14_combout\ = ( \inst13|Mux1~9_combout\ & ( \inst3|Add0~1_sumout\ & ( (!\inst14|Add0~0_combout\) # (\inst13|Mux1~11_combout\) ) ) ) # ( !\inst13|Mux1~9_combout\ & ( \inst3|Add0~1_sumout\ & ( (\inst13|Mux1~11_combout\ & 
-- \inst14|Add0~0_combout\) ) ) ) # ( \inst13|Mux1~9_combout\ & ( !\inst3|Add0~1_sumout\ & ( (!\inst14|Add0~0_combout\) # (\inst13|Mux1~13_combout\) ) ) ) # ( !\inst13|Mux1~9_combout\ & ( !\inst3|Add0~1_sumout\ & ( (\inst13|Mux1~13_combout\ & 
-- \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux1~13_combout\,
	datab => \inst13|ALT_INV_Mux1~11_combout\,
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst13|ALT_INV_Mux1~9_combout\,
	dataf => \inst3|ALT_INV_Add0~1_sumout\,
	combout => \inst13|Mux1~14_combout\);

-- Location: LABCELL_X26_Y6_N24
\inst13|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux9~4_combout\ = ( \inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(170) & ( (\inst13|altsyncram_component|auto_generated|q_a\(154)) # (\inst12|Add0~1_combout\) ) ) ) # ( !\inst12|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(170) & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(122)))) # (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(138))) ) ) ) # ( 
-- \inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(170) & ( (!\inst12|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(154)) ) ) ) # ( !\inst12|Add0~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(170) & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(122)))) # (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(138))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(138),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(154),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(122),
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	combout => \inst13|Mux9~4_combout\);

-- Location: LABCELL_X26_Y6_N0
\inst13|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux9~5_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(142) & ( \inst13|Mux9~4_combout\ & ( (!\inst11|Mux7~1_combout\) # ((!\inst13|Mux6~3_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(126)))) # 
-- (\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(158)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(142) & ( \inst13|Mux9~4_combout\ & ( (!\inst11|Mux7~1_combout\ & (((!\inst13|Mux6~3_combout\)))) # 
-- (\inst11|Mux7~1_combout\ & ((!\inst13|Mux6~3_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(126)))) # (\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(158))))) ) ) ) # ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(142) & ( !\inst13|Mux9~4_combout\ & ( (!\inst11|Mux7~1_combout\ & (((\inst13|Mux6~3_combout\)))) # (\inst11|Mux7~1_combout\ & ((!\inst13|Mux6~3_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(126)))) # (\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(158))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(142) & ( !\inst13|Mux9~4_combout\ & ( 
-- (\inst11|Mux7~1_combout\ & ((!\inst13|Mux6~3_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(126)))) # (\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(158))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~1_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(158),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	datad => \inst13|ALT_INV_Mux6~3_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(142),
	dataf => \inst13|ALT_INV_Mux9~4_combout\,
	combout => \inst13|Mux9~5_combout\);

-- Location: LABCELL_X29_Y5_N36
\inst13|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux5~1_combout\ = ( \inst13|Mux6~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(62) & ( (!\inst13|Mux6~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(30)))) # (\inst13|Mux6~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(94))) ) ) ) # ( !\inst13|Mux6~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(62) & ( (\inst13|Mux6~1_combout\) # (\inst13|Mux1~3_combout\) ) ) ) # ( \inst13|Mux6~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(62) & ( (!\inst13|Mux6~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(30)))) # (\inst13|Mux6~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(94))) ) ) ) # ( 
-- !\inst13|Mux6~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(62) & ( (\inst13|Mux1~3_combout\ & !\inst13|Mux6~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(94),
	datab => \inst13|ALT_INV_Mux1~3_combout\,
	datac => \inst13|ALT_INV_Mux6~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datae => \inst13|ALT_INV_Mux6~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	combout => \inst13|Mux5~1_combout\);

-- Location: LABCELL_X29_Y5_N48
\inst13|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux9~0_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(66) & ( \inst12|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(34))) # (\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(98)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(66) & ( \inst12|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(34))) # 
-- (\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(98)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(66) & ( !\inst12|Add0~0_combout\ & ( (\inst14|Add0~1_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(2)) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(66) & ( !\inst12|Add0~0_combout\ & ( (\inst13|altsyncram_component|auto_generated|q_a\(2) & !\inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(34),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(98),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	dataf => \inst12|ALT_INV_Add0~0_combout\,
	combout => \inst13|Mux9~0_combout\);

-- Location: LABCELL_X29_Y5_N42
\inst13|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux9~1_combout\ = ( \inst13|Mux1~6_combout\ & ( (\inst13|Mux9~0_combout\) # (\inst12|Add0~1_combout\) ) ) # ( !\inst13|Mux1~6_combout\ & ( (!\inst12|Add0~1_combout\ & \inst13|Mux9~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|ALT_INV_Mux9~0_combout\,
	dataf => \inst13|ALT_INV_Mux1~6_combout\,
	combout => \inst13|Mux9~1_combout\);

-- Location: LABCELL_X31_Y5_N42
\inst13|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux9~2_combout\ = ( \inst13|Mux6~0_combout\ & ( \inst13|Mux1~0_combout\ & ( (!\inst13|Mux6~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(26)))) # (\inst13|Mux6~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(90))) 
-- ) ) ) # ( !\inst13|Mux6~0_combout\ & ( \inst13|Mux1~0_combout\ & ( (!\inst13|Mux6~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(58)) ) ) ) # ( \inst13|Mux6~0_combout\ & ( !\inst13|Mux1~0_combout\ & ( (!\inst13|Mux6~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(26)))) # (\inst13|Mux6~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(90))) ) ) ) # ( !\inst13|Mux6~0_combout\ & ( !\inst13|Mux1~0_combout\ & ( 
-- (\inst13|altsyncram_component|auto_generated|q_a\(58) & \inst13|Mux6~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(90),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	datad => \inst13|ALT_INV_Mux6~1_combout\,
	datae => \inst13|ALT_INV_Mux6~0_combout\,
	dataf => \inst13|ALT_INV_Mux1~0_combout\,
	combout => \inst13|Mux9~2_combout\);

-- Location: LABCELL_X31_Y5_N3
\inst13|Mux1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~15_combout\ = ( \inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(38) & ( (!\inst14|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(102)) ) ) ) # ( !\inst12|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(38) & ( (!\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( \inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(38) & ( 
-- (\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(102)) ) ) ) # ( !\inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(38) & ( (!\inst14|Add0~1_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100010001000100001010000010101011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(102),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(38),
	combout => \inst13|Mux1~15_combout\);

-- Location: LABCELL_X31_Y5_N39
\inst13|Mux1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~16_combout\ = ( \inst13|Mux2~1_combout\ & ( \inst13|Mux1~7_combout\ & ( (!\inst13|altsyncram_component|auto_generated|q_a\(70) & (!\inst12|Add0~1_combout\ & !\inst13|Mux1~15_combout\)) ) ) ) # ( !\inst13|Mux2~1_combout\ & ( 
-- \inst13|Mux1~7_combout\ & ( (!\inst12|Add0~1_combout\ & !\inst13|Mux1~15_combout\) ) ) ) # ( \inst13|Mux2~1_combout\ & ( !\inst13|Mux1~7_combout\ & ( ((!\inst13|altsyncram_component|auto_generated|q_a\(70) & !\inst13|Mux1~15_combout\)) # 
-- (\inst12|Add0~1_combout\) ) ) ) # ( !\inst13|Mux2~1_combout\ & ( !\inst13|Mux1~7_combout\ & ( (!\inst13|Mux1~15_combout\) # (\inst12|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111101011110000111111110000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst13|ALT_INV_Mux1~15_combout\,
	datae => \inst13|ALT_INV_Mux2~1_combout\,
	dataf => \inst13|ALT_INV_Mux1~7_combout\,
	combout => \inst13|Mux1~16_combout\);

-- Location: LABCELL_X29_Y5_N54
\inst13|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux9~3_combout\ = ( \inst13|Mux1~16_combout\ & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( (\inst13|Mux5~1_combout\ & \inst3|Add0~1_sumout\) ) ) ) # ( !\inst13|Mux1~16_combout\ & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|Add0~1_sumout\) # 
-- (\inst13|Mux5~1_combout\) ) ) ) # ( \inst13|Mux1~16_combout\ & ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|Add0~1_sumout\ & (\inst13|Mux9~1_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst13|Mux9~2_combout\))) ) ) ) # ( !\inst13|Mux1~16_combout\ & ( 
-- !\inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|Add0~1_sumout\ & (\inst13|Mux9~1_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst13|Mux9~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111111110101111101010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux5~1_combout\,
	datab => \inst13|ALT_INV_Mux9~1_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst13|ALT_INV_Mux9~2_combout\,
	datae => \inst13|ALT_INV_Mux1~16_combout\,
	dataf => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	combout => \inst13|Mux9~3_combout\);

-- Location: LABCELL_X25_Y7_N6
\inst13|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux9~6_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(134) & ( (!\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(166))))) # (\inst12|Add0~1_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(150))))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(134) & ( (!\inst12|Add0~1_combout\ & (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(166)))) # 
-- (\inst12|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(150))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~1_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(166),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(150),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(134),
	combout => \inst13|Mux9~6_combout\);

-- Location: LABCELL_X25_Y7_N24
\inst13|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux9~7_combout\ = ( \inst13|Mux6~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(162) & ( (\inst11|Mux7~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(146)) ) ) ) # ( !\inst13|Mux6~4_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(162) & ( (!\inst11|Mux7~0_combout\ & (\inst13|Mux9~6_combout\)) # (\inst11|Mux7~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(130)))) ) ) ) # ( \inst13|Mux6~4_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(162) & ( (\inst13|altsyncram_component|auto_generated|q_a\(146) & !\inst11|Mux7~0_combout\) ) ) ) # ( !\inst13|Mux6~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(162) & ( 
-- (!\inst11|Mux7~0_combout\ & (\inst13|Mux9~6_combout\)) # (\inst11|Mux7~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(130)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(146),
	datab => \inst13|ALT_INV_Mux9~6_combout\,
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	datae => \inst13|ALT_INV_Mux6~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(162),
	combout => \inst13|Mux9~7_combout\);

-- Location: LABCELL_X20_Y8_N18
\inst13|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux9~8_combout\ = ( \inst14|Add0~0_combout\ & ( (!\inst3|Add0~1_sumout\ & ((\inst13|Mux9~7_combout\))) # (\inst3|Add0~1_sumout\ & (\inst13|Mux9~5_combout\)) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst13|Mux9~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000001011111010100110011001100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux9~5_combout\,
	datab => \inst13|ALT_INV_Mux9~3_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst13|ALT_INV_Mux9~7_combout\,
	datae => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst13|Mux9~8_combout\);

-- Location: MLABCELL_X28_Y9_N36
\inst13|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~0_combout\ = ( \inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(51) & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(83))) # (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(115)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(51) & ( (\inst12|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(51) & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(83))) # (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(115)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(51) & ( (\inst13|altsyncram_component|auto_generated|q_a\(19) & !\inst12|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(83),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(115),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(51),
	combout => \inst13|Mux8~0_combout\);

-- Location: MLABCELL_X28_Y9_N12
\inst13|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~1_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(99) & ( \inst14|Add0~1_combout\ & ( (\inst13|altsyncram_component|auto_generated|q_a\(67)) # (\inst12|Add0~0_combout\) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(99) & ( \inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(67)) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(99) & ( 
-- !\inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(3))) # (\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(35)))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(99) & ( !\inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(3))) # (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(35)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(99),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst13|Mux8~1_combout\);

-- Location: MLABCELL_X28_Y9_N51
\inst13|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~2_combout\ = (!\inst12|Add0~1_combout\ & ((\inst13|Mux8~1_combout\))) # (\inst12|Add0~1_combout\ & (\inst13|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux8~0_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|ALT_INV_Mux8~1_combout\,
	combout => \inst13|Mux8~2_combout\);

-- Location: MLABCELL_X23_Y9_N0
\inst13|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~6_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(11) & ( \inst13|altsyncram_component|auto_generated|q_a\(107) & ( (!\inst14|Add0~1_combout\ & (((!\inst12|Add0~0_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(43))))) # (\inst14|Add0~1_combout\ & (((\inst12|Add0~0_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(75)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(11) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(107) & ( (!\inst14|Add0~1_combout\ & (((\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(43))))) # (\inst14|Add0~1_combout\ & (((\inst12|Add0~0_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(75)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(11) & ( !\inst13|altsyncram_component|auto_generated|q_a\(107) & ( (!\inst14|Add0~1_combout\ & (((!\inst12|Add0~0_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(43))))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(75) & (!\inst12|Add0~0_combout\))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(11) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(107) & ( (!\inst14|Add0~1_combout\ & (((\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(43))))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(75) 
-- & (!\inst12|Add0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(75),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst12|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(107),
	combout => \inst13|Mux8~6_combout\);

-- Location: MLABCELL_X23_Y9_N6
\inst13|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~7_combout\ = ( \inst13|Mux8~6_combout\ & ( \inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(59)))) # (\inst13|Mux6~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(91))) 
-- ) ) ) # ( !\inst13|Mux8~6_combout\ & ( \inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(59)))) # (\inst13|Mux6~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(91))) ) ) ) # ( 
-- \inst13|Mux8~6_combout\ & ( !\inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(27)) ) ) ) # ( !\inst13|Mux8~6_combout\ & ( !\inst13|Mux6~1_combout\ & ( (\inst13|Mux6~0_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(91),
	datab => \inst13|ALT_INV_Mux6~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \inst13|ALT_INV_Mux8~6_combout\,
	dataf => \inst13|ALT_INV_Mux6~1_combout\,
	combout => \inst13|Mux8~7_combout\);

-- Location: LABCELL_X25_Y7_N30
\inst13|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~3_combout\ = ( \inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(23) & ( (!\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(87)))) # (\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(119))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(23) & ( (!\inst12|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(55)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(23) & ( (!\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(87)))) # (\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(119))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(23) & ( (\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(55)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(119),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(87),
	datac => \inst12|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(55),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \inst13|Mux8~3_combout\);

-- Location: MLABCELL_X23_Y9_N51
\inst13|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~4_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(103) & ( (!\inst12|Add0~0_combout\ & (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(7)))) # (\inst12|Add0~0_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(39))) # (\inst14|Add0~1_combout\))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(103) & ( (!\inst14|Add0~1_combout\ & ((!\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(7))) # (\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(39)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000011001010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(39),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(103),
	combout => \inst13|Mux8~4_combout\);

-- Location: MLABCELL_X23_Y9_N57
\inst13|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~5_combout\ = ( \inst13|Mux8~4_combout\ & ( (\inst12|Add0~1_combout\ & !\inst13|Mux8~3_combout\) ) ) # ( !\inst13|Mux8~4_combout\ & ( (!\inst12|Add0~1_combout\ & ((!\inst13|Mux2~1_combout\) # 
-- ((!\inst13|altsyncram_component|auto_generated|q_a\(71))))) # (\inst12|Add0~1_combout\ & (((!\inst13|Mux8~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011011000111110101101100001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~1_combout\,
	datab => \inst13|ALT_INV_Mux2~1_combout\,
	datac => \inst13|ALT_INV_Mux8~3_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	dataf => \inst13|ALT_INV_Mux8~4_combout\,
	combout => \inst13|Mux8~5_combout\);

-- Location: LABCELL_X19_Y9_N6
\inst13|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~8_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(111) & ( \inst13|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst12|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(79))))) # (\inst12|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(47)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(111) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst12|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(79))))) # (\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(47) & (!\inst14|Add0~1_combout\))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(111) & ( !\inst13|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst12|Add0~0_combout\ & 
-- (((\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(79))))) # (\inst12|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(47)))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(111) & ( !\inst13|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst12|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(79))))) # 
-- (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(47) & (!\inst14|Add0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(79),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(111),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \inst13|Mux8~8_combout\);

-- Location: LABCELL_X19_Y9_N12
\inst13|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux4~0_combout\ = ( \inst13|Mux6~0_combout\ & ( \inst13|Mux8~8_combout\ & ( (!\inst13|Mux6~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(31))) # (\inst13|Mux6~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(95)))) 
-- ) ) ) # ( !\inst13|Mux6~0_combout\ & ( \inst13|Mux8~8_combout\ & ( (!\inst13|Mux6~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(63)) ) ) ) # ( \inst13|Mux6~0_combout\ & ( !\inst13|Mux8~8_combout\ & ( (!\inst13|Mux6~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(31))) # (\inst13|Mux6~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(95)))) ) ) ) # ( !\inst13|Mux6~0_combout\ & ( !\inst13|Mux8~8_combout\ & ( (\inst13|Mux6~1_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(63)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datab => \inst13|ALT_INV_Mux6~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(95),
	datae => \inst13|ALT_INV_Mux6~0_combout\,
	dataf => \inst13|ALT_INV_Mux8~8_combout\,
	combout => \inst13|Mux4~0_combout\);

-- Location: MLABCELL_X23_Y9_N42
\inst13|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~9_combout\ = ( \inst13|Mux8~5_combout\ & ( \inst13|Mux4~0_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst3|Add0~1_sumout\ & (\inst13|Mux8~2_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst13|Mux8~7_combout\))))) # 
-- (\inst2|pixel_column[1]~DUPLICATE_q\ & (((\inst3|Add0~1_sumout\)))) ) ) ) # ( !\inst13|Mux8~5_combout\ & ( \inst13|Mux4~0_combout\ & ( ((!\inst3|Add0~1_sumout\ & (\inst13|Mux8~2_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst13|Mux8~7_combout\)))) # 
-- (\inst2|pixel_column[1]~DUPLICATE_q\) ) ) ) # ( \inst13|Mux8~5_combout\ & ( !\inst13|Mux4~0_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst3|Add0~1_sumout\ & (\inst13|Mux8~2_combout\)) # (\inst3|Add0~1_sumout\ & 
-- ((\inst13|Mux8~7_combout\))))) ) ) ) # ( !\inst13|Mux8~5_combout\ & ( !\inst13|Mux4~0_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst3|Add0~1_sumout\ & (\inst13|Mux8~2_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst13|Mux8~7_combout\))))) # 
-- (\inst2|pixel_column[1]~DUPLICATE_q\ & (((!\inst3|Add0~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001111010001000000010101001110101011111110010010100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datab => \inst13|ALT_INV_Mux8~2_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst13|ALT_INV_Mux8~7_combout\,
	datae => \inst13|ALT_INV_Mux8~5_combout\,
	dataf => \inst13|ALT_INV_Mux4~0_combout\,
	combout => \inst13|Mux8~9_combout\);

-- Location: LABCELL_X25_Y8_N51
\inst13|Mux8~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~12_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(135) & ( (!\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(167))))) # (\inst12|Add0~1_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(151))))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(135) & ( (!\inst12|Add0~1_combout\ & (\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(167))))) # 
-- (\inst12|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(151))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(151),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(167),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(135),
	combout => \inst13|Mux8~12_combout\);

-- Location: LABCELL_X25_Y8_N54
\inst13|Mux8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~13_combout\ = ( \inst11|Mux7~0_combout\ & ( \inst13|Mux8~12_combout\ & ( (!\inst13|Mux6~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(131))) # (\inst13|Mux6~4_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(163)))) ) ) ) # ( !\inst11|Mux7~0_combout\ & ( \inst13|Mux8~12_combout\ & ( (!\inst13|Mux6~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(147)) ) ) ) # ( \inst11|Mux7~0_combout\ & ( 
-- !\inst13|Mux8~12_combout\ & ( (!\inst13|Mux6~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(131))) # (\inst13|Mux6~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(163)))) ) ) ) # ( !\inst11|Mux7~0_combout\ & ( 
-- !\inst13|Mux8~12_combout\ & ( (\inst13|altsyncram_component|auto_generated|q_a\(147) & \inst13|Mux6~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(131),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(163),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(147),
	datad => \inst13|ALT_INV_Mux6~4_combout\,
	datae => \inst11|ALT_INV_Mux7~0_combout\,
	dataf => \inst13|ALT_INV_Mux8~12_combout\,
	combout => \inst13|Mux8~13_combout\);

-- Location: LABCELL_X25_Y8_N6
\inst13|Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~10_combout\ = ( \inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(171) & ( (\inst13|altsyncram_component|auto_generated|q_a\(155)) # (\inst12|Add0~1_combout\) ) ) ) # ( !\inst12|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(171) & ( (!\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(123))) # (\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(139)))) ) ) ) # ( 
-- \inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(171) & ( (!\inst12|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(155)) ) ) ) # ( !\inst12|Add0~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(171) & ( (!\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(123))) # (\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(139)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(123),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(155),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(139),
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	combout => \inst13|Mux8~10_combout\);

-- Location: LABCELL_X25_Y8_N12
\inst13|Mux8~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~11_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(143) & ( \inst13|Mux8~10_combout\ & ( (!\inst11|Mux7~1_combout\) # ((!\inst13|Mux6~3_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(127)))) # 
-- (\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(159)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(143) & ( \inst13|Mux8~10_combout\ & ( (!\inst11|Mux7~1_combout\ & (!\inst13|Mux6~3_combout\)) # 
-- (\inst11|Mux7~1_combout\ & ((!\inst13|Mux6~3_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(127)))) # (\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(159))))) ) ) ) # ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(143) & ( !\inst13|Mux8~10_combout\ & ( (!\inst11|Mux7~1_combout\ & (\inst13|Mux6~3_combout\)) # (\inst11|Mux7~1_combout\ & ((!\inst13|Mux6~3_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(127)))) # (\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(159))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(143) & ( !\inst13|Mux8~10_combout\ & ( 
-- (\inst11|Mux7~1_combout\ & ((!\inst13|Mux6~3_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(127)))) # (\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(159))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~1_combout\,
	datab => \inst13|ALT_INV_Mux6~3_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(159),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(143),
	dataf => \inst13|ALT_INV_Mux8~10_combout\,
	combout => \inst13|Mux8~11_combout\);

-- Location: LABCELL_X20_Y8_N12
\inst13|Mux8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~14_combout\ = ( \inst13|Mux8~11_combout\ & ( (!\inst14|Add0~0_combout\ & (((\inst13|Mux8~9_combout\)))) # (\inst14|Add0~0_combout\ & (((\inst13|Mux8~13_combout\)) # (\inst3|Add0~1_sumout\))) ) ) # ( !\inst13|Mux8~11_combout\ & ( 
-- (!\inst14|Add0~0_combout\ & (((\inst13|Mux8~9_combout\)))) # (\inst14|Add0~0_combout\ & (!\inst3|Add0~1_sumout\ & ((\inst13|Mux8~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001001110000010100100111000011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst13|ALT_INV_Mux8~9_combout\,
	datad => \inst13|ALT_INV_Mux8~13_combout\,
	dataf => \inst13|ALT_INV_Mux8~11_combout\,
	combout => \inst13|Mux8~14_combout\);

-- Location: LABCELL_X25_Y8_N42
\inst13|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux4~5_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(139) & ( (!\inst12|Add0~1_combout\ & (((!\inst12|Add0~0_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(171)))) # (\inst12|Add0~1_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(155))))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(139) & ( (!\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(171) & ((\inst12|Add0~0_combout\)))) # 
-- (\inst12|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(155))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(155),
	datad => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(139),
	combout => \inst13|Mux4~5_combout\);

-- Location: LABCELL_X25_Y8_N18
\inst13|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux4~6_combout\ = ( \inst11|Mux7~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(135) & ( (!\inst13|Mux6~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(167)) ) ) ) # ( !\inst11|Mux7~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(135) & ( (!\inst13|Mux6~4_combout\ & ((\inst13|Mux4~5_combout\))) # (\inst13|Mux6~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(151))) ) ) ) # ( \inst11|Mux7~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(135) & ( (\inst13|altsyncram_component|auto_generated|q_a\(167) & \inst13|Mux6~4_combout\) ) ) ) # ( !\inst11|Mux7~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(135) & ( 
-- (!\inst13|Mux6~4_combout\ & ((\inst13|Mux4~5_combout\))) # (\inst13|Mux6~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(151))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(167),
	datab => \inst13|ALT_INV_Mux6~4_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(151),
	datad => \inst13|ALT_INV_Mux4~5_combout\,
	datae => \inst11|ALT_INV_Mux7~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(135),
	combout => \inst13|Mux4~6_combout\);

-- Location: LABCELL_X25_Y8_N30
\inst13|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux4~3_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(143) & ( \inst13|altsyncram_component|auto_generated|q_a\(159) & ( (!\inst12|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(127)) # 
-- (\inst12|Add0~0_combout\)))) # (\inst12|Add0~1_combout\ & (((!\inst12|Add0~0_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(175)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(143) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(159) & ( (!\inst12|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(127)) # (\inst12|Add0~0_combout\)))) # (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(175) & (\inst12|Add0~0_combout\))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(143) & ( !\inst13|altsyncram_component|auto_generated|q_a\(159) & ( (!\inst12|Add0~1_combout\ & 
-- (((!\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(127))))) # (\inst12|Add0~1_combout\ & (((!\inst12|Add0~0_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(175)))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(143) & ( !\inst13|altsyncram_component|auto_generated|q_a\(159) & ( (!\inst12|Add0~1_combout\ & (((!\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(127))))) # 
-- (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(175) & (\inst12|Add0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(175),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst12|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(143),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(159),
	combout => \inst13|Mux4~3_combout\);

-- Location: LABCELL_X25_Y8_N36
\inst13|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux4~4_combout\ = ( \inst11|Mux7~1_combout\ & ( \inst13|Mux4~3_combout\ & ( (!\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(131))) # (\inst13|Mux6~3_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(163)))) ) ) ) # ( !\inst11|Mux7~1_combout\ & ( \inst13|Mux4~3_combout\ & ( (!\inst13|Mux6~3_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(147)) ) ) ) # ( \inst11|Mux7~1_combout\ & ( 
-- !\inst13|Mux4~3_combout\ & ( (!\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(131))) # (\inst13|Mux6~3_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(163)))) ) ) ) # ( !\inst11|Mux7~1_combout\ & ( 
-- !\inst13|Mux4~3_combout\ & ( (\inst13|Mux6~3_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(147)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(131),
	datab => \inst13|ALT_INV_Mux6~3_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(147),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(163),
	datae => \inst11|ALT_INV_Mux7~1_combout\,
	dataf => \inst13|ALT_INV_Mux4~3_combout\,
	combout => \inst13|Mux4~4_combout\);

-- Location: LABCELL_X20_Y8_N33
\inst13|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux4~7_combout\ = ( \inst3|Add0~1_sumout\ & ( \inst13|Mux4~4_combout\ ) ) # ( !\inst3|Add0~1_sumout\ & ( \inst13|Mux4~4_combout\ & ( \inst13|Mux4~6_combout\ ) ) ) # ( !\inst3|Add0~1_sumout\ & ( !\inst13|Mux4~4_combout\ & ( \inst13|Mux4~6_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|ALT_INV_Mux4~6_combout\,
	datae => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst13|ALT_INV_Mux4~4_combout\,
	combout => \inst13|Mux4~7_combout\);

-- Location: LABCELL_X29_Y8_N36
\inst13|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~5_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(76) & ( \inst13|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst12|Add0~0_combout\) # ((!\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(44)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(108)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(76) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst14|Add0~1_combout\ & ((!\inst12|Add0~0_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(44))))) # (\inst14|Add0~1_combout\ & (\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(108)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(76) & ( !\inst13|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst14|Add0~1_combout\ & (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(44))))) # (\inst14|Add0~1_combout\ & ((!\inst12|Add0~0_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(108))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(76) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(12) & ( (\inst12|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(44)))) # (\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(108))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(108),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(76),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst13|Mux3~5_combout\);

-- Location: LABCELL_X29_Y9_N24
\inst13|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux7~0_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(60) & ( \inst13|altsyncram_component|auto_generated|q_a\(28) & ( (!\inst13|Mux6~1_combout\ & (((\inst13|Mux3~5_combout\)) # (\inst13|Mux6~0_combout\))) # (\inst13|Mux6~1_combout\ 
-- & ((!\inst13|Mux6~0_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(92))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(60) & ( \inst13|altsyncram_component|auto_generated|q_a\(28) & ( (!\inst13|Mux6~1_combout\ & 
-- (((\inst13|Mux3~5_combout\)) # (\inst13|Mux6~0_combout\))) # (\inst13|Mux6~1_combout\ & (\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(92))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(60) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(28) & ( (!\inst13|Mux6~1_combout\ & (!\inst13|Mux6~0_combout\ & (\inst13|Mux3~5_combout\))) # (\inst13|Mux6~1_combout\ & ((!\inst13|Mux6~0_combout\) # 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(92))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(60) & ( !\inst13|altsyncram_component|auto_generated|q_a\(28) & ( (!\inst13|Mux6~1_combout\ & (!\inst13|Mux6~0_combout\ & 
-- (\inst13|Mux3~5_combout\))) # (\inst13|Mux6~1_combout\ & (\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(92))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux6~1_combout\,
	datab => \inst13|ALT_INV_Mux6~0_combout\,
	datac => \inst13|ALT_INV_Mux3~5_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(92),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	combout => \inst13|Mux7~0_combout\);

-- Location: LABCELL_X29_Y8_N24
\inst13|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~2_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(36) & ( (!\inst14|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(4))) # (\inst12|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & (\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(100)))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(36) & ( (!\inst14|Add0~1_combout\ & (!\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(4))))) # 
-- (\inst14|Add0~1_combout\ & (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(100)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001000000011000100100100011101010110010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(100),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(36),
	combout => \inst13|Mux3~2_combout\);

-- Location: LABCELL_X31_Y9_N3
\inst13|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~1_combout\ = ( \inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(20) & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(84))) # (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(116)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(20) & ( (!\inst12|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(52)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(20) & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(84))) # (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(116)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(20) & ( (\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(52)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(84),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(116),
	datac => \inst12|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(52),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \inst13|Mux3~1_combout\);

-- Location: LABCELL_X29_Y8_N30
\inst13|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~3_combout\ = ( \inst13|Mux3~1_combout\ & ( (!\inst12|Add0~1_combout\ & (!\inst13|Mux3~2_combout\ & ((!\inst13|Mux2~1_combout\) # (!\inst13|altsyncram_component|auto_generated|q_a\(68))))) ) ) # ( !\inst13|Mux3~1_combout\ & ( 
-- ((!\inst13|Mux3~2_combout\ & ((!\inst13|Mux2~1_combout\) # (!\inst13|altsyncram_component|auto_generated|q_a\(68))))) # (\inst12|Add0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111010101111101011101010110100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~1_combout\,
	datab => \inst13|ALT_INV_Mux2~1_combout\,
	datac => \inst13|ALT_INV_Mux3~2_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	dataf => \inst13|ALT_INV_Mux3~1_combout\,
	combout => \inst13|Mux3~3_combout\);

-- Location: LABCELL_X29_Y9_N42
\inst13|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~4_combout\ = ( \inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(8) & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(40)))) # (\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(104))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(8) & ( (!\inst14|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(72)) ) ) ) # ( 
-- \inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(8) & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(40)))) # (\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(104))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(8) & ( (\inst13|altsyncram_component|auto_generated|q_a\(72) & \inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(104),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(72),
	datad => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \inst13|Mux3~4_combout\);

-- Location: LABCELL_X29_Y9_N36
\inst13|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~6_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(56) & ( (!\inst12|Add0~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(24) & !\inst14|Add0~1_combout\)))) # (\inst12|Add0~0_combout\ & 
-- (((!\inst14|Add0~1_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(120)))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(56) & ( (!\inst12|Add0~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(24) & 
-- !\inst14|Add0~1_combout\)))) # (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(120) & ((\inst14|Add0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011000001000100111111000100010011111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(120),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	combout => \inst13|Mux3~6_combout\);

-- Location: LABCELL_X29_Y9_N6
\inst13|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~7_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(88) & ( (!\inst12|Add0~1_combout\ & (!\inst13|Mux3~4_combout\)) # (\inst12|Add0~1_combout\ & (((!\inst13|Mux2~1_combout\ & !\inst13|Mux3~6_combout\)))) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(88) & ( (!\inst12|Add0~1_combout\ & (!\inst13|Mux3~4_combout\)) # (\inst12|Add0~1_combout\ & ((!\inst13|Mux3~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110110001000110111011000100011011000100010001101100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~1_combout\,
	datab => \inst13|ALT_INV_Mux3~4_combout\,
	datac => \inst13|ALT_INV_Mux2~1_combout\,
	datad => \inst13|ALT_INV_Mux3~6_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(88),
	combout => \inst13|Mux3~7_combout\);

-- Location: LABCELL_X29_Y8_N18
\inst13|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~0_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(80) & ( \inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(112)) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(80) & ( \inst14|Add0~1_combout\ & ( (\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(112)) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(80) & ( 
-- !\inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(16)))) # (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(48))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(80) & ( !\inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(16)))) # (\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(48))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(48),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(112),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(80),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst13|Mux3~0_combout\);

-- Location: LABCELL_X29_Y9_N48
\inst13|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux7~1_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(64) & ( \inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(96)) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(64) & ( \inst13|Mux6~1_combout\ & ( (\inst13|Mux6~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(96)) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(64) & ( 
-- !\inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\ & ((\inst13|Mux3~0_combout\))) # (\inst13|Mux6~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(32))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(64) & ( 
-- !\inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\ & ((\inst13|Mux3~0_combout\))) # (\inst13|Mux6~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(32))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(32),
	datab => \inst13|ALT_INV_Mux6~0_combout\,
	datac => \inst13|ALT_INV_Mux3~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(96),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	dataf => \inst13|ALT_INV_Mux6~1_combout\,
	combout => \inst13|Mux7~1_combout\);

-- Location: LABCELL_X29_Y9_N54
\inst13|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux7~2_combout\ = ( \inst3|Add0~1_sumout\ & ( \inst13|Mux7~1_combout\ & ( (\inst2|pixel_column[1]~DUPLICATE_q\) # (\inst13|Mux7~0_combout\) ) ) ) # ( !\inst3|Add0~1_sumout\ & ( \inst13|Mux7~1_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & 
-- (!\inst13|Mux3~3_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst13|Mux3~7_combout\))) ) ) ) # ( \inst3|Add0~1_sumout\ & ( !\inst13|Mux7~1_combout\ & ( (\inst13|Mux7~0_combout\ & !\inst2|pixel_column[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\inst3|Add0~1_sumout\ & ( !\inst13|Mux7~1_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (!\inst13|Mux3~3_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst13|Mux3~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111000000010001000100010011110011110000000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux7~0_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst13|ALT_INV_Mux3~3_combout\,
	datad => \inst13|ALT_INV_Mux3~7_combout\,
	datae => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst13|ALT_INV_Mux7~1_combout\,
	combout => \inst13|Mux7~2_combout\);

-- Location: LABCELL_X25_Y9_N0
\inst13|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux7~5_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(136) & ( (!\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(168))))) # (\inst12|Add0~1_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(152))))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(136) & ( (!\inst12|Add0~1_combout\ & (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(168)))) # 
-- (\inst12|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(152))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~1_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(152),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(136),
	combout => \inst13|Mux7~5_combout\);

-- Location: LABCELL_X25_Y9_N54
\inst13|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux7~6_combout\ = ( \inst11|Mux7~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(132) & ( (!\inst13|Mux6~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(164)) ) ) ) # ( !\inst11|Mux7~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(132) & ( (!\inst13|Mux6~4_combout\ & ((\inst13|Mux7~5_combout\))) # (\inst13|Mux6~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(148))) ) ) ) # ( \inst11|Mux7~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(132) & ( (\inst13|Mux6~4_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(164)) ) ) ) # ( !\inst11|Mux7~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(132) & ( 
-- (!\inst13|Mux6~4_combout\ & ((\inst13|Mux7~5_combout\))) # (\inst13|Mux6~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(148))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(148),
	datab => \inst13|ALT_INV_Mux6~4_combout\,
	datac => \inst13|ALT_INV_Mux7~5_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(164),
	datae => \inst11|ALT_INV_Mux7~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(132),
	combout => \inst13|Mux7~6_combout\);

-- Location: LABCELL_X25_Y9_N42
\inst13|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux7~3_combout\ = ( \inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(124) & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(156)))) # (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(172))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(124) & ( (!\inst12|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(140)) ) ) ) # ( 
-- \inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(124) & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(156)))) # (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(172))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(124) & ( (\inst13|altsyncram_component|auto_generated|q_a\(140) & \inst12|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(140),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(172),
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(156),
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	combout => \inst13|Mux7~3_combout\);

-- Location: LABCELL_X25_Y9_N48
\inst13|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux7~4_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(160) & ( \inst13|altsyncram_component|auto_generated|q_a\(128) & ( ((!\inst13|Mux6~3_combout\ & ((\inst13|Mux7~3_combout\))) # (\inst13|Mux6~3_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(144)))) # (\inst11|Mux7~1_combout\) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(160) & ( \inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst13|Mux6~3_combout\ & 
-- (((\inst13|Mux7~3_combout\) # (\inst11|Mux7~1_combout\)))) # (\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(144) & (!\inst11|Mux7~1_combout\))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(160) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst13|Mux6~3_combout\ & (((!\inst11|Mux7~1_combout\ & \inst13|Mux7~3_combout\)))) # (\inst13|Mux6~3_combout\ & (((\inst11|Mux7~1_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(144)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(160) & ( !\inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst11|Mux7~1_combout\ & ((!\inst13|Mux6~3_combout\ & 
-- ((\inst13|Mux7~3_combout\))) # (\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(144))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(144),
	datab => \inst13|ALT_INV_Mux6~3_combout\,
	datac => \inst11|ALT_INV_Mux7~1_combout\,
	datad => \inst13|ALT_INV_Mux7~3_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(160),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	combout => \inst13|Mux7~4_combout\);

-- Location: LABCELL_X20_Y8_N27
\inst13|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux7~7_combout\ = ( \inst13|Mux7~4_combout\ & ( (\inst13|Mux7~6_combout\) # (\inst3|Add0~1_sumout\) ) ) # ( !\inst13|Mux7~4_combout\ & ( (!\inst3|Add0~1_sumout\ & \inst13|Mux7~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst13|ALT_INV_Mux7~6_combout\,
	dataf => \inst13|ALT_INV_Mux7~4_combout\,
	combout => \inst13|Mux7~7_combout\);

-- Location: MLABCELL_X23_Y9_N48
\inst13|Mux8~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~15_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(123) & ( (!\inst12|Add0~0_combout\ & (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(27))))) # (\inst12|Add0~0_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(59))) # (\inst14|Add0~1_combout\))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(123) & ( (!\inst14|Add0~1_combout\ & ((!\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(27)))) # (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(59))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(123),
	combout => \inst13|Mux8~15_combout\);

-- Location: MLABCELL_X23_Y9_N54
\inst13|Mux8~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~16_combout\ = ( \inst13|Mux8~15_combout\ & ( (\inst13|Mux8~6_combout\) # (\inst12|Add0~1_combout\) ) ) # ( !\inst13|Mux8~15_combout\ & ( (!\inst12|Add0~1_combout\ & (((\inst13|Mux8~6_combout\)))) # (\inst12|Add0~1_combout\ & 
-- (\inst13|Mux2~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(91)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~1_combout\,
	datab => \inst13|ALT_INV_Mux2~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(91),
	datad => \inst13|ALT_INV_Mux8~6_combout\,
	dataf => \inst13|ALT_INV_Mux8~15_combout\,
	combout => \inst13|Mux8~16_combout\);

-- Location: MLABCELL_X28_Y9_N24
\inst13|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux4~1_combout\ = ( \inst13|Mux8~0_combout\ & ( \inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(67))) # (\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(99)))) 
-- ) ) ) # ( !\inst13|Mux8~0_combout\ & ( \inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(67))) # (\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(99)))) ) ) ) # ( 
-- \inst13|Mux8~0_combout\ & ( !\inst13|Mux6~1_combout\ & ( (!\inst13|Mux6~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(35)) ) ) ) # ( !\inst13|Mux8~0_combout\ & ( !\inst13|Mux6~1_combout\ & ( 
-- (\inst13|altsyncram_component|auto_generated|q_a\(35) & \inst13|Mux6~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datac => \inst13|ALT_INV_Mux6~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(99),
	datae => \inst13|ALT_INV_Mux8~0_combout\,
	dataf => \inst13|ALT_INV_Mux6~1_combout\,
	combout => \inst13|Mux4~1_combout\);

-- Location: MLABCELL_X23_Y9_N18
\inst13|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux4~2_combout\ = ( \inst3|Add0~1_sumout\ & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst13|Mux4~1_combout\ ) ) ) # ( !\inst3|Add0~1_sumout\ & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst13|Mux8~16_combout\ ) ) ) # ( \inst3|Add0~1_sumout\ & ( 
-- !\inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst13|Mux4~0_combout\ ) ) ) # ( !\inst3|Add0~1_sumout\ & ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst13|Mux8~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux8~16_combout\,
	datab => \inst13|ALT_INV_Mux4~1_combout\,
	datac => \inst13|ALT_INV_Mux4~0_combout\,
	datad => \inst13|ALT_INV_Mux8~5_combout\,
	datae => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	combout => \inst13|Mux4~2_combout\);

-- Location: LABCELL_X20_Y8_N24
\inst13|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Equal0~1_combout\ = ( \inst13|Mux4~2_combout\ & ( (!\inst13|Mux4~7_combout\ & (!\inst13|Mux7~7_combout\ & \inst14|Add0~0_combout\)) ) ) # ( !\inst13|Mux4~2_combout\ & ( (!\inst14|Add0~0_combout\ & (((!\inst13|Mux7~2_combout\)))) # 
-- (\inst14|Add0~0_combout\ & (!\inst13|Mux4~7_combout\ & ((!\inst13|Mux7~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010100000110011001010000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux4~7_combout\,
	datab => \inst13|ALT_INV_Mux7~2_combout\,
	datac => \inst13|ALT_INV_Mux7~7_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst13|ALT_INV_Mux4~2_combout\,
	combout => \inst13|Equal0~1_combout\);

-- Location: LABCELL_X25_Y7_N9
\inst13|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~9_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(137) & ( (!\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(169))))) # (\inst12|Add0~1_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(153))))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(137) & ( (!\inst12|Add0~1_combout\ & (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(169)))) # 
-- (\inst12|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(153))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~1_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(153),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(137),
	combout => \inst13|Mux6~9_combout\);

-- Location: LABCELL_X24_Y9_N54
\inst13|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~10_combout\ = ( \inst11|Mux7~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(133) & ( (!\inst13|Mux6~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(165)) ) ) ) # ( !\inst11|Mux7~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(133) & ( (!\inst13|Mux6~4_combout\ & ((\inst13|Mux6~9_combout\))) # (\inst13|Mux6~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(149))) ) ) ) # ( \inst11|Mux7~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(133) & ( (\inst13|Mux6~4_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(165)) ) ) ) # ( !\inst11|Mux7~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(133) & ( 
-- (!\inst13|Mux6~4_combout\ & ((\inst13|Mux6~9_combout\))) # (\inst13|Mux6~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(149))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(149),
	datab => \inst13|ALT_INV_Mux6~4_combout\,
	datac => \inst13|ALT_INV_Mux6~9_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(165),
	datae => \inst11|ALT_INV_Mux7~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(133),
	combout => \inst13|Mux6~10_combout\);

-- Location: MLABCELL_X23_Y9_N12
\inst13|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~5_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(65) & ( \inst13|Mux2~0_combout\ & ( (!\inst13|Mux6~0_combout\) # ((!\inst13|Mux6~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(33))) # (\inst13|Mux6~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(97))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(65) & ( \inst13|Mux2~0_combout\ & ( (!\inst13|Mux6~0_combout\ & (((!\inst13|Mux6~1_combout\)))) # (\inst13|Mux6~0_combout\ & 
-- ((!\inst13|Mux6~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(33))) # (\inst13|Mux6~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(97)))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(65) & ( 
-- !\inst13|Mux2~0_combout\ & ( (!\inst13|Mux6~0_combout\ & (((\inst13|Mux6~1_combout\)))) # (\inst13|Mux6~0_combout\ & ((!\inst13|Mux6~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(33))) # (\inst13|Mux6~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(97)))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(65) & ( !\inst13|Mux2~0_combout\ & ( (\inst13|Mux6~0_combout\ & ((!\inst13|Mux6~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(33))) # (\inst13|Mux6~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(97)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(33),
	datab => \inst13|ALT_INV_Mux6~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(97),
	datad => \inst13|ALT_INV_Mux6~1_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	dataf => \inst13|ALT_INV_Mux2~0_combout\,
	combout => \inst13|Mux6~5_combout\);

-- Location: LABCELL_X29_Y8_N27
\inst13|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~7_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(121) & ( (!\inst14|Add0~1_combout\ & ((!\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(25)))) # (\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(57))))) # (\inst14|Add0~1_combout\ & (\inst12|Add0~0_combout\)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(121) & ( (!\inst14|Add0~1_combout\ & ((!\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(25)))) # (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(57))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000010011100110110001001110011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(121),
	combout => \inst13|Mux2~7_combout\);

-- Location: LABCELL_X29_Y8_N33
\inst13|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~8_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(89) & ( (!\inst12|Add0~1_combout\ & (((!\inst13|Mux2~5_combout\)))) # (\inst12|Add0~1_combout\ & (!\inst13|Mux2~1_combout\ & ((!\inst13|Mux2~7_combout\)))) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(89) & ( (!\inst12|Add0~1_combout\ & (!\inst13|Mux2~5_combout\)) # (\inst12|Add0~1_combout\ & ((!\inst13|Mux2~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010110100000111101011010000011100100101000001110010010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~1_combout\,
	datab => \inst13|ALT_INV_Mux2~1_combout\,
	datac => \inst13|ALT_INV_Mux2~5_combout\,
	datad => \inst13|ALT_INV_Mux2~7_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(89),
	combout => \inst13|Mux2~8_combout\);

-- Location: LABCELL_X26_Y9_N54
\inst13|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~6_combout\ = ( \inst13|Mux6~5_combout\ & ( \inst13|Mux2~8_combout\ & ( (!\inst3|Add0~1_sumout\ & (((!\inst2|pixel_column[1]~DUPLICATE_q\ & !\inst13|Mux2~4_combout\)))) # (\inst3|Add0~1_sumout\ & (((\inst2|pixel_column[1]~DUPLICATE_q\)) # 
-- (\inst13|Mux6~2_combout\))) ) ) ) # ( !\inst13|Mux6~5_combout\ & ( \inst13|Mux2~8_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst3|Add0~1_sumout\ & ((!\inst13|Mux2~4_combout\))) # (\inst3|Add0~1_sumout\ & (\inst13|Mux6~2_combout\)))) ) ) ) # 
-- ( \inst13|Mux6~5_combout\ & ( !\inst13|Mux2~8_combout\ & ( ((!\inst3|Add0~1_sumout\ & ((!\inst13|Mux2~4_combout\))) # (\inst3|Add0~1_sumout\ & (\inst13|Mux6~2_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\) ) ) ) # ( !\inst13|Mux6~5_combout\ & ( 
-- !\inst13|Mux2~8_combout\ & ( (!\inst3|Add0~1_sumout\ & (((!\inst13|Mux2~4_combout\) # (\inst2|pixel_column[1]~DUPLICATE_q\)))) # (\inst3|Add0~1_sumout\ & (\inst13|Mux6~2_combout\ & (!\inst2|pixel_column[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110000011100110111110001111111010000000100001101001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux6~2_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datad => \inst13|ALT_INV_Mux2~4_combout\,
	datae => \inst13|ALT_INV_Mux6~5_combout\,
	dataf => \inst13|ALT_INV_Mux2~8_combout\,
	combout => \inst13|Mux6~6_combout\);

-- Location: LABCELL_X24_Y9_N42
\inst13|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~7_combout\ = ( \inst12|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(157) & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(141))) # (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(173)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(157) & ( (\inst12|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(125)) ) ) ) # ( 
-- \inst12|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(157) & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(141))) # (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(173)))) ) ) ) # ( !\inst12|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(157) & ( (\inst13|altsyncram_component|auto_generated|q_a\(125) & !\inst12|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(141),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	datac => \inst12|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(173),
	datae => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(157),
	combout => \inst13|Mux6~7_combout\);

-- Location: LABCELL_X24_Y9_N48
\inst13|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~8_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(145) & ( \inst13|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst13|Mux6~3_combout\ & (((\inst13|Mux6~7_combout\) # (\inst11|Mux7~1_combout\)))) # 
-- (\inst13|Mux6~3_combout\ & (((!\inst11|Mux7~1_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(161)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(145) & ( \inst13|altsyncram_component|auto_generated|q_a\(129) & ( 
-- (!\inst13|Mux6~3_combout\ & (((\inst13|Mux6~7_combout\) # (\inst11|Mux7~1_combout\)))) # (\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(161) & (\inst11|Mux7~1_combout\))) ) ) ) # ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(145) & ( !\inst13|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst13|Mux6~3_combout\ & (((!\inst11|Mux7~1_combout\ & \inst13|Mux6~7_combout\)))) # (\inst13|Mux6~3_combout\ & 
-- (((!\inst11|Mux7~1_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(161)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(145) & ( !\inst13|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst13|Mux6~3_combout\ & 
-- (((!\inst11|Mux7~1_combout\ & \inst13|Mux6~7_combout\)))) # (\inst13|Mux6~3_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(161) & (\inst11|Mux7~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux6~3_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(161),
	datac => \inst11|ALT_INV_Mux7~1_combout\,
	datad => \inst13|ALT_INV_Mux6~7_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(145),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	combout => \inst13|Mux6~8_combout\);

-- Location: LABCELL_X20_Y8_N15
\inst13|Mux6~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~11_combout\ = ( \inst13|Mux6~8_combout\ & ( (!\inst14|Add0~0_combout\ & (((\inst13|Mux6~6_combout\)))) # (\inst14|Add0~0_combout\ & (((\inst13|Mux6~10_combout\)) # (\inst3|Add0~1_sumout\))) ) ) # ( !\inst13|Mux6~8_combout\ & ( 
-- (!\inst14|Add0~0_combout\ & (((\inst13|Mux6~6_combout\)))) # (\inst14|Add0~0_combout\ & (!\inst3|Add0~1_sumout\ & (\inst13|Mux6~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst13|ALT_INV_Mux6~10_combout\,
	datad => \inst13|ALT_INV_Mux6~6_combout\,
	dataf => \inst13|ALT_INV_Mux6~8_combout\,
	combout => \inst13|Mux6~11_combout\);

-- Location: LABCELL_X26_Y6_N21
\inst13|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux5~5_combout\ = ( \inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(170) & ( (!\inst12|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(154)) ) ) ) # ( !\inst12|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(170) & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(138)))) # (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(154))) ) ) ) # ( 
-- \inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(170) & ( (\inst13|altsyncram_component|auto_generated|q_a\(154) & \inst12|Add0~1_combout\) ) ) ) # ( !\inst12|Add0~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(170) & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(138)))) # (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(154))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001010000010100000101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(154),
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(138),
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	combout => \inst13|Mux5~5_combout\);

-- Location: LABCELL_X25_Y7_N18
\inst13|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux5~6_combout\ = ( \inst13|Mux5~5_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(134) & ( (!\inst13|Mux6~4_combout\) # ((!\inst11|Mux7~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(150)))) # 
-- (\inst11|Mux7~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(166)))) ) ) ) # ( !\inst13|Mux5~5_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(134) & ( (!\inst13|Mux6~4_combout\ & (((\inst11|Mux7~0_combout\)))) # 
-- (\inst13|Mux6~4_combout\ & ((!\inst11|Mux7~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(150)))) # (\inst11|Mux7~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(166))))) ) ) ) # ( \inst13|Mux5~5_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(134) & ( (!\inst13|Mux6~4_combout\ & (((!\inst11|Mux7~0_combout\)))) # (\inst13|Mux6~4_combout\ & ((!\inst11|Mux7~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(150)))) # 
-- (\inst11|Mux7~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(166))))) ) ) ) # ( !\inst13|Mux5~5_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(134) & ( (\inst13|Mux6~4_combout\ & ((!\inst11|Mux7~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(150)))) # (\inst11|Mux7~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(166))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(166),
	datab => \inst13|ALT_INV_Mux6~4_combout\,
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(150),
	datae => \inst13|ALT_INV_Mux5~5_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(134),
	combout => \inst13|Mux5~6_combout\);

-- Location: LABCELL_X29_Y5_N12
\inst13|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux5~2_combout\ = ( \inst13|Mux5~1_combout\ & ( \inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\) # (\inst13|Mux5~0_combout\) ) ) ) # ( !\inst13|Mux5~1_combout\ & ( \inst3|Add0~1_sumout\ & ( (\inst2|pixel_column[1]~DUPLICATE_q\ & 
-- \inst13|Mux5~0_combout\) ) ) ) # ( \inst13|Mux5~1_combout\ & ( !\inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (!\inst13|Mux1~16_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst13|Mux1~2_combout\))) ) ) ) # ( 
-- !\inst13|Mux5~1_combout\ & ( !\inst3|Add0~1_sumout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & (!\inst13|Mux1~16_combout\)) # (\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst13|Mux1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110110001000110111011000100000000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datab => \inst13|ALT_INV_Mux1~16_combout\,
	datac => \inst13|ALT_INV_Mux5~0_combout\,
	datad => \inst13|ALT_INV_Mux1~2_combout\,
	datae => \inst13|ALT_INV_Mux5~1_combout\,
	dataf => \inst3|ALT_INV_Add0~1_sumout\,
	combout => \inst13|Mux5~2_combout\);

-- Location: LABCELL_X26_Y6_N42
\inst13|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux5~3_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(126) & ( \inst12|Add0~0_combout\ & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(158)))) # (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(174))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(126) & ( \inst12|Add0~0_combout\ & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(158)))) # 
-- (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(174))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(126) & ( !\inst12|Add0~0_combout\ & ( (!\inst12|Add0~1_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(142)) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(126) & ( !\inst12|Add0~0_combout\ & ( (\inst12|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(142)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(174),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(142),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(158),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	dataf => \inst12|ALT_INV_Add0~0_combout\,
	combout => \inst13|Mux5~3_combout\);

-- Location: LABCELL_X25_Y7_N12
\inst13|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux5~4_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(146) & ( \inst13|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst11|Mux7~1_combout\ & (((\inst13|Mux5~3_combout\) # (\inst13|Mux6~3_combout\)))) # 
-- (\inst11|Mux7~1_combout\ & (((!\inst13|Mux6~3_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(162)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(146) & ( \inst13|altsyncram_component|auto_generated|q_a\(130) & ( 
-- (!\inst11|Mux7~1_combout\ & (((!\inst13|Mux6~3_combout\ & \inst13|Mux5~3_combout\)))) # (\inst11|Mux7~1_combout\ & (((!\inst13|Mux6~3_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(162)))) ) ) ) # ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(146) & ( !\inst13|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst11|Mux7~1_combout\ & (((\inst13|Mux5~3_combout\) # (\inst13|Mux6~3_combout\)))) # (\inst11|Mux7~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(162) & (\inst13|Mux6~3_combout\))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(146) & ( !\inst13|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst11|Mux7~1_combout\ & 
-- (((!\inst13|Mux6~3_combout\ & \inst13|Mux5~3_combout\)))) # (\inst11|Mux7~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(162) & (\inst13|Mux6~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(162),
	datab => \inst11|ALT_INV_Mux7~1_combout\,
	datac => \inst13|ALT_INV_Mux6~3_combout\,
	datad => \inst13|ALT_INV_Mux5~3_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(146),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	combout => \inst13|Mux5~4_combout\);

-- Location: LABCELL_X25_Y6_N3
\inst13|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux5~7_combout\ = ( \inst13|Mux5~2_combout\ & ( \inst13|Mux5~4_combout\ & ( ((!\inst14|Add0~0_combout\) # (\inst13|Mux5~6_combout\)) # (\inst3|Add0~1_sumout\) ) ) ) # ( !\inst13|Mux5~2_combout\ & ( \inst13|Mux5~4_combout\ & ( 
-- (\inst14|Add0~0_combout\ & ((\inst13|Mux5~6_combout\) # (\inst3|Add0~1_sumout\))) ) ) ) # ( \inst13|Mux5~2_combout\ & ( !\inst13|Mux5~4_combout\ & ( (!\inst14|Add0~0_combout\) # ((!\inst3|Add0~1_sumout\ & \inst13|Mux5~6_combout\)) ) ) ) # ( 
-- !\inst13|Mux5~2_combout\ & ( !\inst13|Mux5~4_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst13|Mux5~6_combout\ & \inst14|Add0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010111100101111001000000111000001111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datab => \inst13|ALT_INV_Mux5~6_combout\,
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst13|ALT_INV_Mux5~2_combout\,
	dataf => \inst13|ALT_INV_Mux5~4_combout\,
	combout => \inst13|Mux5~7_combout\);

-- Location: MLABCELL_X23_Y9_N24
\inst13|Mux8~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~23_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(103) & ( (\inst14|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(39)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(103) & ( 
-- (\inst13|altsyncram_component|auto_generated|q_a\(39) & !\inst14|Add0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(39),
	datad => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(103),
	combout => \inst13|Mux8~23_combout\);

-- Location: MLABCELL_X23_Y9_N27
\inst13|Mux8~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~24_combout\ = ( \inst13|Mux8~23_combout\ & ( (!\inst12|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(71))) # (\inst12|Add0~0_combout\))) # (\inst12|Add0~1_combout\ & (((\inst13|Mux8~3_combout\)))) ) ) # ( 
-- !\inst13|Mux8~23_combout\ & ( (!\inst12|Add0~1_combout\ & (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(71)))) # (\inst12|Add0~1_combout\ & (((\inst13|Mux8~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111001000000010111101110000011111110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst13|ALT_INV_Mux8~3_combout\,
	dataf => \inst13|ALT_INV_Mux8~23_combout\,
	combout => \inst13|Mux8~24_combout\);

-- Location: LABCELL_X19_Y9_N24
\inst13|Mux8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~21_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(31) & ( \inst13|altsyncram_component|auto_generated|q_a\(127) & ( (!\inst12|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(95))))) # (\inst12|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(63)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(31) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(127) & ( (!\inst12|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(95))))) # (\inst12|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(63)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(31) & ( !\inst13|altsyncram_component|auto_generated|q_a\(127) & ( (!\inst12|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(95))))) # (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(63) & (!\inst14|Add0~1_combout\))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(31) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(127) & ( (!\inst12|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(95))))) # (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(63) 
-- & (!\inst14|Add0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(95),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	combout => \inst13|Mux8~21_combout\);

-- Location: LABCELL_X19_Y9_N3
\inst13|Mux8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~22_combout\ = ( \inst13|Mux8~21_combout\ & ( (\inst13|Mux8~8_combout\) # (\inst12|Add0~1_combout\) ) ) # ( !\inst13|Mux8~21_combout\ & ( (!\inst12|Add0~1_combout\ & \inst13|Mux8~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|ALT_INV_Mux8~8_combout\,
	dataf => \inst13|ALT_INV_Mux8~21_combout\,
	combout => \inst13|Mux8~22_combout\);

-- Location: MLABCELL_X28_Y9_N33
\inst13|Mux8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~25_combout\ = (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(35))) # (\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(99))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(99),
	combout => \inst13|Mux8~25_combout\);

-- Location: MLABCELL_X28_Y9_N48
\inst13|Mux8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~26_combout\ = ( \inst13|Mux8~25_combout\ & ( (!\inst12|Add0~1_combout\ & (((\inst12|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(67))))) # (\inst12|Add0~1_combout\ & (\inst13|Mux8~0_combout\)) ) ) # ( 
-- !\inst13|Mux8~25_combout\ & ( (!\inst12|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(67) & !\inst12|Add0~0_combout\)))) # (\inst12|Add0~1_combout\ & (\inst13|Mux8~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux8~0_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	datad => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|ALT_INV_Mux8~25_combout\,
	combout => \inst13|Mux8~26_combout\);

-- Location: MLABCELL_X23_Y9_N30
\inst13|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux0~4_combout\ = ( !\inst3|Add0~1_sumout\ & ( ((!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst13|Mux8~16_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst13|Mux8~22_combout\)))) # (\inst14|Add0~0_combout\ & 
-- (((\inst2|pixel_column[1]~DUPLICATE_q\))))) ) ) # ( \inst3|Add0~1_sumout\ & ( ((!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst13|Mux8~26_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (\inst13|Mux8~24_combout\)))) # 
-- (\inst14|Add0~0_combout\ & (((\inst2|pixel_column[1]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux8~24_combout\,
	datab => \inst13|ALT_INV_Mux8~22_combout\,
	datac => \inst13|ALT_INV_Mux8~26_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datag => \inst13|ALT_INV_Mux8~16_combout\,
	combout => \inst13|Mux0~4_combout\);

-- Location: LABCELL_X25_Y8_N48
\inst13|Mux8~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~20_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(131) & ( (!\inst12|Add0~0_combout\ & ((!\inst12|Add0~1_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(147))))) # (\inst12|Add0~0_combout\ & 
-- (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(163))))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(131) & ( (!\inst12|Add0~0_combout\ & (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(147)))) # (\inst12|Add0~0_combout\ & (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(163))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(147),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(163),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(131),
	combout => \inst13|Mux8~20_combout\);

-- Location: LABCELL_X25_Y8_N27
\inst13|Mux8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~18_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(135) & ( (!\inst12|Add0~0_combout\ & ((!\inst12|Add0~1_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(151))))) # (\inst12|Add0~0_combout\ & 
-- (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(167))))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(135) & ( (!\inst12|Add0~0_combout\ & (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(151)))) # (\inst12|Add0~0_combout\ & (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(167))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(151),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(167),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(135),
	combout => \inst13|Mux8~18_combout\);

-- Location: LABCELL_X25_Y8_N24
\inst13|Mux8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~17_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst12|Add0~0_combout\ & ((!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(143)))) # (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(159))))) # (\inst12|Add0~0_combout\ & (!\inst12|Add0~1_combout\)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst12|Add0~0_combout\ & ((!\inst12|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(143)))) # (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(159))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(159),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(143),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(175),
	combout => \inst13|Mux8~17_combout\);

-- Location: LABCELL_X25_Y8_N45
\inst13|Mux8~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~19_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(155) & ( (!\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(139)))) # (\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(171))))) # (\inst12|Add0~1_combout\ & (((!\inst12|Add0~0_combout\)))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(155) & ( (!\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(139)))) # (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(171))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000111111010001000011111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(139),
	datad => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(155),
	combout => \inst13|Mux8~19_combout\);

-- Location: LABCELL_X25_Y8_N0
\inst13|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux0~0_combout\ = ( !\inst3|Add0~1_sumout\ & ( (!\inst14|Add0~0_combout\ & (\inst13|Mux0~4_combout\)) # (\inst14|Add0~0_combout\ & ((!\inst13|Mux0~4_combout\ & (\inst13|Mux8~19_combout\)) # (\inst13|Mux0~4_combout\ & 
-- (((\inst13|Mux8~17_combout\)))))) ) ) # ( \inst3|Add0~1_sumout\ & ( (!\inst14|Add0~0_combout\ & (\inst13|Mux0~4_combout\)) # (\inst14|Add0~0_combout\ & ((!\inst13|Mux0~4_combout\ & (\inst13|Mux8~20_combout\)) # (\inst13|Mux0~4_combout\ & 
-- (((\inst13|Mux8~18_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000100110001001100011011100110111001101110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst13|ALT_INV_Mux0~4_combout\,
	datac => \inst13|ALT_INV_Mux8~20_combout\,
	datad => \inst13|ALT_INV_Mux8~18_combout\,
	datae => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst13|ALT_INV_Mux8~17_combout\,
	datag => \inst13|ALT_INV_Mux8~19_combout\,
	combout => \inst13|Mux0~0_combout\);

-- Location: LABCELL_X20_Y8_N36
\inst13|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Equal0~2_combout\ = ( !\inst13|Mux5~7_combout\ & ( !\inst13|Mux0~0_combout\ & ( (!\inst13|Mux9~8_combout\ & (!\inst13|Mux8~14_combout\ & (\inst13|Equal0~1_combout\ & !\inst13|Mux6~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux9~8_combout\,
	datab => \inst13|ALT_INV_Mux8~14_combout\,
	datac => \inst13|ALT_INV_Equal0~1_combout\,
	datad => \inst13|ALT_INV_Mux6~11_combout\,
	datae => \inst13|ALT_INV_Mux5~7_combout\,
	dataf => \inst13|ALT_INV_Mux0~0_combout\,
	combout => \inst13|Equal0~2_combout\);

-- Location: LABCELL_X25_Y9_N3
\inst13|Mux3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~14_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(140) & ( (!\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(172))))) # (\inst12|Add0~1_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(156))))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(140) & ( (!\inst12|Add0~1_combout\ & (\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(172)))) # 
-- (\inst12|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(156))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~1_combout\,
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(172),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(156),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(140),
	combout => \inst13|Mux3~14_combout\);

-- Location: LABCELL_X25_Y9_N36
\inst13|Mux3~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~15_combout\ = ( \inst11|Mux7~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(136) & ( (!\inst13|Mux6~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(168)) ) ) ) # ( !\inst11|Mux7~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(136) & ( (!\inst13|Mux6~4_combout\ & (\inst13|Mux3~14_combout\)) # (\inst13|Mux6~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(152)))) ) ) ) # ( \inst11|Mux7~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(136) & ( (\inst13|altsyncram_component|auto_generated|q_a\(168) & \inst13|Mux6~4_combout\) ) ) ) # ( !\inst11|Mux7~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(136) & ( 
-- (!\inst13|Mux6~4_combout\ & (\inst13|Mux3~14_combout\)) # (\inst13|Mux6~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(152)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	datab => \inst13|ALT_INV_Mux6~4_combout\,
	datac => \inst13|ALT_INV_Mux3~14_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(152),
	datae => \inst11|ALT_INV_Mux7~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(136),
	combout => \inst13|Mux3~15_combout\);

-- Location: LABCELL_X25_Y9_N18
\inst13|Mux3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~12_combout\ = ( \inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(160)))) # (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(176))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst12|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(144)) ) ) ) # ( 
-- \inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(160)))) # (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(176))) ) ) ) # ( !\inst12|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(128) & ( (\inst12|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(144)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(176),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(160),
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(144),
	datae => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	combout => \inst13|Mux3~12_combout\);

-- Location: LABCELL_X25_Y9_N24
\inst13|Mux3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~13_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(132) & ( \inst11|Mux7~1_combout\ & ( (!\inst13|Mux6~3_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(164)) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(132) & ( \inst11|Mux7~1_combout\ & ( (\inst13|Mux6~3_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(164)) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(132) & ( 
-- !\inst11|Mux7~1_combout\ & ( (!\inst13|Mux6~3_combout\ & (\inst13|Mux3~12_combout\)) # (\inst13|Mux6~3_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(148)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(132) & ( 
-- !\inst11|Mux7~1_combout\ & ( (!\inst13|Mux6~3_combout\ & (\inst13|Mux3~12_combout\)) # (\inst13|Mux6~3_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(148)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux3~12_combout\,
	datab => \inst13|ALT_INV_Mux6~3_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(148),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(164),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(132),
	dataf => \inst11|ALT_INV_Mux7~1_combout\,
	combout => \inst13|Mux3~13_combout\);

-- Location: LABCELL_X25_Y9_N9
\inst13|Mux3~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~16_combout\ = ( \inst13|Mux3~13_combout\ & ( (\inst13|Mux3~15_combout\) # (\inst3|Add0~1_sumout\) ) ) # ( !\inst13|Mux3~13_combout\ & ( (!\inst3|Add0~1_sumout\ & \inst13|Mux3~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst13|ALT_INV_Mux3~15_combout\,
	dataf => \inst13|ALT_INV_Mux3~13_combout\,
	combout => \inst13|Mux3~16_combout\);

-- Location: MLABCELL_X28_Y9_N54
\inst13|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~9_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(29) & ( \inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(93))) # (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(125)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(29) & ( \inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(93))) # 
-- (\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(125)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(29) & ( !\inst14|Add0~1_combout\ & ( (!\inst12|Add0~0_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(61)) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(29) & ( !\inst14|Add0~1_combout\ & ( (\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(61)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(93),
	datab => \inst12|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst13|Mux2~9_combout\);

-- Location: MLABCELL_X28_Y9_N6
\inst13|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~10_combout\ = ( \inst13|Mux2~6_combout\ & ( (!\inst12|Add0~1_combout\) # (\inst13|Mux2~9_combout\) ) ) # ( !\inst13|Mux2~6_combout\ & ( (\inst12|Add0~1_combout\ & \inst13|Mux2~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|ALT_INV_Mux2~9_combout\,
	dataf => \inst13|ALT_INV_Mux2~6_combout\,
	combout => \inst13|Mux2~10_combout\);

-- Location: MLABCELL_X28_Y9_N0
\inst13|Mux2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~11_combout\ = ( \inst13|Mux6~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(37) & ( (!\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(69)))) # (\inst13|Mux6~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(101))) ) ) ) # ( !\inst13|Mux6~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(37) & ( (\inst13|Mux6~0_combout\) # (\inst13|Mux2~2_combout\) ) ) ) # ( \inst13|Mux6~1_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(37) & ( (!\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(69)))) # (\inst13|Mux6~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(101))) ) ) ) # ( 
-- !\inst13|Mux6~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(37) & ( (\inst13|Mux2~2_combout\ & !\inst13|Mux6~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(101),
	datab => \inst13|ALT_INV_Mux2~2_combout\,
	datac => \inst13|ALT_INV_Mux6~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	datae => \inst13|ALT_INV_Mux6~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(37),
	combout => \inst13|Mux2~11_combout\);

-- Location: LABCELL_X26_Y9_N18
\inst13|Mux2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~12_combout\ = ( \inst13|Mux6~5_combout\ & ( \inst13|Mux2~8_combout\ & ( (!\inst3|Add0~1_sumout\ & (\inst13|Mux2~10_combout\ & (\inst2|pixel_column[1]~DUPLICATE_q\))) # (\inst3|Add0~1_sumout\ & (((!\inst2|pixel_column[1]~DUPLICATE_q\) # 
-- (\inst13|Mux2~11_combout\)))) ) ) ) # ( !\inst13|Mux6~5_combout\ & ( \inst13|Mux2~8_combout\ & ( (\inst2|pixel_column[1]~DUPLICATE_q\ & ((!\inst3|Add0~1_sumout\ & (\inst13|Mux2~10_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst13|Mux2~11_combout\))))) ) ) ) 
-- # ( \inst13|Mux6~5_combout\ & ( !\inst13|Mux2~8_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\) # ((!\inst3|Add0~1_sumout\ & (\inst13|Mux2~10_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst13|Mux2~11_combout\)))) ) ) ) # ( !\inst13|Mux6~5_combout\ & ( 
-- !\inst13|Mux2~8_combout\ & ( (!\inst3|Add0~1_sumout\ & (((!\inst2|pixel_column[1]~DUPLICATE_q\)) # (\inst13|Mux2~10_combout\))) # (\inst3|Add0~1_sumout\ & (((\inst2|pixel_column[1]~DUPLICATE_q\ & \inst13|Mux2~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000111111101001111011100000100000001110011010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux2~10_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datad => \inst13|ALT_INV_Mux2~11_combout\,
	datae => \inst13|ALT_INV_Mux6~5_combout\,
	dataf => \inst13|ALT_INV_Mux2~8_combout\,
	combout => \inst13|Mux2~12_combout\);

-- Location: LABCELL_X29_Y9_N12
\inst13|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~8_combout\ = ( \inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(92) & ( (!\inst12|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(124)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(92) & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(28))) # (\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(60)))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(92) & ( (\inst13|altsyncram_component|auto_generated|q_a\(124) & \inst12|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(92) & ( (!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(28))) # (\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(60)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \inst12|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(92),
	combout => \inst13|Mux3~8_combout\);

-- Location: LABCELL_X29_Y9_N39
\inst13|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~9_combout\ = ( \inst13|Mux3~5_combout\ & ( (!\inst12|Add0~1_combout\) # (\inst13|Mux3~8_combout\) ) ) # ( !\inst13|Mux3~5_combout\ & ( (\inst13|Mux3~8_combout\ & \inst12|Add0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|ALT_INV_Mux3~8_combout\,
	datad => \inst12|ALT_INV_Add0~1_combout\,
	dataf => \inst13|ALT_INV_Mux3~5_combout\,
	combout => \inst13|Mux3~9_combout\);

-- Location: LABCELL_X29_Y8_N42
\inst13|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~10_combout\ = ( \inst13|Mux6~1_combout\ & ( \inst13|Mux3~1_combout\ & ( (!\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(68)))) # (\inst13|Mux6~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(100))) ) ) ) # ( !\inst13|Mux6~1_combout\ & ( \inst13|Mux3~1_combout\ & ( (!\inst13|Mux6~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(36)) ) ) ) # ( \inst13|Mux6~1_combout\ & ( 
-- !\inst13|Mux3~1_combout\ & ( (!\inst13|Mux6~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(68)))) # (\inst13|Mux6~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(100))) ) ) ) # ( !\inst13|Mux6~1_combout\ & ( 
-- !\inst13|Mux3~1_combout\ & ( (\inst13|Mux6~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(36)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(100),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	datac => \inst13|ALT_INV_Mux6~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(36),
	datae => \inst13|ALT_INV_Mux6~1_combout\,
	dataf => \inst13|ALT_INV_Mux3~1_combout\,
	combout => \inst13|Mux3~10_combout\);

-- Location: LABCELL_X29_Y8_N48
\inst13|Mux3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~11_combout\ = ( \inst3|Add0~1_sumout\ & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst13|Mux3~10_combout\ ) ) ) # ( !\inst3|Add0~1_sumout\ & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst13|Mux3~9_combout\ ) ) ) # ( \inst3|Add0~1_sumout\ & 
-- ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst13|Mux7~1_combout\ ) ) ) # ( !\inst3|Add0~1_sumout\ & ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst13|Mux3~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux3~9_combout\,
	datab => \inst13|ALT_INV_Mux3~7_combout\,
	datac => \inst13|ALT_INV_Mux7~1_combout\,
	datad => \inst13|ALT_INV_Mux3~10_combout\,
	datae => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	combout => \inst13|Mux3~11_combout\);

-- Location: LABCELL_X24_Y9_N0
\inst13|Mux2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~13_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(145) & ( \inst13|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst12|Add0~0_combout\) # ((!\inst12|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(161)))) # (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(177)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(145) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst12|Add0~1_combout\ & (((!\inst12|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(161))))) # (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(177) & (\inst12|Add0~0_combout\))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(145) & ( !\inst13|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst12|Add0~1_combout\ & 
-- (((\inst12|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(161))))) # (\inst12|Add0~1_combout\ & (((!\inst12|Add0~0_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(177)))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(145) & ( !\inst13|altsyncram_component|auto_generated|q_a\(129) & ( (\inst12|Add0~0_combout\ & ((!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(161)))) # 
-- (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(177))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(177),
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst12|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(161),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(145),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	combout => \inst13|Mux2~13_combout\);

-- Location: LABCELL_X24_Y9_N6
\inst13|Mux2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~14_combout\ = ( \inst13|Mux2~13_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(133) & ( (!\inst13|Mux6~3_combout\) # ((!\inst11|Mux7~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(149))) # 
-- (\inst11|Mux7~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(165))))) ) ) ) # ( !\inst13|Mux2~13_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(133) & ( (!\inst11|Mux7~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(149) & ((\inst13|Mux6~3_combout\)))) # (\inst11|Mux7~1_combout\ & (((!\inst13|Mux6~3_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(165))))) ) ) ) # ( \inst13|Mux2~13_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(133) & ( (!\inst11|Mux7~1_combout\ & (((!\inst13|Mux6~3_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(149)))) # (\inst11|Mux7~1_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(165) & \inst13|Mux6~3_combout\)))) ) ) ) # ( !\inst13|Mux2~13_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(133) & ( (\inst13|Mux6~3_combout\ & ((!\inst11|Mux7~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(149))) # (\inst11|Mux7~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(165)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(149),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(165),
	datac => \inst11|ALT_INV_Mux7~1_combout\,
	datad => \inst13|ALT_INV_Mux6~3_combout\,
	datae => \inst13|ALT_INV_Mux2~13_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(133),
	combout => \inst13|Mux2~14_combout\);

-- Location: LABCELL_X24_Y9_N36
\inst13|Mux2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~15_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(157) & ( ((!\inst12|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(141))) # (\inst12|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(173))))) # (\inst12|Add0~1_combout\) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(157) & ( (!\inst12|Add0~1_combout\ & ((!\inst12|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(141))) # (\inst12|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(173)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~0_combout\,
	datab => \inst12|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(141),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(173),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(157),
	combout => \inst13|Mux2~15_combout\);

-- Location: LABCELL_X25_Y7_N54
\inst13|Mux2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~16_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(153) & ( \inst13|altsyncram_component|auto_generated|q_a\(169) & ( ((!\inst11|Mux7~0_combout\ & (\inst13|Mux2~15_combout\)) # (\inst11|Mux7~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(137))))) # (\inst13|Mux6~4_combout\) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(153) & ( \inst13|altsyncram_component|auto_generated|q_a\(169) & ( (!\inst11|Mux7~0_combout\ & 
-- (!\inst13|Mux6~4_combout\ & (\inst13|Mux2~15_combout\))) # (\inst11|Mux7~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(137))) # (\inst13|Mux6~4_combout\))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(153) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(169) & ( (!\inst11|Mux7~0_combout\ & (((\inst13|Mux2~15_combout\)) # (\inst13|Mux6~4_combout\))) # (\inst11|Mux7~0_combout\ & (!\inst13|Mux6~4_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(137))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(153) & ( !\inst13|altsyncram_component|auto_generated|q_a\(169) & ( (!\inst13|Mux6~4_combout\ & ((!\inst11|Mux7~0_combout\ & 
-- (\inst13|Mux2~15_combout\)) # (\inst11|Mux7~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(137)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst13|ALT_INV_Mux6~4_combout\,
	datac => \inst13|ALT_INV_Mux2~15_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(137),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(153),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	combout => \inst13|Mux2~16_combout\);

-- Location: LABCELL_X24_Y9_N27
\inst13|Mux2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~17_combout\ = ( \inst13|Mux2~16_combout\ & ( (!\inst3|Add0~1_sumout\) # (\inst13|Mux2~14_combout\) ) ) # ( !\inst13|Mux2~16_combout\ & ( (\inst3|Add0~1_sumout\ & \inst13|Mux2~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst13|ALT_INV_Mux2~14_combout\,
	dataf => \inst13|ALT_INV_Mux2~16_combout\,
	combout => \inst13|Mux2~17_combout\);

-- Location: LABCELL_X21_Y9_N42
\inst13|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Equal0~0_combout\ = ( !\inst13|Mux3~11_combout\ & ( \inst13|Mux2~17_combout\ & ( (!\inst14|Add0~0_combout\ & !\inst13|Mux2~12_combout\) ) ) ) # ( \inst13|Mux3~11_combout\ & ( !\inst13|Mux2~17_combout\ & ( (!\inst13|Mux3~16_combout\ & 
-- \inst14|Add0~0_combout\) ) ) ) # ( !\inst13|Mux3~11_combout\ & ( !\inst13|Mux2~17_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst13|Mux2~12_combout\))) # (\inst14|Add0~0_combout\ & (!\inst13|Mux3~16_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001011100010001000100010001011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux3~16_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|ALT_INV_Mux2~12_combout\,
	datae => \inst13|ALT_INV_Mux3~11_combout\,
	dataf => \inst13|ALT_INV_Mux2~17_combout\,
	combout => \inst13|Equal0~0_combout\);

-- Location: MLABCELL_X18_Y9_N42
\inst3|red~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~3_combout\ = ( \inst3|red~1_combout\ & ( \inst2|pixel_column\(4) & ( (\inst2|pixel_column\(8) & ((!\inst2|pixel_column\(3)) # (!\inst3|LessThan13~0_combout\))) ) ) ) # ( \inst3|red~1_combout\ & ( !\inst2|pixel_column\(4) & ( 
-- \inst2|pixel_column\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(8),
	datab => \inst2|ALT_INV_pixel_column\(3),
	datac => \inst3|ALT_INV_LessThan13~0_combout\,
	datae => \inst3|ALT_INV_red~1_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(4),
	combout => \inst3|red~3_combout\);

-- Location: LABCELL_X25_Y9_N6
\inst13|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux11~6_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(132) & ( (!\inst12|Add0~1_combout\ & (((!\inst12|Add0~0_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(164)))) # (\inst12|Add0~1_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(148))))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(132) & ( (!\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(164) & ((\inst12|Add0~0_combout\)))) # 
-- (\inst12|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(148))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110101111001001111010111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~1_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(164),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(148),
	datad => \inst12|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(132),
	combout => \inst13|Mux11~6_combout\);

-- Location: LABCELL_X25_Y9_N12
\inst13|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux11~7_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(160) & ( \inst13|altsyncram_component|auto_generated|q_a\(128) & ( ((!\inst13|Mux6~4_combout\ & ((\inst13|Mux11~6_combout\))) # (\inst13|Mux6~4_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(144)))) # (\inst11|Mux7~0_combout\) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(160) & ( \inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst11|Mux7~0_combout\ & 
-- ((!\inst13|Mux6~4_combout\ & ((\inst13|Mux11~6_combout\))) # (\inst13|Mux6~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(144))))) # (\inst11|Mux7~0_combout\ & (!\inst13|Mux6~4_combout\)) ) ) ) # ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(160) & ( !\inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst11|Mux7~0_combout\ & ((!\inst13|Mux6~4_combout\ & ((\inst13|Mux11~6_combout\))) # (\inst13|Mux6~4_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(144))))) # (\inst11|Mux7~0_combout\ & (\inst13|Mux6~4_combout\)) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(160) & ( !\inst13|altsyncram_component|auto_generated|q_a\(128) & ( 
-- (!\inst11|Mux7~0_combout\ & ((!\inst13|Mux6~4_combout\ & ((\inst13|Mux11~6_combout\))) # (\inst13|Mux6~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(144))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux7~0_combout\,
	datab => \inst13|ALT_INV_Mux6~4_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(144),
	datad => \inst13|ALT_INV_Mux11~6_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(160),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	combout => \inst13|Mux11~7_combout\);

-- Location: LABCELL_X25_Y9_N30
\inst13|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux11~4_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(120) & ( \inst13|altsyncram_component|auto_generated|q_a\(136) & ( (!\inst12|Add0~0_combout\) # ((!\inst12|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(152)))) # (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(168)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(120) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(136) & ( (!\inst12|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(152) & \inst12|Add0~0_combout\)))) # (\inst12|Add0~1_combout\ & (((!\inst12|Add0~0_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(168)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(120) & ( !\inst13|altsyncram_component|auto_generated|q_a\(136) & ( (!\inst12|Add0~1_combout\ & (((!\inst12|Add0~0_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(152))))) # (\inst12|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(168) & ((\inst12|Add0~0_combout\)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(120) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(136) & ( (\inst12|Add0~0_combout\ & ((!\inst12|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(152)))) # (\inst12|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(168))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(152),
	datac => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst12|ALT_INV_Add0~0_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(120),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(136),
	combout => \inst13|Mux11~4_combout\);

-- Location: LABCELL_X24_Y9_N18
\inst13|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux11~5_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(140) & ( \inst13|Mux6~3_combout\ & ( (!\inst11|Mux7~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(156)) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(140) & ( \inst13|Mux6~3_combout\ & ( (\inst13|altsyncram_component|auto_generated|q_a\(156) & \inst11|Mux7~1_combout\) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(140) & ( 
-- !\inst13|Mux6~3_combout\ & ( (!\inst11|Mux7~1_combout\ & (\inst13|Mux11~4_combout\)) # (\inst11|Mux7~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(124)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(140) & ( 
-- !\inst13|Mux6~3_combout\ & ( (!\inst11|Mux7~1_combout\ & (\inst13|Mux11~4_combout\)) # (\inst11|Mux7~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(124)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(156),
	datab => \inst13|ALT_INV_Mux11~4_combout\,
	datac => \inst11|ALT_INV_Mux7~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(140),
	dataf => \inst13|ALT_INV_Mux6~3_combout\,
	combout => \inst13|Mux11~5_combout\);

-- Location: LABCELL_X29_Y9_N0
\inst13|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux11~0_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(32) & ( \inst12|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(96)) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(32) & ( \inst12|Add0~0_combout\ & ( (\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(96)) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(32) & ( 
-- !\inst12|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(0))) # (\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(64)))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(32) & ( !\inst12|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(0))) # (\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(64)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(96),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(32),
	dataf => \inst12|ALT_INV_Add0~0_combout\,
	combout => \inst13|Mux11~0_combout\);

-- Location: LABCELL_X29_Y9_N9
\inst13|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux11~1_combout\ = ( \inst13|Mux3~0_combout\ & ( (\inst13|Mux11~0_combout\) # (\inst12|Add0~1_combout\) ) ) # ( !\inst13|Mux3~0_combout\ & ( (!\inst12|Add0~1_combout\ & \inst13|Mux11~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Add0~1_combout\,
	datad => \inst13|ALT_INV_Mux11~0_combout\,
	dataf => \inst13|ALT_INV_Mux3~0_combout\,
	combout => \inst13|Mux11~1_combout\);

-- Location: LABCELL_X29_Y9_N18
\inst13|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux11~2_combout\ = ( \inst13|Mux6~0_combout\ & ( \inst13|Mux6~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(88) ) ) ) # ( !\inst13|Mux6~0_combout\ & ( \inst13|Mux6~1_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(56) ) ) ) # ( \inst13|Mux6~0_combout\ & ( !\inst13|Mux6~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(24) ) ) ) # ( !\inst13|Mux6~0_combout\ & ( !\inst13|Mux6~1_combout\ & ( 
-- \inst13|Mux3~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(88),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	datad => \inst13|ALT_INV_Mux3~4_combout\,
	datae => \inst13|ALT_INV_Mux6~0_combout\,
	dataf => \inst13|ALT_INV_Mux6~1_combout\,
	combout => \inst13|Mux11~2_combout\);

-- Location: LABCELL_X29_Y9_N30
\inst13|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux11~3_combout\ = ( \inst3|Add0~1_sumout\ & ( \inst13|Mux11~2_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\) # (\inst13|Mux7~0_combout\) ) ) ) # ( !\inst3|Add0~1_sumout\ & ( \inst13|Mux11~2_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ 
-- & ((\inst13|Mux11~1_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (!\inst13|Mux3~3_combout\)) ) ) ) # ( \inst3|Add0~1_sumout\ & ( !\inst13|Mux11~2_combout\ & ( (\inst13|Mux7~0_combout\ & \inst2|pixel_column[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\inst3|Add0~1_sumout\ & ( !\inst13|Mux11~2_combout\ & ( (!\inst2|pixel_column[1]~DUPLICATE_q\ & ((\inst13|Mux11~1_combout\))) # (\inst2|pixel_column[1]~DUPLICATE_q\ & (!\inst13|Mux3~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111100000100010001000100110000111111001101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux7~0_combout\,
	datab => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datac => \inst13|ALT_INV_Mux3~3_combout\,
	datad => \inst13|ALT_INV_Mux11~1_combout\,
	datae => \inst3|ALT_INV_Add0~1_sumout\,
	dataf => \inst13|ALT_INV_Mux11~2_combout\,
	combout => \inst13|Mux11~3_combout\);

-- Location: LABCELL_X24_Y9_N24
\inst13|Mux11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux11~8_combout\ = ( \inst13|Mux11~3_combout\ & ( (!\inst14|Add0~0_combout\) # ((!\inst3|Add0~1_sumout\ & (\inst13|Mux11~7_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst13|Mux11~5_combout\)))) ) ) # ( !\inst13|Mux11~3_combout\ & ( 
-- (\inst14|Add0~0_combout\ & ((!\inst3|Add0~1_sumout\ & (\inst13|Mux11~7_combout\)) # (\inst3|Add0~1_sumout\ & ((\inst13|Mux11~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011111111111001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~1_sumout\,
	datab => \inst13|ALT_INV_Mux11~7_combout\,
	datac => \inst13|ALT_INV_Mux11~5_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst13|ALT_INV_Mux11~3_combout\,
	combout => \inst13|Mux11~8_combout\);

-- Location: LABCELL_X21_Y9_N18
\inst3|red~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~4_combout\ = ( !\inst3|red~3_combout\ & ( \inst13|Mux11~8_combout\ ) ) # ( \inst3|red~3_combout\ & ( !\inst13|Mux11~8_combout\ & ( (!\inst13|Mux10~8_combout\ & (!\inst13|Mux1~14_combout\ & (\inst13|Equal0~2_combout\ & 
-- \inst13|Equal0~0_combout\))) ) ) ) # ( !\inst3|red~3_combout\ & ( !\inst13|Mux11~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000100011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux10~8_combout\,
	datab => \inst13|ALT_INV_Mux1~14_combout\,
	datac => \inst13|ALT_INV_Equal0~2_combout\,
	datad => \inst13|ALT_INV_Equal0~0_combout\,
	datae => \inst3|ALT_INV_red~3_combout\,
	dataf => \inst13|ALT_INV_Mux11~8_combout\,
	combout => \inst3|red~4_combout\);

-- Location: LABCELL_X20_Y6_N30
\inst3|LessThan16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan16~1_combout\ = ( \inst2|pixel_row\(1) & ( \inst3|ball_y_pos\(3) & ( (!\inst2|pixel_row[3]~DUPLICATE_q\) # ((\inst3|ball_y_pos\(2) & !\inst2|pixel_row\(2))) ) ) ) # ( !\inst2|pixel_row\(1) & ( \inst3|ball_y_pos\(3) & ( 
-- (!\inst2|pixel_row[3]~DUPLICATE_q\) # ((!\inst3|ball_y_pos\(2) & (!\inst2|pixel_row\(0) & !\inst2|pixel_row\(2))) # (\inst3|ball_y_pos\(2) & ((!\inst2|pixel_row\(0)) # (!\inst2|pixel_row\(2))))) ) ) ) # ( \inst2|pixel_row\(1) & ( !\inst3|ball_y_pos\(3) & 
-- ( (!\inst2|pixel_row[3]~DUPLICATE_q\ & (\inst3|ball_y_pos\(2) & !\inst2|pixel_row\(2))) ) ) ) # ( !\inst2|pixel_row\(1) & ( !\inst3|ball_y_pos\(3) & ( (!\inst2|pixel_row[3]~DUPLICATE_q\ & ((!\inst3|ball_y_pos\(2) & (!\inst2|pixel_row\(0) & 
-- !\inst2|pixel_row\(2))) # (\inst3|ball_y_pos\(2) & ((!\inst2|pixel_row\(0)) # (!\inst2|pixel_row\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000100000001000100000000011111011101110101011101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_ball_y_pos\(2),
	datac => \inst2|ALT_INV_pixel_row\(0),
	datad => \inst2|ALT_INV_pixel_row\(2),
	datae => \inst2|ALT_INV_pixel_row\(1),
	dataf => \inst3|ALT_INV_ball_y_pos\(3),
	combout => \inst3|LessThan16~1_combout\);

-- Location: LABCELL_X19_Y6_N36
\inst3|LessThan16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan16~2_combout\ = ( \inst3|LessThan16~1_combout\ & ( \inst3|Add7~17_sumout\ & ( (\inst2|pixel_row\(5) & !\inst3|Add7~13_sumout\) ) ) ) # ( !\inst3|LessThan16~1_combout\ & ( \inst3|Add7~17_sumout\ & ( (!\inst2|pixel_row\(5) & 
-- (!\inst3|Add7~13_sumout\ & \inst2|pixel_row[4]~DUPLICATE_q\)) # (\inst2|pixel_row\(5) & ((!\inst3|Add7~13_sumout\) # (\inst2|pixel_row[4]~DUPLICATE_q\))) ) ) ) # ( \inst3|LessThan16~1_combout\ & ( !\inst3|Add7~17_sumout\ & ( (!\inst2|pixel_row\(5) & 
-- (!\inst3|Add7~13_sumout\ & \inst2|pixel_row[4]~DUPLICATE_q\)) # (\inst2|pixel_row\(5) & ((!\inst3|Add7~13_sumout\) # (\inst2|pixel_row[4]~DUPLICATE_q\))) ) ) ) # ( !\inst3|LessThan16~1_combout\ & ( !\inst3|Add7~17_sumout\ & ( (!\inst3|Add7~13_sumout\) # 
-- (\inst2|pixel_row\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011001100001111001100110000111100110011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst3|ALT_INV_Add7~13_sumout\,
	datad => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_LessThan16~1_combout\,
	dataf => \inst3|ALT_INV_Add7~17_sumout\,
	combout => \inst3|LessThan16~2_combout\);

-- Location: LABCELL_X19_Y6_N33
\inst3|LessThan16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan16~0_combout\ = ( \inst3|Add7~1_sumout\ & ( !\inst2|pixel_row\(8) ) ) # ( !\inst3|Add7~1_sumout\ & ( \inst2|pixel_row\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(8),
	dataf => \inst3|ALT_INV_Add7~1_sumout\,
	combout => \inst3|LessThan16~0_combout\);

-- Location: LABCELL_X19_Y6_N12
\inst3|LessThan16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan16~3_combout\ = ( \inst3|Add7~9_sumout\ & ( \inst3|Add7~5_sumout\ & ( (\inst3|LessThan16~2_combout\ & (!\inst3|LessThan16~0_combout\ & (\inst2|pixel_row\(6) & \inst2|pixel_row\(7)))) ) ) ) # ( !\inst3|Add7~9_sumout\ & ( 
-- \inst3|Add7~5_sumout\ & ( (!\inst3|LessThan16~0_combout\ & (\inst2|pixel_row\(7) & ((\inst2|pixel_row\(6)) # (\inst3|LessThan16~2_combout\)))) ) ) ) # ( \inst3|Add7~9_sumout\ & ( !\inst3|Add7~5_sumout\ & ( (!\inst3|LessThan16~0_combout\ & 
-- (((\inst3|LessThan16~2_combout\ & \inst2|pixel_row\(6))) # (\inst2|pixel_row\(7)))) ) ) ) # ( !\inst3|Add7~9_sumout\ & ( !\inst3|Add7~5_sumout\ & ( (!\inst3|LessThan16~0_combout\ & (((\inst2|pixel_row\(7)) # (\inst2|pixel_row\(6))) # 
-- (\inst3|LessThan16~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110011001100000001001100110000000000010011000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan16~2_combout\,
	datab => \inst3|ALT_INV_LessThan16~0_combout\,
	datac => \inst2|ALT_INV_pixel_row\(6),
	datad => \inst2|ALT_INV_pixel_row\(7),
	datae => \inst3|ALT_INV_Add7~9_sumout\,
	dataf => \inst3|ALT_INV_Add7~5_sumout\,
	combout => \inst3|LessThan16~3_combout\);

-- Location: LABCELL_X19_Y7_N18
\inst2|green_out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out3~0_combout\ = ( \inst3|red~4_combout\ & ( \inst3|LessThan16~3_combout\ & ( (!\inst3|red~14_combout\ & (!\inst3|red[1]~7_combout\ & \inst2|blue_out3~2_combout\)) ) ) ) # ( \inst3|red~4_combout\ & ( !\inst3|LessThan16~3_combout\ & ( 
-- (!\inst3|red~14_combout\ & (!\inst3|ball_on~7_combout\ & (!\inst3|red[1]~7_combout\ & \inst2|blue_out3~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~14_combout\,
	datab => \inst3|ALT_INV_ball_on~7_combout\,
	datac => \inst3|ALT_INV_red[1]~7_combout\,
	datad => \inst2|ALT_INV_blue_out3~2_combout\,
	datae => \inst3|ALT_INV_red~4_combout\,
	dataf => \inst3|ALT_INV_LessThan16~3_combout\,
	combout => \inst2|green_out3~0_combout\);

-- Location: IOIBUF_X11_Y0_N35
\key[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(1),
	o => \key[1]~input_o\);

-- Location: LABCELL_X16_Y7_N48
\inst3|cloud_motion~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|cloud_motion~1_combout\ = ( \key[0]~input_o\ & ( (!\key[1]~input_o\) # (\inst3|cloud_motion\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_cloud_motion\(2),
	datad => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \inst3|cloud_motion~1_combout\);

-- Location: FF_X16_Y7_N53
\inst3|cloud_motion[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|cloud_motion~1_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|cloud_motion\(2));

-- Location: LABCELL_X16_Y7_N42
\inst3|cloud_motion[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|cloud_motion[0]~0_combout\ = ( \key[0]~input_o\ & ( ((\inst3|game_running~q\ & !\key[1]~input_o\)) # (\inst3|cloud_motion\(0)) ) ) # ( !\key[0]~input_o\ & ( (!\inst3|game_running~q\ & \inst3|cloud_motion\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111000011110101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_game_running~q\,
	datac => \inst3|ALT_INV_cloud_motion\(0),
	datad => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \inst3|cloud_motion[0]~0_combout\);

-- Location: FF_X16_Y7_N38
\inst3|cloud_motion[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|cloud_motion[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|cloud_motion\(0));

-- Location: LABCELL_X16_Y7_N0
\inst3|Add31~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add31~33_sumout\ = SUM(( !\inst3|cloud_motion\(0) ) + ( \inst3|bottom_cloud3_x_pos\(0) ) + ( !VCC ))
-- \inst3|Add31~34\ = CARRY(( !\inst3|cloud_motion\(0) ) + ( \inst3|bottom_cloud3_x_pos\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	datad => \inst3|ALT_INV_cloud_motion\(0),
	cin => GND,
	sumout => \inst3|Add31~33_sumout\,
	cout => \inst3|Add31~34\);

-- Location: LABCELL_X16_Y7_N54
\inst3|bottom_cloud3_x_pos~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~8_combout\ = ( \inst3|Add31~33_sumout\ & ( \inst3|LessThan52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan52~0_combout\,
	dataf => \inst3|ALT_INV_Add31~33_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~8_combout\);

-- Location: FF_X16_Y7_N56
\inst3|bottom_cloud3_x_pos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud3_x_pos~8_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(0));

-- Location: LABCELL_X16_Y7_N3
\inst3|Add31~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add31~29_sumout\ = SUM(( \inst3|bottom_cloud3_x_pos\(1) ) + ( VCC ) + ( \inst3|Add31~34\ ))
-- \inst3|Add31~30\ = CARRY(( \inst3|bottom_cloud3_x_pos\(1) ) + ( VCC ) + ( \inst3|Add31~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(1),
	cin => \inst3|Add31~34\,
	sumout => \inst3|Add31~29_sumout\,
	cout => \inst3|Add31~30\);

-- Location: LABCELL_X17_Y7_N18
\inst3|bottom_cloud3_x_pos~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~7_combout\ = (!\inst3|LessThan52~0_combout\) # (\inst3|Add31~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan52~0_combout\,
	datac => \inst3|ALT_INV_Add31~29_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~7_combout\);

-- Location: FF_X17_Y7_N20
\inst3|bottom_cloud3_x_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud3_x_pos~7_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(1));

-- Location: LABCELL_X16_Y7_N6
\inst3|Add31~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add31~25_sumout\ = SUM(( \inst3|cloud_motion\(2) ) + ( !\inst3|bottom_cloud3_x_pos\(2) ) + ( \inst3|Add31~30\ ))
-- \inst3|Add31~26\ = CARRY(( \inst3|cloud_motion\(2) ) + ( !\inst3|bottom_cloud3_x_pos\(2) ) + ( \inst3|Add31~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_cloud_motion\(2),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(2),
	cin => \inst3|Add31~30\,
	sumout => \inst3|Add31~25_sumout\,
	cout => \inst3|Add31~26\);

-- Location: MLABCELL_X13_Y7_N45
\inst3|bottom_cloud3_x_pos~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~6_combout\ = (\inst3|LessThan52~0_combout\ & !\inst3|Add31~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_LessThan52~0_combout\,
	datad => \inst3|ALT_INV_Add31~25_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~6_combout\);

-- Location: FF_X13_Y7_N47
\inst3|bottom_cloud3_x_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud3_x_pos~6_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(2));

-- Location: LABCELL_X16_Y7_N9
\inst3|Add31~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add31~21_sumout\ = SUM(( \inst3|bottom_cloud3_x_pos\(3) ) + ( !\inst3|cloud_motion\(0) ) + ( \inst3|Add31~26\ ))
-- \inst3|Add31~22\ = CARRY(( \inst3|bottom_cloud3_x_pos\(3) ) + ( !\inst3|cloud_motion\(0) ) + ( \inst3|Add31~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_cloud_motion\(0),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(3),
	cin => \inst3|Add31~26\,
	sumout => \inst3|Add31~21_sumout\,
	cout => \inst3|Add31~22\);

-- Location: LABCELL_X14_Y7_N57
\inst3|bottom_cloud3_x_pos~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~5_combout\ = ( \inst3|Add31~21_sumout\ ) # ( !\inst3|Add31~21_sumout\ & ( !\inst3|LessThan52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan52~0_combout\,
	dataf => \inst3|ALT_INV_Add31~21_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~5_combout\);

-- Location: FF_X14_Y7_N59
\inst3|bottom_cloud3_x_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud3_x_pos~5_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(3));

-- Location: LABCELL_X17_Y7_N24
\inst3|LessThan41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan41~0_combout\ = ( !\inst3|bottom_cloud3_x_pos\(1) & ( (\inst3|bottom_cloud3_x_pos\(2) & (!\inst3|bottom_cloud3_x_pos\(3) & \inst3|bottom_cloud3_x_pos\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(2),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(3),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(4),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(1),
	combout => \inst3|LessThan41~0_combout\);

-- Location: LABCELL_X16_Y7_N12
\inst3|Add31~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add31~17_sumout\ = SUM(( !\inst3|bottom_cloud3_x_pos\(4) ) + ( VCC ) + ( \inst3|Add31~22\ ))
-- \inst3|Add31~18\ = CARRY(( !\inst3|bottom_cloud3_x_pos\(4) ) + ( VCC ) + ( \inst3|Add31~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(4),
	cin => \inst3|Add31~22\,
	sumout => \inst3|Add31~17_sumout\,
	cout => \inst3|Add31~18\);

-- Location: LABCELL_X16_Y7_N15
\inst3|Add31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add31~13_sumout\ = SUM(( !\inst3|bottom_cloud3_x_pos\(5) ) + ( VCC ) + ( \inst3|Add31~18\ ))
-- \inst3|Add31~14\ = CARRY(( !\inst3|bottom_cloud3_x_pos\(5) ) + ( VCC ) + ( \inst3|Add31~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	cin => \inst3|Add31~18\,
	sumout => \inst3|Add31~13_sumout\,
	cout => \inst3|Add31~14\);

-- Location: LABCELL_X17_Y7_N3
\inst3|bottom_cloud3_x_pos~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~3_combout\ = (!\inst3|Add31~13_sumout\ & \inst3|LessThan52~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add31~13_sumout\,
	datad => \inst3|ALT_INV_LessThan52~0_combout\,
	combout => \inst3|bottom_cloud3_x_pos~3_combout\);

-- Location: FF_X17_Y7_N5
\inst3|bottom_cloud3_x_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud3_x_pos~3_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(5));

-- Location: LABCELL_X16_Y7_N18
\inst3|Add31~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add31~41_sumout\ = SUM(( !\inst3|bottom_cloud3_x_pos\(6) ) + ( VCC ) + ( \inst3|Add31~14\ ))
-- \inst3|Add31~42\ = CARRY(( !\inst3|bottom_cloud3_x_pos\(6) ) + ( VCC ) + ( \inst3|Add31~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	cin => \inst3|Add31~14\,
	sumout => \inst3|Add31~41_sumout\,
	cout => \inst3|Add31~42\);

-- Location: LABCELL_X17_Y7_N39
\inst3|bottom_cloud3_x_pos~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~10_combout\ = (\inst3|LessThan52~0_combout\ & !\inst3|Add31~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan52~0_combout\,
	datad => \inst3|ALT_INV_Add31~41_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~10_combout\);

-- Location: FF_X17_Y7_N41
\inst3|bottom_cloud3_x_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud3_x_pos~10_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(6));

-- Location: LABCELL_X16_Y7_N21
\inst3|Add31~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add31~37_sumout\ = SUM(( !\inst3|bottom_cloud3_x_pos\(7) ) + ( VCC ) + ( \inst3|Add31~42\ ))
-- \inst3|Add31~38\ = CARRY(( !\inst3|bottom_cloud3_x_pos\(7) ) + ( VCC ) + ( \inst3|Add31~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	cin => \inst3|Add31~42\,
	sumout => \inst3|Add31~37_sumout\,
	cout => \inst3|Add31~38\);

-- Location: MLABCELL_X13_Y7_N36
\inst3|bottom_cloud3_x_pos~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~9_combout\ = ( !\inst3|Add31~37_sumout\ & ( \inst3|LessThan52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan52~0_combout\,
	dataf => \inst3|ALT_INV_Add31~37_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~9_combout\);

-- Location: FF_X13_Y7_N38
\inst3|bottom_cloud3_x_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud3_x_pos~9_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(7));

-- Location: LABCELL_X16_Y7_N24
\inst3|Add31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add31~9_sumout\ = SUM(( !\inst3|bottom_cloud3_x_pos\(8) ) + ( VCC ) + ( \inst3|Add31~38\ ))
-- \inst3|Add31~10\ = CARRY(( !\inst3|bottom_cloud3_x_pos\(8) ) + ( VCC ) + ( \inst3|Add31~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	cin => \inst3|Add31~38\,
	sumout => \inst3|Add31~9_sumout\,
	cout => \inst3|Add31~10\);

-- Location: LABCELL_X17_Y7_N27
\inst3|bottom_cloud3_x_pos~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~2_combout\ = ( \inst3|Add31~9_sumout\ & ( !\inst3|LessThan52~0_combout\ ) ) # ( !\inst3|Add31~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan52~0_combout\,
	dataf => \inst3|ALT_INV_Add31~9_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~2_combout\);

-- Location: FF_X17_Y7_N29
\inst3|bottom_cloud3_x_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud3_x_pos~2_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(8));

-- Location: LABCELL_X16_Y7_N27
\inst3|Add31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add31~5_sumout\ = SUM(( \inst3|bottom_cloud3_x_pos\(9) ) + ( VCC ) + ( \inst3|Add31~10\ ))
-- \inst3|Add31~6\ = CARRY(( \inst3|bottom_cloud3_x_pos\(9) ) + ( VCC ) + ( \inst3|Add31~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(9),
	cin => \inst3|Add31~10\,
	sumout => \inst3|Add31~5_sumout\,
	cout => \inst3|Add31~6\);

-- Location: LABCELL_X17_Y7_N48
\inst3|bottom_cloud3_x_pos~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~1_combout\ = ( \inst3|Add31~5_sumout\ ) # ( !\inst3|Add31~5_sumout\ & ( !\inst3|LessThan52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_LessThan52~0_combout\,
	dataf => \inst3|ALT_INV_Add31~5_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~1_combout\);

-- Location: FF_X17_Y7_N50
\inst3|bottom_cloud3_x_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud3_x_pos~1_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(9));

-- Location: LABCELL_X16_Y7_N30
\inst3|Add31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add31~1_sumout\ = SUM(( \inst3|bottom_cloud3_x_pos\(10) ) + ( VCC ) + ( \inst3|Add31~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	cin => \inst3|Add31~6\,
	sumout => \inst3|Add31~1_sumout\);

-- Location: LABCELL_X17_Y7_N15
\inst3|bottom_cloud3_x_pos~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~0_combout\ = ( \inst3|Add31~1_sumout\ & ( \inst3|LessThan52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_LessThan52~0_combout\,
	dataf => \inst3|ALT_INV_Add31~1_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~0_combout\);

-- Location: FF_X17_Y7_N17
\inst3|bottom_cloud3_x_pos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud3_x_pos~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(10));

-- Location: LABCELL_X17_Y7_N6
\inst3|LessThan41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan41~1_combout\ = ( !\inst3|bottom_cloud3_x_pos\(9) & ( (\inst3|bottom_cloud3_x_pos\(6) & (\inst3|bottom_cloud3_x_pos\(8) & \inst3|bottom_cloud3_x_pos\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(9),
	combout => \inst3|LessThan41~1_combout\);

-- Location: LABCELL_X17_Y7_N33
\inst3|LessThan52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan52~0_combout\ = ( \inst3|bottom_cloud3_x_pos\(0) & ( !\inst3|bottom_cloud3_x_pos\(10) ) ) # ( !\inst3|bottom_cloud3_x_pos\(0) & ( (!\inst3|bottom_cloud3_x_pos\(10) & ((!\inst3|LessThan41~0_combout\) # ((!\inst3|bottom_cloud3_x_pos\(5)) # 
-- (!\inst3|LessThan41~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001000110011001100100011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan41~0_combout\,
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	datad => \inst3|ALT_INV_LessThan41~1_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	combout => \inst3|LessThan52~0_combout\);

-- Location: LABCELL_X17_Y7_N57
\inst3|bottom_cloud3_x_pos~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~4_combout\ = (!\inst3|LessThan52~0_combout\) # (!\inst3|Add31~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan52~0_combout\,
	datac => \inst3|ALT_INV_Add31~17_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~4_combout\);

-- Location: FF_X17_Y7_N59
\inst3|bottom_cloud3_x_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud3_x_pos~4_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(4));

-- Location: MLABCELL_X13_Y7_N18
\inst3|LessThan42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan42~0_combout\ = ( \inst2|pixel_column\(1) & ( \inst2|pixel_column\(0) & ( (!\inst2|pixel_column\(2) & (\inst3|bottom_cloud3_x_pos\(2) & ((!\inst3|bottom_cloud3_x_pos\(1)) # (!\inst3|bottom_cloud3_x_pos\(0))))) # (\inst2|pixel_column\(2) & 
-- ((!\inst3|bottom_cloud3_x_pos\(1)) # ((!\inst3|bottom_cloud3_x_pos\(0)) # (\inst3|bottom_cloud3_x_pos\(2))))) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst2|pixel_column\(0) & ( (!\inst2|pixel_column\(2) & (!\inst3|bottom_cloud3_x_pos\(1) & 
-- (\inst3|bottom_cloud3_x_pos\(2) & !\inst3|bottom_cloud3_x_pos\(0)))) # (\inst2|pixel_column\(2) & (((!\inst3|bottom_cloud3_x_pos\(1) & !\inst3|bottom_cloud3_x_pos\(0))) # (\inst3|bottom_cloud3_x_pos\(2)))) ) ) ) # ( \inst2|pixel_column\(1) & ( 
-- !\inst2|pixel_column\(0) & ( (!\inst3|bottom_cloud3_x_pos\(1) & ((\inst3|bottom_cloud3_x_pos\(2)) # (\inst2|pixel_column\(2)))) # (\inst3|bottom_cloud3_x_pos\(1) & (\inst2|pixel_column\(2) & \inst3|bottom_cloud3_x_pos\(2))) ) ) ) # ( 
-- !\inst2|pixel_column\(1) & ( !\inst2|pixel_column\(0) & ( (\inst2|pixel_column\(2) & \inst3|bottom_cloud3_x_pos\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001010110010101100101011000000110011111100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(1),
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(2),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst2|ALT_INV_pixel_column\(0),
	combout => \inst3|LessThan42~0_combout\);

-- Location: MLABCELL_X13_Y7_N42
\inst3|LessThan42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan42~1_combout\ = ( \inst3|LessThan42~0_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(4) & (\inst2|pixel_column[4]~DUPLICATE_q\ & ((!\inst3|bottom_cloud3_x_pos\(3)) # (\inst2|pixel_column\(3))))) # (\inst3|bottom_cloud3_x_pos\(4) & 
-- ((!\inst3|bottom_cloud3_x_pos\(3)) # ((\inst2|pixel_column[4]~DUPLICATE_q\) # (\inst2|pixel_column\(3))))) ) ) # ( !\inst3|LessThan42~0_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(4) & (!\inst3|bottom_cloud3_x_pos\(3) & (\inst2|pixel_column\(3) & 
-- \inst2|pixel_column[4]~DUPLICATE_q\))) # (\inst3|bottom_cloud3_x_pos\(4) & (((!\inst3|bottom_cloud3_x_pos\(3) & \inst2|pixel_column\(3))) # (\inst2|pixel_column[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001011101000001000101110101000101110111110100010111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(4),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(3),
	datac => \inst2|ALT_INV_pixel_column\(3),
	datad => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_LessThan42~0_combout\,
	combout => \inst3|LessThan42~1_combout\);

-- Location: LABCELL_X17_Y7_N36
\inst3|LessThan42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan42~3_combout\ = ( \inst3|bottom_cloud3_x_pos\(6) & ( (!\inst3|bottom_cloud3_x_pos\(7) & (\inst2|pixel_column\(6) & \inst2|pixel_column[7]~DUPLICATE_q\)) # (\inst3|bottom_cloud3_x_pos\(7) & ((\inst2|pixel_column[7]~DUPLICATE_q\) # 
-- (\inst2|pixel_column\(6)))) ) ) # ( !\inst3|bottom_cloud3_x_pos\(6) & ( (\inst3|bottom_cloud3_x_pos\(7) & \inst2|pixel_column[7]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	combout => \inst3|LessThan42~3_combout\);

-- Location: LABCELL_X17_Y7_N21
\inst3|LessThan42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan42~2_combout\ = ( \inst3|bottom_cloud3_x_pos\(6) & ( (!\inst2|pixel_column\(6) & (!\inst3|bottom_cloud3_x_pos\(7) $ (!\inst2|pixel_column[7]~DUPLICATE_q\))) ) ) # ( !\inst3|bottom_cloud3_x_pos\(6) & ( (\inst2|pixel_column\(6) & 
-- (!\inst3|bottom_cloud3_x_pos\(7) $ (!\inst2|pixel_column[7]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000111100000000000011110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	datac => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	combout => \inst3|LessThan42~2_combout\);

-- Location: LABCELL_X17_Y7_N0
\inst3|LessThan42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan42~4_combout\ = ( \inst2|pixel_column[5]~DUPLICATE_q\ & ( (!\inst3|LessThan42~3_combout\ & ((!\inst3|LessThan42~2_combout\) # ((!\inst3|LessThan42~1_combout\ & !\inst3|bottom_cloud3_x_pos\(5))))) ) ) # ( !\inst2|pixel_column[5]~DUPLICATE_q\ 
-- & ( (!\inst3|LessThan42~3_combout\ & ((!\inst3|LessThan42~1_combout\) # ((!\inst3|LessThan42~2_combout\) # (!\inst3|bottom_cloud3_x_pos\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001000110011001100100011001000110000001100100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan42~1_combout\,
	datab => \inst3|ALT_INV_LessThan42~3_combout\,
	datac => \inst3|ALT_INV_LessThan42~2_combout\,
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	dataf => \inst2|ALT_INV_pixel_column[5]~DUPLICATE_q\,
	combout => \inst3|LessThan42~4_combout\);

-- Location: LABCELL_X17_Y7_N51
\inst3|LessThan42~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan42~5_combout\ = ( \inst3|bottom_cloud3_x_pos\(9) & ( (\inst2|pixel_column\(9) & ((!\inst3|LessThan42~4_combout\ & ((\inst2|pixel_column\(8)) # (\inst3|bottom_cloud3_x_pos\(8)))) # (\inst3|LessThan42~4_combout\ & 
-- (\inst3|bottom_cloud3_x_pos\(8) & \inst2|pixel_column\(8))))) ) ) # ( !\inst3|bottom_cloud3_x_pos\(9) & ( ((!\inst3|LessThan42~4_combout\ & ((\inst2|pixel_column\(8)) # (\inst3|bottom_cloud3_x_pos\(8)))) # (\inst3|LessThan42~4_combout\ & 
-- (\inst3|bottom_cloud3_x_pos\(8) & \inst2|pixel_column\(8)))) # (\inst2|pixel_column\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111110111111001011111011111100000010000010110000001000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan42~4_combout\,
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	datac => \inst2|ALT_INV_pixel_column\(9),
	datad => \inst2|ALT_INV_pixel_column\(8),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(9),
	combout => \inst3|LessThan42~5_combout\);

-- Location: MLABCELL_X13_Y7_N39
\inst3|LessThan38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan38~3_combout\ = ( \inst3|bottom_cloud3_x_pos\(7) & ( (!\inst2|pixel_column\(6) & (!\inst3|bottom_cloud3_x_pos\(6) & !\inst2|pixel_column[7]~DUPLICATE_q\)) # (\inst2|pixel_column\(6) & (\inst3|bottom_cloud3_x_pos\(6) & 
-- \inst2|pixel_column[7]~DUPLICATE_q\)) ) ) # ( !\inst3|bottom_cloud3_x_pos\(7) & ( (!\inst2|pixel_column\(6) & (!\inst3|bottom_cloud3_x_pos\(6) & \inst2|pixel_column[7]~DUPLICATE_q\)) # (\inst2|pixel_column\(6) & (\inst3|bottom_cloud3_x_pos\(6) & 
-- !\inst2|pixel_column[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110100000000001011010000010100000000001011010000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(6),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	datad => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	combout => \inst3|LessThan38~3_combout\);

-- Location: MLABCELL_X13_Y7_N54
\inst3|LessThan38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan38~0_combout\ = ( \inst3|bottom_cloud3_x_pos\(7) & ( !\inst3|bottom_cloud3_x_pos\(8) $ (!\inst2|pixel_column\(8) $ (\inst3|bottom_cloud3_x_pos\(6))) ) ) # ( !\inst3|bottom_cloud3_x_pos\(7) & ( !\inst3|bottom_cloud3_x_pos\(8) $ 
-- (!\inst2|pixel_column\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	datac => \inst2|ALT_INV_pixel_column\(8),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	combout => \inst3|LessThan38~0_combout\);

-- Location: MLABCELL_X13_Y7_N57
\inst3|LessThan38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan38~4_combout\ = ( \inst3|bottom_cloud3_x_pos\(7) & ( (\inst3|bottom_cloud3_x_pos\(6) & ((!\inst2|pixel_column[7]~DUPLICATE_q\) # (!\inst2|pixel_column\(6)))) ) ) # ( !\inst3|bottom_cloud3_x_pos\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ 
-- & ((!\inst3|bottom_cloud3_x_pos\(6)) # (!\inst2|pixel_column\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000000110011001100000011001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	datac => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	combout => \inst3|LessThan38~4_combout\);

-- Location: MLABCELL_X13_Y7_N48
\inst3|LessThan38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan38~1_combout\ = ( \inst2|pixel_column\(1) & ( \inst2|pixel_column\(0) & ( (!\inst3|bottom_cloud3_x_pos\(2) & !\inst2|pixel_column\(2)) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst2|pixel_column\(0) & ( (!\inst3|bottom_cloud3_x_pos\(2) & 
-- ((!\inst2|pixel_column\(2)) # (\inst3|bottom_cloud3_x_pos\(1)))) # (\inst3|bottom_cloud3_x_pos\(2) & (\inst3|bottom_cloud3_x_pos\(1) & !\inst2|pixel_column\(2))) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst2|pixel_column\(0) & ( 
-- (!\inst3|bottom_cloud3_x_pos\(2) & ((!\inst2|pixel_column\(2)) # ((\inst3|bottom_cloud3_x_pos\(0) & \inst3|bottom_cloud3_x_pos\(1))))) # (\inst3|bottom_cloud3_x_pos\(2) & (\inst3|bottom_cloud3_x_pos\(0) & (\inst3|bottom_cloud3_x_pos\(1) & 
-- !\inst2|pixel_column\(2)))) ) ) ) # ( !\inst2|pixel_column\(1) & ( !\inst2|pixel_column\(0) & ( (!\inst3|bottom_cloud3_x_pos\(2) & (((!\inst2|pixel_column\(2)) # (\inst3|bottom_cloud3_x_pos\(1))) # (\inst3|bottom_cloud3_x_pos\(0)))) # 
-- (\inst3|bottom_cloud3_x_pos\(2) & (!\inst2|pixel_column\(2) & ((\inst3|bottom_cloud3_x_pos\(1)) # (\inst3|bottom_cloud3_x_pos\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111100101010101010110000001010101111000010101010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(2),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(1),
	datad => \inst2|ALT_INV_pixel_column\(2),
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst2|ALT_INV_pixel_column\(0),
	combout => \inst3|LessThan38~1_combout\);

-- Location: MLABCELL_X13_Y7_N12
\inst3|LessThan38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan38~2_combout\ = ( \inst3|LessThan38~1_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(4) & ((!\inst2|pixel_column\(3)) # ((!\inst2|pixel_column[4]~DUPLICATE_q\) # (\inst3|bottom_cloud3_x_pos\(3))))) # (\inst3|bottom_cloud3_x_pos\(4) & 
-- (!\inst2|pixel_column[4]~DUPLICATE_q\ & ((!\inst2|pixel_column\(3)) # (\inst3|bottom_cloud3_x_pos\(3))))) ) ) # ( !\inst3|LessThan38~1_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(4) & ((!\inst2|pixel_column[4]~DUPLICATE_q\) # ((!\inst2|pixel_column\(3) & 
-- \inst3|bottom_cloud3_x_pos\(3))))) # (\inst3|bottom_cloud3_x_pos\(4) & (!\inst2|pixel_column\(3) & (\inst3|bottom_cloud3_x_pos\(3) & !\inst2|pixel_column[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001000100000111100100010000011111011101100001111101110110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(3),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(4),
	datad => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_LessThan38~1_combout\,
	combout => \inst3|LessThan38~2_combout\);

-- Location: MLABCELL_X13_Y7_N0
\inst3|LessThan38~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan38~5_combout\ = ( \inst3|bottom_cloud3_x_pos\(5) & ( \inst3|LessThan38~2_combout\ & ( (\inst3|LessThan38~0_combout\ & (((\inst3|LessThan38~3_combout\ & !\inst2|pixel_column\(5))) # (\inst3|LessThan38~4_combout\))) ) ) ) # ( 
-- !\inst3|bottom_cloud3_x_pos\(5) & ( \inst3|LessThan38~2_combout\ & ( (\inst3|LessThan38~0_combout\ & ((\inst3|LessThan38~4_combout\) # (\inst3|LessThan38~3_combout\))) ) ) ) # ( \inst3|bottom_cloud3_x_pos\(5) & ( !\inst3|LessThan38~2_combout\ & ( 
-- (\inst3|LessThan38~0_combout\ & \inst3|LessThan38~4_combout\) ) ) ) # ( !\inst3|bottom_cloud3_x_pos\(5) & ( !\inst3|LessThan38~2_combout\ & ( (\inst3|LessThan38~0_combout\ & (((\inst3|LessThan38~3_combout\ & !\inst2|pixel_column\(5))) # 
-- (\inst3|LessThan38~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000011000000110000001100010011000100110001001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan38~3_combout\,
	datab => \inst3|ALT_INV_LessThan38~0_combout\,
	datac => \inst3|ALT_INV_LessThan38~4_combout\,
	datad => \inst2|ALT_INV_pixel_column\(5),
	datae => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	dataf => \inst3|ALT_INV_LessThan38~2_combout\,
	combout => \inst3|LessThan38~5_combout\);

-- Location: LABCELL_X17_Y7_N9
\inst3|Add20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add20~0_combout\ = ( \inst3|bottom_cloud3_x_pos\(8) & ( (\inst3|bottom_cloud3_x_pos\(6) & \inst3|bottom_cloud3_x_pos\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	combout => \inst3|Add20~0_combout\);

-- Location: LABCELL_X17_Y7_N54
\inst3|LessThan38~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan38~6_combout\ = ( \inst3|bottom_cloud3_x_pos\(8) & ( (\inst3|bottom_cloud3_x_pos\(6) & (\inst3|bottom_cloud3_x_pos\(7) & !\inst2|pixel_column\(8))) ) ) # ( !\inst3|bottom_cloud3_x_pos\(8) & ( (!\inst2|pixel_column\(8) & 
-- ((!\inst3|bottom_cloud3_x_pos\(6)) # (!\inst3|bottom_cloud3_x_pos\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	datad => \inst2|ALT_INV_pixel_column\(8),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	combout => \inst3|LessThan38~6_combout\);

-- Location: MLABCELL_X13_Y7_N24
\inst3|LessThan38~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan38~7_combout\ = ( \inst3|LessThan38~6_combout\ & ( \inst3|bottom_cloud3_x_pos\(9) & ( (!\inst3|bottom_cloud3_x_pos\(10) & (\inst3|Add20~0_combout\ & \inst2|pixel_column\(9))) ) ) ) # ( !\inst3|LessThan38~6_combout\ & ( 
-- \inst3|bottom_cloud3_x_pos\(9) & ( (!\inst3|bottom_cloud3_x_pos\(10) & ((!\inst3|LessThan38~5_combout\ & ((\inst2|pixel_column\(9)) # (\inst3|Add20~0_combout\))) # (\inst3|LessThan38~5_combout\ & (\inst3|Add20~0_combout\ & \inst2|pixel_column\(9))))) ) ) 
-- ) # ( \inst3|LessThan38~6_combout\ & ( !\inst3|bottom_cloud3_x_pos\(9) & ( (!\inst3|bottom_cloud3_x_pos\(10) & ((\inst2|pixel_column\(9)) # (\inst3|Add20~0_combout\))) ) ) ) # ( !\inst3|LessThan38~6_combout\ & ( !\inst3|bottom_cloud3_x_pos\(9) & ( 
-- (!\inst3|bottom_cloud3_x_pos\(10) & ((!\inst3|LessThan38~5_combout\) # ((\inst2|pixel_column\(9)) # (\inst3|Add20~0_combout\)))) # (\inst3|bottom_cloud3_x_pos\(10) & (!\inst3|LessThan38~5_combout\ & (\inst3|Add20~0_combout\ & \inst2|pixel_column\(9)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010101110000010101010101000001000100010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datab => \inst3|ALT_INV_LessThan38~5_combout\,
	datac => \inst3|ALT_INV_Add20~0_combout\,
	datad => \inst2|ALT_INV_pixel_column\(9),
	datae => \inst3|ALT_INV_LessThan38~6_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(9),
	combout => \inst3|LessThan38~7_combout\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: FF_X12_Y6_N17
\inst8|current_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(0));

-- Location: LABCELL_X12_Y6_N12
\inst8|feedback\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|feedback~combout\ = !\inst8|current_state\(0) $ (!\inst8|current_state\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(0),
	datad => \inst8|ALT_INV_current_state\(6),
	combout => \inst8|feedback~combout\);

-- Location: FF_X12_Y6_N2
\inst8|current_state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(8));

-- Location: LABCELL_X12_Y6_N18
\inst8|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~0_combout\ = ( \inst8|current_state[0]~DUPLICATE_q\ & ( (!\inst8|current_state[7]~DUPLICATE_q\ & \inst8|current_state\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[7]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_current_state\(8),
	dataf => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	combout => \inst8|LessThan0~0_combout\);

-- Location: LABCELL_X12_Y6_N21
\inst8|current_state[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state[4]~5_combout\ = ( \inst8|LessThan0~0_combout\ & ( (\inst8|current_state[5]~DUPLICATE_q\ & (\inst8|feedback~combout\ & !\inst8|LessThan1~0_combout\)) ) ) # ( !\inst8|LessThan0~0_combout\ & ( \inst8|feedback~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_feedback~combout\,
	datad => \inst8|ALT_INV_LessThan1~0_combout\,
	dataf => \inst8|ALT_INV_LessThan0~0_combout\,
	combout => \inst8|current_state[4]~5_combout\);

-- Location: FF_X12_Y4_N37
\inst8|current_state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(5));

-- Location: MLABCELL_X13_Y4_N6
\inst8|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~21_sumout\ = SUM(( VCC ) + ( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6) $ (!\inst8|current_state\(4))) ) + ( \inst8|Add1~26\ ))
-- \inst8|Add1~22\ = CARRY(( VCC ) + ( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6) $ (!\inst8|current_state\(4))) ) + ( \inst8|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111001100001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_current_state\(6),
	dataf => \inst8|ALT_INV_current_state\(4),
	cin => \inst8|Add1~26\,
	sumout => \inst8|Add1~21_sumout\,
	cout => \inst8|Add1~22\);

-- Location: LABCELL_X12_Y4_N54
\inst8|next_state[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|next_state\(3) = ( \inst8|current_state\(4) & ( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6)) ) ) # ( !\inst8|current_state\(4) & ( !\inst8|current_state[0]~DUPLICATE_q\ $ (\inst8|current_state\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100101100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state\(6),
	dataf => \inst8|ALT_INV_current_state\(4),
	combout => \inst8|next_state\(3));

-- Location: LABCELL_X12_Y6_N33
\inst8|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~3_combout\ = ( \inst8|current_state[0]~DUPLICATE_q\ & ( !\inst8|current_state[7]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[7]~DUPLICATE_q\,
	dataf => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	combout => \inst8|LessThan0~3_combout\);

-- Location: LABCELL_X12_Y6_N51
\inst8|current_state[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state[7]~3_combout\ = ( \inst8|LessThan0~3_combout\ & ( (\inst8|feedback~combout\ & ((!\inst8|current_state[8]~DUPLICATE_q\) # ((\inst8|current_state[5]~DUPLICATE_q\ & !\inst8|LessThan1~0_combout\)))) ) ) # ( !\inst8|LessThan0~3_combout\ & 
-- ( \inst8|feedback~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001101000011000000110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state[8]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_feedback~combout\,
	datad => \inst8|ALT_INV_LessThan1~0_combout\,
	dataf => \inst8|ALT_INV_LessThan0~3_combout\,
	combout => \inst8|current_state[7]~3_combout\);

-- Location: FF_X12_Y4_N49
\inst8|current_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(2));

-- Location: MLABCELL_X13_Y4_N30
\inst8|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~29_sumout\ = SUM(( \inst8|current_state\(2) ) + ( VCC ) + ( !VCC ))
-- \inst8|Add2~30\ = CARRY(( \inst8|current_state\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(2),
	cin => GND,
	sumout => \inst8|Add2~29_sumout\,
	cout => \inst8|Add2~30\);

-- Location: MLABCELL_X13_Y4_N33
\inst8|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~25_sumout\ = SUM(( VCC ) + ( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\ $ (\inst8|current_state\(3))) ) + ( \inst8|Add2~30\ ))
-- \inst8|Add2~26\ = CARRY(( VCC ) + ( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\ $ (\inst8|current_state\(3))) ) + ( \inst8|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001010101101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	dataf => \inst8|ALT_INV_current_state\(3),
	cin => \inst8|Add2~30\,
	sumout => \inst8|Add2~25_sumout\,
	cout => \inst8|Add2~26\);

-- Location: MLABCELL_X13_Y4_N36
\inst8|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~21_sumout\ = SUM(( GND ) + ( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6) $ (!\inst8|current_state\(4))) ) + ( \inst8|Add2~26\ ))
-- \inst8|Add2~22\ = CARRY(( GND ) + ( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6) $ (!\inst8|current_state\(4))) ) + ( \inst8|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111001100001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_current_state\(6),
	dataf => \inst8|ALT_INV_current_state\(4),
	cin => \inst8|Add2~26\,
	sumout => \inst8|Add2~21_sumout\,
	cout => \inst8|Add2~22\);

-- Location: LABCELL_X12_Y4_N0
\inst8|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~33_sumout\ = SUM(( \inst8|current_state\(1) ) + ( VCC ) + ( !VCC ))
-- \inst8|Add0~34\ = CARRY(( \inst8|current_state\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(1),
	cin => GND,
	sumout => \inst8|Add0~33_sumout\,
	cout => \inst8|Add0~34\);

-- Location: LABCELL_X12_Y4_N3
\inst8|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~29_sumout\ = SUM(( \inst8|current_state\(2) ) + ( GND ) + ( \inst8|Add0~34\ ))
-- \inst8|Add0~30\ = CARRY(( \inst8|current_state\(2) ) + ( GND ) + ( \inst8|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(2),
	cin => \inst8|Add0~34\,
	sumout => \inst8|Add0~29_sumout\,
	cout => \inst8|Add0~30\);

-- Location: LABCELL_X12_Y4_N6
\inst8|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~25_sumout\ = SUM(( GND ) + ( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6) $ (\inst8|current_state\(3))) ) + ( \inst8|Add0~30\ ))
-- \inst8|Add0~26\ = CARRY(( GND ) + ( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6) $ (\inst8|current_state\(3))) ) + ( \inst8|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110010110011000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state\(6),
	dataf => \inst8|ALT_INV_current_state\(3),
	cin => \inst8|Add0~30\,
	sumout => \inst8|Add0~25_sumout\,
	cout => \inst8|Add0~26\);

-- Location: LABCELL_X12_Y4_N9
\inst8|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~21_sumout\ = SUM(( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6) $ (!\inst8|current_state\(4))) ) + ( VCC ) + ( \inst8|Add0~26\ ))
-- \inst8|Add0~22\ = CARRY(( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6) $ (!\inst8|current_state\(4))) ) + ( VCC ) + ( \inst8|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state\(4),
	cin => \inst8|Add0~26\,
	sumout => \inst8|Add0~21_sumout\,
	cout => \inst8|Add0~22\);

-- Location: LABCELL_X12_Y4_N42
\inst8|current_state~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~9_combout\ = ( \inst8|Add2~21_sumout\ & ( \inst8|Add0~21_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & (((!\inst8|current_state[7]~3_combout\)) # (\inst8|Add1~21_sumout\))) # (\inst8|current_state[4]~1_combout\ & 
-- (((\inst8|current_state[7]~3_combout\) # (\inst8|next_state\(3))))) ) ) ) # ( !\inst8|Add2~21_sumout\ & ( \inst8|Add0~21_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & (((!\inst8|current_state[7]~3_combout\)) # (\inst8|Add1~21_sumout\))) # 
-- (\inst8|current_state[4]~1_combout\ & (((\inst8|next_state\(3) & !\inst8|current_state[7]~3_combout\)))) ) ) ) # ( \inst8|Add2~21_sumout\ & ( !\inst8|Add0~21_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & (\inst8|Add1~21_sumout\ & 
-- ((\inst8|current_state[7]~3_combout\)))) # (\inst8|current_state[4]~1_combout\ & (((\inst8|current_state[7]~3_combout\) # (\inst8|next_state\(3))))) ) ) ) # ( !\inst8|Add2~21_sumout\ & ( !\inst8|Add0~21_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & 
-- (\inst8|Add1~21_sumout\ & ((\inst8|current_state[7]~3_combout\)))) # (\inst8|current_state[4]~1_combout\ & (((\inst8|next_state\(3) & !\inst8|current_state[7]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_Add1~21_sumout\,
	datab => \inst8|ALT_INV_current_state[4]~1_combout\,
	datac => \inst8|ALT_INV_next_state\(3),
	datad => \inst8|ALT_INV_current_state[7]~3_combout\,
	datae => \inst8|ALT_INV_Add2~21_sumout\,
	dataf => \inst8|ALT_INV_Add0~21_sumout\,
	combout => \inst8|current_state~9_combout\);

-- Location: FF_X12_Y4_N44
\inst8|current_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(3));

-- Location: MLABCELL_X13_Y4_N0
\inst8|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~29_sumout\ = SUM(( \inst8|current_state\(2) ) + ( VCC ) + ( !VCC ))
-- \inst8|Add1~30\ = CARRY(( \inst8|current_state\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(2),
	cin => GND,
	sumout => \inst8|Add1~29_sumout\,
	cout => \inst8|Add1~30\);

-- Location: MLABCELL_X13_Y4_N3
\inst8|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~25_sumout\ = SUM(( GND ) + ( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\ $ (\inst8|current_state\(3))) ) + ( \inst8|Add1~30\ ))
-- \inst8|Add1~26\ = CARRY(( GND ) + ( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\ $ (\inst8|current_state\(3))) ) + ( \inst8|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001010101101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	dataf => \inst8|ALT_INV_current_state\(3),
	cin => \inst8|Add1~30\,
	sumout => \inst8|Add1~25_sumout\,
	cout => \inst8|Add1~26\);

-- Location: MLABCELL_X13_Y4_N9
\inst8|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~17_sumout\ = SUM(( \inst8|current_state\(5) ) + ( GND ) + ( \inst8|Add1~22\ ))
-- \inst8|Add1~18\ = CARRY(( \inst8|current_state\(5) ) + ( GND ) + ( \inst8|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(5),
	cin => \inst8|Add1~22\,
	sumout => \inst8|Add1~17_sumout\,
	cout => \inst8|Add1~18\);

-- Location: LABCELL_X12_Y4_N12
\inst8|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~17_sumout\ = SUM(( \inst8|current_state[5]~DUPLICATE_q\ ) + ( VCC ) + ( \inst8|Add0~22\ ))
-- \inst8|Add0~18\ = CARRY(( \inst8|current_state[5]~DUPLICATE_q\ ) + ( VCC ) + ( \inst8|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	cin => \inst8|Add0~22\,
	sumout => \inst8|Add0~17_sumout\,
	cout => \inst8|Add0~18\);

-- Location: MLABCELL_X13_Y4_N39
\inst8|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~17_sumout\ = SUM(( \inst8|current_state\(5) ) + ( GND ) + ( \inst8|Add2~22\ ))
-- \inst8|Add2~18\ = CARRY(( \inst8|current_state\(5) ) + ( GND ) + ( \inst8|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(5),
	cin => \inst8|Add2~22\,
	sumout => \inst8|Add2~17_sumout\,
	cout => \inst8|Add2~18\);

-- Location: MLABCELL_X13_Y4_N24
\inst8|current_state~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~8_combout\ = ( \inst8|Add0~17_sumout\ & ( \inst8|Add2~17_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & (\inst8|current_state[4]~5_combout\ & ((!\inst8|Add1~17_sumout\)))) # (\inst8|current_state[4]~1_combout\ & 
-- (!\inst8|current_state[4]~5_combout\ & (!\inst8|current_state\(5)))) ) ) ) # ( !\inst8|Add0~17_sumout\ & ( \inst8|Add2~17_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[4]~5_combout\) # ((!\inst8|Add1~17_sumout\)))) # 
-- (\inst8|current_state[4]~1_combout\ & (!\inst8|current_state[4]~5_combout\ & (!\inst8|current_state\(5)))) ) ) ) # ( \inst8|Add0~17_sumout\ & ( !\inst8|Add2~17_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & (\inst8|current_state[4]~5_combout\ & 
-- ((!\inst8|Add1~17_sumout\)))) # (\inst8|current_state[4]~1_combout\ & (((!\inst8|current_state\(5))) # (\inst8|current_state[4]~5_combout\))) ) ) ) # ( !\inst8|Add0~17_sumout\ & ( !\inst8|Add2~17_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & 
-- ((!\inst8|current_state[4]~5_combout\) # ((!\inst8|Add1~17_sumout\)))) # (\inst8|current_state[4]~1_combout\ & (((!\inst8|current_state\(5))) # (\inst8|current_state[4]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111011001011100110101000111101010110010000110001001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[4]~1_combout\,
	datab => \inst8|ALT_INV_current_state[4]~5_combout\,
	datac => \inst8|ALT_INV_current_state\(5),
	datad => \inst8|ALT_INV_Add1~17_sumout\,
	datae => \inst8|ALT_INV_Add0~17_sumout\,
	dataf => \inst8|ALT_INV_Add2~17_sumout\,
	combout => \inst8|current_state~8_combout\);

-- Location: FF_X13_Y4_N26
\inst8|current_state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(4));

-- Location: LABCELL_X12_Y6_N54
\inst8|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan1~0_combout\ = ( \inst8|current_state\(6) & ( \inst8|current_state[0]~DUPLICATE_q\ & ( (\inst8|current_state\(4) & (!\inst8|current_state\(3) & ((!\inst8|current_state[2]~DUPLICATE_q\) # (!\inst8|current_state\(1))))) ) ) ) # ( 
-- !\inst8|current_state\(6) & ( \inst8|current_state[0]~DUPLICATE_q\ & ( (!\inst8|current_state\(4) & (\inst8|current_state\(3) & ((!\inst8|current_state[2]~DUPLICATE_q\) # (!\inst8|current_state\(1))))) ) ) ) # ( \inst8|current_state\(6) & ( 
-- !\inst8|current_state[0]~DUPLICATE_q\ & ( (!\inst8|current_state\(4) & (\inst8|current_state\(3) & ((!\inst8|current_state[2]~DUPLICATE_q\) # (!\inst8|current_state\(1))))) ) ) ) # ( !\inst8|current_state\(6) & ( !\inst8|current_state[0]~DUPLICATE_q\ & ( 
-- (\inst8|current_state\(4) & (!\inst8|current_state\(3) & ((!\inst8|current_state[2]~DUPLICATE_q\) # (!\inst8|current_state\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000100000000011000000100000001100000010000011000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[2]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state\(4),
	datac => \inst8|ALT_INV_current_state\(3),
	datad => \inst8|ALT_INV_current_state\(1),
	datae => \inst8|ALT_INV_current_state\(6),
	dataf => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	combout => \inst8|LessThan1~0_combout\);

-- Location: LABCELL_X12_Y6_N30
\inst8|current_state[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state[4]~0_combout\ = ( \inst8|LessThan0~0_combout\ & ( (!\inst8|current_state[5]~DUPLICATE_q\) # (\inst8|LessThan1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datad => \inst8|ALT_INV_LessThan1~0_combout\,
	dataf => \inst8|ALT_INV_LessThan0~0_combout\,
	combout => \inst8|current_state[4]~0_combout\);

-- Location: FF_X12_Y4_N31
\inst8|current_state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(7));

-- Location: MLABCELL_X13_Y4_N12
\inst8|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~13_sumout\ = SUM(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( VCC ) + ( \inst8|Add1~18\ ))
-- \inst8|Add1~14\ = CARRY(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( VCC ) + ( \inst8|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	cin => \inst8|Add1~18\,
	sumout => \inst8|Add1~13_sumout\,
	cout => \inst8|Add1~14\);

-- Location: MLABCELL_X13_Y4_N15
\inst8|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~9_sumout\ = SUM(( \inst8|current_state\(7) ) + ( VCC ) + ( \inst8|Add1~14\ ))
-- \inst8|Add1~10\ = CARRY(( \inst8|current_state\(7) ) + ( VCC ) + ( \inst8|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(7),
	cin => \inst8|Add1~14\,
	sumout => \inst8|Add1~9_sumout\,
	cout => \inst8|Add1~10\);

-- Location: MLABCELL_X13_Y4_N18
\inst8|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~5_sumout\ = SUM(( !\inst8|current_state[8]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add1~10\ ))
-- \inst8|Add1~6\ = CARRY(( !\inst8|current_state[8]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[8]~DUPLICATE_q\,
	cin => \inst8|Add1~10\,
	sumout => \inst8|Add1~5_sumout\,
	cout => \inst8|Add1~6\);

-- Location: MLABCELL_X13_Y4_N21
\inst8|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~1_sumout\ = SUM(( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\) ) + ( VCC ) + ( \inst8|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	cin => \inst8|Add1~6\,
	sumout => \inst8|Add1~1_sumout\);

-- Location: MLABCELL_X13_Y4_N42
\inst8|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~13_sumout\ = SUM(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add2~18\ ))
-- \inst8|Add2~14\ = CARRY(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	cin => \inst8|Add2~18\,
	sumout => \inst8|Add2~13_sumout\,
	cout => \inst8|Add2~14\);

-- Location: MLABCELL_X13_Y4_N45
\inst8|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~9_sumout\ = SUM(( \inst8|current_state\(7) ) + ( GND ) + ( \inst8|Add2~14\ ))
-- \inst8|Add2~10\ = CARRY(( \inst8|current_state\(7) ) + ( GND ) + ( \inst8|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(7),
	cin => \inst8|Add2~14\,
	sumout => \inst8|Add2~9_sumout\,
	cout => \inst8|Add2~10\);

-- Location: MLABCELL_X13_Y4_N48
\inst8|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~5_sumout\ = SUM(( !\inst8|current_state[8]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add2~10\ ))
-- \inst8|Add2~6\ = CARRY(( !\inst8|current_state[8]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[8]~DUPLICATE_q\,
	cin => \inst8|Add2~10\,
	sumout => \inst8|Add2~5_sumout\,
	cout => \inst8|Add2~6\);

-- Location: MLABCELL_X13_Y4_N51
\inst8|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~1_sumout\ = SUM(( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\) ) + ( VCC ) + ( \inst8|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	cin => \inst8|Add2~6\,
	sumout => \inst8|Add2~1_sumout\);

-- Location: LABCELL_X12_Y4_N15
\inst8|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~13_sumout\ = SUM(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add0~18\ ))
-- \inst8|Add0~14\ = CARRY(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	cin => \inst8|Add0~18\,
	sumout => \inst8|Add0~13_sumout\,
	cout => \inst8|Add0~14\);

-- Location: LABCELL_X12_Y4_N18
\inst8|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~9_sumout\ = SUM(( \inst8|current_state[7]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add0~14\ ))
-- \inst8|Add0~10\ = CARRY(( \inst8|current_state[7]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[7]~DUPLICATE_q\,
	cin => \inst8|Add0~14\,
	sumout => \inst8|Add0~9_sumout\,
	cout => \inst8|Add0~10\);

-- Location: LABCELL_X12_Y4_N21
\inst8|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~5_sumout\ = SUM(( !\inst8|current_state[8]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add0~10\ ))
-- \inst8|Add0~6\ = CARRY(( !\inst8|current_state[8]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[8]~DUPLICATE_q\,
	cin => \inst8|Add0~10\,
	sumout => \inst8|Add0~5_sumout\,
	cout => \inst8|Add0~6\);

-- Location: LABCELL_X12_Y4_N24
\inst8|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~1_sumout\ = SUM(( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6)) ) + ( GND ) + ( \inst8|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datad => \inst8|ALT_INV_current_state\(6),
	cin => \inst8|Add0~6\,
	sumout => \inst8|Add0~1_sumout\);

-- Location: LABCELL_X12_Y6_N0
\inst8|current_state~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~2_combout\ = ( \inst8|Add0~1_sumout\ & ( \inst8|current_state[4]~1_combout\ & ( (!\inst8|feedback~combout\) # ((!\inst8|current_state[4]~0_combout\ & !\inst8|Add2~1_sumout\)) ) ) ) # ( !\inst8|Add0~1_sumout\ & ( 
-- \inst8|current_state[4]~1_combout\ & ( (!\inst8|feedback~combout\) # ((!\inst8|current_state[4]~0_combout\ & !\inst8|Add2~1_sumout\)) ) ) ) # ( \inst8|Add0~1_sumout\ & ( !\inst8|current_state[4]~1_combout\ & ( (!\inst8|current_state[4]~0_combout\ & 
-- (\inst8|feedback~combout\ & !\inst8|Add1~1_sumout\)) ) ) ) # ( !\inst8|Add0~1_sumout\ & ( !\inst8|current_state[4]~1_combout\ & ( ((!\inst8|feedback~combout\) # (!\inst8|Add1~1_sumout\)) # (\inst8|current_state[4]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111101001000000010000011101110110011001110111011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[4]~0_combout\,
	datab => \inst8|ALT_INV_feedback~combout\,
	datac => \inst8|ALT_INV_Add1~1_sumout\,
	datad => \inst8|ALT_INV_Add2~1_sumout\,
	datae => \inst8|ALT_INV_Add0~1_sumout\,
	dataf => \inst8|ALT_INV_current_state[4]~1_combout\,
	combout => \inst8|current_state~2_combout\);

-- Location: FF_X12_Y6_N1
\inst8|current_state[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state[8]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y6_N42
\inst8|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|process_0~0_combout\ = ( \inst8|current_state\(6) & ( !\inst8|current_state[2]~DUPLICATE_q\ & ( (!\inst8|current_state\(1) & ((!\inst8|current_state\(4) & (\inst8|current_state\(3) & !\inst8|current_state[0]~DUPLICATE_q\)) # 
-- (\inst8|current_state\(4) & (!\inst8|current_state\(3) & \inst8|current_state[0]~DUPLICATE_q\)))) ) ) ) # ( !\inst8|current_state\(6) & ( !\inst8|current_state[2]~DUPLICATE_q\ & ( (!\inst8|current_state\(1) & ((!\inst8|current_state\(4) & 
-- (\inst8|current_state\(3) & \inst8|current_state[0]~DUPLICATE_q\)) # (\inst8|current_state\(4) & (!\inst8|current_state\(3) & !\inst8|current_state[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000001000000010000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(1),
	datab => \inst8|ALT_INV_current_state\(4),
	datac => \inst8|ALT_INV_current_state\(3),
	datad => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datae => \inst8|ALT_INV_current_state\(6),
	dataf => \inst8|ALT_INV_current_state[2]~DUPLICATE_q\,
	combout => \inst8|process_0~0_combout\);

-- Location: LABCELL_X12_Y6_N48
\inst8|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|process_0~1_combout\ = ( \inst8|process_0~0_combout\ & ( (!\inst8|current_state[8]~DUPLICATE_q\ & (((!\inst8|LessThan0~3_combout\)))) # (\inst8|current_state[8]~DUPLICATE_q\ & (\inst8|LessThan0~3_combout\ & ((!\inst8|current_state[5]~DUPLICATE_q\) 
-- # (\inst8|LessThan1~0_combout\)))) ) ) # ( !\inst8|process_0~0_combout\ & ( (!\inst8|current_state[5]~DUPLICATE_q\ & (!\inst8|current_state[8]~DUPLICATE_q\ $ ((\inst8|LessThan0~3_combout\)))) # (\inst8|current_state[5]~DUPLICATE_q\ & 
-- ((!\inst8|current_state[8]~DUPLICATE_q\) # ((\inst8|LessThan0~3_combout\ & \inst8|LessThan1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011011000111110001101100011111000010110000111100001011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state[8]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_LessThan0~3_combout\,
	datad => \inst8|ALT_INV_LessThan1~0_combout\,
	dataf => \inst8|ALT_INV_process_0~0_combout\,
	combout => \inst8|process_0~1_combout\);

-- Location: LABCELL_X12_Y6_N9
\inst8|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~2_combout\ = ( !\inst8|current_state[7]~DUPLICATE_q\ & ( (\inst8|current_state\(0) & (\inst8|current_state\(6) & \inst8|current_state\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(0),
	datab => \inst8|ALT_INV_current_state\(6),
	datad => \inst8|ALT_INV_current_state\(8),
	dataf => \inst8|ALT_INV_current_state[7]~DUPLICATE_q\,
	combout => \inst8|LessThan0~2_combout\);

-- Location: LABCELL_X12_Y6_N6
\inst8|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~1_combout\ = ( \inst8|current_state\(3) & ( (\inst8|current_state[5]~DUPLICATE_q\ & (!\inst8|current_state\(4) & (!\inst8|current_state\(0) $ (\inst8|current_state\(6))))) ) ) # ( !\inst8|current_state\(3) & ( 
-- (\inst8|current_state[5]~DUPLICATE_q\ & (\inst8|current_state\(4) & (!\inst8|current_state\(0) $ (!\inst8|current_state\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000110000000000000011000001001000000000000100100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(0),
	datab => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datad => \inst8|ALT_INV_current_state\(4),
	dataf => \inst8|ALT_INV_current_state\(3),
	combout => \inst8|LessThan0~1_combout\);

-- Location: LABCELL_X12_Y6_N24
\inst8|current_state[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state[4]~1_combout\ = ( \inst8|LessThan0~1_combout\ & ( \inst8|current_state\(1) & ( (!\inst8|current_state[2]~DUPLICATE_q\ & (!\inst8|LessThan0~2_combout\ & ((!\inst8|feedback~combout\) # (\inst8|process_0~1_combout\)))) # 
-- (\inst8|current_state[2]~DUPLICATE_q\ & ((!\inst8|feedback~combout\) # ((\inst8|process_0~1_combout\)))) ) ) ) # ( !\inst8|LessThan0~1_combout\ & ( \inst8|current_state\(1) & ( (!\inst8|LessThan0~2_combout\ & ((!\inst8|feedback~combout\) # 
-- (\inst8|process_0~1_combout\))) ) ) ) # ( \inst8|LessThan0~1_combout\ & ( !\inst8|current_state\(1) & ( (!\inst8|LessThan0~2_combout\ & ((!\inst8|feedback~combout\) # (\inst8|process_0~1_combout\))) ) ) ) # ( !\inst8|LessThan0~1_combout\ & ( 
-- !\inst8|current_state\(1) & ( (!\inst8|LessThan0~2_combout\ & ((!\inst8|feedback~combout\) # (\inst8|process_0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000110011110000000011001111000000001100111101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[2]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_feedback~combout\,
	datac => \inst8|ALT_INV_process_0~1_combout\,
	datad => \inst8|ALT_INV_LessThan0~2_combout\,
	datae => \inst8|ALT_INV_LessThan0~1_combout\,
	dataf => \inst8|ALT_INV_current_state\(1),
	combout => \inst8|current_state[4]~1_combout\);

-- Location: LABCELL_X12_Y4_N30
\inst8|current_state~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~4_combout\ = ( \inst8|current_state[8]~DUPLICATE_q\ & ( \inst8|Add2~5_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[7]~3_combout\ & (\inst8|Add0~5_sumout\)) # (\inst8|current_state[7]~3_combout\ & 
-- ((\inst8|Add1~5_sumout\))))) # (\inst8|current_state[4]~1_combout\ & (\inst8|current_state[7]~3_combout\)) ) ) ) # ( !\inst8|current_state[8]~DUPLICATE_q\ & ( \inst8|Add2~5_sumout\ & ( ((!\inst8|current_state[7]~3_combout\ & (\inst8|Add0~5_sumout\)) # 
-- (\inst8|current_state[7]~3_combout\ & ((\inst8|Add1~5_sumout\)))) # (\inst8|current_state[4]~1_combout\) ) ) ) # ( \inst8|current_state[8]~DUPLICATE_q\ & ( !\inst8|Add2~5_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & 
-- ((!\inst8|current_state[7]~3_combout\ & (\inst8|Add0~5_sumout\)) # (\inst8|current_state[7]~3_combout\ & ((\inst8|Add1~5_sumout\))))) ) ) ) # ( !\inst8|current_state[8]~DUPLICATE_q\ & ( !\inst8|Add2~5_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & 
-- ((!\inst8|current_state[7]~3_combout\ & (\inst8|Add0~5_sumout\)) # (\inst8|current_state[7]~3_combout\ & ((\inst8|Add1~5_sumout\))))) # (\inst8|current_state[4]~1_combout\ & (!\inst8|current_state[7]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001101110000010000010101001011101011111110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[4]~1_combout\,
	datab => \inst8|ALT_INV_current_state[7]~3_combout\,
	datac => \inst8|ALT_INV_Add0~5_sumout\,
	datad => \inst8|ALT_INV_Add1~5_sumout\,
	datae => \inst8|ALT_INV_current_state[8]~DUPLICATE_q\,
	dataf => \inst8|ALT_INV_Add2~5_sumout\,
	combout => \inst8|current_state~4_combout\);

-- Location: FF_X12_Y4_N32
\inst8|current_state[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state[7]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y4_N54
\inst8|current_state~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~6_combout\ = ( \inst8|Add2~9_sumout\ & ( \inst8|current_state\(7) & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[4]~5_combout\ & (!\inst8|Add0~9_sumout\)) # (\inst8|current_state[4]~5_combout\ & 
-- ((!\inst8|Add1~9_sumout\))))) ) ) ) # ( !\inst8|Add2~9_sumout\ & ( \inst8|current_state\(7) & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[4]~5_combout\ & (!\inst8|Add0~9_sumout\)) # (\inst8|current_state[4]~5_combout\ & 
-- ((!\inst8|Add1~9_sumout\))))) # (\inst8|current_state[4]~1_combout\ & (((\inst8|current_state[4]~5_combout\)))) ) ) ) # ( \inst8|Add2~9_sumout\ & ( !\inst8|current_state\(7) & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[4]~5_combout\ 
-- & (!\inst8|Add0~9_sumout\)) # (\inst8|current_state[4]~5_combout\ & ((!\inst8|Add1~9_sumout\))))) # (\inst8|current_state[4]~1_combout\ & (((!\inst8|current_state[4]~5_combout\)))) ) ) ) # ( !\inst8|Add2~9_sumout\ & ( !\inst8|current_state\(7) & ( 
-- ((!\inst8|current_state[4]~5_combout\ & (!\inst8|Add0~9_sumout\)) # (\inst8|current_state[4]~5_combout\ & ((!\inst8|Add1~9_sumout\)))) # (\inst8|current_state[4]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111001111101011111100000010100000110011111010000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_Add0~9_sumout\,
	datab => \inst8|ALT_INV_Add1~9_sumout\,
	datac => \inst8|ALT_INV_current_state[4]~1_combout\,
	datad => \inst8|ALT_INV_current_state[4]~5_combout\,
	datae => \inst8|ALT_INV_Add2~9_sumout\,
	dataf => \inst8|ALT_INV_current_state\(7),
	combout => \inst8|current_state~6_combout\);

-- Location: FF_X13_Y4_N56
\inst8|current_state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(6));

-- Location: LABCELL_X12_Y4_N57
\inst8|next_state[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|next_state\(2) = ( \inst8|current_state[0]~DUPLICATE_q\ & ( !\inst8|current_state\(6) $ (\inst8|current_state\(3)) ) ) # ( !\inst8|current_state[0]~DUPLICATE_q\ & ( !\inst8|current_state\(6) $ (!\inst8|current_state\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state\(3),
	dataf => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	combout => \inst8|next_state\(2));

-- Location: LABCELL_X12_Y4_N48
\inst8|current_state~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~10_combout\ = ( \inst8|next_state\(2) & ( \inst8|Add2~25_sumout\ & ( ((!\inst8|current_state[7]~3_combout\ & ((\inst8|Add0~25_sumout\))) # (\inst8|current_state[7]~3_combout\ & (\inst8|Add1~25_sumout\))) # 
-- (\inst8|current_state[4]~1_combout\) ) ) ) # ( !\inst8|next_state\(2) & ( \inst8|Add2~25_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[7]~3_combout\ & ((\inst8|Add0~25_sumout\))) # (\inst8|current_state[7]~3_combout\ & 
-- (\inst8|Add1~25_sumout\)))) # (\inst8|current_state[4]~1_combout\ & (((\inst8|current_state[7]~3_combout\)))) ) ) ) # ( \inst8|next_state\(2) & ( !\inst8|Add2~25_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[7]~3_combout\ & 
-- ((\inst8|Add0~25_sumout\))) # (\inst8|current_state[7]~3_combout\ & (\inst8|Add1~25_sumout\)))) # (\inst8|current_state[4]~1_combout\ & (((!\inst8|current_state[7]~3_combout\)))) ) ) ) # ( !\inst8|next_state\(2) & ( !\inst8|Add2~25_sumout\ & ( 
-- (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[7]~3_combout\ & ((\inst8|Add0~25_sumout\))) # (\inst8|current_state[7]~3_combout\ & (\inst8|Add1~25_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_Add1~25_sumout\,
	datab => \inst8|ALT_INV_Add0~25_sumout\,
	datac => \inst8|ALT_INV_current_state[4]~1_combout\,
	datad => \inst8|ALT_INV_current_state[7]~3_combout\,
	datae => \inst8|ALT_INV_next_state\(2),
	dataf => \inst8|ALT_INV_Add2~25_sumout\,
	combout => \inst8|current_state~10_combout\);

-- Location: FF_X12_Y4_N50
\inst8|current_state[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state[2]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y6_N36
\inst8|current_state~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~11_combout\ = ( \inst8|Add1~29_sumout\ & ( \inst8|Add2~29_sumout\ & ( ((!\inst8|current_state[4]~1_combout\ & ((\inst8|Add0~29_sumout\))) # (\inst8|current_state[4]~1_combout\ & (\inst8|current_state[2]~DUPLICATE_q\))) # 
-- (\inst8|current_state[7]~3_combout\) ) ) ) # ( !\inst8|Add1~29_sumout\ & ( \inst8|Add2~29_sumout\ & ( (!\inst8|current_state[7]~3_combout\ & ((!\inst8|current_state[4]~1_combout\ & ((\inst8|Add0~29_sumout\))) # (\inst8|current_state[4]~1_combout\ & 
-- (\inst8|current_state[2]~DUPLICATE_q\)))) # (\inst8|current_state[7]~3_combout\ & (((\inst8|current_state[4]~1_combout\)))) ) ) ) # ( \inst8|Add1~29_sumout\ & ( !\inst8|Add2~29_sumout\ & ( (!\inst8|current_state[7]~3_combout\ & 
-- ((!\inst8|current_state[4]~1_combout\ & ((\inst8|Add0~29_sumout\))) # (\inst8|current_state[4]~1_combout\ & (\inst8|current_state[2]~DUPLICATE_q\)))) # (\inst8|current_state[7]~3_combout\ & (((!\inst8|current_state[4]~1_combout\)))) ) ) ) # ( 
-- !\inst8|Add1~29_sumout\ & ( !\inst8|Add2~29_sumout\ & ( (!\inst8|current_state[7]~3_combout\ & ((!\inst8|current_state[4]~1_combout\ & ((\inst8|Add0~29_sumout\))) # (\inst8|current_state[4]~1_combout\ & (\inst8|current_state[2]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[2]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state[7]~3_combout\,
	datac => \inst8|ALT_INV_current_state[4]~1_combout\,
	datad => \inst8|ALT_INV_Add0~29_sumout\,
	datae => \inst8|ALT_INV_Add1~29_sumout\,
	dataf => \inst8|ALT_INV_Add2~29_sumout\,
	combout => \inst8|current_state~11_combout\);

-- Location: FF_X12_Y6_N37
\inst8|current_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(1));

-- Location: LABCELL_X12_Y6_N15
\inst8|current_state~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~12_combout\ = ( \inst8|current_state\(1) & ( (!\inst8|Add0~33_sumout\ & (\inst8|LessThan0~2_combout\ & ((!\inst8|LessThan0~1_combout\) # (!\inst8|current_state[2]~DUPLICATE_q\)))) ) ) # ( !\inst8|current_state\(1) & ( 
-- (!\inst8|Add0~33_sumout\) # (!\inst8|LessThan0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111000100010001000000010001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_Add0~33_sumout\,
	datab => \inst8|ALT_INV_LessThan0~2_combout\,
	datac => \inst8|ALT_INV_LessThan0~1_combout\,
	datad => \inst8|ALT_INV_current_state[2]~DUPLICATE_q\,
	dataf => \inst8|ALT_INV_current_state\(1),
	combout => \inst8|current_state~12_combout\);

-- Location: FF_X12_Y6_N16
\inst8|current_state[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state[0]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y4_N36
\inst8|current_state~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~7_combout\ = ( \inst8|Add2~13_sumout\ & ( \inst8|Add1~13_sumout\ & ( ((!\inst8|current_state[4]~1_combout\ & ((\inst8|Add0~13_sumout\))) # (\inst8|current_state[4]~1_combout\ & (!\inst8|current_state[0]~DUPLICATE_q\))) # 
-- (\inst8|current_state[7]~3_combout\) ) ) ) # ( !\inst8|Add2~13_sumout\ & ( \inst8|Add1~13_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & (((\inst8|current_state[7]~3_combout\) # (\inst8|Add0~13_sumout\)))) # (\inst8|current_state[4]~1_combout\ & 
-- (!\inst8|current_state[0]~DUPLICATE_q\ & ((!\inst8|current_state[7]~3_combout\)))) ) ) ) # ( \inst8|Add2~13_sumout\ & ( !\inst8|Add1~13_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & (((\inst8|Add0~13_sumout\ & !\inst8|current_state[7]~3_combout\)))) 
-- # (\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[0]~DUPLICATE_q\) # ((\inst8|current_state[7]~3_combout\)))) ) ) ) # ( !\inst8|Add2~13_sumout\ & ( !\inst8|Add1~13_sumout\ & ( (!\inst8|current_state[7]~3_combout\ & 
-- ((!\inst8|current_state[4]~1_combout\ & ((\inst8|Add0~13_sumout\))) # (\inst8|current_state[4]~1_combout\ & (!\inst8|current_state[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101000000000001110100000111100111010111100000011101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_Add0~13_sumout\,
	datac => \inst8|ALT_INV_current_state[4]~1_combout\,
	datad => \inst8|ALT_INV_current_state[7]~3_combout\,
	datae => \inst8|ALT_INV_Add2~13_sumout\,
	dataf => \inst8|ALT_INV_Add1~13_sumout\,
	combout => \inst8|current_state~7_combout\);

-- Location: FF_X12_Y4_N38
\inst8|current_state[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state[5]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y7_N12
\inst3|top_cloud3_height~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height~0_combout\ = ( GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\) ) # ( !GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\) & ( (!\inst3|bottom_cloud3_x_pos\(10) & 
-- ((!\inst3|bottom_cloud3_x_pos\(5)) # ((!\inst3|LessThan41~0_combout\) # (!\inst3|LessThan41~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001000110011001100100011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datac => \inst3|ALT_INV_LessThan41~0_combout\,
	datad => \inst3|ALT_INV_LessThan41~1_combout\,
	dataf => \inst1|pll2_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	combout => \inst3|top_cloud3_height~0_combout\);

-- Location: MLABCELL_X13_Y5_N9
\inst3|top_cloud3_height[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(5) = ( \inst8|current_state[5]~DUPLICATE_q\ & ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|top_cloud3_height\(5) ) ) ) # ( !\inst8|current_state[5]~DUPLICATE_q\ & ( \inst3|top_cloud3_height~0_combout\ & ( 
-- \inst3|top_cloud3_height\(5) ) ) ) # ( \inst8|current_state[5]~DUPLICATE_q\ & ( !\inst3|top_cloud3_height~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud3_height\(5),
	datae => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|top_cloud3_height\(5));

-- Location: MLABCELL_X13_Y5_N3
\inst3|top_cloud3_height[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(6) = ( \inst3|top_cloud3_height\(6) & ( \inst3|top_cloud3_height~0_combout\ ) ) # ( \inst3|top_cloud3_height\(6) & ( !\inst3|top_cloud3_height~0_combout\ & ( !\inst8|current_state\(6) ) ) ) # ( !\inst3|top_cloud3_height\(6) & ( 
-- !\inst3|top_cloud3_height~0_combout\ & ( !\inst8|current_state\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datae => \inst3|ALT_INV_top_cloud3_height\(6),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|top_cloud3_height\(6));

-- Location: MLABCELL_X13_Y5_N12
\inst3|top_cloud3_height[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(3) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|top_cloud3_height\(3) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst8|current_state\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(3),
	datad => \inst3|ALT_INV_top_cloud3_height\(3),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|top_cloud3_height\(3));

-- Location: LABCELL_X12_Y5_N51
\inst3|top_cloud3_height[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(0) = ( \inst3|top_cloud3_height\(0) & ( (!\inst8|current_state[0]~DUPLICATE_q\) # (\inst3|top_cloud3_height~0_combout\) ) ) # ( !\inst3|top_cloud3_height\(0) & ( (!\inst3|top_cloud3_height~0_combout\ & 
-- !\inst8|current_state[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	datad => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_top_cloud3_height\(0),
	combout => \inst3|top_cloud3_height\(0));

-- Location: LABCELL_X12_Y5_N45
\inst3|top_cloud3_height[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(1) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|top_cloud3_height\(1) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst8|current_state\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(1),
	datad => \inst3|ALT_INV_top_cloud3_height\(1),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|top_cloud3_height\(1));

-- Location: MLABCELL_X13_Y5_N48
\inst3|top_cloud3_height[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(2) = ( \inst3|top_cloud3_height\(2) & ( \inst3|top_cloud3_height~0_combout\ ) ) # ( \inst3|top_cloud3_height\(2) & ( !\inst3|top_cloud3_height~0_combout\ & ( \inst8|current_state[2]~DUPLICATE_q\ ) ) ) # ( 
-- !\inst3|top_cloud3_height\(2) & ( !\inst3|top_cloud3_height~0_combout\ & ( \inst8|current_state[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[2]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_top_cloud3_height\(2),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|top_cloud3_height\(2));

-- Location: LABCELL_X12_Y5_N36
\inst3|LessThan40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan40~0_combout\ = ( \inst3|top_cloud3_height\(2) & ( \inst2|pixel_row\(1) & ( (\inst2|pixel_row\(2) & ((!\inst3|top_cloud3_height\(1)) # ((\inst2|pixel_row\(0) & !\inst3|top_cloud3_height\(0))))) ) ) ) # ( !\inst3|top_cloud3_height\(2) & ( 
-- \inst2|pixel_row\(1) & ( ((!\inst3|top_cloud3_height\(1)) # ((\inst2|pixel_row\(0) & !\inst3|top_cloud3_height\(0)))) # (\inst2|pixel_row\(2)) ) ) ) # ( \inst3|top_cloud3_height\(2) & ( !\inst2|pixel_row\(1) & ( (\inst2|pixel_row\(2) & 
-- (\inst2|pixel_row\(0) & (!\inst3|top_cloud3_height\(0) & !\inst3|top_cloud3_height\(1)))) ) ) ) # ( !\inst3|top_cloud3_height\(2) & ( !\inst2|pixel_row\(1) & ( ((\inst2|pixel_row\(0) & (!\inst3|top_cloud3_height\(0) & !\inst3|top_cloud3_height\(1)))) # 
-- (\inst2|pixel_row\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101010101000100000000000011111111011101010101010100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(2),
	datab => \inst2|ALT_INV_pixel_row\(0),
	datac => \inst3|ALT_INV_top_cloud3_height\(0),
	datad => \inst3|ALT_INV_top_cloud3_height\(1),
	datae => \inst3|ALT_INV_top_cloud3_height\(2),
	dataf => \inst2|ALT_INV_pixel_row\(1),
	combout => \inst3|LessThan40~0_combout\);

-- Location: LABCELL_X12_Y5_N33
\inst3|top_cloud3_height[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(4) = ( \inst3|top_cloud3_height\(4) & ( (!\inst8|current_state\(4)) # (\inst3|top_cloud3_height~0_combout\) ) ) # ( !\inst3|top_cloud3_height\(4) & ( (!\inst3|top_cloud3_height~0_combout\ & !\inst8|current_state\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	datad => \inst8|ALT_INV_current_state\(4),
	dataf => \inst3|ALT_INV_top_cloud3_height\(4),
	combout => \inst3|top_cloud3_height\(4));

-- Location: LABCELL_X12_Y5_N42
\inst3|LessThan40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan40~1_combout\ = ( \inst3|top_cloud3_height\(4) & ( (\inst2|pixel_row[4]~DUPLICATE_q\ & ((!\inst3|top_cloud3_height\(3) & ((\inst3|LessThan40~0_combout\) # (\inst2|pixel_row[3]~DUPLICATE_q\))) # (\inst3|top_cloud3_height\(3) & 
-- (\inst2|pixel_row[3]~DUPLICATE_q\ & \inst3|LessThan40~0_combout\)))) ) ) # ( !\inst3|top_cloud3_height\(4) & ( ((!\inst3|top_cloud3_height\(3) & ((\inst3|LessThan40~0_combout\) # (\inst2|pixel_row[3]~DUPLICATE_q\))) # (\inst3|top_cloud3_height\(3) & 
-- (\inst2|pixel_row[3]~DUPLICATE_q\ & \inst3|LessThan40~0_combout\))) # (\inst2|pixel_row[4]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111110111111001011111011111100000010000010110000001000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud3_height\(3),
	datab => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_LessThan40~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud3_height\(4),
	combout => \inst3|LessThan40~1_combout\);

-- Location: LABCELL_X12_Y5_N48
\inst3|LessThan40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan40~2_combout\ = ( \inst3|LessThan40~1_combout\ & ( (!\inst2|pixel_row\(6) & (!\inst3|top_cloud3_height\(6) & ((!\inst3|top_cloud3_height\(5)) # (\inst2|pixel_row\(5))))) # (\inst2|pixel_row\(6) & ((!\inst3|top_cloud3_height\(5)) # 
-- ((!\inst3|top_cloud3_height\(6)) # (\inst2|pixel_row\(5))))) ) ) # ( !\inst3|LessThan40~1_combout\ & ( (!\inst2|pixel_row\(6) & (!\inst3|top_cloud3_height\(5) & (\inst2|pixel_row\(5) & !\inst3|top_cloud3_height\(6)))) # (\inst2|pixel_row\(6) & 
-- ((!\inst3|top_cloud3_height\(6)) # ((!\inst3|top_cloud3_height\(5) & \inst2|pixel_row\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100000010001011110000001010111111000010111011111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud3_height\(5),
	datab => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst2|ALT_INV_pixel_row\(6),
	datad => \inst3|ALT_INV_top_cloud3_height\(6),
	dataf => \inst3|ALT_INV_LessThan40~1_combout\,
	combout => \inst3|LessThan40~2_combout\);

-- Location: LABCELL_X17_Y5_N54
\inst3|top_cloud3_height[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(7) = (!\inst3|top_cloud3_height~0_combout\ & ((\inst8|current_state[7]~DUPLICATE_q\))) # (\inst3|top_cloud3_height~0_combout\ & (\inst3|top_cloud3_height\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud3_height\(7),
	datac => \inst8|ALT_INV_current_state[7]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|top_cloud3_height\(7));

-- Location: LABCELL_X17_Y5_N33
\inst3|top_cloud3_height[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(8) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|top_cloud3_height\(8) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|top_cloud3_height\(8) & ( !\inst8|current_state[8]~DUPLICATE_q\ ) ) ) # ( 
-- !\inst3|top_cloud3_height~0_combout\ & ( !\inst3|top_cloud3_height\(8) & ( !\inst8|current_state[8]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[8]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud3_height\(8),
	combout => \inst3|top_cloud3_height\(8));

-- Location: LABCELL_X12_Y5_N0
\inst3|Add17~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add17~38_cout\ = CARRY(( \inst3|top_cloud3_height\(0) ) + ( \inst2|pixel_row\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud3_height\(0),
	dataf => \inst2|ALT_INV_pixel_row\(0),
	cin => GND,
	cout => \inst3|Add17~38_cout\);

-- Location: LABCELL_X12_Y5_N3
\inst3|Add17~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add17~34_cout\ = CARRY(( \inst3|top_cloud3_height\(1) ) + ( \inst2|pixel_row\(1) ) + ( \inst3|Add17~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud3_height\(1),
	datac => \inst2|ALT_INV_pixel_row\(1),
	cin => \inst3|Add17~38_cout\,
	cout => \inst3|Add17~34_cout\);

-- Location: LABCELL_X12_Y5_N6
\inst3|Add17~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add17~30_cout\ = CARRY(( \inst3|top_cloud3_height\(2) ) + ( \inst2|pixel_row\(2) ) + ( \inst3|Add17~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud3_height\(2),
	datac => \inst2|ALT_INV_pixel_row\(2),
	cin => \inst3|Add17~34_cout\,
	cout => \inst3|Add17~30_cout\);

-- Location: LABCELL_X12_Y5_N9
\inst3|Add17~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add17~26_cout\ = CARRY(( \inst2|pixel_row[3]~DUPLICATE_q\ ) + ( \inst3|top_cloud3_height\(3) ) + ( \inst3|Add17~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud3_height\(3),
	datad => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	cin => \inst3|Add17~30_cout\,
	cout => \inst3|Add17~26_cout\);

-- Location: LABCELL_X12_Y5_N12
\inst3|Add17~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add17~22_cout\ = CARRY(( \inst2|pixel_row[4]~DUPLICATE_q\ ) + ( \inst3|top_cloud3_height\(4) ) + ( \inst3|Add17~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_top_cloud3_height\(4),
	cin => \inst3|Add17~26_cout\,
	cout => \inst3|Add17~22_cout\);

-- Location: LABCELL_X12_Y5_N15
\inst3|Add17~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add17~18_cout\ = CARRY(( \inst2|pixel_row\(5) ) + ( \inst3|top_cloud3_height\(5) ) + ( \inst3|Add17~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud3_height\(5),
	datad => \inst2|ALT_INV_pixel_row\(5),
	cin => \inst3|Add17~22_cout\,
	cout => \inst3|Add17~18_cout\);

-- Location: LABCELL_X12_Y5_N18
\inst3|Add17~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add17~14_cout\ = CARRY(( \inst3|top_cloud3_height\(6) ) + ( \inst2|pixel_row\(6) ) + ( \inst3|Add17~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(6),
	datac => \inst3|ALT_INV_top_cloud3_height\(6),
	cin => \inst3|Add17~18_cout\,
	cout => \inst3|Add17~14_cout\);

-- Location: LABCELL_X12_Y5_N21
\inst3|Add17~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add17~10_cout\ = CARRY(( \inst2|pixel_row\(7) ) + ( \inst3|top_cloud3_height\(7) ) + ( \inst3|Add17~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst3|ALT_INV_top_cloud3_height\(7),
	cin => \inst3|Add17~14_cout\,
	cout => \inst3|Add17~10_cout\);

-- Location: LABCELL_X12_Y5_N24
\inst3|Add17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add17~6_cout\ = CARRY(( \inst3|top_cloud3_height\(8) ) + ( \inst2|pixel_row\(8) ) + ( \inst3|Add17~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(8),
	datab => \inst3|ALT_INV_top_cloud3_height\(8),
	cin => \inst3|Add17~10_cout\,
	cout => \inst3|Add17~6_cout\);

-- Location: LABCELL_X12_Y5_N27
\inst3|Add17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add17~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst3|Add17~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Add17~6_cout\,
	sumout => \inst3|Add17~1_sumout\);

-- Location: LABCELL_X12_Y5_N54
\inst3|top_cloud3_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_on~0_combout\ = ( !\inst3|Add17~1_sumout\ & ( \inst2|pixel_row\(8) & ( (\inst3|top_cloud3_height\(8) & ((!\inst3|LessThan40~2_combout\ & ((!\inst2|pixel_row\(7)) # (\inst3|top_cloud3_height\(7)))) # (\inst3|LessThan40~2_combout\ & 
-- (!\inst2|pixel_row\(7) & \inst3|top_cloud3_height\(7))))) ) ) ) # ( !\inst3|Add17~1_sumout\ & ( !\inst2|pixel_row\(8) & ( ((!\inst3|LessThan40~2_combout\ & ((!\inst2|pixel_row\(7)) # (\inst3|top_cloud3_height\(7)))) # (\inst3|LessThan40~2_combout\ & 
-- (!\inst2|pixel_row\(7) & \inst3|top_cloud3_height\(7)))) # (\inst3|top_cloud3_height\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111011111111000000000000000000000000100011100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan40~2_combout\,
	datab => \inst2|ALT_INV_pixel_row\(7),
	datac => \inst3|ALT_INV_top_cloud3_height\(7),
	datad => \inst3|ALT_INV_top_cloud3_height\(8),
	datae => \inst3|ALT_INV_Add17~1_sumout\,
	dataf => \inst2|ALT_INV_pixel_row\(8),
	combout => \inst3|top_cloud3_on~0_combout\);

-- Location: MLABCELL_X18_Y6_N0
\inst3|Add19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add19~21_sumout\ = SUM(( !\inst8|current_state[2]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \inst3|Add19~22\ = CARRY(( !\inst8|current_state[2]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[2]~DUPLICATE_q\,
	cin => GND,
	sumout => \inst3|Add19~21_sumout\,
	cout => \inst3|Add19~22\);

-- Location: MLABCELL_X18_Y6_N3
\inst3|Add19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add19~17_sumout\ = SUM(( !\inst8|current_state\(3) ) + ( VCC ) + ( \inst3|Add19~22\ ))
-- \inst3|Add19~18\ = CARRY(( !\inst8|current_state\(3) ) + ( VCC ) + ( \inst3|Add19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(3),
	cin => \inst3|Add19~22\,
	sumout => \inst3|Add19~17_sumout\,
	cout => \inst3|Add19~18\);

-- Location: MLABCELL_X18_Y6_N6
\inst3|Add19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add19~13_sumout\ = SUM(( \inst8|current_state\(4) ) + ( VCC ) + ( \inst3|Add19~18\ ))
-- \inst3|Add19~14\ = CARRY(( \inst8|current_state\(4) ) + ( VCC ) + ( \inst3|Add19~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst8|ALT_INV_current_state\(4),
	cin => \inst3|Add19~18\,
	sumout => \inst3|Add19~13_sumout\,
	cout => \inst3|Add19~14\);

-- Location: MLABCELL_X18_Y6_N9
\inst3|Add19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add19~5_sumout\ = SUM(( !\inst8|current_state[5]~DUPLICATE_q\ ) + ( VCC ) + ( \inst3|Add19~14\ ))
-- \inst3|Add19~6\ = CARRY(( !\inst8|current_state[5]~DUPLICATE_q\ ) + ( VCC ) + ( \inst3|Add19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	cin => \inst3|Add19~14\,
	sumout => \inst3|Add19~5_sumout\,
	cout => \inst3|Add19~6\);

-- Location: LABCELL_X17_Y4_N3
\inst3|bottom_cloud3_height[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(5) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(5) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|Add19~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add19~5_sumout\,
	datad => \inst3|ALT_INV_bottom_cloud3_height\(5),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|bottom_cloud3_height\(5));

-- Location: MLABCELL_X18_Y6_N12
\inst3|Add19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add19~9_sumout\ = SUM(( \inst8|current_state\(6) ) + ( VCC ) + ( \inst3|Add19~6\ ))
-- \inst3|Add19~10\ = CARRY(( \inst8|current_state\(6) ) + ( VCC ) + ( \inst3|Add19~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst8|ALT_INV_current_state\(6),
	cin => \inst3|Add19~6\,
	sumout => \inst3|Add19~9_sumout\,
	cout => \inst3|Add19~10\);

-- Location: LABCELL_X17_Y4_N24
\inst3|bottom_cloud3_height[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(6) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(6) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|Add19~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add19~9_sumout\,
	datac => \inst3|ALT_INV_bottom_cloud3_height\(6),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|bottom_cloud3_height\(6));

-- Location: MLABCELL_X18_Y6_N15
\inst3|Add19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add19~1_sumout\ = SUM(( !\inst8|current_state[7]~DUPLICATE_q\ ) + ( GND ) + ( \inst3|Add19~10\ ))
-- \inst3|Add19~2\ = CARRY(( !\inst8|current_state[7]~DUPLICATE_q\ ) + ( GND ) + ( \inst3|Add19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[7]~DUPLICATE_q\,
	cin => \inst3|Add19~10\,
	sumout => \inst3|Add19~1_sumout\,
	cout => \inst3|Add19~2\);

-- Location: LABCELL_X17_Y4_N57
\inst3|bottom_cloud3_height[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(7) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(7) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|Add19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add19~1_sumout\,
	datad => \inst3|ALT_INV_bottom_cloud3_height\(7),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|bottom_cloud3_height\(7));

-- Location: LABCELL_X17_Y4_N0
\inst3|Add21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add21~0_combout\ = ( \inst3|bottom_cloud3_height\(7) & ( (\inst3|bottom_cloud3_height\(5) & \inst3|bottom_cloud3_height\(6)) ) ) # ( !\inst3|bottom_cloud3_height\(7) & ( (!\inst3|bottom_cloud3_height\(5)) # (!\inst3|bottom_cloud3_height\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_height\(5),
	datac => \inst3|ALT_INV_bottom_cloud3_height\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(7),
	combout => \inst3|Add21~0_combout\);

-- Location: MLABCELL_X18_Y6_N18
\inst3|Add19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add19~25_sumout\ = SUM(( \inst8|current_state[8]~DUPLICATE_q\ ) + ( VCC ) + ( \inst3|Add19~2\ ))
-- \inst3|Add19~26\ = CARRY(( \inst8|current_state[8]~DUPLICATE_q\ ) + ( VCC ) + ( \inst3|Add19~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[8]~DUPLICATE_q\,
	cin => \inst3|Add19~2\,
	sumout => \inst3|Add19~25_sumout\,
	cout => \inst3|Add19~26\);

-- Location: LABCELL_X17_Y4_N9
\inst3|bottom_cloud3_height[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(8) = ( \inst3|bottom_cloud3_height\(8) & ( (\inst3|top_cloud3_height~0_combout\) # (\inst3|Add19~25_sumout\) ) ) # ( !\inst3|bottom_cloud3_height\(8) & ( (\inst3|Add19~25_sumout\ & !\inst3|top_cloud3_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add19~25_sumout\,
	datad => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(8),
	combout => \inst3|bottom_cloud3_height\(8));

-- Location: LABCELL_X17_Y4_N15
\inst3|Add21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add21~1_combout\ = ( \inst3|bottom_cloud3_height\(6) & ( !\inst3|bottom_cloud3_height\(8) $ (((\inst3|bottom_cloud3_height\(5) & \inst3|bottom_cloud3_height\(7)))) ) ) # ( !\inst3|bottom_cloud3_height\(6) & ( !\inst3|bottom_cloud3_height\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000101001011111000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_height\(5),
	datac => \inst3|ALT_INV_bottom_cloud3_height\(8),
	datad => \inst3|ALT_INV_bottom_cloud3_height\(7),
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(6),
	combout => \inst3|Add21~1_combout\);

-- Location: MLABCELL_X18_Y6_N21
\inst3|Add19~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add19~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Add19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Add19~26\,
	sumout => \inst3|Add19~29_sumout\);

-- Location: LABCELL_X17_Y4_N39
\inst3|bottom_cloud3_height[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(9) = ( \inst3|bottom_cloud3_height\(9) & ( (\inst3|top_cloud3_height~0_combout\) # (\inst3|Add19~29_sumout\) ) ) # ( !\inst3|bottom_cloud3_height\(9) & ( (\inst3|Add19~29_sumout\ & !\inst3|top_cloud3_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add19~29_sumout\,
	datad => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(9),
	combout => \inst3|bottom_cloud3_height\(9));

-- Location: LABCELL_X17_Y4_N51
\inst3|Add21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add21~2_combout\ = ( \inst3|bottom_cloud3_height\(7) & ( !\inst3|bottom_cloud3_height\(9) $ (((\inst3|bottom_cloud3_height\(6) & (\inst3|bottom_cloud3_height\(8) & \inst3|bottom_cloud3_height\(5))))) ) ) # ( !\inst3|bottom_cloud3_height\(7) & ( 
-- !\inst3|bottom_cloud3_height\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110010011100110011001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_height\(6),
	datab => \inst3|ALT_INV_bottom_cloud3_height\(9),
	datac => \inst3|ALT_INV_bottom_cloud3_height\(8),
	datad => \inst3|ALT_INV_bottom_cloud3_height\(5),
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(7),
	combout => \inst3|Add21~2_combout\);

-- Location: LABCELL_X17_Y4_N45
\inst3|LessThan44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan44~3_combout\ = ( \inst3|Add21~2_combout\ & ( !\inst3|Add21~1_combout\ $ (\inst2|pixel_row\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add21~1_combout\,
	datad => \inst2|ALT_INV_pixel_row\(8),
	dataf => \inst3|ALT_INV_Add21~2_combout\,
	combout => \inst3|LessThan44~3_combout\);

-- Location: LABCELL_X16_Y8_N18
\inst3|bottom_cloud3_height[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(4) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(4) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(4) & ( \inst3|Add19~13_sumout\ ) ) ) # ( 
-- !\inst3|top_cloud3_height~0_combout\ & ( !\inst3|bottom_cloud3_height\(4) & ( \inst3|Add19~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add19~13_sumout\,
	datae => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(4),
	combout => \inst3|bottom_cloud3_height\(4));

-- Location: LABCELL_X16_Y8_N6
\inst3|bottom_cloud3_height[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(3) = ( \inst3|bottom_cloud3_height\(3) & ( (\inst3|top_cloud3_height~0_combout\) # (\inst3|Add19~17_sumout\) ) ) # ( !\inst3|bottom_cloud3_height\(3) & ( (\inst3|Add19~17_sumout\ & !\inst3|top_cloud3_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add19~17_sumout\,
	datad => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(3),
	combout => \inst3|bottom_cloud3_height\(3));

-- Location: LABCELL_X17_Y6_N18
\inst3|bottom_cloud3_height[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(1) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(1) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( !\inst8|current_state\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud3_height\(1),
	datad => \inst8|ALT_INV_current_state\(1),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|bottom_cloud3_height\(1));

-- Location: LABCELL_X16_Y8_N57
\inst3|bottom_cloud3_height[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(0) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(0) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(0) & ( \inst8|current_state[0]~DUPLICATE_q\ ) ) ) # ( 
-- !\inst3|top_cloud3_height~0_combout\ & ( !\inst3|bottom_cloud3_height\(0) & ( \inst8|current_state[0]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(0),
	combout => \inst3|bottom_cloud3_height\(0));

-- Location: LABCELL_X16_Y8_N3
\inst3|bottom_cloud3_height[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(2) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(2) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|Add19~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add19~21_sumout\,
	datad => \inst3|ALT_INV_bottom_cloud3_height\(2),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|bottom_cloud3_height\(2));

-- Location: LABCELL_X16_Y8_N36
\inst3|LessThan44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan44~0_combout\ = ( \inst3|bottom_cloud3_height\(2) & ( \inst2|pixel_row\(0) & ( (!\inst2|pixel_row\(2) & (!\inst3|bottom_cloud3_height\(1) & !\inst2|pixel_row\(1))) ) ) ) # ( !\inst3|bottom_cloud3_height\(2) & ( \inst2|pixel_row\(0) & ( 
-- (!\inst2|pixel_row\(2)) # ((!\inst3|bottom_cloud3_height\(1) & !\inst2|pixel_row\(1))) ) ) ) # ( \inst3|bottom_cloud3_height\(2) & ( !\inst2|pixel_row\(0) & ( (!\inst2|pixel_row\(2) & ((!\inst3|bottom_cloud3_height\(1) & 
-- ((!\inst3|bottom_cloud3_height\(0)) # (!\inst2|pixel_row\(1)))) # (\inst3|bottom_cloud3_height\(1) & (!\inst3|bottom_cloud3_height\(0) & !\inst2|pixel_row\(1))))) ) ) ) # ( !\inst3|bottom_cloud3_height\(2) & ( !\inst2|pixel_row\(0) & ( 
-- (!\inst2|pixel_row\(2)) # ((!\inst3|bottom_cloud3_height\(1) & ((!\inst3|bottom_cloud3_height\(0)) # (!\inst2|pixel_row\(1)))) # (\inst3|bottom_cloud3_height\(1) & (!\inst3|bottom_cloud3_height\(0) & !\inst2|pixel_row\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101010101010001000000011101110101010101000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(2),
	datab => \inst3|ALT_INV_bottom_cloud3_height\(1),
	datac => \inst3|ALT_INV_bottom_cloud3_height\(0),
	datad => \inst2|ALT_INV_pixel_row\(1),
	datae => \inst3|ALT_INV_bottom_cloud3_height\(2),
	dataf => \inst2|ALT_INV_pixel_row\(0),
	combout => \inst3|LessThan44~0_combout\);

-- Location: LABCELL_X16_Y8_N15
\inst3|LessThan44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan44~1_combout\ = ( \inst2|pixel_row[4]~DUPLICATE_q\ & ( \inst2|pixel_row[3]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud3_height\(4) & (!\inst3|bottom_cloud3_height\(3) & \inst3|LessThan44~0_combout\)) ) ) ) # ( !\inst2|pixel_row[4]~DUPLICATE_q\ & 
-- ( \inst2|pixel_row[3]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud3_height\(4)) # ((!\inst3|bottom_cloud3_height\(3) & \inst3|LessThan44~0_combout\)) ) ) ) # ( \inst2|pixel_row[4]~DUPLICATE_q\ & ( !\inst2|pixel_row[3]~DUPLICATE_q\ & ( 
-- (!\inst3|bottom_cloud3_height\(4) & ((!\inst3|bottom_cloud3_height\(3)) # (\inst3|LessThan44~0_combout\))) ) ) ) # ( !\inst2|pixel_row[4]~DUPLICATE_q\ & ( !\inst2|pixel_row[3]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud3_height\(4)) # 
-- ((!\inst3|bottom_cloud3_height\(3)) # (\inst3|LessThan44~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111111101000001010101010101010111110100000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_height\(4),
	datac => \inst3|ALT_INV_bottom_cloud3_height\(3),
	datad => \inst3|ALT_INV_LessThan44~0_combout\,
	datae => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	combout => \inst3|LessThan44~1_combout\);

-- Location: LABCELL_X17_Y4_N6
\inst3|LessThan44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan44~2_combout\ = ( \inst3|bottom_cloud3_height\(6) & ( (!\inst3|bottom_cloud3_height\(5) & (\inst3|LessThan44~1_combout\ & (!\inst2|pixel_row\(5) & !\inst2|pixel_row\(6)))) # (\inst3|bottom_cloud3_height\(5) & (((!\inst2|pixel_row\(5)) # 
-- (!\inst2|pixel_row\(6))) # (\inst3|LessThan44~1_combout\))) ) ) # ( !\inst3|bottom_cloud3_height\(6) & ( (!\inst3|bottom_cloud3_height\(5) & ((!\inst2|pixel_row\(6)) # ((\inst3|LessThan44~1_combout\ & !\inst2|pixel_row\(5))))) # 
-- (\inst3|bottom_cloud3_height\(5) & (!\inst2|pixel_row\(6) & ((!\inst2|pixel_row\(5)) # (\inst3|LessThan44~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100100000111110110010000001110101010100010111010101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_height\(5),
	datab => \inst3|ALT_INV_LessThan44~1_combout\,
	datac => \inst2|ALT_INV_pixel_row\(5),
	datad => \inst2|ALT_INV_pixel_row\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(6),
	combout => \inst3|LessThan44~2_combout\);

-- Location: LABCELL_X16_Y7_N45
\inst3|LessThan25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan25~0_combout\ = ( \inst2|pixel_row\(6) & ( (\inst2|pixel_row\(5) & (\inst2|pixel_row\(7) & \inst2|pixel_row\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst2|ALT_INV_pixel_row\(7),
	datad => \inst2|ALT_INV_pixel_row\(8),
	dataf => \inst2|ALT_INV_pixel_row\(6),
	combout => \inst3|LessThan25~0_combout\);

-- Location: LABCELL_X19_Y4_N12
\inst3|bottom_cloud3_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_on~0_combout\ = ( \inst2|pixel_row\(8) & ( \inst3|Add21~1_combout\ & ( !\inst3|LessThan25~0_combout\ ) ) ) # ( !\inst2|pixel_row\(8) & ( \inst3|Add21~1_combout\ & ( (!\inst3|LessThan25~0_combout\ & !\inst3|Add21~2_combout\) ) ) ) # ( 
-- \inst2|pixel_row\(8) & ( !\inst3|Add21~1_combout\ & ( !\inst3|LessThan25~0_combout\ ) ) ) # ( !\inst2|pixel_row\(8) & ( !\inst3|Add21~1_combout\ & ( !\inst3|LessThan25~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011000000110000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan25~0_combout\,
	datac => \inst3|ALT_INV_Add21~2_combout\,
	datae => \inst2|ALT_INV_pixel_row\(8),
	dataf => \inst3|ALT_INV_Add21~1_combout\,
	combout => \inst3|bottom_cloud3_on~0_combout\);

-- Location: MLABCELL_X18_Y4_N33
\inst3|bottom_cloud3_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_on~1_combout\ = ( \inst3|LessThan44~2_combout\ & ( \inst3|bottom_cloud3_on~0_combout\ & ( (!\inst3|LessThan44~3_combout\) # ((\inst2|pixel_row\(7) & !\inst3|Add21~0_combout\)) ) ) ) # ( !\inst3|LessThan44~2_combout\ & ( 
-- \inst3|bottom_cloud3_on~0_combout\ & ( ((!\inst3|Add21~0_combout\) # (!\inst3|LessThan44~3_combout\)) # (\inst2|pixel_row\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111110111011111111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(7),
	datab => \inst3|ALT_INV_Add21~0_combout\,
	datad => \inst3|ALT_INV_LessThan44~3_combout\,
	datae => \inst3|ALT_INV_LessThan44~2_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_on~0_combout\,
	combout => \inst3|bottom_cloud3_on~1_combout\);

-- Location: LABCELL_X20_Y7_N48
\inst3|red[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red[3]~16_combout\ = ( \inst3|bottom_cloud3_on~1_combout\ & ( \inst3|bottom_cloud3_x_pos\(10) & ( \inst3|LessThan38~7_combout\ ) ) ) # ( !\inst3|bottom_cloud3_on~1_combout\ & ( \inst3|bottom_cloud3_x_pos\(10) & ( (\inst3|LessThan38~7_combout\ & 
-- \inst3|top_cloud3_on~0_combout\) ) ) ) # ( \inst3|bottom_cloud3_on~1_combout\ & ( !\inst3|bottom_cloud3_x_pos\(10) & ( (!\inst3|LessThan42~5_combout\ & \inst3|LessThan38~7_combout\) ) ) ) # ( !\inst3|bottom_cloud3_on~1_combout\ & ( 
-- !\inst3|bottom_cloud3_x_pos\(10) & ( (!\inst3|LessThan42~5_combout\ & (\inst3|LessThan38~7_combout\ & \inst3|top_cloud3_on~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010001000100010001000000011000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan42~5_combout\,
	datab => \inst3|ALT_INV_LessThan38~7_combout\,
	datac => \inst3|ALT_INV_top_cloud3_on~0_combout\,
	datae => \inst3|ALT_INV_bottom_cloud3_on~1_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	combout => \inst3|red[3]~16_combout\);

-- Location: LABCELL_X19_Y7_N3
\inst2|blue_out3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~3_combout\ = ( \inst2|blue_out3~2_combout\ & ( ((!\inst3|red~4_combout\) # (\inst3|red[1]~7_combout\)) # (\inst3|red~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~14_combout\,
	datac => \inst3|ALT_INV_red[1]~7_combout\,
	datad => \inst3|ALT_INV_red~4_combout\,
	dataf => \inst2|ALT_INV_blue_out3~2_combout\,
	combout => \inst2|blue_out3~3_combout\);

-- Location: LABCELL_X14_Y8_N0
\inst3|Add29~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add29~33_sumout\ = SUM(( !\inst3|cloud_motion\(0) ) + ( \inst3|bottom_cloud2_x_pos\(0) ) + ( !VCC ))
-- \inst3|Add29~34\ = CARRY(( !\inst3|cloud_motion\(0) ) + ( \inst3|bottom_cloud2_x_pos\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	datad => \inst3|ALT_INV_cloud_motion\(0),
	cin => GND,
	sumout => \inst3|Add29~33_sumout\,
	cout => \inst3|Add29~34\);

-- Location: LABCELL_X14_Y7_N48
\inst3|bottom_cloud2_x_pos~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~8_combout\ = ( \inst3|Add29~33_sumout\ & ( \inst3|LessThan50~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan50~0_combout\,
	dataf => \inst3|ALT_INV_Add29~33_sumout\,
	combout => \inst3|bottom_cloud2_x_pos~8_combout\);

-- Location: FF_X14_Y7_N50
\inst3|bottom_cloud2_x_pos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos~8_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(0));

-- Location: LABCELL_X14_Y8_N3
\inst3|Add29~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add29~29_sumout\ = SUM(( !\inst3|bottom_cloud2_x_pos\(1) ) + ( VCC ) + ( \inst3|Add29~34\ ))
-- \inst3|Add29~30\ = CARRY(( !\inst3|bottom_cloud2_x_pos\(1) ) + ( VCC ) + ( \inst3|Add29~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(1),
	cin => \inst3|Add29~34\,
	sumout => \inst3|Add29~29_sumout\,
	cout => \inst3|Add29~30\);

-- Location: LABCELL_X14_Y7_N15
\inst3|bottom_cloud2_x_pos~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~7_combout\ = ( !\inst3|Add29~29_sumout\ & ( \inst3|LessThan50~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan50~0_combout\,
	dataf => \inst3|ALT_INV_Add29~29_sumout\,
	combout => \inst3|bottom_cloud2_x_pos~7_combout\);

-- Location: FF_X14_Y7_N17
\inst3|bottom_cloud2_x_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos~7_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(1));

-- Location: LABCELL_X14_Y8_N6
\inst3|Add29~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add29~25_sumout\ = SUM(( \inst3|cloud_motion\(2) ) + ( \inst3|bottom_cloud2_x_pos\(2) ) + ( \inst3|Add29~30\ ))
-- \inst3|Add29~26\ = CARRY(( \inst3|cloud_motion\(2) ) + ( \inst3|bottom_cloud2_x_pos\(2) ) + ( \inst3|Add29~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(2),
	datad => \inst3|ALT_INV_cloud_motion\(2),
	cin => \inst3|Add29~30\,
	sumout => \inst3|Add29~25_sumout\,
	cout => \inst3|Add29~26\);

-- Location: LABCELL_X14_Y7_N12
\inst3|bottom_cloud2_x_pos~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~6_combout\ = (!\inst3|LessThan50~0_combout\) # (\inst3|Add29~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan50~0_combout\,
	datac => \inst3|ALT_INV_Add29~25_sumout\,
	combout => \inst3|bottom_cloud2_x_pos~6_combout\);

-- Location: FF_X14_Y7_N14
\inst3|bottom_cloud2_x_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos~6_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(2));

-- Location: LABCELL_X14_Y8_N9
\inst3|Add29~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add29~21_sumout\ = SUM(( !\inst3|cloud_motion\(0) ) + ( !\inst3|bottom_cloud2_x_pos\(3) ) + ( \inst3|Add29~26\ ))
-- \inst3|Add29~22\ = CARRY(( !\inst3|cloud_motion\(0) ) + ( !\inst3|bottom_cloud2_x_pos\(3) ) + ( \inst3|Add29~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(3),
	datad => \inst3|ALT_INV_cloud_motion\(0),
	cin => \inst3|Add29~26\,
	sumout => \inst3|Add29~21_sumout\,
	cout => \inst3|Add29~22\);

-- Location: LABCELL_X14_Y8_N51
\inst3|bottom_cloud2_x_pos~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~5_combout\ = ( \inst3|LessThan50~0_combout\ & ( !\inst3|Add29~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add29~21_sumout\,
	dataf => \inst3|ALT_INV_LessThan50~0_combout\,
	combout => \inst3|bottom_cloud2_x_pos~5_combout\);

-- Location: FF_X14_Y8_N53
\inst3|bottom_cloud2_x_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos~5_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(3));

-- Location: LABCELL_X14_Y8_N12
\inst3|Add29~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add29~17_sumout\ = SUM(( !\inst3|bottom_cloud2_x_pos\(4) ) + ( VCC ) + ( \inst3|Add29~22\ ))
-- \inst3|Add29~18\ = CARRY(( !\inst3|bottom_cloud2_x_pos\(4) ) + ( VCC ) + ( \inst3|Add29~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(4),
	cin => \inst3|Add29~22\,
	sumout => \inst3|Add29~17_sumout\,
	cout => \inst3|Add29~18\);

-- Location: LABCELL_X14_Y8_N48
\inst3|bottom_cloud2_x_pos~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~4_combout\ = ( \inst3|LessThan50~0_combout\ & ( !\inst3|Add29~17_sumout\ ) ) # ( !\inst3|LessThan50~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add29~17_sumout\,
	dataf => \inst3|ALT_INV_LessThan50~0_combout\,
	combout => \inst3|bottom_cloud2_x_pos~4_combout\);

-- Location: FF_X14_Y8_N50
\inst3|bottom_cloud2_x_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos~4_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(4));

-- Location: LABCELL_X14_Y8_N15
\inst3|Add29~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add29~13_sumout\ = SUM(( !\inst3|bottom_cloud2_x_pos\(5) ) + ( VCC ) + ( \inst3|Add29~18\ ))
-- \inst3|Add29~14\ = CARRY(( !\inst3|bottom_cloud2_x_pos\(5) ) + ( VCC ) + ( \inst3|Add29~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	cin => \inst3|Add29~18\,
	sumout => \inst3|Add29~13_sumout\,
	cout => \inst3|Add29~14\);

-- Location: LABCELL_X14_Y7_N39
\inst3|bottom_cloud2_x_pos~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~3_combout\ = ( !\inst3|Add29~13_sumout\ & ( \inst3|LessThan50~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan50~0_combout\,
	datae => \inst3|ALT_INV_Add29~13_sumout\,
	combout => \inst3|bottom_cloud2_x_pos~3_combout\);

-- Location: FF_X14_Y7_N41
\inst3|bottom_cloud2_x_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos~3_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(5));

-- Location: LABCELL_X14_Y8_N18
\inst3|Add29~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add29~41_sumout\ = SUM(( !\inst3|bottom_cloud2_x_pos\(6) ) + ( VCC ) + ( \inst3|Add29~14\ ))
-- \inst3|Add29~42\ = CARRY(( !\inst3|bottom_cloud2_x_pos\(6) ) + ( VCC ) + ( \inst3|Add29~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	cin => \inst3|Add29~14\,
	sumout => \inst3|Add29~41_sumout\,
	cout => \inst3|Add29~42\);

-- Location: LABCELL_X14_Y7_N51
\inst3|bottom_cloud2_x_pos~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~10_combout\ = ( !\inst3|Add29~41_sumout\ & ( \inst3|LessThan50~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan50~0_combout\,
	dataf => \inst3|ALT_INV_Add29~41_sumout\,
	combout => \inst3|bottom_cloud2_x_pos~10_combout\);

-- Location: FF_X14_Y7_N53
\inst3|bottom_cloud2_x_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos~10_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(6));

-- Location: LABCELL_X14_Y8_N21
\inst3|Add29~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add29~37_sumout\ = SUM(( !\inst3|bottom_cloud2_x_pos\(7) ) + ( VCC ) + ( \inst3|Add29~42\ ))
-- \inst3|Add29~38\ = CARRY(( !\inst3|bottom_cloud2_x_pos\(7) ) + ( VCC ) + ( \inst3|Add29~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	cin => \inst3|Add29~42\,
	sumout => \inst3|Add29~37_sumout\,
	cout => \inst3|Add29~38\);

-- Location: LABCELL_X14_Y7_N6
\inst3|bottom_cloud2_x_pos~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~9_combout\ = ( !\inst3|Add29~37_sumout\ & ( \inst3|LessThan50~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan50~0_combout\,
	dataf => \inst3|ALT_INV_Add29~37_sumout\,
	combout => \inst3|bottom_cloud2_x_pos~9_combout\);

-- Location: FF_X14_Y7_N8
\inst3|bottom_cloud2_x_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos~9_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(7));

-- Location: LABCELL_X14_Y8_N24
\inst3|Add29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add29~9_sumout\ = SUM(( \inst3|bottom_cloud2_x_pos\(8) ) + ( VCC ) + ( \inst3|Add29~38\ ))
-- \inst3|Add29~10\ = CARRY(( \inst3|bottom_cloud2_x_pos\(8) ) + ( VCC ) + ( \inst3|Add29~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(8),
	cin => \inst3|Add29~38\,
	sumout => \inst3|Add29~9_sumout\,
	cout => \inst3|Add29~10\);

-- Location: LABCELL_X14_Y8_N27
\inst3|Add29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add29~5_sumout\ = SUM(( \inst3|bottom_cloud2_x_pos\(9) ) + ( VCC ) + ( \inst3|Add29~10\ ))
-- \inst3|Add29~6\ = CARRY(( \inst3|bottom_cloud2_x_pos\(9) ) + ( VCC ) + ( \inst3|Add29~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(9),
	cin => \inst3|Add29~10\,
	sumout => \inst3|Add29~5_sumout\,
	cout => \inst3|Add29~6\);

-- Location: LABCELL_X14_Y8_N39
\inst3|bottom_cloud2_x_pos~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~1_combout\ = ( \inst3|Add29~5_sumout\ ) # ( !\inst3|Add29~5_sumout\ & ( !\inst3|LessThan50~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan50~0_combout\,
	dataf => \inst3|ALT_INV_Add29~5_sumout\,
	combout => \inst3|bottom_cloud2_x_pos~1_combout\);

-- Location: FF_X14_Y8_N41
\inst3|bottom_cloud2_x_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos~1_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(9));

-- Location: LABCELL_X14_Y8_N30
\inst3|Add29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add29~1_sumout\ = SUM(( \inst3|bottom_cloud2_x_pos\(10) ) + ( VCC ) + ( \inst3|Add29~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	cin => \inst3|Add29~6\,
	sumout => \inst3|Add29~1_sumout\);

-- Location: LABCELL_X14_Y8_N36
\inst3|bottom_cloud2_x_pos~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~0_combout\ = ( \inst3|Add29~1_sumout\ & ( \inst3|LessThan50~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan50~0_combout\,
	dataf => \inst3|ALT_INV_Add29~1_sumout\,
	combout => \inst3|bottom_cloud2_x_pos~0_combout\);

-- Location: FF_X14_Y8_N38
\inst3|bottom_cloud2_x_pos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(10));

-- Location: LABCELL_X14_Y6_N30
\inst3|LessThan32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan32~0_combout\ = ( \inst3|bottom_cloud2_x_pos\(4) & ( (\inst3|bottom_cloud2_x_pos\(1) & (\inst3|bottom_cloud2_x_pos\(3) & !\inst3|bottom_cloud2_x_pos\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(1),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(3),
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(2),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(4),
	combout => \inst3|LessThan32~0_combout\);

-- Location: MLABCELL_X13_Y6_N18
\inst3|LessThan50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan50~0_combout\ = ( \inst3|LessThan32~1_combout\ & ( (!\inst3|bottom_cloud2_x_pos\(10) & ((!\inst3|bottom_cloud2_x_pos\(5)) # ((!\inst3|LessThan32~0_combout\) # (\inst3|bottom_cloud2_x_pos\(0))))) ) ) # ( !\inst3|LessThan32~1_combout\ & ( 
-- !\inst3|bottom_cloud2_x_pos\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001000110011001100100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	datac => \inst3|ALT_INV_LessThan32~0_combout\,
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	dataf => \inst3|ALT_INV_LessThan32~1_combout\,
	combout => \inst3|LessThan50~0_combout\);

-- Location: LABCELL_X14_Y7_N0
\inst3|bottom_cloud2_x_pos~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~2_combout\ = (\inst3|LessThan50~0_combout\ & \inst3|Add29~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_LessThan50~0_combout\,
	datad => \inst3|ALT_INV_Add29~9_sumout\,
	combout => \inst3|bottom_cloud2_x_pos~2_combout\);

-- Location: FF_X14_Y7_N2
\inst3|bottom_cloud2_x_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos~2_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(8));

-- Location: MLABCELL_X13_Y6_N6
\inst3|LessThan32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan32~1_combout\ = ( \inst3|bottom_cloud2_x_pos\(6) & ( (!\inst3|bottom_cloud2_x_pos\(8) & (!\inst3|bottom_cloud2_x_pos\(9) & \inst3|bottom_cloud2_x_pos\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(8),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(9),
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	combout => \inst3|LessThan32~1_combout\);

-- Location: LABCELL_X14_Y6_N51
\inst3|top_cloud2_height~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height~0_combout\ = ( \inst3|bottom_cloud2_x_pos\(5) & ( GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\) ) ) # ( !\inst3|bottom_cloud2_x_pos\(5) & ( 
-- GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\) ) ) # ( \inst3|bottom_cloud2_x_pos\(5) & ( !GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\) & ( (!\inst3|bottom_cloud2_x_pos\(10) & ((!\inst3|LessThan32~1_combout\) 
-- # (!\inst3|LessThan32~0_combout\))) ) ) ) # ( !\inst3|bottom_cloud2_x_pos\(5) & ( !GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\) & ( !\inst3|bottom_cloud2_x_pos\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111110100000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan32~1_combout\,
	datac => \inst3|ALT_INV_LessThan32~0_combout\,
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	datae => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	dataf => \inst1|pll2_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	combout => \inst3|top_cloud2_height~0_combout\);

-- Location: LABCELL_X17_Y5_N0
\inst3|bottom_cloud2_height[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(9) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|bottom_cloud2_height\(9) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add19~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add19~29_sumout\,
	datad => \inst3|ALT_INV_bottom_cloud2_height\(9),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|bottom_cloud2_height\(9));

-- Location: LABCELL_X17_Y5_N12
\inst3|bottom_cloud2_height[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(7) = ( \inst3|bottom_cloud2_height\(7) & ( (\inst3|top_cloud2_height~0_combout\) # (\inst3|Add19~1_sumout\) ) ) # ( !\inst3|bottom_cloud2_height\(7) & ( (\inst3|Add19~1_sumout\ & !\inst3|top_cloud2_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add19~1_sumout\,
	datad => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(7),
	combout => \inst3|bottom_cloud2_height\(7));

-- Location: LABCELL_X17_Y5_N51
\inst3|bottom_cloud2_height[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(6) = ( \inst3|bottom_cloud2_height\(6) & ( (\inst3|top_cloud2_height~0_combout\) # (\inst3|Add19~9_sumout\) ) ) # ( !\inst3|bottom_cloud2_height\(6) & ( (\inst3|Add19~9_sumout\ & !\inst3|top_cloud2_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add19~9_sumout\,
	datac => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(6),
	combout => \inst3|bottom_cloud2_height\(6));

-- Location: LABCELL_X17_Y5_N27
\inst3|bottom_cloud2_height[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(8) = ( \inst3|bottom_cloud2_height\(8) & ( \inst3|top_cloud2_height~0_combout\ ) ) # ( \inst3|bottom_cloud2_height\(8) & ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add19~25_sumout\ ) ) ) # ( 
-- !\inst3|bottom_cloud2_height\(8) & ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add19~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add19~25_sumout\,
	datae => \inst3|ALT_INV_bottom_cloud2_height\(8),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|bottom_cloud2_height\(8));

-- Location: LABCELL_X17_Y7_N30
\inst3|bottom_cloud2_height[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(5) = ( \inst3|bottom_cloud2_height\(5) & ( (\inst3|top_cloud2_height~0_combout\) # (\inst3|Add19~5_sumout\) ) ) # ( !\inst3|bottom_cloud2_height\(5) & ( (\inst3|Add19~5_sumout\ & !\inst3|top_cloud2_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add19~5_sumout\,
	datad => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(5),
	combout => \inst3|bottom_cloud2_height\(5));

-- Location: LABCELL_X17_Y5_N21
\inst3|Add15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~2_combout\ = ( \inst3|bottom_cloud2_height\(8) & ( \inst3|bottom_cloud2_height\(5) & ( !\inst3|bottom_cloud2_height\(9) $ (((\inst3|bottom_cloud2_height\(7) & \inst3|bottom_cloud2_height\(6)))) ) ) ) # ( !\inst3|bottom_cloud2_height\(8) & ( 
-- \inst3|bottom_cloud2_height\(5) & ( !\inst3|bottom_cloud2_height\(9) ) ) ) # ( \inst3|bottom_cloud2_height\(8) & ( !\inst3|bottom_cloud2_height\(5) & ( !\inst3|bottom_cloud2_height\(9) ) ) ) # ( !\inst3|bottom_cloud2_height\(8) & ( 
-- !\inst3|bottom_cloud2_height\(5) & ( !\inst3|bottom_cloud2_height\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(9),
	datac => \inst3|ALT_INV_bottom_cloud2_height\(7),
	datad => \inst3|ALT_INV_bottom_cloud2_height\(6),
	datae => \inst3|ALT_INV_bottom_cloud2_height\(8),
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(5),
	combout => \inst3|Add15~2_combout\);

-- Location: LABCELL_X17_Y5_N45
\inst3|Add15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~1_combout\ = ( \inst3|bottom_cloud2_height\(8) & ( \inst3|bottom_cloud2_height\(5) & ( (\inst3|bottom_cloud2_height\(7) & \inst3|bottom_cloud2_height\(6)) ) ) ) # ( !\inst3|bottom_cloud2_height\(8) & ( \inst3|bottom_cloud2_height\(5) & ( 
-- (!\inst3|bottom_cloud2_height\(7)) # (!\inst3|bottom_cloud2_height\(6)) ) ) ) # ( !\inst3|bottom_cloud2_height\(8) & ( !\inst3|bottom_cloud2_height\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111100000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_height\(7),
	datad => \inst3|ALT_INV_bottom_cloud2_height\(6),
	datae => \inst3|ALT_INV_bottom_cloud2_height\(8),
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(5),
	combout => \inst3|Add15~1_combout\);

-- Location: LABCELL_X16_Y5_N15
\inst3|bottom_cloud2_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_on~1_combout\ = ( \inst3|Add15~1_combout\ & ( (!\inst3|LessThan25~0_combout\ & ((!\inst3|Add15~2_combout\) # (\inst2|pixel_row\(8)))) ) ) # ( !\inst3|Add15~1_combout\ & ( !\inst3|LessThan25~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(8),
	datac => \inst3|ALT_INV_Add15~2_combout\,
	datad => \inst3|ALT_INV_LessThan25~0_combout\,
	dataf => \inst3|ALT_INV_Add15~1_combout\,
	combout => \inst3|bottom_cloud2_on~1_combout\);

-- Location: LABCELL_X17_Y6_N27
\inst3|Add15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~0_combout\ = ( \inst3|bottom_cloud2_height\(5) & ( !\inst3|bottom_cloud2_height\(6) $ (\inst3|bottom_cloud2_height\(7)) ) ) # ( !\inst3|bottom_cloud2_height\(5) & ( !\inst3|bottom_cloud2_height\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(6),
	datac => \inst3|ALT_INV_bottom_cloud2_height\(7),
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(5),
	combout => \inst3|Add15~0_combout\);

-- Location: LABCELL_X17_Y5_N57
\inst3|LessThan35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan35~3_combout\ = ( \inst2|pixel_row\(8) & ( (\inst3|Add15~2_combout\ & \inst3|Add15~1_combout\) ) ) # ( !\inst2|pixel_row\(8) & ( (\inst3|Add15~2_combout\ & !\inst3|Add15~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add15~2_combout\,
	datad => \inst3|ALT_INV_Add15~1_combout\,
	dataf => \inst2|ALT_INV_pixel_row\(8),
	combout => \inst3|LessThan35~3_combout\);

-- Location: MLABCELL_X13_Y6_N21
\inst3|bottom_cloud2_height[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(3) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|bottom_cloud2_height\(3) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add19~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add19~17_sumout\,
	datad => \inst3|ALT_INV_bottom_cloud2_height\(3),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|bottom_cloud2_height\(3));

-- Location: LABCELL_X17_Y6_N24
\inst3|bottom_cloud2_height[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(4) = ( \inst3|bottom_cloud2_height\(4) & ( (\inst3|top_cloud2_height~0_combout\) # (\inst3|Add19~13_sumout\) ) ) # ( !\inst3|bottom_cloud2_height\(4) & ( (\inst3|Add19~13_sumout\ & !\inst3|top_cloud2_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add19~13_sumout\,
	datad => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(4),
	combout => \inst3|bottom_cloud2_height\(4));

-- Location: LABCELL_X17_Y6_N0
\inst3|bottom_cloud2_height[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(0) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|bottom_cloud2_height\(0) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst8|current_state[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_bottom_cloud2_height\(0),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|bottom_cloud2_height\(0));

-- Location: LABCELL_X17_Y6_N54
\inst3|bottom_cloud2_height[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(2) = ( \inst3|bottom_cloud2_height\(2) & ( \inst3|top_cloud2_height~0_combout\ ) ) # ( \inst3|bottom_cloud2_height\(2) & ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add19~21_sumout\ ) ) ) # ( 
-- !\inst3|bottom_cloud2_height\(2) & ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add19~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add19~21_sumout\,
	datae => \inst3|ALT_INV_bottom_cloud2_height\(2),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|bottom_cloud2_height\(2));

-- Location: LABCELL_X17_Y6_N39
\inst3|bottom_cloud2_height[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(1) = ( \inst3|bottom_cloud2_height\(1) & ( (!\inst8|current_state\(1)) # (\inst3|top_cloud2_height~0_combout\) ) ) # ( !\inst3|bottom_cloud2_height\(1) & ( (!\inst8|current_state\(1) & !\inst3|top_cloud2_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(1),
	datad => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(1),
	combout => \inst3|bottom_cloud2_height\(1));

-- Location: LABCELL_X17_Y6_N48
\inst3|LessThan35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan35~0_combout\ = ( \inst2|pixel_row\(0) & ( \inst2|pixel_row\(2) & ( (!\inst2|pixel_row\(1) & (!\inst3|bottom_cloud2_height\(2) & !\inst3|bottom_cloud2_height\(1))) ) ) ) # ( !\inst2|pixel_row\(0) & ( \inst2|pixel_row\(2) & ( 
-- (!\inst3|bottom_cloud2_height\(2) & ((!\inst3|bottom_cloud2_height\(0) & ((!\inst2|pixel_row\(1)) # (!\inst3|bottom_cloud2_height\(1)))) # (\inst3|bottom_cloud2_height\(0) & (!\inst2|pixel_row\(1) & !\inst3|bottom_cloud2_height\(1))))) ) ) ) # ( 
-- \inst2|pixel_row\(0) & ( !\inst2|pixel_row\(2) & ( (!\inst3|bottom_cloud2_height\(2)) # ((!\inst2|pixel_row\(1) & !\inst3|bottom_cloud2_height\(1))) ) ) ) # ( !\inst2|pixel_row\(0) & ( !\inst2|pixel_row\(2) & ( (!\inst3|bottom_cloud2_height\(2)) # 
-- ((!\inst3|bottom_cloud2_height\(0) & ((!\inst2|pixel_row\(1)) # (!\inst3|bottom_cloud2_height\(1)))) # (\inst3|bottom_cloud2_height\(0) & (!\inst2|pixel_row\(1) & !\inst3|bottom_cloud2_height\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111000111111001111000011100000100000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(0),
	datab => \inst2|ALT_INV_pixel_row\(1),
	datac => \inst3|ALT_INV_bottom_cloud2_height\(2),
	datad => \inst3|ALT_INV_bottom_cloud2_height\(1),
	datae => \inst2|ALT_INV_pixel_row\(0),
	dataf => \inst2|ALT_INV_pixel_row\(2),
	combout => \inst3|LessThan35~0_combout\);

-- Location: MLABCELL_X13_Y8_N3
\inst3|LessThan35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan35~1_combout\ = ( \inst3|bottom_cloud2_height\(4) & ( \inst3|LessThan35~0_combout\ & ( (!\inst2|pixel_row[4]~DUPLICATE_q\ & ((!\inst3|bottom_cloud2_height\(3)) # (!\inst2|pixel_row[3]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst3|bottom_cloud2_height\(4) & ( \inst3|LessThan35~0_combout\ & ( (!\inst3|bottom_cloud2_height\(3)) # ((!\inst2|pixel_row[3]~DUPLICATE_q\) # (!\inst2|pixel_row[4]~DUPLICATE_q\)) ) ) ) # ( \inst3|bottom_cloud2_height\(4) & ( 
-- !\inst3|LessThan35~0_combout\ & ( (!\inst3|bottom_cloud2_height\(3) & (!\inst2|pixel_row[3]~DUPLICATE_q\ & !\inst2|pixel_row[4]~DUPLICATE_q\)) ) ) ) # ( !\inst3|bottom_cloud2_height\(4) & ( !\inst3|LessThan35~0_combout\ & ( 
-- (!\inst2|pixel_row[4]~DUPLICATE_q\) # ((!\inst3|bottom_cloud2_height\(3) & !\inst2|pixel_row[3]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111000100000001000000011111110111111101110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(3),
	datab => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_bottom_cloud2_height\(4),
	dataf => \inst3|ALT_INV_LessThan35~0_combout\,
	combout => \inst3|LessThan35~1_combout\);

-- Location: LABCELL_X12_Y5_N30
\inst3|LessThan35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan35~2_combout\ = ( \inst3|bottom_cloud2_height\(6) & ( (!\inst3|bottom_cloud2_height\(5) & (!\inst2|pixel_row\(5) & (!\inst2|pixel_row\(6) & \inst3|LessThan35~1_combout\))) # (\inst3|bottom_cloud2_height\(5) & ((!\inst2|pixel_row\(5)) # 
-- ((!\inst2|pixel_row\(6)) # (\inst3|LessThan35~1_combout\)))) ) ) # ( !\inst3|bottom_cloud2_height\(6) & ( (!\inst3|bottom_cloud2_height\(5) & ((!\inst2|pixel_row\(6)) # ((!\inst2|pixel_row\(5) & \inst3|LessThan35~1_combout\)))) # 
-- (\inst3|bottom_cloud2_height\(5) & (!\inst2|pixel_row\(6) & ((!\inst2|pixel_row\(5)) # (\inst3|LessThan35~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011111000111000001111100001010100110101010101010011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(5),
	datab => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst2|ALT_INV_pixel_row\(6),
	datad => \inst3|ALT_INV_LessThan35~1_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(6),
	combout => \inst3|LessThan35~2_combout\);

-- Location: LABCELL_X17_Y5_N3
\inst3|bottom_cloud2_on~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_on~2_combout\ = ( \inst3|LessThan35~2_combout\ & ( (\inst3|bottom_cloud2_on~1_combout\ & ((!\inst3|LessThan35~3_combout\) # ((\inst2|pixel_row\(7) & !\inst3|Add15~0_combout\)))) ) ) # ( !\inst3|LessThan35~2_combout\ & ( 
-- (\inst3|bottom_cloud2_on~1_combout\ & (((!\inst3|Add15~0_combout\) # (!\inst3|LessThan35~3_combout\)) # (\inst2|pixel_row\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110001001100110011000100110011000100000011001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(7),
	datab => \inst3|ALT_INV_bottom_cloud2_on~1_combout\,
	datac => \inst3|ALT_INV_Add15~0_combout\,
	datad => \inst3|ALT_INV_LessThan35~3_combout\,
	dataf => \inst3|ALT_INV_LessThan35~2_combout\,
	combout => \inst3|bottom_cloud2_on~2_combout\);

-- Location: LABCELL_X14_Y6_N42
\inst3|top_cloud2_height[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(8) = ( \inst3|top_cloud2_height\(8) & ( (!\inst8|current_state[8]~DUPLICATE_q\) # (\inst3|top_cloud2_height~0_combout\) ) ) # ( !\inst3|top_cloud2_height\(8) & ( (!\inst3|top_cloud2_height~0_combout\ & 
-- !\inst8|current_state[8]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	datad => \inst8|ALT_INV_current_state[8]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_top_cloud2_height\(8),
	combout => \inst3|top_cloud2_height\(8));

-- Location: LABCELL_X14_Y6_N33
\inst3|top_cloud2_height[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(7) = ( \inst3|top_cloud2_height\(7) & ( (\inst8|current_state[7]~DUPLICATE_q\) # (\inst3|top_cloud2_height~0_combout\) ) ) # ( !\inst3|top_cloud2_height\(7) & ( (!\inst3|top_cloud2_height~0_combout\ & 
-- \inst8|current_state[7]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	datac => \inst8|ALT_INV_current_state[7]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_top_cloud2_height\(7),
	combout => \inst3|top_cloud2_height\(7));

-- Location: MLABCELL_X13_Y6_N27
\inst3|top_cloud2_height[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(6) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|top_cloud2_height\(6) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( !\inst8|current_state\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(6),
	datad => \inst3|ALT_INV_top_cloud2_height\(6),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|top_cloud2_height\(6));

-- Location: MLABCELL_X13_Y5_N54
\inst3|top_cloud2_height[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(5) = ( \inst3|top_cloud2_height\(5) & ( \inst3|top_cloud2_height~0_combout\ ) ) # ( \inst3|top_cloud2_height\(5) & ( !\inst3|top_cloud2_height~0_combout\ & ( \inst8|current_state[5]~DUPLICATE_q\ ) ) ) # ( 
-- !\inst3|top_cloud2_height\(5) & ( !\inst3|top_cloud2_height~0_combout\ & ( \inst8|current_state[5]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_top_cloud2_height\(5),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|top_cloud2_height\(5));

-- Location: LABCELL_X16_Y5_N12
\inst3|top_cloud2_height[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(4) = ( \inst3|top_cloud2_height\(4) & ( (!\inst8|current_state\(4)) # (\inst3|top_cloud2_height~0_combout\) ) ) # ( !\inst3|top_cloud2_height\(4) & ( (!\inst3|top_cloud2_height~0_combout\ & !\inst8|current_state\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	datac => \inst8|ALT_INV_current_state\(4),
	dataf => \inst3|ALT_INV_top_cloud2_height\(4),
	combout => \inst3|top_cloud2_height\(4));

-- Location: LABCELL_X14_Y6_N27
\inst3|top_cloud2_height[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(3) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|top_cloud2_height\(3) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst8|current_state\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(3),
	datad => \inst3|ALT_INV_top_cloud2_height\(3),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|top_cloud2_height\(3));

-- Location: LABCELL_X14_Y6_N36
\inst3|top_cloud2_height[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(2) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|top_cloud2_height\(2) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst8|current_state[2]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud2_height\(2),
	datad => \inst8|ALT_INV_current_state[2]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|top_cloud2_height\(2));

-- Location: LABCELL_X14_Y5_N45
\inst3|top_cloud2_height[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(1) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|top_cloud2_height\(1) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst8|current_state\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(1),
	datad => \inst3|ALT_INV_top_cloud2_height\(1),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|top_cloud2_height\(1));

-- Location: LABCELL_X14_Y5_N57
\inst3|top_cloud2_height[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(0) = ( \inst3|top_cloud2_height\(0) & ( \inst3|top_cloud2_height~0_combout\ ) ) # ( \inst3|top_cloud2_height\(0) & ( !\inst3|top_cloud2_height~0_combout\ & ( !\inst8|current_state[0]~DUPLICATE_q\ ) ) ) # ( 
-- !\inst3|top_cloud2_height\(0) & ( !\inst3|top_cloud2_height~0_combout\ & ( !\inst8|current_state[0]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_top_cloud2_height\(0),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|top_cloud2_height\(0));

-- Location: LABCELL_X14_Y5_N0
\inst3|Add13~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~38_cout\ = CARRY(( \inst3|top_cloud2_height\(0) ) + ( \inst2|pixel_row\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(0),
	datac => \inst3|ALT_INV_top_cloud2_height\(0),
	cin => GND,
	cout => \inst3|Add13~38_cout\);

-- Location: LABCELL_X14_Y5_N3
\inst3|Add13~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~34_cout\ = CARRY(( \inst3|top_cloud2_height\(1) ) + ( \inst2|pixel_row\(1) ) + ( \inst3|Add13~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud2_height\(1),
	datac => \inst2|ALT_INV_pixel_row\(1),
	cin => \inst3|Add13~38_cout\,
	cout => \inst3|Add13~34_cout\);

-- Location: LABCELL_X14_Y5_N6
\inst3|Add13~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~30_cout\ = CARRY(( \inst2|pixel_row\(2) ) + ( \inst3|top_cloud2_height\(2) ) + ( \inst3|Add13~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud2_height\(2),
	datad => \inst2|ALT_INV_pixel_row\(2),
	cin => \inst3|Add13~34_cout\,
	cout => \inst3|Add13~30_cout\);

-- Location: LABCELL_X14_Y5_N9
\inst3|Add13~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~26_cout\ = CARRY(( \inst2|pixel_row[3]~DUPLICATE_q\ ) + ( \inst3|top_cloud2_height\(3) ) + ( \inst3|Add13~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_top_cloud2_height\(3),
	cin => \inst3|Add13~30_cout\,
	cout => \inst3|Add13~26_cout\);

-- Location: LABCELL_X14_Y5_N12
\inst3|Add13~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~22_cout\ = CARRY(( \inst3|top_cloud2_height\(4) ) + ( \inst2|pixel_row[4]~DUPLICATE_q\ ) + ( \inst3|Add13~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_top_cloud2_height\(4),
	cin => \inst3|Add13~26_cout\,
	cout => \inst3|Add13~22_cout\);

-- Location: LABCELL_X14_Y5_N15
\inst3|Add13~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~18_cout\ = CARRY(( \inst2|pixel_row\(5) ) + ( \inst3|top_cloud2_height\(5) ) + ( \inst3|Add13~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height\(5),
	datad => \inst2|ALT_INV_pixel_row\(5),
	cin => \inst3|Add13~22_cout\,
	cout => \inst3|Add13~18_cout\);

-- Location: LABCELL_X14_Y5_N18
\inst3|Add13~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~14_cout\ = CARRY(( \inst2|pixel_row\(6) ) + ( \inst3|top_cloud2_height\(6) ) + ( \inst3|Add13~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(6),
	dataf => \inst3|ALT_INV_top_cloud2_height\(6),
	cin => \inst3|Add13~18_cout\,
	cout => \inst3|Add13~14_cout\);

-- Location: LABCELL_X14_Y5_N21
\inst3|Add13~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~10_cout\ = CARRY(( \inst3|top_cloud2_height\(7) ) + ( \inst2|pixel_row\(7) ) + ( \inst3|Add13~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(7),
	datad => \inst3|ALT_INV_top_cloud2_height\(7),
	cin => \inst3|Add13~14_cout\,
	cout => \inst3|Add13~10_cout\);

-- Location: LABCELL_X14_Y5_N24
\inst3|Add13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~6_cout\ = CARRY(( \inst3|top_cloud2_height\(8) ) + ( \inst2|pixel_row\(8) ) + ( \inst3|Add13~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(8),
	datab => \inst3|ALT_INV_top_cloud2_height\(8),
	cin => \inst3|Add13~10_cout\,
	cout => \inst3|Add13~6_cout\);

-- Location: LABCELL_X14_Y5_N27
\inst3|Add13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst3|Add13~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Add13~6_cout\,
	sumout => \inst3|Add13~1_sumout\);

-- Location: LABCELL_X14_Y5_N30
\inst3|LessThan31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan31~0_combout\ = ( \inst2|pixel_row\(0) & ( \inst2|pixel_row\(1) & ( (!\inst2|pixel_row\(2) & (!\inst3|top_cloud2_height\(2) & ((!\inst3|top_cloud2_height\(0)) # (!\inst3|top_cloud2_height\(1))))) # (\inst2|pixel_row\(2) & 
-- ((!\inst3|top_cloud2_height\(0)) # ((!\inst3|top_cloud2_height\(1)) # (!\inst3|top_cloud2_height\(2))))) ) ) ) # ( !\inst2|pixel_row\(0) & ( \inst2|pixel_row\(1) & ( (!\inst2|pixel_row\(2) & (!\inst3|top_cloud2_height\(1) & !\inst3|top_cloud2_height\(2))) 
-- # (\inst2|pixel_row\(2) & ((!\inst3|top_cloud2_height\(1)) # (!\inst3|top_cloud2_height\(2)))) ) ) ) # ( \inst2|pixel_row\(0) & ( !\inst2|pixel_row\(1) & ( (!\inst2|pixel_row\(2) & (!\inst3|top_cloud2_height\(0) & (!\inst3|top_cloud2_height\(1) & 
-- !\inst3|top_cloud2_height\(2)))) # (\inst2|pixel_row\(2) & ((!\inst3|top_cloud2_height\(2)) # ((!\inst3|top_cloud2_height\(0) & !\inst3|top_cloud2_height\(1))))) ) ) ) # ( !\inst2|pixel_row\(0) & ( !\inst2|pixel_row\(1) & ( (\inst2|pixel_row\(2) & 
-- !\inst3|top_cloud2_height\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000101100110010000011110011001100001111101100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height\(0),
	datab => \inst2|ALT_INV_pixel_row\(2),
	datac => \inst3|ALT_INV_top_cloud2_height\(1),
	datad => \inst3|ALT_INV_top_cloud2_height\(2),
	datae => \inst2|ALT_INV_pixel_row\(0),
	dataf => \inst2|ALT_INV_pixel_row\(1),
	combout => \inst3|LessThan31~0_combout\);

-- Location: LABCELL_X14_Y5_N36
\inst3|LessThan31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan31~1_combout\ = ( \inst3|top_cloud2_height\(3) & ( (!\inst2|pixel_row[4]~DUPLICATE_q\ & (\inst3|LessThan31~0_combout\ & (!\inst3|top_cloud2_height\(4) & \inst2|pixel_row[3]~DUPLICATE_q\))) # (\inst2|pixel_row[4]~DUPLICATE_q\ & 
-- ((!\inst3|top_cloud2_height\(4)) # ((\inst3|LessThan31~0_combout\ & \inst2|pixel_row[3]~DUPLICATE_q\)))) ) ) # ( !\inst3|top_cloud2_height\(3) & ( (!\inst2|pixel_row[4]~DUPLICATE_q\ & (!\inst3|top_cloud2_height\(4) & ((\inst2|pixel_row[3]~DUPLICATE_q\) # 
-- (\inst3|LessThan31~0_combout\)))) # (\inst2|pixel_row[4]~DUPLICATE_q\ & (((!\inst3|top_cloud2_height\(4)) # (\inst2|pixel_row[3]~DUPLICATE_q\)) # (\inst3|LessThan31~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000111110011011100011111001100110000011100010011000001110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan31~0_combout\,
	datab => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_top_cloud2_height\(4),
	datad => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_top_cloud2_height\(3),
	combout => \inst3|LessThan31~1_combout\);

-- Location: LABCELL_X14_Y5_N42
\inst3|LessThan31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan31~2_combout\ = ( \inst3|top_cloud2_height\(6) & ( (\inst2|pixel_row\(6) & ((!\inst2|pixel_row\(5) & (\inst3|LessThan31~1_combout\ & !\inst3|top_cloud2_height\(5))) # (\inst2|pixel_row\(5) & ((!\inst3|top_cloud2_height\(5)) # 
-- (\inst3|LessThan31~1_combout\))))) ) ) # ( !\inst3|top_cloud2_height\(6) & ( ((!\inst2|pixel_row\(5) & (\inst3|LessThan31~1_combout\ & !\inst3|top_cloud2_height\(5))) # (\inst2|pixel_row\(5) & ((!\inst3|top_cloud2_height\(5)) # 
-- (\inst3|LessThan31~1_combout\)))) # (\inst2|pixel_row\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100110111011111110011011100010011000000010001001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(5),
	datab => \inst2|ALT_INV_pixel_row\(6),
	datac => \inst3|ALT_INV_LessThan31~1_combout\,
	datad => \inst3|ALT_INV_top_cloud2_height\(5),
	dataf => \inst3|ALT_INV_top_cloud2_height\(6),
	combout => \inst3|LessThan31~2_combout\);

-- Location: LABCELL_X14_Y5_N48
\inst3|top_cloud2_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_on~0_combout\ = ( \inst2|pixel_row\(7) & ( \inst2|pixel_row\(8) & ( (\inst3|top_cloud2_height\(8) & (!\inst3|Add13~1_sumout\ & (\inst3|top_cloud2_height\(7) & !\inst3|LessThan31~2_combout\))) ) ) ) # ( !\inst2|pixel_row\(7) & ( 
-- \inst2|pixel_row\(8) & ( (\inst3|top_cloud2_height\(8) & (!\inst3|Add13~1_sumout\ & ((!\inst3|LessThan31~2_combout\) # (\inst3|top_cloud2_height\(7))))) ) ) ) # ( \inst2|pixel_row\(7) & ( !\inst2|pixel_row\(8) & ( (!\inst3|Add13~1_sumout\ & 
-- (((\inst3|top_cloud2_height\(7) & !\inst3|LessThan31~2_combout\)) # (\inst3|top_cloud2_height\(8)))) ) ) ) # ( !\inst2|pixel_row\(7) & ( !\inst2|pixel_row\(8) & ( (!\inst3|Add13~1_sumout\ & (((!\inst3|LessThan31~2_combout\) # 
-- (\inst3|top_cloud2_height\(7))) # (\inst3|top_cloud2_height\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001001100010011000100010001000100000001000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height\(8),
	datab => \inst3|ALT_INV_Add13~1_sumout\,
	datac => \inst3|ALT_INV_top_cloud2_height\(7),
	datad => \inst3|ALT_INV_LessThan31~2_combout\,
	datae => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst2|ALT_INV_pixel_row\(8),
	combout => \inst3|top_cloud2_on~0_combout\);

-- Location: MLABCELL_X18_Y7_N0
\inst3|Add27~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~33_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(0) ) + ( !\inst3|cloud_motion\(0) ) + ( !VCC ))
-- \inst3|Add27~34\ = CARRY(( \inst3|bottom_cloud1_x_pos\(0) ) + ( !\inst3|cloud_motion\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(0),
	datac => \inst3|ALT_INV_cloud_motion\(0),
	cin => GND,
	sumout => \inst3|Add27~33_sumout\,
	cout => \inst3|Add27~34\);

-- Location: MLABCELL_X18_Y7_N45
\inst3|LessThan17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan17~0_combout\ = ( !\inst3|bottom_cloud1_x_pos\(5) & ( (!\inst3|bottom_cloud1_x_pos\(2) & (!\inst3|bottom_cloud1_x_pos\(3) & !\inst3|bottom_cloud1_x_pos\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(2),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(3),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(4),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	combout => \inst3|LessThan17~0_combout\);

-- Location: MLABCELL_X18_Y7_N24
\inst3|Add27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~9_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(8) ) + ( VCC ) + ( \inst3|Add27~38\ ))
-- \inst3|Add27~10\ = CARRY(( \inst3|bottom_cloud1_x_pos\(8) ) + ( VCC ) + ( \inst3|Add27~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	cin => \inst3|Add27~38\,
	sumout => \inst3|Add27~9_sumout\,
	cout => \inst3|Add27~10\);

-- Location: MLABCELL_X18_Y7_N27
\inst3|Add27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~5_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(9) ) + ( VCC ) + ( \inst3|Add27~10\ ))
-- \inst3|Add27~6\ = CARRY(( \inst3|bottom_cloud1_x_pos\(9) ) + ( VCC ) + ( \inst3|Add27~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(9),
	cin => \inst3|Add27~10\,
	sumout => \inst3|Add27~5_sumout\,
	cout => \inst3|Add27~6\);

-- Location: FF_X18_Y7_N29
\inst3|bottom_cloud1_x_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add27~5_sumout\,
	asdata => VCC,
	sload => \inst3|LessThan48~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(9));

-- Location: MLABCELL_X18_Y7_N30
\inst3|Add27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~1_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(10) ) + ( VCC ) + ( \inst3|Add27~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(10),
	cin => \inst3|Add27~6\,
	sumout => \inst3|Add27~1_sumout\);

-- Location: FF_X18_Y7_N32
\inst3|bottom_cloud1_x_pos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add27~1_sumout\,
	asdata => \~GND~combout\,
	sload => \inst3|LessThan48~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(10));

-- Location: LABCELL_X21_Y8_N24
\inst3|LessThan48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan48~0_combout\ = ( \inst3|bottom_cloud1_x_pos\(0) & ( \inst3|LessThan17~1_combout\ & ( \inst3|bottom_cloud1_x_pos\(10) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(0) & ( \inst3|LessThan17~1_combout\ & ( ((!\inst3|bottom_cloud1_x_pos\(1) & 
-- \inst3|LessThan17~0_combout\)) # (\inst3|bottom_cloud1_x_pos\(10)) ) ) ) # ( \inst3|bottom_cloud1_x_pos\(0) & ( !\inst3|LessThan17~1_combout\ & ( \inst3|bottom_cloud1_x_pos\(10) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(0) & ( !\inst3|LessThan17~1_combout\ & 
-- ( \inst3|bottom_cloud1_x_pos\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	datac => \inst3|ALT_INV_LessThan17~0_combout\,
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(10),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(0),
	dataf => \inst3|ALT_INV_LessThan17~1_combout\,
	combout => \inst3|LessThan48~0_combout\);

-- Location: FF_X18_Y7_N2
\inst3|bottom_cloud1_x_pos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add27~33_sumout\,
	asdata => \~GND~combout\,
	sload => \inst3|LessThan48~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(0));

-- Location: MLABCELL_X18_Y7_N3
\inst3|Add27~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~29_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(1) ) + ( VCC ) + ( \inst3|Add27~34\ ))
-- \inst3|Add27~30\ = CARRY(( \inst3|bottom_cloud1_x_pos\(1) ) + ( VCC ) + ( \inst3|Add27~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	cin => \inst3|Add27~34\,
	sumout => \inst3|Add27~29_sumout\,
	cout => \inst3|Add27~30\);

-- Location: FF_X18_Y7_N5
\inst3|bottom_cloud1_x_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add27~29_sumout\,
	asdata => VCC,
	sload => \inst3|LessThan48~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(1));

-- Location: MLABCELL_X18_Y7_N6
\inst3|Add27~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~25_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(2) ) + ( \inst3|cloud_motion\(2) ) + ( \inst3|Add27~30\ ))
-- \inst3|Add27~26\ = CARRY(( \inst3|bottom_cloud1_x_pos\(2) ) + ( \inst3|cloud_motion\(2) ) + ( \inst3|Add27~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(2),
	datac => \inst3|ALT_INV_cloud_motion\(2),
	cin => \inst3|Add27~30\,
	sumout => \inst3|Add27~25_sumout\,
	cout => \inst3|Add27~26\);

-- Location: FF_X18_Y7_N8
\inst3|bottom_cloud1_x_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add27~25_sumout\,
	asdata => VCC,
	sload => \inst3|LessThan48~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(2));

-- Location: MLABCELL_X18_Y7_N9
\inst3|Add27~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~21_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(3) ) + ( !\inst3|cloud_motion\(0) ) + ( \inst3|Add27~26\ ))
-- \inst3|Add27~22\ = CARRY(( \inst3|bottom_cloud1_x_pos\(3) ) + ( !\inst3|cloud_motion\(0) ) + ( \inst3|Add27~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_cloud_motion\(0),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(3),
	cin => \inst3|Add27~26\,
	sumout => \inst3|Add27~21_sumout\,
	cout => \inst3|Add27~22\);

-- Location: FF_X18_Y7_N11
\inst3|bottom_cloud1_x_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add27~21_sumout\,
	asdata => VCC,
	sload => \inst3|LessThan48~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(3));

-- Location: MLABCELL_X18_Y7_N12
\inst3|Add27~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~17_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(4) ) + ( VCC ) + ( \inst3|Add27~22\ ))
-- \inst3|Add27~18\ = CARRY(( \inst3|bottom_cloud1_x_pos\(4) ) + ( VCC ) + ( \inst3|Add27~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(4),
	cin => \inst3|Add27~22\,
	sumout => \inst3|Add27~17_sumout\,
	cout => \inst3|Add27~18\);

-- Location: FF_X18_Y7_N14
\inst3|bottom_cloud1_x_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add27~17_sumout\,
	asdata => \~GND~combout\,
	sload => \inst3|LessThan48~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(4));

-- Location: MLABCELL_X18_Y7_N15
\inst3|Add27~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~13_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(5) ) + ( VCC ) + ( \inst3|Add27~18\ ))
-- \inst3|Add27~14\ = CARRY(( \inst3|bottom_cloud1_x_pos\(5) ) + ( VCC ) + ( \inst3|Add27~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	cin => \inst3|Add27~18\,
	sumout => \inst3|Add27~13_sumout\,
	cout => \inst3|Add27~14\);

-- Location: FF_X18_Y7_N17
\inst3|bottom_cloud1_x_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add27~13_sumout\,
	asdata => VCC,
	sload => \inst3|LessThan48~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(5));

-- Location: MLABCELL_X18_Y7_N18
\inst3|Add27~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~41_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(6) ) + ( VCC ) + ( \inst3|Add27~14\ ))
-- \inst3|Add27~42\ = CARRY(( \inst3|bottom_cloud1_x_pos\(6) ) + ( VCC ) + ( \inst3|Add27~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	cin => \inst3|Add27~14\,
	sumout => \inst3|Add27~41_sumout\,
	cout => \inst3|Add27~42\);

-- Location: FF_X18_Y7_N20
\inst3|bottom_cloud1_x_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add27~41_sumout\,
	asdata => VCC,
	sload => \inst3|LessThan48~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(6));

-- Location: MLABCELL_X18_Y7_N21
\inst3|Add27~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~37_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(7) ) + ( VCC ) + ( \inst3|Add27~42\ ))
-- \inst3|Add27~38\ = CARRY(( \inst3|bottom_cloud1_x_pos\(7) ) + ( VCC ) + ( \inst3|Add27~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	cin => \inst3|Add27~42\,
	sumout => \inst3|Add27~37_sumout\,
	cout => \inst3|Add27~38\);

-- Location: FF_X18_Y7_N23
\inst3|bottom_cloud1_x_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add27~37_sumout\,
	asdata => VCC,
	sload => \inst3|LessThan48~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(7));

-- Location: FF_X18_Y7_N26
\inst3|bottom_cloud1_x_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add27~9_sumout\,
	asdata => \~GND~combout\,
	sload => \inst3|LessThan48~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(8));

-- Location: MLABCELL_X18_Y7_N42
\inst3|LessThan17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan17~1_combout\ = ( !\inst3|bottom_cloud1_x_pos\(6) & ( (!\inst3|bottom_cloud1_x_pos\(8) & (!\inst3|bottom_cloud1_x_pos\(7) & !\inst3|bottom_cloud1_x_pos\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(9),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	combout => \inst3|LessThan17~1_combout\);

-- Location: MLABCELL_X18_Y6_N30
\inst3|top_cloud1_height~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height~0_combout\ = ( \inst3|bottom_cloud1_x_pos\(1) & ( GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\) ) ) # ( !\inst3|bottom_cloud1_x_pos\(1) & ( 
-- GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\) ) ) # ( \inst3|bottom_cloud1_x_pos\(1) & ( !GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\) & ( !\inst3|bottom_cloud1_x_pos\(10) ) ) ) # ( 
-- !\inst3|bottom_cloud1_x_pos\(1) & ( !GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\) & ( (!\inst3|bottom_cloud1_x_pos\(10) & ((!\inst3|LessThan17~1_combout\) # (!\inst3|LessThan17~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan17~1_combout\,
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(10),
	datad => \inst3|ALT_INV_LessThan17~0_combout\,
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	dataf => \inst1|pll2_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	combout => \inst3|top_cloud1_height~0_combout\);

-- Location: LABCELL_X17_Y4_N48
\inst3|bottom_cloud1_height[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(7) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|bottom_cloud1_height\(7) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst3|Add19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_height\(7),
	datad => \inst3|ALT_INV_Add19~1_sumout\,
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|bottom_cloud1_height\(7));

-- Location: MLABCELL_X18_Y6_N39
\inst3|bottom_cloud1_height[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(8) = ( \inst3|bottom_cloud1_height\(8) & ( (\inst3|Add19~25_sumout\) # (\inst3|top_cloud1_height~0_combout\) ) ) # ( !\inst3|bottom_cloud1_height\(8) & ( (!\inst3|top_cloud1_height~0_combout\ & \inst3|Add19~25_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	datad => \inst3|ALT_INV_Add19~25_sumout\,
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(8),
	combout => \inst3|bottom_cloud1_height\(8));

-- Location: LABCELL_X17_Y4_N18
\inst3|bottom_cloud1_height[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(5) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|bottom_cloud1_height\(5) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst3|Add19~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_height\(5),
	datad => \inst3|ALT_INV_Add19~5_sumout\,
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|bottom_cloud1_height\(5));

-- Location: MLABCELL_X18_Y4_N6
\inst3|bottom_cloud1_height[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(9) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|bottom_cloud1_height\(9) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst3|bottom_cloud1_height\(9) & ( \inst3|Add19~29_sumout\ ) ) ) # ( 
-- !\inst3|top_cloud1_height~0_combout\ & ( !\inst3|bottom_cloud1_height\(9) & ( \inst3|Add19~29_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add19~29_sumout\,
	datae => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(9),
	combout => \inst3|bottom_cloud1_height\(9));

-- Location: LABCELL_X17_Y5_N48
\inst3|bottom_cloud1_height[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(6) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|bottom_cloud1_height\(6) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst3|Add19~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add19~9_sumout\,
	datac => \inst3|ALT_INV_bottom_cloud1_height\(6),
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|bottom_cloud1_height\(6));

-- Location: LABCELL_X17_Y4_N30
\inst3|Add11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add11~2_combout\ = ( \inst3|bottom_cloud1_height\(6) & ( !\inst3|bottom_cloud1_height\(9) $ (((\inst3|bottom_cloud1_height\(7) & (\inst3|bottom_cloud1_height\(8) & \inst3|bottom_cloud1_height\(5))))) ) ) # ( !\inst3|bottom_cloud1_height\(6) & ( 
-- !\inst3|bottom_cloud1_height\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111110000000011111111000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_height\(7),
	datab => \inst3|ALT_INV_bottom_cloud1_height\(8),
	datac => \inst3|ALT_INV_bottom_cloud1_height\(5),
	datad => \inst3|ALT_INV_bottom_cloud1_height\(9),
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(6),
	combout => \inst3|Add11~2_combout\);

-- Location: LABCELL_X17_Y4_N42
\inst3|Add11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add11~1_combout\ = ( \inst3|bottom_cloud1_height\(6) & ( !\inst3|bottom_cloud1_height\(8) $ (((\inst3|bottom_cloud1_height\(7) & \inst3|bottom_cloud1_height\(5)))) ) ) # ( !\inst3|bottom_cloud1_height\(6) & ( !\inst3|bottom_cloud1_height\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111010000001011111101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_height\(7),
	datac => \inst3|ALT_INV_bottom_cloud1_height\(5),
	datad => \inst3|ALT_INV_bottom_cloud1_height\(8),
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(6),
	combout => \inst3|Add11~1_combout\);

-- Location: LABCELL_X17_Y4_N21
\inst3|LessThan26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan26~3_combout\ = ( \inst3|Add11~1_combout\ & ( (\inst2|pixel_row\(8) & \inst3|Add11~2_combout\) ) ) # ( !\inst3|Add11~1_combout\ & ( (!\inst2|pixel_row\(8) & \inst3|Add11~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(8),
	datab => \inst3|ALT_INV_Add11~2_combout\,
	dataf => \inst3|ALT_INV_Add11~1_combout\,
	combout => \inst3|LessThan26~3_combout\);

-- Location: LABCELL_X16_Y7_N51
\inst3|bottom_cloud1_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_on~1_combout\ = ( \inst3|Add11~2_combout\ & ( (!\inst3|LessThan25~0_combout\ & ((!\inst3|Add11~1_combout\) # (\inst2|pixel_row\(8)))) ) ) # ( !\inst3|Add11~2_combout\ & ( !\inst3|LessThan25~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011010000110100001101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(8),
	datab => \inst3|ALT_INV_Add11~1_combout\,
	datac => \inst3|ALT_INV_LessThan25~0_combout\,
	dataf => \inst3|ALT_INV_Add11~2_combout\,
	combout => \inst3|bottom_cloud1_on~1_combout\);

-- Location: MLABCELL_X18_Y6_N51
\inst3|bottom_cloud1_height[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(4) = ( \inst3|Add19~13_sumout\ & ( (!\inst3|top_cloud1_height~0_combout\) # (\inst3|bottom_cloud1_height\(4)) ) ) # ( !\inst3|Add19~13_sumout\ & ( (\inst3|bottom_cloud1_height\(4) & \inst3|top_cloud1_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_height\(4),
	datac => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_Add19~13_sumout\,
	combout => \inst3|bottom_cloud1_height\(4));

-- Location: MLABCELL_X18_Y6_N48
\inst3|bottom_cloud1_height[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(3) = ( \inst3|bottom_cloud1_height\(3) & ( (\inst3|Add19~17_sumout\) # (\inst3|top_cloud1_height~0_combout\) ) ) # ( !\inst3|bottom_cloud1_height\(3) & ( (!\inst3|top_cloud1_height~0_combout\ & \inst3|Add19~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	datac => \inst3|ALT_INV_Add19~17_sumout\,
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(3),
	combout => \inst3|bottom_cloud1_height\(3));

-- Location: MLABCELL_X18_Y6_N42
\inst3|bottom_cloud1_height[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(2) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|bottom_cloud1_height\(2) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst3|Add19~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_height\(2),
	datad => \inst3|ALT_INV_Add19~21_sumout\,
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|bottom_cloud1_height\(2));

-- Location: MLABCELL_X18_Y6_N27
\inst3|bottom_cloud1_height[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(1) = ( \inst3|bottom_cloud1_height\(1) & ( (!\inst8|current_state\(1)) # (\inst3|top_cloud1_height~0_combout\) ) ) # ( !\inst3|bottom_cloud1_height\(1) & ( (!\inst3|top_cloud1_height~0_combout\ & !\inst8|current_state\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	datac => \inst8|ALT_INV_current_state\(1),
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(1),
	combout => \inst3|bottom_cloud1_height\(1));

-- Location: MLABCELL_X18_Y6_N24
\inst3|bottom_cloud1_height[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(0) = ( \inst3|bottom_cloud1_height\(0) & ( (\inst8|current_state[0]~DUPLICATE_q\) # (\inst3|top_cloud1_height~0_combout\) ) ) # ( !\inst3|bottom_cloud1_height\(0) & ( (!\inst3|top_cloud1_height~0_combout\ & 
-- \inst8|current_state[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(0),
	combout => \inst3|bottom_cloud1_height\(0));

-- Location: MLABCELL_X18_Y6_N54
\inst3|LessThan26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan26~0_combout\ = ( \inst3|bottom_cloud1_height\(0) & ( \inst2|pixel_row\(0) & ( (!\inst2|pixel_row\(2) & ((!\inst3|bottom_cloud1_height\(2)) # ((!\inst2|pixel_row\(1) & !\inst3|bottom_cloud1_height\(1))))) # (\inst2|pixel_row\(2) & 
-- (!\inst3|bottom_cloud1_height\(2) & (!\inst2|pixel_row\(1) & !\inst3|bottom_cloud1_height\(1)))) ) ) ) # ( !\inst3|bottom_cloud1_height\(0) & ( \inst2|pixel_row\(0) & ( (!\inst2|pixel_row\(2) & ((!\inst3|bottom_cloud1_height\(2)) # ((!\inst2|pixel_row\(1) 
-- & !\inst3|bottom_cloud1_height\(1))))) # (\inst2|pixel_row\(2) & (!\inst3|bottom_cloud1_height\(2) & (!\inst2|pixel_row\(1) & !\inst3|bottom_cloud1_height\(1)))) ) ) ) # ( \inst3|bottom_cloud1_height\(0) & ( !\inst2|pixel_row\(0) & ( 
-- (!\inst2|pixel_row\(2) & ((!\inst3|bottom_cloud1_height\(2)) # ((!\inst2|pixel_row\(1) & !\inst3|bottom_cloud1_height\(1))))) # (\inst2|pixel_row\(2) & (!\inst3|bottom_cloud1_height\(2) & (!\inst2|pixel_row\(1) & !\inst3|bottom_cloud1_height\(1)))) ) ) ) 
-- # ( !\inst3|bottom_cloud1_height\(0) & ( !\inst2|pixel_row\(0) & ( (!\inst2|pixel_row\(2) & ((!\inst3|bottom_cloud1_height\(2)) # ((!\inst2|pixel_row\(1)) # (!\inst3|bottom_cloud1_height\(1))))) # (\inst2|pixel_row\(2) & (!\inst3|bottom_cloud1_height\(2) 
-- & ((!\inst2|pixel_row\(1)) # (!\inst3|bottom_cloud1_height\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(2),
	datab => \inst3|ALT_INV_bottom_cloud1_height\(2),
	datac => \inst2|ALT_INV_pixel_row\(1),
	datad => \inst3|ALT_INV_bottom_cloud1_height\(1),
	datae => \inst3|ALT_INV_bottom_cloud1_height\(0),
	dataf => \inst2|ALT_INV_pixel_row\(0),
	combout => \inst3|LessThan26~0_combout\);

-- Location: MLABCELL_X18_Y6_N36
\inst3|LessThan26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan26~1_combout\ = ( \inst2|pixel_row[4]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud1_height\(4) & ((!\inst2|pixel_row[3]~DUPLICATE_q\ & ((!\inst3|bottom_cloud1_height\(3)) # (\inst3|LessThan26~0_combout\))) # (\inst2|pixel_row[3]~DUPLICATE_q\ & 
-- (!\inst3|bottom_cloud1_height\(3) & \inst3|LessThan26~0_combout\)))) ) ) # ( !\inst2|pixel_row[4]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud1_height\(4)) # ((!\inst2|pixel_row[3]~DUPLICATE_q\ & ((!\inst3|bottom_cloud1_height\(3)) # 
-- (\inst3|LessThan26~0_combout\))) # (\inst2|pixel_row[3]~DUPLICATE_q\ & (!\inst3|bottom_cloud1_height\(3) & \inst3|LessThan26~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011111110111010101111111010000000101010001000000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_height\(4),
	datab => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_bottom_cloud1_height\(3),
	datad => \inst3|ALT_INV_LessThan26~0_combout\,
	dataf => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	combout => \inst3|LessThan26~1_combout\);

-- Location: LABCELL_X17_Y4_N36
\inst3|LessThan26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan26~2_combout\ = ( \inst3|bottom_cloud1_height\(5) & ( (!\inst2|pixel_row\(6) & (((!\inst2|pixel_row\(5)) # (\inst3|bottom_cloud1_height\(6))) # (\inst3|LessThan26~1_combout\))) # (\inst2|pixel_row\(6) & (\inst3|bottom_cloud1_height\(6) & 
-- ((!\inst2|pixel_row\(5)) # (\inst3|LessThan26~1_combout\)))) ) ) # ( !\inst3|bottom_cloud1_height\(5) & ( (!\inst2|pixel_row\(6) & ((!\inst3|bottom_cloud1_height\(6)) # ((\inst3|LessThan26~1_combout\ & !\inst2|pixel_row\(5))))) # (\inst2|pixel_row\(6) & 
-- (\inst3|LessThan26~1_combout\ & (!\inst2|pixel_row\(5) & !\inst3|bottom_cloud1_height\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110001000000110111000100000011000100111111011100010011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan26~1_combout\,
	datab => \inst2|ALT_INV_pixel_row\(6),
	datac => \inst2|ALT_INV_pixel_row\(5),
	datad => \inst3|ALT_INV_bottom_cloud1_height\(6),
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(5),
	combout => \inst3|LessThan26~2_combout\);

-- Location: LABCELL_X17_Y4_N33
\inst3|Add11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add11~0_combout\ = ( \inst3|bottom_cloud1_height\(5) & ( !\inst3|bottom_cloud1_height\(7) $ (\inst3|bottom_cloud1_height\(6)) ) ) # ( !\inst3|bottom_cloud1_height\(5) & ( !\inst3|bottom_cloud1_height\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_height\(7),
	datad => \inst3|ALT_INV_bottom_cloud1_height\(6),
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(5),
	combout => \inst3|Add11~0_combout\);

-- Location: LABCELL_X17_Y4_N54
\inst3|bottom_cloud1_on~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_on~2_combout\ = ( \inst3|Add11~0_combout\ & ( (\inst3|bottom_cloud1_on~1_combout\ & ((!\inst3|LessThan26~3_combout\) # ((\inst2|pixel_row\(7) & !\inst3|LessThan26~2_combout\)))) ) ) # ( !\inst3|Add11~0_combout\ & ( 
-- (\inst3|bottom_cloud1_on~1_combout\ & ((!\inst3|LessThan26~3_combout\) # ((!\inst3|LessThan26~2_combout\) # (\inst2|pixel_row\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100011001100110010001100100011001000100010001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan26~3_combout\,
	datab => \inst3|ALT_INV_bottom_cloud1_on~1_combout\,
	datac => \inst2|ALT_INV_pixel_row\(7),
	datad => \inst3|ALT_INV_LessThan26~2_combout\,
	dataf => \inst3|ALT_INV_Add11~0_combout\,
	combout => \inst3|bottom_cloud1_on~2_combout\);

-- Location: LABCELL_X16_Y5_N18
\inst3|top_cloud1_height[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(8) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(8) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( !\inst8|current_state[8]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud1_height\(8),
	datad => \inst8|ALT_INV_current_state[8]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|top_cloud1_height\(8));

-- Location: LABCELL_X16_Y5_N27
\inst3|top_cloud1_height[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(7) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(7) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst8|current_state[7]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[7]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_top_cloud1_height\(7),
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|top_cloud1_height\(7));

-- Location: MLABCELL_X13_Y6_N24
\inst3|top_cloud1_height[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(6) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(6) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( !\inst8|current_state\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(6),
	datac => \inst3|ALT_INV_top_cloud1_height\(6),
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|top_cloud1_height\(6));

-- Location: LABCELL_X16_Y5_N57
\inst3|top_cloud1_height[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(5) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(5) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst8|current_state[5]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_top_cloud1_height\(5),
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|top_cloud1_height\(5));

-- Location: LABCELL_X16_Y6_N51
\inst3|top_cloud1_height[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(4) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(4) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( !\inst8|current_state\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(4),
	datad => \inst3|ALT_INV_top_cloud1_height\(4),
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|top_cloud1_height\(4));

-- Location: MLABCELL_X13_Y6_N12
\inst3|top_cloud1_height[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(3) = ( \inst3|top_cloud1_height\(3) & ( (\inst3|top_cloud1_height~0_combout\) # (\inst8|current_state\(3)) ) ) # ( !\inst3|top_cloud1_height\(3) & ( (\inst8|current_state\(3) & !\inst3|top_cloud1_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(3),
	datac => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud1_height\(3),
	combout => \inst3|top_cloud1_height\(3));

-- Location: LABCELL_X12_Y7_N6
\inst3|top_cloud1_height[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(2) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(2) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(2) & ( \inst8|current_state[2]~DUPLICATE_q\ ) ) ) # ( 
-- !\inst3|top_cloud1_height~0_combout\ & ( !\inst3|top_cloud1_height\(2) & ( \inst8|current_state[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[2]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud1_height\(2),
	combout => \inst3|top_cloud1_height\(2));

-- Location: MLABCELL_X13_Y6_N9
\inst3|top_cloud1_height[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(1) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(1) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst8|current_state\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud1_height\(1),
	datad => \inst8|ALT_INV_current_state\(1),
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|top_cloud1_height\(1));

-- Location: MLABCELL_X13_Y6_N15
\inst3|top_cloud1_height[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(0) = ( \inst3|top_cloud1_height\(0) & ( (!\inst8|current_state[0]~DUPLICATE_q\) # (\inst3|top_cloud1_height~0_combout\) ) ) # ( !\inst3|top_cloud1_height\(0) & ( (!\inst3|top_cloud1_height~0_combout\ & 
-- !\inst8|current_state[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_top_cloud1_height\(0),
	combout => \inst3|top_cloud1_height\(0));

-- Location: MLABCELL_X13_Y6_N30
\inst3|Add9~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~38_cout\ = CARRY(( \inst2|pixel_row\(0) ) + ( \inst3|top_cloud1_height\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud1_height\(0),
	datad => \inst2|ALT_INV_pixel_row\(0),
	cin => GND,
	cout => \inst3|Add9~38_cout\);

-- Location: MLABCELL_X13_Y6_N33
\inst3|Add9~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~34_cout\ = CARRY(( \inst3|top_cloud1_height\(1) ) + ( \inst2|pixel_row\(1) ) + ( \inst3|Add9~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud1_height\(1),
	dataf => \inst2|ALT_INV_pixel_row\(1),
	cin => \inst3|Add9~38_cout\,
	cout => \inst3|Add9~34_cout\);

-- Location: MLABCELL_X13_Y6_N36
\inst3|Add9~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~30_cout\ = CARRY(( \inst3|top_cloud1_height\(2) ) + ( \inst2|pixel_row\(2) ) + ( \inst3|Add9~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(2),
	datac => \inst3|ALT_INV_top_cloud1_height\(2),
	cin => \inst3|Add9~34_cout\,
	cout => \inst3|Add9~30_cout\);

-- Location: MLABCELL_X13_Y6_N39
\inst3|Add9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~26_cout\ = CARRY(( \inst3|top_cloud1_height\(3) ) + ( \inst2|pixel_row[3]~DUPLICATE_q\ ) + ( \inst3|Add9~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_top_cloud1_height\(3),
	cin => \inst3|Add9~30_cout\,
	cout => \inst3|Add9~26_cout\);

-- Location: MLABCELL_X13_Y6_N42
\inst3|Add9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~22_cout\ = CARRY(( \inst3|top_cloud1_height\(4) ) + ( \inst2|pixel_row[4]~DUPLICATE_q\ ) + ( \inst3|Add9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_top_cloud1_height\(4),
	cin => \inst3|Add9~26_cout\,
	cout => \inst3|Add9~22_cout\);

-- Location: MLABCELL_X13_Y6_N45
\inst3|Add9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~18_cout\ = CARRY(( \inst3|top_cloud1_height\(5) ) + ( \inst2|pixel_row\(5) ) + ( \inst3|Add9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(5),
	datad => \inst3|ALT_INV_top_cloud1_height\(5),
	cin => \inst3|Add9~22_cout\,
	cout => \inst3|Add9~18_cout\);

-- Location: MLABCELL_X13_Y6_N48
\inst3|Add9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~14_cout\ = CARRY(( \inst3|top_cloud1_height\(6) ) + ( \inst2|pixel_row\(6) ) + ( \inst3|Add9~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(6),
	datac => \inst3|ALT_INV_top_cloud1_height\(6),
	cin => \inst3|Add9~18_cout\,
	cout => \inst3|Add9~14_cout\);

-- Location: MLABCELL_X13_Y6_N51
\inst3|Add9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~10_cout\ = CARRY(( \inst3|top_cloud1_height\(7) ) + ( \inst2|pixel_row\(7) ) + ( \inst3|Add9~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(7),
	datad => \inst3|ALT_INV_top_cloud1_height\(7),
	cin => \inst3|Add9~14_cout\,
	cout => \inst3|Add9~10_cout\);

-- Location: MLABCELL_X13_Y6_N54
\inst3|Add9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~6_cout\ = CARRY(( \inst3|top_cloud1_height\(8) ) + ( \inst2|pixel_row\(8) ) + ( \inst3|Add9~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(8),
	datac => \inst3|ALT_INV_top_cloud1_height\(8),
	cin => \inst3|Add9~10_cout\,
	cout => \inst3|Add9~6_cout\);

-- Location: MLABCELL_X13_Y6_N57
\inst3|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst3|Add9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Add9~6_cout\,
	sumout => \inst3|Add9~1_sumout\);

-- Location: MLABCELL_X13_Y6_N0
\inst3|LessThan21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan21~0_combout\ = ( \inst2|pixel_row\(0) & ( \inst3|top_cloud1_height\(1) & ( (!\inst2|pixel_row\(2) & (\inst2|pixel_row\(1) & (!\inst3|top_cloud1_height\(2) & !\inst3|top_cloud1_height\(0)))) # (\inst2|pixel_row\(2) & 
-- ((!\inst3|top_cloud1_height\(2)) # ((\inst2|pixel_row\(1) & !\inst3|top_cloud1_height\(0))))) ) ) ) # ( !\inst2|pixel_row\(0) & ( \inst3|top_cloud1_height\(1) & ( (\inst2|pixel_row\(2) & !\inst3|top_cloud1_height\(2)) ) ) ) # ( \inst2|pixel_row\(0) & ( 
-- !\inst3|top_cloud1_height\(1) & ( (!\inst2|pixel_row\(2) & (!\inst3|top_cloud1_height\(2) & ((!\inst3|top_cloud1_height\(0)) # (\inst2|pixel_row\(1))))) # (\inst2|pixel_row\(2) & (((!\inst3|top_cloud1_height\(2)) # (!\inst3|top_cloud1_height\(0))) # 
-- (\inst2|pixel_row\(1)))) ) ) ) # ( !\inst2|pixel_row\(0) & ( !\inst3|top_cloud1_height\(1) & ( (!\inst2|pixel_row\(2) & (\inst2|pixel_row\(1) & !\inst3|top_cloud1_height\(2))) # (\inst2|pixel_row\(2) & ((!\inst3|top_cloud1_height\(2)) # 
-- (\inst2|pixel_row\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000101110001111101010111000101010000010100000111000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(2),
	datab => \inst2|ALT_INV_pixel_row\(1),
	datac => \inst3|ALT_INV_top_cloud1_height\(2),
	datad => \inst3|ALT_INV_top_cloud1_height\(0),
	datae => \inst2|ALT_INV_pixel_row\(0),
	dataf => \inst3|ALT_INV_top_cloud1_height\(1),
	combout => \inst3|LessThan21~0_combout\);

-- Location: LABCELL_X16_Y5_N21
\inst3|LessThan21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan21~1_combout\ = ( \inst2|pixel_row\(4) & ( (!\inst3|top_cloud1_height\(4)) # ((!\inst3|top_cloud1_height\(3) & ((\inst2|pixel_row[3]~DUPLICATE_q\) # (\inst3|LessThan21~0_combout\))) # (\inst3|top_cloud1_height\(3) & 
-- (\inst3|LessThan21~0_combout\ & \inst2|pixel_row[3]~DUPLICATE_q\))) ) ) # ( !\inst2|pixel_row\(4) & ( (!\inst3|top_cloud1_height\(4) & ((!\inst3|top_cloud1_height\(3) & ((\inst2|pixel_row[3]~DUPLICATE_q\) # (\inst3|LessThan21~0_combout\))) # 
-- (\inst3|top_cloud1_height\(3) & (\inst3|LessThan21~0_combout\ & \inst2|pixel_row[3]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010110000001000001011000011110010111110111111001011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud1_height\(3),
	datab => \inst3|ALT_INV_LessThan21~0_combout\,
	datac => \inst3|ALT_INV_top_cloud1_height\(4),
	datad => \inst2|ALT_INV_pixel_row[3]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_row\(4),
	combout => \inst3|LessThan21~1_combout\);

-- Location: LABCELL_X16_Y5_N24
\inst3|LessThan21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan21~2_combout\ = ( \inst3|top_cloud1_height\(5) & ( (!\inst3|top_cloud1_height\(6) & (((\inst3|LessThan21~1_combout\ & \inst2|pixel_row\(5))) # (\inst2|pixel_row\(6)))) # (\inst3|top_cloud1_height\(6) & (\inst3|LessThan21~1_combout\ & 
-- (\inst2|pixel_row\(6) & \inst2|pixel_row\(5)))) ) ) # ( !\inst3|top_cloud1_height\(5) & ( (!\inst3|top_cloud1_height\(6) & (((\inst2|pixel_row\(5)) # (\inst2|pixel_row\(6))) # (\inst3|LessThan21~1_combout\))) # (\inst3|top_cloud1_height\(6) & 
-- (\inst2|pixel_row\(6) & ((\inst2|pixel_row\(5)) # (\inst3|LessThan21~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110111001111010011011100111100001100010011010000110001001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan21~1_combout\,
	datab => \inst3|ALT_INV_top_cloud1_height\(6),
	datac => \inst2|ALT_INV_pixel_row\(6),
	datad => \inst2|ALT_INV_pixel_row\(5),
	dataf => \inst3|ALT_INV_top_cloud1_height\(5),
	combout => \inst3|LessThan21~2_combout\);

-- Location: LABCELL_X16_Y5_N30
\inst3|top_cloud1_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_on~0_combout\ = ( \inst3|top_cloud1_height\(7) & ( \inst3|LessThan21~2_combout\ & ( (!\inst3|Add9~1_sumout\ & ((!\inst3|top_cloud1_height\(8) & (!\inst2|pixel_row\(8) & !\inst2|pixel_row\(7))) # (\inst3|top_cloud1_height\(8) & 
-- ((!\inst2|pixel_row\(8)) # (!\inst2|pixel_row\(7)))))) ) ) ) # ( !\inst3|top_cloud1_height\(7) & ( \inst3|LessThan21~2_combout\ & ( (\inst3|top_cloud1_height\(8) & (!\inst3|Add9~1_sumout\ & !\inst2|pixel_row\(8))) ) ) ) # ( \inst3|top_cloud1_height\(7) & 
-- ( !\inst3|LessThan21~2_combout\ & ( (!\inst3|Add9~1_sumout\ & ((!\inst2|pixel_row\(8)) # (\inst3|top_cloud1_height\(8)))) ) ) ) # ( !\inst3|top_cloud1_height\(7) & ( !\inst3|LessThan21~2_combout\ & ( (!\inst3|Add9~1_sumout\ & 
-- ((!\inst3|top_cloud1_height\(8) & (!\inst2|pixel_row\(8) & !\inst2|pixel_row\(7))) # (\inst3|top_cloud1_height\(8) & ((!\inst2|pixel_row\(8)) # (!\inst2|pixel_row\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010001000000110001001100010001000000010000001100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud1_height\(8),
	datab => \inst3|ALT_INV_Add9~1_sumout\,
	datac => \inst2|ALT_INV_pixel_row\(8),
	datad => \inst2|ALT_INV_pixel_row\(7),
	datae => \inst3|ALT_INV_top_cloud1_height\(7),
	dataf => \inst3|ALT_INV_LessThan21~2_combout\,
	combout => \inst3|top_cloud1_on~0_combout\);

-- Location: LABCELL_X19_Y8_N51
\inst3|LessThan18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~4_combout\ = ( \inst3|bottom_cloud1_x_pos\(7) & ( (\inst2|pixel_column[7]~DUPLICATE_q\ & (!\inst3|bottom_cloud1_x_pos\(6) $ (\inst2|pixel_column\(6)))) ) ) # ( !\inst3|bottom_cloud1_x_pos\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ & 
-- (!\inst3|bottom_cloud1_x_pos\(6) $ (\inst2|pixel_column\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000100100001001000000001001000010010000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	datab => \inst2|ALT_INV_pixel_column\(6),
	datac => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	combout => \inst3|LessThan18~4_combout\);

-- Location: LABCELL_X19_Y8_N3
\inst3|LessThan18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~0_combout\ = ( !\inst3|bottom_cloud1_x_pos\(5) & ( \inst2|pixel_column[5]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_pixel_column[5]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	combout => \inst3|LessThan18~0_combout\);

-- Location: LABCELL_X19_Y8_N57
\inst3|LessThan18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~5_combout\ = ( \inst3|bottom_cloud1_x_pos\(7) & ( (!\inst3|bottom_cloud1_x_pos\(6) & (\inst2|pixel_column[7]~DUPLICATE_q\ & \inst2|pixel_column\(6))) ) ) # ( !\inst3|bottom_cloud1_x_pos\(7) & ( ((!\inst3|bottom_cloud1_x_pos\(6) & 
-- \inst2|pixel_column\(6))) # (\inst2|pixel_column[7]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	datac => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	combout => \inst3|LessThan18~5_combout\);

-- Location: MLABCELL_X18_Y7_N48
\inst3|LessThan18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~2_combout\ = ( \inst3|bottom_cloud1_x_pos\(2) & ( \inst2|pixel_column\(2) & ( (!\inst3|bottom_cloud1_x_pos\(1) & (((!\inst3|bottom_cloud1_x_pos\(0) & \inst2|pixel_column\(0))) # (\inst2|pixel_column[1]~DUPLICATE_q\))) # 
-- (\inst3|bottom_cloud1_x_pos\(1) & (!\inst3|bottom_cloud1_x_pos\(0) & (\inst2|pixel_column\(0) & \inst2|pixel_column[1]~DUPLICATE_q\))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(2) & ( \inst2|pixel_column\(2) ) ) # ( !\inst3|bottom_cloud1_x_pos\(2) & ( 
-- !\inst2|pixel_column\(2) & ( (!\inst3|bottom_cloud1_x_pos\(1) & (((!\inst3|bottom_cloud1_x_pos\(0) & \inst2|pixel_column\(0))) # (\inst2|pixel_column[1]~DUPLICATE_q\))) # (\inst3|bottom_cloud1_x_pos\(1) & (!\inst3|bottom_cloud1_x_pos\(0) & 
-- (\inst2|pixel_column\(0) & \inst2|pixel_column[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101110000000000000000011111111111111110000100010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(0),
	datac => \inst2|ALT_INV_pixel_column\(0),
	datad => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(2),
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst3|LessThan18~2_combout\);

-- Location: LABCELL_X19_Y8_N39
\inst3|LessThan18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~1_combout\ = ( \inst3|bottom_cloud1_x_pos\(5) & ( !\inst2|pixel_column[5]~DUPLICATE_q\ ) ) # ( !\inst3|bottom_cloud1_x_pos\(5) & ( \inst2|pixel_column[5]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[5]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	combout => \inst3|LessThan18~1_combout\);

-- Location: LABCELL_X19_Y8_N42
\inst3|LessThan18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~3_combout\ = ( \inst2|pixel_column[4]~DUPLICATE_q\ & ( !\inst3|LessThan18~1_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(4)) # ((!\inst3|bottom_cloud1_x_pos\(3) & ((\inst3|LessThan18~2_combout\) # (\inst2|pixel_column\(3)))) # 
-- (\inst3|bottom_cloud1_x_pos\(3) & (\inst2|pixel_column\(3) & \inst3|LessThan18~2_combout\))) ) ) ) # ( !\inst2|pixel_column[4]~DUPLICATE_q\ & ( !\inst3|LessThan18~1_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(4) & ((!\inst3|bottom_cloud1_x_pos\(3) & 
-- ((\inst3|LessThan18~2_combout\) # (\inst2|pixel_column\(3)))) # (\inst3|bottom_cloud1_x_pos\(3) & (\inst2|pixel_column\(3) & \inst3|LessThan18~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001100110011101110111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(3),
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(4),
	datac => \inst2|ALT_INV_pixel_column\(3),
	datad => \inst3|ALT_INV_LessThan18~2_combout\,
	datae => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_LessThan18~1_combout\,
	combout => \inst3|LessThan18~3_combout\);

-- Location: LABCELL_X19_Y8_N30
\inst3|LessThan18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~6_combout\ = ( \inst3|LessThan18~5_combout\ & ( \inst3|LessThan18~3_combout\ & ( (\inst3|bottom_cloud1_x_pos\(8) & !\inst2|pixel_column\(8)) ) ) ) # ( !\inst3|LessThan18~5_combout\ & ( \inst3|LessThan18~3_combout\ & ( 
-- (!\inst3|LessThan18~4_combout\ & ((!\inst2|pixel_column\(8)) # (\inst3|bottom_cloud1_x_pos\(8)))) # (\inst3|LessThan18~4_combout\ & (\inst3|bottom_cloud1_x_pos\(8) & !\inst2|pixel_column\(8))) ) ) ) # ( \inst3|LessThan18~5_combout\ & ( 
-- !\inst3|LessThan18~3_combout\ & ( (\inst3|bottom_cloud1_x_pos\(8) & !\inst2|pixel_column\(8)) ) ) ) # ( !\inst3|LessThan18~5_combout\ & ( !\inst3|LessThan18~3_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(8) & (!\inst2|pixel_column\(8) & 
-- ((!\inst3|LessThan18~4_combout\) # (!\inst3|LessThan18~0_combout\)))) # (\inst3|bottom_cloud1_x_pos\(8) & ((!\inst3|LessThan18~4_combout\) # ((!\inst3|LessThan18~0_combout\) # (!\inst2|pixel_column\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111100001110000011110000000010101111000010100000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan18~4_combout\,
	datab => \inst3|ALT_INV_LessThan18~0_combout\,
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	datad => \inst2|ALT_INV_pixel_column\(8),
	datae => \inst3|ALT_INV_LessThan18~5_combout\,
	dataf => \inst3|ALT_INV_LessThan18~3_combout\,
	combout => \inst3|LessThan18~6_combout\);

-- Location: LABCELL_X19_Y8_N48
\inst3|LessThan19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan19~3_combout\ = (!\inst3|bottom_cloud1_x_pos\(6) & (\inst2|pixel_column\(6) & (!\inst3|bottom_cloud1_x_pos\(7) $ (!\inst2|pixel_column[7]~DUPLICATE_q\)))) # (\inst3|bottom_cloud1_x_pos\(6) & (!\inst2|pixel_column\(6) & 
-- (!\inst3|bottom_cloud1_x_pos\(7) $ (\inst2|pixel_column[7]~DUPLICATE_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000100100010000100010010001000010001001000100001000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	datab => \inst2|ALT_INV_pixel_column\(6),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	datad => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	combout => \inst3|LessThan19~3_combout\);

-- Location: LABCELL_X19_Y8_N54
\inst3|LessThan19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan19~0_combout\ = ( \inst3|bottom_cloud1_x_pos\(5) & ( !\inst2|pixel_column[5]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[5]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	combout => \inst3|LessThan19~0_combout\);

-- Location: LABCELL_X19_Y8_N36
\inst3|LessThan19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan19~4_combout\ = ( \inst3|bottom_cloud1_x_pos\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ & ((!\inst2|pixel_column\(6)) # (\inst3|bottom_cloud1_x_pos\(6)))) ) ) # ( !\inst3|bottom_cloud1_x_pos\(7) & ( (!\inst3|bottom_cloud1_x_pos\(6) & 
-- ((!\inst2|pixel_column[7]~DUPLICATE_q\) # (!\inst2|pixel_column\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	datad => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	combout => \inst3|LessThan19~4_combout\);

-- Location: MLABCELL_X18_Y7_N54
\inst3|LessThan19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan19~1_combout\ = ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst2|pixel_column\(2) & ( (\inst3|bottom_cloud1_x_pos\(1) & (\inst3|bottom_cloud1_x_pos\(0) & (!\inst2|pixel_column\(0) & \inst3|bottom_cloud1_x_pos\(2)))) ) ) ) # ( 
-- !\inst2|pixel_column[1]~DUPLICATE_q\ & ( \inst2|pixel_column\(2) & ( (\inst3|bottom_cloud1_x_pos\(2) & (((\inst3|bottom_cloud1_x_pos\(0) & !\inst2|pixel_column\(0))) # (\inst3|bottom_cloud1_x_pos\(1)))) ) ) ) # ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( 
-- !\inst2|pixel_column\(2) & ( ((\inst3|bottom_cloud1_x_pos\(1) & (\inst3|bottom_cloud1_x_pos\(0) & !\inst2|pixel_column\(0)))) # (\inst3|bottom_cloud1_x_pos\(2)) ) ) ) # ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( !\inst2|pixel_column\(2) & ( 
-- (((\inst3|bottom_cloud1_x_pos\(0) & !\inst2|pixel_column\(0))) # (\inst3|bottom_cloud1_x_pos\(2))) # (\inst3|bottom_cloud1_x_pos\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111111111000100001111111100000000011101010000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(0),
	datac => \inst2|ALT_INV_pixel_column\(0),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(2),
	datae => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst3|LessThan19~1_combout\);

-- Location: LABCELL_X19_Y8_N12
\inst3|LessThan19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan19~2_combout\ = ( \inst2|pixel_column[4]~DUPLICATE_q\ & ( !\inst3|LessThan18~1_combout\ & ( (\inst3|bottom_cloud1_x_pos\(4) & ((!\inst3|LessThan19~1_combout\ & (!\inst2|pixel_column\(3) & \inst3|bottom_cloud1_x_pos\(3))) # 
-- (\inst3|LessThan19~1_combout\ & ((!\inst2|pixel_column\(3)) # (\inst3|bottom_cloud1_x_pos\(3)))))) ) ) ) # ( !\inst2|pixel_column[4]~DUPLICATE_q\ & ( !\inst3|LessThan18~1_combout\ & ( ((!\inst3|LessThan19~1_combout\ & (!\inst2|pixel_column\(3) & 
-- \inst3|bottom_cloud1_x_pos\(3))) # (\inst3|LessThan19~1_combout\ & ((!\inst2|pixel_column\(3)) # (\inst3|bottom_cloud1_x_pos\(3))))) # (\inst3|bottom_cloud1_x_pos\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111110111000100000011000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan19~1_combout\,
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(4),
	datac => \inst2|ALT_INV_pixel_column\(3),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(3),
	datae => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_LessThan18~1_combout\,
	combout => \inst3|LessThan19~2_combout\);

-- Location: LABCELL_X19_Y8_N0
\inst3|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add8~1_combout\ = ( \inst3|bottom_cloud1_x_pos\(7) & ( !\inst3|bottom_cloud1_x_pos\(8) ) ) # ( !\inst3|bottom_cloud1_x_pos\(7) & ( !\inst3|bottom_cloud1_x_pos\(6) $ (!\inst3|bottom_cloud1_x_pos\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	combout => \inst3|Add8~1_combout\);

-- Location: LABCELL_X19_Y8_N18
\inst3|LessThan19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan19~5_combout\ = ( \inst3|LessThan19~2_combout\ & ( \inst3|Add8~1_combout\ & ( ((!\inst3|LessThan19~3_combout\ & !\inst3|LessThan19~4_combout\)) # (\inst2|pixel_column\(8)) ) ) ) # ( !\inst3|LessThan19~2_combout\ & ( \inst3|Add8~1_combout\ & 
-- ( ((!\inst3|LessThan19~4_combout\ & ((!\inst3|LessThan19~3_combout\) # (!\inst3|LessThan19~0_combout\)))) # (\inst2|pixel_column\(8)) ) ) ) # ( \inst3|LessThan19~2_combout\ & ( !\inst3|Add8~1_combout\ & ( (!\inst3|LessThan19~3_combout\ & 
-- (\inst2|pixel_column\(8) & !\inst3|LessThan19~4_combout\)) ) ) ) # ( !\inst3|LessThan19~2_combout\ & ( !\inst3|Add8~1_combout\ & ( (\inst2|pixel_column\(8) & (!\inst3|LessThan19~4_combout\ & ((!\inst3|LessThan19~3_combout\) # 
-- (!\inst3|LessThan19~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000000000000010100000000011101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan19~3_combout\,
	datab => \inst3|ALT_INV_LessThan19~0_combout\,
	datac => \inst2|ALT_INV_pixel_column\(8),
	datad => \inst3|ALT_INV_LessThan19~4_combout\,
	datae => \inst3|ALT_INV_LessThan19~2_combout\,
	dataf => \inst3|ALT_INV_Add8~1_combout\,
	combout => \inst3|LessThan19~5_combout\);

-- Location: LABCELL_X19_Y8_N9
\inst3|Add8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add8~0_combout\ = ( !\inst3|bottom_cloud1_x_pos\(6) & ( (!\inst3|bottom_cloud1_x_pos\(7) & !\inst3|bottom_cloud1_x_pos\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	combout => \inst3|Add8~0_combout\);

-- Location: LABCELL_X19_Y8_N24
\inst3|bottom_cloud1_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_on~0_combout\ = ( \inst3|bottom_cloud1_x_pos\(10) & ( \inst3|Add8~0_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(9) & (\inst3|LessThan19~5_combout\ & \inst2|pixel_column\(9))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(10) & ( 
-- \inst3|Add8~0_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(9) & (\inst3|LessThan18~6_combout\ & ((!\inst2|pixel_column\(9))))) # (\inst3|bottom_cloud1_x_pos\(9) & ((!\inst2|pixel_column\(9) & ((\inst3|LessThan19~5_combout\))) # (\inst2|pixel_column\(9) & 
-- (\inst3|LessThan18~6_combout\)))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(10) & ( !\inst3|Add8~0_combout\ & ( (\inst3|LessThan18~6_combout\ & (\inst3|LessThan19~5_combout\ & (!\inst3|bottom_cloud1_x_pos\(9) $ (\inst2|pixel_column\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000001000000000000000001000111000100010000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan18~6_combout\,
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(9),
	datac => \inst3|ALT_INV_LessThan19~5_combout\,
	datad => \inst2|ALT_INV_pixel_column\(9),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(10),
	dataf => \inst3|ALT_INV_Add8~0_combout\,
	combout => \inst3|bottom_cloud1_on~0_combout\);

-- Location: LABCELL_X14_Y7_N9
\inst3|LessThan29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan29~4_combout\ = ( \inst3|bottom_cloud2_x_pos\(7) & ( (\inst3|bottom_cloud2_x_pos\(6) & ((!\inst2|pixel_column[7]~DUPLICATE_q\) # (!\inst2|pixel_column\(6)))) ) ) # ( !\inst3|bottom_cloud2_x_pos\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ 
-- & ((!\inst3|bottom_cloud2_x_pos\(6)) # (!\inst2|pixel_column\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000001010101010100000101010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	datac => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	combout => \inst3|LessThan29~4_combout\);

-- Location: LABCELL_X20_Y7_N21
\inst3|LessThan29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan29~1_combout\ = ( \inst2|pixel_column\(2) & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst2|pixel_column\(0) & (\inst3|bottom_cloud2_x_pos\(0) & (!\inst3|bottom_cloud2_x_pos\(1) & \inst3|bottom_cloud2_x_pos\(2)))) ) ) ) # ( 
-- !\inst2|pixel_column\(2) & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( ((!\inst2|pixel_column\(0) & (\inst3|bottom_cloud2_x_pos\(0) & !\inst3|bottom_cloud2_x_pos\(1)))) # (\inst3|bottom_cloud2_x_pos\(2)) ) ) ) # ( \inst2|pixel_column\(2) & ( 
-- !\inst2|pixel_column[1]~DUPLICATE_q\ & ( (\inst3|bottom_cloud2_x_pos\(2) & ((!\inst3|bottom_cloud2_x_pos\(1)) # ((!\inst2|pixel_column\(0) & \inst3|bottom_cloud2_x_pos\(0))))) ) ) ) # ( !\inst2|pixel_column\(2) & ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( 
-- (!\inst3|bottom_cloud2_x_pos\(1)) # (((!\inst2|pixel_column\(0) & \inst3|bottom_cloud2_x_pos\(0))) # (\inst3|bottom_cloud2_x_pos\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001011111111000000001111001000100000111111110000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(0),
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(1),
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(2),
	datae => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	combout => \inst3|LessThan29~1_combout\);

-- Location: LABCELL_X14_Y7_N42
\inst3|LessThan33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan33~1_combout\ = ( \inst3|bottom_cloud2_x_pos\(5) & ( \inst2|pixel_column\(5) ) ) # ( !\inst3|bottom_cloud2_x_pos\(5) & ( !\inst2|pixel_column\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	dataf => \inst2|ALT_INV_pixel_column\(5),
	combout => \inst3|LessThan33~1_combout\);

-- Location: LABCELL_X20_Y7_N54
\inst3|LessThan29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan29~2_combout\ = ( \inst2|pixel_column\(3) & ( !\inst3|LessThan33~1_combout\ & ( (!\inst2|pixel_column[4]~DUPLICATE_q\ & ((!\inst3|bottom_cloud2_x_pos\(4)) # ((\inst3|LessThan29~1_combout\ & !\inst3|bottom_cloud2_x_pos\(3))))) # 
-- (\inst2|pixel_column[4]~DUPLICATE_q\ & (\inst3|LessThan29~1_combout\ & (!\inst3|bottom_cloud2_x_pos\(3) & !\inst3|bottom_cloud2_x_pos\(4)))) ) ) ) # ( !\inst2|pixel_column\(3) & ( !\inst3|LessThan33~1_combout\ & ( (!\inst2|pixel_column[4]~DUPLICATE_q\ & 
-- (((!\inst3|bottom_cloud2_x_pos\(3)) # (!\inst3|bottom_cloud2_x_pos\(4))) # (\inst3|LessThan29~1_combout\))) # (\inst2|pixel_column[4]~DUPLICATE_q\ & (!\inst3|bottom_cloud2_x_pos\(4) & ((!\inst3|bottom_cloud2_x_pos\(3)) # (\inst3|LessThan29~1_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111010000111101000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan29~1_combout\,
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(3),
	datac => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(4),
	datae => \inst2|ALT_INV_pixel_column\(3),
	dataf => \inst3|ALT_INV_LessThan33~1_combout\,
	combout => \inst3|LessThan29~2_combout\);

-- Location: LABCELL_X14_Y7_N54
\inst3|LessThan29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan29~0_combout\ = ( !\inst3|bottom_cloud2_x_pos\(5) & ( !\inst2|pixel_column\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	combout => \inst3|LessThan29~0_combout\);

-- Location: LABCELL_X14_Y7_N24
\inst3|LessThan29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan29~3_combout\ = ( \inst3|bottom_cloud2_x_pos\(7) & ( (!\inst3|bottom_cloud2_x_pos\(6) & (!\inst2|pixel_column\(6) & !\inst2|pixel_column[7]~DUPLICATE_q\)) # (\inst3|bottom_cloud2_x_pos\(6) & (\inst2|pixel_column\(6) & 
-- \inst2|pixel_column[7]~DUPLICATE_q\)) ) ) # ( !\inst3|bottom_cloud2_x_pos\(7) & ( (!\inst3|bottom_cloud2_x_pos\(6) & (!\inst2|pixel_column\(6) & \inst2|pixel_column[7]~DUPLICATE_q\)) # (\inst3|bottom_cloud2_x_pos\(6) & (\inst2|pixel_column\(6) & 
-- !\inst2|pixel_column[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110100000000001011010000010100000000001011010000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	combout => \inst3|LessThan29~3_combout\);

-- Location: LABCELL_X14_Y7_N33
\inst3|Add14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add14~1_combout\ = ( \inst3|bottom_cloud2_x_pos\(6) & ( !\inst3|bottom_cloud2_x_pos\(7) $ (\inst3|bottom_cloud2_x_pos\(8)) ) ) # ( !\inst3|bottom_cloud2_x_pos\(6) & ( !\inst3|bottom_cloud2_x_pos\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(8),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	combout => \inst3|Add14~1_combout\);

-- Location: LABCELL_X20_Y7_N0
\inst3|LessThan29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan29~5_combout\ = ( \inst3|LessThan29~3_combout\ & ( \inst3|Add14~1_combout\ & ( ((!\inst3|LessThan29~4_combout\ & (!\inst3|LessThan29~2_combout\ & !\inst3|LessThan29~0_combout\))) # (\inst2|pixel_column\(8)) ) ) ) # ( 
-- !\inst3|LessThan29~3_combout\ & ( \inst3|Add14~1_combout\ & ( (!\inst3|LessThan29~4_combout\) # (\inst2|pixel_column\(8)) ) ) ) # ( \inst3|LessThan29~3_combout\ & ( !\inst3|Add14~1_combout\ & ( (!\inst3|LessThan29~4_combout\ & 
-- (!\inst3|LessThan29~2_combout\ & (\inst2|pixel_column\(8) & !\inst3|LessThan29~0_combout\))) ) ) ) # ( !\inst3|LessThan29~3_combout\ & ( !\inst3|Add14~1_combout\ & ( (!\inst3|LessThan29~4_combout\ & \inst2|pixel_column\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010000000000010101111101011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan29~4_combout\,
	datab => \inst3|ALT_INV_LessThan29~2_combout\,
	datac => \inst2|ALT_INV_pixel_column\(8),
	datad => \inst3|ALT_INV_LessThan29~0_combout\,
	datae => \inst3|ALT_INV_LessThan29~3_combout\,
	dataf => \inst3|ALT_INV_Add14~1_combout\,
	combout => \inst3|LessThan29~5_combout\);

-- Location: LABCELL_X14_Y7_N3
\inst3|Add14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add14~0_combout\ = ( !\inst3|bottom_cloud2_x_pos\(8) & ( (\inst3|bottom_cloud2_x_pos\(6) & \inst3|bottom_cloud2_x_pos\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(8),
	combout => \inst3|Add14~0_combout\);

-- Location: LABCELL_X20_Y7_N36
\inst3|LessThan33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan33~2_combout\ = ( \inst2|pixel_column\(2) & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud2_x_pos\(2)) # (((\inst2|pixel_column\(0) & !\inst3|bottom_cloud2_x_pos\(0))) # (\inst3|bottom_cloud2_x_pos\(1))) ) ) ) # ( 
-- !\inst2|pixel_column\(2) & ( \inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud2_x_pos\(2) & (((\inst2|pixel_column\(0) & !\inst3|bottom_cloud2_x_pos\(0))) # (\inst3|bottom_cloud2_x_pos\(1)))) ) ) ) # ( \inst2|pixel_column\(2) & ( 
-- !\inst2|pixel_column[1]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud2_x_pos\(2)) # ((\inst2|pixel_column\(0) & (!\inst3|bottom_cloud2_x_pos\(0) & \inst3|bottom_cloud2_x_pos\(1)))) ) ) ) # ( !\inst2|pixel_column\(2) & ( !\inst2|pixel_column[1]~DUPLICATE_q\ & ( 
-- (\inst2|pixel_column\(0) & (!\inst3|bottom_cloud2_x_pos\(0) & (!\inst3|bottom_cloud2_x_pos\(2) & \inst3|bottom_cloud2_x_pos\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000111100001111010001000000111100001111010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(0),
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(2),
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(1),
	datae => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst2|ALT_INV_pixel_column[1]~DUPLICATE_q\,
	combout => \inst3|LessThan33~2_combout\);

-- Location: LABCELL_X20_Y7_N12
\inst3|LessThan33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan33~3_combout\ = ( \inst2|pixel_column\(3) & ( !\inst3|LessThan33~1_combout\ & ( (!\inst3|bottom_cloud2_x_pos\(4) & (\inst2|pixel_column[4]~DUPLICATE_q\ & ((\inst3|bottom_cloud2_x_pos\(3)) # (\inst3|LessThan33~2_combout\)))) # 
-- (\inst3|bottom_cloud2_x_pos\(4) & (((\inst3|bottom_cloud2_x_pos\(3)) # (\inst2|pixel_column[4]~DUPLICATE_q\)) # (\inst3|LessThan33~2_combout\))) ) ) ) # ( !\inst2|pixel_column\(3) & ( !\inst3|LessThan33~1_combout\ & ( (!\inst3|bottom_cloud2_x_pos\(4) & 
-- (\inst3|LessThan33~2_combout\ & (\inst2|pixel_column[4]~DUPLICATE_q\ & \inst3|bottom_cloud2_x_pos\(3)))) # (\inst3|bottom_cloud2_x_pos\(4) & (((\inst3|LessThan33~2_combout\ & \inst3|bottom_cloud2_x_pos\(3))) # (\inst2|pixel_column[4]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010111000101110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan33~2_combout\,
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(4),
	datac => \inst2|ALT_INV_pixel_column[4]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(3),
	datae => \inst2|ALT_INV_pixel_column\(3),
	dataf => \inst3|ALT_INV_LessThan33~1_combout\,
	combout => \inst3|LessThan33~3_combout\);

-- Location: MLABCELL_X13_Y7_N15
\inst3|LessThan33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan33~0_combout\ = ( \inst3|bottom_cloud2_x_pos\(5) & ( \inst2|pixel_column\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	combout => \inst3|LessThan33~0_combout\);

-- Location: LABCELL_X14_Y7_N30
\inst3|LessThan33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan33~5_combout\ = ( \inst3|bottom_cloud2_x_pos\(7) & ( ((\inst3|bottom_cloud2_x_pos\(6) & \inst2|pixel_column\(6))) # (\inst2|pixel_column[7]~DUPLICATE_q\) ) ) # ( !\inst3|bottom_cloud2_x_pos\(7) & ( (\inst3|bottom_cloud2_x_pos\(6) & 
-- (\inst2|pixel_column\(6) & \inst2|pixel_column[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	combout => \inst3|LessThan33~5_combout\);

-- Location: LABCELL_X14_Y7_N27
\inst3|LessThan33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan33~4_combout\ = ( \inst3|bottom_cloud2_x_pos\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ & (!\inst3|bottom_cloud2_x_pos\(6) $ (!\inst2|pixel_column\(6)))) ) ) # ( !\inst3|bottom_cloud2_x_pos\(7) & ( (\inst2|pixel_column[7]~DUPLICATE_q\ & 
-- (!\inst3|bottom_cloud2_x_pos\(6) $ (!\inst2|pixel_column\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000110000110000000011000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	datac => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	combout => \inst3|LessThan33~4_combout\);

-- Location: LABCELL_X21_Y7_N27
\inst3|LessThan33~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan33~6_combout\ = ( \inst3|LessThan33~5_combout\ & ( \inst3|LessThan33~4_combout\ & ( (\inst3|bottom_cloud2_x_pos\(8) & !\inst2|pixel_column\(8)) ) ) ) # ( !\inst3|LessThan33~5_combout\ & ( \inst3|LessThan33~4_combout\ & ( 
-- (!\inst3|bottom_cloud2_x_pos\(8) & (!\inst3|LessThan33~3_combout\ & (!\inst3|LessThan33~0_combout\ & !\inst2|pixel_column\(8)))) # (\inst3|bottom_cloud2_x_pos\(8) & ((!\inst2|pixel_column\(8)) # ((!\inst3|LessThan33~3_combout\ & 
-- !\inst3|LessThan33~0_combout\)))) ) ) ) # ( \inst3|LessThan33~5_combout\ & ( !\inst3|LessThan33~4_combout\ & ( (\inst3|bottom_cloud2_x_pos\(8) & !\inst2|pixel_column\(8)) ) ) ) # ( !\inst3|LessThan33~5_combout\ & ( !\inst3|LessThan33~4_combout\ & ( 
-- (!\inst2|pixel_column\(8)) # (\inst3|bottom_cloud2_x_pos\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111000011110000000010001111000010000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan33~3_combout\,
	datab => \inst3|ALT_INV_LessThan33~0_combout\,
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(8),
	datad => \inst2|ALT_INV_pixel_column\(8),
	datae => \inst3|ALT_INV_LessThan33~5_combout\,
	dataf => \inst3|ALT_INV_LessThan33~4_combout\,
	combout => \inst3|LessThan33~6_combout\);

-- Location: LABCELL_X20_Y7_N6
\inst3|bottom_cloud2_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_on~0_combout\ = ( \inst3|bottom_cloud2_x_pos\(10) & ( \inst3|LessThan33~6_combout\ & ( (\inst3|LessThan29~5_combout\ & (!\inst3|bottom_cloud2_x_pos\(9) & (\inst3|Add14~0_combout\ & \inst2|pixel_column\(9)))) ) ) ) # ( 
-- !\inst3|bottom_cloud2_x_pos\(10) & ( \inst3|LessThan33~6_combout\ & ( (!\inst3|LessThan29~5_combout\ & (\inst3|Add14~0_combout\ & (!\inst3|bottom_cloud2_x_pos\(9) $ (\inst2|pixel_column\(9))))) # (\inst3|LessThan29~5_combout\ & 
-- ((!\inst3|bottom_cloud2_x_pos\(9) & ((!\inst2|pixel_column\(9)))) # (\inst3|bottom_cloud2_x_pos\(9) & ((\inst2|pixel_column\(9)) # (\inst3|Add14~0_combout\))))) ) ) ) # ( \inst3|bottom_cloud2_x_pos\(10) & ( !\inst3|LessThan33~6_combout\ & ( 
-- (\inst3|LessThan29~5_combout\ & (!\inst3|bottom_cloud2_x_pos\(9) & (\inst3|Add14~0_combout\ & \inst2|pixel_column\(9)))) ) ) ) # ( !\inst3|bottom_cloud2_x_pos\(10) & ( !\inst3|LessThan33~6_combout\ & ( (\inst3|LessThan29~5_combout\ & 
-- (\inst3|bottom_cloud2_x_pos\(9) & (\inst3|Add14~0_combout\ & !\inst2|pixel_column\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000010001001101000100110000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan29~5_combout\,
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(9),
	datac => \inst3|ALT_INV_Add14~0_combout\,
	datad => \inst2|ALT_INV_pixel_column\(9),
	datae => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	dataf => \inst3|ALT_INV_LessThan33~6_combout\,
	combout => \inst3|bottom_cloud2_on~0_combout\);

-- Location: LABCELL_X20_Y7_N42
\inst3|red[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red[3]~15_combout\ = ( \inst3|bottom_cloud1_on~0_combout\ & ( \inst3|bottom_cloud2_on~0_combout\ & ( (!\inst3|bottom_cloud2_on~2_combout\ & (!\inst3|top_cloud2_on~0_combout\ & (!\inst3|bottom_cloud1_on~2_combout\ & 
-- !\inst3|top_cloud1_on~0_combout\))) ) ) ) # ( !\inst3|bottom_cloud1_on~0_combout\ & ( \inst3|bottom_cloud2_on~0_combout\ & ( (!\inst3|bottom_cloud2_on~2_combout\ & !\inst3|top_cloud2_on~0_combout\) ) ) ) # ( \inst3|bottom_cloud1_on~0_combout\ & ( 
-- !\inst3|bottom_cloud2_on~0_combout\ & ( (!\inst3|bottom_cloud1_on~2_combout\ & !\inst3|top_cloud1_on~0_combout\) ) ) ) # ( !\inst3|bottom_cloud1_on~0_combout\ & ( !\inst3|bottom_cloud2_on~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100000000000010001000100010001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_on~2_combout\,
	datab => \inst3|ALT_INV_top_cloud2_on~0_combout\,
	datac => \inst3|ALT_INV_bottom_cloud1_on~2_combout\,
	datad => \inst3|ALT_INV_top_cloud1_on~0_combout\,
	datae => \inst3|ALT_INV_bottom_cloud1_on~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud2_on~0_combout\,
	combout => \inst3|red[3]~15_combout\);

-- Location: LABCELL_X21_Y7_N15
\inst2|blue_out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~0_combout\ = ( \inst12|Mux0~2_combout\ & ( (\inst3|red~2_combout\ & \inst2|video_on~combout\) ) ) # ( !\inst12|Mux0~2_combout\ & ( (\inst3|red~2_combout\ & (\inst2|video_on~combout\ & ((!\inst12|Equal0~1_combout\) # 
-- (!\inst12|Equal0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010100000000000101010000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~2_combout\,
	datab => \inst12|ALT_INV_Equal0~1_combout\,
	datac => \inst12|ALT_INV_Equal0~0_combout\,
	datad => \inst2|ALT_INV_video_on~combout\,
	dataf => \inst12|ALT_INV_Mux0~2_combout\,
	combout => \inst2|blue_out3~0_combout\);

-- Location: LABCELL_X19_Y7_N57
\inst2|blue_out3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~1_combout\ = (\inst12|Mux8~4_combout\ & \inst2|blue_out3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_Mux8~4_combout\,
	datad => \inst2|ALT_INV_blue_out3~0_combout\,
	combout => \inst2|blue_out3~1_combout\);

-- Location: LABCELL_X20_Y9_N36
\inst2|blue_out3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~4_combout\ = ( \inst14|Mux8~19_combout\ & ( \inst11|Mux8~19_combout\ & ( ((\inst3|red~4_combout\) # (\inst3|red~14_combout\)) # (\inst13|Mux8~14_combout\) ) ) ) # ( !\inst14|Mux8~19_combout\ & ( \inst11|Mux8~19_combout\ & ( 
-- ((\inst13|Mux8~14_combout\ & !\inst3|red~4_combout\)) # (\inst3|red~14_combout\) ) ) ) # ( \inst14|Mux8~19_combout\ & ( !\inst11|Mux8~19_combout\ & ( (!\inst3|red~14_combout\ & ((\inst3|red~4_combout\) # (\inst13|Mux8~14_combout\))) ) ) ) # ( 
-- !\inst14|Mux8~19_combout\ & ( !\inst11|Mux8~19_combout\ & ( (\inst13|Mux8~14_combout\ & (!\inst3|red~14_combout\ & !\inst3|red~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100001111000000111111000011110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_Mux8~14_combout\,
	datac => \inst3|ALT_INV_red~14_combout\,
	datad => \inst3|ALT_INV_red~4_combout\,
	datae => \inst14|ALT_INV_Mux8~19_combout\,
	dataf => \inst11|ALT_INV_Mux8~19_combout\,
	combout => \inst2|blue_out3~4_combout\);

-- Location: LABCELL_X19_Y7_N6
\inst2|blue_out3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~5_combout\ = ( \inst2|blue_out3~1_combout\ & ( \inst2|blue_out3~4_combout\ ) ) # ( !\inst2|blue_out3~1_combout\ & ( \inst2|blue_out3~4_combout\ & ( ((\inst2|green_out3~0_combout\ & (!\inst3|red[3]~16_combout\ & 
-- \inst3|red[3]~15_combout\))) # (\inst2|blue_out3~3_combout\) ) ) ) # ( \inst2|blue_out3~1_combout\ & ( !\inst2|blue_out3~4_combout\ ) ) # ( !\inst2|blue_out3~1_combout\ & ( !\inst2|blue_out3~4_combout\ & ( (\inst2|green_out3~0_combout\ & 
-- (!\inst3|red[3]~16_combout\ & \inst3|red[3]~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100111111111111111100001111010011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_green_out3~0_combout\,
	datab => \inst3|ALT_INV_red[3]~16_combout\,
	datac => \inst2|ALT_INV_blue_out3~3_combout\,
	datad => \inst3|ALT_INV_red[3]~15_combout\,
	datae => \inst2|ALT_INV_blue_out3~1_combout\,
	dataf => \inst2|ALT_INV_blue_out3~4_combout\,
	combout => \inst2|blue_out3~5_combout\);

-- Location: FF_X19_Y7_N7
\inst2|blue_out3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|blue_out3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|blue_out3~q\);

-- Location: LABCELL_X19_Y7_N27
\inst2|blue_out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out2~0_combout\ = (\inst2|blue_out3~0_combout\ & \inst12|Mux9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~0_combout\,
	datac => \inst12|ALT_INV_Mux9~2_combout\,
	combout => \inst2|blue_out2~0_combout\);

-- Location: LABCELL_X20_Y8_N42
\inst2|blue_out2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out2~1_combout\ = ( \inst11|Mux9~8_combout\ & ( ((!\inst3|red~4_combout\ & (\inst13|Mux9~8_combout\)) # (\inst3|red~4_combout\ & ((\inst14|Mux9~7_combout\)))) # (\inst3|red~14_combout\) ) ) # ( !\inst11|Mux9~8_combout\ & ( 
-- (!\inst3|red~14_combout\ & ((!\inst3|red~4_combout\ & (\inst13|Mux9~8_combout\)) # (\inst3|red~4_combout\ & ((\inst14|Mux9~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~14_combout\,
	datab => \inst3|ALT_INV_red~4_combout\,
	datac => \inst13|ALT_INV_Mux9~8_combout\,
	datad => \inst14|ALT_INV_Mux9~7_combout\,
	dataf => \inst11|ALT_INV_Mux9~8_combout\,
	combout => \inst2|blue_out2~1_combout\);

-- Location: LABCELL_X19_Y7_N9
\inst2|blue_out2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out2~2_combout\ = ( \inst2|blue_out2~0_combout\ & ( \inst2|blue_out2~1_combout\ ) ) # ( !\inst2|blue_out2~0_combout\ & ( \inst2|blue_out2~1_combout\ & ( ((\inst2|green_out3~0_combout\ & (!\inst3|red[3]~16_combout\ & 
-- \inst3|red[3]~15_combout\))) # (\inst2|blue_out3~3_combout\) ) ) ) # ( \inst2|blue_out2~0_combout\ & ( !\inst2|blue_out2~1_combout\ ) ) # ( !\inst2|blue_out2~0_combout\ & ( !\inst2|blue_out2~1_combout\ & ( (\inst2|green_out3~0_combout\ & 
-- (!\inst3|red[3]~16_combout\ & \inst3|red[3]~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100111111111111111100000100111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_green_out3~0_combout\,
	datab => \inst3|ALT_INV_red[3]~16_combout\,
	datac => \inst3|ALT_INV_red[3]~15_combout\,
	datad => \inst2|ALT_INV_blue_out3~3_combout\,
	datae => \inst2|ALT_INV_blue_out2~0_combout\,
	dataf => \inst2|ALT_INV_blue_out2~1_combout\,
	combout => \inst2|blue_out2~2_combout\);

-- Location: FF_X19_Y7_N10
\inst2|blue_out2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|blue_out2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|blue_out2~q\);

-- Location: LABCELL_X19_Y7_N24
\inst2|blue_out1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out1~0_combout\ = ( \inst12|Mux10~2_combout\ & ( \inst2|blue_out3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~0_combout\,
	dataf => \inst12|ALT_INV_Mux10~2_combout\,
	combout => \inst2|blue_out1~0_combout\);

-- Location: LABCELL_X21_Y9_N36
\inst2|blue_out1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out1~1_combout\ = ( \inst14|Mux10~7_combout\ & ( \inst13|Mux10~8_combout\ & ( (!\inst3|red~14_combout\) # (\inst11|Mux10~7_combout\) ) ) ) # ( !\inst14|Mux10~7_combout\ & ( \inst13|Mux10~8_combout\ & ( (!\inst3|red~14_combout\ & 
-- (!\inst3|red~4_combout\)) # (\inst3|red~14_combout\ & ((\inst11|Mux10~7_combout\))) ) ) ) # ( \inst14|Mux10~7_combout\ & ( !\inst13|Mux10~8_combout\ & ( (!\inst3|red~14_combout\ & (\inst3|red~4_combout\)) # (\inst3|red~14_combout\ & 
-- ((\inst11|Mux10~7_combout\))) ) ) ) # ( !\inst14|Mux10~7_combout\ & ( !\inst13|Mux10~8_combout\ & ( (\inst3|red~14_combout\ & \inst11|Mux10~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011000011111111000000111100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_red~14_combout\,
	datac => \inst3|ALT_INV_red~4_combout\,
	datad => \inst11|ALT_INV_Mux10~7_combout\,
	datae => \inst14|ALT_INV_Mux10~7_combout\,
	dataf => \inst13|ALT_INV_Mux10~8_combout\,
	combout => \inst2|blue_out1~1_combout\);

-- Location: LABCELL_X19_Y7_N42
\inst2|blue_out1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out1~2_combout\ = ( \inst3|red[3]~15_combout\ & ( \inst3|red[3]~16_combout\ & ( ((\inst2|blue_out3~3_combout\ & \inst2|blue_out1~1_combout\)) # (\inst2|blue_out1~0_combout\) ) ) ) # ( !\inst3|red[3]~15_combout\ & ( \inst3|red[3]~16_combout\ & 
-- ( ((\inst2|blue_out3~3_combout\ & \inst2|blue_out1~1_combout\)) # (\inst2|blue_out1~0_combout\) ) ) ) # ( \inst3|red[3]~15_combout\ & ( !\inst3|red[3]~16_combout\ & ( (((\inst2|blue_out3~3_combout\ & \inst2|blue_out1~1_combout\)) # 
-- (\inst2|blue_out1~0_combout\)) # (\inst2|green_out3~0_combout\) ) ) ) # ( !\inst3|red[3]~15_combout\ & ( !\inst3|red[3]~16_combout\ & ( ((\inst2|blue_out3~3_combout\ & \inst2|blue_out1~1_combout\)) # (\inst2|blue_out1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111001111110111111100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~3_combout\,
	datab => \inst2|ALT_INV_green_out3~0_combout\,
	datac => \inst2|ALT_INV_blue_out1~0_combout\,
	datad => \inst2|ALT_INV_blue_out1~1_combout\,
	datae => \inst3|ALT_INV_red[3]~15_combout\,
	dataf => \inst3|ALT_INV_red[3]~16_combout\,
	combout => \inst2|blue_out1~2_combout\);

-- Location: FF_X19_Y7_N43
\inst2|blue_out1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|blue_out1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|blue_out1~q\);

-- Location: LABCELL_X21_Y9_N12
\inst2|blue_out0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out0~1_combout\ = ( \inst13|Mux11~8_combout\ & ( (!\inst3|red~14_combout\ & ((!\inst3|red~4_combout\) # ((\inst14|Mux11~7_combout\)))) # (\inst3|red~14_combout\ & (((\inst11|Mux11~7_combout\)))) ) ) # ( !\inst13|Mux11~8_combout\ & ( 
-- (!\inst3|red~14_combout\ & (\inst3|red~4_combout\ & (\inst14|Mux11~7_combout\))) # (\inst3|red~14_combout\ & (((\inst11|Mux11~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~4_combout\,
	datab => \inst3|ALT_INV_red~14_combout\,
	datac => \inst14|ALT_INV_Mux11~7_combout\,
	datad => \inst11|ALT_INV_Mux11~7_combout\,
	dataf => \inst13|ALT_INV_Mux11~8_combout\,
	combout => \inst2|blue_out0~1_combout\);

-- Location: LABCELL_X21_Y7_N12
\inst2|blue_out0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out0~0_combout\ = ( \inst2|blue_out3~0_combout\ & ( \inst12|Mux11~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst12|ALT_INV_Mux11~2_combout\,
	dataf => \inst2|ALT_INV_blue_out3~0_combout\,
	combout => \inst2|blue_out0~0_combout\);

-- Location: LABCELL_X20_Y7_N30
\inst2|blue_out0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out0~2_combout\ = ( \inst2|blue_out0~0_combout\ & ( \inst3|red[3]~16_combout\ ) ) # ( !\inst2|blue_out0~0_combout\ & ( \inst3|red[3]~16_combout\ & ( (\inst2|blue_out3~3_combout\ & \inst2|blue_out0~1_combout\) ) ) ) # ( 
-- \inst2|blue_out0~0_combout\ & ( !\inst3|red[3]~16_combout\ ) ) # ( !\inst2|blue_out0~0_combout\ & ( !\inst3|red[3]~16_combout\ & ( (!\inst2|blue_out3~3_combout\ & (\inst2|green_out3~0_combout\ & ((\inst3|red[3]~15_combout\)))) # 
-- (\inst2|blue_out3~3_combout\ & (((\inst2|green_out3~0_combout\ & \inst3|red[3]~15_combout\)) # (\inst2|blue_out0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~3_combout\,
	datab => \inst2|ALT_INV_green_out3~0_combout\,
	datac => \inst2|ALT_INV_blue_out0~1_combout\,
	datad => \inst3|ALT_INV_red[3]~15_combout\,
	datae => \inst2|ALT_INV_blue_out0~0_combout\,
	dataf => \inst3|ALT_INV_red[3]~16_combout\,
	combout => \inst2|blue_out0~2_combout\);

-- Location: FF_X20_Y7_N31
\inst2|blue_out0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|blue_out0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|blue_out0~q\);

-- Location: LABCELL_X20_Y8_N6
\inst2|green_out3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out3~5_combout\ = ( !\inst14|Add0~0_combout\ & ( (!\inst3|red~14_combout\ & ((!\inst3|red~4_combout\ & (((\inst13|Mux4~2_combout\)))) # (\inst3|red~4_combout\ & (\inst14|Mux4~10_combout\)))) # (\inst3|red~14_combout\ & 
-- ((((\inst11|Mux4~10_combout\))))) ) ) # ( \inst14|Add0~0_combout\ & ( (!\inst3|red~14_combout\ & ((!\inst3|red~4_combout\ & (((\inst13|Mux4~7_combout\)))) # (\inst3|red~4_combout\ & (\inst14|Mux4~10_combout\)))) # (\inst3|red~14_combout\ & 
-- ((((\inst11|Mux4~10_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000110110001101100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~4_combout\,
	datab => \inst14|ALT_INV_Mux4~10_combout\,
	datac => \inst13|ALT_INV_Mux4~7_combout\,
	datad => \inst11|ALT_INV_Mux4~10_combout\,
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst3|ALT_INV_red~14_combout\,
	datag => \inst13|ALT_INV_Mux4~2_combout\,
	combout => \inst2|green_out3~5_combout\);

-- Location: LABCELL_X21_Y7_N21
\inst3|red[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red[1]~17_combout\ = ( \inst3|red~14_combout\ ) # ( !\inst3|red~14_combout\ & ( (!\inst3|red~4_combout\) # (\inst3|red[1]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_red[1]~7_combout\,
	datad => \inst3|ALT_INV_red~4_combout\,
	dataf => \inst3|ALT_INV_red~14_combout\,
	combout => \inst3|red[1]~17_combout\);

-- Location: LABCELL_X19_Y7_N30
\inst2|green_out3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out3~1_combout\ = ( !\inst3|red[1]~17_combout\ & ( (!\inst2|blue_out3~2_combout\ & (\inst2|blue_out3~0_combout\ & (\inst12|Mux4~0_combout\))) # (\inst2|blue_out3~2_combout\ & (((!\inst3|ball_on~7_combout\) # ((\inst2|blue_out3~0_combout\ & 
-- \inst12|Mux4~0_combout\))) # (\inst3|LessThan16~3_combout\))) ) ) # ( \inst3|red[1]~17_combout\ & ( (!\inst2|blue_out3~0_combout\ & (((\inst2|green_out3~5_combout\ & (\inst2|blue_out3~2_combout\))))) # (\inst2|blue_out3~0_combout\ & 
-- (((\inst2|green_out3~5_combout\ & (\inst2|blue_out3~2_combout\))) # (\inst12|Mux4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000111111111000100010001111100010001000111110001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~0_combout\,
	datab => \inst12|ALT_INV_Mux4~0_combout\,
	datac => \inst2|ALT_INV_green_out3~5_combout\,
	datad => \inst2|ALT_INV_blue_out3~2_combout\,
	datae => \inst3|ALT_INV_red[1]~17_combout\,
	dataf => \inst3|ALT_INV_ball_on~7_combout\,
	datag => \inst3|ALT_INV_LessThan16~3_combout\,
	combout => \inst2|green_out3~1_combout\);

-- Location: FF_X19_Y7_N31
\inst2|green_out3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|green_out3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|green_out3~q\);

-- Location: LABCELL_X20_Y8_N45
\inst2|green_out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out2~0_combout\ = ( \inst11|Mux5~10_combout\ & ( (!\inst3|red~14_combout\ & ((!\inst3|red~4_combout\ & ((\inst13|Mux5~7_combout\))) # (\inst3|red~4_combout\ & (!\inst14|Mux5~10_combout\)))) ) ) # ( !\inst11|Mux5~10_combout\ & ( 
-- ((!\inst3|red~4_combout\ & ((\inst13|Mux5~7_combout\))) # (\inst3|red~4_combout\ & (!\inst14|Mux5~10_combout\))) # (\inst3|red~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111111101011101011111110100100000101010000010000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~14_combout\,
	datab => \inst3|ALT_INV_red~4_combout\,
	datac => \inst14|ALT_INV_Mux5~10_combout\,
	datad => \inst13|ALT_INV_Mux5~7_combout\,
	dataf => \inst11|ALT_INV_Mux5~10_combout\,
	combout => \inst2|green_out2~0_combout\);

-- Location: LABCELL_X21_Y7_N42
\inst2|green_out2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out2~1_combout\ = ( !\inst3|red[1]~17_combout\ & ( (!\inst2|blue_out3~2_combout\ & (\inst12|Mux5~0_combout\ & (\inst2|blue_out3~0_combout\))) # (\inst2|blue_out3~2_combout\ & (((!\inst3|ball_on~7_combout\) # ((\inst12|Mux5~0_combout\ & 
-- \inst2|blue_out3~0_combout\))) # (\inst3|LessThan16~3_combout\))) ) ) # ( \inst3|red[1]~17_combout\ & ( (!\inst12|Mux5~0_combout\ & (((\inst2|green_out2~0_combout\ & (\inst2|blue_out3~2_combout\))))) # (\inst12|Mux5~0_combout\ & 
-- (((\inst2|green_out2~0_combout\ & (\inst2|blue_out3~2_combout\))) # (\inst2|blue_out3~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000111111111000100010001111100010001000111110001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux5~0_combout\,
	datab => \inst2|ALT_INV_blue_out3~0_combout\,
	datac => \inst2|ALT_INV_green_out2~0_combout\,
	datad => \inst2|ALT_INV_blue_out3~2_combout\,
	datae => \inst3|ALT_INV_red[1]~17_combout\,
	dataf => \inst3|ALT_INV_ball_on~7_combout\,
	datag => \inst3|ALT_INV_LessThan16~3_combout\,
	combout => \inst2|green_out2~1_combout\);

-- Location: FF_X21_Y7_N44
\inst2|green_out2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|green_out2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|green_out2~q\);

-- Location: LABCELL_X20_Y8_N48
\inst2|green_out1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out1~0_combout\ = ( \inst14|Mux6~10_combout\ & ( \inst13|Mux6~11_combout\ & ( (!\inst3|red~14_combout\ & ((!\inst3|red~4_combout\))) # (\inst3|red~14_combout\ & (!\inst11|Mux6~10_combout\)) ) ) ) # ( !\inst14|Mux6~10_combout\ & ( 
-- \inst13|Mux6~11_combout\ & ( (!\inst3|red~14_combout\) # (!\inst11|Mux6~10_combout\) ) ) ) # ( \inst14|Mux6~10_combout\ & ( !\inst13|Mux6~11_combout\ & ( (\inst3|red~14_combout\ & !\inst11|Mux6~10_combout\) ) ) ) # ( !\inst14|Mux6~10_combout\ & ( 
-- !\inst13|Mux6~11_combout\ & ( (!\inst3|red~14_combout\ & ((\inst3|red~4_combout\))) # (\inst3|red~14_combout\ & (!\inst11|Mux6~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111001001110010001000100010011101110111011101110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~14_combout\,
	datab => \inst11|ALT_INV_Mux6~10_combout\,
	datac => \inst3|ALT_INV_red~4_combout\,
	datae => \inst14|ALT_INV_Mux6~10_combout\,
	dataf => \inst13|ALT_INV_Mux6~11_combout\,
	combout => \inst2|green_out1~0_combout\);

-- Location: LABCELL_X21_Y7_N36
\inst2|green_out1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out1~1_combout\ = ( !\inst3|red[1]~17_combout\ & ( (!\inst2|blue_out3~2_combout\ & (\inst2|blue_out3~0_combout\ & (((\inst12|Mux6~0_combout\))))) # (\inst2|blue_out3~2_combout\ & (((!\inst3|ball_on~7_combout\) # ((\inst2|blue_out3~0_combout\ 
-- & \inst12|Mux6~0_combout\))) # (\inst3|LessThan16~3_combout\))) ) ) # ( \inst3|red[1]~17_combout\ & ( (!\inst2|blue_out3~2_combout\ & (\inst2|blue_out3~0_combout\ & (((\inst12|Mux6~0_combout\))))) # (\inst2|blue_out3~2_combout\ & 
-- (((\inst2|blue_out3~0_combout\ & (\inst12|Mux6~0_combout\))) # (\inst2|green_out1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~2_combout\,
	datab => \inst2|ALT_INV_blue_out3~0_combout\,
	datac => \inst2|ALT_INV_green_out1~0_combout\,
	datad => \inst12|ALT_INV_Mux6~0_combout\,
	datae => \inst3|ALT_INV_red[1]~17_combout\,
	dataf => \inst3|ALT_INV_ball_on~7_combout\,
	datag => \inst3|ALT_INV_LessThan16~3_combout\,
	combout => \inst2|green_out1~1_combout\);

-- Location: FF_X21_Y7_N37
\inst2|green_out1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|green_out1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|green_out1~q\);

-- Location: LABCELL_X20_Y8_N0
\inst2|green_out0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out0~4_combout\ = ( !\inst14|Add0~0_combout\ & ( (!\inst3|red~14_combout\ & ((!\inst3|red~4_combout\ & (((\inst13|Mux7~2_combout\)))) # (\inst3|red~4_combout\ & (((\inst14|Mux7~10_combout\)))))) # (\inst3|red~14_combout\ & 
-- (((\inst11|Mux7~18_combout\)))) ) ) # ( \inst14|Add0~0_combout\ & ( (!\inst3|red~14_combout\ & ((!\inst3|red~4_combout\ & (((\inst13|Mux7~7_combout\)))) # (\inst3|red~4_combout\ & (((\inst14|Mux7~10_combout\)))))) # (\inst3|red~14_combout\ & 
-- (((\inst11|Mux7~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000010100101111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~4_combout\,
	datab => \inst11|ALT_INV_Mux7~18_combout\,
	datac => \inst13|ALT_INV_Mux7~7_combout\,
	datad => \inst14|ALT_INV_Mux7~10_combout\,
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst3|ALT_INV_red~14_combout\,
	datag => \inst13|ALT_INV_Mux7~2_combout\,
	combout => \inst2|green_out0~4_combout\);

-- Location: LABCELL_X21_Y7_N0
\inst2|green_out0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out0~0_combout\ = ( !\inst3|red[1]~17_combout\ & ( (!\inst2|blue_out3~2_combout\ & (\inst2|blue_out3~0_combout\ & (((\inst12|Mux7~0_combout\))))) # (\inst2|blue_out3~2_combout\ & (((!\inst3|ball_on~7_combout\) # ((\inst2|blue_out3~0_combout\ 
-- & \inst12|Mux7~0_combout\))) # (\inst3|LessThan16~3_combout\))) ) ) # ( \inst3|red[1]~17_combout\ & ( (!\inst2|blue_out3~2_combout\ & (\inst2|blue_out3~0_combout\ & (((\inst12|Mux7~0_combout\))))) # (\inst2|blue_out3~2_combout\ & 
-- (((\inst2|blue_out3~0_combout\ & (\inst12|Mux7~0_combout\))) # (\inst2|green_out0~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~2_combout\,
	datab => \inst2|ALT_INV_blue_out3~0_combout\,
	datac => \inst2|ALT_INV_green_out0~4_combout\,
	datad => \inst12|ALT_INV_Mux7~0_combout\,
	datae => \inst3|ALT_INV_red[1]~17_combout\,
	dataf => \inst3|ALT_INV_ball_on~7_combout\,
	datag => \inst3|ALT_INV_LessThan16~3_combout\,
	combout => \inst2|green_out0~0_combout\);

-- Location: FF_X21_Y7_N2
\inst2|green_out0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|green_out0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|green_out0~q\);

-- Location: LABCELL_X19_Y8_N6
\inst3|LessThan68~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan68~0_combout\ = ( \inst3|bottom_cloud1_x_pos\(1) & ( (\inst3|bottom_cloud1_x_pos\(4) & (((\inst3|bottom_cloud1_x_pos\(0) & \inst3|bottom_cloud1_x_pos\(2))) # (\inst3|bottom_cloud1_x_pos\(3)))) ) ) # ( !\inst3|bottom_cloud1_x_pos\(1) & ( 
-- (\inst3|bottom_cloud1_x_pos\(3) & \inst3|bottom_cloud1_x_pos\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100110001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(3),
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(4),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(0),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(2),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	combout => \inst3|LessThan68~0_combout\);

-- Location: LABCELL_X17_Y10_N36
\inst3|LessThan68~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan68~1_combout\ = ( \inst3|bottom_cloud1_x_pos\(6) & ( \inst3|LessThan68~0_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(8) & (!\inst3|bottom_cloud1_x_pos\(9) & !\inst3|bottom_cloud1_x_pos\(7))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(6) & ( 
-- \inst3|LessThan68~0_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(8) & (!\inst3|bottom_cloud1_x_pos\(9) & \inst3|bottom_cloud1_x_pos\(7))) ) ) ) # ( \inst3|bottom_cloud1_x_pos\(6) & ( !\inst3|LessThan68~0_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(8) & 
-- (!\inst3|bottom_cloud1_x_pos\(9) & ((!\inst3|bottom_cloud1_x_pos\(5)) # (!\inst3|bottom_cloud1_x_pos\(7))))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(6) & ( !\inst3|LessThan68~0_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(8) & 
-- (!\inst3|bottom_cloud1_x_pos\(9) & \inst3|bottom_cloud1_x_pos\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000100010001000000000000000100010001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(9),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	dataf => \inst3|ALT_INV_LessThan68~0_combout\,
	combout => \inst3|LessThan68~1_combout\);

-- Location: MLABCELL_X18_Y7_N36
\inst3|Move_Ball~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~5_combout\ = ( !\inst3|bottom_cloud1_x_pos\(5) & ( \inst3|bottom_cloud1_x_pos\(3) & ( (!\inst3|bottom_cloud1_x_pos\(4) & !\inst3|bottom_cloud1_x_pos\(6)) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(5) & ( !\inst3|bottom_cloud1_x_pos\(3) & ( 
-- (!\inst3|bottom_cloud1_x_pos\(6) & ((!\inst3|bottom_cloud1_x_pos\(1)) # ((!\inst3|bottom_cloud1_x_pos\(4)) # (!\inst3|bottom_cloud1_x_pos\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(4),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(2),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(3),
	combout => \inst3|Move_Ball~5_combout\);

-- Location: LABCELL_X17_Y10_N12
\inst3|Move_Ball~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~6_combout\ = ( \inst3|bottom_cloud1_x_pos\(9) & ( \inst3|Move_Ball~5_combout\ & ( !\inst3|bottom_cloud1_x_pos\(10) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(9) & ( \inst3|Move_Ball~5_combout\ & ( (\inst3|bottom_cloud1_x_pos\(8) & 
-- !\inst3|bottom_cloud1_x_pos\(10)) ) ) ) # ( \inst3|bottom_cloud1_x_pos\(9) & ( !\inst3|Move_Ball~5_combout\ & ( !\inst3|bottom_cloud1_x_pos\(10) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(9) & ( !\inst3|Move_Ball~5_combout\ & ( 
-- (!\inst3|bottom_cloud1_x_pos\(10) & ((\inst3|bottom_cloud1_x_pos\(8)) # (\inst3|bottom_cloud1_x_pos\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000111100001111000000110000001100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(10),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(9),
	dataf => \inst3|ALT_INV_Move_Ball~5_combout\,
	combout => \inst3|Move_Ball~6_combout\);

-- Location: LABCELL_X16_Y6_N57
\inst3|Move_Ball~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~0_combout\ = ( \inst3|Add11~1_combout\ & ( (!\inst3|Add7~21_sumout\ & (\inst3|Add11~2_combout\ & !\inst3|Add7~1_sumout\)) # (\inst3|Add7~21_sumout\ & ((!\inst3|Add7~1_sumout\) # (\inst3|Add11~2_combout\))) ) ) # ( !\inst3|Add11~1_combout\ 
-- & ( (\inst3|Add7~21_sumout\ & \inst3|Add11~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101011111000001010101111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add7~21_sumout\,
	datac => \inst3|ALT_INV_Add11~2_combout\,
	datad => \inst3|ALT_INV_Add7~1_sumout\,
	dataf => \inst3|ALT_INV_Add11~1_combout\,
	combout => \inst3|Move_Ball~0_combout\);

-- Location: LABCELL_X16_Y5_N3
\inst3|LessThan70~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan70~0_combout\ = ( \inst3|top_cloud1_height\(6) & ( \inst3|ball_y_pos\(8) & ( (\inst3|top_cloud1_height\(8) & (\inst3|ball_y_pos\(6) & (!\inst3|ball_y_pos\(7) $ (\inst3|top_cloud1_height\(7))))) ) ) ) # ( !\inst3|top_cloud1_height\(6) & ( 
-- \inst3|ball_y_pos\(8) & ( (\inst3|top_cloud1_height\(8) & (!\inst3|ball_y_pos\(6) & (!\inst3|ball_y_pos\(7) $ (\inst3|top_cloud1_height\(7))))) ) ) ) # ( \inst3|top_cloud1_height\(6) & ( !\inst3|ball_y_pos\(8) & ( (!\inst3|top_cloud1_height\(8) & 
-- (\inst3|ball_y_pos\(6) & (!\inst3|ball_y_pos\(7) $ (\inst3|top_cloud1_height\(7))))) ) ) ) # ( !\inst3|top_cloud1_height\(6) & ( !\inst3|ball_y_pos\(8) & ( (!\inst3|top_cloud1_height\(8) & (!\inst3|ball_y_pos\(6) & (!\inst3|ball_y_pos\(7) $ 
-- (\inst3|top_cloud1_height\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000000010000000001001000000000100000000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud1_height\(8),
	datab => \inst3|ALT_INV_ball_y_pos\(7),
	datac => \inst3|ALT_INV_ball_y_pos\(6),
	datad => \inst3|ALT_INV_top_cloud1_height\(7),
	datae => \inst3|ALT_INV_top_cloud1_height\(6),
	dataf => \inst3|ALT_INV_ball_y_pos\(8),
	combout => \inst3|LessThan70~0_combout\);

-- Location: LABCELL_X16_Y5_N36
\inst3|LessThan70~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan70~1_combout\ = ( \inst3|LessThan70~0_combout\ & ( (!\inst3|ball_y_pos\(4) & (!\inst3|top_cloud1_height\(4) & (!\inst3|top_cloud1_height\(5) $ (\inst3|ball_y_pos\(5))))) # (\inst3|ball_y_pos\(4) & (\inst3|top_cloud1_height\(4) & 
-- (!\inst3|top_cloud1_height\(5) $ (\inst3|ball_y_pos\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(4),
	datab => \inst3|ALT_INV_top_cloud1_height\(4),
	datac => \inst3|ALT_INV_top_cloud1_height\(5),
	datad => \inst3|ALT_INV_ball_y_pos\(5),
	dataf => \inst3|ALT_INV_LessThan70~0_combout\,
	combout => \inst3|LessThan70~1_combout\);

-- Location: LABCELL_X16_Y6_N54
\inst3|LessThan70~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan70~2_combout\ = (\inst3|ball_y_pos\(2) & !\inst3|top_cloud1_height\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_pos\(2),
	datad => \inst3|ALT_INV_top_cloud1_height\(2),
	combout => \inst3|LessThan70~2_combout\);

-- Location: LABCELL_X16_Y5_N45
\inst3|Move_Ball~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~1_combout\ = ( \inst3|top_cloud1_height\(7) & ( \inst3|top_cloud1_height\(6) & ( (\inst3|ball_y_pos\(8) & !\inst3|top_cloud1_height\(8)) ) ) ) # ( !\inst3|top_cloud1_height\(7) & ( \inst3|top_cloud1_height\(6) & ( (!\inst3|ball_y_pos\(8) 
-- & (\inst3|ball_y_pos\(7) & !\inst3|top_cloud1_height\(8))) # (\inst3|ball_y_pos\(8) & ((!\inst3|top_cloud1_height\(8)) # (\inst3|ball_y_pos\(7)))) ) ) ) # ( \inst3|top_cloud1_height\(7) & ( !\inst3|top_cloud1_height\(6) & ( (!\inst3|ball_y_pos\(8) & 
-- (\inst3|ball_y_pos\(7) & (\inst3|ball_y_pos\(6) & !\inst3|top_cloud1_height\(8)))) # (\inst3|ball_y_pos\(8) & ((!\inst3|top_cloud1_height\(8)) # ((\inst3|ball_y_pos\(7) & \inst3|ball_y_pos\(6))))) ) ) ) # ( !\inst3|top_cloud1_height\(7) & ( 
-- !\inst3|top_cloud1_height\(6) & ( (!\inst3|ball_y_pos\(8) & (!\inst3|top_cloud1_height\(8) & ((\inst3|ball_y_pos\(6)) # (\inst3|ball_y_pos\(7))))) # (\inst3|ball_y_pos\(8) & (((!\inst3|top_cloud1_height\(8)) # (\inst3|ball_y_pos\(6))) # 
-- (\inst3|ball_y_pos\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100010101010101110000000101110111000100010101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(8),
	datab => \inst3|ALT_INV_ball_y_pos\(7),
	datac => \inst3|ALT_INV_ball_y_pos\(6),
	datad => \inst3|ALT_INV_top_cloud1_height\(8),
	datae => \inst3|ALT_INV_top_cloud1_height\(7),
	dataf => \inst3|ALT_INV_top_cloud1_height\(6),
	combout => \inst3|Move_Ball~1_combout\);

-- Location: LABCELL_X16_Y6_N9
\inst3|Move_Ball~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~2_combout\ = ( !\inst3|Move_Ball~1_combout\ & ( \inst3|LessThan70~0_combout\ & ( (!\inst3|ball_y_pos\(5) & ((!\inst3|ball_y_pos\(4)) # ((\inst3|top_cloud1_height\(4)) # (\inst3|top_cloud1_height\(5))))) # (\inst3|ball_y_pos\(5) & 
-- (\inst3|top_cloud1_height\(5) & ((!\inst3|ball_y_pos\(4)) # (\inst3|top_cloud1_height\(4))))) ) ) ) # ( !\inst3|Move_Ball~1_combout\ & ( !\inst3|LessThan70~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010001110110011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(4),
	datab => \inst3|ALT_INV_ball_y_pos\(5),
	datac => \inst3|ALT_INV_top_cloud1_height\(5),
	datad => \inst3|ALT_INV_top_cloud1_height\(4),
	datae => \inst3|ALT_INV_Move_Ball~1_combout\,
	dataf => \inst3|ALT_INV_LessThan70~0_combout\,
	combout => \inst3|Move_Ball~2_combout\);

-- Location: LABCELL_X16_Y6_N12
\inst3|Move_Ball~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~3_combout\ = ( \inst3|LessThan70~2_combout\ & ( \inst3|Move_Ball~2_combout\ & ( (!\inst3|ball_y_pos\(9) & (\inst3|LessThan70~1_combout\ & ((!\inst3|top_cloud1_height\(3)) # (\inst3|ball_y_pos\(3))))) ) ) ) # ( 
-- !\inst3|LessThan70~2_combout\ & ( \inst3|Move_Ball~2_combout\ & ( (!\inst3|ball_y_pos\(9) & (\inst3|ball_y_pos\(3) & (\inst3|LessThan70~1_combout\ & !\inst3|top_cloud1_height\(3)))) ) ) ) # ( \inst3|LessThan70~2_combout\ & ( !\inst3|Move_Ball~2_combout\ & 
-- ( !\inst3|ball_y_pos\(9) ) ) ) # ( !\inst3|LessThan70~2_combout\ & ( !\inst3|Move_Ball~2_combout\ & ( !\inst3|ball_y_pos\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000010000000000000101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(9),
	datab => \inst3|ALT_INV_ball_y_pos\(3),
	datac => \inst3|ALT_INV_LessThan70~1_combout\,
	datad => \inst3|ALT_INV_top_cloud1_height\(3),
	datae => \inst3|ALT_INV_LessThan70~2_combout\,
	dataf => \inst3|ALT_INV_Move_Ball~2_combout\,
	combout => \inst3|Move_Ball~3_combout\);

-- Location: LABCELL_X16_Y7_N57
\inst3|LessThan71~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan71~3_combout\ = ( \inst3|Add11~2_combout\ & ( (!\inst3|Add7~21_sumout\ & (!\inst3|Add7~1_sumout\ $ (\inst3|Add11~1_combout\))) ) ) # ( !\inst3|Add11~2_combout\ & ( (\inst3|Add7~21_sumout\ & (!\inst3|Add7~1_sumout\ $ 
-- (\inst3|Add11~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000011000000001100001111000011000000001100001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add7~1_sumout\,
	datac => \inst3|ALT_INV_Add11~1_combout\,
	datad => \inst3|ALT_INV_Add7~21_sumout\,
	dataf => \inst3|ALT_INV_Add11~2_combout\,
	combout => \inst3|LessThan71~3_combout\);

-- Location: MLABCELL_X18_Y6_N45
\inst3|LessThan71~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan71~0_combout\ = ( \inst3|bottom_cloud1_height\(0) & ( (!\inst3|ball_y_pos\(2) & (\inst3|bottom_cloud1_height\(2) & \inst3|bottom_cloud1_height\(1))) # (\inst3|ball_y_pos\(2) & ((\inst3|bottom_cloud1_height\(1)) # 
-- (\inst3|bottom_cloud1_height\(2)))) ) ) # ( !\inst3|bottom_cloud1_height\(0) & ( (\inst3|ball_y_pos\(2) & \inst3|bottom_cloud1_height\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(2),
	datac => \inst3|ALT_INV_bottom_cloud1_height\(2),
	datad => \inst3|ALT_INV_bottom_cloud1_height\(1),
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(0),
	combout => \inst3|LessThan71~0_combout\);

-- Location: LABCELL_X17_Y6_N3
\inst3|LessThan71~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan71~1_combout\ = ( \inst3|LessThan71~0_combout\ & ( (!\inst3|Add7~17_sumout\ & ((!\inst3|bottom_cloud1_height\(4)) # ((!\inst3|ball_y_pos\(3) & !\inst3|bottom_cloud1_height\(3))))) # (\inst3|Add7~17_sumout\ & 
-- (!\inst3|bottom_cloud1_height\(4) & (!\inst3|ball_y_pos\(3) & !\inst3|bottom_cloud1_height\(3)))) ) ) # ( !\inst3|LessThan71~0_combout\ & ( (!\inst3|Add7~17_sumout\ & ((!\inst3|bottom_cloud1_height\(4)) # ((!\inst3|ball_y_pos\(3)) # 
-- (!\inst3|bottom_cloud1_height\(3))))) # (\inst3|Add7~17_sumout\ & (!\inst3|bottom_cloud1_height\(4) & ((!\inst3|ball_y_pos\(3)) # (!\inst3|bottom_cloud1_height\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111011101110100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add7~17_sumout\,
	datab => \inst3|ALT_INV_bottom_cloud1_height\(4),
	datac => \inst3|ALT_INV_ball_y_pos\(3),
	datad => \inst3|ALT_INV_bottom_cloud1_height\(3),
	dataf => \inst3|ALT_INV_LessThan71~0_combout\,
	combout => \inst3|LessThan71~1_combout\);

-- Location: LABCELL_X16_Y6_N48
\inst3|LessThan71~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan71~2_combout\ = ( \inst3|Add7~13_sumout\ & ( (!\inst3|bottom_cloud1_height\(6) & (!\inst3|Add7~9_sumout\ & ((!\inst3|bottom_cloud1_height\(5)) # (\inst3|LessThan71~1_combout\)))) # (\inst3|bottom_cloud1_height\(6) & 
-- (\inst3|bottom_cloud1_height\(5) & ((!\inst3|Add7~9_sumout\) # (\inst3|LessThan71~1_combout\)))) ) ) # ( !\inst3|Add7~13_sumout\ & ( (!\inst3|bottom_cloud1_height\(6) & ((!\inst3|Add7~9_sumout\) # ((!\inst3|bottom_cloud1_height\(5) & 
-- \inst3|LessThan71~1_combout\)))) # (\inst3|bottom_cloud1_height\(6) & (((!\inst3|Add7~9_sumout\ & \inst3|LessThan71~1_combout\)) # (\inst3|bottom_cloud1_height\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000111111001110100011111100110010000110100011001000011010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_height\(5),
	datab => \inst3|ALT_INV_bottom_cloud1_height\(6),
	datac => \inst3|ALT_INV_Add7~9_sumout\,
	datad => \inst3|ALT_INV_LessThan71~1_combout\,
	dataf => \inst3|ALT_INV_Add7~13_sumout\,
	combout => \inst3|LessThan71~2_combout\);

-- Location: LABCELL_X16_Y6_N18
\inst3|Move_Ball~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~4_combout\ = ( \inst3|LessThan71~3_combout\ & ( \inst3|LessThan71~2_combout\ & ( (\inst3|Move_Ball~3_combout\ & ((!\inst3|Add7~5_sumout\) # ((\inst3|Add11~0_combout\) # (\inst3|Move_Ball~0_combout\)))) ) ) ) # ( 
-- !\inst3|LessThan71~3_combout\ & ( \inst3|LessThan71~2_combout\ & ( (\inst3|Move_Ball~0_combout\ & \inst3|Move_Ball~3_combout\) ) ) ) # ( \inst3|LessThan71~3_combout\ & ( !\inst3|LessThan71~2_combout\ & ( (\inst3|Move_Ball~3_combout\ & 
-- (((!\inst3|Add7~5_sumout\ & \inst3|Add11~0_combout\)) # (\inst3|Move_Ball~0_combout\))) ) ) ) # ( !\inst3|LessThan71~3_combout\ & ( !\inst3|LessThan71~2_combout\ & ( (\inst3|Move_Ball~0_combout\ & \inst3|Move_Ball~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011101100000000001100110000000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add7~5_sumout\,
	datab => \inst3|ALT_INV_Move_Ball~0_combout\,
	datac => \inst3|ALT_INV_Add11~0_combout\,
	datad => \inst3|ALT_INV_Move_Ball~3_combout\,
	datae => \inst3|ALT_INV_LessThan71~3_combout\,
	dataf => \inst3|ALT_INV_LessThan71~2_combout\,
	combout => \inst3|Move_Ball~4_combout\);

-- Location: LABCELL_X17_Y10_N3
\inst3|Add8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add8~2_combout\ = ( !\inst3|bottom_cloud1_x_pos\(10) & ( \inst3|bottom_cloud1_x_pos\(8) ) ) # ( \inst3|bottom_cloud1_x_pos\(10) & ( !\inst3|bottom_cloud1_x_pos\(8) & ( (!\inst3|bottom_cloud1_x_pos\(9) & (!\inst3|bottom_cloud1_x_pos\(6) & 
-- !\inst3|bottom_cloud1_x_pos\(7))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(10) & ( !\inst3|bottom_cloud1_x_pos\(8) & ( ((\inst3|bottom_cloud1_x_pos\(7)) # (\inst3|bottom_cloud1_x_pos\(6))) # (\inst3|bottom_cloud1_x_pos\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111101000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(9),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(10),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	combout => \inst3|Add8~2_combout\);

-- Location: LABCELL_X14_Y8_N54
\inst3|Move_Ball~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~18_combout\ = ( \inst3|bottom_cloud2_x_pos\(1) & ( \inst3|bottom_cloud2_x_pos\(0) & ( !\inst3|bottom_cloud2_x_pos\(6) $ (((!\inst3|bottom_cloud2_x_pos\(3) & !\inst3|bottom_cloud2_x_pos\(4)))) ) ) ) # ( !\inst3|bottom_cloud2_x_pos\(1) & ( 
-- \inst3|bottom_cloud2_x_pos\(0) & ( !\inst3|bottom_cloud2_x_pos\(6) $ (((!\inst3|bottom_cloud2_x_pos\(4) & ((!\inst3|bottom_cloud2_x_pos\(3)) # (\inst3|bottom_cloud2_x_pos\(2)))))) ) ) ) # ( \inst3|bottom_cloud2_x_pos\(1) & ( 
-- !\inst3|bottom_cloud2_x_pos\(0) & ( !\inst3|bottom_cloud2_x_pos\(6) $ (((!\inst3|bottom_cloud2_x_pos\(3) & !\inst3|bottom_cloud2_x_pos\(4)))) ) ) ) # ( !\inst3|bottom_cloud2_x_pos\(1) & ( !\inst3|bottom_cloud2_x_pos\(0) & ( 
-- (!\inst3|bottom_cloud2_x_pos\(6) & (((\inst3|bottom_cloud2_x_pos\(4))) # (\inst3|bottom_cloud2_x_pos\(3)))) # (\inst3|bottom_cloud2_x_pos\(6) & (!\inst3|bottom_cloud2_x_pos\(4) & ((!\inst3|bottom_cloud2_x_pos\(3)) # (\inst3|bottom_cloud2_x_pos\(2))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101001111010011010100110101001101010010110100110101001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(3),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(4),
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(2),
	datae => \inst3|ALT_INV_bottom_cloud2_x_pos\(1),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	combout => \inst3|Move_Ball~18_combout\);

-- Location: LABCELL_X14_Y8_N42
\inst3|Move_Ball~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~24_combout\ = ( !\inst3|bottom_cloud2_x_pos\(5) & ( (!\inst3|bottom_cloud2_x_pos\(10) & (!\inst3|bottom_cloud2_x_pos\(7) & (\inst3|bottom_cloud2_x_pos\(6) & (!\inst3|bottom_cloud2_x_pos\(8) & !\inst3|bottom_cloud2_x_pos\(9))))) ) ) # ( 
-- \inst3|bottom_cloud2_x_pos\(5) & ( (!\inst3|bottom_cloud2_x_pos\(10) & (!\inst3|bottom_cloud2_x_pos\(7) & (\inst3|Move_Ball~18_combout\ & (!\inst3|bottom_cloud2_x_pos\(8) & !\inst3|bottom_cloud2_x_pos\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	datac => \inst3|ALT_INV_Move_Ball~18_combout\,
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(8),
	datae => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(9),
	datag => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	combout => \inst3|Move_Ball~24_combout\);

-- Location: LABCELL_X14_Y6_N54
\inst3|Move_Ball~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~7_combout\ = ( \inst3|Add15~2_combout\ & ( ((!\inst3|Add7~1_sumout\ & \inst3|Add15~1_combout\)) # (\inst3|Add7~21_sumout\) ) ) # ( !\inst3|Add15~2_combout\ & ( (!\inst3|Add7~1_sumout\ & (\inst3|Add15~1_combout\ & \inst3|Add7~21_sumout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add7~1_sumout\,
	datac => \inst3|ALT_INV_Add15~1_combout\,
	datad => \inst3|ALT_INV_Add7~21_sumout\,
	dataf => \inst3|ALT_INV_Add15~2_combout\,
	combout => \inst3|Move_Ball~7_combout\);

-- Location: LABCELL_X14_Y6_N15
\inst3|LessThan76~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan76~3_combout\ = ( \inst3|Add15~1_combout\ & ( (\inst3|Add7~1_sumout\ & (!\inst3|Add15~2_combout\ $ (!\inst3|Add7~21_sumout\))) ) ) # ( !\inst3|Add15~1_combout\ & ( (!\inst3|Add7~1_sumout\ & (!\inst3|Add15~2_combout\ $ 
-- (!\inst3|Add7~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000000010101010000000000101010100000000010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add7~1_sumout\,
	datac => \inst3|ALT_INV_Add15~2_combout\,
	datad => \inst3|ALT_INV_Add7~21_sumout\,
	dataf => \inst3|ALT_INV_Add15~1_combout\,
	combout => \inst3|LessThan76~3_combout\);

-- Location: LABCELL_X17_Y6_N45
\inst3|LessThan76~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan76~0_combout\ = ( \inst3|bottom_cloud2_height\(0) & ( \inst3|bottom_cloud2_height\(1) & ( (!\inst3|bottom_cloud2_height\(3) & (\inst3|ball_y_pos\(3) & ((\inst3|bottom_cloud2_height\(2)) # (\inst3|ball_y_pos\(2))))) # 
-- (\inst3|bottom_cloud2_height\(3) & (((\inst3|bottom_cloud2_height\(2)) # (\inst3|ball_y_pos\(2))) # (\inst3|ball_y_pos\(3)))) ) ) ) # ( !\inst3|bottom_cloud2_height\(0) & ( \inst3|bottom_cloud2_height\(1) & ( (!\inst3|bottom_cloud2_height\(3) & 
-- (\inst3|ball_y_pos\(3) & (\inst3|ball_y_pos\(2) & \inst3|bottom_cloud2_height\(2)))) # (\inst3|bottom_cloud2_height\(3) & (((\inst3|ball_y_pos\(2) & \inst3|bottom_cloud2_height\(2))) # (\inst3|ball_y_pos\(3)))) ) ) ) # ( \inst3|bottom_cloud2_height\(0) & 
-- ( !\inst3|bottom_cloud2_height\(1) & ( (!\inst3|bottom_cloud2_height\(3) & (\inst3|ball_y_pos\(3) & (\inst3|ball_y_pos\(2) & \inst3|bottom_cloud2_height\(2)))) # (\inst3|bottom_cloud2_height\(3) & (((\inst3|ball_y_pos\(2) & 
-- \inst3|bottom_cloud2_height\(2))) # (\inst3|ball_y_pos\(3)))) ) ) ) # ( !\inst3|bottom_cloud2_height\(0) & ( !\inst3|bottom_cloud2_height\(1) & ( (!\inst3|bottom_cloud2_height\(3) & (\inst3|ball_y_pos\(3) & (\inst3|ball_y_pos\(2) & 
-- \inst3|bottom_cloud2_height\(2)))) # (\inst3|bottom_cloud2_height\(3) & (((\inst3|ball_y_pos\(2) & \inst3|bottom_cloud2_height\(2))) # (\inst3|ball_y_pos\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011100010001000101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(3),
	datab => \inst3|ALT_INV_ball_y_pos\(3),
	datac => \inst3|ALT_INV_ball_y_pos\(2),
	datad => \inst3|ALT_INV_bottom_cloud2_height\(2),
	datae => \inst3|ALT_INV_bottom_cloud2_height\(0),
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(1),
	combout => \inst3|LessThan76~0_combout\);

-- Location: LABCELL_X17_Y6_N36
\inst3|LessThan76~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan76~1_combout\ = ( \inst3|bottom_cloud2_height\(5) & ( (!\inst3|Add7~13_sumout\) # ((!\inst3|bottom_cloud2_height\(4) & ((!\inst3|Add7~17_sumout\) # (!\inst3|LessThan76~0_combout\))) # (\inst3|bottom_cloud2_height\(4) & 
-- (!\inst3|Add7~17_sumout\ & !\inst3|LessThan76~0_combout\))) ) ) # ( !\inst3|bottom_cloud2_height\(5) & ( (!\inst3|Add7~13_sumout\ & ((!\inst3|bottom_cloud2_height\(4) & ((!\inst3|Add7~17_sumout\) # (!\inst3|LessThan76~0_combout\))) # 
-- (\inst3|bottom_cloud2_height\(4) & (!\inst3|Add7~17_sumout\ & !\inst3|LessThan76~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100010000000110010001000000011111110111011001111111011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(4),
	datab => \inst3|ALT_INV_Add7~13_sumout\,
	datac => \inst3|ALT_INV_Add7~17_sumout\,
	datad => \inst3|ALT_INV_LessThan76~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(5),
	combout => \inst3|LessThan76~1_combout\);

-- Location: LABCELL_X17_Y6_N15
\inst3|LessThan76~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan76~2_combout\ = ( \inst3|LessThan76~1_combout\ & ( \inst3|Add7~9_sumout\ & ( (!\inst3|bottom_cloud2_height\(7) & ((!\inst3|Add7~5_sumout\) # ((!\inst3|bottom_cloud2_height\(5) & !\inst3|bottom_cloud2_height\(6))))) # 
-- (\inst3|bottom_cloud2_height\(7) & ((!\inst3|bottom_cloud2_height\(5) & (!\inst3|Add7~5_sumout\ & !\inst3|bottom_cloud2_height\(6))) # (\inst3|bottom_cloud2_height\(5) & ((\inst3|bottom_cloud2_height\(6)))))) ) ) ) # ( !\inst3|LessThan76~1_combout\ & ( 
-- \inst3|Add7~9_sumout\ & ( (!\inst3|Add7~5_sumout\ & (!\inst3|bottom_cloud2_height\(7) $ (((\inst3|bottom_cloud2_height\(5) & \inst3|bottom_cloud2_height\(6)))))) ) ) ) # ( \inst3|LessThan76~1_combout\ & ( !\inst3|Add7~9_sumout\ & ( 
-- (!\inst3|Add7~5_sumout\) # (!\inst3|bottom_cloud2_height\(7) $ (((\inst3|bottom_cloud2_height\(5) & \inst3|bottom_cloud2_height\(6))))) ) ) ) # ( !\inst3|LessThan76~1_combout\ & ( !\inst3|Add7~9_sumout\ & ( (!\inst3|bottom_cloud2_height\(7) & 
-- ((!\inst3|Add7~5_sumout\) # ((!\inst3|bottom_cloud2_height\(5) & !\inst3|bottom_cloud2_height\(6))))) # (\inst3|bottom_cloud2_height\(7) & ((!\inst3|bottom_cloud2_height\(5) & (!\inst3|Add7~5_sumout\ & !\inst3|bottom_cloud2_height\(6))) # 
-- (\inst3|bottom_cloud2_height\(5) & ((\inst3|bottom_cloud2_height\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100011010001111111001111100111000000100100001110100011010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(5),
	datab => \inst3|ALT_INV_bottom_cloud2_height\(7),
	datac => \inst3|ALT_INV_Add7~5_sumout\,
	datad => \inst3|ALT_INV_bottom_cloud2_height\(6),
	datae => \inst3|ALT_INV_LessThan76~1_combout\,
	dataf => \inst3|ALT_INV_Add7~9_sumout\,
	combout => \inst3|LessThan76~2_combout\);

-- Location: LABCELL_X14_Y6_N24
\inst3|LessThan75~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan75~2_combout\ = (!\inst3|top_cloud2_height\(3) & \inst3|ball_y_pos\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(3),
	combout => \inst3|LessThan75~2_combout\);

-- Location: LABCELL_X14_Y6_N57
\inst3|LessThan75~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan75~0_combout\ = ( \inst3|top_cloud2_height\(7) & ( (\inst3|ball_y_pos\(7) & (!\inst3|ball_y_pos\(8) $ (\inst3|top_cloud2_height\(8)))) ) ) # ( !\inst3|top_cloud2_height\(7) & ( (!\inst3|ball_y_pos\(7) & (!\inst3|ball_y_pos\(8) $ 
-- (\inst3|top_cloud2_height\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_pos\(8),
	datac => \inst3|ALT_INV_top_cloud2_height\(8),
	datad => \inst3|ALT_INV_ball_y_pos\(7),
	dataf => \inst3|ALT_INV_top_cloud2_height\(7),
	combout => \inst3|LessThan75~0_combout\);

-- Location: LABCELL_X14_Y6_N45
\inst3|LessThan75~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan75~1_combout\ = ( \inst3|top_cloud2_height\(5) & ( (\inst3|ball_y_pos\(5) & (\inst3|LessThan75~0_combout\ & (!\inst3|ball_y_pos\(6) $ (\inst3|top_cloud2_height\(6))))) ) ) # ( !\inst3|top_cloud2_height\(5) & ( (!\inst3|ball_y_pos\(5) & 
-- (\inst3|LessThan75~0_combout\ & (!\inst3|ball_y_pos\(6) $ (\inst3|top_cloud2_height\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000010000000001000001000000000010000010000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(5),
	datab => \inst3|ALT_INV_ball_y_pos\(6),
	datac => \inst3|ALT_INV_top_cloud2_height\(6),
	datad => \inst3|ALT_INV_LessThan75~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud2_height\(5),
	combout => \inst3|LessThan75~1_combout\);

-- Location: LABCELL_X14_Y6_N12
\inst3|Move_Ball~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~8_combout\ = ( \inst3|ball_y_pos\(8) & ( (!\inst3|top_cloud2_height\(8)) # ((!\inst3|top_cloud2_height\(7) & \inst3|ball_y_pos\(7))) ) ) # ( !\inst3|ball_y_pos\(8) & ( (!\inst3|top_cloud2_height\(8) & (!\inst3|top_cloud2_height\(7) & 
-- \inst3|ball_y_pos\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011001100111111001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud2_height\(8),
	datac => \inst3|ALT_INV_top_cloud2_height\(7),
	datad => \inst3|ALT_INV_ball_y_pos\(7),
	dataf => \inst3|ALT_INV_ball_y_pos\(8),
	combout => \inst3|Move_Ball~8_combout\);

-- Location: LABCELL_X14_Y6_N0
\inst3|Move_Ball~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~9_combout\ = ( \inst3|LessThan75~0_combout\ & ( \inst3|top_cloud2_height\(5) & ( (!\inst3|Move_Ball~8_combout\ & ((!\inst3|ball_y_pos\(6)) # (\inst3|top_cloud2_height\(6)))) ) ) ) # ( !\inst3|LessThan75~0_combout\ & ( 
-- \inst3|top_cloud2_height\(5) & ( !\inst3|Move_Ball~8_combout\ ) ) ) # ( \inst3|LessThan75~0_combout\ & ( !\inst3|top_cloud2_height\(5) & ( (!\inst3|Move_Ball~8_combout\ & ((!\inst3|ball_y_pos\(6) & ((!\inst3|ball_y_pos\(5)) # 
-- (\inst3|top_cloud2_height\(6)))) # (\inst3|ball_y_pos\(6) & (\inst3|top_cloud2_height\(6) & !\inst3|ball_y_pos\(5))))) ) ) ) # ( !\inst3|LessThan75~0_combout\ & ( !\inst3|top_cloud2_height\(5) & ( !\inst3|Move_Ball~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101100100000000011111111000000001011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(6),
	datab => \inst3|ALT_INV_top_cloud2_height\(6),
	datac => \inst3|ALT_INV_ball_y_pos\(5),
	datad => \inst3|ALT_INV_Move_Ball~8_combout\,
	datae => \inst3|ALT_INV_LessThan75~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud2_height\(5),
	combout => \inst3|Move_Ball~9_combout\);

-- Location: LABCELL_X14_Y6_N39
\inst3|LessThan75~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan75~3_combout\ = (!\inst3|top_cloud2_height\(2) & (\inst3|ball_y_pos\(2) & (!\inst3|ball_y_pos\(3) $ (\inst3|top_cloud2_height\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000010000000001000001000000000100000100000000010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height\(2),
	datab => \inst3|ALT_INV_ball_y_pos\(3),
	datac => \inst3|ALT_INV_top_cloud2_height\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(2),
	combout => \inst3|LessThan75~3_combout\);

-- Location: LABCELL_X14_Y6_N6
\inst3|Move_Ball~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~10_combout\ = ( \inst3|Move_Ball~9_combout\ & ( \inst3|LessThan75~3_combout\ & ( (!\inst3|LessThan75~1_combout\) # ((\inst3|top_cloud2_height\(4) & !\inst3|ball_y_pos\(4))) ) ) ) # ( \inst3|Move_Ball~9_combout\ & ( 
-- !\inst3|LessThan75~3_combout\ & ( (!\inst3|LessThan75~1_combout\) # ((!\inst3|LessThan75~2_combout\ & ((!\inst3|ball_y_pos\(4)) # (\inst3|top_cloud2_height\(4)))) # (\inst3|LessThan75~2_combout\ & (\inst3|top_cloud2_height\(4) & !\inst3|ball_y_pos\(4)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111011001000000000000000001111111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan75~2_combout\,
	datab => \inst3|ALT_INV_top_cloud2_height\(4),
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	datad => \inst3|ALT_INV_LessThan75~1_combout\,
	datae => \inst3|ALT_INV_Move_Ball~9_combout\,
	dataf => \inst3|ALT_INV_LessThan75~3_combout\,
	combout => \inst3|Move_Ball~10_combout\);

-- Location: LABCELL_X14_Y6_N18
\inst3|Move_Ball~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~11_combout\ = ( \inst3|LessThan76~2_combout\ & ( \inst3|Move_Ball~10_combout\ & ( \inst3|Move_Ball~24_combout\ ) ) ) # ( !\inst3|LessThan76~2_combout\ & ( \inst3|Move_Ball~10_combout\ & ( \inst3|Move_Ball~24_combout\ ) ) ) # ( 
-- \inst3|LessThan76~2_combout\ & ( !\inst3|Move_Ball~10_combout\ & ( (\inst3|Move_Ball~24_combout\ & (((!\inst3|Move_Ball~7_combout\ & !\inst3|LessThan76~3_combout\)) # (\inst3|ball_y_pos\(9)))) ) ) ) # ( !\inst3|LessThan76~2_combout\ & ( 
-- !\inst3|Move_Ball~10_combout\ & ( (\inst3|Move_Ball~24_combout\ & ((!\inst3|Move_Ball~7_combout\) # (\inst3|ball_y_pos\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110001001100010001000100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(9),
	datab => \inst3|ALT_INV_Move_Ball~24_combout\,
	datac => \inst3|ALT_INV_Move_Ball~7_combout\,
	datad => \inst3|ALT_INV_LessThan76~3_combout\,
	datae => \inst3|ALT_INV_LessThan76~2_combout\,
	dataf => \inst3|ALT_INV_Move_Ball~10_combout\,
	combout => \inst3|Move_Ball~11_combout\);

-- Location: MLABCELL_X13_Y7_N6
\inst3|Move_Ball~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~19_combout\ = ( \inst3|bottom_cloud3_x_pos\(4) & ( \inst3|bottom_cloud3_x_pos\(0) & ( !\inst3|bottom_cloud3_x_pos\(6) ) ) ) # ( !\inst3|bottom_cloud3_x_pos\(4) & ( \inst3|bottom_cloud3_x_pos\(0) & ( !\inst3|bottom_cloud3_x_pos\(6) $ 
-- ((((!\inst3|bottom_cloud3_x_pos\(2) & \inst3|bottom_cloud3_x_pos\(1))) # (\inst3|bottom_cloud3_x_pos\(3)))) ) ) ) # ( \inst3|bottom_cloud3_x_pos\(4) & ( !\inst3|bottom_cloud3_x_pos\(0) & ( !\inst3|bottom_cloud3_x_pos\(6) ) ) ) # ( 
-- !\inst3|bottom_cloud3_x_pos\(4) & ( !\inst3|bottom_cloud3_x_pos\(0) & ( (!\inst3|bottom_cloud3_x_pos\(3) & ((!\inst3|bottom_cloud3_x_pos\(6)) # ((!\inst3|bottom_cloud3_x_pos\(2) & \inst3|bottom_cloud3_x_pos\(1))))) # (\inst3|bottom_cloud3_x_pos\(3) & 
-- (((\inst3|bottom_cloud3_x_pos\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001011101111111110000000010100010010111011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(3),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(2),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(1),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	datae => \inst3|ALT_INV_bottom_cloud3_x_pos\(4),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	combout => \inst3|Move_Ball~19_combout\);

-- Location: MLABCELL_X13_Y7_N30
\inst3|Move_Ball~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~20_combout\ = ( !\inst3|bottom_cloud3_x_pos\(5) & ( (!\inst3|bottom_cloud3_x_pos\(9) & (!\inst3|bottom_cloud3_x_pos\(10) & (\inst3|bottom_cloud3_x_pos\(6) & (\inst3|bottom_cloud3_x_pos\(8) & !\inst3|bottom_cloud3_x_pos\(7))))) ) ) # ( 
-- \inst3|bottom_cloud3_x_pos\(5) & ( (!\inst3|bottom_cloud3_x_pos\(9) & (!\inst3|bottom_cloud3_x_pos\(10) & (\inst3|Move_Ball~19_combout\ & (\inst3|bottom_cloud3_x_pos\(8) & !\inst3|bottom_cloud3_x_pos\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(9),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datac => \inst3|ALT_INV_Move_Ball~19_combout\,
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	datae => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	datag => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	combout => \inst3|Move_Ball~20_combout\);

-- Location: LABCELL_X17_Y6_N6
\inst3|LessThan81~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan81~0_combout\ = ( \inst3|bottom_cloud3_height\(2) & ( \inst3|bottom_cloud3_height\(0) & ( (!\inst3|ball_y_pos\(3) & (\inst3|bottom_cloud3_height\(3) & ((\inst3|bottom_cloud3_height\(1)) # (\inst3|ball_y_pos\(2))))) # (\inst3|ball_y_pos\(3) 
-- & (((\inst3|bottom_cloud3_height\(3)) # (\inst3|bottom_cloud3_height\(1))) # (\inst3|ball_y_pos\(2)))) ) ) ) # ( !\inst3|bottom_cloud3_height\(2) & ( \inst3|bottom_cloud3_height\(0) & ( (!\inst3|ball_y_pos\(3) & (\inst3|ball_y_pos\(2) & 
-- (\inst3|bottom_cloud3_height\(1) & \inst3|bottom_cloud3_height\(3)))) # (\inst3|ball_y_pos\(3) & (((\inst3|ball_y_pos\(2) & \inst3|bottom_cloud3_height\(1))) # (\inst3|bottom_cloud3_height\(3)))) ) ) ) # ( \inst3|bottom_cloud3_height\(2) & ( 
-- !\inst3|bottom_cloud3_height\(0) & ( (!\inst3|ball_y_pos\(2) & (\inst3|ball_y_pos\(3) & \inst3|bottom_cloud3_height\(3))) # (\inst3|ball_y_pos\(2) & ((\inst3|bottom_cloud3_height\(3)) # (\inst3|ball_y_pos\(3)))) ) ) ) # ( !\inst3|bottom_cloud3_height\(2) 
-- & ( !\inst3|bottom_cloud3_height\(0) & ( (\inst3|ball_y_pos\(3) & \inst3|bottom_cloud3_height\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000100010111011100000001001101110001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(2),
	datab => \inst3|ALT_INV_ball_y_pos\(3),
	datac => \inst3|ALT_INV_bottom_cloud3_height\(1),
	datad => \inst3|ALT_INV_bottom_cloud3_height\(3),
	datae => \inst3|ALT_INV_bottom_cloud3_height\(2),
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(0),
	combout => \inst3|LessThan81~0_combout\);

-- Location: LABCELL_X17_Y6_N21
\inst3|LessThan81~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan81~1_combout\ = ( \inst3|LessThan81~0_combout\ & ( (!\inst3|bottom_cloud3_height\(5) & (!\inst3|Add7~17_sumout\ & (!\inst3|bottom_cloud3_height\(4) & !\inst3|Add7~13_sumout\))) # (\inst3|bottom_cloud3_height\(5) & ((!\inst3|Add7~13_sumout\) 
-- # ((!\inst3|Add7~17_sumout\ & !\inst3|bottom_cloud3_height\(4))))) ) ) # ( !\inst3|LessThan81~0_combout\ & ( (!\inst3|bottom_cloud3_height\(5) & (!\inst3|Add7~13_sumout\ & ((!\inst3|Add7~17_sumout\) # (!\inst3|bottom_cloud3_height\(4))))) # 
-- (\inst3|bottom_cloud3_height\(5) & ((!\inst3|Add7~17_sumout\) # ((!\inst3|bottom_cloud3_height\(4)) # (!\inst3|Add7~13_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111100001110111011110000111010001111000010001000111100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add7~17_sumout\,
	datab => \inst3|ALT_INV_bottom_cloud3_height\(4),
	datac => \inst3|ALT_INV_bottom_cloud3_height\(5),
	datad => \inst3|ALT_INV_Add7~13_sumout\,
	dataf => \inst3|ALT_INV_LessThan81~0_combout\,
	combout => \inst3|LessThan81~1_combout\);

-- Location: LABCELL_X17_Y6_N30
\inst3|LessThan81~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan81~2_combout\ = ( \inst3|LessThan81~1_combout\ & ( \inst3|Add7~9_sumout\ & ( (!\inst3|bottom_cloud3_height\(7) & ((!\inst3|Add7~5_sumout\) # ((!\inst3|bottom_cloud3_height\(5) & !\inst3|bottom_cloud3_height\(6))))) # 
-- (\inst3|bottom_cloud3_height\(7) & ((!\inst3|bottom_cloud3_height\(5) & (!\inst3|bottom_cloud3_height\(6) & !\inst3|Add7~5_sumout\)) # (\inst3|bottom_cloud3_height\(5) & (\inst3|bottom_cloud3_height\(6))))) ) ) ) # ( !\inst3|LessThan81~1_combout\ & ( 
-- \inst3|Add7~9_sumout\ & ( (!\inst3|Add7~5_sumout\ & (!\inst3|bottom_cloud3_height\(7) $ (((\inst3|bottom_cloud3_height\(5) & \inst3|bottom_cloud3_height\(6)))))) ) ) ) # ( \inst3|LessThan81~1_combout\ & ( !\inst3|Add7~9_sumout\ & ( 
-- (!\inst3|Add7~5_sumout\) # (!\inst3|bottom_cloud3_height\(7) $ (((\inst3|bottom_cloud3_height\(5) & \inst3|bottom_cloud3_height\(6))))) ) ) ) # ( !\inst3|LessThan81~1_combout\ & ( !\inst3|Add7~9_sumout\ & ( (!\inst3|bottom_cloud3_height\(7) & 
-- ((!\inst3|Add7~5_sumout\) # ((!\inst3|bottom_cloud3_height\(5) & !\inst3|bottom_cloud3_height\(6))))) # (\inst3|bottom_cloud3_height\(7) & ((!\inst3|bottom_cloud3_height\(5) & (!\inst3|bottom_cloud3_height\(6) & !\inst3|Add7~5_sumout\)) # 
-- (\inst3|bottom_cloud3_height\(5) & (\inst3|bottom_cloud3_height\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101110000001111111111010100110101001000000001110101110000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_height\(7),
	datab => \inst3|ALT_INV_bottom_cloud3_height\(5),
	datac => \inst3|ALT_INV_bottom_cloud3_height\(6),
	datad => \inst3|ALT_INV_Add7~5_sumout\,
	datae => \inst3|ALT_INV_LessThan81~1_combout\,
	dataf => \inst3|ALT_INV_Add7~9_sumout\,
	combout => \inst3|LessThan81~2_combout\);

-- Location: LABCELL_X17_Y4_N12
\inst3|Move_Ball~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~12_combout\ = ( \inst3|Add7~21_sumout\ & ( ((\inst3|Add21~1_combout\ & !\inst3|Add7~1_sumout\)) # (\inst3|Add21~2_combout\) ) ) # ( !\inst3|Add7~21_sumout\ & ( (\inst3|Add21~1_combout\ & (\inst3|Add21~2_combout\ & !\inst3|Add7~1_sumout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000111111000011110011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add21~1_combout\,
	datac => \inst3|ALT_INV_Add21~2_combout\,
	datad => \inst3|ALT_INV_Add7~1_sumout\,
	dataf => \inst3|ALT_INV_Add7~21_sumout\,
	combout => \inst3|Move_Ball~12_combout\);

-- Location: LABCELL_X17_Y4_N27
\inst3|LessThan81~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan81~3_combout\ = ( \inst3|Add7~21_sumout\ & ( (!\inst3|Add21~2_combout\ & (!\inst3|Add21~1_combout\ $ (\inst3|Add7~1_sumout\))) ) ) # ( !\inst3|Add7~21_sumout\ & ( (\inst3|Add21~2_combout\ & (!\inst3|Add21~1_combout\ $ 
-- (\inst3|Add7~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000101010100000000010110100000000010101010000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add21~2_combout\,
	datac => \inst3|ALT_INV_Add21~1_combout\,
	datad => \inst3|ALT_INV_Add7~1_sumout\,
	dataf => \inst3|ALT_INV_Add7~21_sumout\,
	combout => \inst3|LessThan81~3_combout\);

-- Location: MLABCELL_X13_Y5_N45
\inst3|LessThan80~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan80~3_combout\ = ( \inst3|ball_y_pos\(3) & ( !\inst3|top_cloud3_height\(2) & ( (\inst3|top_cloud3_height\(3) & \inst3|ball_y_pos\(2)) ) ) ) # ( !\inst3|ball_y_pos\(3) & ( !\inst3|top_cloud3_height\(2) & ( (!\inst3|top_cloud3_height\(3) & 
-- \inst3|ball_y_pos\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud3_height\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(2),
	datae => \inst3|ALT_INV_ball_y_pos\(3),
	dataf => \inst3|ALT_INV_top_cloud3_height\(2),
	combout => \inst3|LessThan80~3_combout\);

-- Location: LABCELL_X17_Y5_N39
\inst3|LessThan80~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan80~0_combout\ = ( \inst3|top_cloud3_height\(8) & ( (\inst3|ball_y_pos\(8) & (!\inst3|ball_y_pos\(7) $ (\inst3|top_cloud3_height\(7)))) ) ) # ( !\inst3|top_cloud3_height\(8) & ( (!\inst3|ball_y_pos\(8) & (!\inst3|ball_y_pos\(7) $ 
-- (\inst3|top_cloud3_height\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_pos\(8),
	datac => \inst3|ALT_INV_ball_y_pos\(7),
	datad => \inst3|ALT_INV_top_cloud3_height\(7),
	dataf => \inst3|ALT_INV_top_cloud3_height\(8),
	combout => \inst3|LessThan80~0_combout\);

-- Location: MLABCELL_X13_Y5_N33
\inst3|LessThan80~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan80~1_combout\ = ( \inst3|LessThan80~0_combout\ & ( \inst3|top_cloud3_height\(5) & ( (\inst3|ball_y_pos\(5) & (!\inst3|ball_y_pos\(6) $ (\inst3|top_cloud3_height\(6)))) ) ) ) # ( \inst3|LessThan80~0_combout\ & ( !\inst3|top_cloud3_height\(5) 
-- & ( (!\inst3|ball_y_pos\(5) & (!\inst3|ball_y_pos\(6) $ (\inst3|top_cloud3_height\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000101000000000000000000000000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(6),
	datac => \inst3|ALT_INV_ball_y_pos\(5),
	datad => \inst3|ALT_INV_top_cloud3_height\(6),
	datae => \inst3|ALT_INV_LessThan80~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud3_height\(5),
	combout => \inst3|LessThan80~1_combout\);

-- Location: MLABCELL_X13_Y5_N39
\inst3|LessThan80~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan80~2_combout\ = ( \inst3|ball_y_pos\(3) & ( !\inst3|top_cloud3_height\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst3|ALT_INV_ball_y_pos\(3),
	dataf => \inst3|ALT_INV_top_cloud3_height\(3),
	combout => \inst3|LessThan80~2_combout\);

-- Location: LABCELL_X17_Y5_N9
\inst3|Move_Ball~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~13_combout\ = ( !\inst3|top_cloud3_height\(7) & ( \inst3|top_cloud3_height\(8) & ( (\inst3|ball_y_pos\(8) & \inst3|ball_y_pos\(7)) ) ) ) # ( \inst3|top_cloud3_height\(7) & ( !\inst3|top_cloud3_height\(8) & ( \inst3|ball_y_pos\(8) ) ) ) # 
-- ( !\inst3|top_cloud3_height\(7) & ( !\inst3|top_cloud3_height\(8) & ( (\inst3|ball_y_pos\(7)) # (\inst3|ball_y_pos\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001100110011001100000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_pos\(8),
	datac => \inst3|ALT_INV_ball_y_pos\(7),
	datae => \inst3|ALT_INV_top_cloud3_height\(7),
	dataf => \inst3|ALT_INV_top_cloud3_height\(8),
	combout => \inst3|Move_Ball~13_combout\);

-- Location: LABCELL_X14_Y7_N18
\inst3|Move_Ball~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~14_combout\ = ( !\inst3|Move_Ball~13_combout\ & ( \inst3|LessThan80~0_combout\ & ( (!\inst3|top_cloud3_height\(6) & (!\inst3|ball_y_pos\(6) & ((!\inst3|ball_y_pos\(5)) # (\inst3|top_cloud3_height\(5))))) # (\inst3|top_cloud3_height\(6) & 
-- ((!\inst3|ball_y_pos\(5)) # ((!\inst3|ball_y_pos\(6)) # (\inst3|top_cloud3_height\(5))))) ) ) ) # ( !\inst3|Move_Ball~13_combout\ & ( !\inst3|LessThan80~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010111111001000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(5),
	datab => \inst3|ALT_INV_top_cloud3_height\(6),
	datac => \inst3|ALT_INV_top_cloud3_height\(5),
	datad => \inst3|ALT_INV_ball_y_pos\(6),
	datae => \inst3|ALT_INV_Move_Ball~13_combout\,
	dataf => \inst3|ALT_INV_LessThan80~0_combout\,
	combout => \inst3|Move_Ball~14_combout\);

-- Location: MLABCELL_X13_Y5_N18
\inst3|Move_Ball~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~15_combout\ = ( \inst3|top_cloud3_height\(4) & ( \inst3|Move_Ball~14_combout\ & ( (!\inst3|ball_y_pos\(4)) # ((!\inst3|LessThan80~1_combout\) # ((!\inst3|LessThan80~3_combout\ & !\inst3|LessThan80~2_combout\))) ) ) ) # ( 
-- !\inst3|top_cloud3_height\(4) & ( \inst3|Move_Ball~14_combout\ & ( (!\inst3|LessThan80~1_combout\) # ((!\inst3|ball_y_pos\(4) & (!\inst3|LessThan80~3_combout\ & !\inst3|LessThan80~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111000111100001111111011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(4),
	datab => \inst3|ALT_INV_LessThan80~3_combout\,
	datac => \inst3|ALT_INV_LessThan80~1_combout\,
	datad => \inst3|ALT_INV_LessThan80~2_combout\,
	datae => \inst3|ALT_INV_top_cloud3_height\(4),
	dataf => \inst3|ALT_INV_Move_Ball~14_combout\,
	combout => \inst3|Move_Ball~15_combout\);

-- Location: LABCELL_X16_Y6_N24
\inst3|Move_Ball~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~16_combout\ = ( \inst3|LessThan81~3_combout\ & ( \inst3|Move_Ball~15_combout\ & ( \inst3|Move_Ball~20_combout\ ) ) ) # ( !\inst3|LessThan81~3_combout\ & ( \inst3|Move_Ball~15_combout\ & ( \inst3|Move_Ball~20_combout\ ) ) ) # ( 
-- \inst3|LessThan81~3_combout\ & ( !\inst3|Move_Ball~15_combout\ & ( (\inst3|Move_Ball~20_combout\ & (((!\inst3|LessThan81~2_combout\ & !\inst3|Move_Ball~12_combout\)) # (\inst3|ball_y_pos\(9)))) ) ) ) # ( !\inst3|LessThan81~3_combout\ & ( 
-- !\inst3|Move_Ball~15_combout\ & ( (\inst3|Move_Ball~20_combout\ & ((!\inst3|Move_Ball~12_combout\) # (\inst3|ball_y_pos\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010001010100010001000101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Move_Ball~20_combout\,
	datab => \inst3|ALT_INV_ball_y_pos\(9),
	datac => \inst3|ALT_INV_LessThan81~2_combout\,
	datad => \inst3|ALT_INV_Move_Ball~12_combout\,
	datae => \inst3|ALT_INV_LessThan81~3_combout\,
	dataf => \inst3|ALT_INV_Move_Ball~15_combout\,
	combout => \inst3|Move_Ball~16_combout\);

-- Location: LABCELL_X16_Y6_N0
\inst3|Move_Ball~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~17_combout\ = ( \inst3|Move_Ball~11_combout\ & ( \inst3|Move_Ball~16_combout\ ) ) # ( !\inst3|Move_Ball~11_combout\ & ( \inst3|Move_Ball~16_combout\ ) ) # ( \inst3|Move_Ball~11_combout\ & ( !\inst3|Move_Ball~16_combout\ ) ) # ( 
-- !\inst3|Move_Ball~11_combout\ & ( !\inst3|Move_Ball~16_combout\ & ( (\inst3|Move_Ball~6_combout\ & (!\inst3|Move_Ball~4_combout\ & ((!\inst3|Add8~2_combout\) # (\inst3|LessThan68~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000010000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan68~1_combout\,
	datab => \inst3|ALT_INV_Move_Ball~6_combout\,
	datac => \inst3|ALT_INV_Move_Ball~4_combout\,
	datad => \inst3|ALT_INV_Add8~2_combout\,
	datae => \inst3|ALT_INV_Move_Ball~11_combout\,
	dataf => \inst3|ALT_INV_Move_Ball~16_combout\,
	combout => \inst3|Move_Ball~17_combout\);

-- Location: FF_X16_Y6_N2
\inst3|collision\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Move_Ball~17_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|collision~q\);

-- Location: LABCELL_X20_Y7_N24
\inst3|red[3]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red[3]~18_combout\ = ( \inst3|ball_on~7_combout\ & ( \inst3|red[3]~15_combout\ & ( (!\inst3|LessThan16~3_combout\) # ((!\inst3|red[3]~16_combout\ & \inst3|collision~q\)) ) ) ) # ( !\inst3|ball_on~7_combout\ & ( \inst3|red[3]~15_combout\ & ( 
-- (!\inst3|red[3]~16_combout\ & \inst3|collision~q\) ) ) ) # ( \inst3|ball_on~7_combout\ & ( !\inst3|red[3]~15_combout\ & ( !\inst3|LessThan16~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000001100000011001010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan16~3_combout\,
	datab => \inst3|ALT_INV_red[3]~16_combout\,
	datac => \inst3|ALT_INV_collision~q\,
	datae => \inst3|ALT_INV_ball_on~7_combout\,
	dataf => \inst3|ALT_INV_red[3]~15_combout\,
	combout => \inst3|red[3]~18_combout\);

-- Location: LABCELL_X21_Y9_N51
\inst2|red_out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out3~0_combout\ = ( \inst14|Mux0~7_combout\ & ( \inst13|Mux0~0_combout\ & ( (!\inst3|red~14_combout\) # (\inst11|Mux0~7_combout\) ) ) ) # ( !\inst14|Mux0~7_combout\ & ( \inst13|Mux0~0_combout\ & ( (!\inst3|red~14_combout\ & 
-- (!\inst3|red~4_combout\)) # (\inst3|red~14_combout\ & ((\inst11|Mux0~7_combout\))) ) ) ) # ( \inst14|Mux0~7_combout\ & ( !\inst13|Mux0~0_combout\ & ( (!\inst3|red~14_combout\ & (\inst3|red~4_combout\)) # (\inst3|red~14_combout\ & 
-- ((\inst11|Mux0~7_combout\))) ) ) ) # ( !\inst14|Mux0~7_combout\ & ( !\inst13|Mux0~0_combout\ & ( (\inst3|red~14_combout\ & \inst11|Mux0~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011110001011100010111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~4_combout\,
	datab => \inst3|ALT_INV_red~14_combout\,
	datac => \inst11|ALT_INV_Mux0~7_combout\,
	datae => \inst14|ALT_INV_Mux0~7_combout\,
	dataf => \inst13|ALT_INV_Mux0~0_combout\,
	combout => \inst2|red_out3~0_combout\);

-- Location: LABCELL_X21_Y7_N48
\inst2|red_out3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out3~1_combout\ = ( \inst12|Mux0~2_combout\ & ( \inst2|red_out3~0_combout\ & ( ((\inst2|blue_out3~2_combout\ & ((\inst3|red[3]~18_combout\) # (\inst3|red[1]~17_combout\)))) # (\inst2|blue_out3~0_combout\) ) ) ) # ( !\inst12|Mux0~2_combout\ & ( 
-- \inst2|red_out3~0_combout\ & ( (\inst2|blue_out3~2_combout\ & ((\inst3|red[3]~18_combout\) # (\inst3|red[1]~17_combout\))) ) ) ) # ( \inst12|Mux0~2_combout\ & ( !\inst2|red_out3~0_combout\ & ( ((\inst2|blue_out3~2_combout\ & (!\inst3|red[1]~17_combout\ & 
-- \inst3|red[3]~18_combout\))) # (\inst2|blue_out3~0_combout\) ) ) ) # ( !\inst12|Mux0~2_combout\ & ( !\inst2|red_out3~0_combout\ & ( (\inst2|blue_out3~2_combout\ & (!\inst3|red[1]~17_combout\ & \inst3|red[3]~18_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000001100110111001100000101010101010011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~2_combout\,
	datab => \inst2|ALT_INV_blue_out3~0_combout\,
	datac => \inst3|ALT_INV_red[1]~17_combout\,
	datad => \inst3|ALT_INV_red[3]~18_combout\,
	datae => \inst12|ALT_INV_Mux0~2_combout\,
	dataf => \inst2|ALT_INV_red_out3~0_combout\,
	combout => \inst2|red_out3~1_combout\);

-- Location: FF_X21_Y7_N50
\inst2|red_out3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|red_out3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|red_out3~q\);

-- Location: LABCELL_X21_Y9_N15
\inst2|red_out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out2~0_combout\ = ( \inst13|Mux1~14_combout\ & ( (!\inst3|red~14_combout\ & ((!\inst3|red~4_combout\) # ((\inst14|Mux1~17_combout\)))) # (\inst3|red~14_combout\ & (((\inst11|Mux1~17_combout\)))) ) ) # ( !\inst13|Mux1~14_combout\ & ( 
-- (!\inst3|red~14_combout\ & (\inst3|red~4_combout\ & ((\inst14|Mux1~17_combout\)))) # (\inst3|red~14_combout\ & (((\inst11|Mux1~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~4_combout\,
	datab => \inst3|ALT_INV_red~14_combout\,
	datac => \inst11|ALT_INV_Mux1~17_combout\,
	datad => \inst14|ALT_INV_Mux1~17_combout\,
	dataf => \inst13|ALT_INV_Mux1~14_combout\,
	combout => \inst2|red_out2~0_combout\);

-- Location: LABCELL_X21_Y7_N51
\inst2|red_out2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out2~1_combout\ = ( \inst12|Mux1~6_combout\ & ( \inst2|red_out2~0_combout\ & ( ((\inst2|blue_out3~2_combout\ & ((\inst3|red[1]~17_combout\) # (\inst3|red[3]~18_combout\)))) # (\inst2|blue_out3~0_combout\) ) ) ) # ( !\inst12|Mux1~6_combout\ & ( 
-- \inst2|red_out2~0_combout\ & ( (\inst2|blue_out3~2_combout\ & ((\inst3|red[1]~17_combout\) # (\inst3|red[3]~18_combout\))) ) ) ) # ( \inst12|Mux1~6_combout\ & ( !\inst2|red_out2~0_combout\ & ( ((\inst2|blue_out3~2_combout\ & (\inst3|red[3]~18_combout\ & 
-- !\inst3|red[1]~17_combout\))) # (\inst2|blue_out3~0_combout\) ) ) ) # ( !\inst12|Mux1~6_combout\ & ( !\inst2|red_out2~0_combout\ & ( (\inst2|blue_out3~2_combout\ & (\inst3|red[3]~18_combout\ & !\inst3|red[1]~17_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000001101110011001100000101010101010011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~2_combout\,
	datab => \inst2|ALT_INV_blue_out3~0_combout\,
	datac => \inst3|ALT_INV_red[3]~18_combout\,
	datad => \inst3|ALT_INV_red[1]~17_combout\,
	datae => \inst12|ALT_INV_Mux1~6_combout\,
	dataf => \inst2|ALT_INV_red_out2~0_combout\,
	combout => \inst2|red_out2~1_combout\);

-- Location: FF_X21_Y7_N53
\inst2|red_out2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|red_out2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|red_out2~q\);

-- Location: LABCELL_X21_Y9_N6
\inst2|red_out1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out1~1_combout\ = ( !\inst14|Add0~0_combout\ & ( (!\inst3|red~14_combout\ & (((!\inst3|red~4_combout\ & (\inst13|Mux2~12_combout\)) # (\inst3|red~4_combout\ & ((\inst14|Mux2~17_combout\)))))) # (\inst3|red~14_combout\ & 
-- (\inst11|Mux2~17_combout\)) ) ) # ( \inst14|Add0~0_combout\ & ( (!\inst3|red~14_combout\ & (((!\inst3|red~4_combout\ & (\inst13|Mux2~17_combout\)) # (\inst3|red~4_combout\ & ((\inst14|Mux2~17_combout\)))))) # (\inst3|red~14_combout\ & 
-- (\inst11|Mux2~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000111010001110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux2~17_combout\,
	datab => \inst3|ALT_INV_red~14_combout\,
	datac => \inst13|ALT_INV_Mux2~17_combout\,
	datad => \inst14|ALT_INV_Mux2~17_combout\,
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst3|ALT_INV_red~4_combout\,
	datag => \inst13|ALT_INV_Mux2~12_combout\,
	combout => \inst2|red_out1~1_combout\);

-- Location: LABCELL_X19_Y7_N48
\inst2|red_out1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out1~0_combout\ = ( \inst12|Mux2~6_combout\ & ( \inst2|red_out1~1_combout\ & ( ((\inst2|blue_out3~2_combout\ & ((\inst3|red[1]~17_combout\) # (\inst3|red[3]~18_combout\)))) # (\inst2|blue_out3~0_combout\) ) ) ) # ( !\inst12|Mux2~6_combout\ & ( 
-- \inst2|red_out1~1_combout\ & ( (\inst2|blue_out3~2_combout\ & ((\inst3|red[1]~17_combout\) # (\inst3|red[3]~18_combout\))) ) ) ) # ( \inst12|Mux2~6_combout\ & ( !\inst2|red_out1~1_combout\ & ( ((\inst2|blue_out3~2_combout\ & (\inst3|red[3]~18_combout\ & 
-- !\inst3|red[1]~17_combout\))) # (\inst2|blue_out3~0_combout\) ) ) ) # ( !\inst12|Mux2~6_combout\ & ( !\inst2|red_out1~1_combout\ & ( (\inst2|blue_out3~2_combout\ & (\inst3|red[3]~18_combout\ & !\inst3|red[1]~17_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000010101110101010100000011001100110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~0_combout\,
	datab => \inst2|ALT_INV_blue_out3~2_combout\,
	datac => \inst3|ALT_INV_red[3]~18_combout\,
	datad => \inst3|ALT_INV_red[1]~17_combout\,
	datae => \inst12|ALT_INV_Mux2~6_combout\,
	dataf => \inst2|ALT_INV_red_out1~1_combout\,
	combout => \inst2|red_out1~0_combout\);

-- Location: FF_X19_Y7_N49
\inst2|red_out1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|red_out1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|red_out1~q\);

-- Location: LABCELL_X21_Y9_N0
\inst2|red_out0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out0~1_combout\ = ( !\inst14|Add0~0_combout\ & ( (!\inst3|red~14_combout\ & ((!\inst3|red~4_combout\ & (\inst13|Mux3~11_combout\)) # (\inst3|red~4_combout\ & (((\inst14|Mux3~19_combout\)))))) # (\inst3|red~14_combout\ & 
-- ((((\inst11|Mux3~17_combout\))))) ) ) # ( \inst14|Add0~0_combout\ & ( (!\inst3|red~14_combout\ & ((!\inst3|red~4_combout\ & (\inst13|Mux3~16_combout\)) # (\inst3|red~4_combout\ & (((\inst14|Mux3~19_combout\)))))) # (\inst3|red~14_combout\ & 
-- ((((\inst11|Mux3~17_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~4_combout\,
	datab => \inst3|ALT_INV_red~14_combout\,
	datac => \inst13|ALT_INV_Mux3~16_combout\,
	datad => \inst14|ALT_INV_Mux3~19_combout\,
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst11|ALT_INV_Mux3~17_combout\,
	datag => \inst13|ALT_INV_Mux3~11_combout\,
	combout => \inst2|red_out0~1_combout\);

-- Location: LABCELL_X19_Y7_N51
\inst2|red_out0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out0~0_combout\ = ( \inst12|Mux3~6_combout\ & ( \inst2|red_out0~1_combout\ & ( ((\inst2|blue_out3~2_combout\ & ((\inst3|red[3]~18_combout\) # (\inst3|red[1]~17_combout\)))) # (\inst2|blue_out3~0_combout\) ) ) ) # ( !\inst12|Mux3~6_combout\ & ( 
-- \inst2|red_out0~1_combout\ & ( (\inst2|blue_out3~2_combout\ & ((\inst3|red[3]~18_combout\) # (\inst3|red[1]~17_combout\))) ) ) ) # ( \inst12|Mux3~6_combout\ & ( !\inst2|red_out0~1_combout\ & ( ((\inst2|blue_out3~2_combout\ & (!\inst3|red[1]~17_combout\ & 
-- \inst3|red[3]~18_combout\))) # (\inst2|blue_out3~0_combout\) ) ) ) # ( !\inst12|Mux3~6_combout\ & ( !\inst2|red_out0~1_combout\ & ( (\inst2|blue_out3~2_combout\ & (!\inst3|red[1]~17_combout\ & \inst3|red[3]~18_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000010101010111010100000011001100110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~0_combout\,
	datab => \inst2|ALT_INV_blue_out3~2_combout\,
	datac => \inst3|ALT_INV_red[1]~17_combout\,
	datad => \inst3|ALT_INV_red[3]~18_combout\,
	datae => \inst12|ALT_INV_Mux3~6_combout\,
	dataf => \inst2|ALT_INV_red_out0~1_combout\,
	combout => \inst2|red_out0~0_combout\);

-- Location: FF_X19_Y7_N52
\inst2|red_out0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|red_out0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|red_out0~q\);

-- Location: IOIBUF_X33_Y0_N75
\sw[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(9),
	o => \sw[9]~input_o\);

-- Location: IOIBUF_X33_Y0_N92
\sw[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(8),
	o => \sw[8]~input_o\);

-- Location: IOIBUF_X34_Y0_N35
\sw[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(7),
	o => \sw[7]~input_o\);

-- Location: IOIBUF_X34_Y0_N52
\sw[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(6),
	o => \sw[6]~input_o\);

-- Location: IOIBUF_X36_Y0_N52
\sw[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(5),
	o => \sw[5]~input_o\);

-- Location: IOIBUF_X36_Y0_N35
\sw[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(4),
	o => \sw[4]~input_o\);

-- Location: IOIBUF_X34_Y0_N18
\sw[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(3),
	o => \sw[3]~input_o\);

-- Location: IOIBUF_X34_Y0_N1
\sw[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(2),
	o => \sw[2]~input_o\);

-- Location: IOIBUF_X33_Y0_N58
\sw[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(1),
	o => \sw[1]~input_o\);

-- Location: IOIBUF_X33_Y0_N41
\sw[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(0),
	o => \sw[0]~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


