{
  "module_name": "clk-exynos5420.c",
  "hash_id": "435ef713b2b4b7e66cc833a5914206649711ec3751601e95a88046e7781ca764",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-exynos5420.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/exynos5420.h>\n#include <linux/slab.h>\n#include <linux/clk-provider.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/clk.h>\n\n#include \"clk.h\"\n#include \"clk-cpu.h\"\n#include \"clk-exynos5-subcmu.h\"\n\n#define APLL_LOCK\t\t0x0\n#define APLL_CON0\t\t0x100\n#define SRC_CPU\t\t\t0x200\n#define DIV_CPU0\t\t0x500\n#define DIV_CPU1\t\t0x504\n#define GATE_BUS_CPU\t\t0x700\n#define GATE_SCLK_CPU\t\t0x800\n#define CLKOUT_CMU_CPU\t\t0xa00\n#define SRC_MASK_CPERI\t\t0x4300\n#define GATE_IP_G2D\t\t0x8800\n#define CPLL_LOCK\t\t0x10020\n#define DPLL_LOCK\t\t0x10030\n#define EPLL_LOCK\t\t0x10040\n#define RPLL_LOCK\t\t0x10050\n#define IPLL_LOCK\t\t0x10060\n#define SPLL_LOCK\t\t0x10070\n#define VPLL_LOCK\t\t0x10080\n#define MPLL_LOCK\t\t0x10090\n#define CPLL_CON0\t\t0x10120\n#define DPLL_CON0\t\t0x10128\n#define EPLL_CON0\t\t0x10130\n#define EPLL_CON1\t\t0x10134\n#define EPLL_CON2\t\t0x10138\n#define RPLL_CON0\t\t0x10140\n#define RPLL_CON1\t\t0x10144\n#define RPLL_CON2\t\t0x10148\n#define IPLL_CON0\t\t0x10150\n#define SPLL_CON0\t\t0x10160\n#define VPLL_CON0\t\t0x10170\n#define MPLL_CON0\t\t0x10180\n#define SRC_TOP0\t\t0x10200\n#define SRC_TOP1\t\t0x10204\n#define SRC_TOP2\t\t0x10208\n#define SRC_TOP3\t\t0x1020c\n#define SRC_TOP4\t\t0x10210\n#define SRC_TOP5\t\t0x10214\n#define SRC_TOP6\t\t0x10218\n#define SRC_TOP7\t\t0x1021c\n#define SRC_TOP8\t\t0x10220  \n#define SRC_TOP9\t\t0x10224  \n#define SRC_DISP10\t\t0x1022c\n#define SRC_MAU\t\t\t0x10240\n#define SRC_FSYS\t\t0x10244\n#define SRC_PERIC0\t\t0x10250\n#define SRC_PERIC1\t\t0x10254\n#define SRC_ISP\t\t\t0x10270\n#define SRC_CAM\t\t\t0x10274  \n#define SRC_TOP10\t\t0x10280\n#define SRC_TOP11\t\t0x10284\n#define SRC_TOP12\t\t0x10288\n#define SRC_TOP13\t\t0x1028c  \n#define SRC_MASK_TOP0\t\t0x10300\n#define SRC_MASK_TOP1\t\t0x10304\n#define SRC_MASK_TOP2\t\t0x10308\n#define SRC_MASK_TOP7\t\t0x1031c\n#define SRC_MASK_DISP10\t\t0x1032c\n#define SRC_MASK_MAU\t\t0x10334\n#define SRC_MASK_FSYS\t\t0x10340\n#define SRC_MASK_PERIC0\t\t0x10350\n#define SRC_MASK_PERIC1\t\t0x10354\n#define SRC_MASK_ISP\t\t0x10370\n#define DIV_TOP0\t\t0x10500\n#define DIV_TOP1\t\t0x10504\n#define DIV_TOP2\t\t0x10508\n#define DIV_TOP8\t\t0x10520  \n#define DIV_TOP9\t\t0x10524  \n#define DIV_DISP10\t\t0x1052c\n#define DIV_MAU\t\t\t0x10544\n#define DIV_FSYS0\t\t0x10548\n#define DIV_FSYS1\t\t0x1054c\n#define DIV_FSYS2\t\t0x10550\n#define DIV_PERIC0\t\t0x10558\n#define DIV_PERIC1\t\t0x1055c\n#define DIV_PERIC2\t\t0x10560\n#define DIV_PERIC3\t\t0x10564\n#define DIV_PERIC4\t\t0x10568\n#define DIV_CAM\t\t\t0x10574  \n#define SCLK_DIV_ISP0\t\t0x10580\n#define SCLK_DIV_ISP1\t\t0x10584\n#define DIV2_RATIO0\t\t0x10590\n#define DIV4_RATIO\t\t0x105a0\n#define GATE_BUS_TOP\t\t0x10700\n#define GATE_BUS_DISP1\t\t0x10728\n#define GATE_BUS_GEN\t\t0x1073c\n#define GATE_BUS_FSYS0\t\t0x10740\n#define GATE_BUS_FSYS2\t\t0x10748\n#define GATE_BUS_PERIC\t\t0x10750\n#define GATE_BUS_PERIC1\t\t0x10754\n#define GATE_BUS_PERIS0\t\t0x10760\n#define GATE_BUS_PERIS1\t\t0x10764\n#define GATE_BUS_NOC\t\t0x10770\n#define GATE_TOP_SCLK_ISP\t0x10870\n#define GATE_IP_GSCL0\t\t0x10910\n#define GATE_IP_GSCL1\t\t0x10920\n#define GATE_IP_CAM\t\t0x10924  \n#define GATE_IP_MFC\t\t0x1092c\n#define GATE_IP_DISP1\t\t0x10928\n#define GATE_IP_G3D\t\t0x10930\n#define GATE_IP_GEN\t\t0x10934\n#define GATE_IP_FSYS\t\t0x10944\n#define GATE_IP_PERIC\t\t0x10950\n#define GATE_IP_PERIS\t\t0x10960\n#define GATE_IP_MSCL\t\t0x10970\n#define GATE_TOP_SCLK_GSCL\t0x10820\n#define GATE_TOP_SCLK_DISP1\t0x10828\n#define GATE_TOP_SCLK_MAU\t0x1083c\n#define GATE_TOP_SCLK_FSYS\t0x10840\n#define GATE_TOP_SCLK_PERIC\t0x10850\n#define TOP_SPARE2\t\t0x10b08\n#define BPLL_LOCK\t\t0x20010\n#define BPLL_CON0\t\t0x20110\n#define SRC_CDREX\t\t0x20200\n#define DIV_CDREX0\t\t0x20500\n#define DIV_CDREX1\t\t0x20504\n#define GATE_BUS_CDREX0\t\t0x20700\n#define GATE_BUS_CDREX1\t\t0x20704\n#define KPLL_LOCK\t\t0x28000\n#define KPLL_CON0\t\t0x28100\n#define SRC_KFC\t\t\t0x28200\n#define DIV_KFC0\t\t0x28500\n\n \n#define CLKS_NR\t\t\t(CLK_DOUT_PCLK_DREX1 + 1)\n\n \nenum exynos5x_soc {\n\tEXYNOS5420,\n\tEXYNOS5800,\n};\n\n \nenum exynos5x_plls {\n\tapll, cpll, dpll, epll, rpll, ipll, spll, vpll, mpll,\n\tbpll, kpll,\n\tnr_plls\t\t\t \n};\n\nstatic void __iomem *reg_base;\nstatic enum exynos5x_soc exynos5x_soc;\n\n \nstatic const unsigned long exynos5x_clk_regs[] __initconst = {\n\tSRC_CPU,\n\tDIV_CPU0,\n\tDIV_CPU1,\n\tGATE_BUS_CPU,\n\tGATE_SCLK_CPU,\n\tCLKOUT_CMU_CPU,\n\tAPLL_CON0,\n\tKPLL_CON0,\n\tCPLL_CON0,\n\tDPLL_CON0,\n\tEPLL_CON0,\n\tEPLL_CON1,\n\tEPLL_CON2,\n\tRPLL_CON0,\n\tRPLL_CON1,\n\tRPLL_CON2,\n\tIPLL_CON0,\n\tSPLL_CON0,\n\tVPLL_CON0,\n\tMPLL_CON0,\n\tSRC_TOP0,\n\tSRC_TOP1,\n\tSRC_TOP2,\n\tSRC_TOP3,\n\tSRC_TOP4,\n\tSRC_TOP5,\n\tSRC_TOP6,\n\tSRC_TOP7,\n\tSRC_DISP10,\n\tSRC_MAU,\n\tSRC_FSYS,\n\tSRC_PERIC0,\n\tSRC_PERIC1,\n\tSRC_TOP10,\n\tSRC_TOP11,\n\tSRC_TOP12,\n\tSRC_MASK_TOP2,\n\tSRC_MASK_TOP7,\n\tSRC_MASK_DISP10,\n\tSRC_MASK_FSYS,\n\tSRC_MASK_PERIC0,\n\tSRC_MASK_PERIC1,\n\tSRC_MASK_TOP0,\n\tSRC_MASK_TOP1,\n\tSRC_MASK_MAU,\n\tSRC_MASK_ISP,\n\tSRC_ISP,\n\tDIV_TOP0,\n\tDIV_TOP1,\n\tDIV_TOP2,\n\tDIV_DISP10,\n\tDIV_MAU,\n\tDIV_FSYS0,\n\tDIV_FSYS1,\n\tDIV_FSYS2,\n\tDIV_PERIC0,\n\tDIV_PERIC1,\n\tDIV_PERIC2,\n\tDIV_PERIC3,\n\tDIV_PERIC4,\n\tSCLK_DIV_ISP0,\n\tSCLK_DIV_ISP1,\n\tDIV2_RATIO0,\n\tDIV4_RATIO,\n\tGATE_BUS_DISP1,\n\tGATE_BUS_TOP,\n\tGATE_BUS_GEN,\n\tGATE_BUS_FSYS0,\n\tGATE_BUS_FSYS2,\n\tGATE_BUS_PERIC,\n\tGATE_BUS_PERIC1,\n\tGATE_BUS_PERIS0,\n\tGATE_BUS_PERIS1,\n\tGATE_BUS_NOC,\n\tGATE_TOP_SCLK_ISP,\n\tGATE_IP_GSCL0,\n\tGATE_IP_GSCL1,\n\tGATE_IP_MFC,\n\tGATE_IP_DISP1,\n\tGATE_IP_G3D,\n\tGATE_IP_GEN,\n\tGATE_IP_FSYS,\n\tGATE_IP_PERIC,\n\tGATE_IP_PERIS,\n\tGATE_IP_MSCL,\n\tGATE_TOP_SCLK_GSCL,\n\tGATE_TOP_SCLK_DISP1,\n\tGATE_TOP_SCLK_MAU,\n\tGATE_TOP_SCLK_FSYS,\n\tGATE_TOP_SCLK_PERIC,\n\tTOP_SPARE2,\n\tSRC_CDREX,\n\tDIV_CDREX0,\n\tDIV_CDREX1,\n\tSRC_KFC,\n\tDIV_KFC0,\n\tGATE_BUS_CDREX0,\n\tGATE_BUS_CDREX1,\n};\n\nstatic const unsigned long exynos5800_clk_regs[] __initconst = {\n\tSRC_TOP8,\n\tSRC_TOP9,\n\tSRC_CAM,\n\tSRC_TOP1,\n\tDIV_TOP8,\n\tDIV_TOP9,\n\tDIV_CAM,\n\tGATE_IP_CAM,\n};\n\nstatic const struct samsung_clk_reg_dump exynos5420_set_clksrc[] = {\n\t{ .offset = SRC_MASK_CPERI,\t\t.value = 0xffffffff, },\n\t{ .offset = SRC_MASK_TOP0,\t\t.value = 0x11111111, },\n\t{ .offset = SRC_MASK_TOP1,\t\t.value = 0x11101111, },\n\t{ .offset = SRC_MASK_TOP2,\t\t.value = 0x11111110, },\n\t{ .offset = SRC_MASK_TOP7,\t\t.value = 0x00111100, },\n\t{ .offset = SRC_MASK_DISP10,\t\t.value = 0x11111110, },\n\t{ .offset = SRC_MASK_MAU,\t\t.value = 0x10000000, },\n\t{ .offset = SRC_MASK_FSYS,\t\t.value = 0x11111110, },\n\t{ .offset = SRC_MASK_PERIC0,\t\t.value = 0x11111110, },\n\t{ .offset = SRC_MASK_PERIC1,\t\t.value = 0x11111100, },\n\t{ .offset = SRC_MASK_ISP,\t\t.value = 0x11111000, },\n\t{ .offset = GATE_BUS_TOP,\t\t.value = 0xffffffff, },\n\t{ .offset = GATE_BUS_DISP1,\t\t.value = 0xffffffff, },\n\t{ .offset = GATE_IP_PERIC,\t\t.value = 0xffffffff, },\n\t{ .offset = GATE_IP_PERIS,\t\t.value = 0xffffffff, },\n};\n\n \nPNAME(mout_mspll_cpu_p) = {\"mout_sclk_cpll\", \"mout_sclk_dpll\",\n\t\t\t\t\"mout_sclk_mpll\", \"mout_sclk_spll\"};\nPNAME(mout_cpu_p) = {\"mout_apll\" , \"mout_mspll_cpu\"};\nPNAME(mout_kfc_p) = {\"mout_kpll\" , \"mout_mspll_kfc\"};\nPNAME(mout_apll_p) = {\"fin_pll\", \"fout_apll\"};\nPNAME(mout_bpll_p) = {\"fin_pll\", \"fout_bpll\"};\nPNAME(mout_cpll_p) = {\"fin_pll\", \"fout_cpll\"};\nPNAME(mout_dpll_p) = {\"fin_pll\", \"fout_dpll\"};\nPNAME(mout_epll_p) = {\"fin_pll\", \"fout_epll\"};\nPNAME(mout_ipll_p) = {\"fin_pll\", \"fout_ipll\"};\nPNAME(mout_kpll_p) = {\"fin_pll\", \"fout_kpll\"};\nPNAME(mout_mpll_p) = {\"fin_pll\", \"fout_mpll\"};\nPNAME(mout_rpll_p) = {\"fin_pll\", \"fout_rpll\"};\nPNAME(mout_spll_p) = {\"fin_pll\", \"fout_spll\"};\nPNAME(mout_vpll_p) = {\"fin_pll\", \"fout_vpll\"};\n\nPNAME(mout_group1_p) = {\"mout_sclk_cpll\", \"mout_sclk_dpll\",\n\t\t\t\t\t\"mout_sclk_mpll\"};\nPNAME(mout_group2_p) = {\"fin_pll\", \"mout_sclk_cpll\",\n\t\t\t\"mout_sclk_dpll\", \"mout_sclk_mpll\", \"mout_sclk_spll\",\n\t\t\t\"mout_sclk_ipll\", \"mout_sclk_epll\", \"mout_sclk_rpll\"};\nPNAME(mout_group3_p) = {\"mout_sclk_rpll\", \"mout_sclk_spll\"};\nPNAME(mout_group4_p) = {\"mout_sclk_ipll\", \"mout_sclk_dpll\", \"mout_sclk_mpll\"};\nPNAME(mout_group5_p) = {\"mout_sclk_vpll\", \"mout_sclk_dpll\"};\n\nPNAME(mout_fimd1_final_p) = {\"mout_fimd1\", \"mout_fimd1_opt\"};\nPNAME(mout_sw_aclk66_p)\t= {\"dout_aclk66\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk66_peric_p)\t= { \"fin_pll\", \"mout_sw_aclk66\"};\nPNAME(mout_user_pclk66_gpio_p) = {\"mout_sw_aclk66\", \"ff_sw_aclk66\"};\n\nPNAME(mout_sw_aclk200_fsys_p) = {\"dout_aclk200_fsys\", \"mout_sclk_spll\"};\nPNAME(mout_sw_pclk200_fsys_p) = {\"dout_pclk200_fsys\", \"mout_sclk_spll\"};\nPNAME(mout_user_pclk200_fsys_p)\t= {\"fin_pll\", \"mout_sw_pclk200_fsys\"};\nPNAME(mout_user_aclk200_fsys_p)\t= {\"fin_pll\", \"mout_sw_aclk200_fsys\"};\n\nPNAME(mout_sw_aclk200_fsys2_p) = {\"dout_aclk200_fsys2\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk200_fsys2_p) = {\"fin_pll\", \"mout_sw_aclk200_fsys2\"};\nPNAME(mout_sw_aclk100_noc_p) = {\"dout_aclk100_noc\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk100_noc_p) = {\"fin_pll\", \"mout_sw_aclk100_noc\"};\n\nPNAME(mout_sw_aclk400_wcore_p) = {\"dout_aclk400_wcore\", \"mout_sclk_spll\"};\nPNAME(mout_aclk400_wcore_bpll_p) = {\"mout_aclk400_wcore\", \"sclk_bpll\"};\nPNAME(mout_user_aclk400_wcore_p) = {\"fin_pll\", \"mout_sw_aclk400_wcore\"};\n\nPNAME(mout_sw_aclk400_isp_p) = {\"dout_aclk400_isp\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk400_isp_p) = {\"fin_pll\", \"mout_sw_aclk400_isp\"};\n\nPNAME(mout_sw_aclk333_432_isp0_p) = {\"dout_aclk333_432_isp0\",\n\t\t\t\t\t\"mout_sclk_spll\"};\nPNAME(mout_user_aclk333_432_isp0_p) = {\"fin_pll\", \"mout_sw_aclk333_432_isp0\"};\n\nPNAME(mout_sw_aclk333_432_isp_p) = {\"dout_aclk333_432_isp\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk333_432_isp_p) = {\"fin_pll\", \"mout_sw_aclk333_432_isp\"};\n\nPNAME(mout_sw_aclk200_p) = {\"dout_aclk200\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk200_disp1_p) = {\"fin_pll\", \"mout_sw_aclk200\"};\n\nPNAME(mout_sw_aclk400_mscl_p) = {\"dout_aclk400_mscl\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk400_mscl_p)\t= {\"fin_pll\", \"mout_sw_aclk400_mscl\"};\n\nPNAME(mout_sw_aclk333_p) = {\"dout_aclk333\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk333_p) = {\"fin_pll\", \"mout_sw_aclk333\"};\n\nPNAME(mout_sw_aclk166_p) = {\"dout_aclk166\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk166_p) = {\"fin_pll\", \"mout_sw_aclk166\"};\n\nPNAME(mout_sw_aclk266_p) = {\"dout_aclk266\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk266_p) = {\"fin_pll\", \"mout_sw_aclk266\"};\nPNAME(mout_user_aclk266_isp_p) = {\"fin_pll\", \"mout_sw_aclk266\"};\n\nPNAME(mout_sw_aclk333_432_gscl_p) = {\"dout_aclk333_432_gscl\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk333_432_gscl_p) = {\"fin_pll\", \"mout_sw_aclk333_432_gscl\"};\n\nPNAME(mout_sw_aclk300_gscl_p) = {\"dout_aclk300_gscl\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk300_gscl_p)\t= {\"fin_pll\", \"mout_sw_aclk300_gscl\"};\n\nPNAME(mout_sw_aclk300_disp1_p) = {\"dout_aclk300_disp1\", \"mout_sclk_spll\"};\nPNAME(mout_sw_aclk400_disp1_p) = {\"dout_aclk400_disp1\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk300_disp1_p) = {\"fin_pll\", \"mout_sw_aclk300_disp1\"};\nPNAME(mout_user_aclk400_disp1_p) = {\"fin_pll\", \"mout_sw_aclk400_disp1\"};\n\nPNAME(mout_sw_aclk300_jpeg_p) = {\"dout_aclk300_jpeg\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk300_jpeg_p) = {\"fin_pll\", \"mout_sw_aclk300_jpeg\"};\n\nPNAME(mout_sw_aclk_g3d_p) = {\"dout_aclk_g3d\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk_g3d_p) = {\"fin_pll\", \"mout_sw_aclk_g3d\"};\n\nPNAME(mout_sw_aclk266_g2d_p) = {\"dout_aclk266_g2d\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk266_g2d_p) = {\"fin_pll\", \"mout_sw_aclk266_g2d\"};\n\nPNAME(mout_sw_aclk333_g2d_p) = {\"dout_aclk333_g2d\", \"mout_sclk_spll\"};\nPNAME(mout_user_aclk333_g2d_p) = {\"fin_pll\", \"mout_sw_aclk333_g2d\"};\n\nPNAME(mout_audio0_p) = {\"fin_pll\", \"cdclk0\", \"mout_sclk_dpll\",\n\t\t\t\"mout_sclk_mpll\", \"mout_sclk_spll\", \"mout_sclk_ipll\",\n\t\t\t\"mout_sclk_epll\", \"mout_sclk_rpll\"};\nPNAME(mout_audio1_p) = {\"fin_pll\", \"cdclk1\", \"mout_sclk_dpll\",\n\t\t\t\"mout_sclk_mpll\", \"mout_sclk_spll\", \"mout_sclk_ipll\",\n\t\t\t\"mout_sclk_epll\", \"mout_sclk_rpll\"};\nPNAME(mout_audio2_p) = {\"fin_pll\", \"cdclk2\", \"mout_sclk_dpll\",\n\t\t\t\"mout_sclk_mpll\", \"mout_sclk_spll\", \"mout_sclk_ipll\",\n\t\t\t\"mout_sclk_epll\", \"mout_sclk_rpll\"};\nPNAME(mout_spdif_p) = {\"fin_pll\", \"dout_audio0\", \"dout_audio1\",\n\t\t\t\"dout_audio2\", \"spdif_extclk\", \"mout_sclk_ipll\",\n\t\t\t\"mout_sclk_epll\", \"mout_sclk_rpll\"};\nPNAME(mout_hdmi_p) = {\"dout_hdmi_pixel\", \"sclk_hdmiphy\"};\nPNAME(mout_maudio0_p) = {\"fin_pll\", \"maudio_clk\", \"mout_sclk_dpll\",\n\t\t\t \"mout_sclk_mpll\", \"mout_sclk_spll\", \"mout_sclk_ipll\",\n\t\t\t \"mout_sclk_epll\", \"mout_sclk_rpll\"};\nPNAME(mout_mau_epll_clk_p) = {\"mout_sclk_epll\", \"mout_sclk_dpll\",\n\t\t\t\t\"mout_sclk_mpll\", \"mout_sclk_spll\"};\nPNAME(mout_mclk_cdrex_p) = {\"mout_bpll\", \"mout_mx_mspll_ccore\"};\n\n \nPNAME(mout_epll2_5800_p)\t= { \"mout_sclk_epll\", \"ff_dout_epll2\" };\nPNAME(mout_group1_5800_p)\t= { \"mout_sclk_cpll\", \"mout_sclk_dpll\",\n\t\t\t\t\"mout_sclk_mpll\", \"ff_dout_spll2\" };\nPNAME(mout_group2_5800_p)\t= { \"mout_sclk_cpll\", \"mout_sclk_dpll\",\n\t\t\t\t\t\"mout_sclk_mpll\", \"ff_dout_spll2\",\n\t\t\t\t\t\"mout_epll2\", \"mout_sclk_ipll\" };\nPNAME(mout_group3_5800_p)\t= { \"mout_sclk_cpll\", \"mout_sclk_dpll\",\n\t\t\t\t\t\"mout_sclk_mpll\", \"ff_dout_spll2\",\n\t\t\t\t\t\"mout_epll2\" };\nPNAME(mout_group5_5800_p)\t= { \"mout_sclk_cpll\", \"mout_sclk_dpll\",\n\t\t\t\t\t\"mout_sclk_mpll\", \"mout_sclk_spll\" };\nPNAME(mout_group6_5800_p)\t= { \"mout_sclk_ipll\", \"mout_sclk_dpll\",\n\t\t\t\t\"mout_sclk_mpll\", \"ff_dout_spll2\" };\nPNAME(mout_group7_5800_p)\t= { \"mout_sclk_cpll\", \"mout_sclk_dpll\",\n\t\t\t\t\t\"mout_sclk_mpll\", \"mout_sclk_spll\",\n\t\t\t\t\t\"mout_epll2\", \"mout_sclk_ipll\" };\nPNAME(mout_mx_mspll_ccore_p)\t= {\"sclk_bpll\", \"mout_sclk_dpll\",\n\t\t\t\t\t\"mout_sclk_mpll\", \"ff_dout_spll2\",\n\t\t\t\t\t\"mout_sclk_spll\", \"mout_sclk_epll\"};\nPNAME(mout_mau_epll_clk_5800_p)\t= { \"mout_sclk_epll\", \"mout_sclk_dpll\",\n\t\t\t\t\t\"mout_sclk_mpll\",\n\t\t\t\t\t\"ff_dout_spll2\" };\nPNAME(mout_group8_5800_p)\t= { \"dout_aclk432_scaler\", \"dout_sclk_sw\" };\nPNAME(mout_group9_5800_p)\t= { \"dout_osc_div\", \"mout_sw_aclk432_scaler\" };\nPNAME(mout_group10_5800_p)\t= { \"dout_aclk432_cam\", \"dout_sclk_sw\" };\nPNAME(mout_group11_5800_p)\t= { \"dout_osc_div\", \"mout_sw_aclk432_cam\" };\nPNAME(mout_group12_5800_p)\t= { \"dout_aclkfl1_550_cam\", \"dout_sclk_sw\" };\nPNAME(mout_group13_5800_p)\t= { \"dout_osc_div\", \"mout_sw_aclkfl1_550_cam\" };\nPNAME(mout_group14_5800_p)\t= { \"dout_aclk550_cam\", \"dout_sclk_sw\" };\nPNAME(mout_group15_5800_p)\t= { \"dout_osc_div\", \"mout_sw_aclk550_cam\" };\nPNAME(mout_group16_5800_p)\t= { \"dout_osc_div\", \"mout_mau_epll_clk\" };\nPNAME(mout_mx_mspll_ccore_phy_p) = { \"sclk_bpll\", \"mout_sclk_dpll\",\n\t\t\t\t\t\"mout_sclk_mpll\", \"ff_dout_spll2\",\n\t\t\t\t\t\"mout_sclk_spll\", \"mout_sclk_epll\"};\n\n \nstatic struct samsung_fixed_rate_clock\n\t\texynos5x_fixed_rate_ext_clks[] __initdata = {\n\tFRATE(CLK_FIN_PLL, \"fin_pll\", NULL, 0, 0),\n};\n\n \nstatic const struct samsung_fixed_rate_clock exynos5x_fixed_rate_clks[] __initconst = {\n\tFRATE(CLK_SCLK_HDMIPHY, \"sclk_hdmiphy\", NULL, 0, 24000000),\n\tFRATE(0, \"sclk_pwi\", NULL, 0, 24000000),\n\tFRATE(0, \"sclk_usbh20\", NULL, 0, 48000000),\n\tFRATE(0, \"mphy_refclk_ixtal24\", NULL, 0, 48000000),\n\tFRATE(0, \"sclk_usbh20_scan_clk\", NULL, 0, 480000000),\n};\n\nstatic const struct samsung_fixed_factor_clock\n\t\texynos5x_fixed_factor_clks[] __initconst = {\n\tFFACTOR(0, \"ff_hsic_12m\", \"fin_pll\", 1, 2, 0),\n\tFFACTOR(0, \"ff_sw_aclk66\", \"mout_sw_aclk66\", 1, 2, 0),\n};\n\nstatic const struct samsung_fixed_factor_clock\n\t\texynos5800_fixed_factor_clks[] __initconst = {\n\tFFACTOR(0, \"ff_dout_epll2\", \"mout_sclk_epll\", 1, 2, 0),\n\tFFACTOR(CLK_FF_DOUT_SPLL2, \"ff_dout_spll2\", \"mout_sclk_spll\", 1, 2, 0),\n};\n\nstatic const struct samsung_mux_clock exynos5800_mux_clks[] __initconst = {\n\tMUX(0, \"mout_aclk400_isp\", mout_group3_5800_p, SRC_TOP0, 0, 3),\n\tMUX(0, \"mout_aclk400_mscl\", mout_group3_5800_p, SRC_TOP0, 4, 3),\n\tMUX(0, \"mout_aclk400_wcore\", mout_group2_5800_p, SRC_TOP0, 16, 3),\n\tMUX(0, \"mout_aclk100_noc\", mout_group1_5800_p, SRC_TOP0, 20, 2),\n\n\tMUX(0, \"mout_aclk333_432_gscl\", mout_group6_5800_p, SRC_TOP1, 0, 2),\n\tMUX(0, \"mout_aclk333_432_isp\", mout_group6_5800_p, SRC_TOP1, 4, 2),\n\tMUX(0, \"mout_aclk333_432_isp0\", mout_group6_5800_p, SRC_TOP1, 12, 2),\n\tMUX(0, \"mout_aclk266\", mout_group5_5800_p, SRC_TOP1, 20, 2),\n\tMUX(0, \"mout_aclk333\", mout_group1_5800_p, SRC_TOP1, 28, 2),\n\n\tMUX(0, \"mout_aclk400_disp1\", mout_group7_5800_p, SRC_TOP2, 4, 3),\n\tMUX(0, \"mout_aclk333_g2d\", mout_group5_5800_p, SRC_TOP2, 8, 2),\n\tMUX(0, \"mout_aclk266_g2d\", mout_group5_5800_p, SRC_TOP2, 12, 2),\n\tMUX(0, \"mout_aclk300_jpeg\", mout_group5_5800_p, SRC_TOP2, 20, 2),\n\tMUX(0, \"mout_aclk300_disp1\", mout_group5_5800_p, SRC_TOP2, 24, 2),\n\tMUX(0, \"mout_aclk300_gscl\", mout_group5_5800_p, SRC_TOP2, 28, 2),\n\n\tMUX(CLK_MOUT_MX_MSPLL_CCORE_PHY, \"mout_mx_mspll_ccore_phy\",\n\t\tmout_mx_mspll_ccore_phy_p, SRC_TOP7, 0, 3),\n\n\tMUX(CLK_MOUT_MX_MSPLL_CCORE, \"mout_mx_mspll_ccore\",\n\t\t\tmout_mx_mspll_ccore_p, SRC_TOP7, 16, 3),\n\tMUX_F(CLK_MOUT_MAU_EPLL, \"mout_mau_epll_clk\", mout_mau_epll_clk_5800_p,\n\t\t\tSRC_TOP7, 20, 2, CLK_SET_RATE_PARENT, 0),\n\tMUX(CLK_SCLK_BPLL, \"sclk_bpll\", mout_bpll_p, SRC_TOP7, 24, 1),\n\tMUX(0, \"mout_epll2\", mout_epll2_5800_p, SRC_TOP7, 28, 1),\n\n\tMUX(0, \"mout_aclk550_cam\", mout_group3_5800_p, SRC_TOP8, 16, 3),\n\tMUX(0, \"mout_aclkfl1_550_cam\", mout_group3_5800_p, SRC_TOP8, 20, 3),\n\tMUX(0, \"mout_aclk432_cam\", mout_group6_5800_p, SRC_TOP8, 24, 2),\n\tMUX(0, \"mout_aclk432_scaler\", mout_group6_5800_p, SRC_TOP8, 28, 2),\n\n\tMUX_F(CLK_MOUT_USER_MAU_EPLL, \"mout_user_mau_epll\", mout_group16_5800_p,\n\t\t\tSRC_TOP9, 8, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX(0, \"mout_user_aclk550_cam\", mout_group15_5800_p,\n\t\t\t\t\t\t\tSRC_TOP9, 16, 1),\n\tMUX(0, \"mout_user_aclkfl1_550_cam\", mout_group13_5800_p,\n\t\t\t\t\t\t\tSRC_TOP9, 20, 1),\n\tMUX(0, \"mout_user_aclk432_cam\", mout_group11_5800_p,\n\t\t\t\t\t\t\tSRC_TOP9, 24, 1),\n\tMUX(0, \"mout_user_aclk432_scaler\", mout_group9_5800_p,\n\t\t\t\t\t\t\tSRC_TOP9, 28, 1),\n\n\tMUX(0, \"mout_sw_aclk550_cam\", mout_group14_5800_p, SRC_TOP13, 16, 1),\n\tMUX(0, \"mout_sw_aclkfl1_550_cam\", mout_group12_5800_p,\n\t\t\t\t\t\t\tSRC_TOP13, 20, 1),\n\tMUX(0, \"mout_sw_aclk432_cam\", mout_group10_5800_p,\n\t\t\t\t\t\t\tSRC_TOP13, 24, 1),\n\tMUX(0, \"mout_sw_aclk432_scaler\", mout_group8_5800_p,\n\t\t\t\t\t\t\tSRC_TOP13, 28, 1),\n\n\tMUX(0, \"mout_fimd1\", mout_group2_p, SRC_DISP10, 4, 3),\n};\n\nstatic const struct samsung_div_clock exynos5800_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_ACLK400_WCORE, \"dout_aclk400_wcore\",\n\t\t\t\"mout_aclk400_wcore\", DIV_TOP0, 16, 3),\n\tDIV(0, \"dout_aclk550_cam\", \"mout_aclk550_cam\",\n\t\t\t\tDIV_TOP8, 16, 3),\n\tDIV(0, \"dout_aclkfl1_550_cam\", \"mout_aclkfl1_550_cam\",\n\t\t\t\tDIV_TOP8, 20, 3),\n\tDIV(0, \"dout_aclk432_cam\", \"mout_aclk432_cam\",\n\t\t\t\tDIV_TOP8, 24, 3),\n\tDIV(0, \"dout_aclk432_scaler\", \"mout_aclk432_scaler\",\n\t\t\t\tDIV_TOP8, 28, 3),\n\n\tDIV(0, \"dout_osc_div\", \"fin_pll\", DIV_TOP9, 20, 3),\n\tDIV(0, \"dout_sclk_sw\", \"sclk_spll\", DIV_TOP9, 24, 6),\n};\n\nstatic const struct samsung_gate_clock exynos5800_gate_clks[] __initconst = {\n\tGATE(CLK_ACLK550_CAM, \"aclk550_cam\", \"mout_user_aclk550_cam\",\n\t\t\t\tGATE_BUS_TOP, 24, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_ACLK432_SCALER, \"aclk432_scaler\", \"mout_user_aclk432_scaler\",\n\t\t\t\tGATE_BUS_TOP, 27, CLK_IS_CRITICAL, 0),\n};\n\nstatic const struct samsung_mux_clock exynos5420_mux_clks[] __initconst = {\n\tMUX(0, \"sclk_bpll\", mout_bpll_p, TOP_SPARE2, 0, 1),\n\tMUX(0, \"mout_aclk400_wcore_bpll\", mout_aclk400_wcore_bpll_p,\n\t\t\t\tTOP_SPARE2, 4, 1),\n\n\tMUX(0, \"mout_aclk400_isp\", mout_group1_p, SRC_TOP0, 0, 2),\n\tMUX(0, \"mout_aclk400_mscl\", mout_group1_p, SRC_TOP0, 4, 2),\n\tMUX(0, \"mout_aclk400_wcore\", mout_group1_p, SRC_TOP0, 16, 2),\n\tMUX(0, \"mout_aclk100_noc\", mout_group1_p, SRC_TOP0, 20, 2),\n\n\tMUX(0, \"mout_aclk333_432_gscl\", mout_group4_p, SRC_TOP1, 0, 2),\n\tMUX(0, \"mout_aclk333_432_isp\", mout_group4_p,\n\t\t\t\tSRC_TOP1, 4, 2),\n\tMUX(0, \"mout_aclk333_432_isp0\", mout_group4_p, SRC_TOP1, 12, 2),\n\tMUX(0, \"mout_aclk266\", mout_group1_p, SRC_TOP1, 20, 2),\n\tMUX(0, \"mout_aclk333\", mout_group1_p, SRC_TOP1, 28, 2),\n\n\tMUX(0, \"mout_aclk400_disp1\", mout_group1_p, SRC_TOP2, 4, 2),\n\tMUX(0, \"mout_aclk333_g2d\", mout_group1_p, SRC_TOP2, 8, 2),\n\tMUX(0, \"mout_aclk266_g2d\", mout_group1_p, SRC_TOP2, 12, 2),\n\tMUX(0, \"mout_aclk300_jpeg\", mout_group1_p, SRC_TOP2, 20, 2),\n\tMUX(0, \"mout_aclk300_disp1\", mout_group1_p, SRC_TOP2, 24, 2),\n\tMUX(0, \"mout_aclk300_gscl\", mout_group1_p, SRC_TOP2, 28, 2),\n\n\tMUX(CLK_MOUT_MX_MSPLL_CCORE, \"mout_mx_mspll_ccore\",\n\t\t\tmout_group5_5800_p, SRC_TOP7, 16, 2),\n\tMUX_F(0, \"mout_mau_epll_clk\", mout_mau_epll_clk_p, SRC_TOP7, 20, 2,\n\t      CLK_SET_RATE_PARENT, 0),\n\n\tMUX(0, \"mout_fimd1\", mout_group3_p, SRC_DISP10, 4, 1),\n};\n\nstatic const struct samsung_div_clock exynos5420_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_ACLK400_WCORE, \"dout_aclk400_wcore\",\n\t\t\t\"mout_aclk400_wcore_bpll\", DIV_TOP0, 16, 3),\n};\n\nstatic const struct samsung_gate_clock exynos5420_gate_clks[] __initconst = {\n\tGATE(CLK_SECKEY, \"seckey\", \"aclk66_psgen\", GATE_BUS_PERIS1, 1, 0, 0),\n\t \n\tGATE(CLK_MAU_EPLL, \"mau_epll\", \"mout_mau_epll_clk\",\n\t\t\tSRC_MASK_TOP7, 20, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MAUDIO0, \"sclk_maudio0\", \"dout_maudio0\",\n\t\tGATE_TOP_SCLK_MAU, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MAUPCM0, \"sclk_maupcm0\", \"dout_maupcm0\",\n\t\tGATE_TOP_SCLK_MAU, 1, CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_mux_clock exynos5x_mux_clks[] __initconst = {\n\tMUX(0, \"mout_user_pclk66_gpio\", mout_user_pclk66_gpio_p,\n\t\t\tSRC_TOP7, 4, 1),\n\tMUX(CLK_MOUT_MSPLL_KFC, \"mout_mspll_kfc\", mout_mspll_cpu_p,\n\t    SRC_TOP7, 8, 2),\n\tMUX(CLK_MOUT_MSPLL_CPU, \"mout_mspll_cpu\", mout_mspll_cpu_p,\n\t    SRC_TOP7, 12, 2),\n\tMUX_F(CLK_MOUT_APLL, \"mout_apll\", mout_apll_p, SRC_CPU, 0, 1,\n\t      CLK_SET_RATE_PARENT | CLK_RECALC_NEW_RATES, 0),\n\tMUX(0, \"mout_cpu\", mout_cpu_p, SRC_CPU, 16, 1),\n\tMUX_F(CLK_MOUT_KPLL, \"mout_kpll\", mout_kpll_p, SRC_KFC, 0, 1,\n\t      CLK_SET_RATE_PARENT | CLK_RECALC_NEW_RATES, 0),\n\tMUX(0, \"mout_kfc\", mout_kfc_p, SRC_KFC, 16, 1),\n\n\tMUX(0, \"mout_aclk200\", mout_group1_p, SRC_TOP0, 8, 2),\n\tMUX(0, \"mout_aclk200_fsys2\", mout_group1_p, SRC_TOP0, 12, 2),\n\tMUX(0, \"mout_pclk200_fsys\", mout_group1_p, SRC_TOP0, 24, 2),\n\tMUX(0, \"mout_aclk200_fsys\", mout_group1_p, SRC_TOP0, 28, 2),\n\n\tMUX(0, \"mout_aclk66\", mout_group1_p, SRC_TOP1, 8, 2),\n\tMUX(0, \"mout_aclk166\", mout_group1_p, SRC_TOP1, 24, 2),\n\n\tMUX_F(0, \"mout_aclk_g3d\", mout_group5_p, SRC_TOP2, 16, 1,\n\t      CLK_SET_RATE_PARENT, 0),\n\n\tMUX(0, \"mout_user_aclk400_isp\", mout_user_aclk400_isp_p,\n\t\t\tSRC_TOP3, 0, 1),\n\tMUX(0, \"mout_user_aclk400_mscl\", mout_user_aclk400_mscl_p,\n\t\t\tSRC_TOP3, 4, 1),\n\tMUX(CLK_MOUT_USER_ACLK200_DISP1, \"mout_user_aclk200_disp1\",\n\t\t\tmout_user_aclk200_disp1_p, SRC_TOP3, 8, 1),\n\tMUX(0, \"mout_user_aclk200_fsys2\", mout_user_aclk200_fsys2_p,\n\t\t\tSRC_TOP3, 12, 1),\n\tMUX(0, \"mout_user_aclk400_wcore\", mout_user_aclk400_wcore_p,\n\t\t\tSRC_TOP3, 16, 1),\n\tMUX(0, \"mout_user_aclk100_noc\", mout_user_aclk100_noc_p,\n\t\t\tSRC_TOP3, 20, 1),\n\tMUX(0, \"mout_user_pclk200_fsys\", mout_user_pclk200_fsys_p,\n\t\t\tSRC_TOP3, 24, 1),\n\tMUX(0, \"mout_user_aclk200_fsys\", mout_user_aclk200_fsys_p,\n\t\t\tSRC_TOP3, 28, 1),\n\n\tMUX(0, \"mout_user_aclk333_432_gscl\", mout_user_aclk333_432_gscl_p,\n\t\t\tSRC_TOP4, 0, 1),\n\tMUX(0, \"mout_user_aclk333_432_isp\", mout_user_aclk333_432_isp_p,\n\t\t\tSRC_TOP4, 4, 1),\n\tMUX(0, \"mout_user_aclk66_peric\", mout_user_aclk66_peric_p,\n\t\t\tSRC_TOP4, 8, 1),\n\tMUX(0, \"mout_user_aclk333_432_isp0\", mout_user_aclk333_432_isp0_p,\n\t\t\tSRC_TOP4, 12, 1),\n\tMUX(0, \"mout_user_aclk266_isp\", mout_user_aclk266_isp_p,\n\t\t\tSRC_TOP4, 16, 1),\n\tMUX(0, \"mout_user_aclk266\", mout_user_aclk266_p, SRC_TOP4, 20, 1),\n\tMUX(0, \"mout_user_aclk166\", mout_user_aclk166_p, SRC_TOP4, 24, 1),\n\tMUX(CLK_MOUT_USER_ACLK333, \"mout_user_aclk333\", mout_user_aclk333_p,\n\t\t\tSRC_TOP4, 28, 1),\n\n\tMUX(CLK_MOUT_USER_ACLK400_DISP1, \"mout_user_aclk400_disp1\",\n\t\t\tmout_user_aclk400_disp1_p, SRC_TOP5, 0, 1),\n\tMUX(0, \"mout_user_aclk66_psgen\", mout_user_aclk66_peric_p,\n\t\t\tSRC_TOP5, 4, 1),\n\tMUX(0, \"mout_user_aclk333_g2d\", mout_user_aclk333_g2d_p,\n\t\t\tSRC_TOP5, 8, 1),\n\tMUX(0, \"mout_user_aclk266_g2d\", mout_user_aclk266_g2d_p,\n\t\t\tSRC_TOP5, 12, 1),\n\tMUX_F(CLK_MOUT_G3D, \"mout_user_aclk_g3d\", mout_user_aclk_g3d_p,\n\t\t\tSRC_TOP5, 16, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX(0, \"mout_user_aclk300_jpeg\", mout_user_aclk300_jpeg_p,\n\t\t\tSRC_TOP5, 20, 1),\n\tMUX(CLK_MOUT_USER_ACLK300_DISP1, \"mout_user_aclk300_disp1\",\n\t\t\tmout_user_aclk300_disp1_p, SRC_TOP5, 24, 1),\n\tMUX(CLK_MOUT_USER_ACLK300_GSCL, \"mout_user_aclk300_gscl\",\n\t\t\tmout_user_aclk300_gscl_p, SRC_TOP5, 28, 1),\n\n\tMUX(0, \"mout_sclk_mpll\", mout_mpll_p, SRC_TOP6, 0, 1),\n\tMUX_F(CLK_MOUT_VPLL, \"mout_sclk_vpll\", mout_vpll_p, SRC_TOP6, 4, 1,\n\t      CLK_SET_RATE_PARENT, 0),\n\tMUX(CLK_MOUT_SCLK_SPLL, \"mout_sclk_spll\", mout_spll_p, SRC_TOP6, 8, 1),\n\tMUX(0, \"mout_sclk_ipll\", mout_ipll_p, SRC_TOP6, 12, 1),\n\tMUX(0, \"mout_sclk_rpll\", mout_rpll_p, SRC_TOP6, 16, 1),\n\tMUX_F(CLK_MOUT_EPLL, \"mout_sclk_epll\", mout_epll_p, SRC_TOP6, 20, 1,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tMUX(0, \"mout_sclk_dpll\", mout_dpll_p, SRC_TOP6, 24, 1),\n\tMUX(0, \"mout_sclk_cpll\", mout_cpll_p, SRC_TOP6, 28, 1),\n\n\tMUX(0, \"mout_sw_aclk400_isp\", mout_sw_aclk400_isp_p,\n\t\t\tSRC_TOP10, 0, 1),\n\tMUX(0, \"mout_sw_aclk400_mscl\", mout_sw_aclk400_mscl_p,\n\t\t\tSRC_TOP10, 4, 1),\n\tMUX(CLK_MOUT_SW_ACLK200, \"mout_sw_aclk200\", mout_sw_aclk200_p,\n\t\t\tSRC_TOP10, 8, 1),\n\tMUX(0, \"mout_sw_aclk200_fsys2\", mout_sw_aclk200_fsys2_p,\n\t\t\tSRC_TOP10, 12, 1),\n\tMUX(0, \"mout_sw_aclk400_wcore\", mout_sw_aclk400_wcore_p,\n\t\t\tSRC_TOP10, 16, 1),\n\tMUX(0, \"mout_sw_aclk100_noc\", mout_sw_aclk100_noc_p,\n\t\t\tSRC_TOP10, 20, 1),\n\tMUX(0, \"mout_sw_pclk200_fsys\", mout_sw_pclk200_fsys_p,\n\t\t\tSRC_TOP10, 24, 1),\n\tMUX(0, \"mout_sw_aclk200_fsys\", mout_sw_aclk200_fsys_p,\n\t\t\tSRC_TOP10, 28, 1),\n\n\tMUX(0, \"mout_sw_aclk333_432_gscl\", mout_sw_aclk333_432_gscl_p,\n\t\t\tSRC_TOP11, 0, 1),\n\tMUX(0, \"mout_sw_aclk333_432_isp\", mout_sw_aclk333_432_isp_p,\n\t\t\tSRC_TOP11, 4, 1),\n\tMUX(0, \"mout_sw_aclk66\", mout_sw_aclk66_p, SRC_TOP11, 8, 1),\n\tMUX(0, \"mout_sw_aclk333_432_isp0\", mout_sw_aclk333_432_isp0_p,\n\t\t\tSRC_TOP11, 12, 1),\n\tMUX(0, \"mout_sw_aclk266\", mout_sw_aclk266_p, SRC_TOP11, 20, 1),\n\tMUX(0, \"mout_sw_aclk166\", mout_sw_aclk166_p, SRC_TOP11, 24, 1),\n\tMUX(CLK_MOUT_SW_ACLK333, \"mout_sw_aclk333\", mout_sw_aclk333_p,\n\t\t\tSRC_TOP11, 28, 1),\n\n\tMUX(CLK_MOUT_SW_ACLK400, \"mout_sw_aclk400_disp1\",\n\t\t\tmout_sw_aclk400_disp1_p, SRC_TOP12, 4, 1),\n\tMUX(0, \"mout_sw_aclk333_g2d\", mout_sw_aclk333_g2d_p,\n\t\t\tSRC_TOP12, 8, 1),\n\tMUX(0, \"mout_sw_aclk266_g2d\", mout_sw_aclk266_g2d_p,\n\t\t\tSRC_TOP12, 12, 1),\n\tMUX_F(CLK_MOUT_SW_ACLK_G3D, \"mout_sw_aclk_g3d\", mout_sw_aclk_g3d_p,\n\t\t\tSRC_TOP12, 16, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX(0, \"mout_sw_aclk300_jpeg\", mout_sw_aclk300_jpeg_p,\n\t\t\tSRC_TOP12, 20, 1),\n\tMUX(CLK_MOUT_SW_ACLK300, \"mout_sw_aclk300_disp1\",\n\t\t\tmout_sw_aclk300_disp1_p, SRC_TOP12, 24, 1),\n\tMUX(CLK_MOUT_SW_ACLK300_GSCL, \"mout_sw_aclk300_gscl\",\n\t\t\tmout_sw_aclk300_gscl_p, SRC_TOP12, 28, 1),\n\n\t \n\tMUX(0, \"mout_mipi1\", mout_group2_p, SRC_DISP10, 16, 3),\n\tMUX(0, \"mout_dp1\", mout_group2_p, SRC_DISP10, 20, 3),\n\tMUX(0, \"mout_pixel\", mout_group2_p, SRC_DISP10, 24, 3),\n\tMUX(CLK_MOUT_HDMI, \"mout_hdmi\", mout_hdmi_p, SRC_DISP10, 28, 1),\n\tMUX(0, \"mout_fimd1_opt\", mout_group2_p, SRC_DISP10, 8, 3),\n\n\tMUX(0, \"mout_fimd1_final\", mout_fimd1_final_p, TOP_SPARE2, 8, 1),\n\n\t \n\tMUX_F(CLK_MOUT_MCLK_CDREX, \"mout_mclk_cdrex\", mout_mclk_cdrex_p,\n\t\t\tSRC_CDREX, 4, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX_F(CLK_MOUT_BPLL, \"mout_bpll\", mout_bpll_p, SRC_CDREX, 0, 1,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\n\t \n\tMUX(CLK_MOUT_MAUDIO0, \"mout_maudio0\", mout_maudio0_p, SRC_MAU, 28, 3),\n\n\t \n\tMUX(0, \"mout_usbd301\", mout_group2_p, SRC_FSYS, 4, 3),\n\tMUX(0, \"mout_mmc0\", mout_group2_p, SRC_FSYS, 8, 3),\n\tMUX(0, \"mout_mmc1\", mout_group2_p, SRC_FSYS, 12, 3),\n\tMUX(0, \"mout_mmc2\", mout_group2_p, SRC_FSYS, 16, 3),\n\tMUX(0, \"mout_usbd300\", mout_group2_p, SRC_FSYS, 20, 3),\n\tMUX(0, \"mout_unipro\", mout_group2_p, SRC_FSYS, 24, 3),\n\tMUX(0, \"mout_mphy_refclk\", mout_group2_p, SRC_FSYS, 28, 3),\n\n\t \n\tMUX(0, \"mout_uart0\", mout_group2_p, SRC_PERIC0, 4, 3),\n\tMUX(0, \"mout_uart1\", mout_group2_p, SRC_PERIC0, 8, 3),\n\tMUX(0, \"mout_uart2\", mout_group2_p, SRC_PERIC0, 12, 3),\n\tMUX(0, \"mout_uart3\", mout_group2_p, SRC_PERIC0, 16, 3),\n\tMUX(0, \"mout_pwm\", mout_group2_p, SRC_PERIC0, 24, 3),\n\tMUX(0, \"mout_spdif\", mout_spdif_p, SRC_PERIC0, 28, 3),\n\tMUX(0, \"mout_audio0\", mout_audio0_p, SRC_PERIC1, 8, 3),\n\tMUX(0, \"mout_audio1\", mout_audio1_p, SRC_PERIC1, 12, 3),\n\tMUX(0, \"mout_audio2\", mout_audio2_p, SRC_PERIC1, 16, 3),\n\tMUX(0, \"mout_spi0\", mout_group2_p, SRC_PERIC1, 20, 3),\n\tMUX(0, \"mout_spi1\", mout_group2_p, SRC_PERIC1, 24, 3),\n\tMUX(0, \"mout_spi2\", mout_group2_p, SRC_PERIC1, 28, 3),\n\n\t \n\tMUX(0, \"mout_pwm_isp\", mout_group2_p, SRC_ISP, 24, 3),\n\tMUX(0, \"mout_uart_isp\", mout_group2_p, SRC_ISP, 20, 3),\n\tMUX(0, \"mout_spi0_isp\", mout_group2_p, SRC_ISP, 12, 3),\n\tMUX(0, \"mout_spi1_isp\", mout_group2_p, SRC_ISP, 16, 3),\n\tMUX(0, \"mout_isp_sensor\", mout_group2_p, SRC_ISP, 28, 3),\n};\n\nstatic const struct samsung_div_clock exynos5x_div_clks[] __initconst = {\n\tDIV(0, \"div_arm\", \"mout_cpu\", DIV_CPU0, 0, 3),\n\tDIV(0, \"sclk_apll\", \"mout_apll\", DIV_CPU0, 24, 3),\n\tDIV(0, \"armclk2\", \"div_arm\", DIV_CPU0, 28, 3),\n\tDIV(0, \"div_kfc\", \"mout_kfc\", DIV_KFC0, 0, 3),\n\tDIV(0, \"sclk_kpll\", \"mout_kpll\", DIV_KFC0, 24, 3),\n\n\tDIV(CLK_DOUT_ACLK400_ISP, \"dout_aclk400_isp\", \"mout_aclk400_isp\",\n\t\t\tDIV_TOP0, 0, 3),\n\tDIV(CLK_DOUT_ACLK400_MSCL, \"dout_aclk400_mscl\", \"mout_aclk400_mscl\",\n\t\t\tDIV_TOP0, 4, 3),\n\tDIV(CLK_DOUT_ACLK200, \"dout_aclk200\", \"mout_aclk200\",\n\t\t\tDIV_TOP0, 8, 3),\n\tDIV(CLK_DOUT_ACLK200_FSYS2, \"dout_aclk200_fsys2\", \"mout_aclk200_fsys2\",\n\t\t\tDIV_TOP0, 12, 3),\n\tDIV(CLK_DOUT_ACLK100_NOC, \"dout_aclk100_noc\", \"mout_aclk100_noc\",\n\t\t\tDIV_TOP0, 20, 3),\n\tDIV(CLK_DOUT_PCLK200_FSYS, \"dout_pclk200_fsys\", \"mout_pclk200_fsys\",\n\t\t\tDIV_TOP0, 24, 3),\n\tDIV(CLK_DOUT_ACLK200_FSYS, \"dout_aclk200_fsys\", \"mout_aclk200_fsys\",\n\t\t\tDIV_TOP0, 28, 3),\n\tDIV(CLK_DOUT_ACLK333_432_GSCL, \"dout_aclk333_432_gscl\",\n\t\t\t\"mout_aclk333_432_gscl\", DIV_TOP1, 0, 3),\n\tDIV(CLK_DOUT_ACLK333_432_ISP, \"dout_aclk333_432_isp\",\n\t\t\t\"mout_aclk333_432_isp\", DIV_TOP1, 4, 3),\n\tDIV(CLK_DOUT_ACLK66, \"dout_aclk66\", \"mout_aclk66\",\n\t\t\tDIV_TOP1, 8, 6),\n\tDIV(CLK_DOUT_ACLK333_432_ISP0, \"dout_aclk333_432_isp0\",\n\t\t\t\"mout_aclk333_432_isp0\", DIV_TOP1, 16, 3),\n\tDIV(CLK_DOUT_ACLK266, \"dout_aclk266\", \"mout_aclk266\",\n\t\t\tDIV_TOP1, 20, 3),\n\tDIV(CLK_DOUT_ACLK166, \"dout_aclk166\", \"mout_aclk166\",\n\t\t\tDIV_TOP1, 24, 3),\n\tDIV(CLK_DOUT_ACLK333, \"dout_aclk333\", \"mout_aclk333\",\n\t\t\tDIV_TOP1, 28, 3),\n\n\tDIV(CLK_DOUT_ACLK333_G2D, \"dout_aclk333_g2d\", \"mout_aclk333_g2d\",\n\t\t\tDIV_TOP2, 8, 3),\n\tDIV(CLK_DOUT_ACLK266_G2D, \"dout_aclk266_g2d\", \"mout_aclk266_g2d\",\n\t\t\tDIV_TOP2, 12, 3),\n\tDIV_F(CLK_DOUT_ACLK_G3D, \"dout_aclk_g3d\", \"mout_aclk_g3d\", DIV_TOP2,\n\t\t\t16, 3, CLK_SET_RATE_PARENT, 0),\n\tDIV(CLK_DOUT_ACLK300_JPEG, \"dout_aclk300_jpeg\", \"mout_aclk300_jpeg\",\n\t\t\tDIV_TOP2, 20, 3),\n\tDIV(CLK_DOUT_ACLK300_DISP1, \"dout_aclk300_disp1\",\n\t\t\t\"mout_aclk300_disp1\", DIV_TOP2, 24, 3),\n\tDIV(CLK_DOUT_ACLK300_GSCL, \"dout_aclk300_gscl\", \"mout_aclk300_gscl\",\n\t\t\tDIV_TOP2, 28, 3),\n\n\t \n\tDIV(0, \"dout_fimd1\", \"mout_fimd1_final\", DIV_DISP10, 0, 4),\n\tDIV(0, \"dout_mipi1\", \"mout_mipi1\", DIV_DISP10, 16, 8),\n\tDIV(0, \"dout_dp1\", \"mout_dp1\", DIV_DISP10, 24, 4),\n\tDIV(CLK_DOUT_PIXEL, \"dout_hdmi_pixel\", \"mout_pixel\", DIV_DISP10, 28, 4),\n\tDIV(CLK_DOUT_ACLK400_DISP1, \"dout_aclk400_disp1\",\n\t\t\t\"mout_aclk400_disp1\", DIV_TOP2, 4, 3),\n\n\t \n\t \n\tDIV_F(CLK_DOUT_PCLK_CDREX, \"dout_pclk_cdrex\", \"dout_aclk_cdrex1\",\n\t\t\tDIV_CDREX0, 28, 3, CLK_GET_RATE_NOCACHE, 0),\n\tDIV_F(CLK_DOUT_PCLK_DREX0, \"dout_pclk_drex0\", \"dout_cclk_drex0\",\n\t\t\tDIV_CDREX0, 28, 3, CLK_GET_RATE_NOCACHE, 0),\n\tDIV_F(CLK_DOUT_PCLK_DREX1, \"dout_pclk_drex1\", \"dout_cclk_drex0\",\n\t\t\tDIV_CDREX0, 28, 3, CLK_GET_RATE_NOCACHE, 0),\n\n\tDIV_F(CLK_DOUT_SCLK_CDREX, \"dout_sclk_cdrex\", \"mout_mclk_cdrex\",\n\t\t\tDIV_CDREX0, 24, 3, CLK_SET_RATE_PARENT, 0),\n\tDIV(CLK_DOUT_ACLK_CDREX1, \"dout_aclk_cdrex1\", \"dout_clk2x_phy0\",\n\t\t\tDIV_CDREX0, 16, 3),\n\tDIV(CLK_DOUT_CCLK_DREX0, \"dout_cclk_drex0\", \"dout_clk2x_phy0\",\n\t\t\tDIV_CDREX0, 8, 3),\n\tDIV(CLK_DOUT_CLK2X_PHY0, \"dout_clk2x_phy0\", \"dout_sclk_cdrex\",\n\t\t\tDIV_CDREX0, 3, 5),\n\n\tDIV(CLK_DOUT_PCLK_CORE_MEM, \"dout_pclk_core_mem\", \"mout_mclk_cdrex\",\n\t\t\tDIV_CDREX1, 8, 3),\n\n\t \n\tDIV(0, \"dout_maudio0\", \"mout_maudio0\", DIV_MAU, 20, 4),\n\tDIV(0, \"dout_maupcm0\", \"dout_maudio0\", DIV_MAU, 24, 8),\n\n\t \n\tDIV(0, \"dout_usbphy301\", \"mout_usbd301\", DIV_FSYS0, 12, 4),\n\tDIV(0, \"dout_usbphy300\", \"mout_usbd300\", DIV_FSYS0, 16, 4),\n\tDIV(0, \"dout_usbd301\", \"mout_usbd301\", DIV_FSYS0, 20, 4),\n\tDIV(0, \"dout_usbd300\", \"mout_usbd300\", DIV_FSYS0, 24, 4),\n\n\t \n\tDIV(0, \"dout_mmc0\", \"mout_mmc0\", DIV_FSYS1, 0, 10),\n\tDIV(0, \"dout_mmc1\", \"mout_mmc1\", DIV_FSYS1, 10, 10),\n\tDIV(0, \"dout_mmc2\", \"mout_mmc2\", DIV_FSYS1, 20, 10),\n\n\tDIV(0, \"dout_unipro\", \"mout_unipro\", DIV_FSYS2, 24, 8),\n\tDIV(0, \"dout_mphy_refclk\", \"mout_mphy_refclk\", DIV_FSYS2, 16, 8),\n\n\t \n\tDIV(0, \"dout_uart0\", \"mout_uart0\", DIV_PERIC0, 8, 4),\n\tDIV(0, \"dout_uart1\", \"mout_uart1\", DIV_PERIC0, 12, 4),\n\tDIV(0, \"dout_uart2\", \"mout_uart2\", DIV_PERIC0, 16, 4),\n\tDIV(0, \"dout_uart3\", \"mout_uart3\", DIV_PERIC0, 20, 4),\n\tDIV(0, \"dout_pwm\", \"mout_pwm\", DIV_PERIC0, 28, 4),\n\n\t \n\tDIV(0, \"dout_spi0\", \"mout_spi0\", DIV_PERIC1, 20, 4),\n\tDIV(0, \"dout_spi1\", \"mout_spi1\", DIV_PERIC1, 24, 4),\n\tDIV(0, \"dout_spi2\", \"mout_spi2\", DIV_PERIC1, 28, 4),\n\n\n\t \n\tDIV(0, \"dout_pcm1\", \"dout_audio1\", DIV_PERIC2, 16, 8),\n\tDIV(0, \"dout_pcm2\", \"dout_audio2\", DIV_PERIC2, 24, 8),\n\n\t \n\tDIV(0, \"dout_i2s1\", \"dout_audio1\", DIV_PERIC3, 6, 6),\n\tDIV(0, \"dout_i2s2\", \"dout_audio2\", DIV_PERIC3, 12, 6),\n\tDIV(0, \"dout_audio0\", \"mout_audio0\", DIV_PERIC3, 20, 4),\n\tDIV(0, \"dout_audio1\", \"mout_audio1\", DIV_PERIC3, 24, 4),\n\tDIV(0, \"dout_audio2\", \"mout_audio2\", DIV_PERIC3, 28, 4),\n\n\t \n\tDIV(0, \"dout_spi0_pre\", \"dout_spi0\", DIV_PERIC4, 8, 8),\n\tDIV(0, \"dout_spi1_pre\", \"dout_spi1\", DIV_PERIC4, 16, 8),\n\tDIV(0, \"dout_spi2_pre\", \"dout_spi2\", DIV_PERIC4, 24, 8),\n\n\t \n\tDIV(0, \"dout_gscl_blk_333\", \"aclk333_432_gscl\", DIV2_RATIO0, 6, 2),\n\n\t \n\tDIV(0, \"dout_gen_blk\", \"mout_user_aclk266\", DIV2_RATIO0, 8, 1),\n\tDIV(0, \"dout_jpg_blk\", \"aclk166\", DIV2_RATIO0, 20, 1),\n\n\t \n\tDIV(0, \"dout_isp_sensor0\", \"mout_isp_sensor\", SCLK_DIV_ISP0, 8, 8),\n\tDIV(0, \"dout_isp_sensor1\", \"mout_isp_sensor\", SCLK_DIV_ISP0, 16, 8),\n\tDIV(0, \"dout_isp_sensor2\", \"mout_isp_sensor\", SCLK_DIV_ISP0, 24, 8),\n\tDIV(0, \"dout_pwm_isp\", \"mout_pwm_isp\", SCLK_DIV_ISP1, 28, 4),\n\tDIV(0, \"dout_uart_isp\", \"mout_uart_isp\", SCLK_DIV_ISP1, 24, 4),\n\tDIV(0, \"dout_spi0_isp\", \"mout_spi0_isp\", SCLK_DIV_ISP1, 16, 4),\n\tDIV(0, \"dout_spi1_isp\", \"mout_spi1_isp\", SCLK_DIV_ISP1, 20, 4),\n\tDIV_F(0, \"dout_spi0_isp_pre\", \"dout_spi0_isp\", SCLK_DIV_ISP1, 0, 8,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV_F(0, \"dout_spi1_isp_pre\", \"dout_spi1_isp\", SCLK_DIV_ISP1, 8, 8,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_gate_clock exynos5x_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_MDMA0, \"mdma0\", \"aclk266_g2d\", GATE_IP_G2D, 1, 0, 0),\n\tGATE(CLK_SSS, \"sss\", \"aclk266_g2d\", GATE_IP_G2D, 2, 0, 0),\n\tGATE(CLK_G2D, \"g2d\", \"aclk333_g2d\", GATE_IP_G2D, 3, 0, 0),\n\tGATE(CLK_SMMU_MDMA0, \"smmu_mdma0\", \"aclk266_g2d\", GATE_IP_G2D, 5, 0, 0),\n\tGATE(CLK_SMMU_G2D, \"smmu_g2d\", \"aclk333_g2d\", GATE_IP_G2D, 7, 0, 0),\n\n\tGATE(0, \"aclk200_fsys\", \"mout_user_aclk200_fsys\",\n\t\t\tGATE_BUS_FSYS0, 9, CLK_IS_CRITICAL, 0),\n\tGATE(0, \"aclk200_fsys2\", \"mout_user_aclk200_fsys2\",\n\t\t\tGATE_BUS_FSYS0, 10, CLK_IGNORE_UNUSED, 0),\n\n\tGATE(0, \"aclk333_g2d\", \"mout_user_aclk333_g2d\",\n\t\t\tGATE_BUS_TOP, 0, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"aclk266_g2d\", \"mout_user_aclk266_g2d\",\n\t\t\tGATE_BUS_TOP, 1, CLK_IS_CRITICAL, 0),\n\tGATE(0, \"aclk300_jpeg\", \"mout_user_aclk300_jpeg\",\n\t\t\tGATE_BUS_TOP, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"aclk333_432_isp0\", \"mout_user_aclk333_432_isp0\",\n\t\t\tGATE_BUS_TOP, 5, CLK_IS_CRITICAL, 0),\n\tGATE(0, \"aclk300_gscl\", \"mout_user_aclk300_gscl\",\n\t\t\tGATE_BUS_TOP, 6, CLK_IS_CRITICAL, 0),\n\tGATE(0, \"aclk333_432_gscl\", \"mout_user_aclk333_432_gscl\",\n\t\t\tGATE_BUS_TOP, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"aclk333_432_isp\", \"mout_user_aclk333_432_isp\",\n\t\t\tGATE_BUS_TOP, 8, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_PCLK66_GPIO, \"pclk66_gpio\", \"mout_user_pclk66_gpio\",\n\t\t\tGATE_BUS_TOP, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"aclk66_psgen\", \"mout_user_aclk66_psgen\",\n\t\t\tGATE_BUS_TOP, 10, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"aclk266_isp\", \"mout_user_aclk266_isp\",\n\t\t\tGATE_BUS_TOP, 13, CLK_IS_CRITICAL, 0),\n\tGATE(0, \"aclk166\", \"mout_user_aclk166\",\n\t\t\tGATE_BUS_TOP, 14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK333, \"aclk333\", \"mout_user_aclk333\",\n\t\t\tGATE_BUS_TOP, 15, CLK_IS_CRITICAL, 0),\n\tGATE(0, \"aclk400_isp\", \"mout_user_aclk400_isp\",\n\t\t\tGATE_BUS_TOP, 16, CLK_IS_CRITICAL, 0),\n\tGATE(0, \"aclk400_mscl\", \"mout_user_aclk400_mscl\",\n\t\t\tGATE_BUS_TOP, 17, CLK_IS_CRITICAL, 0),\n\tGATE(0, \"aclk200_disp1\", \"mout_user_aclk200_disp1\",\n\t\t\tGATE_BUS_TOP, 18, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_SCLK_MPHY_IXTAL24, \"sclk_mphy_ixtal24\", \"mphy_refclk_ixtal24\",\n\t\t\tGATE_BUS_TOP, 28, 0, 0),\n\tGATE(CLK_SCLK_HSIC_12M, \"sclk_hsic_12m\", \"ff_hsic_12m\",\n\t\t\tGATE_BUS_TOP, 29, 0, 0),\n\n\tGATE(0, \"aclk300_disp1\", \"mout_user_aclk300_disp1\",\n\t\t\tSRC_MASK_TOP2, 24, CLK_IS_CRITICAL, 0),\n\n\t \n\tGATE(CLK_SCLK_UART0, \"sclk_uart0\", \"dout_uart0\",\n\t\tGATE_TOP_SCLK_PERIC, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART1, \"sclk_uart1\", \"dout_uart1\",\n\t\tGATE_TOP_SCLK_PERIC, 1, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART2, \"sclk_uart2\", \"dout_uart2\",\n\t\tGATE_TOP_SCLK_PERIC, 2, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART3, \"sclk_uart3\", \"dout_uart3\",\n\t\tGATE_TOP_SCLK_PERIC, 3, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI0, \"sclk_spi0\", \"dout_spi0_pre\",\n\t\tGATE_TOP_SCLK_PERIC, 6, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI1, \"sclk_spi1\", \"dout_spi1_pre\",\n\t\tGATE_TOP_SCLK_PERIC, 7, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI2, \"sclk_spi2\", \"dout_spi2_pre\",\n\t\tGATE_TOP_SCLK_PERIC, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPDIF, \"sclk_spdif\", \"mout_spdif\",\n\t\tGATE_TOP_SCLK_PERIC, 9, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_PWM, \"sclk_pwm\", \"dout_pwm\",\n\t\tGATE_TOP_SCLK_PERIC, 11, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_PCM1, \"sclk_pcm1\", \"dout_pcm1\",\n\t\tGATE_TOP_SCLK_PERIC, 15, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_PCM2, \"sclk_pcm2\", \"dout_pcm2\",\n\t\tGATE_TOP_SCLK_PERIC, 16, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_I2S1, \"sclk_i2s1\", \"dout_i2s1\",\n\t\tGATE_TOP_SCLK_PERIC, 17, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_I2S2, \"sclk_i2s2\", \"dout_i2s2\",\n\t\tGATE_TOP_SCLK_PERIC, 18, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_SCLK_MMC0, \"sclk_mmc0\", \"dout_mmc0\",\n\t\tGATE_TOP_SCLK_FSYS, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC1, \"sclk_mmc1\", \"dout_mmc1\",\n\t\tGATE_TOP_SCLK_FSYS, 1, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC2, \"sclk_mmc2\", \"dout_mmc2\",\n\t\tGATE_TOP_SCLK_FSYS, 2, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_USBPHY301, \"sclk_usbphy301\", \"dout_usbphy301\",\n\t\tGATE_TOP_SCLK_FSYS, 7, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_USBPHY300, \"sclk_usbphy300\", \"dout_usbphy300\",\n\t\tGATE_TOP_SCLK_FSYS, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_USBD300, \"sclk_usbd300\", \"dout_usbd300\",\n\t\tGATE_TOP_SCLK_FSYS, 9, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_USBD301, \"sclk_usbd301\", \"dout_usbd301\",\n\t\tGATE_TOP_SCLK_FSYS, 10, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_SCLK_FIMD1, \"sclk_fimd1\", \"dout_fimd1\",\n\t\t\tGATE_TOP_SCLK_DISP1, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MIPI1, \"sclk_mipi1\", \"dout_mipi1\",\n\t\t\tGATE_TOP_SCLK_DISP1, 3, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_HDMI, \"sclk_hdmi\", \"mout_hdmi\",\n\t\t\tGATE_TOP_SCLK_DISP1, 9, 0, 0),\n\tGATE(CLK_SCLK_PIXEL, \"sclk_pixel\", \"dout_hdmi_pixel\",\n\t\t\tGATE_TOP_SCLK_DISP1, 10, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_DP1, \"sclk_dp1\", \"dout_dp1\",\n\t\t\tGATE_TOP_SCLK_DISP1, 20, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_TSI, \"tsi\", \"aclk200_fsys\", GATE_BUS_FSYS0, 0, 0, 0),\n\tGATE(CLK_PDMA0, \"pdma0\", \"aclk200_fsys\", GATE_BUS_FSYS0, 1, 0, 0),\n\tGATE(CLK_PDMA1, \"pdma1\", \"aclk200_fsys\", GATE_BUS_FSYS0, 2, 0, 0),\n\tGATE(CLK_UFS, \"ufs\", \"aclk200_fsys2\", GATE_BUS_FSYS0, 3, 0, 0),\n\tGATE(CLK_RTIC, \"rtic\", \"aclk200_fsys\", GATE_IP_FSYS, 9, 0, 0),\n\tGATE(CLK_MMC0, \"mmc0\", \"aclk200_fsys2\", GATE_IP_FSYS, 12, 0, 0),\n\tGATE(CLK_MMC1, \"mmc1\", \"aclk200_fsys2\", GATE_IP_FSYS, 13, 0, 0),\n\tGATE(CLK_MMC2, \"mmc2\", \"aclk200_fsys2\", GATE_IP_FSYS, 14, 0, 0),\n\tGATE(CLK_SROMC, \"sromc\", \"aclk200_fsys2\",\n\t\t\tGATE_IP_FSYS, 17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_USBH20, \"usbh20\", \"aclk200_fsys\", GATE_IP_FSYS, 18, 0, 0),\n\tGATE(CLK_USBD300, \"usbd300\", \"aclk200_fsys\", GATE_IP_FSYS, 19, 0, 0),\n\tGATE(CLK_USBD301, \"usbd301\", \"aclk200_fsys\", GATE_IP_FSYS, 20, 0, 0),\n\tGATE(CLK_SCLK_UNIPRO, \"sclk_unipro\", \"dout_unipro\",\n\t\t\tSRC_MASK_FSYS, 24, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_UART0, \"uart0\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 0, 0, 0),\n\tGATE(CLK_UART1, \"uart1\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 1, 0, 0),\n\tGATE(CLK_UART2, \"uart2\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 2, 0, 0),\n\tGATE(CLK_UART3, \"uart3\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 3, 0, 0),\n\tGATE(CLK_I2C0, \"i2c0\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 6, 0, 0),\n\tGATE(CLK_I2C1, \"i2c1\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 7, 0, 0),\n\tGATE(CLK_I2C2, \"i2c2\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 8, 0, 0),\n\tGATE(CLK_I2C3, \"i2c3\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 9, 0, 0),\n\tGATE(CLK_USI0, \"usi0\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 10, 0, 0),\n\tGATE(CLK_USI1, \"usi1\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 11, 0, 0),\n\tGATE(CLK_USI2, \"usi2\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 12, 0, 0),\n\tGATE(CLK_USI3, \"usi3\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 13, 0, 0),\n\tGATE(CLK_I2C_HDMI, \"i2c_hdmi\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 14, 0, 0),\n\tGATE(CLK_TSADC, \"tsadc\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 15, 0, 0),\n\tGATE(CLK_SPI0, \"spi0\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 16, 0, 0),\n\tGATE(CLK_SPI1, \"spi1\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 17, 0, 0),\n\tGATE(CLK_SPI2, \"spi2\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 18, 0, 0),\n\tGATE(CLK_I2S1, \"i2s1\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 20, 0, 0),\n\tGATE(CLK_I2S2, \"i2s2\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 21, 0, 0),\n\tGATE(CLK_PCM1, \"pcm1\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 22, 0, 0),\n\tGATE(CLK_PCM2, \"pcm2\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 23, 0, 0),\n\tGATE(CLK_PWM, \"pwm\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 24, 0, 0),\n\tGATE(CLK_SPDIF, \"spdif\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 26, 0, 0),\n\tGATE(CLK_USI4, \"usi4\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 28, 0, 0),\n\tGATE(CLK_USI5, \"usi5\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 30, 0, 0),\n\tGATE(CLK_USI6, \"usi6\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_IP_PERIC, 31, 0, 0),\n\n\tGATE(CLK_KEYIF, \"keyif\", \"mout_user_aclk66_peric\",\n\t\t\tGATE_BUS_PERIC, 22, 0, 0),\n\n\t \n\tGATE(CLK_CHIPID, \"chipid\", \"aclk66_psgen\",\n\t\t\tGATE_IP_PERIS, 0, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SYSREG, \"sysreg\", \"aclk66_psgen\",\n\t\t\tGATE_IP_PERIS, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_TZPC0, \"tzpc0\", \"aclk66_psgen\", GATE_IP_PERIS, 6, 0, 0),\n\tGATE(CLK_TZPC1, \"tzpc1\", \"aclk66_psgen\", GATE_IP_PERIS, 7, 0, 0),\n\tGATE(CLK_TZPC2, \"tzpc2\", \"aclk66_psgen\", GATE_IP_PERIS, 8, 0, 0),\n\tGATE(CLK_TZPC3, \"tzpc3\", \"aclk66_psgen\", GATE_IP_PERIS, 9, 0, 0),\n\tGATE(CLK_TZPC4, \"tzpc4\", \"aclk66_psgen\", GATE_IP_PERIS, 10, 0, 0),\n\tGATE(CLK_TZPC5, \"tzpc5\", \"aclk66_psgen\", GATE_IP_PERIS, 11, 0, 0),\n\tGATE(CLK_TZPC6, \"tzpc6\", \"aclk66_psgen\", GATE_IP_PERIS, 12, 0, 0),\n\tGATE(CLK_TZPC7, \"tzpc7\", \"aclk66_psgen\", GATE_IP_PERIS, 13, 0, 0),\n\tGATE(CLK_TZPC8, \"tzpc8\", \"aclk66_psgen\", GATE_IP_PERIS, 14, 0, 0),\n\tGATE(CLK_TZPC9, \"tzpc9\", \"aclk66_psgen\", GATE_IP_PERIS, 15, 0, 0),\n\tGATE(CLK_HDMI_CEC, \"hdmi_cec\", \"aclk66_psgen\", GATE_IP_PERIS, 16, 0, 0),\n\tGATE(CLK_MCT, \"mct\", \"aclk66_psgen\", GATE_IP_PERIS, 18, 0, 0),\n\tGATE(CLK_WDT, \"wdt\", \"aclk66_psgen\", GATE_IP_PERIS, 19, 0, 0),\n\tGATE(CLK_RTC, \"rtc\", \"aclk66_psgen\", GATE_IP_PERIS, 20, 0, 0),\n\tGATE(CLK_TMU, \"tmu\", \"aclk66_psgen\", GATE_IP_PERIS, 21, 0, 0),\n\tGATE(CLK_TMU_GPU, \"tmu_gpu\", \"aclk66_psgen\", GATE_IP_PERIS, 22, 0, 0),\n\n\t \n\tGATE(CLK_ROTATOR, \"rotator\", \"mout_user_aclk266\", GATE_IP_GEN, 1, 0, 0),\n\tGATE(CLK_JPEG, \"jpeg\", \"aclk300_jpeg\", GATE_IP_GEN, 2, 0, 0),\n\tGATE(CLK_JPEG2, \"jpeg2\", \"aclk300_jpeg\", GATE_IP_GEN, 3, 0, 0),\n\tGATE(CLK_MDMA1, \"mdma1\", \"mout_user_aclk266\", GATE_IP_GEN, 4, 0, 0),\n\tGATE(CLK_TOP_RTC, \"top_rtc\", \"aclk66_psgen\", GATE_IP_GEN, 5, 0, 0),\n\tGATE(CLK_SMMU_ROTATOR, \"smmu_rotator\", \"dout_gen_blk\",\n\t\t\tGATE_IP_GEN, 6, 0, 0),\n\tGATE(CLK_SMMU_JPEG, \"smmu_jpeg\", \"dout_jpg_blk\", GATE_IP_GEN, 7, 0, 0),\n\tGATE(CLK_SMMU_MDMA1, \"smmu_mdma1\", \"dout_gen_blk\",\n\t\t\tGATE_IP_GEN, 9, 0, 0),\n\n\t \n\tGATE(CLK_SMMU_JPEG2, \"smmu_jpeg2\", \"dout_jpg_blk\",\n\t\t\tGATE_BUS_GEN, 28, 0, 0),\n\tGATE(CLK_MC, \"mc\", \"aclk66_psgen\", GATE_BUS_GEN, 12, 0, 0),\n\n\t \n\tGATE(CLK_SCLK_GSCL_WA, \"sclk_gscl_wa\", \"mout_user_aclk333_432_gscl\",\n\t\t\tGATE_TOP_SCLK_GSCL, 6, 0, 0),\n\tGATE(CLK_SCLK_GSCL_WB, \"sclk_gscl_wb\", \"mout_user_aclk333_432_gscl\",\n\t\t\tGATE_TOP_SCLK_GSCL, 7, 0, 0),\n\n\tGATE(CLK_FIMC_3AA, \"fimc_3aa\", \"aclk333_432_gscl\",\n\t\t\tGATE_IP_GSCL0, 4, 0, 0),\n\tGATE(CLK_FIMC_LITE0, \"fimc_lite0\", \"aclk333_432_gscl\",\n\t\t\tGATE_IP_GSCL0, 5, 0, 0),\n\tGATE(CLK_FIMC_LITE1, \"fimc_lite1\", \"aclk333_432_gscl\",\n\t\t\tGATE_IP_GSCL0, 6, 0, 0),\n\n\tGATE(CLK_SMMU_3AA, \"smmu_3aa\", \"dout_gscl_blk_333\",\n\t\t\tGATE_IP_GSCL1, 2, 0, 0),\n\tGATE(CLK_SMMU_FIMCL0, \"smmu_fimcl0\", \"dout_gscl_blk_333\",\n\t\t\tGATE_IP_GSCL1, 3, 0, 0),\n\tGATE(CLK_SMMU_FIMCL1, \"smmu_fimcl1\", \"dout_gscl_blk_333\",\n\t\t\tGATE_IP_GSCL1, 4, 0, 0),\n\tGATE(CLK_GSCL_WA, \"gscl_wa\", \"sclk_gscl_wa\", GATE_IP_GSCL1, 12,\n\t\t\tCLK_IS_CRITICAL, 0),\n\tGATE(CLK_GSCL_WB, \"gscl_wb\", \"sclk_gscl_wb\", GATE_IP_GSCL1, 13,\n\t\t\tCLK_IS_CRITICAL, 0),\n\tGATE(CLK_SMMU_FIMCL3, \"smmu_fimcl3\", \"dout_gscl_blk_333\",\n\t\t\tGATE_IP_GSCL1, 16, 0, 0),\n\tGATE(CLK_FIMC_LITE3, \"fimc_lite3\", \"aclk333_432_gscl\",\n\t\t\tGATE_IP_GSCL1, 17, 0, 0),\n\n\t \n\tGATE(CLK_SCLK_UART_ISP, \"sclk_uart_isp\", \"dout_uart_isp\",\n\t\t\tGATE_TOP_SCLK_ISP, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI0_ISP, \"sclk_spi0_isp\", \"dout_spi0_isp_pre\",\n\t\t\tGATE_TOP_SCLK_ISP, 1, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI1_ISP, \"sclk_spi1_isp\", \"dout_spi1_isp_pre\",\n\t\t\tGATE_TOP_SCLK_ISP, 2, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_PWM_ISP, \"sclk_pwm_isp\", \"dout_pwm_isp\",\n\t\t\tGATE_TOP_SCLK_ISP, 3, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_ISP_SENSOR0, \"sclk_isp_sensor0\", \"dout_isp_sensor0\",\n\t\t\tGATE_TOP_SCLK_ISP, 4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_ISP_SENSOR1, \"sclk_isp_sensor1\", \"dout_isp_sensor1\",\n\t\t\tGATE_TOP_SCLK_ISP, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_ISP_SENSOR2, \"sclk_isp_sensor2\", \"dout_isp_sensor2\",\n\t\t\tGATE_TOP_SCLK_ISP, 12, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_CLKM_PHY0, \"clkm_phy0\", \"dout_sclk_cdrex\",\n\t\t\tGATE_BUS_CDREX0, 0, 0, 0),\n\tGATE(CLK_CLKM_PHY1, \"clkm_phy1\", \"dout_sclk_cdrex\",\n\t\t\tGATE_BUS_CDREX0, 1, 0, 0),\n\tGATE(0, \"mx_mspll_ccore_phy\", \"mout_mx_mspll_ccore_phy\",\n\t\t\tSRC_MASK_TOP7, 0, CLK_IGNORE_UNUSED, 0),\n\n\tGATE(CLK_ACLK_PPMU_DREX1_1, \"aclk_ppmu_drex1_1\", \"dout_aclk_cdrex1\",\n\t\t\tGATE_BUS_CDREX1, 12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PPMU_DREX1_0, \"aclk_ppmu_drex1_0\", \"dout_aclk_cdrex1\",\n\t\t\tGATE_BUS_CDREX1, 13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PPMU_DREX0_1, \"aclk_ppmu_drex0_1\", \"dout_aclk_cdrex1\",\n\t\t\tGATE_BUS_CDREX1, 14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PPMU_DREX0_0, \"aclk_ppmu_drex0_0\", \"dout_aclk_cdrex1\",\n\t\t\tGATE_BUS_CDREX1, 15, CLK_IGNORE_UNUSED, 0),\n\n\tGATE(CLK_PCLK_PPMU_DREX1_1, \"pclk_ppmu_drex1_1\", \"dout_pclk_cdrex\",\n\t\t\tGATE_BUS_CDREX1, 26, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PPMU_DREX1_0, \"pclk_ppmu_drex1_0\", \"dout_pclk_cdrex\",\n\t\t\tGATE_BUS_CDREX1, 27, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PPMU_DREX0_1, \"pclk_ppmu_drex0_1\", \"dout_pclk_cdrex\",\n\t\t\tGATE_BUS_CDREX1, 28, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PPMU_DREX0_0, \"pclk_ppmu_drex0_0\", \"dout_pclk_cdrex\",\n\t\t\tGATE_BUS_CDREX1, 29, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_div_clock exynos5x_disp_div_clks[] __initconst = {\n\tDIV(0, \"dout_disp1_blk\", \"aclk200_disp1\", DIV2_RATIO0, 16, 2),\n};\n\nstatic const struct samsung_gate_clock exynos5x_disp_gate_clks[] __initconst = {\n\tGATE(CLK_FIMD1, \"fimd1\", \"aclk300_disp1\", GATE_IP_DISP1, 0, 0, 0),\n\tGATE(CLK_DSIM1, \"dsim1\", \"aclk200_disp1\", GATE_IP_DISP1, 3, 0, 0),\n\tGATE(CLK_DP1, \"dp1\", \"aclk200_disp1\", GATE_IP_DISP1, 4, 0, 0),\n\tGATE(CLK_MIXER, \"mixer\", \"aclk200_disp1\", GATE_IP_DISP1, 5, 0, 0),\n\tGATE(CLK_HDMI, \"hdmi\", \"aclk200_disp1\", GATE_IP_DISP1, 6, 0, 0),\n\tGATE(CLK_SMMU_FIMD1M0, \"smmu_fimd1m0\", \"dout_disp1_blk\",\n\t\t\tGATE_IP_DISP1, 7, 0, 0),\n\tGATE(CLK_SMMU_FIMD1M1, \"smmu_fimd1m1\", \"dout_disp1_blk\",\n\t\t\tGATE_IP_DISP1, 8, 0, 0),\n\tGATE(CLK_SMMU_MIXER, \"smmu_mixer\", \"aclk200_disp1\",\n\t\t\tGATE_IP_DISP1, 9, 0, 0),\n};\n\nstatic struct exynos5_subcmu_reg_dump exynos5x_disp_suspend_regs[] = {\n\t{ GATE_IP_DISP1, 0xffffffff, 0xffffffff },  \n\t{ SRC_TOP5, 0, BIT(0) },\t \n\t{ SRC_TOP5, 0, BIT(24) },\t \n\t{ SRC_TOP3, 0, BIT(8) },\t \n\t{ DIV2_RATIO0, 0, 0x30000 },\t\t \n};\n\nstatic const struct samsung_div_clock exynos5x_gsc_div_clks[] __initconst = {\n\tDIV(0, \"dout_gscl_blk_300\", \"mout_user_aclk300_gscl\",\n\t\t\tDIV2_RATIO0, 4, 2),\n};\n\nstatic const struct samsung_gate_clock exynos5x_gsc_gate_clks[] __initconst = {\n\tGATE(CLK_GSCL0, \"gscl0\", \"aclk300_gscl\", GATE_IP_GSCL0, 0, 0, 0),\n\tGATE(CLK_GSCL1, \"gscl1\", \"aclk300_gscl\", GATE_IP_GSCL0, 1, 0, 0),\n\tGATE(CLK_SMMU_GSCL0, \"smmu_gscl0\", \"dout_gscl_blk_300\",\n\t\t\tGATE_IP_GSCL1, 6, 0, 0),\n\tGATE(CLK_SMMU_GSCL1, \"smmu_gscl1\", \"dout_gscl_blk_300\",\n\t\t\tGATE_IP_GSCL1, 7, 0, 0),\n};\n\nstatic struct exynos5_subcmu_reg_dump exynos5x_gsc_suspend_regs[] = {\n\t{ GATE_IP_GSCL0, 0x3, 0x3 },\t \n\t{ GATE_IP_GSCL1, 0xc0, 0xc0 },\t \n\t{ SRC_TOP5, 0, BIT(28) },\t \n\t{ DIV2_RATIO0, 0, 0x30 },\t \n};\n\nstatic const struct samsung_gate_clock exynos5x_g3d_gate_clks[] __initconst = {\n\tGATE(CLK_G3D, \"g3d\", \"mout_user_aclk_g3d\", GATE_IP_G3D, 9,\n\t     CLK_SET_RATE_PARENT, 0),\n};\n\nstatic struct exynos5_subcmu_reg_dump exynos5x_g3d_suspend_regs[] = {\n\t{ GATE_IP_G3D, 0x3ff, 0x3ff },\t \n\t{ SRC_TOP5, 0, BIT(16) },\t \n};\n\nstatic const struct samsung_div_clock exynos5x_mfc_div_clks[] __initconst = {\n\tDIV(0, \"dout_mfc_blk\", \"mout_user_aclk333\", DIV4_RATIO, 0, 2),\n};\n\nstatic const struct samsung_gate_clock exynos5x_mfc_gate_clks[] __initconst = {\n\tGATE(CLK_MFC, \"mfc\", \"aclk333\", GATE_IP_MFC, 0, 0, 0),\n\tGATE(CLK_SMMU_MFCL, \"smmu_mfcl\", \"dout_mfc_blk\", GATE_IP_MFC, 1, 0, 0),\n\tGATE(CLK_SMMU_MFCR, \"smmu_mfcr\", \"dout_mfc_blk\", GATE_IP_MFC, 2, 0, 0),\n};\n\nstatic struct exynos5_subcmu_reg_dump exynos5x_mfc_suspend_regs[] = {\n\t{ GATE_IP_MFC, 0xffffffff, 0xffffffff },  \n\t{ SRC_TOP4, 0, BIT(28) },\t\t \n\t{ DIV4_RATIO, 0, 0x3 },\t\t\t \n};\n\nstatic const struct samsung_gate_clock exynos5x_mscl_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_MSCL0, \"mscl0\", \"aclk400_mscl\", GATE_IP_MSCL, 0, 0, 0),\n\tGATE(CLK_MSCL1, \"mscl1\", \"aclk400_mscl\", GATE_IP_MSCL, 1, 0, 0),\n\tGATE(CLK_MSCL2, \"mscl2\", \"aclk400_mscl\", GATE_IP_MSCL, 2, 0, 0),\n\tGATE(CLK_SMMU_MSCL0, \"smmu_mscl0\", \"dout_mscl_blk\",\n\t\t\tGATE_IP_MSCL, 8, 0, 0),\n\tGATE(CLK_SMMU_MSCL1, \"smmu_mscl1\", \"dout_mscl_blk\",\n\t\t\tGATE_IP_MSCL, 9, 0, 0),\n\tGATE(CLK_SMMU_MSCL2, \"smmu_mscl2\", \"dout_mscl_blk\",\n\t\t\tGATE_IP_MSCL, 10, 0, 0),\n};\n\nstatic const struct samsung_div_clock exynos5x_mscl_div_clks[] __initconst = {\n\tDIV(0, \"dout_mscl_blk\", \"aclk400_mscl\", DIV2_RATIO0, 28, 2),\n};\n\nstatic struct exynos5_subcmu_reg_dump exynos5x_mscl_suspend_regs[] = {\n\t{ GATE_IP_MSCL, 0xffffffff, 0xffffffff },  \n\t{ SRC_TOP3, 0, BIT(4) },\t\t \n\t{ DIV2_RATIO0, 0, 0x30000000 },\t\t \n};\n\nstatic const struct samsung_gate_clock exynos5800_mau_gate_clks[] __initconst = {\n\tGATE(CLK_MAU_EPLL, \"mau_epll\", \"mout_user_mau_epll\",\n\t\t\tSRC_MASK_TOP7, 20, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MAUDIO0, \"sclk_maudio0\", \"dout_maudio0\",\n\t\tGATE_TOP_SCLK_MAU, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MAUPCM0, \"sclk_maupcm0\", \"dout_maupcm0\",\n\t\tGATE_TOP_SCLK_MAU, 1, CLK_SET_RATE_PARENT, 0),\n};\n\nstatic struct exynos5_subcmu_reg_dump exynos5800_mau_suspend_regs[] = {\n\t{ SRC_TOP9, 0, BIT(8) },\t \n};\n\nstatic const struct exynos5_subcmu_info exynos5x_disp_subcmu = {\n\t.div_clks\t= exynos5x_disp_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(exynos5x_disp_div_clks),\n\t.gate_clks\t= exynos5x_disp_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(exynos5x_disp_gate_clks),\n\t.suspend_regs\t= exynos5x_disp_suspend_regs,\n\t.nr_suspend_regs = ARRAY_SIZE(exynos5x_disp_suspend_regs),\n\t.pd_name\t= \"DISP\",\n};\n\nstatic const struct exynos5_subcmu_info exynos5x_gsc_subcmu = {\n\t.div_clks\t= exynos5x_gsc_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(exynos5x_gsc_div_clks),\n\t.gate_clks\t= exynos5x_gsc_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(exynos5x_gsc_gate_clks),\n\t.suspend_regs\t= exynos5x_gsc_suspend_regs,\n\t.nr_suspend_regs = ARRAY_SIZE(exynos5x_gsc_suspend_regs),\n\t.pd_name\t= \"GSC\",\n};\n\nstatic const struct exynos5_subcmu_info exynos5x_g3d_subcmu = {\n\t.gate_clks\t= exynos5x_g3d_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(exynos5x_g3d_gate_clks),\n\t.suspend_regs\t= exynos5x_g3d_suspend_regs,\n\t.nr_suspend_regs = ARRAY_SIZE(exynos5x_g3d_suspend_regs),\n\t.pd_name\t= \"G3D\",\n};\n\nstatic const struct exynos5_subcmu_info exynos5x_mfc_subcmu = {\n\t.div_clks\t= exynos5x_mfc_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(exynos5x_mfc_div_clks),\n\t.gate_clks\t= exynos5x_mfc_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(exynos5x_mfc_gate_clks),\n\t.suspend_regs\t= exynos5x_mfc_suspend_regs,\n\t.nr_suspend_regs = ARRAY_SIZE(exynos5x_mfc_suspend_regs),\n\t.pd_name\t= \"MFC\",\n};\n\nstatic const struct exynos5_subcmu_info exynos5x_mscl_subcmu = {\n\t.div_clks\t= exynos5x_mscl_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(exynos5x_mscl_div_clks),\n\t.gate_clks\t= exynos5x_mscl_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(exynos5x_mscl_gate_clks),\n\t.suspend_regs\t= exynos5x_mscl_suspend_regs,\n\t.nr_suspend_regs = ARRAY_SIZE(exynos5x_mscl_suspend_regs),\n\t.pd_name\t= \"MSC\",\n};\n\nstatic const struct exynos5_subcmu_info exynos5800_mau_subcmu = {\n\t.gate_clks\t= exynos5800_mau_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(exynos5800_mau_gate_clks),\n\t.suspend_regs\t= exynos5800_mau_suspend_regs,\n\t.nr_suspend_regs = ARRAY_SIZE(exynos5800_mau_suspend_regs),\n\t.pd_name\t= \"MAU\",\n};\n\nstatic const struct exynos5_subcmu_info *exynos5x_subcmus[] = {\n\t&exynos5x_disp_subcmu,\n\t&exynos5x_gsc_subcmu,\n\t&exynos5x_g3d_subcmu,\n\t&exynos5x_mfc_subcmu,\n\t&exynos5x_mscl_subcmu,\n};\n\nstatic const struct exynos5_subcmu_info *exynos5800_subcmus[] = {\n\t&exynos5x_disp_subcmu,\n\t&exynos5x_gsc_subcmu,\n\t&exynos5x_g3d_subcmu,\n\t&exynos5x_mfc_subcmu,\n\t&exynos5x_mscl_subcmu,\n\t&exynos5800_mau_subcmu,\n};\n\nstatic const struct samsung_pll_rate_table exynos5420_pll2550x_24mhz_tbl[] __initconst = {\n\tPLL_35XX_RATE(24 * MHZ, 2000000000, 250, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1900000000, 475, 6, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1800000000, 225, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1700000000, 425, 6, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1600000000, 200, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1500000000, 250, 4, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1400000000, 175, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1300000000, 325, 6, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1200000000, 200, 2, 1),\n\tPLL_35XX_RATE(24 * MHZ, 1100000000, 275, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 1000000000, 250, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 900000000,  150, 2, 1),\n\tPLL_35XX_RATE(24 * MHZ, 800000000,  200, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 700000000,  175, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 600000000,  200, 2, 2),\n\tPLL_35XX_RATE(24 * MHZ, 500000000,  250, 3, 2),\n\tPLL_35XX_RATE(24 * MHZ, 400000000,  200, 3, 2),\n\tPLL_35XX_RATE(24 * MHZ, 300000000,  200, 2, 3),\n\tPLL_35XX_RATE(24 * MHZ, 200000000,  200, 3, 3),\n};\n\nstatic const struct samsung_pll_rate_table exynos5422_bpll_rate_table[] = {\n\tPLL_35XX_RATE(24 * MHZ, 825000000, 275, 4, 1),\n\tPLL_35XX_RATE(24 * MHZ, 728000000, 182, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 633000000, 211, 4, 1),\n\tPLL_35XX_RATE(24 * MHZ, 543000000, 181, 2, 2),\n\tPLL_35XX_RATE(24 * MHZ, 413000000, 413, 6, 2),\n\tPLL_35XX_RATE(24 * MHZ, 275000000, 275, 3, 3),\n\tPLL_35XX_RATE(24 * MHZ, 206000000, 206, 3, 3),\n\tPLL_35XX_RATE(24 * MHZ, 165000000, 110, 2, 3),\n};\n\nstatic const struct samsung_pll_rate_table exynos5420_epll_24mhz_tbl[] = {\n\tPLL_36XX_RATE(24 * MHZ, 600000000U, 100, 2, 1, 0),\n\tPLL_36XX_RATE(24 * MHZ, 400000000U, 200, 3, 2, 0),\n\tPLL_36XX_RATE(24 * MHZ, 393216003U, 197, 3, 2, -25690),\n\tPLL_36XX_RATE(24 * MHZ, 361267218U, 301, 5, 2, 3671),\n\tPLL_36XX_RATE(24 * MHZ, 200000000U, 200, 3, 3, 0),\n\tPLL_36XX_RATE(24 * MHZ, 196608001U, 197, 3, 3, -25690),\n\tPLL_36XX_RATE(24 * MHZ, 180633609U, 301, 5, 3, 3671),\n\tPLL_36XX_RATE(24 * MHZ, 131072006U, 131, 3, 3, 4719),\n\tPLL_36XX_RATE(24 * MHZ, 100000000U, 200, 3, 4, 0),\n\tPLL_36XX_RATE(24 * MHZ,  73728000U, 98, 2, 4, 19923),\n\tPLL_36XX_RATE(24 * MHZ,  67737602U, 90, 2, 4, 20762),\n\tPLL_36XX_RATE(24 * MHZ,  65536003U, 131, 3, 4, 4719),\n\tPLL_36XX_RATE(24 * MHZ,  49152000U, 197, 3, 5, -25690),\n\tPLL_36XX_RATE(24 * MHZ,  45158401U, 90, 3, 4, 20762),\n\tPLL_36XX_RATE(24 * MHZ,  32768001U, 131, 3, 5, 4719),\n};\n\nstatic const struct samsung_pll_rate_table exynos5420_vpll_24mhz_tbl[] = {\n\tPLL_35XX_RATE(24 * MHZ, 600000000U,  200, 2, 2),\n\tPLL_35XX_RATE(24 * MHZ, 543000000U,  181, 2, 2),\n\tPLL_35XX_RATE(24 * MHZ, 480000000U,  160, 2, 2),\n\tPLL_35XX_RATE(24 * MHZ, 420000000U,  140, 2, 2),\n\tPLL_35XX_RATE(24 * MHZ, 350000000U,  175, 3, 2),\n\tPLL_35XX_RATE(24 * MHZ, 266000000U,  266, 3, 3),\n\tPLL_35XX_RATE(24 * MHZ, 177000000U,  118, 2, 3),\n\tPLL_35XX_RATE(24 * MHZ, 100000000U,  200, 3, 4),\n};\n\nstatic struct samsung_pll_clock exynos5x_plls[nr_plls] __initdata = {\n\t[apll] = PLL(pll_2550, CLK_FOUT_APLL, \"fout_apll\", \"fin_pll\", APLL_LOCK,\n\t\tAPLL_CON0, NULL),\n\t[cpll] = PLL(pll_2550, CLK_FOUT_CPLL, \"fout_cpll\", \"fin_pll\", CPLL_LOCK,\n\t\tCPLL_CON0, NULL),\n\t[dpll] = PLL(pll_2550, CLK_FOUT_DPLL, \"fout_dpll\", \"fin_pll\", DPLL_LOCK,\n\t\tDPLL_CON0, NULL),\n\t[epll] = PLL(pll_36xx, CLK_FOUT_EPLL, \"fout_epll\", \"fin_pll\", EPLL_LOCK,\n\t\tEPLL_CON0, NULL),\n\t[rpll] = PLL(pll_2650, CLK_FOUT_RPLL, \"fout_rpll\", \"fin_pll\", RPLL_LOCK,\n\t\tRPLL_CON0, NULL),\n\t[ipll] = PLL(pll_2550, CLK_FOUT_IPLL, \"fout_ipll\", \"fin_pll\", IPLL_LOCK,\n\t\tIPLL_CON0, NULL),\n\t[spll] = PLL(pll_2550, CLK_FOUT_SPLL, \"fout_spll\", \"fin_pll\", SPLL_LOCK,\n\t\tSPLL_CON0, NULL),\n\t[vpll] = PLL(pll_2550, CLK_FOUT_VPLL, \"fout_vpll\", \"fin_pll\", VPLL_LOCK,\n\t\tVPLL_CON0, NULL),\n\t[mpll] = PLL(pll_2550, CLK_FOUT_MPLL, \"fout_mpll\", \"fin_pll\", MPLL_LOCK,\n\t\tMPLL_CON0, NULL),\n\t[bpll] = PLL(pll_2550, CLK_FOUT_BPLL, \"fout_bpll\", \"fin_pll\", BPLL_LOCK,\n\t\tBPLL_CON0, NULL),\n\t[kpll] = PLL(pll_2550, CLK_FOUT_KPLL, \"fout_kpll\", \"fin_pll\", KPLL_LOCK,\n\t\tKPLL_CON0, NULL),\n};\n\n#define E5420_EGL_DIV0(apll, pclk_dbg, atb, cpud)\t\t\t\\\n\t\t((((apll) << 24) | ((pclk_dbg) << 20) | ((atb) << 16) |\t\\\n\t\t ((cpud) << 4)))\n\nstatic const struct exynos_cpuclk_cfg_data exynos5420_eglclk_d[] __initconst = {\n\t{ 1800000, E5420_EGL_DIV0(3, 7, 7, 4), },\n\t{ 1700000, E5420_EGL_DIV0(3, 7, 7, 3), },\n\t{ 1600000, E5420_EGL_DIV0(3, 7, 7, 3), },\n\t{ 1500000, E5420_EGL_DIV0(3, 7, 7, 3), },\n\t{ 1400000, E5420_EGL_DIV0(3, 7, 7, 3), },\n\t{ 1300000, E5420_EGL_DIV0(3, 7, 7, 2), },\n\t{ 1200000, E5420_EGL_DIV0(3, 7, 7, 2), },\n\t{ 1100000, E5420_EGL_DIV0(3, 7, 7, 2), },\n\t{ 1000000, E5420_EGL_DIV0(3, 6, 6, 2), },\n\t{  900000, E5420_EGL_DIV0(3, 6, 6, 2), },\n\t{  800000, E5420_EGL_DIV0(3, 5, 5, 2), },\n\t{  700000, E5420_EGL_DIV0(3, 5, 5, 2), },\n\t{  600000, E5420_EGL_DIV0(3, 4, 4, 2), },\n\t{  500000, E5420_EGL_DIV0(3, 3, 3, 2), },\n\t{  400000, E5420_EGL_DIV0(3, 3, 3, 2), },\n\t{  300000, E5420_EGL_DIV0(3, 3, 3, 2), },\n\t{  200000, E5420_EGL_DIV0(3, 3, 3, 2), },\n\t{  0 },\n};\n\nstatic const struct exynos_cpuclk_cfg_data exynos5800_eglclk_d[] __initconst = {\n\t{ 2000000, E5420_EGL_DIV0(3, 7, 7, 4), },\n\t{ 1900000, E5420_EGL_DIV0(3, 7, 7, 4), },\n\t{ 1800000, E5420_EGL_DIV0(3, 7, 7, 4), },\n\t{ 1700000, E5420_EGL_DIV0(3, 7, 7, 3), },\n\t{ 1600000, E5420_EGL_DIV0(3, 7, 7, 3), },\n\t{ 1500000, E5420_EGL_DIV0(3, 7, 7, 3), },\n\t{ 1400000, E5420_EGL_DIV0(3, 7, 7, 3), },\n\t{ 1300000, E5420_EGL_DIV0(3, 7, 7, 2), },\n\t{ 1200000, E5420_EGL_DIV0(3, 7, 7, 2), },\n\t{ 1100000, E5420_EGL_DIV0(3, 7, 7, 2), },\n\t{ 1000000, E5420_EGL_DIV0(3, 7, 6, 2), },\n\t{  900000, E5420_EGL_DIV0(3, 7, 6, 2), },\n\t{  800000, E5420_EGL_DIV0(3, 7, 5, 2), },\n\t{  700000, E5420_EGL_DIV0(3, 7, 5, 2), },\n\t{  600000, E5420_EGL_DIV0(3, 7, 4, 2), },\n\t{  500000, E5420_EGL_DIV0(3, 7, 3, 2), },\n\t{  400000, E5420_EGL_DIV0(3, 7, 3, 2), },\n\t{  300000, E5420_EGL_DIV0(3, 7, 3, 2), },\n\t{  200000, E5420_EGL_DIV0(3, 7, 3, 2), },\n\t{  0 },\n};\n\n#define E5420_KFC_DIV(kpll, pclk, aclk)\t\t\t\t\t\\\n\t\t((((kpll) << 24) | ((pclk) << 20) | ((aclk) << 4)))\n\nstatic const struct exynos_cpuclk_cfg_data exynos5420_kfcclk_d[] __initconst = {\n\t{ 1400000, E5420_KFC_DIV(3, 5, 3), },  \n\t{ 1300000, E5420_KFC_DIV(3, 5, 2), },\n\t{ 1200000, E5420_KFC_DIV(3, 5, 2), },\n\t{ 1100000, E5420_KFC_DIV(3, 5, 2), },\n\t{ 1000000, E5420_KFC_DIV(3, 5, 2), },\n\t{  900000, E5420_KFC_DIV(3, 5, 2), },\n\t{  800000, E5420_KFC_DIV(3, 5, 2), },\n\t{  700000, E5420_KFC_DIV(3, 4, 2), },\n\t{  600000, E5420_KFC_DIV(3, 4, 2), },\n\t{  500000, E5420_KFC_DIV(3, 4, 2), },\n\t{  400000, E5420_KFC_DIV(3, 3, 2), },\n\t{  300000, E5420_KFC_DIV(3, 3, 2), },\n\t{  200000, E5420_KFC_DIV(3, 3, 2), },\n\t{  0 },\n};\n\nstatic const struct samsung_cpu_clock exynos5420_cpu_clks[] __initconst = {\n\tCPU_CLK(CLK_ARM_CLK, \"armclk\", CLK_MOUT_APLL, CLK_MOUT_MSPLL_CPU, 0, 0x200,\n\t\t\texynos5420_eglclk_d),\n\tCPU_CLK(CLK_KFC_CLK, \"kfcclk\", CLK_MOUT_KPLL, CLK_MOUT_MSPLL_KFC, 0, 0x28200,\n\t\t\texynos5420_kfcclk_d),\n};\n\nstatic const struct samsung_cpu_clock exynos5800_cpu_clks[] __initconst = {\n\tCPU_CLK(CLK_ARM_CLK, \"armclk\", CLK_MOUT_APLL, CLK_MOUT_MSPLL_CPU, 0, 0x200,\n\t\t\texynos5800_eglclk_d),\n\tCPU_CLK(CLK_KFC_CLK, \"kfcclk\", CLK_MOUT_KPLL, CLK_MOUT_MSPLL_KFC, 0, 0x28200,\n\t\t\texynos5420_kfcclk_d),\n};\n\nstatic const struct of_device_id ext_clk_match[] __initconst = {\n\t{ .compatible = \"samsung,exynos5420-oscclk\", .data = (void *)0, },\n\t{ },\n};\n\n \nstatic void __init exynos5x_clk_init(struct device_node *np,\n\t\tenum exynos5x_soc soc)\n{\n\tstruct samsung_clk_provider *ctx;\n\tstruct clk_hw **hws;\n\n\tif (np) {\n\t\treg_base = of_iomap(np, 0);\n\t\tif (!reg_base)\n\t\t\tpanic(\"%s: failed to map registers\\n\", __func__);\n\t} else {\n\t\tpanic(\"%s: unable to determine soc\\n\", __func__);\n\t}\n\n\texynos5x_soc = soc;\n\n\tctx = samsung_clk_init(NULL, reg_base, CLKS_NR);\n\thws = ctx->clk_data.hws;\n\n\tsamsung_clk_of_register_fixed_ext(ctx, exynos5x_fixed_rate_ext_clks,\n\t\t\tARRAY_SIZE(exynos5x_fixed_rate_ext_clks),\n\t\t\text_clk_match);\n\n\tif (clk_hw_get_rate(hws[CLK_FIN_PLL]) == 24 * MHZ) {\n\t\texynos5x_plls[apll].rate_table = exynos5420_pll2550x_24mhz_tbl;\n\t\texynos5x_plls[epll].rate_table = exynos5420_epll_24mhz_tbl;\n\t\texynos5x_plls[kpll].rate_table = exynos5420_pll2550x_24mhz_tbl;\n\t\texynos5x_plls[vpll].rate_table = exynos5420_vpll_24mhz_tbl;\n\t}\n\n\tif (soc == EXYNOS5420)\n\t\texynos5x_plls[bpll].rate_table = exynos5420_pll2550x_24mhz_tbl;\n\telse\n\t\texynos5x_plls[bpll].rate_table = exynos5422_bpll_rate_table;\n\n\tsamsung_clk_register_pll(ctx, exynos5x_plls, ARRAY_SIZE(exynos5x_plls));\n\tsamsung_clk_register_fixed_rate(ctx, exynos5x_fixed_rate_clks,\n\t\t\tARRAY_SIZE(exynos5x_fixed_rate_clks));\n\tsamsung_clk_register_fixed_factor(ctx, exynos5x_fixed_factor_clks,\n\t\t\tARRAY_SIZE(exynos5x_fixed_factor_clks));\n\tsamsung_clk_register_mux(ctx, exynos5x_mux_clks,\n\t\t\tARRAY_SIZE(exynos5x_mux_clks));\n\tsamsung_clk_register_div(ctx, exynos5x_div_clks,\n\t\t\tARRAY_SIZE(exynos5x_div_clks));\n\tsamsung_clk_register_gate(ctx, exynos5x_gate_clks,\n\t\t\tARRAY_SIZE(exynos5x_gate_clks));\n\n\tif (soc == EXYNOS5420) {\n\t\tsamsung_clk_register_mux(ctx, exynos5420_mux_clks,\n\t\t\t\tARRAY_SIZE(exynos5420_mux_clks));\n\t\tsamsung_clk_register_div(ctx, exynos5420_div_clks,\n\t\t\t\tARRAY_SIZE(exynos5420_div_clks));\n\t\tsamsung_clk_register_gate(ctx, exynos5420_gate_clks,\n\t\t\t\tARRAY_SIZE(exynos5420_gate_clks));\n\t} else {\n\t\tsamsung_clk_register_fixed_factor(\n\t\t\t\tctx, exynos5800_fixed_factor_clks,\n\t\t\t\tARRAY_SIZE(exynos5800_fixed_factor_clks));\n\t\tsamsung_clk_register_mux(ctx, exynos5800_mux_clks,\n\t\t\t\tARRAY_SIZE(exynos5800_mux_clks));\n\t\tsamsung_clk_register_div(ctx, exynos5800_div_clks,\n\t\t\t\tARRAY_SIZE(exynos5800_div_clks));\n\t\tsamsung_clk_register_gate(ctx, exynos5800_gate_clks,\n\t\t\t\tARRAY_SIZE(exynos5800_gate_clks));\n\t}\n\n\tif (soc == EXYNOS5420) {\n\t\tsamsung_clk_register_cpu(ctx, exynos5420_cpu_clks,\n\t\t\t\tARRAY_SIZE(exynos5420_cpu_clks));\n\t} else {\n\t\tsamsung_clk_register_cpu(ctx, exynos5800_cpu_clks,\n\t\t\t\tARRAY_SIZE(exynos5800_cpu_clks));\n\t}\n\n\tsamsung_clk_extended_sleep_init(reg_base,\n\t\texynos5x_clk_regs, ARRAY_SIZE(exynos5x_clk_regs),\n\t\texynos5420_set_clksrc, ARRAY_SIZE(exynos5420_set_clksrc));\n\n\tif (soc == EXYNOS5800) {\n\t\tsamsung_clk_sleep_init(reg_base, exynos5800_clk_regs,\n\t\t\t\t       ARRAY_SIZE(exynos5800_clk_regs));\n\n\t\texynos5_subcmus_init(ctx, ARRAY_SIZE(exynos5800_subcmus),\n\t\t\t\t     exynos5800_subcmus);\n\t} else {\n\t\texynos5_subcmus_init(ctx, ARRAY_SIZE(exynos5x_subcmus),\n\t\t\t\t     exynos5x_subcmus);\n\t}\n\n\t \n\tclk_prepare_enable(hws[CLK_MOUT_SW_ACLK_G3D]->clk);\n\t \n\tclk_prepare_enable(hws[CLK_MOUT_BPLL]->clk);\n\n\tsamsung_clk_of_add_provider(np, ctx);\n}\n\nstatic void __init exynos5420_clk_init(struct device_node *np)\n{\n\texynos5x_clk_init(np, EXYNOS5420);\n}\nCLK_OF_DECLARE_DRIVER(exynos5420_clk, \"samsung,exynos5420-clock\",\n\t\t      exynos5420_clk_init);\n\nstatic void __init exynos5800_clk_init(struct device_node *np)\n{\n\texynos5x_clk_init(np, EXYNOS5800);\n}\nCLK_OF_DECLARE_DRIVER(exynos5800_clk, \"samsung,exynos5800-clock\",\n\t\t      exynos5800_clk_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}