[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7941       tick       2889913       1330809       1278207       2889913 
      2   7941       tick       4357110       2126075       2106472       4357110 
      3   7941       tick       4321844       2108988       2092478       4321844 
      4   7941       tick       4332527       2113201       2093679       4332527 
      5   7941       tick       4322537       2110052       2094827       4322537 
      6   7941       tick       4330882       2113944       2096085       4330882 
      7   7941       tick       4326413       2111630       2093882       4326413 
      8   7941       tick       4326115       2111579       2096243       4326115 
      9   7941       tick       4325189       2110767       2095978       4325189 
     10   7941       tick       4322829       2109740       2093615       4322829 
     11   7941       tick       4331166       2112763       2091034       4331166 
     12   7941       tick       4233507       2066149       2043607       4233507 
     13   7941       tick       4439650       2167144       2128252       4439650 
     14   7941       tick       4348263       2121413       2082276       4348263 
     15   7941       tick       4349655       2123062       2085147       4349655 
     16   7941       tick       4340153       2118608       2086725       4340153 
     17   7941       tick       4324447       2110546       2095366       4324447 
     18   7941       tick       4323425       2109755       2094476       4323425 
     19   7941       tick       4324946       2110495       2095715       4324946 
     20   7941       exit       1109994        541715        536032       1109994 
