= FPGA Sound =

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/SoundGen_Top_BlockDiagram.PNG"></img>

Make sound from an FPGA starting from first principles.

* Start with single note - Middle C
* [https://www.youtube.com/watch?v=CKi78RF7vck Middle C on YouTube]
* Make waveforms, save builds
** [https://github.com/douggilliland/FPGA_Sound/tree/Square-Wave-Middle-C Square Wave Middle C build]
** [https://github.com/douggilliland/FPGA_Sound/tree/Sine-Wave-Middle-C Sine Wave Middle C build]
** [https://github.com/douggilliland/FPGA_Sound/tree/main/MiddleCSawtooth Sawtooth wave Middle C]
** [https://github.com/douggilliland/FPGA_Sound/tree/main/MiddleCTriangle Triangle wave Middle C]
** [https://github.com/douggilliland/FPGA_Sound/tree/main/ScaleSquare Grand Piano Square wave]
** https://github.com/douggilliland/FPGA_Sound/blob/Piano-scale-sine/README.mediawiki Grand Piano Sine wave]
* [https://github.com/douggilliland/FPGA_Sound/tree/main/Filter Audio Filter / Scaler]

== Square Wave Middle C ==

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/MiddleCSquare/Square-MiddleC_BlockDiagram.png"></img>

*  FPGA clock is 50 MHz
* Divide by counter to get note
* Divisor is 50_000_000 / 261.6256 = 191_112.79
* Can only do integer divisor, round up to 191_113
* 191_113 dec = 2EA89 hex
* Count from 0 to 2EA88
* Set low at count = 0, set high at 1/2 wave (17544 hex)
* Minimal error < 1 part in 191_112
* Resources
** 43 Logic cells
** 20 Registers

== Sine Wave Middle C ==

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/MiddleCSine/SoundGen_MiddleC_BlockDiagram.PNG"></img>

* FPGA clock is 50 MHz
* Prescale 50 MHz by 3 to get to 16.667 KHz
* 256 samples in the table - one full wave
* 256 clocks for PWM
* Produces 254.31 Hz
* Resources
** 161 Logic cells
** 19 Registers

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/MiddleCSine/Middle-C_BlockDiagram.png"></img>

* Scope cap

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/MiddleCSine/MiddleC_Scope_Cap.png"></img>

== Sawtooth Middle C ==

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/MiddleCSawtooth/Sawtooth-MiddleC_BlockDiagram.png"></img>

* FPGA clock is 50 MHz
* Prescale 50 MHz by 3 to get to 16.667 KHz
* Ramp values
* Resources
** 9 Logic cells
** 1 Registers

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/MiddleCSawtooth/SawtoothScopeCap.png"></img>

== Triangle Wave Not Middle C ==

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/MiddleCTriangle/Triangle-MiddleC_BlockDiagram.png"></img>

* FPGA clock is 50 MHz
* Prescale 50 MHz by 2 to get to 25 MHz
* Ramp values up/down
* Resources
** 36 Logic cells
** 17 Registers

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/MiddleCTriangle/TriangleScopeCap.png"></img>

== Grand Piano Scale Square Wave ==

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/ScaleSquare/SquareScale_BlockDiagram.png"></img>

* 87 keys
* 7 bit note select value
* Counter divides 50 MHz by 20 bit load value
* Runs at 2x note frequency and has toggle for every other terminal count
* Preload counter and terrminal count at 0xFFFFF
* [https://github.com/land-boards/lb-Python-Code/tree/master/pyCSVtoROM Python code to create divisors ROM VHDL table]
* Resources
** 182 Logic cells
** 21 Registers

== Grand Piano Scale Sine Wave ==

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/ScaleSine/Scale_Sine_BlkDiagram.png"></img>

* 87 keys
* 7 bit note select value
* PWM pulse - 8-bit counter
* Counter with preloads based on 256 times note frequency [https://github.com/douggilliland/FPGA_Sound/blob/main/ScaleSine/Piano.xls table]
* Carrier 48 KHz
* 8-bit address, 8-bit data sine wave table
* Scope cap
* Resources
** 275 Logic cells
** 33 Registers

<img src="https://raw.githubusercontent.com/douggilliland/FPGA_Sound/main/ScaleSine/Scale_Sine_Cap.png"></img>

== Note Counter ==

* 87 keys
* 7 bit note select value
* Increment through notes one note every second
* Resources
** 62 Logic cells
** 32 Registers
