# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/phy/qcom-apq8064-sata-phy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Qualcomm APQ8064 SATA PHY Controller

maintainers:
  - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
description: |+
  SATA PHY nodes are defined to describe on-chip SATA Physical layer controllers.
  Each SATA PHY controller should have its own node.

             

properties:
  compatible:
    items:
      - const: qcom,apq8064-sata-phy
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg-names:
    items:
      - const: phy_mem
    minItems: 1
    maxItems: 1
    additionalItems: false
  clocks: {}
  clock-names:
    items:
      - const: cfg
    minItems: 1
    maxItems: 1
    additionalItems: false
  '#phy-cells':
    const: 0x0
examples:
  - |
    sata_phy: sata-phy@1b400000 {
      compatible = "qcom,apq8064-sata-phy";
      reg = <0x1b400000 0x200>;

      clocks = <&gcc SATA_PHY_CFG_CLK>;
      clock-names = "cfg";

      #phy-cells = <0>;
    };
historical: |+
  Qualcomm APQ8064 SATA PHY Controller
  ------------------------------------

  SATA PHY nodes are defined to describe on-chip SATA Physical layer controllers.
  Each SATA PHY controller should have its own node.

  Required properties:
  - compatible: compatible list, contains "qcom,apq8064-sata-phy".
  - reg: offset and length of the SATA PHY register set;
  - #phy-cells: must be zero
  - clocks: a list of phandles and clock-specifier pairs, one for each entry in
    clock-names.
  - clock-names: must be "cfg" for phy config clock.

...
