# 8-Bit Arithmetic Logic Unit (ALU) Implementation üíæ
### CURRENTLY LOOKING TO IMPLEMENT VEDIC MATHEMATICS TO IT (WE WILL LOVE A GOOD PR üíó)
## Overview üìù

This project implements an 8-bit Arithmetic Logic Unit (ALU) using Verilog, along with a testbench to verify its functionality. The ALU performs common arithmetic (addition, subtraction) and logic (AND, OR, XOR, NAND, NOR, XNOR) operations on two 8-bit input buses based on selection inputs.

## Prerequisites üõ†Ô∏è

- Verilog compiler (e.g., Icarus Verilog)
- Simulation tool (e.g., GTKWave)
- Python (for input handling)

## Running the Simulation ‚ñ∂Ô∏è

1. Clone the repository:

   ```bash
   git clone https://github.com/not-adarsh/ArithematicLogicalUnit.git
   ```

2. In case you are using Icarus Verilog:
    - Move this folder to `C:/iverilog/bin` folder on **Windows**.
    - Move this folder to `usr/iverilog/bin` folder on **Linux**.

3. Navigate to the project directory:

   ```bash
   cd ArithematicLogicalUnit
   ```

4. Run the Python script to compile and simulate the Verilog code:

   ```bash
   python main.py
   ```

## Contributors üë•

- Adarsh
- Yashvardhan Dhaka
- Arindam Singh
- Kavit Shukla
- Saksham Gupta

## GitHub Repository üåê

[ArithematicLogicalUnit](https://github.com/not-adarsh/ArithematicLogicalUnit.git)

## REFERENCE ‚ÑπÔ∏è

For more detailed documentation, please refer to [this Google Docs document](https://docs.google.com/document/d/1Rwwk8pRlKEFDAfGIxl2h4GcjchPHSH-_R2WrBlWzMzM/edit?usp=sharing).
