<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class SMSchedule: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page78AFF9E436172799"><span>class SMSchedule</span></a></li></ul></nav><main class="content"><h1>class SMSchedule</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class SMSchedule { /* full declaration omitted */ };</code></pre><h2>Description</h2><p>This class represents the scheduled code.  The main data structure is a map from scheduled cycle to instructions.  During scheduling, the data structure explicitly represents all stages/iterations.   When the algorithm finshes, the schedule is collapsed into a single stage, which represents instructions from different loop iterations. The SMS algorithm allows negative values for cycles, so the first cycle in the schedule is the smallest cycle value.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L482">llvm/include/llvm/CodeGen/MachinePipeliner.h:482</a></p><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#D5C49AA3EC39D7A8"><b>SMSchedule</b></a>(llvm::MachineFunction * mf)</li><li class="is-family-code">public void  <a href="#FFD0F3E3394A89AB"><b>computeStart</b></a>(llvm::SUnit * SU, int * MaxEarlyStart, int * MinLateStart, int * MinEnd, int * MaxStart, int II, llvm::SwingSchedulerDAG * DAG)</li><li class="is-family-code">public unsigned int  <a href="#DF7C1A9069C394BF"><b>cycleScheduled</b></a>(llvm::SUnit * SU) const</li><li class="is-family-code">public void  <a href="#1172055913B3B1AC"><b>dump</b></a>() const</li><li class="is-family-code">public int  <a href="#1BC726BEF8162B32"><b>earliestCycleInChain</b></a>(const llvm::SDep &amp; Dep)</li><li class="is-family-code">public void  <a href="#16568CC1A8952225"><b>finalizeSchedule</b></a>(llvm::SwingSchedulerDAG * SSD)</li><li class="is-family-code">public int  <a href="#CC6E5878BC27C8BC"><b>getFinalCycle</b></a>() const</li><li class="is-family-code">public int  <a href="#C6A9E2D213077C3E"><b>getFirstCycle</b></a>() const</li><li class="is-family-code">public std::deque&lt;SUnit *&gt; &amp;  <a href="#2D1A76365626D1D7"><b>getInstructions</b></a>(int cycle)</li><li class="is-family-code">public unsigned int  <a href="#2CB13479B074432C"><b>getMaxStageCount</b></a>()</li><li class="is-family-code">public bool  <a href="#23476BB147222EE9"><b>insert</b></a>(llvm::SUnit * SU, int StartCycle, int EndCycle, int II)</li><li class="is-family-code">public bool  <a href="#5550EBD68865A5CD"><b>isLoopCarried</b></a>(llvm::SwingSchedulerDAG * SSD, llvm::MachineInstr &amp; Phi)</li><li class="is-family-code">public bool  <a href="#AAE29E34FD30ACE7"><b>isLoopCarriedDefOfUse</b></a>(llvm::SwingSchedulerDAG * SSD, llvm::MachineInstr * Def, llvm::MachineOperand &amp; MO)</li><li class="is-family-code">public bool  <a href="#05932D48462EF894"><b>isScheduledAtStage</b></a>(llvm::SUnit * SU, unsigned int StageNum)</li><li class="is-family-code">public bool  <a href="#A9EA8A1DCDAD7B48"><b>isValidSchedule</b></a>(llvm::SwingSchedulerDAG * SSD)</li><li class="is-family-code">public int  <a href="#51CD6E8DF7058440"><b>latestCycleInChain</b></a>(const llvm::SDep &amp; Dep)</li><li class="is-family-code">public void  <a href="#49DD37E613465F72"><b>orderDependence</b></a>(llvm::SwingSchedulerDAG * SSD, llvm::SUnit * SU, std::deque&lt;SUnit *&gt; &amp; Insts)</li><li class="is-family-code">public void  <a href="#F24829215BFCA332"><b>print</b></a>(llvm::raw_ostream &amp; os) const</li><li class="is-family-code">public void  <a href="#896847E1FA813224"><b>reset</b></a>()</li><li class="is-family-code">public void  <a href="#78361F81955A8DC0"><b>setInitiationInterval</b></a>(int ii)</li><li class="is-family-code">public int  <a href="#40417B6ECD3E5ED2"><b>stageScheduled</b></a>(llvm::SUnit * SU) const</li></ul><h2>Methods</h2><h3 id="D5C49AA3EC39D7A8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D5C49AA3EC39D7A8">¶</a><code class="hdoc-function-code language-cpp">SMSchedule(<a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>* mf)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L509">llvm/include/llvm/CodeGen/MachinePipeliner.h:509</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>*<b> mf</b></dt></dl><h3 id="FFD0F3E3394A89AB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FFD0F3E3394A89AB">¶</a><code class="hdoc-function-code language-cpp">void computeStart(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
                  int* MaxEarlyStart,
                  int* MinLateStart,
                  int* MinEnd,
                  int* MaxStart,
                  int II,
                  <a href="rA342964D5BA1ECF4.html">llvm::SwingSchedulerDAG</a>* DAG)</code></pre></h3><h4>Description</h4><p>Compute the scheduling start slot for the instruction.  The start slot depends on any predecessor or successor nodes scheduled already.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L538">llvm/include/llvm/CodeGen/MachinePipeliner.h:538</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code">int*<b> MaxEarlyStart</b></dt><dt class="is-family-code">int*<b> MinLateStart</b></dt><dt class="is-family-code">int*<b> MinEnd</b></dt><dt class="is-family-code">int*<b> MaxStart</b></dt><dt class="is-family-code">int<b> II</b></dt><dt class="is-family-code"><a href="rA342964D5BA1ECF4.html">llvm::SwingSchedulerDAG</a>*<b> DAG</b></dt></dl><h3 id="DF7C1A9069C394BF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DF7C1A9069C394BF">¶</a><code class="hdoc-function-code language-cpp">unsigned int cycleScheduled(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU) const</code></pre></h3><h4>Description</h4><p>Return the cycle for a scheduled instruction. This function normalizes the first cycle to be 0.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L563">llvm/include/llvm/CodeGen/MachinePipeliner.h:563</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt></dl><h3 id="1172055913B3B1AC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1172055913B3B1AC">¶</a><code class="hdoc-function-code language-cpp">void dump() const</code></pre></h3><h4>Description</h4><p>Utility function used for debugging to print the schedule.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L587">llvm/include/llvm/CodeGen/MachinePipeliner.h:587</a></p><h3 id="1BC726BEF8162B32"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1BC726BEF8162B32">¶</a><code class="hdoc-function-code language-cpp">int earliestCycleInChain(const <a href="rFD7C33E930FF5E13.html">llvm::SDep</a>&amp; Dep)</code></pre></h3><h4>Description</h4><p>Return the cycle of the earliest scheduled instruction in the dependence chain.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L532">llvm/include/llvm/CodeGen/MachinePipeliner.h:532</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rFD7C33E930FF5E13.html">llvm::SDep</a>&amp;<b> Dep</b></dt></dl><h3 id="16568CC1A8952225"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#16568CC1A8952225">¶</a><code class="hdoc-function-code language-cpp">void finalizeSchedule(
    <a href="rA342964D5BA1ECF4.html">llvm::SwingSchedulerDAG</a>* SSD)</code></pre></h3><h4>Description</h4><p>After the schedule has been formed, call this function to combine the instructions from the different stages/cycles.  That is, this function creates a schedule that represents a single iteration.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L580">llvm/include/llvm/CodeGen/MachinePipeliner.h:580</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rA342964D5BA1ECF4.html">llvm::SwingSchedulerDAG</a>*<b> SSD</b></dt></dl><h3 id="CC6E5878BC27C8BC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CC6E5878BC27C8BC">¶</a><code class="hdoc-function-code language-cpp">int getFinalCycle() const</code></pre></h3><h4>Description</h4><p>Return the last cycle in the finalized schedule.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L528">llvm/include/llvm/CodeGen/MachinePipeliner.h:528</a></p><h3 id="C6A9E2D213077C3E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C6A9E2D213077C3E">¶</a><code class="hdoc-function-code language-cpp">int getFirstCycle() const</code></pre></h3><h4>Description</h4><p>Return the first cycle in the completed schedule.  This can be a negative value.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L525">llvm/include/llvm/CodeGen/MachinePipeliner.h:525</a></p><h3 id="2D1A76365626D1D7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2D1A76365626D1D7">¶</a><code class="hdoc-function-code language-cpp"><a href="https://en.cppreference.com/w/cpp/container/deque">std::deque</a>&lt;SUnit*&gt;&amp; getInstructions(int cycle)</code></pre></h3><h4>Description</h4><p>Return the instructions that are scheduled at the specified cycle.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L575">llvm/include/llvm/CodeGen/MachinePipeliner.h:575</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int<b> cycle</b></dt></dl><h3 id="2CB13479B074432C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2CB13479B074432C">¶</a><code class="hdoc-function-code language-cpp">unsigned int getMaxStageCount()</code></pre></h3><h4>Description</h4><p>Return the maximum stage count needed for this schedule.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L570">llvm/include/llvm/CodeGen/MachinePipeliner.h:570</a></p><h3 id="23476BB147222EE9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#23476BB147222EE9">¶</a><code class="hdoc-function-code language-cpp">bool insert(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
            int StartCycle,
            int EndCycle,
            int II)</code></pre></h3><h4>Description</h4><p>Try to schedule the node at the specified StartCycle and continue until the node is schedule or the EndCycle is reached.  This function returns true if the node is scheduled.  This routine may search either forward or backward for a place to insert the instruction based upon the relative values of StartCycle and EndCycle.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L540">llvm/include/llvm/CodeGen/MachinePipeliner.h:540</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code">int<b> StartCycle</b></dt><dt class="is-family-code">int<b> EndCycle</b></dt><dt class="is-family-code">int<b> II</b></dt></dl><h3 id="5550EBD68865A5CD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5550EBD68865A5CD">¶</a><code class="hdoc-function-code language-cpp">bool isLoopCarried(<a href="rA342964D5BA1ECF4.html">llvm::SwingSchedulerDAG</a>* SSD,
                   <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; Phi)</code></pre></h3><h4>Description</h4><p>Return true if the scheduled Phi has a loop carried operand.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L583">llvm/include/llvm/CodeGen/MachinePipeliner.h:583</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rA342964D5BA1ECF4.html">llvm::SwingSchedulerDAG</a>*<b> SSD</b></dt><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> Phi</b></dt></dl><h3 id="AAE29E34FD30ACE7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AAE29E34FD30ACE7">¶</a><code class="hdoc-function-code language-cpp">bool isLoopCarriedDefOfUse(
    <a href="rA342964D5BA1ECF4.html">llvm::SwingSchedulerDAG</a>* SSD,
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* Def,
    <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp; MO)</code></pre></h3><h4>Description</h4><p>Return true if the instruction is a definition that is loop carried and defines the use on the next iteration. v1 = phi(v2, v3) (Def) v3 = op v1 (MO)   = v1 If MO appears before Def, then then v1 and v3 may get assigned to the same register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L584">llvm/include/llvm/CodeGen/MachinePipeliner.h:584</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rA342964D5BA1ECF4.html">llvm::SwingSchedulerDAG</a>*<b> SSD</b></dt><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> Def</b></dt><dt class="is-family-code"><a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp;<b> MO</b></dt></dl><h3 id="05932D48462EF894"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#05932D48462EF894">¶</a><code class="hdoc-function-code language-cpp">bool isScheduledAtStage(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
                        unsigned int StageNum)</code></pre></h3><h4>Description</h4><p>Return true if the instruction is scheduled at the specified stage.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L548">llvm/include/llvm/CodeGen/MachinePipeliner.h:548</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code">unsigned int<b> StageNum</b></dt></dl><h3 id="A9EA8A1DCDAD7B48"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A9EA8A1DCDAD7B48">¶</a><code class="hdoc-function-code language-cpp">bool isValidSchedule(<a href="rA342964D5BA1ECF4.html">llvm::SwingSchedulerDAG</a>* SSD)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L579">llvm/include/llvm/CodeGen/MachinePipeliner.h:579</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rA342964D5BA1ECF4.html">llvm::SwingSchedulerDAG</a>*<b> SSD</b></dt></dl><h3 id="51CD6E8DF7058440"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#51CD6E8DF7058440">¶</a><code class="hdoc-function-code language-cpp">int latestCycleInChain(const <a href="rFD7C33E930FF5E13.html">llvm::SDep</a>&amp; Dep)</code></pre></h3><h4>Description</h4><p>Return the cycle of the latest scheduled instruction in the dependence chain.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L536">llvm/include/llvm/CodeGen/MachinePipeliner.h:536</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rFD7C33E930FF5E13.html">llvm::SDep</a>&amp;<b> Dep</b></dt></dl><h3 id="49DD37E613465F72"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#49DD37E613465F72">¶</a><code class="hdoc-function-code language-cpp">void orderDependence(<a href="rA342964D5BA1ECF4.html">llvm::SwingSchedulerDAG</a>* SSD,
                     <a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
                     <a href="https://en.cppreference.com/w/cpp/container/deque">std::deque</a>&lt;SUnit*&gt;&amp; Insts)</code></pre></h3><h4>Description</h4><p>Order the instructions within a cycle so that the definitions occur before the uses. Returns true if the instruction is added to the start of the list, or false if added to the end.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L581">llvm/include/llvm/CodeGen/MachinePipeliner.h:581</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rA342964D5BA1ECF4.html">llvm::SwingSchedulerDAG</a>*<b> SSD</b></dt><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code"><a href="https://en.cppreference.com/w/cpp/container/deque">std::deque</a>&lt;SUnit*&gt;&amp;<b> Insts</b></dt></dl><h3 id="F24829215BFCA332"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F24829215BFCA332">¶</a><code class="hdoc-function-code language-cpp">void print(<a href="r6E5FB907260499A2.html">llvm::raw_ostream</a>&amp; os) const</code></pre></h3><h4>Description</h4><p>Print the schedule information to the given output.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L586">llvm/include/llvm/CodeGen/MachinePipeliner.h:586</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6E5FB907260499A2.html">llvm::raw_ostream</a>&amp;<b> os</b></dt></dl><h3 id="896847E1FA813224"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#896847E1FA813224">¶</a><code class="hdoc-function-code language-cpp">void reset()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L512">llvm/include/llvm/CodeGen/MachinePipeliner.h:512</a></p><h3 id="78361F81955A8DC0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#78361F81955A8DC0">¶</a><code class="hdoc-function-code language-cpp">void setInitiationInterval(int ii)</code></pre></h3><h4>Description</h4><p>Set the initiation interval for this schedule.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L521">llvm/include/llvm/CodeGen/MachinePipeliner.h:521</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int<b> ii</b></dt></dl><h3 id="40417B6ECD3E5ED2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#40417B6ECD3E5ED2">¶</a><code class="hdoc-function-code language-cpp">int stageScheduled(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU) const</code></pre></h3><h4>Description</h4><p>Return the stage for a scheduled instruction.  Return -1 if the instruction has not been scheduled.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachinePipeliner.h#L554">llvm/include/llvm/CodeGen/MachinePipeliner.h:554</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt></dl></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>