INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryxiao/FPGA-3D/ip/multiplier/ip/multiplier/sim/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryxiao/FPGA-3D/ip/reciprocal/ip/reciprocal/sim/reciprocal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciprocal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryxiao/FPGA-3D/hdl/tri_proj.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_proj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryxiao/FPGA-3D/sim/tri_proj_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_proj_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryxiao/FPGA-3D/tri_proj_tb/tri_proj_tb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
