FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Mapping of DWARF debug register numbers into register names.
 *
 * Copyright (c) 2015 Cadence Design Systems Inc.
 */

#include <stddef.h>
/* bench 26519.5.0 ecced510c1f6 */
/* bench 26519.5.1 aa37532d75db */
/* bench 26519.5.2 c956bfbf7d25 */
/* bench 26519.5.3 ca65874ffa68 */
/* bench 26519.5.4 06998584749b */
/* bench 26519.5.5 63401845f43c */
#define XTENSA_MAX_REGS 16

const char *xtensa_regs_table[XTENSA_MAX_REGS] = {
	"a0", "a1", "a2", "a3", "a4", "a5", "a6", "a7",
	"a8", "a9", "a10", "a11", "a12", "a13", "a14", "a15",
};

const char *get_arch_regstr(unsigned int n)
{
	return n < XTENSA_MAX_REGS ? xtensa_regs_table[n] : NULL;
}
