// Seed: 1119035320
module module_0 ();
  wor id_2;
  assign id_2 = 1;
  assign module_1.type_2 = 0;
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_1 = 1;
  always @(posedge id_1) #1;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    output uwire id_2,
    input wand id_3,
    input tri0 id_4,
    output logic id_5,
    input wand id_6,
    input tri1 id_7,
    output wor id_8,
    input uwire id_9,
    output tri0 id_10,
    output tri id_11,
    input wor id_12,
    output supply1 id_13
);
  always @(posedge id_12) begin : LABEL_0
    id_5 <= 1;
  end
  module_0 modCall_1 ();
endmodule
