logic [1:0]  	memtoreg_ex_mem_output,
logic 	 	regwrite_ex_mem_output,
logic [1:0]  	pcselect_ex_mem_output,
logic 	 	branchSelect_ex_mem_output,
logic 	 	dmemREN_ex_mem_output,
logic 	 	dmemWEN_ex_mem_output,
logic 	 	halt_out_ex_mem_output,
logic [31:0] 	rdat1_ex_mem_output,
logic [31:0] 	rdat2_ex_mem_output,
logic [31:0] 	npc_ex_mem_output,
logic 	 	zeroFlag_ex_mem_output,
logic [31:0] 	aluResult_ex_mem_output,
logic [4:0]  	branchDest_ex_mem_output,
logic [31:0] 	upper16_ex_mem_output,
logic [31:0] 	signZero_ex_mem_output,
logic [25:0] 	iMemLoad_ex_mem_output

ex_mem_latch EXMEM(
			.CLK(CLK),
			.nRST(nRST),
			.memtoreg_in(memtoreg_id_ex_output),
			.regwrite_in(regwrite_id_ex_output),
			.pcselect_in(pcselect_id_ex_output),
			.branchSelect_in(branch_id_ex_output),
			.dmemREN_in(dmemREN_id_ex_output),
			.dmemWEN_in(dmemWEN_id_ex_output),
			.halt_in(halt_id_ex_output),
			.rdat1_in(rdat1_id_ex_output),
			.rdat2_in(rdat2_id_ex_output),
			.npc_in(npc_id_ex_output),
			.zeroFlag_in(zeroFlag_id_ex_output),
			.aluResult_in(aluResult_id_ex_output),
			.branchDest_in(branchDest_id_ex_output),
			.upper16_in(upper16_id_ex_output),
			.signZero_in(signZero_id_ex_output),
			.memtoreg(memtoreg_ex_mem_output),
			.regwrite(regwrite_ex_mem_output),
			.pcselect(pcselect_ex_mem_output),
			.branchSelect(branchSelect_ex_mem_output),
			.dmemREN(dmemREN_ex_mem_output),
			.dmemWEN(dmemWEN_ex_mem_output),
			.halt_out(halt_out_ex_mem_output),
			.rdat1(rdat1_ex_mem_output),
			.rdat2(rdat2_ex_mem_output),
			.npc(npc_ex_mem_output),
			.zeroFlag(zeroFlag_ex_mem_output),
			.aluResult(aluResult_ex_mem_output),
			.branchDest(branchDest_ex_mem_output),
			.upper16(upper16_ex_mem_output),
			.signZero(signZero_ex_mem_output),
			.iMemLoad(iMemLoad_ex_mem_output)
)
