

================================================================
== Vitis HLS Report for 'fast_protocol'
================================================================
* Date:           Mon Jun  9 20:33:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fast_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.718 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5|  50.000 ns|  50.000 ns|    4|    4|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_rxPath_fu_84   |rxPath  |        5|        5|  50.000 ns|  50.000 ns|    3|    3|  yes(flp)|
        |grp_txPath_fu_122  |txPath  |        5|        5|  50.000 ns|  50.000 ns|    4|    4|  yes(flp)|
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [6/6] (0.00ns)   --->   "%call_ln554 = call void @rxPath, i128 %lbRxDataIn, i96 %lbRxMetadataIn, i16 %lbRequestPortOpenOut, i8 %lbPortOpenReplyIn, i128 %metadata_to_book, i64 %tagsIn, i64 %time_to_book, i64 %order_to_book, i3 %next_state_1, i64 %first_packet, i43 %second_packet, i32 %openPortWaitTime, i9 %POW10, i16 %temp_order_price, i8 %temp_order_size, i32 %temp_order_orderID, i3 %temp_order_type" [fast_src/fast_protocol.cpp:554]   --->   Operation 9 'call' 'call_ln554' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 10 [6/6] (0.00ns)   --->   "%call_ln563 = call void @txPath, i128 %metadata_from_book, i128 %lbTxDataOut, i96 %lbTxMetadataOut, i16 %lbTxLengthOut, i64 %time_from_book, i64 %tagsOut, i64 %order_from_book, i2 %next_state, i64 %first_packet_data, i32 %second_packet_data, i16 %lbPacketLength" [fast_src/fast_protocol.cpp:563]   --->   Operation 10 'call' 'call_ln563' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 8.71>
ST_3 : Operation 11 [5/6] (7.27ns)   --->   "%call_ln554 = call void @rxPath, i128 %lbRxDataIn, i96 %lbRxMetadataIn, i16 %lbRequestPortOpenOut, i8 %lbPortOpenReplyIn, i128 %metadata_to_book, i64 %tagsIn, i64 %time_to_book, i64 %order_to_book, i3 %next_state_1, i64 %first_packet, i43 %second_packet, i32 %openPortWaitTime, i9 %POW10, i16 %temp_order_price, i8 %temp_order_size, i32 %temp_order_orderID, i3 %temp_order_type" [fast_src/fast_protocol.cpp:554]   --->   Operation 11 'call' 'call_ln554' <Predicate = true> <Delay = 7.27> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 12 [5/6] (8.71ns)   --->   "%call_ln563 = call void @txPath, i128 %metadata_from_book, i128 %lbTxDataOut, i96 %lbTxMetadataOut, i16 %lbTxLengthOut, i64 %time_from_book, i64 %tagsOut, i64 %order_from_book, i2 %next_state, i64 %first_packet_data, i32 %second_packet_data, i16 %lbPacketLength" [fast_src/fast_protocol.cpp:563]   --->   Operation 12 'call' 'call_ln563' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 8.71>
ST_4 : Operation 13 [4/6] (7.27ns)   --->   "%call_ln554 = call void @rxPath, i128 %lbRxDataIn, i96 %lbRxMetadataIn, i16 %lbRequestPortOpenOut, i8 %lbPortOpenReplyIn, i128 %metadata_to_book, i64 %tagsIn, i64 %time_to_book, i64 %order_to_book, i3 %next_state_1, i64 %first_packet, i43 %second_packet, i32 %openPortWaitTime, i9 %POW10, i16 %temp_order_price, i8 %temp_order_size, i32 %temp_order_orderID, i3 %temp_order_type" [fast_src/fast_protocol.cpp:554]   --->   Operation 13 'call' 'call_ln554' <Predicate = true> <Delay = 7.27> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 14 [4/6] (8.71ns)   --->   "%call_ln563 = call void @txPath, i128 %metadata_from_book, i128 %lbTxDataOut, i96 %lbTxMetadataOut, i16 %lbTxLengthOut, i64 %time_from_book, i64 %tagsOut, i64 %order_from_book, i2 %next_state, i64 %first_packet_data, i32 %second_packet_data, i16 %lbPacketLength" [fast_src/fast_protocol.cpp:563]   --->   Operation 14 'call' 'call_ln563' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 8.71>
ST_5 : Operation 15 [3/6] (7.27ns)   --->   "%call_ln554 = call void @rxPath, i128 %lbRxDataIn, i96 %lbRxMetadataIn, i16 %lbRequestPortOpenOut, i8 %lbPortOpenReplyIn, i128 %metadata_to_book, i64 %tagsIn, i64 %time_to_book, i64 %order_to_book, i3 %next_state_1, i64 %first_packet, i43 %second_packet, i32 %openPortWaitTime, i9 %POW10, i16 %temp_order_price, i8 %temp_order_size, i32 %temp_order_orderID, i3 %temp_order_type" [fast_src/fast_protocol.cpp:554]   --->   Operation 15 'call' 'call_ln554' <Predicate = true> <Delay = 7.27> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 16 [3/6] (8.71ns)   --->   "%call_ln563 = call void @txPath, i128 %metadata_from_book, i128 %lbTxDataOut, i96 %lbTxMetadataOut, i16 %lbTxLengthOut, i64 %time_from_book, i64 %tagsOut, i64 %order_from_book, i2 %next_state, i64 %first_packet_data, i32 %second_packet_data, i16 %lbPacketLength" [fast_src/fast_protocol.cpp:563]   --->   Operation 16 'call' 'call_ln563' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 8.71>
ST_6 : Operation 17 [2/6] (7.27ns)   --->   "%call_ln554 = call void @rxPath, i128 %lbRxDataIn, i96 %lbRxMetadataIn, i16 %lbRequestPortOpenOut, i8 %lbPortOpenReplyIn, i128 %metadata_to_book, i64 %tagsIn, i64 %time_to_book, i64 %order_to_book, i3 %next_state_1, i64 %first_packet, i43 %second_packet, i32 %openPortWaitTime, i9 %POW10, i16 %temp_order_price, i8 %temp_order_size, i32 %temp_order_orderID, i3 %temp_order_type" [fast_src/fast_protocol.cpp:554]   --->   Operation 17 'call' 'call_ln554' <Predicate = true> <Delay = 7.27> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 18 [2/6] (8.71ns)   --->   "%call_ln563 = call void @txPath, i128 %metadata_from_book, i128 %lbTxDataOut, i96 %lbTxMetadataOut, i16 %lbTxLengthOut, i64 %time_from_book, i64 %tagsOut, i64 %order_from_book, i2 %next_state, i64 %first_packet_data, i32 %second_packet_data, i16 %lbPacketLength" [fast_src/fast_protocol.cpp:563]   --->   Operation 18 'call' 'call_ln563' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 19 [1/6] (0.00ns)   --->   "%call_ln554 = call void @rxPath, i128 %lbRxDataIn, i96 %lbRxMetadataIn, i16 %lbRequestPortOpenOut, i8 %lbPortOpenReplyIn, i128 %metadata_to_book, i64 %tagsIn, i64 %time_to_book, i64 %order_to_book, i3 %next_state_1, i64 %first_packet, i43 %second_packet, i32 %openPortWaitTime, i9 %POW10, i16 %temp_order_price, i8 %temp_order_size, i32 %temp_order_orderID, i3 %temp_order_type" [fast_src/fast_protocol.cpp:554]   --->   Operation 19 'call' 'call_ln554' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 20 [1/6] (0.00ns)   --->   "%call_ln563 = call void @txPath, i128 %metadata_from_book, i128 %lbTxDataOut, i96 %lbTxMetadataOut, i16 %lbTxLengthOut, i64 %time_from_book, i64 %tagsOut, i64 %order_from_book, i2 %next_state, i64 %first_packet_data, i32 %second_packet_data, i16 %lbPacketLength" [fast_src/fast_protocol.cpp:563]   --->   Operation 20 'call' 'call_ln563' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln518 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [fast_src/fast_protocol.cpp:518]   --->   Operation 21 'specdataflowpipeline' 'specdataflowpipeline_ln518' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln501 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [fast_src/fast_protocol.cpp:501]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln501' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln501 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [fast_src/fast_protocol.cpp:501]   --->   Operation 23 'specinterface' 'specinterface_ln501' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %lbRxDataIn, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %lbRxDataIn"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %lbRxMetadataIn, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %lbRxMetadataIn"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lbRequestPortOpenOut, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %lbRequestPortOpenOut"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lbPortOpenReplyIn, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %lbPortOpenReplyIn"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %lbTxDataOut, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %lbTxDataOut"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %lbTxMetadataOut, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %lbTxMetadataOut"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lbTxLengthOut, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %lbTxLengthOut"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tagsIn, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tagsIn"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tagsOut, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tagsOut"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %metadata_to_book, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %metadata_to_book"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %metadata_from_book, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %metadata_from_book"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %time_to_book, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %time_to_book"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %time_from_book, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %time_from_book"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %order_to_book, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %order_to_book"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %order_from_book, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %order_from_book"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln570 = ret" [fast_src/fast_protocol.cpp:570]   --->   Operation 54 'ret' 'ret_ln570' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ lbRxDataIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lbRxMetadataIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lbRequestPortOpenOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lbPortOpenReplyIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lbTxDataOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lbTxMetadataOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lbTxLengthOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tagsIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tagsOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ metadata_to_book]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ metadata_from_book]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ time_to_book]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ time_from_book]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ order_to_book]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ order_from_book]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ next_state_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ first_packet]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ second_packet]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ openPortWaitTime]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ POW10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp_order_price]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_order_size]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_order_orderID]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_order_type]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ next_state]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ first_packet_data]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ second_packet_data]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ lbPacketLength]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln554                 (call                ) [ 000000000]
call_ln563                 (call                ) [ 000000000]
specdataflowpipeline_ln518 (specdataflowpipeline) [ 000000000]
spectopmodule_ln501        (spectopmodule       ) [ 000000000]
specinterface_ln501        (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
ret_ln570                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lbRxDataIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbRxDataIn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lbRxMetadataIn">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbRxMetadataIn"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lbRequestPortOpenOut">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbRequestPortOpenOut"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lbPortOpenReplyIn">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbPortOpenReplyIn"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lbTxDataOut">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbTxDataOut"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lbTxMetadataOut">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbTxMetadataOut"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lbTxLengthOut">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbTxLengthOut"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tagsIn">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tagsIn"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tagsOut">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tagsOut"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="metadata_to_book">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metadata_to_book"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="metadata_from_book">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metadata_from_book"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="time_to_book">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_to_book"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="time_from_book">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_from_book"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="order_to_book">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="order_to_book"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="order_from_book">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="order_from_book"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="next_state_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_state_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="first_packet">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_packet"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="second_packet">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_packet"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="openPortWaitTime">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="openPortWaitTime"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="POW10">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="POW10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="temp_order_price">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_order_price"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="temp_order_size">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_order_size"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="temp_order_orderID">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_order_orderID"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="temp_order_type">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_order_type"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="next_state">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_state"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="first_packet_data">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_packet_data"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="second_packet_data">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_packet_data"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="lbPacketLength">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbPacketLength"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxPath"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txPath"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="grp_rxPath_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="128" slack="0"/>
<pin id="87" dir="0" index="2" bw="96" slack="0"/>
<pin id="88" dir="0" index="3" bw="16" slack="0"/>
<pin id="89" dir="0" index="4" bw="8" slack="0"/>
<pin id="90" dir="0" index="5" bw="128" slack="0"/>
<pin id="91" dir="0" index="6" bw="64" slack="0"/>
<pin id="92" dir="0" index="7" bw="64" slack="0"/>
<pin id="93" dir="0" index="8" bw="64" slack="0"/>
<pin id="94" dir="0" index="9" bw="3" slack="0"/>
<pin id="95" dir="0" index="10" bw="64" slack="0"/>
<pin id="96" dir="0" index="11" bw="43" slack="0"/>
<pin id="97" dir="0" index="12" bw="32" slack="0"/>
<pin id="98" dir="0" index="13" bw="9" slack="0"/>
<pin id="99" dir="0" index="14" bw="16" slack="0"/>
<pin id="100" dir="0" index="15" bw="8" slack="0"/>
<pin id="101" dir="0" index="16" bw="32" slack="0"/>
<pin id="102" dir="0" index="17" bw="3" slack="0"/>
<pin id="103" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln554/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_txPath_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="0" index="2" bw="128" slack="0"/>
<pin id="126" dir="0" index="3" bw="96" slack="0"/>
<pin id="127" dir="0" index="4" bw="16" slack="0"/>
<pin id="128" dir="0" index="5" bw="64" slack="0"/>
<pin id="129" dir="0" index="6" bw="64" slack="0"/>
<pin id="130" dir="0" index="7" bw="64" slack="0"/>
<pin id="131" dir="0" index="8" bw="2" slack="0"/>
<pin id="132" dir="0" index="9" bw="64" slack="0"/>
<pin id="133" dir="0" index="10" bw="32" slack="0"/>
<pin id="134" dir="0" index="11" bw="16" slack="0"/>
<pin id="135" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln563/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="84" pin=7"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="84" pin=8"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="84" pin=9"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="84" pin=10"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="84" pin=11"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="84" pin=12"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="84" pin=13"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="84" pin=14"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="84" pin=15"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="84" pin=16"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="84" pin=17"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="122" pin=8"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="122" pin=9"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="122" pin=10"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="122" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lbRequestPortOpenOut | {3 4 6 }
	Port: lbTxDataOut | {3 4 7 }
	Port: lbTxMetadataOut | {2 3 6 }
	Port: lbTxLengthOut | {3 4 5 7 }
	Port: tagsOut | {4 5 7 }
	Port: metadata_to_book | {2 3 5 }
	Port: time_to_book | {3 4 6 }
	Port: order_to_book | {3 4 6 }
	Port: next_state_1 | {2 4 }
	Port: first_packet | {4 }
	Port: second_packet | {4 }
	Port: openPortWaitTime | {4 }
	Port: temp_order_price | {7 }
	Port: temp_order_size | {3 }
	Port: temp_order_orderID | {4 }
	Port: temp_order_type | {4 }
	Port: next_state | {4 5 }
	Port: first_packet_data | {7 }
	Port: second_packet_data | {7 }
	Port: lbPacketLength | {4 6 }
 - Input state : 
	Port: fast_protocol : lbRxDataIn | {2 3 4 }
	Port: fast_protocol : lbRxMetadataIn | {2 4 }
	Port: fast_protocol : lbPortOpenReplyIn | {2 4 }
	Port: fast_protocol : tagsIn | {3 4 }
	Port: fast_protocol : metadata_from_book | {2 5 }
	Port: fast_protocol : time_from_book | {2 5 }
	Port: fast_protocol : order_from_book | {2 5 }
	Port: fast_protocol : next_state_1 | {2 }
	Port: fast_protocol : first_packet | {2 }
	Port: fast_protocol : second_packet | {3 }
	Port: fast_protocol : openPortWaitTime | {4 }
	Port: fast_protocol : POW10 | {5 6 }
	Port: fast_protocol : temp_order_price | {5 }
	Port: fast_protocol : temp_order_size | {5 }
	Port: fast_protocol : temp_order_orderID | {5 }
	Port: fast_protocol : temp_order_type | {5 }
	Port: fast_protocol : next_state | {2 }
	Port: fast_protocol : first_packet_data | {6 }
	Port: fast_protocol : second_packet_data | {6 }
	Port: fast_protocol : lbPacketLength | {6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|---------|
|   call   |  grp_rxPath_fu_84 |    2    |  5.0026 |   545   |   967   |
|          | grp_txPath_fu_122 |    0    |  5.0026 |   509   |   689   |
|----------|-------------------|---------|---------|---------|---------|
|   Total  |                   |    2    | 10.0052 |   1054  |   1656  |
|----------|-------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|POW10|    0   |    9   |    1   |
+-----+--------+--------+--------+
|Total|    0   |    9   |    1   |
+-----+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   10   |  1054  |  1656  |
|   Memory  |    0   |    -   |    -   |    9   |    1   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   10   |  1063  |  1657  |
+-----------+--------+--------+--------+--------+--------+
