<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_1 " />
            <top_module name="arch_package" />
            <top_module name="glbl" />
            <top_module name="proj_package" />
            <top_module name="tb" />
            <top_module name="tb_type_defines_pkg" />
            <top_module name="test_dram_dma" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="28079666667fs"></ZoomStartTime>
      <ZoomEndTime time="55729666668fs"></ZoomEndTime>
      <Cursor1Time time="32688000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="269"></NameColumnWidth>
      <ValueColumnWidth column_width="159"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="4" />
   <wave_markers>
      <marker label="" time="0" />
   </wave_markers>
   <wvobject type="logic" fp_name="/tb/use_c_host_memory">
      <obj_property name="ElementShortName">use_c_host_memory</obj_property>
      <obj_property name="ObjectShortName">use_c_host_memory</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group132">
      <obj_property name="label">DDRA Rd</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/arid">
         <obj_property name="ElementShortName">arid[15:0]</obj_property>
         <obj_property name="ObjectShortName">arid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/araddr">
         <obj_property name="ElementShortName">araddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/arlen">
         <obj_property name="ElementShortName">arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/arsize">
         <obj_property name="ElementShortName">arsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/arvalid">
         <obj_property name="ElementShortName">arvalid</obj_property>
         <obj_property name="ObjectShortName">arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/arready">
         <obj_property name="ElementShortName">arready</obj_property>
         <obj_property name="ObjectShortName">arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/rid">
         <obj_property name="ElementShortName">rid[15:0]</obj_property>
         <obj_property name="ObjectShortName">rid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/rdata">
         <obj_property name="ElementShortName">rdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/rresp">
         <obj_property name="ElementShortName">rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/rlast">
         <obj_property name="ElementShortName">rlast</obj_property>
         <obj_property name="ObjectShortName">rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/rvalid">
         <obj_property name="ElementShortName">rvalid</obj_property>
         <obj_property name="ObjectShortName">rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/rready">
         <obj_property name="ElementShortName">rready</obj_property>
         <obj_property name="ObjectShortName">rready</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group145">
      <obj_property name="label">DDRB_Rd</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrb/arid">
         <obj_property name="ElementShortName">arid[15:0]</obj_property>
         <obj_property name="ObjectShortName">arid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrb/araddr">
         <obj_property name="ElementShortName">araddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrb/arlen">
         <obj_property name="ElementShortName">arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrb/arsize">
         <obj_property name="ElementShortName">arsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrb/arvalid">
         <obj_property name="ElementShortName">arvalid</obj_property>
         <obj_property name="ObjectShortName">arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrb/arready">
         <obj_property name="ElementShortName">arready</obj_property>
         <obj_property name="ObjectShortName">arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrb/rid">
         <obj_property name="ElementShortName">rid[15:0]</obj_property>
         <obj_property name="ObjectShortName">rid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrb/rdata">
         <obj_property name="ElementShortName">rdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrb/rresp">
         <obj_property name="ElementShortName">rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrb/rlast">
         <obj_property name="ElementShortName">rlast</obj_property>
         <obj_property name="ObjectShortName">rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrb/rvalid">
         <obj_property name="ElementShortName">rvalid</obj_property>
         <obj_property name="ObjectShortName">rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrb/rready">
         <obj_property name="ElementShortName">rready</obj_property>
         <obj_property name="ObjectShortName">rready</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group670">
      <obj_property name="label">DDRD_RD</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrd/arid">
         <obj_property name="ElementShortName">arid[15:0]</obj_property>
         <obj_property name="ObjectShortName">arid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrd/araddr">
         <obj_property name="ElementShortName">araddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrd/arlen">
         <obj_property name="ElementShortName">arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrd/arsize">
         <obj_property name="ElementShortName">arsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrd/arvalid">
         <obj_property name="ElementShortName">arvalid</obj_property>
         <obj_property name="ObjectShortName">arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrd/arready">
         <obj_property name="ElementShortName">arready</obj_property>
         <obj_property name="ObjectShortName">arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrd/rid">
         <obj_property name="ElementShortName">rid[15:0]</obj_property>
         <obj_property name="ObjectShortName">rid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrd/rdata">
         <obj_property name="ElementShortName">rdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrd/rresp">
         <obj_property name="ElementShortName">rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrd/rlast">
         <obj_property name="ElementShortName">rlast</obj_property>
         <obj_property name="ObjectShortName">rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrd/rvalid">
         <obj_property name="ElementShortName">rvalid</obj_property>
         <obj_property name="ObjectShortName">rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddrd/rready">
         <obj_property name="ElementShortName">rready</obj_property>
         <obj_property name="ObjectShortName">rready</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
