
MIBattController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .user_data    0001a800  08020000  08020000  00040000  2**2
                  ALLOC, READONLY
  1 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         000132fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000011c0  08013490  08013490  00023490  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08014650  08014650  00030220  2**0
                  CONTENTS
  5 .ARM          00000008  08014650  08014650  00024650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08014658  08014658  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08014658  08014658  00024658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0801465c  0801465c  0002465c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000220  20000000  08014660  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000061c8  20000220  08014880  00030220  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200063e8  08014880  000363e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a23c  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004bd9  00000000  00000000  0005a48c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e40  00000000  00000000  0005f068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001c88  00000000  00000000  00060ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000277e7  00000000  00000000  00062b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002194a  00000000  00000000  0008a317  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eeb0c  00000000  00000000  000abc61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0019a76d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000097bc  00000000  00000000  0019a7c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013474 	.word	0x08013474

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	08013474 	.word	0x08013474

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <configureTimerForRunTimeStats>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0

}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr

08000ffa <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	af00      	add	r7, sp, #0
return 0;
 8000ffe:	2300      	movs	r3, #0
}
 8001000:	4618      	mov	r0, r3
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <vApplicationStackOverflowHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800100a:	b480      	push	{r7}
 800100c:	b083      	sub	sp, #12
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
 8001012:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr

08001020 <DelayedOn_Wait>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void DelayedOn_Wait(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
	//is batt OK to charge? (and discharge as well)
	if ((Adc1Measurements.Batt_voltage) < (BATT_MAX_VOLTAGE+VoltHysteresisChg)
 8001024:	4b0b      	ldr	r3, [pc, #44]	; (8001054 <DelayedOn_Wait+0x34>)
 8001026:	68da      	ldr	r2, [r3, #12]
 8001028:	4b0b      	ldr	r3, [pc, #44]	; (8001058 <DelayedOn_Wait+0x38>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f203 1389 	addw	r3, r3, #393	; 0x189
 8001030:	429a      	cmp	r2, r3
 8001032:	d208      	bcs.n	8001046 <DelayedOn_Wait+0x26>
			&& Adc1Measurements.Batt_voltage > BATT_CRITICAL_MIN_VOLTAGE)
 8001034:	4b07      	ldr	r3, [pc, #28]	; (8001054 <DelayedOn_Wait+0x34>)
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	2b0f      	cmp	r3, #15
 800103a:	d904      	bls.n	8001046 <DelayedOn_Wait+0x26>
	{//yes, ok to charge
		InverterMOS_OFF();	//INV blocked,
 800103c:	f001 f9ee 	bl	800241c <InverterMOS_OFF>
		BatteryMOS_ON();	//battery to power controller, if some PV still is available (at dusk), it will charge BATT (currents below ~200mA)
 8001040:	f001 f964 	bl	800230c <BatteryMOS_ON>
 8001044:	e004      	b.n	8001050 <DelayedOn_Wait+0x30>
	}
	else
	{//not ok to charge battery
#if HW_VER > 01		//charging/discharging blocked, PV might go only to INV
		BatteryMOS_OFF();
 8001046:	f001 f9a1 	bl	800238c <BatteryMOS_OFF>
		InverterMOS_ON();
 800104a:	f001 f9cf 	bl	80023ec <InverterMOS_ON>
#else
		InverterMOS_OFF();	//INV blocked, battery to power controller, if some PV still is it will charge BATT (no other choice in HW01), needed to power controller
		BatteryMOS_ON();
#endif
	}
}
 800104e:	bf00      	nop
 8001050:	bf00      	nop
 8001052:	bd80      	pop	{r7, pc}
 8001054:	200059a0 	.word	0x200059a0
 8001058:	20000258 	.word	0x20000258

0800105c <DelayedOn_On>:

void DelayedOn_On(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	InverterMOS_ON();
 8001060:	f001 f9c4 	bl	80023ec <InverterMOS_ON>
	BatteryMOS_ON();
 8001064:	f001 f952 	bl	800230c <BatteryMOS_ON>
}
 8001068:	bf00      	nop
 800106a:	bd80      	pop	{r7, pc}

0800106c <DelayedInvMosOn>:
/*function switches on inverter mosfet, according to actual config in an instant or with delay*/
void DelayedInvMosOn(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
	switch (ConfigReg)
 8001070:	4b54      	ldr	r3, [pc, #336]	; (80011c4 <DelayedInvMosOn+0x158>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	2b0d      	cmp	r3, #13
 8001076:	f200 80a0 	bhi.w	80011ba <DelayedInvMosOn+0x14e>
 800107a:	a201      	add	r2, pc, #4	; (adr r2, 8001080 <DelayedInvMosOn+0x14>)
 800107c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001080:	080010b9 	.word	0x080010b9
 8001084:	080010bf 	.word	0x080010bf
 8001088:	080010d3 	.word	0x080010d3
 800108c:	080010e7 	.word	0x080010e7
 8001090:	080010fb 	.word	0x080010fb
 8001094:	0800110f 	.word	0x0800110f
 8001098:	08001125 	.word	0x08001125
 800109c:	08001139 	.word	0x08001139
 80010a0:	0800113f 	.word	0x0800113f
 80010a4:	08001153 	.word	0x08001153
 80010a8:	08001167 	.word	0x08001167
 80010ac:	0800117b 	.word	0x0800117b
 80010b0:	0800118f 	.word	0x0800118f
 80010b4:	080011a5 	.word	0x080011a5
	{
	case CONFIG_MAINS_0DELAY:
		DelayedOn_On();
 80010b8:	f7ff ffd0 	bl	800105c <DelayedOn_On>
		break;
 80010bc:	e080      	b.n	80011c0 <DelayedInvMosOn+0x154>
	case CONFIG_MAINS_1DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME1)
 80010be:	4b42      	ldr	r3, [pc, #264]	; (80011c8 <DelayedInvMosOn+0x15c>)
 80010c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010c2:	2b3c      	cmp	r3, #60	; 0x3c
 80010c4:	d902      	bls.n	80010cc <DelayedInvMosOn+0x60>
		{
			DelayedOn_On();
 80010c6:	f7ff ffc9 	bl	800105c <DelayedOn_On>
		}
		else
		{
			DelayedOn_Wait();
		}
		break;
 80010ca:	e079      	b.n	80011c0 <DelayedInvMosOn+0x154>
			DelayedOn_Wait();
 80010cc:	f7ff ffa8 	bl	8001020 <DelayedOn_Wait>
		break;
 80010d0:	e076      	b.n	80011c0 <DelayedInvMosOn+0x154>
	case CONFIG_MAINS_2DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME2)
 80010d2:	4b3d      	ldr	r3, [pc, #244]	; (80011c8 <DelayedInvMosOn+0x15c>)
 80010d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010d6:	2b78      	cmp	r3, #120	; 0x78
 80010d8:	d902      	bls.n	80010e0 <DelayedInvMosOn+0x74>
		{
			DelayedOn_On();
 80010da:	f7ff ffbf 	bl	800105c <DelayedOn_On>
		}
		else
		{
			DelayedOn_Wait();
		}
		break;
 80010de:	e06f      	b.n	80011c0 <DelayedInvMosOn+0x154>
			DelayedOn_Wait();
 80010e0:	f7ff ff9e 	bl	8001020 <DelayedOn_Wait>
		break;
 80010e4:	e06c      	b.n	80011c0 <DelayedInvMosOn+0x154>
	case CONFIG_MAINS_3DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME3)
 80010e6:	4b38      	ldr	r3, [pc, #224]	; (80011c8 <DelayedInvMosOn+0x15c>)
 80010e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010ea:	2bb4      	cmp	r3, #180	; 0xb4
 80010ec:	d902      	bls.n	80010f4 <DelayedInvMosOn+0x88>
		{
			DelayedOn_On();
 80010ee:	f7ff ffb5 	bl	800105c <DelayedOn_On>
		}
		else
		{
			DelayedOn_Wait();
		}
		break;
 80010f2:	e065      	b.n	80011c0 <DelayedInvMosOn+0x154>
			DelayedOn_Wait();
 80010f4:	f7ff ff94 	bl	8001020 <DelayedOn_Wait>
		break;
 80010f8:	e062      	b.n	80011c0 <DelayedInvMosOn+0x154>
	case CONFIG_MAINS_4DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME4)
 80010fa:	4b33      	ldr	r3, [pc, #204]	; (80011c8 <DelayedInvMosOn+0x15c>)
 80010fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010fe:	2bf0      	cmp	r3, #240	; 0xf0
 8001100:	d902      	bls.n	8001108 <DelayedInvMosOn+0x9c>
		{
			DelayedOn_On();
 8001102:	f7ff ffab 	bl	800105c <DelayedOn_On>
		}
		else
		{
			DelayedOn_Wait();
		}
		break;
 8001106:	e05b      	b.n	80011c0 <DelayedInvMosOn+0x154>
			DelayedOn_Wait();
 8001108:	f7ff ff8a 	bl	8001020 <DelayedOn_Wait>
		break;
 800110c:	e058      	b.n	80011c0 <DelayedInvMosOn+0x154>
	case CONFIG_MAINS_5DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME5)
 800110e:	4b2e      	ldr	r3, [pc, #184]	; (80011c8 <DelayedInvMosOn+0x15c>)
 8001110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001112:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001116:	d902      	bls.n	800111e <DelayedInvMosOn+0xb2>
		{
			DelayedOn_On();
 8001118:	f7ff ffa0 	bl	800105c <DelayedOn_On>
		}
		else
		{
			DelayedOn_Wait();
		}
		break;
 800111c:	e050      	b.n	80011c0 <DelayedInvMosOn+0x154>
			DelayedOn_Wait();
 800111e:	f7ff ff7f 	bl	8001020 <DelayedOn_Wait>
		break;
 8001122:	e04d      	b.n	80011c0 <DelayedInvMosOn+0x154>
	case CONFIG_MAINS_6DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME6)
 8001124:	4b28      	ldr	r3, [pc, #160]	; (80011c8 <DelayedInvMosOn+0x15c>)
 8001126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001128:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 800112c:	d902      	bls.n	8001134 <DelayedInvMosOn+0xc8>
		{
			DelayedOn_On();
 800112e:	f7ff ff95 	bl	800105c <DelayedOn_On>
 8001132:	e001      	b.n	8001138 <DelayedInvMosOn+0xcc>
		}
		else
		{
			DelayedOn_Wait();
 8001134:	f7ff ff74 	bl	8001020 <DelayedOn_Wait>
		}
	case CONFIG_BATT_0DELAY:
		DelayedOn_On();
 8001138:	f7ff ff90 	bl	800105c <DelayedOn_On>
		break;
 800113c:	e040      	b.n	80011c0 <DelayedInvMosOn+0x154>
	case CONFIG_BATT_1DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME1)
 800113e:	4b22      	ldr	r3, [pc, #136]	; (80011c8 <DelayedInvMosOn+0x15c>)
 8001140:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001142:	2b3c      	cmp	r3, #60	; 0x3c
 8001144:	d902      	bls.n	800114c <DelayedInvMosOn+0xe0>
		{
			DelayedOn_On();
 8001146:	f7ff ff89 	bl	800105c <DelayedOn_On>
		}
		else
		{
			DelayedOn_Wait();
		}
		break;
 800114a:	e039      	b.n	80011c0 <DelayedInvMosOn+0x154>
			DelayedOn_Wait();
 800114c:	f7ff ff68 	bl	8001020 <DelayedOn_Wait>
		break;
 8001150:	e036      	b.n	80011c0 <DelayedInvMosOn+0x154>
	case CONFIG_BATT_2DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME2)
 8001152:	4b1d      	ldr	r3, [pc, #116]	; (80011c8 <DelayedInvMosOn+0x15c>)
 8001154:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001156:	2b78      	cmp	r3, #120	; 0x78
 8001158:	d902      	bls.n	8001160 <DelayedInvMosOn+0xf4>
		{
			DelayedOn_On();
 800115a:	f7ff ff7f 	bl	800105c <DelayedOn_On>
		}
		else
		{
			DelayedOn_Wait();
		}
		break;
 800115e:	e02f      	b.n	80011c0 <DelayedInvMosOn+0x154>
			DelayedOn_Wait();
 8001160:	f7ff ff5e 	bl	8001020 <DelayedOn_Wait>
		break;
 8001164:	e02c      	b.n	80011c0 <DelayedInvMosOn+0x154>
	case CONFIG_BATT_3DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME3)
 8001166:	4b18      	ldr	r3, [pc, #96]	; (80011c8 <DelayedInvMosOn+0x15c>)
 8001168:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800116a:	2bb4      	cmp	r3, #180	; 0xb4
 800116c:	d902      	bls.n	8001174 <DelayedInvMosOn+0x108>
		{
			DelayedOn_On();
 800116e:	f7ff ff75 	bl	800105c <DelayedOn_On>
		}
		else
		{
			DelayedOn_Wait();
		}
		break;
 8001172:	e025      	b.n	80011c0 <DelayedInvMosOn+0x154>
			DelayedOn_Wait();
 8001174:	f7ff ff54 	bl	8001020 <DelayedOn_Wait>
		break;
 8001178:	e022      	b.n	80011c0 <DelayedInvMosOn+0x154>
	case CONFIG_BATT_4DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME4)
 800117a:	4b13      	ldr	r3, [pc, #76]	; (80011c8 <DelayedInvMosOn+0x15c>)
 800117c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800117e:	2bf0      	cmp	r3, #240	; 0xf0
 8001180:	d902      	bls.n	8001188 <DelayedInvMosOn+0x11c>
		{
			DelayedOn_On();
 8001182:	f7ff ff6b 	bl	800105c <DelayedOn_On>
		}
		else
		{
			DelayedOn_Wait();
		}
		break;
 8001186:	e01b      	b.n	80011c0 <DelayedInvMosOn+0x154>
			DelayedOn_Wait();
 8001188:	f7ff ff4a 	bl	8001020 <DelayedOn_Wait>
		break;
 800118c:	e018      	b.n	80011c0 <DelayedInvMosOn+0x154>
	case CONFIG_BATT_5DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME5)
 800118e:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <DelayedInvMosOn+0x15c>)
 8001190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001192:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001196:	d902      	bls.n	800119e <DelayedInvMosOn+0x132>
		{
			DelayedOn_On();
 8001198:	f7ff ff60 	bl	800105c <DelayedOn_On>
		}
		else
		{
			DelayedOn_Wait();
		}
		break;
 800119c:	e010      	b.n	80011c0 <DelayedInvMosOn+0x154>
			DelayedOn_Wait();
 800119e:	f7ff ff3f 	bl	8001020 <DelayedOn_Wait>
		break;
 80011a2:	e00d      	b.n	80011c0 <DelayedInvMosOn+0x154>
	case CONFIG_BATT_6DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME6)
 80011a4:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <DelayedInvMosOn+0x15c>)
 80011a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011a8:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80011ac:	d902      	bls.n	80011b4 <DelayedInvMosOn+0x148>
		{
			DelayedOn_On();
 80011ae:	f7ff ff55 	bl	800105c <DelayedOn_On>
		}
		else
		{
			DelayedOn_Wait();
		}
		break;
 80011b2:	e005      	b.n	80011c0 <DelayedInvMosOn+0x154>
			DelayedOn_Wait();
 80011b4:	f7ff ff34 	bl	8001020 <DelayedOn_Wait>
		break;
 80011b8:	e002      	b.n	80011c0 <DelayedInvMosOn+0x154>
	default:
		InverterMOS_ON();
 80011ba:	f001 f917 	bl	80023ec <InverterMOS_ON>
		break;
 80011be:	bf00      	nop
	}
}
 80011c0:	bf00      	nop
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	2000599c 	.word	0x2000599c
 80011c8:	20005c98 	.word	0x20005c98

080011cc <ResetInverterDay>:
 * reset is needed due to issue with starting Inverter from low voltage at dawn (e.g. when battery is charging)
 * to reset MPPT algorithm at least few second long voltage spike (OCV) is needed
 * to do that procedure will disconnect INV, Battery, wait few seconds and start Inverter again
 */
void ResetInverterDay(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
	switch (StateResetInv)
 80011d0:	4b76      	ldr	r3, [pc, #472]	; (80013ac <ResetInverterDay+0x1e0>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2b1b      	cmp	r3, #27
 80011d6:	f200 80d5 	bhi.w	8001384 <ResetInverterDay+0x1b8>
 80011da:	a201      	add	r2, pc, #4	; (adr r2, 80011e0 <ResetInverterDay+0x14>)
 80011dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e0:	08001251 	.word	0x08001251
 80011e4:	080012d7 	.word	0x080012d7
 80011e8:	0800130f 	.word	0x0800130f
 80011ec:	0800130f 	.word	0x0800130f
 80011f0:	0800130f 	.word	0x0800130f
 80011f4:	0800130f 	.word	0x0800130f
 80011f8:	0800130f 	.word	0x0800130f
 80011fc:	0800130f 	.word	0x0800130f
 8001200:	0800130f 	.word	0x0800130f
 8001204:	0800130f 	.word	0x0800130f
 8001208:	0800130f 	.word	0x0800130f
 800120c:	0800130f 	.word	0x0800130f
 8001210:	0800130f 	.word	0x0800130f
 8001214:	0800130f 	.word	0x0800130f
 8001218:	0800130f 	.word	0x0800130f
 800121c:	0800130f 	.word	0x0800130f
 8001220:	0800130f 	.word	0x0800130f
 8001224:	0800132f 	.word	0x0800132f
 8001228:	0800132f 	.word	0x0800132f
 800122c:	0800132f 	.word	0x0800132f
 8001230:	0800132f 	.word	0x0800132f
 8001234:	0800132f 	.word	0x0800132f
 8001238:	0800132f 	.word	0x0800132f
 800123c:	0800132f 	.word	0x0800132f
 8001240:	0800132f 	.word	0x0800132f
 8001244:	0800132f 	.word	0x0800132f
 8001248:	0800132f 	.word	0x0800132f
 800124c:	08001357 	.word	0x08001357
	{
	case 0:
#if HW_VER > 01
		if (Adc1Measurements.Inv_current > INV_CURRENT_MIN_DAY && FlagExt_I == 0)
 8001250:	4b57      	ldr	r3, [pc, #348]	; (80013b0 <ResetInverterDay+0x1e4>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2bc8      	cmp	r3, #200	; 0xc8
 8001256:	d907      	bls.n	8001268 <ResetInverterDay+0x9c>
 8001258:	4b56      	ldr	r3, [pc, #344]	; (80013b4 <ResetInverterDay+0x1e8>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d103      	bne.n	8001268 <ResetInverterDay+0x9c>
#else
		if (Adc1Measurements.Inv_current > INV_CURRENT_MIN_DAY )
#endif
		{
			TimeToResetInv = TIME2RESET_INV;	//reset time to 30 minutes if inv is working
 8001260:	4b55      	ldr	r3, [pc, #340]	; (80013b8 <ResetInverterDay+0x1ec>)
 8001262:	2214      	movs	r2, #20
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	e012      	b.n	800128e <ResetInverterDay+0xc2>
		}
#if HW_VER > 01
		else if (FlagExt_I == 1 && !BlankingTimeToResetInv)		//blanking time to prevent to frequent resets from EXTI
 8001268:	4b52      	ldr	r3, [pc, #328]	; (80013b4 <ResetInverterDay+0x1e8>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d10e      	bne.n	800128e <ResetInverterDay+0xc2>
 8001270:	4b52      	ldr	r3, [pc, #328]	; (80013bc <ResetInverterDay+0x1f0>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d10a      	bne.n	800128e <ResetInverterDay+0xc2>
		{
			TimeToResetInv = 1;
 8001278:	4b4f      	ldr	r3, [pc, #316]	; (80013b8 <ResetInverterDay+0x1ec>)
 800127a:	2201      	movs	r2, #1
 800127c:	601a      	str	r2, [r3, #0]
			StatCurrentWh.InvExtResetCnt++;
 800127e:	4b50      	ldr	r3, [pc, #320]	; (80013c0 <ResetInverterDay+0x1f4>)
 8001280:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001282:	3301      	adds	r3, #1
 8001284:	4a4e      	ldr	r2, [pc, #312]	; (80013c0 <ResetInverterDay+0x1f4>)
 8001286:	6693      	str	r3, [r2, #104]	; 0x68
			BlankingTimeToResetInv = TIME2RESET_INV/3;		//blanking time to prevent to frequent resets from EXTI
 8001288:	4b4c      	ldr	r3, [pc, #304]	; (80013bc <ResetInverterDay+0x1f0>)
 800128a:	2206      	movs	r2, #6
 800128c:	601a      	str	r2, [r3, #0]
		}
#endif
		if (TimeToResetInv)	TimeToResetInv--;
 800128e:	4b4a      	ldr	r3, [pc, #296]	; (80013b8 <ResetInverterDay+0x1ec>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d004      	beq.n	80012a0 <ResetInverterDay+0xd4>
 8001296:	4b48      	ldr	r3, [pc, #288]	; (80013b8 <ResetInverterDay+0x1ec>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	3b01      	subs	r3, #1
 800129c:	4a46      	ldr	r2, [pc, #280]	; (80013b8 <ResetInverterDay+0x1ec>)
 800129e:	6013      	str	r3, [r2, #0]
		if (BlankingTimeToResetInv) BlankingTimeToResetInv--;
 80012a0:	4b46      	ldr	r3, [pc, #280]	; (80013bc <ResetInverterDay+0x1f0>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d004      	beq.n	80012b2 <ResetInverterDay+0xe6>
 80012a8:	4b44      	ldr	r3, [pc, #272]	; (80013bc <ResetInverterDay+0x1f0>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	3b01      	subs	r3, #1
 80012ae:	4a43      	ldr	r2, [pc, #268]	; (80013bc <ResetInverterDay+0x1f0>)
 80012b0:	6013      	str	r3, [r2, #0]
		if (!TimeToResetInv) StateResetInv=1;	//start Inv Reset procedure
 80012b2:	4b41      	ldr	r3, [pc, #260]	; (80013b8 <ResetInverterDay+0x1ec>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d102      	bne.n	80012c0 <ResetInverterDay+0xf4>
 80012ba:	4b3c      	ldr	r3, [pc, #240]	; (80013ac <ResetInverterDay+0x1e0>)
 80012bc:	2201      	movs	r2, #1
 80012be:	601a      	str	r2, [r3, #0]
		sprintf(TxBuffer+strlen(TxBuffer), "RID0,");
 80012c0:	4840      	ldr	r0, [pc, #256]	; (80013c4 <ResetInverterDay+0x1f8>)
 80012c2:	f7fe ff85 	bl	80001d0 <strlen>
 80012c6:	4603      	mov	r3, r0
 80012c8:	4a3e      	ldr	r2, [pc, #248]	; (80013c4 <ResetInverterDay+0x1f8>)
 80012ca:	4413      	add	r3, r2
 80012cc:	493e      	ldr	r1, [pc, #248]	; (80013c8 <ResetInverterDay+0x1fc>)
 80012ce:	4618      	mov	r0, r3
 80012d0:	f00d fcf2 	bl	800ecb8 <siprintf>
		break;
 80012d4:	e067      	b.n	80013a6 <ResetInverterDay+0x1da>
	case 1:	//30 minutes without inv currrent. set flag that procedure is ON,
		FlagResetInverter = 1;	//procedure is on
 80012d6:	4b3d      	ldr	r3, [pc, #244]	; (80013cc <ResetInverterDay+0x200>)
 80012d8:	2201      	movs	r2, #1
 80012da:	601a      	str	r2, [r3, #0]
		BatteryMOS_OFF();		//switch off all loads causing OCV; INV OFF + BAT OFF -> causing OCV/increasing INV input voltage
 80012dc:	f001 f856 	bl	800238c <BatteryMOS_OFF>
		InverterMOS_OFF();
 80012e0:	f001 f89c 	bl	800241c <InverterMOS_OFF>
		StateResetInv = 2;
 80012e4:	4b31      	ldr	r3, [pc, #196]	; (80013ac <ResetInverterDay+0x1e0>)
 80012e6:	2202      	movs	r2, #2
 80012e8:	601a      	str	r2, [r3, #0]
		StatCurrentWh.InvResetCntr++;
 80012ea:	4b35      	ldr	r3, [pc, #212]	; (80013c0 <ResetInverterDay+0x1f4>)
 80012ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ee:	3301      	adds	r3, #1
 80012f0:	4a33      	ldr	r2, [pc, #204]	; (80013c0 <ResetInverterDay+0x1f4>)
 80012f2:	62d3      	str	r3, [r2, #44]	; 0x2c
		ExtOut_InvResetStart();
 80012f4:	f000 ff9a 	bl	800222c <ExtOut_InvResetStart>
		sprintf(TxBuffer+strlen(TxBuffer), "RID1,");
 80012f8:	4832      	ldr	r0, [pc, #200]	; (80013c4 <ResetInverterDay+0x1f8>)
 80012fa:	f7fe ff69 	bl	80001d0 <strlen>
 80012fe:	4603      	mov	r3, r0
 8001300:	4a30      	ldr	r2, [pc, #192]	; (80013c4 <ResetInverterDay+0x1f8>)
 8001302:	4413      	add	r3, r2
 8001304:	4932      	ldr	r1, [pc, #200]	; (80013d0 <ResetInverterDay+0x204>)
 8001306:	4618      	mov	r0, r3
 8001308:	f00d fcd6 	bl	800ecb8 <siprintf>
		break;
 800130c:	e04b      	b.n	80013a6 <ResetInverterDay+0x1da>
	case 2: case 3: case 4: case 5: case 6: case 7: case 8: case 9: case 10:
	case 11: case 12: case 13: case 14: case 15: case 16:
		//wait 15 seconds
		StateResetInv++;
 800130e:	4b27      	ldr	r3, [pc, #156]	; (80013ac <ResetInverterDay+0x1e0>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	3301      	adds	r3, #1
 8001314:	4a25      	ldr	r2, [pc, #148]	; (80013ac <ResetInverterDay+0x1e0>)
 8001316:	6013      	str	r3, [r2, #0]
		sprintf(TxBuffer+strlen(TxBuffer), "RID2,");
 8001318:	482a      	ldr	r0, [pc, #168]	; (80013c4 <ResetInverterDay+0x1f8>)
 800131a:	f7fe ff59 	bl	80001d0 <strlen>
 800131e:	4603      	mov	r3, r0
 8001320:	4a28      	ldr	r2, [pc, #160]	; (80013c4 <ResetInverterDay+0x1f8>)
 8001322:	4413      	add	r3, r2
 8001324:	492b      	ldr	r1, [pc, #172]	; (80013d4 <ResetInverterDay+0x208>)
 8001326:	4618      	mov	r0, r3
 8001328:	f00d fcc6 	bl	800ecb8 <siprintf>
		break;
 800132c:	e03b      	b.n	80013a6 <ResetInverterDay+0x1da>
	case 17: case 18: case 19: case 20: case 21: case 22: case 23: case 24: case 25: case 26:
		//ON inverter MOS and wait 10 seconds
		InverterMOS_ON();
 800132e:	f001 f85d 	bl	80023ec <InverterMOS_ON>
		StateResetInv++;
 8001332:	4b1e      	ldr	r3, [pc, #120]	; (80013ac <ResetInverterDay+0x1e0>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	3301      	adds	r3, #1
 8001338:	4a1c      	ldr	r2, [pc, #112]	; (80013ac <ResetInverterDay+0x1e0>)
 800133a:	6013      	str	r3, [r2, #0]
		ExtOut_InvResetStop();
 800133c:	f000 ffae 	bl	800229c <ExtOut_InvResetStop>
		sprintf(TxBuffer+strlen(TxBuffer), "RID3,");
 8001340:	4820      	ldr	r0, [pc, #128]	; (80013c4 <ResetInverterDay+0x1f8>)
 8001342:	f7fe ff45 	bl	80001d0 <strlen>
 8001346:	4603      	mov	r3, r0
 8001348:	4a1e      	ldr	r2, [pc, #120]	; (80013c4 <ResetInverterDay+0x1f8>)
 800134a:	4413      	add	r3, r2
 800134c:	4922      	ldr	r1, [pc, #136]	; (80013d8 <ResetInverterDay+0x20c>)
 800134e:	4618      	mov	r0, r3
 8001350:	f00d fcb2 	bl	800ecb8 <siprintf>
		break;
 8001354:	e027      	b.n	80013a6 <ResetInverterDay+0x1da>
	case 27:	//now return to regular operation of controller
		StateResetInv=0;
 8001356:	4b15      	ldr	r3, [pc, #84]	; (80013ac <ResetInverterDay+0x1e0>)
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
		FlagResetInverter = 0;	//procedure is off
 800135c:	4b1b      	ldr	r3, [pc, #108]	; (80013cc <ResetInverterDay+0x200>)
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
		TimeToResetInv = TIME2RESET_INV;	//reset timer for 30 minutes
 8001362:	4b15      	ldr	r3, [pc, #84]	; (80013b8 <ResetInverterDay+0x1ec>)
 8001364:	2214      	movs	r2, #20
 8001366:	601a      	str	r2, [r3, #0]
		StatCountFlagsWs.LowInvCurrent = 0;	//reset "no current' flag
 8001368:	4b1c      	ldr	r3, [pc, #112]	; (80013dc <ResetInverterDay+0x210>)
 800136a:	2200      	movs	r2, #0
 800136c:	649a      	str	r2, [r3, #72]	; 0x48
		sprintf(TxBuffer+strlen(TxBuffer), "RID4,");
 800136e:	4815      	ldr	r0, [pc, #84]	; (80013c4 <ResetInverterDay+0x1f8>)
 8001370:	f7fe ff2e 	bl	80001d0 <strlen>
 8001374:	4603      	mov	r3, r0
 8001376:	4a13      	ldr	r2, [pc, #76]	; (80013c4 <ResetInverterDay+0x1f8>)
 8001378:	4413      	add	r3, r2
 800137a:	4919      	ldr	r1, [pc, #100]	; (80013e0 <ResetInverterDay+0x214>)
 800137c:	4618      	mov	r0, r3
 800137e:	f00d fc9b 	bl	800ecb8 <siprintf>
		break;
 8001382:	e010      	b.n	80013a6 <ResetInverterDay+0x1da>
	default:
		StateResetInv=0;
 8001384:	4b09      	ldr	r3, [pc, #36]	; (80013ac <ResetInverterDay+0x1e0>)
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
		FlagResetInverter = 0;	//procedure is off
 800138a:	4b10      	ldr	r3, [pc, #64]	; (80013cc <ResetInverterDay+0x200>)
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
		sprintf(TxBuffer+strlen(TxBuffer), "RID5,");
 8001390:	480c      	ldr	r0, [pc, #48]	; (80013c4 <ResetInverterDay+0x1f8>)
 8001392:	f7fe ff1d 	bl	80001d0 <strlen>
 8001396:	4603      	mov	r3, r0
 8001398:	4a0a      	ldr	r2, [pc, #40]	; (80013c4 <ResetInverterDay+0x1f8>)
 800139a:	4413      	add	r3, r2
 800139c:	4911      	ldr	r1, [pc, #68]	; (80013e4 <ResetInverterDay+0x218>)
 800139e:	4618      	mov	r0, r3
 80013a0:	f00d fc8a 	bl	800ecb8 <siprintf>
		break;
 80013a4:	bf00      	nop
	}
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20006344 	.word	0x20006344
 80013b0:	200059a0 	.word	0x200059a0
 80013b4:	20000254 	.word	0x20000254
 80013b8:	20000010 	.word	0x20000010
 80013bc:	20000014 	.word	0x20000014
 80013c0:	20005a34 	.word	0x20005a34
 80013c4:	20005dc4 	.word	0x20005dc4
 80013c8:	080134a8 	.word	0x080134a8
 80013cc:	200061c8 	.word	0x200061c8
 80013d0:	080134b0 	.word	0x080134b0
 80013d4:	080134b8 	.word	0x080134b8
 80013d8:	080134c0 	.word	0x080134c0
 80013dc:	200059c4 	.word	0x200059c4
 80013e0:	080134c8 	.word	0x080134c8
 80013e4:	080134d0 	.word	0x080134d0

080013e8 <ResetInverterNight>:
 * reset is needed due to excessive current consumption (when batt voltage < MPP but battery can supply higher current than PV)
 * its due to mppt alg in inverter. Not needed when battery has operating voltage higher than MPP of inverter or PV panel
 * procedure will disconnect INV, wait few seconds and start Inverter again
 */
void ResetInverterNight(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
	switch (StateResetInv)
 80013ec:	4b9f      	ldr	r3, [pc, #636]	; (800166c <ResetInverterNight+0x284>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2b25      	cmp	r3, #37	; 0x25
 80013f2:	f200 8127 	bhi.w	8001644 <ResetInverterNight+0x25c>
 80013f6:	a201      	add	r2, pc, #4	; (adr r2, 80013fc <ResetInverterNight+0x14>)
 80013f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013fc:	08001495 	.word	0x08001495
 8001400:	08001571 	.word	0x08001571
 8001404:	080015b3 	.word	0x080015b3
 8001408:	080015b3 	.word	0x080015b3
 800140c:	080015b3 	.word	0x080015b3
 8001410:	080015b3 	.word	0x080015b3
 8001414:	080015b3 	.word	0x080015b3
 8001418:	080015b3 	.word	0x080015b3
 800141c:	080015b3 	.word	0x080015b3
 8001420:	080015b3 	.word	0x080015b3
 8001424:	080015b3 	.word	0x080015b3
 8001428:	080015b3 	.word	0x080015b3
 800142c:	080015b3 	.word	0x080015b3
 8001430:	080015b3 	.word	0x080015b3
 8001434:	080015b3 	.word	0x080015b3
 8001438:	080015b3 	.word	0x080015b3
 800143c:	080015b3 	.word	0x080015b3
 8001440:	080015b3 	.word	0x080015b3
 8001444:	080015b3 	.word	0x080015b3
 8001448:	080015b3 	.word	0x080015b3
 800144c:	080015b3 	.word	0x080015b3
 8001450:	080015b3 	.word	0x080015b3
 8001454:	080015b3 	.word	0x080015b3
 8001458:	080015b3 	.word	0x080015b3
 800145c:	080015b3 	.word	0x080015b3
 8001460:	080015b3 	.word	0x080015b3
 8001464:	080015b3 	.word	0x080015b3
 8001468:	080015d3 	.word	0x080015d3
 800146c:	080015d3 	.word	0x080015d3
 8001470:	080015d3 	.word	0x080015d3
 8001474:	080015d3 	.word	0x080015d3
 8001478:	080015d3 	.word	0x080015d3
 800147c:	080015d3 	.word	0x080015d3
 8001480:	080015d3 	.word	0x080015d3
 8001484:	080015d3 	.word	0x080015d3
 8001488:	080015d3 	.word	0x080015d3
 800148c:	080015d3 	.word	0x080015d3
 8001490:	08001611 	.word	0x08001611
	{
	case 0:
		if (Adc1Measurements.Inv_current > INV_CURRENT_MIN_NIGHT &&
 8001494:	4b76      	ldr	r3, [pc, #472]	; (8001670 <ResetInverterNight+0x288>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2bfa      	cmp	r3, #250	; 0xfa
 800149a:	d90c      	bls.n	80014b6 <ResetInverterNight+0xce>
		Adc1Measurements.Inv_current < INV_CURRENT_MAX)
 800149c:	4b74      	ldr	r3, [pc, #464]	; (8001670 <ResetInverterNight+0x288>)
 800149e:	681b      	ldr	r3, [r3, #0]
		if (Adc1Measurements.Inv_current > INV_CURRENT_MIN_NIGHT &&
 80014a0:	f240 5245 	movw	r2, #1349	; 0x545
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d806      	bhi.n	80014b6 <ResetInverterNight+0xce>
		{
			TimeToResetInv = TIME2OVLD_INV;	//set overload timer for x seconds
 80014a8:	4b72      	ldr	r3, [pc, #456]	; (8001674 <ResetInverterNight+0x28c>)
 80014aa:	220f      	movs	r2, #15
 80014ac:	601a      	str	r2, [r3, #0]
			StatCountFlagsWs.LowInvCurrent = 0;	//clear flag
 80014ae:	4b72      	ldr	r3, [pc, #456]	; (8001678 <ResetInverterNight+0x290>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	649a      	str	r2, [r3, #72]	; 0x48
 80014b4:	e01d      	b.n	80014f2 <ResetInverterNight+0x10a>
		}
		else if (Adc1Measurements.Inv_current > INV_CURR_SC)	//considered as short-circuit
 80014b6:	4b6e      	ldr	r3, [pc, #440]	; (8001670 <ResetInverterNight+0x288>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80014be:	4293      	cmp	r3, r2
 80014c0:	d909      	bls.n	80014d6 <ResetInverterNight+0xee>
		{
			TimeToResetInv = 0;
 80014c2:	4b6c      	ldr	r3, [pc, #432]	; (8001674 <ResetInverterNight+0x28c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
			StatCountFlagsWs.InvOutShorted = 1;
 80014c8:	4b6b      	ldr	r3, [pc, #428]	; (8001678 <ResetInverterNight+0x290>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	639a      	str	r2, [r3, #56]	; 0x38
			StatCountFlagsWs.LowInvCurrent = 0;	//clear flag
 80014ce:	4b6a      	ldr	r3, [pc, #424]	; (8001678 <ResetInverterNight+0x290>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	649a      	str	r2, [r3, #72]	; 0x48
 80014d4:	e00d      	b.n	80014f2 <ResetInverterNight+0x10a>
		}
		else if (Adc1Measurements.Inv_current <= INV_CURRENT_MIN_NIGHT)
 80014d6:	4b66      	ldr	r3, [pc, #408]	; (8001670 <ResetInverterNight+0x288>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2bfa      	cmp	r3, #250	; 0xfa
 80014dc:	d809      	bhi.n	80014f2 <ResetInverterNight+0x10a>
		{
			if (!StatCountFlagsWs.LowInvCurrent)		//set timeout and flag only once
 80014de:	4b66      	ldr	r3, [pc, #408]	; (8001678 <ResetInverterNight+0x290>)
 80014e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d105      	bne.n	80014f2 <ResetInverterNight+0x10a>
			{
				StatCountFlagsWs.LowInvCurrent = 1;		//set flag to prevent 'TimeToResetInv' write too early
 80014e6:	4b64      	ldr	r3, [pc, #400]	; (8001678 <ResetInverterNight+0x290>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	649a      	str	r2, [r3, #72]	; 0x48
				TimeToResetInv = TIME2RESET_INV/2;
 80014ec:	4b61      	ldr	r3, [pc, #388]	; (8001674 <ResetInverterNight+0x28c>)
 80014ee:	220a      	movs	r2, #10
 80014f0:	601a      	str	r2, [r3, #0]
			}
		}
#if HW_VER > 01
		if (FlagExt_I == 1 && FlagInverterMOS && !BlankingTimeToResetInv)	//switch cycle power to inverter only if it should be working and EXTI present. Do not cycle power during delayed ON
 80014f2:	4b62      	ldr	r3, [pc, #392]	; (800167c <ResetInverterNight+0x294>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d112      	bne.n	8001520 <ResetInverterNight+0x138>
 80014fa:	4b61      	ldr	r3, [pc, #388]	; (8001680 <ResetInverterNight+0x298>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d00e      	beq.n	8001520 <ResetInverterNight+0x138>
 8001502:	4b60      	ldr	r3, [pc, #384]	; (8001684 <ResetInverterNight+0x29c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d10a      	bne.n	8001520 <ResetInverterNight+0x138>
		{
			TimeToResetInv = 1;
 800150a:	4b5a      	ldr	r3, [pc, #360]	; (8001674 <ResetInverterNight+0x28c>)
 800150c:	2201      	movs	r2, #1
 800150e:	601a      	str	r2, [r3, #0]
			StatCurrentWh.InvExtResetCnt++;
 8001510:	4b5d      	ldr	r3, [pc, #372]	; (8001688 <ResetInverterNight+0x2a0>)
 8001512:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001514:	3301      	adds	r3, #1
 8001516:	4a5c      	ldr	r2, [pc, #368]	; (8001688 <ResetInverterNight+0x2a0>)
 8001518:	6693      	str	r3, [r2, #104]	; 0x68
			BlankingTimeToResetInv = TIME2RESET_INV/3;		//blanking time to prevent to frequent resets from EXTI
 800151a:	4b5a      	ldr	r3, [pc, #360]	; (8001684 <ResetInverterNight+0x29c>)
 800151c:	2206      	movs	r2, #6
 800151e:	601a      	str	r2, [r3, #0]
		}
#endif
		if (TimeToResetInv && FlagInverterMOS)	TimeToResetInv--;	//Do not cycle power during delayed ON
 8001520:	4b54      	ldr	r3, [pc, #336]	; (8001674 <ResetInverterNight+0x28c>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d008      	beq.n	800153a <ResetInverterNight+0x152>
 8001528:	4b55      	ldr	r3, [pc, #340]	; (8001680 <ResetInverterNight+0x298>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d004      	beq.n	800153a <ResetInverterNight+0x152>
 8001530:	4b50      	ldr	r3, [pc, #320]	; (8001674 <ResetInverterNight+0x28c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	3b01      	subs	r3, #1
 8001536:	4a4f      	ldr	r2, [pc, #316]	; (8001674 <ResetInverterNight+0x28c>)
 8001538:	6013      	str	r3, [r2, #0]
		if (BlankingTimeToResetInv) BlankingTimeToResetInv--;
 800153a:	4b52      	ldr	r3, [pc, #328]	; (8001684 <ResetInverterNight+0x29c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d004      	beq.n	800154c <ResetInverterNight+0x164>
 8001542:	4b50      	ldr	r3, [pc, #320]	; (8001684 <ResetInverterNight+0x29c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	3b01      	subs	r3, #1
 8001548:	4a4e      	ldr	r2, [pc, #312]	; (8001684 <ResetInverterNight+0x29c>)
 800154a:	6013      	str	r3, [r2, #0]
		if (!TimeToResetInv) StateResetInv=1;	//start Inv Reset procedure
 800154c:	4b49      	ldr	r3, [pc, #292]	; (8001674 <ResetInverterNight+0x28c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d102      	bne.n	800155a <ResetInverterNight+0x172>
 8001554:	4b45      	ldr	r3, [pc, #276]	; (800166c <ResetInverterNight+0x284>)
 8001556:	2201      	movs	r2, #1
 8001558:	601a      	str	r2, [r3, #0]
		sprintf(TxBuffer+strlen(TxBuffer), "RIN0,");
 800155a:	484c      	ldr	r0, [pc, #304]	; (800168c <ResetInverterNight+0x2a4>)
 800155c:	f7fe fe38 	bl	80001d0 <strlen>
 8001560:	4603      	mov	r3, r0
 8001562:	4a4a      	ldr	r2, [pc, #296]	; (800168c <ResetInverterNight+0x2a4>)
 8001564:	4413      	add	r3, r2
 8001566:	494a      	ldr	r1, [pc, #296]	; (8001690 <ResetInverterNight+0x2a8>)
 8001568:	4618      	mov	r0, r3
 800156a:	f00d fba5 	bl	800ecb8 <siprintf>
		break;
 800156e:	e07a      	b.n	8001666 <ResetInverterNight+0x27e>
	case 1:	//10 sec ovld (or no current) inv currrent. set flag that procedure is ON,
		FlagResetInverter = 1;	//procedure is on
 8001570:	4b48      	ldr	r3, [pc, #288]	; (8001694 <ResetInverterNight+0x2ac>)
 8001572:	2201      	movs	r2, #1
 8001574:	601a      	str	r2, [r3, #0]

#if HW_VER > 01
//		BatteryMOS_OFF();			//disconnect load (HW02>)and..; actually should I disconnect BAT MOS? it prevents SC on PV input only... and reduces some PV energy gain during normal operation.
#endif
		InverterMOS_OFF();			//disconnect load
 8001576:	f000 ff51 	bl	800241c <InverterMOS_OFF>
		StateResetInv = 17;			//for regular overload wait 10 seconds
 800157a:	4b3c      	ldr	r3, [pc, #240]	; (800166c <ResetInverterNight+0x284>)
 800157c:	2211      	movs	r2, #17
 800157e:	601a      	str	r2, [r3, #0]
		if (StatCountFlagsWs.InvOutShorted) StateResetInv = 2;	//for short circuit wait 25 seconds
 8001580:	4b3d      	ldr	r3, [pc, #244]	; (8001678 <ResetInverterNight+0x290>)
 8001582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001584:	2b00      	cmp	r3, #0
 8001586:	d002      	beq.n	800158e <ResetInverterNight+0x1a6>
 8001588:	4b38      	ldr	r3, [pc, #224]	; (800166c <ResetInverterNight+0x284>)
 800158a:	2202      	movs	r2, #2
 800158c:	601a      	str	r2, [r3, #0]
		//StatCurrentWh.InvResetCntr++;
		StatCurrentWh.InvOvcCounter++;
 800158e:	4b3e      	ldr	r3, [pc, #248]	; (8001688 <ResetInverterNight+0x2a0>)
 8001590:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001592:	3301      	adds	r3, #1
 8001594:	4a3c      	ldr	r2, [pc, #240]	; (8001688 <ResetInverterNight+0x2a0>)
 8001596:	6653      	str	r3, [r2, #100]	; 0x64
		ExtOut_InvResetStart();
 8001598:	f000 fe48 	bl	800222c <ExtOut_InvResetStart>
		sprintf(TxBuffer+strlen(TxBuffer), "RIN1,");
 800159c:	483b      	ldr	r0, [pc, #236]	; (800168c <ResetInverterNight+0x2a4>)
 800159e:	f7fe fe17 	bl	80001d0 <strlen>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4a39      	ldr	r2, [pc, #228]	; (800168c <ResetInverterNight+0x2a4>)
 80015a6:	4413      	add	r3, r2
 80015a8:	493b      	ldr	r1, [pc, #236]	; (8001698 <ResetInverterNight+0x2b0>)
 80015aa:	4618      	mov	r0, r3
 80015ac:	f00d fb84 	bl	800ecb8 <siprintf>
		break;
 80015b0:	e059      	b.n	8001666 <ResetInverterNight+0x27e>
	case 2: case 3: case 4: case 5: case 6: case 7: case 8: case 9: case 10:
	case 11: case 12: case 13: case 14: case 15: case 16: case 17: case 18:
	case 19: case 20: case 21: case 22: case 23: case 24: case 25: case 26:
		//wait 25 seconds
		StateResetInv++;
 80015b2:	4b2e      	ldr	r3, [pc, #184]	; (800166c <ResetInverterNight+0x284>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	3301      	adds	r3, #1
 80015b8:	4a2c      	ldr	r2, [pc, #176]	; (800166c <ResetInverterNight+0x284>)
 80015ba:	6013      	str	r3, [r2, #0]
		sprintf(TxBuffer+strlen(TxBuffer), "RIN2,");
 80015bc:	4833      	ldr	r0, [pc, #204]	; (800168c <ResetInverterNight+0x2a4>)
 80015be:	f7fe fe07 	bl	80001d0 <strlen>
 80015c2:	4603      	mov	r3, r0
 80015c4:	4a31      	ldr	r2, [pc, #196]	; (800168c <ResetInverterNight+0x2a4>)
 80015c6:	4413      	add	r3, r2
 80015c8:	4934      	ldr	r1, [pc, #208]	; (800169c <ResetInverterNight+0x2b4>)
 80015ca:	4618      	mov	r0, r3
 80015cc:	f00d fb74 	bl	800ecb8 <siprintf>
		break;
 80015d0:	e049      	b.n	8001666 <ResetInverterNight+0x27e>
	case 27: case 28: case 29: case 30: case 31: case 32: case 33: case 34: case 35: case 36:
		//ON inverter MOS and wait 10 seconds
		InverterMOS_ON();
 80015d2:	f000 ff0b 	bl	80023ec <InverterMOS_ON>
		BatteryMOS_ON();
 80015d6:	f000 fe99 	bl	800230c <BatteryMOS_ON>
		StateResetInv++;
 80015da:	4b24      	ldr	r3, [pc, #144]	; (800166c <ResetInverterNight+0x284>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	3301      	adds	r3, #1
 80015e0:	4a22      	ldr	r2, [pc, #136]	; (800166c <ResetInverterNight+0x284>)
 80015e2:	6013      	str	r3, [r2, #0]
		ExtOut_InvResetStop();
 80015e4:	f000 fe5a 	bl	800229c <ExtOut_InvResetStop>
		if (Adc1Measurements.Inv_current > INV_CURR_SC) StateResetInv = 1;	//if SC occurs launch again reset procedure, instantly
 80015e8:	4b21      	ldr	r3, [pc, #132]	; (8001670 <ResetInverterNight+0x288>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d902      	bls.n	80015fa <ResetInverterNight+0x212>
 80015f4:	4b1d      	ldr	r3, [pc, #116]	; (800166c <ResetInverterNight+0x284>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	601a      	str	r2, [r3, #0]
		sprintf(TxBuffer+strlen(TxBuffer), "RIN3,");
 80015fa:	4824      	ldr	r0, [pc, #144]	; (800168c <ResetInverterNight+0x2a4>)
 80015fc:	f7fe fde8 	bl	80001d0 <strlen>
 8001600:	4603      	mov	r3, r0
 8001602:	4a22      	ldr	r2, [pc, #136]	; (800168c <ResetInverterNight+0x2a4>)
 8001604:	4413      	add	r3, r2
 8001606:	4926      	ldr	r1, [pc, #152]	; (80016a0 <ResetInverterNight+0x2b8>)
 8001608:	4618      	mov	r0, r3
 800160a:	f00d fb55 	bl	800ecb8 <siprintf>
		break;
 800160e:	e02a      	b.n	8001666 <ResetInverterNight+0x27e>
	case 37:	//now return to regular operation of controller
		StatCountFlagsWs.InvOutShorted = 0;	//reset flag 'shorted output'
 8001610:	4b19      	ldr	r3, [pc, #100]	; (8001678 <ResetInverterNight+0x290>)
 8001612:	2200      	movs	r2, #0
 8001614:	639a      	str	r2, [r3, #56]	; 0x38
		StateResetInv=0;					//reset procedure is inactive
 8001616:	4b15      	ldr	r3, [pc, #84]	; (800166c <ResetInverterNight+0x284>)
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
		FlagResetInverter = 0;				//procedure is off
 800161c:	4b1d      	ldr	r3, [pc, #116]	; (8001694 <ResetInverterNight+0x2ac>)
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
		TimeToResetInv = TIME2RESET_INV;	//reset timer for 30 minutes
 8001622:	4b14      	ldr	r3, [pc, #80]	; (8001674 <ResetInverterNight+0x28c>)
 8001624:	2214      	movs	r2, #20
 8001626:	601a      	str	r2, [r3, #0]
		StatCountFlagsWs.LowInvCurrent = 0;	//reset "no current' flag
 8001628:	4b13      	ldr	r3, [pc, #76]	; (8001678 <ResetInverterNight+0x290>)
 800162a:	2200      	movs	r2, #0
 800162c:	649a      	str	r2, [r3, #72]	; 0x48
		sprintf(TxBuffer+strlen(TxBuffer), "RIN4,");
 800162e:	4817      	ldr	r0, [pc, #92]	; (800168c <ResetInverterNight+0x2a4>)
 8001630:	f7fe fdce 	bl	80001d0 <strlen>
 8001634:	4603      	mov	r3, r0
 8001636:	4a15      	ldr	r2, [pc, #84]	; (800168c <ResetInverterNight+0x2a4>)
 8001638:	4413      	add	r3, r2
 800163a:	491a      	ldr	r1, [pc, #104]	; (80016a4 <ResetInverterNight+0x2bc>)
 800163c:	4618      	mov	r0, r3
 800163e:	f00d fb3b 	bl	800ecb8 <siprintf>
		break;
 8001642:	e010      	b.n	8001666 <ResetInverterNight+0x27e>
	default:
		StateResetInv=0;
 8001644:	4b09      	ldr	r3, [pc, #36]	; (800166c <ResetInverterNight+0x284>)
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
		FlagResetInverter = 0;	//procedure is off
 800164a:	4b12      	ldr	r3, [pc, #72]	; (8001694 <ResetInverterNight+0x2ac>)
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
		sprintf(TxBuffer+strlen(TxBuffer), "RIN5,");
 8001650:	480e      	ldr	r0, [pc, #56]	; (800168c <ResetInverterNight+0x2a4>)
 8001652:	f7fe fdbd 	bl	80001d0 <strlen>
 8001656:	4603      	mov	r3, r0
 8001658:	4a0c      	ldr	r2, [pc, #48]	; (800168c <ResetInverterNight+0x2a4>)
 800165a:	4413      	add	r3, r2
 800165c:	4912      	ldr	r1, [pc, #72]	; (80016a8 <ResetInverterNight+0x2c0>)
 800165e:	4618      	mov	r0, r3
 8001660:	f00d fb2a 	bl	800ecb8 <siprintf>
		break;
 8001664:	bf00      	nop
	}
}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20006344 	.word	0x20006344
 8001670:	200059a0 	.word	0x200059a0
 8001674:	20000010 	.word	0x20000010
 8001678:	200059c4 	.word	0x200059c4
 800167c:	20000254 	.word	0x20000254
 8001680:	2000024c 	.word	0x2000024c
 8001684:	20000014 	.word	0x20000014
 8001688:	20005a34 	.word	0x20005a34
 800168c:	20005dc4 	.word	0x20005dc4
 8001690:	080134d8 	.word	0x080134d8
 8001694:	200061c8 	.word	0x200061c8
 8001698:	080134e0 	.word	0x080134e0
 800169c:	080134e8 	.word	0x080134e8
 80016a0:	080134f0 	.word	0x080134f0
 80016a4:	080134f8 	.word	0x080134f8
 80016a8:	08013500 	.word	0x08013500

080016ac <setPWM_TIM2>:

void setPWM_TIM2(TIM_HandleTypeDef timer, uint32_t channel, uint16_t period, uint16_t pulse)
{
 80016ac:	b084      	sub	sp, #16
 80016ae:	b580      	push	{r7, lr}
 80016b0:	b088      	sub	sp, #32
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80016b8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 //HAL_TIM_PWM_Stop(&timer, channel); // stop generation of pwm
 TIM_OC_InitTypeDef sConfigOC;
 //timer.Init.Period = period; // set the period duration
 //HAL_TIM_PWM_Init(&timer); // re-inititialise with new period value
 sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016bc:	2360      	movs	r3, #96	; 0x60
 80016be:	607b      	str	r3, [r7, #4]
 sConfigOC.Pulse = pulse; // set the pulse duration
 80016c0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80016c4:	60bb      	str	r3, [r7, #8]
 sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016c6:	2300      	movs	r3, #0
 80016c8:	60fb      	str	r3, [r7, #12]
 sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80016ca:	2308      	movs	r3, #8
 80016cc:	613b      	str	r3, [r7, #16]
 sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
 HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 80016d2:	1d3b      	adds	r3, r7, #4
 80016d4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80016d6:	4619      	mov	r1, r3
 80016d8:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80016dc:	f007 f9ca 	bl	8008a74 <HAL_TIM_PWM_ConfigChannel>
 HAL_TIM_PWM_Start(&timer, channel); // start pwm generation
 80016e0:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80016e2:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80016e6:	f006 ff3f 	bl	8008568 <HAL_TIM_PWM_Start>
}
 80016ea:	bf00      	nop
 80016ec:	3720      	adds	r7, #32
 80016ee:	46bd      	mov	sp, r7
 80016f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80016f4:	b004      	add	sp, #16
 80016f6:	4770      	bx	lr

080016f8 <setPWM_TIM16>:

void setPWM_TIM16(TIM_HandleTypeDef timer, uint32_t channel, uint16_t pulse)
{
 80016f8:	b084      	sub	sp, #16
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b088      	sub	sp, #32
 80016fe:	af00      	add	r7, sp, #0
 8001700:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8001704:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 TIM_OC_InitTypeDef sConfigOC;
 sConfigOC.Pulse = pulse; // set the pulse duration
 8001708:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800170c:	60bb      	str	r3, [r7, #8]
 sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800170e:	2360      	movs	r3, #96	; 0x60
 8001710:	607b      	str	r3, [r7, #4]
 sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001712:	2300      	movs	r3, #0
 8001714:	60fb      	str	r3, [r7, #12]
 sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
 sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800171a:	2300      	movs	r3, #0
 800171c:	617b      	str	r3, [r7, #20]
 sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800171e:	2300      	movs	r3, #0
 8001720:	61bb      	str	r3, [r7, #24]
 sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001722:	2300      	movs	r3, #0
 8001724:	61fb      	str	r3, [r7, #28]
 HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800172a:	4619      	mov	r1, r3
 800172c:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001730:	f007 f9a0 	bl	8008a74 <HAL_TIM_PWM_ConfigChannel>
 /* Set the Capture Compare Register value */
 //*timer->CCR1 = pulse;
 HAL_TIM_PWM_Start(&timer, channel); // start pwm generation
 8001734:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8001736:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800173a:	f006 ff15 	bl	8008568 <HAL_TIM_PWM_Start>
}
 800173e:	bf00      	nop
 8001740:	3720      	adds	r7, #32
 8001742:	46bd      	mov	sp, r7
 8001744:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001748:	b004      	add	sp, #16
 800174a:	4770      	bx	lr

0800174c <LedStatusShow>:

/*function called once a 1 second to show mashine-state status thru LEDs*/
void LedStatusShow(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	if (LedStatusTimer)
 8001750:	4b61      	ldr	r3, [pc, #388]	; (80018d8 <LedStatusShow+0x18c>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d01d      	beq.n	8001794 <LedStatusShow+0x48>
	{
		LedStatusTimer--;
 8001758:	4b5f      	ldr	r3, [pc, #380]	; (80018d8 <LedStatusShow+0x18c>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	3b01      	subs	r3, #1
 800175e:	4a5e      	ldr	r2, [pc, #376]	; (80018d8 <LedStatusShow+0x18c>)
 8001760:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8001762:	2200      	movs	r2, #0
 8001764:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001768:	485c      	ldr	r0, [pc, #368]	; (80018dc <LedStatusShow+0x190>)
 800176a:	f005 fbf1 	bl	8006f50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 800176e:	2200      	movs	r2, #0
 8001770:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001774:	4859      	ldr	r0, [pc, #356]	; (80018dc <LedStatusShow+0x190>)
 8001776:	f005 fbeb 	bl	8006f50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 800177a:	2200      	movs	r2, #0
 800177c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001780:	4856      	ldr	r0, [pc, #344]	; (80018dc <LedStatusShow+0x190>)
 8001782:	f005 fbe5 	bl	8006f50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 8001786:	2200      	movs	r2, #0
 8001788:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800178c:	4853      	ldr	r0, [pc, #332]	; (80018dc <LedStatusShow+0x190>)
 800178e:	f005 fbdf 	bl	8006f50 <HAL_GPIO_WritePin>
		{//lowest priority to show
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
			LedStatusTimer = LEDSTATUS_TIMER_LONG;
		}
	}
}
 8001792:	e09f      	b.n	80018d4 <LedStatusShow+0x188>
		if (Adc1Measurements.NTC3_Battery_mos>MOSFET_MAX_TEMP || Adc1Measurements.NTC2_Inverter_mos>MOSFET_MAX_TEMP)	//powerMOSFET OVT 0
 8001794:	4b52      	ldr	r3, [pc, #328]	; (80018e0 <LedStatusShow+0x194>)
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	2b32      	cmp	r3, #50	; 0x32
 800179a:	d803      	bhi.n	80017a4 <LedStatusShow+0x58>
 800179c:	4b50      	ldr	r3, [pc, #320]	; (80018e0 <LedStatusShow+0x194>)
 800179e:	695b      	ldr	r3, [r3, #20]
 80017a0:	2b32      	cmp	r3, #50	; 0x32
 80017a2:	d91d      	bls.n	80017e0 <LedStatusShow+0x94>
			if (Adc1Measurements.NTC3_Battery_mos>MOSFET_MAX_TEMP) HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 80017a4:	4b4e      	ldr	r3, [pc, #312]	; (80018e0 <LedStatusShow+0x194>)
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	2b32      	cmp	r3, #50	; 0x32
 80017aa:	d905      	bls.n	80017b8 <LedStatusShow+0x6c>
 80017ac:	2201      	movs	r2, #1
 80017ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017b2:	484a      	ldr	r0, [pc, #296]	; (80018dc <LedStatusShow+0x190>)
 80017b4:	f005 fbcc 	bl	8006f50 <HAL_GPIO_WritePin>
			if (Adc1Measurements.NTC2_Inverter_mos>MOSFET_MAX_TEMP) HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 80017b8:	4b49      	ldr	r3, [pc, #292]	; (80018e0 <LedStatusShow+0x194>)
 80017ba:	695b      	ldr	r3, [r3, #20]
 80017bc:	2b32      	cmp	r3, #50	; 0x32
 80017be:	d905      	bls.n	80017cc <LedStatusShow+0x80>
 80017c0:	2201      	movs	r2, #1
 80017c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017c6:	4845      	ldr	r0, [pc, #276]	; (80018dc <LedStatusShow+0x190>)
 80017c8:	f005 fbc2 	bl	8006f50 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 1);
 80017cc:	2201      	movs	r2, #1
 80017ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017d2:	4842      	ldr	r0, [pc, #264]	; (80018dc <LedStatusShow+0x190>)
 80017d4:	f005 fbbc 	bl	8006f50 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_SHORT;
 80017d8:	4b3f      	ldr	r3, [pc, #252]	; (80018d8 <LedStatusShow+0x18c>)
 80017da:	2201      	movs	r2, #1
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	e079      	b.n	80018d4 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Time_NoBattery2Chg)	//cant charge battery (its full) 1 high priority
 80017e0:	4b40      	ldr	r3, [pc, #256]	; (80018e4 <LedStatusShow+0x198>)
 80017e2:	6a1b      	ldr	r3, [r3, #32]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d00f      	beq.n	8001808 <LedStatusShow+0xbc>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 80017e8:	2201      	movs	r2, #1
 80017ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017ee:	483b      	ldr	r0, [pc, #236]	; (80018dc <LedStatusShow+0x190>)
 80017f0:	f005 fbae 	bl	8006f50 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 80017f4:	2201      	movs	r2, #1
 80017f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017fa:	4838      	ldr	r0, [pc, #224]	; (80018dc <LedStatusShow+0x190>)
 80017fc:	f005 fba8 	bl	8006f50 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_SHORT;
 8001800:	4b35      	ldr	r3, [pc, #212]	; (80018d8 <LedStatusShow+0x18c>)
 8001802:	2201      	movs	r2, #1
 8001804:	601a      	str	r2, [r3, #0]
}
 8001806:	e065      	b.n	80018d4 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Ws_BattRecharge)	//battery charging (mains mode) 2
 8001808:	4b36      	ldr	r3, [pc, #216]	; (80018e4 <LedStatusShow+0x198>)
 800180a:	691b      	ldr	r3, [r3, #16]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d009      	beq.n	8001824 <LedStatusShow+0xd8>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8001810:	2201      	movs	r2, #1
 8001812:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001816:	4831      	ldr	r0, [pc, #196]	; (80018dc <LedStatusShow+0x190>)
 8001818:	f005 fb9a 	bl	8006f50 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_SHORT;
 800181c:	4b2e      	ldr	r3, [pc, #184]	; (80018d8 <LedStatusShow+0x18c>)
 800181e:	2201      	movs	r2, #1
 8001820:	601a      	str	r2, [r3, #0]
}
 8001822:	e057      	b.n	80018d4 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Ws_BattOut)	//battery discharging 3
 8001824:	4b2f      	ldr	r3, [pc, #188]	; (80018e4 <LedStatusShow+0x198>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d01b      	beq.n	8001864 <LedStatusShow+0x118>
			if (FlagInverterMOS && FlagBatteryMOS)
 800182c:	4b2e      	ldr	r3, [pc, #184]	; (80018e8 <LedStatusShow+0x19c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d00d      	beq.n	8001850 <LedStatusShow+0x104>
 8001834:	4b2d      	ldr	r3, [pc, #180]	; (80018ec <LedStatusShow+0x1a0>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d009      	beq.n	8001850 <LedStatusShow+0x104>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 800183c:	2201      	movs	r2, #1
 800183e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001842:	4826      	ldr	r0, [pc, #152]	; (80018dc <LedStatusShow+0x190>)
 8001844:	f005 fb84 	bl	8006f50 <HAL_GPIO_WritePin>
				LedStatusTimer = LEDSTATUS_TIMER_SHORT;
 8001848:	4b23      	ldr	r3, [pc, #140]	; (80018d8 <LedStatusShow+0x18c>)
 800184a:	2201      	movs	r2, #1
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	e041      	b.n	80018d4 <LedStatusShow+0x188>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8001850:	2201      	movs	r2, #1
 8001852:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001856:	4821      	ldr	r0, [pc, #132]	; (80018dc <LedStatusShow+0x190>)
 8001858:	f005 fb7a 	bl	8006f50 <HAL_GPIO_WritePin>
				LedStatusTimer = LEDSTATUS_TIMER_MED;
 800185c:	4b1e      	ldr	r3, [pc, #120]	; (80018d8 <LedStatusShow+0x18c>)
 800185e:	2203      	movs	r2, #3
 8001860:	601a      	str	r2, [r3, #0]
}
 8001862:	e037      	b.n	80018d4 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Ws_Inverter)	//inverter operational (mains mode) 3
 8001864:	4b1f      	ldr	r3, [pc, #124]	; (80018e4 <LedStatusShow+0x198>)
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d009      	beq.n	8001880 <LedStatusShow+0x134>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 800186c:	2201      	movs	r2, #1
 800186e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001872:	481a      	ldr	r0, [pc, #104]	; (80018dc <LedStatusShow+0x190>)
 8001874:	f005 fb6c 	bl	8006f50 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_LONG;
 8001878:	4b17      	ldr	r3, [pc, #92]	; (80018d8 <LedStatusShow+0x18c>)
 800187a:	2209      	movs	r2, #9
 800187c:	601a      	str	r2, [r3, #0]
}
 800187e:	e029      	b.n	80018d4 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Ws_BattNoInv)	//battery charging, no inverter (mains mode) 4
 8001880:	4b18      	ldr	r3, [pc, #96]	; (80018e4 <LedStatusShow+0x198>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d009      	beq.n	800189c <LedStatusShow+0x150>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8001888:	2201      	movs	r2, #1
 800188a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800188e:	4813      	ldr	r0, [pc, #76]	; (80018dc <LedStatusShow+0x190>)
 8001890:	f005 fb5e 	bl	8006f50 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_SHORT;
 8001894:	4b10      	ldr	r3, [pc, #64]	; (80018d8 <LedStatusShow+0x18c>)
 8001896:	2201      	movs	r2, #1
 8001898:	601a      	str	r2, [r3, #0]
}
 800189a:	e01b      	b.n	80018d4 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Ws_BattIn)	//battery charging (battery mode) 5
 800189c:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <LedStatusShow+0x198>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d009      	beq.n	80018b8 <LedStatusShow+0x16c>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 80018a4:	2201      	movs	r2, #1
 80018a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018aa:	480c      	ldr	r0, [pc, #48]	; (80018dc <LedStatusShow+0x190>)
 80018ac:	f005 fb50 	bl	8006f50 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_SHORT;
 80018b0:	4b09      	ldr	r3, [pc, #36]	; (80018d8 <LedStatusShow+0x18c>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	601a      	str	r2, [r3, #0]
}
 80018b6:	e00d      	b.n	80018d4 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Time_NightTime)	//night time, lowest priority to show 6
 80018b8:	4b0a      	ldr	r3, [pc, #40]	; (80018e4 <LedStatusShow+0x198>)
 80018ba:	69db      	ldr	r3, [r3, #28]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d009      	beq.n	80018d4 <LedStatusShow+0x188>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 80018c0:	2201      	movs	r2, #1
 80018c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018c6:	4805      	ldr	r0, [pc, #20]	; (80018dc <LedStatusShow+0x190>)
 80018c8:	f005 fb42 	bl	8006f50 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_LONG;
 80018cc:	4b02      	ldr	r3, [pc, #8]	; (80018d8 <LedStatusShow+0x18c>)
 80018ce:	2209      	movs	r2, #9
 80018d0:	601a      	str	r2, [r3, #0]
}
 80018d2:	e7ff      	b.n	80018d4 <LedStatusShow+0x188>
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	200059c0 	.word	0x200059c0
 80018dc:	48000400 	.word	0x48000400
 80018e0:	200059a0 	.word	0x200059a0
 80018e4:	200059c4 	.word	0x200059c4
 80018e8:	2000024c 	.word	0x2000024c
 80018ec:	20000248 	.word	0x20000248

080018f0 <RestoreCalValuesFromFLASH>:

/*Function restoring  saved cal data from FLASH memory */
void RestoreCalValuesFromFLASH(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
int i;

	for(i = 0; i < sizeof(CalibrationValues); i++)
 80018f6:	2300      	movs	r3, #0
 80018f8:	607b      	str	r3, [r7, #4]
 80018fa:	e00a      	b.n	8001912 <RestoreCalValuesFromFLASH+0x22>
	{
		((uint8_t *) &CalibrationValues)[i] = Cal_savedInFLASH[i];
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4a13      	ldr	r2, [pc, #76]	; (800194c <RestoreCalValuesFromFLASH+0x5c>)
 8001900:	4413      	add	r3, r2
 8001902:	4913      	ldr	r1, [pc, #76]	; (8001950 <RestoreCalValuesFromFLASH+0x60>)
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	440a      	add	r2, r1
 8001908:	7812      	ldrb	r2, [r2, #0]
 800190a:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(CalibrationValues); i++)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	3301      	adds	r3, #1
 8001910:	607b      	str	r3, [r7, #4]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2b27      	cmp	r3, #39	; 0x27
 8001916:	d9f1      	bls.n	80018fc <RestoreCalValuesFromFLASH+0xc>
	}
	if (CalibrationValues.Indicator == 0xffffffff)
 8001918:	4b0c      	ldr	r3, [pc, #48]	; (800194c <RestoreCalValuesFromFLASH+0x5c>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001920:	d10d      	bne.n	800193e <RestoreCalValuesFromFLASH+0x4e>
	{
		for(i = 0; i < sizeof(CalibrationValues); i++)
 8001922:	2300      	movs	r3, #0
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	e007      	b.n	8001938 <RestoreCalValuesFromFLASH+0x48>
		{
			((uint8_t *) &CalibrationValues)[i] = 0;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a08      	ldr	r2, [pc, #32]	; (800194c <RestoreCalValuesFromFLASH+0x5c>)
 800192c:	4413      	add	r3, r2
 800192e:	2200      	movs	r2, #0
 8001930:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < sizeof(CalibrationValues); i++)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	3301      	adds	r3, #1
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b27      	cmp	r3, #39	; 0x27
 800193c:	d9f4      	bls.n	8001928 <RestoreCalValuesFromFLASH+0x38>
		}
	}

}
 800193e:	bf00      	nop
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	20005c70 	.word	0x20005c70
 8001950:	0803a000 	.word	0x0803a000

08001954 <StoreCalData2FLASH>:

void StoreCalData2FLASH(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b088      	sub	sp, #32
 8001958:	af00      	add	r7, sp, #0
	uint32_t temp, sofar=0, PageAddress=0;
 800195a:	2300      	movs	r3, #0
 800195c:	61fb      	str	r3, [r7, #28]
 800195e:	2300      	movs	r3, #0
 8001960:	61bb      	str	r3, [r7, #24]
	FLASH_EraseInitTypeDef flash_conf;

	osTimerStop(myTimer01Handle);
 8001962:	4b26      	ldr	r3, [pc, #152]	; (80019fc <StoreCalData2FLASH+0xa8>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4618      	mov	r0, r3
 8001968:	f009 fb44 	bl	800aff4 <osTimerStop>
	StatCurrentWh.FlashPageCounter++;
 800196c:	4b24      	ldr	r3, [pc, #144]	; (8001a00 <StoreCalData2FLASH+0xac>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	3301      	adds	r3, #1
 8001972:	4a23      	ldr	r2, [pc, #140]	; (8001a00 <StoreCalData2FLASH+0xac>)
 8001974:	6013      	str	r3, [r2, #0]
	flash_conf.TypeErase = FLASH_TYPEERASE_PAGES;
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
	flash_conf.NbPages = 1;
 800197a:	2301      	movs	r3, #1
 800197c:	613b      	str	r3, [r7, #16]
	flash_conf.Page = NO_FLASH_PAGES+64;
 800197e:	2374      	movs	r3, #116	; 0x74
 8001980:	60fb      	str	r3, [r7, #12]
	//flash_conf.Page = (uint32_t)&Stats_savedInFLASH[RecentPage_pointer][0];
	flash_conf.Banks = FLASH_BANK_1;
 8001982:	2301      	movs	r3, #1
 8001984:	60bb      	str	r3, [r7, #8]
#ifndef DEBUG_EN
	HAL_FLASH_Unlock();
 8001986:	f004 ff39 	bl	80067fc <HAL_FLASH_Unlock>
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGSERR );
 800198a:	4b1e      	ldr	r3, [pc, #120]	; (8001a04 <StoreCalData2FLASH+0xb0>)
 800198c:	22b3      	movs	r2, #179	; 0xb3
 800198e:	611a      	str	r2, [r3, #16]
	HAL_FLASHEx_Erase(&flash_conf, &temp);// FLASH_Erase_Sector(&Stats_savedInFLASH+RecentPage_pointer, VOLTAGE_RANGE_3);
 8001990:	f107 0214 	add.w	r2, r7, #20
 8001994:	1d3b      	adds	r3, r7, #4
 8001996:	4611      	mov	r1, r2
 8001998:	4618      	mov	r0, r3
 800199a:	f005 f821 	bl	80069e0 <HAL_FLASHEx_Erase>
	//HAL_FLASH_Lock();
	//HAL_FLASH_Unlock();
	//__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGSERR );

	 while (sofar<((sizeof(CalibrationValues)/(4*2))))	//should divided by number of bytes@word wrote at once
 800199e:	e01f      	b.n	80019e0 <StoreCalData2FLASH+0x8c>
	 {
		 if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t)&Cal_savedInFLASH[PageAddress], ((uint64_t *) &CalibrationValues)[sofar]) == HAL_OK)
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	4a19      	ldr	r2, [pc, #100]	; (8001a08 <StoreCalData2FLASH+0xb4>)
 80019a4:	4413      	add	r3, r2
 80019a6:	4619      	mov	r1, r3
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	00db      	lsls	r3, r3, #3
 80019ac:	4a17      	ldr	r2, [pc, #92]	; (8001a0c <StoreCalData2FLASH+0xb8>)
 80019ae:	4413      	add	r3, r2
 80019b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b4:	2000      	movs	r0, #0
 80019b6:	f004 feb5 	bl	8006724 <HAL_FLASH_Program>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d106      	bne.n	80019ce <StoreCalData2FLASH+0x7a>
		 {
			 PageAddress += 8;  // use StartPageAddress += 2 for half word and 8 for double word
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	3308      	adds	r3, #8
 80019c4:	61bb      	str	r3, [r7, #24]
			 sofar++;
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	3301      	adds	r3, #1
 80019ca:	61fb      	str	r3, [r7, #28]
 80019cc:	e008      	b.n	80019e0 <StoreCalData2FLASH+0x8c>
		 }
		 else
		 {
		   /* Error occurred while writing data in Flash memory*/
			 osTimerStart(myTimer01Handle, 100);
 80019ce:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <StoreCalData2FLASH+0xa8>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2164      	movs	r1, #100	; 0x64
 80019d4:	4618      	mov	r0, r3
 80019d6:	f009 fadf 	bl	800af98 <osTimerStart>
			 return HAL_FLASH_GetError ();
 80019da:	f004 ff41 	bl	8006860 <HAL_FLASH_GetError>
 80019de:	e00a      	b.n	80019f6 <StoreCalData2FLASH+0xa2>
	 while (sofar<((sizeof(CalibrationValues)/(4*2))))	//should divided by number of bytes@word wrote at once
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	2b04      	cmp	r3, #4
 80019e4:	d9dc      	bls.n	80019a0 <StoreCalData2FLASH+0x4c>
		 }
	}
#endif
	HAL_FLASH_Lock();
 80019e6:	f004 ff2b 	bl	8006840 <HAL_FLASH_Lock>
	osTimerStart(myTimer01Handle, 100);
 80019ea:	4b04      	ldr	r3, [pc, #16]	; (80019fc <StoreCalData2FLASH+0xa8>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2164      	movs	r1, #100	; 0x64
 80019f0:	4618      	mov	r0, r3
 80019f2:	f009 fad1 	bl	800af98 <osTimerStart>
}
 80019f6:	3720      	adds	r7, #32
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20005dc0 	.word	0x20005dc0
 8001a00:	20005a34 	.word	0x20005a34
 8001a04:	40022000 	.word	0x40022000
 8001a08:	0803a000 	.word	0x0803a000
 8001a0c:	20005c70 	.word	0x20005c70

08001a10 <RestoreStatisticsFromFLASH>:

/*Function restoring last saved statistics from FLASH memory */
void RestoreStatisticsFromFLASH(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
	uint32_t i, curr_val=0, Highest_val=0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	60bb      	str	r3, [r7, #8]
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	607b      	str	r3, [r7, #4]
	//Stats_savedInFLASH[NO_FLASH_PAGES][FLASH_PAGE_SIZE]
	RecentPage_pointer = 0;
 8001a1e:	4b3f      	ldr	r3, [pc, #252]	; (8001b1c <RestoreStatisticsFromFLASH+0x10c>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
	for (i = 0; i < (NO_FLASH_PAGES); i++)
 8001a24:	2300      	movs	r3, #0
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	e02f      	b.n	8001a8a <RestoreStatisticsFromFLASH+0x7a>
		{
			for(uint32_t j=4;j>0;)
 8001a2a:	2304      	movs	r3, #4
 8001a2c:	603b      	str	r3, [r7, #0]
 8001a2e:	e00d      	b.n	8001a4c <RestoreStatisticsFromFLASH+0x3c>
			{
				j--;
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	603b      	str	r3, [r7, #0]
				curr_val = (curr_val<<8) | Stats_savedInFLASH[i][j];
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	021b      	lsls	r3, r3, #8
 8001a3a:	4939      	ldr	r1, [pc, #228]	; (8001b20 <RestoreStatisticsFromFLASH+0x110>)
 8001a3c:	68fa      	ldr	r2, [r7, #12]
 8001a3e:	02d2      	lsls	r2, r2, #11
 8001a40:	4411      	add	r1, r2
 8001a42:	683a      	ldr	r2, [r7, #0]
 8001a44:	440a      	add	r2, r1
 8001a46:	7812      	ldrb	r2, [r2, #0]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	60bb      	str	r3, [r7, #8]
			for(uint32_t j=4;j>0;)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1ee      	bne.n	8001a30 <RestoreStatisticsFromFLASH+0x20>
			}
			if (curr_val == 0xffffffff)
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a58:	d101      	bne.n	8001a5e <RestoreStatisticsFromFLASH+0x4e>
			{
				curr_val = 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
			}
			if (curr_val > Highest_val)
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d909      	bls.n	8001a7a <RestoreStatisticsFromFLASH+0x6a>
			{
				RecentPage_pointer = i;
 8001a66:	4a2d      	ldr	r2, [pc, #180]	; (8001b1c <RestoreStatisticsFromFLASH+0x10c>)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	6013      	str	r3, [r2, #0]
				Highest_val = curr_val;
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	607b      	str	r3, [r7, #4]
				HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001a70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a74:	482b      	ldr	r0, [pc, #172]	; (8001b24 <RestoreStatisticsFromFLASH+0x114>)
 8001a76:	f005 fa83 	bl	8006f80 <HAL_GPIO_TogglePin>
			}
			HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001a7a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a7e:	4829      	ldr	r0, [pc, #164]	; (8001b24 <RestoreStatisticsFromFLASH+0x114>)
 8001a80:	f005 fa7e 	bl	8006f80 <HAL_GPIO_TogglePin>
	for (i = 0; i < (NO_FLASH_PAGES); i++)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	3301      	adds	r3, #1
 8001a88:	60fb      	str	r3, [r7, #12]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2b33      	cmp	r3, #51	; 0x33
 8001a8e:	d9cc      	bls.n	8001a2a <RestoreStatisticsFromFLASH+0x1a>
		}

	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8001a90:	2200      	movs	r2, #0
 8001a92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a96:	4823      	ldr	r0, [pc, #140]	; (8001b24 <RestoreStatisticsFromFLASH+0x114>)
 8001a98:	f005 fa5a 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001aa2:	4820      	ldr	r0, [pc, #128]	; (8001b24 <RestoreStatisticsFromFLASH+0x114>)
 8001aa4:	f005 fa54 	bl	8006f50 <HAL_GPIO_WritePin>

	for(i = 0; i < sizeof(Stat_Flash); i++)
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	e00e      	b.n	8001acc <RestoreStatisticsFromFLASH+0xbc>
	{
		((uint8_t *) &Stat_Flash)[i] = Stats_savedInFLASH[RecentPage_pointer][i];
 8001aae:	4b1b      	ldr	r3, [pc, #108]	; (8001b1c <RestoreStatisticsFromFLASH+0x10c>)
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	491c      	ldr	r1, [pc, #112]	; (8001b28 <RestoreStatisticsFromFLASH+0x118>)
 8001ab6:	440b      	add	r3, r1
 8001ab8:	4919      	ldr	r1, [pc, #100]	; (8001b20 <RestoreStatisticsFromFLASH+0x110>)
 8001aba:	02d2      	lsls	r2, r2, #11
 8001abc:	4411      	add	r1, r2
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	440a      	add	r2, r1
 8001ac2:	7812      	ldrb	r2, [r2, #0]
 8001ac4:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(Stat_Flash); i++)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	2bbf      	cmp	r3, #191	; 0xbf
 8001ad0:	d9ed      	bls.n	8001aae <RestoreStatisticsFromFLASH+0x9e>
	}
	if (Stat_Flash.Time_NightTime == 0xffffffff)
 8001ad2:	4b15      	ldr	r3, [pc, #84]	; (8001b28 <RestoreStatisticsFromFLASH+0x118>)
 8001ad4:	69db      	ldr	r3, [r3, #28]
 8001ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ada:	d113      	bne.n	8001b04 <RestoreStatisticsFromFLASH+0xf4>
	{
		for(i = 0; i < sizeof(Stat_Flash); i++) {
 8001adc:	2300      	movs	r3, #0
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	e00c      	b.n	8001afc <RestoreStatisticsFromFLASH+0xec>
			    ((uint8_t *) &StatCurrentWh)[i] = 0;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	4a11      	ldr	r2, [pc, #68]	; (8001b2c <RestoreStatisticsFromFLASH+0x11c>)
 8001ae6:	4413      	add	r3, r2
 8001ae8:	2200      	movs	r2, #0
 8001aea:	701a      	strb	r2, [r3, #0]
			    ((uint8_t *) &Stat_Flash)[i] = 0;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4a0e      	ldr	r2, [pc, #56]	; (8001b28 <RestoreStatisticsFromFLASH+0x118>)
 8001af0:	4413      	add	r3, r2
 8001af2:	2200      	movs	r2, #0
 8001af4:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < sizeof(Stat_Flash); i++) {
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	3301      	adds	r3, #1
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2bbf      	cmp	r3, #191	; 0xbf
 8001b00:	d9ef      	bls.n	8001ae2 <RestoreStatisticsFromFLASH+0xd2>
			}
	}
	else StatCurrentWh = Stat_Flash;
}
 8001b02:	e007      	b.n	8001b14 <RestoreStatisticsFromFLASH+0x104>
	else StatCurrentWh = Stat_Flash;
 8001b04:	4a09      	ldr	r2, [pc, #36]	; (8001b2c <RestoreStatisticsFromFLASH+0x11c>)
 8001b06:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <RestoreStatisticsFromFLASH+0x118>)
 8001b08:	4610      	mov	r0, r2
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	23c0      	movs	r3, #192	; 0xc0
 8001b0e:	461a      	mov	r2, r3
 8001b10:	f00c f967 	bl	800dde2 <memcpy>
}
 8001b14:	bf00      	nop
 8001b16:	3710      	adds	r7, #16
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	200061c4 	.word	0x200061c4
 8001b20:	08020000 	.word	0x08020000
 8001b24:	48000400 	.word	0x48000400
 8001b28:	20006238 	.word	0x20006238
 8001b2c:	20005a34 	.word	0x20005a34

08001b30 <StoreStatistics2FLASH>:

/*Function storing last  statistics to FLASH memory */
void StoreStatistics2FLASH(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b088      	sub	sp, #32
 8001b34:	af00      	add	r7, sp, #0
	uint32_t temp, sofar=0, StartPageAddress=0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61fb      	str	r3, [r7, #28]
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61bb      	str	r3, [r7, #24]
	FLASH_EraseInitTypeDef flash_conf;

#ifndef TESTING_VALUES
	osTimerStop(myTimer01Handle);
#endif
	Stat_Flash = StatCurrentWh;
 8001b3e:	4a2f      	ldr	r2, [pc, #188]	; (8001bfc <StoreStatistics2FLASH+0xcc>)
 8001b40:	4b2f      	ldr	r3, [pc, #188]	; (8001c00 <StoreStatistics2FLASH+0xd0>)
 8001b42:	4610      	mov	r0, r2
 8001b44:	4619      	mov	r1, r3
 8001b46:	23c0      	movs	r3, #192	; 0xc0
 8001b48:	461a      	mov	r2, r3
 8001b4a:	f00c f94a 	bl	800dde2 <memcpy>
	if (RecentPage_pointer < NO_FLASH_PAGES-1) RecentPage_pointer++;
 8001b4e:	4b2d      	ldr	r3, [pc, #180]	; (8001c04 <StoreStatistics2FLASH+0xd4>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	2b32      	cmp	r3, #50	; 0x32
 8001b54:	d805      	bhi.n	8001b62 <StoreStatistics2FLASH+0x32>
 8001b56:	4b2b      	ldr	r3, [pc, #172]	; (8001c04 <StoreStatistics2FLASH+0xd4>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	4a29      	ldr	r2, [pc, #164]	; (8001c04 <StoreStatistics2FLASH+0xd4>)
 8001b5e:	6013      	str	r3, [r2, #0]
 8001b60:	e002      	b.n	8001b68 <StoreStatistics2FLASH+0x38>
	else RecentPage_pointer = 0;
 8001b62:	4b28      	ldr	r3, [pc, #160]	; (8001c04 <StoreStatistics2FLASH+0xd4>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
	StatCurrentWh.FlashPageCounter++;
 8001b68:	4b25      	ldr	r3, [pc, #148]	; (8001c00 <StoreStatistics2FLASH+0xd0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	4a24      	ldr	r2, [pc, #144]	; (8001c00 <StoreStatistics2FLASH+0xd0>)
 8001b70:	6013      	str	r3, [r2, #0]
//	return;
	flash_conf.TypeErase = FLASH_TYPEERASE_PAGES;
 8001b72:	2300      	movs	r3, #0
 8001b74:	607b      	str	r3, [r7, #4]
	flash_conf.NbPages = 1;
 8001b76:	2301      	movs	r3, #1
 8001b78:	613b      	str	r3, [r7, #16]
	flash_conf.Page = RecentPage_pointer + 64;
 8001b7a:	4b22      	ldr	r3, [pc, #136]	; (8001c04 <StoreStatistics2FLASH+0xd4>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	3340      	adds	r3, #64	; 0x40
 8001b80:	60fb      	str	r3, [r7, #12]
	//flash_conf.Page = (uint32_t)&Stats_savedInFLASH[RecentPage_pointer][0];
	flash_conf.Banks = FLASH_BANK_1;
 8001b82:	2301      	movs	r3, #1
 8001b84:	60bb      	str	r3, [r7, #8]
#ifndef DEBUG_EN
	HAL_FLASH_Unlock();
 8001b86:	f004 fe39 	bl	80067fc <HAL_FLASH_Unlock>
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGSERR );
 8001b8a:	4b1f      	ldr	r3, [pc, #124]	; (8001c08 <StoreStatistics2FLASH+0xd8>)
 8001b8c:	22b3      	movs	r2, #179	; 0xb3
 8001b8e:	611a      	str	r2, [r3, #16]
	HAL_FLASHEx_Erase(&flash_conf, &temp);// FLASH_Erase_Sector(&Stats_savedInFLASH+RecentPage_pointer, VOLTAGE_RANGE_3);
 8001b90:	f107 0214 	add.w	r2, r7, #20
 8001b94:	1d3b      	adds	r3, r7, #4
 8001b96:	4611      	mov	r1, r2
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f004 ff21 	bl	80069e0 <HAL_FLASHEx_Erase>
	//HAL_FLASH_Program(FLASH_TYPEPROGRAM_FAST, (uint32_t)&Stats_savedInFLASH[RecentPage_pointer][0], ((uint8_t *) &Stat_Flash)[i]);
	HAL_FLASH_Lock();
 8001b9e:	f004 fe4f 	bl	8006840 <HAL_FLASH_Lock>
	HAL_FLASH_Unlock();
 8001ba2:	f004 fe2b 	bl	80067fc <HAL_FLASH_Unlock>
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGSERR );
 8001ba6:	4b18      	ldr	r3, [pc, #96]	; (8001c08 <StoreStatistics2FLASH+0xd8>)
 8001ba8:	22b3      	movs	r2, #179	; 0xb3
 8001baa:	611a      	str	r2, [r3, #16]

	 while (sofar<((sizeof(Stat_Flash)/(4*2))))	//should divided by number of bytes@word wrote at once
 8001bac:	e01d      	b.n	8001bea <StoreStatistics2FLASH+0xba>
		   {
	if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t)&Stats_savedInFLASH[RecentPage_pointer][StartPageAddress], ((uint64_t *) &Stat_Flash)[sofar]) == HAL_OK)
 8001bae:	4b15      	ldr	r3, [pc, #84]	; (8001c04 <StoreStatistics2FLASH+0xd4>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	02da      	lsls	r2, r3, #11
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4a14      	ldr	r2, [pc, #80]	; (8001c0c <StoreStatistics2FLASH+0xdc>)
 8001bba:	4413      	add	r3, r2
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	00db      	lsls	r3, r3, #3
 8001bc2:	4a0e      	ldr	r2, [pc, #56]	; (8001bfc <StoreStatistics2FLASH+0xcc>)
 8001bc4:	4413      	add	r3, r2
 8001bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f004 fdaa 	bl	8006724 <HAL_FLASH_Program>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d106      	bne.n	8001be4 <StoreStatistics2FLASH+0xb4>
		     {
		    	 StartPageAddress += 8;  // use StartPageAddress += 2 for half word and 8 for double word
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	3308      	adds	r3, #8
 8001bda:	61bb      	str	r3, [r7, #24]
		    	 sofar++;
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	3301      	adds	r3, #1
 8001be0:	61fb      	str	r3, [r7, #28]
 8001be2:	e002      	b.n	8001bea <StoreStatistics2FLASH+0xba>
		     {
		       /* Error occurred while writing data in Flash memory*/
#ifndef TESTING_VALUES
		    	 osTimerStart(myTimer01Handle, 100);
#endif
		    	 return HAL_FLASH_GetError ();
 8001be4:	f004 fe3c 	bl	8006860 <HAL_FLASH_GetError>
 8001be8:	e004      	b.n	8001bf4 <StoreStatistics2FLASH+0xc4>
	 while (sofar<((sizeof(Stat_Flash)/(4*2))))	//should divided by number of bytes@word wrote at once
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	2b17      	cmp	r3, #23
 8001bee:	d9de      	bls.n	8001bae <StoreStatistics2FLASH+0x7e>
		     }
		   }
#endif
	HAL_FLASH_Lock();
 8001bf0:	f004 fe26 	bl	8006840 <HAL_FLASH_Lock>
#ifndef TESTING_VALUES
	osTimerStart(myTimer01Handle, 100);
#endif
}
 8001bf4:	3720      	adds	r7, #32
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20006238 	.word	0x20006238
 8001c00:	20005a34 	.word	0x20005a34
 8001c04:	200061c4 	.word	0x200061c4
 8001c08:	40022000 	.word	0x40022000
 8001c0c:	08020000 	.word	0x08020000

08001c10 <DeleteStatistics2FLASH>:
/*Function storing last  statistics to FLASH memory */
void DeleteStatistics2FLASH(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
	uint32_t temp, i;
	FLASH_EraseInitTypeDef flash_conf;

	osTimerStop(myTimer01Handle);
 8001c16:	4b27      	ldr	r3, [pc, #156]	; (8001cb4 <DeleteStatistics2FLASH+0xa4>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f009 f9ea 	bl	800aff4 <osTimerStop>
	for(i = 0; i < sizeof(Stat_Flash); i++)
 8001c20:	2300      	movs	r3, #0
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	e00c      	b.n	8001c40 <DeleteStatistics2FLASH+0x30>
	{
		((uint8_t *) &StatCurrentWh)[i] = 0;
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	4a23      	ldr	r2, [pc, #140]	; (8001cb8 <DeleteStatistics2FLASH+0xa8>)
 8001c2a:	4413      	add	r3, r2
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]
		((uint8_t *) &Stat_Flash)[i] = 0;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	4a22      	ldr	r2, [pc, #136]	; (8001cbc <DeleteStatistics2FLASH+0xac>)
 8001c34:	4413      	add	r3, r2
 8001c36:	2200      	movs	r2, #0
 8001c38:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(Stat_Flash); i++)
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	617b      	str	r3, [r7, #20]
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	2bbf      	cmp	r3, #191	; 0xbf
 8001c44:	d9ef      	bls.n	8001c26 <DeleteStatistics2FLASH+0x16>
	}
	RecentPage_pointer = 0;
 8001c46:	4b1e      	ldr	r3, [pc, #120]	; (8001cc0 <DeleteStatistics2FLASH+0xb0>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
	flash_conf.TypeErase = FLASH_TYPEERASE_PAGES;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	603b      	str	r3, [r7, #0]
	flash_conf.NbPages = 1;
 8001c50:	2301      	movs	r3, #1
 8001c52:	60fb      	str	r3, [r7, #12]
	flash_conf.Page = RecentPage_pointer + 64;
 8001c54:	4b1a      	ldr	r3, [pc, #104]	; (8001cc0 <DeleteStatistics2FLASH+0xb0>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	3340      	adds	r3, #64	; 0x40
 8001c5a:	60bb      	str	r3, [r7, #8]
	flash_conf.Banks = FLASH_BANK_1;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	607b      	str	r3, [r7, #4]
#ifndef DEBUG_EN
	HAL_FLASH_Unlock();
 8001c60:	f004 fdcc 	bl	80067fc <HAL_FLASH_Unlock>
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGSERR );
 8001c64:	4b17      	ldr	r3, [pc, #92]	; (8001cc4 <DeleteStatistics2FLASH+0xb4>)
 8001c66:	22b3      	movs	r2, #179	; 0xb3
 8001c68:	611a      	str	r2, [r3, #16]
	while (RecentPage_pointer < NO_FLASH_PAGES-1)
 8001c6a:	e00f      	b.n	8001c8c <DeleteStatistics2FLASH+0x7c>
	{
		HAL_FLASHEx_Erase(&flash_conf, &temp);
 8001c6c:	f107 0210 	add.w	r2, r7, #16
 8001c70:	463b      	mov	r3, r7
 8001c72:	4611      	mov	r1, r2
 8001c74:	4618      	mov	r0, r3
 8001c76:	f004 feb3 	bl	80069e0 <HAL_FLASHEx_Erase>
		RecentPage_pointer++;
 8001c7a:	4b11      	ldr	r3, [pc, #68]	; (8001cc0 <DeleteStatistics2FLASH+0xb0>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	4a0f      	ldr	r2, [pc, #60]	; (8001cc0 <DeleteStatistics2FLASH+0xb0>)
 8001c82:	6013      	str	r3, [r2, #0]
		flash_conf.Page = RecentPage_pointer + 64;
 8001c84:	4b0e      	ldr	r3, [pc, #56]	; (8001cc0 <DeleteStatistics2FLASH+0xb0>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	3340      	adds	r3, #64	; 0x40
 8001c8a:	60bb      	str	r3, [r7, #8]
	while (RecentPage_pointer < NO_FLASH_PAGES-1)
 8001c8c:	4b0c      	ldr	r3, [pc, #48]	; (8001cc0 <DeleteStatistics2FLASH+0xb0>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b32      	cmp	r3, #50	; 0x32
 8001c92:	d9eb      	bls.n	8001c6c <DeleteStatistics2FLASH+0x5c>
	}

#endif
	HAL_FLASH_Lock();
 8001c94:	f004 fdd4 	bl	8006840 <HAL_FLASH_Lock>
	RecentPage_pointer = 0;
 8001c98:	4b09      	ldr	r3, [pc, #36]	; (8001cc0 <DeleteStatistics2FLASH+0xb0>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
	osTimerStart(myTimer01Handle, 100);
 8001c9e:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <DeleteStatistics2FLASH+0xa4>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2164      	movs	r1, #100	; 0x64
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f009 f977 	bl	800af98 <osTimerStart>
}
 8001caa:	bf00      	nop
 8001cac:	3718      	adds	r7, #24
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20005dc0 	.word	0x20005dc0
 8001cb8:	20005a34 	.word	0x20005a34
 8001cbc:	20006238 	.word	0x20006238
 8001cc0:	200061c4 	.word	0x200061c4
 8001cc4:	40022000 	.word	0x40022000

08001cc8 <Calculate_WattSeconds>:
/*function launched every second to calculate Watt-seconds for given machine state on basis of flags */
void Calculate_WattSeconds(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
	if (StatCountFlagsWs.Ws_BattIn)		//Watt-seconds when battery is charging
 8001ccc:	4b92      	ldr	r3, [pc, #584]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d011      	beq.n	8001cf8 <Calculate_WattSeconds+0x30>
	{
		StatCountFlagsWs.Ws_BattIn = 0;
 8001cd4:	4b90      	ldr	r3, [pc, #576]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	601a      	str	r2, [r3, #0]
		StatCurrentWs.Ws_BattIn += (Adc1Measurements.Batt_voltage*Adc1Measurements.PV_current)/10000;
 8001cda:	4b90      	ldr	r3, [pc, #576]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	4b90      	ldr	r3, [pc, #576]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	498f      	ldr	r1, [pc, #572]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001ce4:	6849      	ldr	r1, [r1, #4]
 8001ce6:	fb01 f303 	mul.w	r3, r1, r3
 8001cea:	498e      	ldr	r1, [pc, #568]	; (8001f24 <Calculate_WattSeconds+0x25c>)
 8001cec:	fba1 1303 	umull	r1, r3, r1, r3
 8001cf0:	0b5b      	lsrs	r3, r3, #13
 8001cf2:	4413      	add	r3, r2
 8001cf4:	4a89      	ldr	r2, [pc, #548]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001cf6:	6013      	str	r3, [r2, #0]
	}
	if (StatCountFlagsWs.Ws_BattNoInv)		//Watt-seconds when battery is charging but energy should go into mains (but cant)
 8001cf8:	4b87      	ldr	r3, [pc, #540]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d011      	beq.n	8001d24 <Calculate_WattSeconds+0x5c>
	{
		StatCountFlagsWs.Ws_BattNoInv = 0;
 8001d00:	4b85      	ldr	r3, [pc, #532]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	605a      	str	r2, [r3, #4]
		StatCurrentWs.Ws_BattNoInv += (Adc1Measurements.Batt_voltage*Adc1Measurements.PV_current)/10000;
 8001d06:	4b85      	ldr	r3, [pc, #532]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001d08:	685a      	ldr	r2, [r3, #4]
 8001d0a:	4b85      	ldr	r3, [pc, #532]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	4984      	ldr	r1, [pc, #528]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001d10:	6849      	ldr	r1, [r1, #4]
 8001d12:	fb01 f303 	mul.w	r3, r1, r3
 8001d16:	4983      	ldr	r1, [pc, #524]	; (8001f24 <Calculate_WattSeconds+0x25c>)
 8001d18:	fba1 1303 	umull	r1, r3, r1, r3
 8001d1c:	0b5b      	lsrs	r3, r3, #13
 8001d1e:	4413      	add	r3, r2
 8001d20:	4a7e      	ldr	r2, [pc, #504]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001d22:	6053      	str	r3, [r2, #4]
		//StatCurrentWs.Time_NoInv++;	//double count
	}
	if (StatCountFlagsWs.Ws_Inverter)		//Watt-seconds for inverter
 8001d24:	4b7c      	ldr	r3, [pc, #496]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d011      	beq.n	8001d50 <Calculate_WattSeconds+0x88>
	{
		StatCountFlagsWs.Ws_Inverter = 0;
 8001d2c:	4b7a      	ldr	r3, [pc, #488]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
		StatCurrentWs.Ws_Inverter += (Adc1Measurements.PV_voltage*Adc1Measurements.Inv_current)/10000;
 8001d32:	4b7a      	ldr	r3, [pc, #488]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001d34:	689a      	ldr	r2, [r3, #8]
 8001d36:	4b7a      	ldr	r3, [pc, #488]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	4979      	ldr	r1, [pc, #484]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001d3c:	6809      	ldr	r1, [r1, #0]
 8001d3e:	fb01 f303 	mul.w	r3, r1, r3
 8001d42:	4978      	ldr	r1, [pc, #480]	; (8001f24 <Calculate_WattSeconds+0x25c>)
 8001d44:	fba1 1303 	umull	r1, r3, r1, r3
 8001d48:	0b5b      	lsrs	r3, r3, #13
 8001d4a:	4413      	add	r3, r2
 8001d4c:	4a73      	ldr	r2, [pc, #460]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001d4e:	6093      	str	r3, [r2, #8]
	}
	if (StatCountFlagsWs.Ws_BattOut)		//Watt-seconds when battery is discharging
 8001d50:	4b71      	ldr	r3, [pc, #452]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d011      	beq.n	8001d7c <Calculate_WattSeconds+0xb4>
	{
		StatCountFlagsWs.Ws_BattOut = 0;
 8001d58:	4b6f      	ldr	r3, [pc, #444]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	60da      	str	r2, [r3, #12]
		StatCurrentWs.Ws_BattOut += (Adc1Measurements.Batt_voltage*Adc1Measurements.Inv_current)/10000;
 8001d5e:	4b6f      	ldr	r3, [pc, #444]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001d60:	68da      	ldr	r2, [r3, #12]
 8001d62:	4b6f      	ldr	r3, [pc, #444]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	496e      	ldr	r1, [pc, #440]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001d68:	6809      	ldr	r1, [r1, #0]
 8001d6a:	fb01 f303 	mul.w	r3, r1, r3
 8001d6e:	496d      	ldr	r1, [pc, #436]	; (8001f24 <Calculate_WattSeconds+0x25c>)
 8001d70:	fba1 1303 	umull	r1, r3, r1, r3
 8001d74:	0b5b      	lsrs	r3, r3, #13
 8001d76:	4413      	add	r3, r2
 8001d78:	4a68      	ldr	r2, [pc, #416]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001d7a:	60d3      	str	r3, [r2, #12]
	}
	if (StatCountFlagsWs.Ws_BattRecharge)		//Watt-seconds when battery is recharging
 8001d7c:	4b66      	ldr	r3, [pc, #408]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d011      	beq.n	8001da8 <Calculate_WattSeconds+0xe0>
	{
		StatCountFlagsWs.Ws_BattRecharge = 0;
 8001d84:	4b64      	ldr	r3, [pc, #400]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	611a      	str	r2, [r3, #16]
		StatCurrentWs.Ws_BattRecharge += (Adc1Measurements.Batt_voltage*Adc1Measurements.PV_current)/10000;
 8001d8a:	4b64      	ldr	r3, [pc, #400]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001d8c:	691a      	ldr	r2, [r3, #16]
 8001d8e:	4b64      	ldr	r3, [pc, #400]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	4963      	ldr	r1, [pc, #396]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001d94:	6849      	ldr	r1, [r1, #4]
 8001d96:	fb01 f303 	mul.w	r3, r1, r3
 8001d9a:	4962      	ldr	r1, [pc, #392]	; (8001f24 <Calculate_WattSeconds+0x25c>)
 8001d9c:	fba1 1303 	umull	r1, r3, r1, r3
 8001da0:	0b5b      	lsrs	r3, r3, #13
 8001da2:	4413      	add	r3, r2
 8001da4:	4a5d      	ldr	r2, [pc, #372]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001da6:	6113      	str	r3, [r2, #16]
	}
	if (StatCountFlagsWs.Time_NightTime)		//darkness time
 8001da8:	4b5b      	ldr	r3, [pc, #364]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001daa:	69db      	ldr	r3, [r3, #28]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d007      	beq.n	8001dc0 <Calculate_WattSeconds+0xf8>
	{
		StatCountFlagsWs.Time_NightTime = 0;
 8001db0:	4b59      	ldr	r3, [pc, #356]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	61da      	str	r2, [r3, #28]
		StatCurrentWs.Time_NightTime++;
 8001db6:	4b59      	ldr	r3, [pc, #356]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	3301      	adds	r3, #1
 8001dbc:	4a57      	ldr	r2, [pc, #348]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001dbe:	61d3      	str	r3, [r2, #28]
	}
	if (StatCountFlagsWs.Time_NoBattery2Chg)		//time when battery is not ready to be charged
 8001dc0:	4b55      	ldr	r3, [pc, #340]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001dc2:	6a1b      	ldr	r3, [r3, #32]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d007      	beq.n	8001dd8 <Calculate_WattSeconds+0x110>
	{
		StatCountFlagsWs.Time_NoBattery2Chg = 0;
 8001dc8:	4b53      	ldr	r3, [pc, #332]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	621a      	str	r2, [r3, #32]
		StatCurrentWs.Time_NoBattery2Chg++;
 8001dce:	4b53      	ldr	r3, [pc, #332]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001dd0:	6a1b      	ldr	r3, [r3, #32]
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	4a51      	ldr	r2, [pc, #324]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001dd6:	6213      	str	r3, [r2, #32]
	}
	if (StatCountFlagsWs.Time_NoInv)		//time when INV is not working
 8001dd8:	4b4f      	ldr	r3, [pc, #316]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d007      	beq.n	8001df0 <Calculate_WattSeconds+0x128>
	{
		StatCountFlagsWs.Time_NoInv = 0;
 8001de0:	4b4d      	ldr	r3, [pc, #308]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	619a      	str	r2, [r3, #24]
		StatCurrentWs.Time_NoInv++;
 8001de6:	4b4d      	ldr	r3, [pc, #308]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001de8:	699b      	ldr	r3, [r3, #24]
 8001dea:	3301      	adds	r3, #1
 8001dec:	4a4b      	ldr	r2, [pc, #300]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001dee:	6193      	str	r3, [r2, #24]
	}
	if (StatCountFlagsWs.Time_DuskTime)		//time after dusk
 8001df0:	4b49      	ldr	r3, [pc, #292]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d007      	beq.n	8001e08 <Calculate_WattSeconds+0x140>
	{
		StatCountFlagsWs.Time_DuskTime = 0;
 8001df8:	4b47      	ldr	r3, [pc, #284]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	655a      	str	r2, [r3, #84]	; 0x54
		StatCurrentWs.Time_DuskTime++;
 8001dfe:	4b47      	ldr	r3, [pc, #284]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e02:	3301      	adds	r3, #1
 8001e04:	4a45      	ldr	r2, [pc, #276]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001e06:	6553      	str	r3, [r2, #84]	; 0x54
	}
	if (StatCountFlagsWs.Time_Daytime)		//daytime
 8001e08:	4b43      	ldr	r3, [pc, #268]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001e0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d009      	beq.n	8001e24 <Calculate_WattSeconds+0x15c>
	{
		StatCountFlagsWs.Time_Daytime=0;
 8001e10:	4b41      	ldr	r3, [pc, #260]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	63da      	str	r2, [r3, #60]	; 0x3c
		StatCurrentWh.DayDuration_current++;
 8001e16:	4b44      	ldr	r3, [pc, #272]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001e18:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	4a42      	ldr	r2, [pc, #264]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001e20:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	}
	if (StatCountFlagsWs.ChgAs)		//count mAs
 8001e24:	4b3c      	ldr	r3, [pc, #240]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d009      	beq.n	8001e40 <Calculate_WattSeconds+0x178>
	{
		StatCountFlagsWs.ChgAs = 0;
 8001e2c:	4b3a      	ldr	r3, [pc, #232]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	659a      	str	r2, [r3, #88]	; 0x58
		StatCurrentWs.ChgAs += (Adc1Measurements.PV_current);
 8001e32:	4b3a      	ldr	r3, [pc, #232]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001e34:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001e36:	4b3a      	ldr	r3, [pc, #232]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	4a37      	ldr	r2, [pc, #220]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001e3e:	6593      	str	r3, [r2, #88]	; 0x58
	}
	if (StatCountFlagsWs.DschgAs)		//count mAs
 8001e40:	4b35      	ldr	r3, [pc, #212]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001e42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d009      	beq.n	8001e5c <Calculate_WattSeconds+0x194>
	{
		StatCountFlagsWs.DschgAs = 0;
 8001e48:	4b33      	ldr	r3, [pc, #204]	; (8001f18 <Calculate_WattSeconds+0x250>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	65da      	str	r2, [r3, #92]	; 0x5c
		StatCurrentWs.DschgAs += (Adc1Measurements.Inv_current);
 8001e4e:	4b33      	ldr	r3, [pc, #204]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001e50:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001e52:	4b33      	ldr	r3, [pc, #204]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4413      	add	r3, r2
 8001e58:	4a30      	ldr	r2, [pc, #192]	; (8001f1c <Calculate_WattSeconds+0x254>)
 8001e5a:	65d3      	str	r3, [r2, #92]	; 0x5c
	}

	if (Adc1Measurements.NTC2_Inverter_mos >= StatCurrentWh.MaxTempInvMos)
 8001e5c:	4b30      	ldr	r3, [pc, #192]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001e5e:	695a      	ldr	r2, [r3, #20]
 8001e60:	4b31      	ldr	r3, [pc, #196]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d308      	bcc.n	8001e7a <Calculate_WattSeconds+0x1b2>
	{
		StatCurrentWh.MaxTempInvMos = Adc1Measurements.NTC2_Inverter_mos;
 8001e68:	4b2d      	ldr	r3, [pc, #180]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001e6a:	695b      	ldr	r3, [r3, #20]
 8001e6c:	4a2e      	ldr	r2, [pc, #184]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001e6e:	6353      	str	r3, [r2, #52]	; 0x34
		StatCurrentWh.MaxTempInvMosCntr++;
 8001e70:	4b2d      	ldr	r3, [pc, #180]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e74:	3301      	adds	r3, #1
 8001e76:	4a2c      	ldr	r2, [pc, #176]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001e78:	6393      	str	r3, [r2, #56]	; 0x38
	}
	if (Adc1Measurements.NTC3_Battery_mos >= StatCurrentWh.MaxTempBatMos)
 8001e7a:	4b29      	ldr	r3, [pc, #164]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001e7c:	699a      	ldr	r2, [r3, #24]
 8001e7e:	4b2a      	ldr	r3, [pc, #168]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d308      	bcc.n	8001e98 <Calculate_WattSeconds+0x1d0>
	{
		StatCurrentWh.MaxTempBatMos = Adc1Measurements.NTC3_Battery_mos;
 8001e86:	4b26      	ldr	r3, [pc, #152]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001e88:	699b      	ldr	r3, [r3, #24]
 8001e8a:	4a27      	ldr	r2, [pc, #156]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001e8c:	63d3      	str	r3, [r2, #60]	; 0x3c
		StatCurrentWh.MaxTempBatMosCntr++;
 8001e8e:	4b26      	ldr	r3, [pc, #152]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e92:	3301      	adds	r3, #1
 8001e94:	4a24      	ldr	r2, [pc, #144]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001e96:	6413      	str	r3, [r2, #64]	; 0x40
	}
	if (Adc1Measurements.Inv_current >= StatCurrentWh.MaxInvCurrent)
 8001e98:	4b21      	ldr	r3, [pc, #132]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	4b22      	ldr	r3, [pc, #136]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d308      	bcc.n	8001eb6 <Calculate_WattSeconds+0x1ee>
	{
		StatCurrentWh.MaxInvCurrent = Adc1Measurements.Inv_current;
 8001ea4:	4b1e      	ldr	r3, [pc, #120]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a1f      	ldr	r2, [pc, #124]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001eaa:	6453      	str	r3, [r2, #68]	; 0x44
		StatCurrentWh.MaxInvCurrentCntr++;
 8001eac:	4b1e      	ldr	r3, [pc, #120]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001eae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	4a1d      	ldr	r2, [pc, #116]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001eb4:	6493      	str	r3, [r2, #72]	; 0x48
	}
	if (Adc1Measurements.PV_current >= StatCurrentWh.MaxPVCurrent)
 8001eb6:	4b1a      	ldr	r3, [pc, #104]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001eb8:	685a      	ldr	r2, [r3, #4]
 8001eba:	4b1b      	ldr	r3, [pc, #108]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d308      	bcc.n	8001ed4 <Calculate_WattSeconds+0x20c>
	{
		StatCurrentWh.MaxPVCurrent = Adc1Measurements.PV_current;
 8001ec2:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	4a18      	ldr	r2, [pc, #96]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001ec8:	64d3      	str	r3, [r2, #76]	; 0x4c
		StatCurrentWh.MaxPVCurrentCntr++;
 8001eca:	4b17      	ldr	r3, [pc, #92]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001ecc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ece:	3301      	adds	r3, #1
 8001ed0:	4a15      	ldr	r2, [pc, #84]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001ed2:	6513      	str	r3, [r2, #80]	; 0x50
	}
	if (Adc1Measurements.Batt_voltage >= StatCurrentWh.MaxBatVoltage)
 8001ed4:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001ed6:	68da      	ldr	r2, [r3, #12]
 8001ed8:	4b13      	ldr	r3, [pc, #76]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d308      	bcc.n	8001ef2 <Calculate_WattSeconds+0x22a>
	{
		StatCurrentWh.MaxBatVoltage = Adc1Measurements.Batt_voltage;
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	4a10      	ldr	r2, [pc, #64]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001ee6:	6553      	str	r3, [r2, #84]	; 0x54
		StatCurrentWh.MaxBatVoltageCntr++;
 8001ee8:	4b0f      	ldr	r3, [pc, #60]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eec:	3301      	adds	r3, #1
 8001eee:	4a0e      	ldr	r2, [pc, #56]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001ef0:	6593      	str	r3, [r2, #88]	; 0x58
	}
	if (Adc1Measurements.Batt_voltage > BATT_CRITICAL_MIN_VOLTAGE)
 8001ef2:	4b0b      	ldr	r3, [pc, #44]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001ef4:	68db      	ldr	r3, [r3, #12]
 8001ef6:	2b0f      	cmp	r3, #15
 8001ef8:	d927      	bls.n	8001f4a <Calculate_WattSeconds+0x282>
	{
		if (StatCurrentWh.MinBatVoltage <= BATT_CRITICAL_MIN_VOLTAGE)	//first launch value is "0", this 'if' is to cover that option
 8001efa:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001efe:	2b0f      	cmp	r3, #15
 8001f00:	d814      	bhi.n	8001f2c <Calculate_WattSeconds+0x264>
		{
			StatCurrentWh.MinBatVoltage = Adc1Measurements.Batt_voltage;
 8001f02:	4b07      	ldr	r3, [pc, #28]	; (8001f20 <Calculate_WattSeconds+0x258>)
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	4a08      	ldr	r2, [pc, #32]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001f08:	65d3      	str	r3, [r2, #92]	; 0x5c
			StatCurrentWh.MinBatVoltageCntr++;
 8001f0a:	4b07      	ldr	r3, [pc, #28]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001f0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f0e:	3301      	adds	r3, #1
 8001f10:	4a05      	ldr	r2, [pc, #20]	; (8001f28 <Calculate_WattSeconds+0x260>)
 8001f12:	6613      	str	r3, [r2, #96]	; 0x60
		{
			StatCurrentWh.MinBatVoltage = Adc1Measurements.Batt_voltage;
			StatCurrentWh.MinBatVoltageCntr++;
		}
	}
}
 8001f14:	e019      	b.n	8001f4a <Calculate_WattSeconds+0x282>
 8001f16:	bf00      	nop
 8001f18:	200059c4 	.word	0x200059c4
 8001f1c:	20005c98 	.word	0x20005c98
 8001f20:	200059a0 	.word	0x200059a0
 8001f24:	d1b71759 	.word	0xd1b71759
 8001f28:	20005a34 	.word	0x20005a34
		else if (Adc1Measurements.Batt_voltage <= StatCurrentWh.MinBatVoltage)
 8001f2c:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <Calculate_WattSeconds+0x28c>)
 8001f2e:	68da      	ldr	r2, [r3, #12]
 8001f30:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <Calculate_WattSeconds+0x290>)
 8001f32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d808      	bhi.n	8001f4a <Calculate_WattSeconds+0x282>
			StatCurrentWh.MinBatVoltage = Adc1Measurements.Batt_voltage;
 8001f38:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <Calculate_WattSeconds+0x28c>)
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	4a06      	ldr	r2, [pc, #24]	; (8001f58 <Calculate_WattSeconds+0x290>)
 8001f3e:	65d3      	str	r3, [r2, #92]	; 0x5c
			StatCurrentWh.MinBatVoltageCntr++;
 8001f40:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <Calculate_WattSeconds+0x290>)
 8001f42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f44:	3301      	adds	r3, #1
 8001f46:	4a04      	ldr	r2, [pc, #16]	; (8001f58 <Calculate_WattSeconds+0x290>)
 8001f48:	6613      	str	r3, [r2, #96]	; 0x60
}
 8001f4a:	bf00      	nop
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr
 8001f54:	200059a0 	.word	0x200059a0
 8001f58:	20005a34 	.word	0x20005a34

08001f5c <Calculate_WattHours>:

/*function launched every hour to calculate Watt-hours watt-seconds hourly statistics */
void Calculate_WattHours(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
	StatCurrentWh.Wh_BattIn=+StatCurrentWs.Ws_BattIn/SECONDS_HOUR;
 8001f60:	4b5c      	ldr	r3, [pc, #368]	; (80020d4 <Calculate_WattHours+0x178>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a5c      	ldr	r2, [pc, #368]	; (80020d8 <Calculate_WattHours+0x17c>)
 8001f66:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6a:	091a      	lsrs	r2, r3, #4
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	4413      	add	r3, r2
 8001f72:	4a5a      	ldr	r2, [pc, #360]	; (80020dc <Calculate_WattHours+0x180>)
 8001f74:	6053      	str	r3, [r2, #4]
	StatCurrentWh.Wh_BattNoInv+=StatCurrentWs.Ws_BattNoInv/SECONDS_HOUR;
 8001f76:	4b59      	ldr	r3, [pc, #356]	; (80020dc <Calculate_WattHours+0x180>)
 8001f78:	6899      	ldr	r1, [r3, #8]
 8001f7a:	4b56      	ldr	r3, [pc, #344]	; (80020d4 <Calculate_WattHours+0x178>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	4a56      	ldr	r2, [pc, #344]	; (80020d8 <Calculate_WattHours+0x17c>)
 8001f80:	fba2 2303 	umull	r2, r3, r2, r3
 8001f84:	091a      	lsrs	r2, r3, #4
 8001f86:	4613      	mov	r3, r2
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	4413      	add	r3, r2
 8001f8c:	440b      	add	r3, r1
 8001f8e:	4a53      	ldr	r2, [pc, #332]	; (80020dc <Calculate_WattHours+0x180>)
 8001f90:	6093      	str	r3, [r2, #8]
	StatCurrentWh.Time_NoInv+=StatCurrentWs.Time_NoInv;
 8001f92:	4b52      	ldr	r3, [pc, #328]	; (80020dc <Calculate_WattHours+0x180>)
 8001f94:	699a      	ldr	r2, [r3, #24]
 8001f96:	4b4f      	ldr	r3, [pc, #316]	; (80020d4 <Calculate_WattHours+0x178>)
 8001f98:	699b      	ldr	r3, [r3, #24]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	4a4f      	ldr	r2, [pc, #316]	; (80020dc <Calculate_WattHours+0x180>)
 8001f9e:	6193      	str	r3, [r2, #24]
	StatCurrentWh.Wh_Inverter+=StatCurrentWs.Ws_Inverter/SECONDS_HOUR;
 8001fa0:	4b4e      	ldr	r3, [pc, #312]	; (80020dc <Calculate_WattHours+0x180>)
 8001fa2:	68d9      	ldr	r1, [r3, #12]
 8001fa4:	4b4b      	ldr	r3, [pc, #300]	; (80020d4 <Calculate_WattHours+0x178>)
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	4a4b      	ldr	r2, [pc, #300]	; (80020d8 <Calculate_WattHours+0x17c>)
 8001faa:	fba2 2303 	umull	r2, r3, r2, r3
 8001fae:	091a      	lsrs	r2, r3, #4
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	4413      	add	r3, r2
 8001fb6:	440b      	add	r3, r1
 8001fb8:	4a48      	ldr	r2, [pc, #288]	; (80020dc <Calculate_WattHours+0x180>)
 8001fba:	60d3      	str	r3, [r2, #12]
	StatCurrentWh.Wh_BattOut+=StatCurrentWs.Ws_BattOut/SECONDS_HOUR;
 8001fbc:	4b47      	ldr	r3, [pc, #284]	; (80020dc <Calculate_WattHours+0x180>)
 8001fbe:	6919      	ldr	r1, [r3, #16]
 8001fc0:	4b44      	ldr	r3, [pc, #272]	; (80020d4 <Calculate_WattHours+0x178>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	4a44      	ldr	r2, [pc, #272]	; (80020d8 <Calculate_WattHours+0x17c>)
 8001fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fca:	091a      	lsrs	r2, r3, #4
 8001fcc:	4613      	mov	r3, r2
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	4413      	add	r3, r2
 8001fd2:	440b      	add	r3, r1
 8001fd4:	4a41      	ldr	r2, [pc, #260]	; (80020dc <Calculate_WattHours+0x180>)
 8001fd6:	6113      	str	r3, [r2, #16]
	StatCurrentWh.Wh_BattRecharge+=StatCurrentWs.Ws_BattRecharge/SECONDS_HOUR;
 8001fd8:	4b40      	ldr	r3, [pc, #256]	; (80020dc <Calculate_WattHours+0x180>)
 8001fda:	6959      	ldr	r1, [r3, #20]
 8001fdc:	4b3d      	ldr	r3, [pc, #244]	; (80020d4 <Calculate_WattHours+0x178>)
 8001fde:	691b      	ldr	r3, [r3, #16]
 8001fe0:	4a3d      	ldr	r2, [pc, #244]	; (80020d8 <Calculate_WattHours+0x17c>)
 8001fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe6:	091a      	lsrs	r2, r3, #4
 8001fe8:	4613      	mov	r3, r2
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	4413      	add	r3, r2
 8001fee:	440b      	add	r3, r1
 8001ff0:	4a3a      	ldr	r2, [pc, #232]	; (80020dc <Calculate_WattHours+0x180>)
 8001ff2:	6153      	str	r3, [r2, #20]
	StatCurrentWh.Chg_Ah_current+=StatCurrentWs.ChgAs/SECONDS_HOUR;
 8001ff4:	4b39      	ldr	r3, [pc, #228]	; (80020dc <Calculate_WattHours+0x180>)
 8001ff6:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8001ffa:	4b36      	ldr	r3, [pc, #216]	; (80020d4 <Calculate_WattHours+0x178>)
 8001ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ffe:	4a36      	ldr	r2, [pc, #216]	; (80020d8 <Calculate_WattHours+0x17c>)
 8002000:	fba2 2303 	umull	r2, r3, r2, r3
 8002004:	091a      	lsrs	r2, r3, #4
 8002006:	4613      	mov	r3, r2
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	4413      	add	r3, r2
 800200c:	440b      	add	r3, r1
 800200e:	4a33      	ldr	r2, [pc, #204]	; (80020dc <Calculate_WattHours+0x180>)
 8002010:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	StatCurrentWh.Chg_Ah_tot_Mains+=StatCurrentWs.ChgAs/SECONDS_HOUR;
 8002014:	4b31      	ldr	r3, [pc, #196]	; (80020dc <Calculate_WattHours+0x180>)
 8002016:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800201a:	4b2e      	ldr	r3, [pc, #184]	; (80020d4 <Calculate_WattHours+0x178>)
 800201c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800201e:	4a2e      	ldr	r2, [pc, #184]	; (80020d8 <Calculate_WattHours+0x17c>)
 8002020:	fba2 2303 	umull	r2, r3, r2, r3
 8002024:	091a      	lsrs	r2, r3, #4
 8002026:	4613      	mov	r3, r2
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4413      	add	r3, r2
 800202c:	440b      	add	r3, r1
 800202e:	4a2b      	ldr	r2, [pc, #172]	; (80020dc <Calculate_WattHours+0x180>)
 8002030:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	//StatCurrentWh.Chg_Ah_current=StatCurrentWh.Chg_Ah_current/1000;	//because current is stored in 0,001A
	StatCurrentWh.Dschg_Ah_current+=StatCurrentWs.DschgAs/SECONDS_HOUR;
 8002034:	4b29      	ldr	r3, [pc, #164]	; (80020dc <Calculate_WattHours+0x180>)
 8002036:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 8002038:	4b26      	ldr	r3, [pc, #152]	; (80020d4 <Calculate_WattHours+0x178>)
 800203a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203c:	4a26      	ldr	r2, [pc, #152]	; (80020d8 <Calculate_WattHours+0x17c>)
 800203e:	fba2 2303 	umull	r2, r3, r2, r3
 8002042:	091a      	lsrs	r2, r3, #4
 8002044:	4613      	mov	r3, r2
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	4413      	add	r3, r2
 800204a:	440b      	add	r3, r1
 800204c:	4a23      	ldr	r2, [pc, #140]	; (80020dc <Calculate_WattHours+0x180>)
 800204e:	67d3      	str	r3, [r2, #124]	; 0x7c
	StatCurrentWh.Dschg_Ah_tot_Mains+=StatCurrentWs.DschgAs/SECONDS_HOUR;
 8002050:	4b22      	ldr	r3, [pc, #136]	; (80020dc <Calculate_WattHours+0x180>)
 8002052:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 8002056:	4b1f      	ldr	r3, [pc, #124]	; (80020d4 <Calculate_WattHours+0x178>)
 8002058:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800205a:	4a1f      	ldr	r2, [pc, #124]	; (80020d8 <Calculate_WattHours+0x17c>)
 800205c:	fba2 2303 	umull	r2, r3, r2, r3
 8002060:	091a      	lsrs	r2, r3, #4
 8002062:	4613      	mov	r3, r2
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	4413      	add	r3, r2
 8002068:	440b      	add	r3, r1
 800206a:	4a1c      	ldr	r2, [pc, #112]	; (80020dc <Calculate_WattHours+0x180>)
 800206c:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
	//StatCurrentWh.Dschg_Ah_current=StatCurrentWh.Dschg_Ah_current/1000;	//because current is stored in 0,001A
	StatCurrentWh.Time_NightTime+=StatCurrentWs.Time_NightTime;
 8002070:	4b1a      	ldr	r3, [pc, #104]	; (80020dc <Calculate_WattHours+0x180>)
 8002072:	69da      	ldr	r2, [r3, #28]
 8002074:	4b17      	ldr	r3, [pc, #92]	; (80020d4 <Calculate_WattHours+0x178>)
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	4413      	add	r3, r2
 800207a:	4a18      	ldr	r2, [pc, #96]	; (80020dc <Calculate_WattHours+0x180>)
 800207c:	61d3      	str	r3, [r2, #28]
	StatCurrentWh.Time_NoBattery2Chg+=StatCurrentWs.Time_NoBattery2Chg;
 800207e:	4b17      	ldr	r3, [pc, #92]	; (80020dc <Calculate_WattHours+0x180>)
 8002080:	6a1a      	ldr	r2, [r3, #32]
 8002082:	4b14      	ldr	r3, [pc, #80]	; (80020d4 <Calculate_WattHours+0x178>)
 8002084:	6a1b      	ldr	r3, [r3, #32]
 8002086:	4413      	add	r3, r2
 8002088:	4a14      	ldr	r2, [pc, #80]	; (80020dc <Calculate_WattHours+0x180>)
 800208a:	6213      	str	r3, [r2, #32]
	StatCurrentWs.ChgAs=0;
 800208c:	4b11      	ldr	r3, [pc, #68]	; (80020d4 <Calculate_WattHours+0x178>)
 800208e:	2200      	movs	r2, #0
 8002090:	659a      	str	r2, [r3, #88]	; 0x58
	StatCurrentWs.DschgAs=0;
 8002092:	4b10      	ldr	r3, [pc, #64]	; (80020d4 <Calculate_WattHours+0x178>)
 8002094:	2200      	movs	r2, #0
 8002096:	65da      	str	r2, [r3, #92]	; 0x5c
	StatCurrentWs.Ws_BattIn=0;
 8002098:	4b0e      	ldr	r3, [pc, #56]	; (80020d4 <Calculate_WattHours+0x178>)
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
	StatCurrentWs.Ws_BattNoInv=0;
 800209e:	4b0d      	ldr	r3, [pc, #52]	; (80020d4 <Calculate_WattHours+0x178>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	605a      	str	r2, [r3, #4]
	StatCurrentWs.Time_NoInv=0;
 80020a4:	4b0b      	ldr	r3, [pc, #44]	; (80020d4 <Calculate_WattHours+0x178>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	619a      	str	r2, [r3, #24]
	StatCurrentWs.Ws_Inverter=0;
 80020aa:	4b0a      	ldr	r3, [pc, #40]	; (80020d4 <Calculate_WattHours+0x178>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	609a      	str	r2, [r3, #8]
	StatCurrentWs.Ws_BattOut=0;
 80020b0:	4b08      	ldr	r3, [pc, #32]	; (80020d4 <Calculate_WattHours+0x178>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	60da      	str	r2, [r3, #12]
	StatCurrentWs.Ws_BattRecharge=0;
 80020b6:	4b07      	ldr	r3, [pc, #28]	; (80020d4 <Calculate_WattHours+0x178>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	611a      	str	r2, [r3, #16]
	StatCurrentWs.Time_NightTime=0;
 80020bc:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <Calculate_WattHours+0x178>)
 80020be:	2200      	movs	r2, #0
 80020c0:	61da      	str	r2, [r3, #28]
	StatCurrentWs.Time_NoBattery2Chg=0;
 80020c2:	4b04      	ldr	r3, [pc, #16]	; (80020d4 <Calculate_WattHours+0x178>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	621a      	str	r2, [r3, #32]
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	20005c98 	.word	0x20005c98
 80020d8:	b21642c9 	.word	0xb21642c9
 80020dc:	20005a34 	.word	0x20005a34

080020e0 <ReadConfig>:
void ReadConfig(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
#if HW_VER > 01
	ConfigReg = HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin)<<0;	//LSB, config for EECO TDR-16
 80020e4:	2101      	movs	r1, #1
 80020e6:	481e      	ldr	r0, [pc, #120]	; (8002160 <ReadConfig+0x80>)
 80020e8:	f004 ff1a 	bl	8006f20 <HAL_GPIO_ReadPin>
 80020ec:	4603      	mov	r3, r0
 80020ee:	461a      	mov	r2, r3
 80020f0:	4b1c      	ldr	r3, [pc, #112]	; (8002164 <ReadConfig+0x84>)
 80020f2:	701a      	strb	r2, [r3, #0]
	ConfigReg += HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin)<<1;
 80020f4:	2110      	movs	r1, #16
 80020f6:	481c      	ldr	r0, [pc, #112]	; (8002168 <ReadConfig+0x88>)
 80020f8:	f004 ff12 	bl	8006f20 <HAL_GPIO_ReadPin>
 80020fc:	4603      	mov	r3, r0
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	b2da      	uxtb	r2, r3
 8002102:	4b18      	ldr	r3, [pc, #96]	; (8002164 <ReadConfig+0x84>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	4413      	add	r3, r2
 8002108:	b2da      	uxtb	r2, r3
 800210a:	4b16      	ldr	r3, [pc, #88]	; (8002164 <ReadConfig+0x84>)
 800210c:	701a      	strb	r2, [r3, #0]
	ConfigReg += HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin)<<2;
 800210e:	2102      	movs	r1, #2
 8002110:	4813      	ldr	r0, [pc, #76]	; (8002160 <ReadConfig+0x80>)
 8002112:	f004 ff05 	bl	8006f20 <HAL_GPIO_ReadPin>
 8002116:	4603      	mov	r3, r0
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	b2da      	uxtb	r2, r3
 800211c:	4b11      	ldr	r3, [pc, #68]	; (8002164 <ReadConfig+0x84>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	4413      	add	r3, r2
 8002122:	b2da      	uxtb	r2, r3
 8002124:	4b0f      	ldr	r3, [pc, #60]	; (8002164 <ReadConfig+0x84>)
 8002126:	701a      	strb	r2, [r3, #0]
	ConfigReg += HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin)<<3;	//MSB
 8002128:	2120      	movs	r1, #32
 800212a:	480f      	ldr	r0, [pc, #60]	; (8002168 <ReadConfig+0x88>)
 800212c:	f004 fef8 	bl	8006f20 <HAL_GPIO_ReadPin>
 8002130:	4603      	mov	r3, r0
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	b2da      	uxtb	r2, r3
 8002136:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <ReadConfig+0x84>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	4413      	add	r3, r2
 800213c:	b2da      	uxtb	r2, r3
 800213e:	4b09      	ldr	r3, [pc, #36]	; (8002164 <ReadConfig+0x84>)
 8002140:	701a      	strb	r2, [r3, #0]
	ConfigReg = ~ConfigReg;
 8002142:	4b08      	ldr	r3, [pc, #32]	; (8002164 <ReadConfig+0x84>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	43db      	mvns	r3, r3
 8002148:	b2da      	uxtb	r2, r3
 800214a:	4b06      	ldr	r3, [pc, #24]	; (8002164 <ReadConfig+0x84>)
 800214c:	701a      	strb	r2, [r3, #0]
	ConfigReg = ConfigReg &0x0f;
 800214e:	4b05      	ldr	r3, [pc, #20]	; (8002164 <ReadConfig+0x84>)
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	f003 030f 	and.w	r3, r3, #15
 8002156:	b2da      	uxtb	r2, r3
 8002158:	4b02      	ldr	r3, [pc, #8]	; (8002164 <ReadConfig+0x84>)
 800215a:	701a      	strb	r2, [r3, #0]
	ConfigReg = HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin)<<0;	//LSB, config for EECO 330041GS
	ConfigReg += HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin)<<1;
	ConfigReg += HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin)<<2;
	ConfigReg += HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin)<<3;	//MSB
#endif
}
 800215c:	bf00      	nop
 800215e:	bd80      	pop	{r7, pc}
 8002160:	48000400 	.word	0x48000400
 8002164:	2000599c 	.word	0x2000599c
 8002168:	48000800 	.word	0x48000800

0800216c <BackupPowerON>:
#if HW_VER > 01
void BackupPowerON(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
uint32_t TxSize;
	if (FlagBackupMOS) return;
 8002172:	4b12      	ldr	r3, [pc, #72]	; (80021bc <BackupPowerON+0x50>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d11b      	bne.n	80021b2 <BackupPowerON+0x46>
	FlagBackupMOS = 1;
 800217a:	4b10      	ldr	r3, [pc, #64]	; (80021bc <BackupPowerON+0x50>)
 800217c:	2201      	movs	r2, #1
 800217e:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(BATT_BCKP_DRV_GPIO_Port, BATT_BCKP_DRV_Pin, 1);	//turn on battery backup power: mosfet ON
 8002180:	2201      	movs	r2, #1
 8002182:	2110      	movs	r1, #16
 8002184:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002188:	f004 fee2 	bl	8006f50 <HAL_GPIO_WritePin>
    sprintf(TxBuffer, "BackupPwrON\r\n");
 800218c:	490c      	ldr	r1, [pc, #48]	; (80021c0 <BackupPowerON+0x54>)
 800218e:	480d      	ldr	r0, [pc, #52]	; (80021c4 <BackupPowerON+0x58>)
 8002190:	f00c fd92 	bl	800ecb8 <siprintf>
    TxSize = strlen(TxBuffer);
 8002194:	480b      	ldr	r0, [pc, #44]	; (80021c4 <BackupPowerON+0x58>)
 8002196:	f7fe f81b 	bl	80001d0 <strlen>
 800219a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)TxBuffer, TxSize);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	b29b      	uxth	r3, r3
 80021a0:	461a      	mov	r2, r3
 80021a2:	4908      	ldr	r1, [pc, #32]	; (80021c4 <BackupPowerON+0x58>)
 80021a4:	4808      	ldr	r0, [pc, #32]	; (80021c8 <BackupPowerON+0x5c>)
 80021a6:	f007 f9f3 	bl	8009590 <HAL_UART_Transmit_DMA>
    osDelay(10);	//just to empty usart buffer
 80021aa:	200a      	movs	r0, #10
 80021ac:	f008 fe47 	bl	800ae3e <osDelay>
 80021b0:	e000      	b.n	80021b4 <BackupPowerON+0x48>
	if (FlagBackupMOS) return;
 80021b2:	bf00      	nop
}
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000250 	.word	0x20000250
 80021c0:	08013508 	.word	0x08013508
 80021c4:	20005dc4 	.word	0x20005dc4
 80021c8:	20005bec 	.word	0x20005bec

080021cc <BackupPowerOFF>:
void BackupPowerOFF(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
uint32_t TxSize;
	if (!FlagBackupMOS) return;
 80021d2:	4b12      	ldr	r3, [pc, #72]	; (800221c <BackupPowerOFF+0x50>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d01b      	beq.n	8002212 <BackupPowerOFF+0x46>
    FlagBackupMOS = 0;
 80021da:	4b10      	ldr	r3, [pc, #64]	; (800221c <BackupPowerOFF+0x50>)
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(BATT_BCKP_DRV_GPIO_Port, BATT_BCKP_DRV_Pin, 0);	//turn off battery backup power: mosfet ON
 80021e0:	2200      	movs	r2, #0
 80021e2:	2110      	movs	r1, #16
 80021e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021e8:	f004 feb2 	bl	8006f50 <HAL_GPIO_WritePin>
    sprintf(TxBuffer, "*** BackupPwrOFF ***\r\n");
 80021ec:	490c      	ldr	r1, [pc, #48]	; (8002220 <BackupPowerOFF+0x54>)
 80021ee:	480d      	ldr	r0, [pc, #52]	; (8002224 <BackupPowerOFF+0x58>)
 80021f0:	f00c fd62 	bl	800ecb8 <siprintf>
	TxSize = strlen(TxBuffer);
 80021f4:	480b      	ldr	r0, [pc, #44]	; (8002224 <BackupPowerOFF+0x58>)
 80021f6:	f7fd ffeb 	bl	80001d0 <strlen>
 80021fa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_DMA(&huart1, (uint8_t*)TxBuffer, TxSize);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	b29b      	uxth	r3, r3
 8002200:	461a      	mov	r2, r3
 8002202:	4908      	ldr	r1, [pc, #32]	; (8002224 <BackupPowerOFF+0x58>)
 8002204:	4808      	ldr	r0, [pc, #32]	; (8002228 <BackupPowerOFF+0x5c>)
 8002206:	f007 f9c3 	bl	8009590 <HAL_UART_Transmit_DMA>
	osDelay(100);
 800220a:	2064      	movs	r0, #100	; 0x64
 800220c:	f008 fe17 	bl	800ae3e <osDelay>
 8002210:	e000      	b.n	8002214 <BackupPowerOFF+0x48>
	if (!FlagBackupMOS) return;
 8002212:	bf00      	nop
}
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000250 	.word	0x20000250
 8002220:	08013518 	.word	0x08013518
 8002224:	20005dc4 	.word	0x20005dc4
 8002228:	20005bec 	.word	0x20005bec

0800222c <ExtOut_InvResetStart>:
#endif
//generate signal to inform other controllers: "INV reset procedure is in progress"
void ExtOut_InvResetStart(void)
{
 800222c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800222e:	b099      	sub	sp, #100	; 0x64
 8002230:	af12      	add	r7, sp, #72	; 0x48
	setPWM_TIM16(htim16, TIM_CHANNEL_1, 200);		//500 ->50% @ 4kHz, 50 @ 33khz, 100 @ 16khz, 200 @ 8khz
 8002232:	4e18      	ldr	r6, [pc, #96]	; (8002294 <ExtOut_InvResetStart+0x68>)
 8002234:	23c8      	movs	r3, #200	; 0xc8
 8002236:	9310      	str	r3, [sp, #64]	; 0x40
 8002238:	2300      	movs	r3, #0
 800223a:	930f      	str	r3, [sp, #60]	; 0x3c
 800223c:	466d      	mov	r5, sp
 800223e:	f106 0410 	add.w	r4, r6, #16
 8002242:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002244:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002246:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002248:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800224a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800224c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800224e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002252:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002256:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800225a:	f7ff fa4d 	bl	80016f8 <setPWM_TIM16>
	HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 800225e:	2100      	movs	r1, #0
 8002260:	480c      	ldr	r0, [pc, #48]	; (8002294 <ExtOut_InvResetStart+0x68>)
 8002262:	f006 f981 	bl	8008568 <HAL_TIM_PWM_Start>
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]
	  GPIO_InitStruct.Pin = EXT_I_Pin;
 8002274:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002278:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800227a:	2300      	movs	r3, #0
 800227c:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_PULLDOWN;			//prevent excessive voltage on EXT_I by pulldown
 800227e:	2302      	movs	r3, #2
 8002280:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(EXT_I_GPIO_Port, &GPIO_InitStruct);
 8002282:	1d3b      	adds	r3, r7, #4
 8002284:	4619      	mov	r1, r3
 8002286:	4804      	ldr	r0, [pc, #16]	; (8002298 <ExtOut_InvResetStart+0x6c>)
 8002288:	f004 fcd0 	bl	8006c2c <HAL_GPIO_Init>
}
 800228c:	bf00      	nop
 800228e:	371c      	adds	r7, #28
 8002290:	46bd      	mov	sp, r7
 8002292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002294:	200062f8 	.word	0x200062f8
 8002298:	48000400 	.word	0x48000400

0800229c <ExtOut_InvResetStop>:

void ExtOut_InvResetStop(void)
{
 800229c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800229e:	b099      	sub	sp, #100	; 0x64
 80022a0:	af12      	add	r7, sp, #72	; 0x48
	setPWM_TIM16(htim16, TIM_CHANNEL_1, 0);		//0% @ 4kHz
 80022a2:	4e18      	ldr	r6, [pc, #96]	; (8002304 <ExtOut_InvResetStop+0x68>)
 80022a4:	2300      	movs	r3, #0
 80022a6:	9310      	str	r3, [sp, #64]	; 0x40
 80022a8:	2300      	movs	r3, #0
 80022aa:	930f      	str	r3, [sp, #60]	; 0x3c
 80022ac:	466d      	mov	r5, sp
 80022ae:	f106 0410 	add.w	r4, r6, #16
 80022b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022be:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80022c2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80022c6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80022ca:	f7ff fa15 	bl	80016f8 <setPWM_TIM16>
	HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);
 80022ce:	2100      	movs	r1, #0
 80022d0:	480c      	ldr	r0, [pc, #48]	; (8002304 <ExtOut_InvResetStop+0x68>)
 80022d2:	f006 fa27 	bl	8008724 <HAL_TIM_PWM_Stop>
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d6:	1d3b      	adds	r3, r7, #4
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]
 80022dc:	605a      	str	r2, [r3, #4]
 80022de:	609a      	str	r2, [r3, #8]
 80022e0:	60da      	str	r2, [r3, #12]
 80022e2:	611a      	str	r2, [r3, #16]
	  GPIO_InitStruct.Pin = EXT_I_Pin;
 80022e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022e8:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ea:	2300      	movs	r3, #0
 80022ec:	60bb      	str	r3, [r7, #8]
#if HW_VER > 01
	  GPIO_InitStruct.Pull = GPIO_NOPULL;			//disable pulldown
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
	  //GPIO_InitStruct.Pull = GPIO_PULLDOWN;			//apply pulldown - in humid environment it oftyen it sets this input without real signal coming in. for testing purposes
#else
	  GPIO_InitStruct.Pull = GPIO_PULLDOWN;			//prevent excessive voltage on EXT_I by pulldown
#endif
	  HAL_GPIO_Init(EXT_I_GPIO_Port, &GPIO_InitStruct);
 80022f2:	1d3b      	adds	r3, r7, #4
 80022f4:	4619      	mov	r1, r3
 80022f6:	4804      	ldr	r0, [pc, #16]	; (8002308 <ExtOut_InvResetStop+0x6c>)
 80022f8:	f004 fc98 	bl	8006c2c <HAL_GPIO_Init>
}
 80022fc:	bf00      	nop
 80022fe:	371c      	adds	r7, #28
 8002300:	46bd      	mov	sp, r7
 8002302:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002304:	200062f8 	.word	0x200062f8
 8002308:	48000400 	.word	0x48000400

0800230c <BatteryMOS_ON>:

void BatteryMOS_ON(void)
{
 800230c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800230e:	b093      	sub	sp, #76	; 0x4c
 8002310:	af12      	add	r7, sp, #72	; 0x48

	if (Adc1Measurements.NTC3_Battery_mos>MOSFET_MAX_TEMP)
 8002312:	4b1b      	ldr	r3, [pc, #108]	; (8002380 <BatteryMOS_ON+0x74>)
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	2b32      	cmp	r3, #50	; 0x32
 8002318:	d902      	bls.n	8002320 <BatteryMOS_ON+0x14>
	{
		BatteryMOS_OFF();
 800231a:	f000 f837 	bl	800238c <BatteryMOS_OFF>
 800231e:	e02b      	b.n	8002378 <BatteryMOS_ON+0x6c>
	}
	else
	{
		if (FlagBatteryMOS) return;
 8002320:	4b18      	ldr	r3, [pc, #96]	; (8002384 <BatteryMOS_ON+0x78>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d126      	bne.n	8002376 <BatteryMOS_ON+0x6a>
		HAL_GPIO_WritePin(BAT_SWITCH_OFF_GPIO_Port, BAT_SWITCH_OFF_Pin, 0);	//disable powerMosfet pulldown
 8002328:	2200      	movs	r2, #0
 800232a:	2140      	movs	r1, #64	; 0x40
 800232c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002330:	f004 fe0e 	bl	8006f50 <HAL_GPIO_WritePin>
		setPWM_TIM2(htim2, TIM_CHANNEL_1, 254, 500);		//500->50% @ 4kHz
 8002334:	4e14      	ldr	r6, [pc, #80]	; (8002388 <BatteryMOS_ON+0x7c>)
 8002336:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800233a:	9311      	str	r3, [sp, #68]	; 0x44
 800233c:	23fe      	movs	r3, #254	; 0xfe
 800233e:	9310      	str	r3, [sp, #64]	; 0x40
 8002340:	2300      	movs	r3, #0
 8002342:	930f      	str	r3, [sp, #60]	; 0x3c
 8002344:	466d      	mov	r5, sp
 8002346:	f106 0410 	add.w	r4, r6, #16
 800234a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800234c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800234e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002350:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002352:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002354:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002356:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800235a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800235e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002362:	f7ff f9a3 	bl	80016ac <setPWM_TIM2>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002366:	2100      	movs	r1, #0
 8002368:	4807      	ldr	r0, [pc, #28]	; (8002388 <BatteryMOS_ON+0x7c>)
 800236a:	f006 f8fd 	bl	8008568 <HAL_TIM_PWM_Start>
		FlagBatteryMOS = 1;
 800236e:	4b05      	ldr	r3, [pc, #20]	; (8002384 <BatteryMOS_ON+0x78>)
 8002370:	2201      	movs	r2, #1
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	e000      	b.n	8002378 <BatteryMOS_ON+0x6c>
		if (FlagBatteryMOS) return;
 8002376:	bf00      	nop
	}
}
 8002378:	3704      	adds	r7, #4
 800237a:	46bd      	mov	sp, r7
 800237c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800237e:	bf00      	nop
 8002380:	200059a0 	.word	0x200059a0
 8002384:	20000248 	.word	0x20000248
 8002388:	200061ec 	.word	0x200061ec

0800238c <BatteryMOS_OFF>:

void BatteryMOS_OFF(void)
{
 800238c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800238e:	b093      	sub	sp, #76	; 0x4c
 8002390:	af12      	add	r7, sp, #72	; 0x48
	setPWM_TIM2(htim2, TIM_CHANNEL_1, 254, 0);
 8002392:	4e14      	ldr	r6, [pc, #80]	; (80023e4 <BatteryMOS_OFF+0x58>)
 8002394:	2300      	movs	r3, #0
 8002396:	9311      	str	r3, [sp, #68]	; 0x44
 8002398:	23fe      	movs	r3, #254	; 0xfe
 800239a:	9310      	str	r3, [sp, #64]	; 0x40
 800239c:	2300      	movs	r3, #0
 800239e:	930f      	str	r3, [sp, #60]	; 0x3c
 80023a0:	466d      	mov	r5, sp
 80023a2:	f106 0410 	add.w	r4, r6, #16
 80023a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023b2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80023b6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80023ba:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80023be:	f7ff f975 	bl	80016ac <setPWM_TIM2>
	HAL_GPIO_WritePin(BAT_SWITCH_OFF_GPIO_Port, BAT_SWITCH_OFF_Pin, 1);	//enable powerMosfet pulldown
 80023c2:	2201      	movs	r2, #1
 80023c4:	2140      	movs	r1, #64	; 0x40
 80023c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023ca:	f004 fdc1 	bl	8006f50 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80023ce:	2100      	movs	r1, #0
 80023d0:	4804      	ldr	r0, [pc, #16]	; (80023e4 <BatteryMOS_OFF+0x58>)
 80023d2:	f006 f9a7 	bl	8008724 <HAL_TIM_PWM_Stop>
	FlagBatteryMOS = 0;
 80023d6:	4b04      	ldr	r3, [pc, #16]	; (80023e8 <BatteryMOS_OFF+0x5c>)
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
}
 80023dc:	bf00      	nop
 80023de:	3704      	adds	r7, #4
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023e4:	200061ec 	.word	0x200061ec
 80023e8:	20000248 	.word	0x20000248

080023ec <InverterMOS_ON>:

void InverterMOS_ON(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
	if (Adc1Measurements.NTC2_Inverter_mos > MOSFET_MAX_TEMP)
 80023f0:	4b08      	ldr	r3, [pc, #32]	; (8002414 <InverterMOS_ON+0x28>)
 80023f2:	695b      	ldr	r3, [r3, #20]
 80023f4:	2b32      	cmp	r3, #50	; 0x32
 80023f6:	d902      	bls.n	80023fe <InverterMOS_ON+0x12>
	{
		InverterMOS_OFF();
 80023f8:	f000 f810 	bl	800241c <InverterMOS_OFF>
	else
	{
		HAL_GPIO_WritePin(INV_SWITCH_DRV_GPIO_Port, INV_SWITCH_DRV_Pin, 0);	//disable powerMosfet pulldown
		FlagInverterMOS = 1;
	}
}
 80023fc:	e008      	b.n	8002410 <InverterMOS_ON+0x24>
		HAL_GPIO_WritePin(INV_SWITCH_DRV_GPIO_Port, INV_SWITCH_DRV_Pin, 0);	//disable powerMosfet pulldown
 80023fe:	2200      	movs	r2, #0
 8002400:	2180      	movs	r1, #128	; 0x80
 8002402:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002406:	f004 fda3 	bl	8006f50 <HAL_GPIO_WritePin>
		FlagInverterMOS = 1;
 800240a:	4b03      	ldr	r3, [pc, #12]	; (8002418 <InverterMOS_ON+0x2c>)
 800240c:	2201      	movs	r2, #1
 800240e:	601a      	str	r2, [r3, #0]
}
 8002410:	bf00      	nop
 8002412:	bd80      	pop	{r7, pc}
 8002414:	200059a0 	.word	0x200059a0
 8002418:	2000024c 	.word	0x2000024c

0800241c <InverterMOS_OFF>:

void InverterMOS_OFF(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(INV_SWITCH_DRV_GPIO_Port, INV_SWITCH_DRV_Pin, 1);	//enable powerMosfet pulldown
 8002420:	2201      	movs	r2, #1
 8002422:	2180      	movs	r1, #128	; 0x80
 8002424:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002428:	f004 fd92 	bl	8006f50 <HAL_GPIO_WritePin>
	FlagInverterMOS = 0;
 800242c:	4b02      	ldr	r3, [pc, #8]	; (8002438 <InverterMOS_OFF+0x1c>)
 800242e:	2200      	movs	r2, #0
 8002430:	601a      	str	r2, [r3, #0]
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	2000024c 	.word	0x2000024c
 800243c:	00000000 	.word	0x00000000

08002440 <ConvertNTCvalue>:

uint32_t ConvertNTCvalue(uint32_t RawReading)
{
 8002440:	b5b0      	push	{r4, r5, r7, lr}
 8002442:	b088      	sub	sp, #32
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
double i, y;
uint32_t t;
	      i = (double) RawReading;	//
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f7fe f85b 	bl	8000504 <__aeabi_ui2d>
 800244e:	4602      	mov	r2, r0
 8002450:	460b      	mov	r3, r1
 8002452:	e9c7 2306 	strd	r2, r3, [r7, #24]
	      //y = -3*pow(10,-15)*pow(i,5) + 3*pow(10,-11)*pow(i,4)-pow(10,-7)*pow(i,3)+0.0002*pow(i,2)-0.2204*i+138.71;
	      y = -7*pow(10,-9)*pow(i,3) + 5*pow(10,-5)*pow(i,2)-0.1154*i+123.68;
 8002456:	ed9f 1b28 	vldr	d1, [pc, #160]	; 80024f8 <ConvertNTCvalue+0xb8>
 800245a:	ed97 0b06 	vldr	d0, [r7, #24]
 800245e:	f010 f85f 	bl	8012520 <pow>
 8002462:	ec51 0b10 	vmov	r0, r1, d0
 8002466:	a328      	add	r3, pc, #160	; (adr r3, 8002508 <ConvertNTCvalue+0xc8>)
 8002468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246c:	f7fe f8c4 	bl	80005f8 <__aeabi_dmul>
 8002470:	4602      	mov	r2, r0
 8002472:	460b      	mov	r3, r1
 8002474:	4614      	mov	r4, r2
 8002476:	461d      	mov	r5, r3
 8002478:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8002500 <ConvertNTCvalue+0xc0>
 800247c:	ed97 0b06 	vldr	d0, [r7, #24]
 8002480:	f010 f84e 	bl	8012520 <pow>
 8002484:	ec51 0b10 	vmov	r0, r1, d0
 8002488:	a321      	add	r3, pc, #132	; (adr r3, 8002510 <ConvertNTCvalue+0xd0>)
 800248a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248e:	f7fe f8b3 	bl	80005f8 <__aeabi_dmul>
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	4620      	mov	r0, r4
 8002498:	4629      	mov	r1, r5
 800249a:	f7fd fef7 	bl	800028c <__adddf3>
 800249e:	4602      	mov	r2, r0
 80024a0:	460b      	mov	r3, r1
 80024a2:	4614      	mov	r4, r2
 80024a4:	461d      	mov	r5, r3
 80024a6:	a31c      	add	r3, pc, #112	; (adr r3, 8002518 <ConvertNTCvalue+0xd8>)
 80024a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80024b0:	f7fe f8a2 	bl	80005f8 <__aeabi_dmul>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4620      	mov	r0, r4
 80024ba:	4629      	mov	r1, r5
 80024bc:	f7fd fee4 	bl	8000288 <__aeabi_dsub>
 80024c0:	4602      	mov	r2, r0
 80024c2:	460b      	mov	r3, r1
 80024c4:	4610      	mov	r0, r2
 80024c6:	4619      	mov	r1, r3
 80024c8:	a315      	add	r3, pc, #84	; (adr r3, 8002520 <ConvertNTCvalue+0xe0>)
 80024ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ce:	f7fd fedd 	bl	800028c <__adddf3>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	e9c7 2304 	strd	r2, r3, [r7, #16]
	      t = (uint32_t) y;
 80024da:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80024de:	f7fe fb63 	bl	8000ba8 <__aeabi_d2uiz>
 80024e2:	4603      	mov	r3, r0
 80024e4:	60fb      	str	r3, [r7, #12]
	      t = (t - 13);				// some offset removal
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	3b0d      	subs	r3, #13
 80024ea:	60fb      	str	r3, [r7, #12]
	      return t;	//result in *C
 80024ec:	68fb      	ldr	r3, [r7, #12]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3720      	adds	r7, #32
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bdb0      	pop	{r4, r5, r7, pc}
 80024f6:	bf00      	nop
 80024f8:	00000000 	.word	0x00000000
 80024fc:	40080000 	.word	0x40080000
 8002500:	00000000 	.word	0x00000000
 8002504:	40000000 	.word	0x40000000
 8002508:	d643f785 	.word	0xd643f785
 800250c:	be3e1094 	.word	0xbe3e1094
 8002510:	eb1c432d 	.word	0xeb1c432d
 8002514:	3f0a36e2 	.word	0x3f0a36e2
 8002518:	b9f559b4 	.word	0xb9f559b4
 800251c:	3fbd8ada 	.word	0x3fbd8ada
 8002520:	1eb851ec 	.word	0x1eb851ec
 8002524:	405eeb85 	.word	0x405eeb85

08002528 <ConvertVValue>:

uint32_t ConvertVValue(uint32_t RawReading)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
    double i;
    i = (((float)RawReading))*100/4095;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	ee07 3a90 	vmov	s15, r3
 8002536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800253a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80025d8 <ConvertVValue+0xb0>
 800253e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002542:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80025dc <ConvertVValue+0xb4>
 8002546:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800254a:	ee16 0a90 	vmov	r0, s13
 800254e:	f7fd fffb 	bl	8000548 <__aeabi_f2d>
 8002552:	4602      	mov	r2, r0
 8002554:	460b      	mov	r3, r1
 8002556:	e9c7 2302 	strd	r2, r3, [r7, #8]
    i = i*(float)3.29;					//ref voltage value
 800255a:	a319      	add	r3, pc, #100	; (adr r3, 80025c0 <ConvertVValue+0x98>)
 800255c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002560:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002564:	f7fe f848 	bl	80005f8 <__aeabi_dmul>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    i = i*(float)(470+16)/(float)16; //resistor divider R1+R2/R1
 8002570:	a315      	add	r3, pc, #84	; (adr r3, 80025c8 <ConvertVValue+0xa0>)
 8002572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002576:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800257a:	f7fe f83d 	bl	80005f8 <__aeabi_dmul>
 800257e:	4602      	mov	r2, r0
 8002580:	460b      	mov	r3, r1
 8002582:	4610      	mov	r0, r2
 8002584:	4619      	mov	r1, r3
 8002586:	f04f 0200 	mov.w	r2, #0
 800258a:	4b15      	ldr	r3, [pc, #84]	; (80025e0 <ConvertVValue+0xb8>)
 800258c:	f7fe f95e 	bl	800084c <__aeabi_ddiv>
 8002590:	4602      	mov	r2, r0
 8002592:	460b      	mov	r3, r1
 8002594:	e9c7 2302 	strd	r2, r3, [r7, #8]
    //i *= (10.5/10.0)/10;					//coefficient due to tolerances, //without adc internal calibration
    i *= (10.0/10.0)/10;					//coefficient due to tolerances, //witht adc internal calibration
 8002598:	a30d      	add	r3, pc, #52	; (adr r3, 80025d0 <ConvertVValue+0xa8>)
 800259a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800259e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80025a2:	f7fe f829 	bl	80005f8 <__aeabi_dmul>
 80025a6:	4602      	mov	r2, r0
 80025a8:	460b      	mov	r3, r1
 80025aa:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return (uint32_t) i;			//result in 100mV
 80025ae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80025b2:	f7fe faf9 	bl	8000ba8 <__aeabi_d2uiz>
 80025b6:	4603      	mov	r3, r0
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3710      	adds	r7, #16
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	80000000 	.word	0x80000000
 80025c4:	400a51eb 	.word	0x400a51eb
 80025c8:	00000000 	.word	0x00000000
 80025cc:	407e6000 	.word	0x407e6000
 80025d0:	9999999a 	.word	0x9999999a
 80025d4:	3fb99999 	.word	0x3fb99999
 80025d8:	42c80000 	.word	0x42c80000
 80025dc:	457ff000 	.word	0x457ff000
 80025e0:	40300000 	.word	0x40300000
 80025e4:	00000000 	.word	0x00000000

080025e8 <ConvertIValue>:

uint32_t ConvertIValue(uint32_t RawReading)
{	//xls equation from 120 gain and 2mR shunt: y = 0,2954x - 36,931 -> x=10000/2954*y + 36.931
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
//without adc internal calibration
    //from test, 2,6A over ADC reading
//    i = ((2650/654)*(float)RawReading);
//    i = i + 50.1;
//with ADC internal calibration
    i = (double)(3824)*(double)RawReading;
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f7fd ff87 	bl	8000504 <__aeabi_ui2d>
 80025f6:	a31e      	add	r3, pc, #120	; (adr r3, 8002670 <ConvertIValue+0x88>)
 80025f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025fc:	f7fd fffc 	bl	80005f8 <__aeabi_dmul>
 8002600:	4602      	mov	r2, r0
 8002602:	460b      	mov	r3, r1
 8002604:	e9c7 2302 	strd	r2, r3, [r7, #8]
    i = i/1000;
 8002608:	f04f 0200 	mov.w	r2, #0
 800260c:	4b16      	ldr	r3, [pc, #88]	; (8002668 <ConvertIValue+0x80>)
 800260e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002612:	f7fe f91b 	bl	800084c <__aeabi_ddiv>
 8002616:	4602      	mov	r2, r0
 8002618:	460b      	mov	r3, r1
 800261a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    i = i + 25;
 800261e:	f04f 0200 	mov.w	r2, #0
 8002622:	4b12      	ldr	r3, [pc, #72]	; (800266c <ConvertIValue+0x84>)
 8002624:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002628:	f7fd fe30 	bl	800028c <__adddf3>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	e9c7 2302 	strd	r2, r3, [r7, #8]
#else
    //from XLS trendline
    i = ((10000/2510)*(float)RawReading);
    i = i + 38.1;
#endif
    if (i<0) i=0;
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	f04f 0300 	mov.w	r3, #0
 800263c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002640:	f7fe fa4c 	bl	8000adc <__aeabi_dcmplt>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d005      	beq.n	8002656 <ConvertIValue+0x6e>
 800264a:	f04f 0200 	mov.w	r2, #0
 800264e:	f04f 0300 	mov.w	r3, #0
 8002652:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return (uint32_t) i;	//result in 100mA
 8002656:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800265a:	f7fe faa5 	bl	8000ba8 <__aeabi_d2uiz>
 800265e:	4603      	mov	r3, r0
}
 8002660:	4618      	mov	r0, r3
 8002662:	3710      	adds	r7, #16
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	408f4000 	.word	0x408f4000
 800266c:	40390000 	.word	0x40390000
 8002670:	00000000 	.word	0x00000000
 8002674:	40ade000 	.word	0x40ade000

08002678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800267e:	f002 fa92 	bl	8004ba6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002682:	f000 f843 	bl	800270c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002686:	f000 fa9b 	bl	8002bc0 <MX_GPIO_Init>
  MX_DMA_Init();
 800268a:	f000 fa5f 	bl	8002b4c <MX_DMA_Init>
  MX_ADC1_Init();
 800268e:	f000 f881 	bl	8002794 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8002692:	f000 fa2b 	bl	8002aec <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8002696:	f000 f957 	bl	8002948 <MX_TIM2_Init>
  MX_TIM16_Init();
 800269a:	f000 f9af 	bl	80029fc <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
#if HW_VER > 01
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800269e:	1d3b      	adds	r3, r7, #4
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = EXT_I_Pin;
 80026ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026b2:	2300      	movs	r3, #0
 80026b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b6:	2300      	movs	r3, #0
 80026b8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(EXT_I_GPIO_Port, &GPIO_InitStruct);
 80026ba:	1d3b      	adds	r3, r7, #4
 80026bc:	4619      	mov	r1, r3
 80026be:	480c      	ldr	r0, [pc, #48]	; (80026f0 <main+0x78>)
 80026c0:	f004 fab4 	bl	8006c2c <HAL_GPIO_Init>
#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80026c4:	f008 fade 	bl	800ac84 <osKernelInitialize>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of myTimer01 */
  myTimer01Handle = osTimerNew(Callback01, osTimerPeriodic, NULL, &myTimer01_attributes);
 80026c8:	4b0a      	ldr	r3, [pc, #40]	; (80026f4 <main+0x7c>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	2101      	movs	r1, #1
 80026ce:	480a      	ldr	r0, [pc, #40]	; (80026f8 <main+0x80>)
 80026d0:	f008 fbe6 	bl	800aea0 <osTimerNew>
 80026d4:	4603      	mov	r3, r0
 80026d6:	4a09      	ldr	r2, [pc, #36]	; (80026fc <main+0x84>)
 80026d8:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80026da:	4a09      	ldr	r2, [pc, #36]	; (8002700 <main+0x88>)
 80026dc:	2100      	movs	r1, #0
 80026de:	4809      	ldr	r0, [pc, #36]	; (8002704 <main+0x8c>)
 80026e0:	f008 fb1a 	bl	800ad18 <osThreadNew>
 80026e4:	4603      	mov	r3, r0
 80026e6:	4a08      	ldr	r2, [pc, #32]	; (8002708 <main+0x90>)
 80026e8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80026ea:	f008 faef 	bl	800accc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80026ee:	e7fe      	b.n	80026ee <main+0x76>
 80026f0:	48000400 	.word	0x48000400
 80026f4:	08014100 	.word	0x08014100
 80026f8:	080041e9 	.word	0x080041e9
 80026fc:	20005dc0 	.word	0x20005dc0
 8002700:	080140dc 	.word	0x080140dc
 8002704:	08003a7d 	.word	0x08003a7d
 8002708:	20005998 	.word	0x20005998

0800270c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b096      	sub	sp, #88	; 0x58
 8002710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002712:	f107 0314 	add.w	r3, r7, #20
 8002716:	2244      	movs	r2, #68	; 0x44
 8002718:	2100      	movs	r1, #0
 800271a:	4618      	mov	r0, r3
 800271c:	f00b fb6f 	bl	800ddfe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002720:	463b      	mov	r3, r7
 8002722:	2200      	movs	r2, #0
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	605a      	str	r2, [r3, #4]
 8002728:	609a      	str	r2, [r3, #8]
 800272a:	60da      	str	r2, [r3, #12]
 800272c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800272e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002732:	f004 fc4d 	bl	8006fd0 <HAL_PWREx_ControlVoltageScaling>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800273c:	f001 fe56 	bl	80043ec <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002740:	2301      	movs	r3, #1
 8002742:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002744:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002748:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800274a:	2300      	movs	r3, #0
 800274c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800274e:	f107 0314 	add.w	r3, r7, #20
 8002752:	4618      	mov	r0, r3
 8002754:	f004 fc92 	bl	800707c <HAL_RCC_OscConfig>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <SystemClock_Config+0x56>
  {
    Error_Handler();
 800275e:	f001 fe45 	bl	80043ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002762:	230f      	movs	r3, #15
 8002764:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8002766:	2302      	movs	r3, #2
 8002768:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800276a:	2300      	movs	r3, #0
 800276c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800276e:	2300      	movs	r3, #0
 8002770:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002772:	2300      	movs	r3, #0
 8002774:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002776:	463b      	mov	r3, r7
 8002778:	2100      	movs	r1, #0
 800277a:	4618      	mov	r0, r3
 800277c:	f005 f890 	bl	80078a0 <HAL_RCC_ClockConfig>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8002786:	f001 fe31 	bl	80043ec <Error_Handler>
  }
}
 800278a:	bf00      	nop
 800278c:	3758      	adds	r7, #88	; 0x58
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
	...

08002794 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800279a:	463b      	mov	r3, r7
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	605a      	str	r2, [r3, #4]
 80027a2:	609a      	str	r2, [r3, #8]
 80027a4:	60da      	str	r2, [r3, #12]
 80027a6:	611a      	str	r2, [r3, #16]
 80027a8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80027aa:	4b5d      	ldr	r3, [pc, #372]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027ac:	4a5d      	ldr	r2, [pc, #372]	; (8002924 <MX_ADC1_Init+0x190>)
 80027ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80027b0:	4b5b      	ldr	r3, [pc, #364]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027b2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80027b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80027b8:	4b59      	ldr	r3, [pc, #356]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80027be:	4b58      	ldr	r3, [pc, #352]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80027c4:	4b56      	ldr	r3, [pc, #344]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027c6:	2201      	movs	r2, #1
 80027c8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80027ca:	4b55      	ldr	r3, [pc, #340]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027cc:	2204      	movs	r2, #4
 80027ce:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80027d0:	4b53      	ldr	r3, [pc, #332]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80027d6:	4b52      	ldr	r3, [pc, #328]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027d8:	2200      	movs	r2, #0
 80027da:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 8;
 80027dc:	4b50      	ldr	r3, [pc, #320]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027de:	2208      	movs	r2, #8
 80027e0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80027e2:	4b4f      	ldr	r3, [pc, #316]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80027ea:	4b4d      	ldr	r3, [pc, #308]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80027f0:	4b4b      	ldr	r3, [pc, #300]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80027f6:	4b4a      	ldr	r3, [pc, #296]	; (8002920 <MX_ADC1_Init+0x18c>)
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80027fe:	4b48      	ldr	r3, [pc, #288]	; (8002920 <MX_ADC1_Init+0x18c>)
 8002800:	2200      	movs	r2, #0
 8002802:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002804:	4b46      	ldr	r3, [pc, #280]	; (8002920 <MX_ADC1_Init+0x18c>)
 8002806:	2200      	movs	r2, #0
 8002808:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800280c:	4844      	ldr	r0, [pc, #272]	; (8002920 <MX_ADC1_Init+0x18c>)
 800280e:	f002 fbf1 	bl	8004ff4 <HAL_ADC_Init>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8002818:	f001 fde8 	bl	80043ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800281c:	4b42      	ldr	r3, [pc, #264]	; (8002928 <MX_ADC1_Init+0x194>)
 800281e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002820:	2306      	movs	r3, #6
 8002822:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8002824:	2301      	movs	r3, #1
 8002826:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002828:	237f      	movs	r3, #127	; 0x7f
 800282a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800282c:	2304      	movs	r3, #4
 800282e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002834:	463b      	mov	r3, r7
 8002836:	4619      	mov	r1, r3
 8002838:	4839      	ldr	r0, [pc, #228]	; (8002920 <MX_ADC1_Init+0x18c>)
 800283a:	f002 fe29 	bl	8005490 <HAL_ADC_ConfigChannel>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8002844:	f001 fdd2 	bl	80043ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002848:	4b38      	ldr	r3, [pc, #224]	; (800292c <MX_ADC1_Init+0x198>)
 800284a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800284c:	230c      	movs	r3, #12
 800284e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002850:	463b      	mov	r3, r7
 8002852:	4619      	mov	r1, r3
 8002854:	4832      	ldr	r0, [pc, #200]	; (8002920 <MX_ADC1_Init+0x18c>)
 8002856:	f002 fe1b 	bl	8005490 <HAL_ADC_ConfigChannel>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8002860:	f001 fdc4 	bl	80043ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002864:	4b32      	ldr	r3, [pc, #200]	; (8002930 <MX_ADC1_Init+0x19c>)
 8002866:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002868:	2312      	movs	r3, #18
 800286a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800286c:	2300      	movs	r3, #0
 800286e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002870:	463b      	mov	r3, r7
 8002872:	4619      	mov	r1, r3
 8002874:	482a      	ldr	r0, [pc, #168]	; (8002920 <MX_ADC1_Init+0x18c>)
 8002876:	f002 fe0b 	bl	8005490 <HAL_ADC_ConfigChannel>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8002880:	f001 fdb4 	bl	80043ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002884:	4b2b      	ldr	r3, [pc, #172]	; (8002934 <MX_ADC1_Init+0x1a0>)
 8002886:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002888:	2318      	movs	r3, #24
 800288a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800288c:	463b      	mov	r3, r7
 800288e:	4619      	mov	r1, r3
 8002890:	4823      	ldr	r0, [pc, #140]	; (8002920 <MX_ADC1_Init+0x18c>)
 8002892:	f002 fdfd 	bl	8005490 <HAL_ADC_ConfigChannel>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d001      	beq.n	80028a0 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 800289c:	f001 fda6 	bl	80043ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80028a0:	4b25      	ldr	r3, [pc, #148]	; (8002938 <MX_ADC1_Init+0x1a4>)
 80028a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80028a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028a8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028aa:	463b      	mov	r3, r7
 80028ac:	4619      	mov	r1, r3
 80028ae:	481c      	ldr	r0, [pc, #112]	; (8002920 <MX_ADC1_Init+0x18c>)
 80028b0:	f002 fdee 	bl	8005490 <HAL_ADC_ConfigChannel>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <MX_ADC1_Init+0x12a>
  {
    Error_Handler();
 80028ba:	f001 fd97 	bl	80043ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80028be:	4b1f      	ldr	r3, [pc, #124]	; (800293c <MX_ADC1_Init+0x1a8>)
 80028c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80028c2:	f44f 7383 	mov.w	r3, #262	; 0x106
 80028c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028c8:	463b      	mov	r3, r7
 80028ca:	4619      	mov	r1, r3
 80028cc:	4814      	ldr	r0, [pc, #80]	; (8002920 <MX_ADC1_Init+0x18c>)
 80028ce:	f002 fddf 	bl	8005490 <HAL_ADC_ConfigChannel>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <MX_ADC1_Init+0x148>
  {
    Error_Handler();
 80028d8:	f001 fd88 	bl	80043ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80028dc:	4b18      	ldr	r3, [pc, #96]	; (8002940 <MX_ADC1_Init+0x1ac>)
 80028de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80028e0:	f44f 7386 	mov.w	r3, #268	; 0x10c
 80028e4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028e6:	463b      	mov	r3, r7
 80028e8:	4619      	mov	r1, r3
 80028ea:	480d      	ldr	r0, [pc, #52]	; (8002920 <MX_ADC1_Init+0x18c>)
 80028ec:	f002 fdd0 	bl	8005490 <HAL_ADC_ConfigChannel>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_ADC1_Init+0x166>
  {
    Error_Handler();
 80028f6:	f001 fd79 	bl	80043ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80028fa:	4b12      	ldr	r3, [pc, #72]	; (8002944 <MX_ADC1_Init+0x1b0>)
 80028fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80028fe:	f44f 7389 	mov.w	r3, #274	; 0x112
 8002902:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002904:	463b      	mov	r3, r7
 8002906:	4619      	mov	r1, r3
 8002908:	4805      	ldr	r0, [pc, #20]	; (8002920 <MX_ADC1_Init+0x18c>)
 800290a:	f002 fdc1 	bl	8005490 <HAL_ADC_ConfigChannel>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <MX_ADC1_Init+0x184>
  {
    Error_Handler();
 8002914:	f001 fd6a 	bl	80043ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002918:	bf00      	nop
 800291a:	3718      	adds	r7, #24
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	20005b40 	.word	0x20005b40
 8002924:	50040000 	.word	0x50040000
 8002928:	04300002 	.word	0x04300002
 800292c:	08600004 	.word	0x08600004
 8002930:	0c900008 	.word	0x0c900008
 8002934:	10c00010 	.word	0x10c00010
 8002938:	14f00020 	.word	0x14f00020
 800293c:	19200040 	.word	0x19200040
 8002940:	1d500080 	.word	0x1d500080
 8002944:	80000001 	.word	0x80000001

08002948 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b08a      	sub	sp, #40	; 0x28
 800294c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800294e:	f107 031c 	add.w	r3, r7, #28
 8002952:	2200      	movs	r2, #0
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	605a      	str	r2, [r3, #4]
 8002958:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800295a:	463b      	mov	r3, r7
 800295c:	2200      	movs	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	605a      	str	r2, [r3, #4]
 8002962:	609a      	str	r2, [r3, #8]
 8002964:	60da      	str	r2, [r3, #12]
 8002966:	611a      	str	r2, [r3, #16]
 8002968:	615a      	str	r2, [r3, #20]
 800296a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800296c:	4b22      	ldr	r3, [pc, #136]	; (80029f8 <MX_TIM2_Init+0xb0>)
 800296e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002972:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8002974:	4b20      	ldr	r3, [pc, #128]	; (80029f8 <MX_TIM2_Init+0xb0>)
 8002976:	2201      	movs	r2, #1
 8002978:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800297a:	4b1f      	ldr	r3, [pc, #124]	; (80029f8 <MX_TIM2_Init+0xb0>)
 800297c:	2200      	movs	r2, #0
 800297e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8002980:	4b1d      	ldr	r3, [pc, #116]	; (80029f8 <MX_TIM2_Init+0xb0>)
 8002982:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002986:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8002988:	4b1b      	ldr	r3, [pc, #108]	; (80029f8 <MX_TIM2_Init+0xb0>)
 800298a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800298e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002990:	4b19      	ldr	r3, [pc, #100]	; (80029f8 <MX_TIM2_Init+0xb0>)
 8002992:	2280      	movs	r2, #128	; 0x80
 8002994:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002996:	4818      	ldr	r0, [pc, #96]	; (80029f8 <MX_TIM2_Init+0xb0>)
 8002998:	f005 fd8e 	bl	80084b8 <HAL_TIM_PWM_Init>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 80029a2:	f001 fd23 	bl	80043ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a6:	2300      	movs	r3, #0
 80029a8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029aa:	2300      	movs	r3, #0
 80029ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80029ae:	f107 031c 	add.w	r3, r7, #28
 80029b2:	4619      	mov	r1, r3
 80029b4:	4810      	ldr	r0, [pc, #64]	; (80029f8 <MX_TIM2_Init+0xb0>)
 80029b6:	f006 fca1 	bl	80092fc <HAL_TIMEx_MasterConfigSynchronization>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d001      	beq.n	80029c4 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80029c0:	f001 fd14 	bl	80043ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029c4:	2360      	movs	r3, #96	; 0x60
 80029c6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80029c8:	2300      	movs	r3, #0
 80029ca:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029cc:	2300      	movs	r3, #0
 80029ce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029d0:	2300      	movs	r3, #0
 80029d2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029d4:	463b      	mov	r3, r7
 80029d6:	2200      	movs	r2, #0
 80029d8:	4619      	mov	r1, r3
 80029da:	4807      	ldr	r0, [pc, #28]	; (80029f8 <MX_TIM2_Init+0xb0>)
 80029dc:	f006 f84a 	bl	8008a74 <HAL_TIM_PWM_ConfigChannel>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80029e6:	f001 fd01 	bl	80043ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80029ea:	4803      	ldr	r0, [pc, #12]	; (80029f8 <MX_TIM2_Init+0xb0>)
 80029ec:	f001 fe08 	bl	8004600 <HAL_TIM_MspPostInit>

}
 80029f0:	bf00      	nop
 80029f2:	3728      	adds	r7, #40	; 0x28
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	200061ec 	.word	0x200061ec

080029fc <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b092      	sub	sp, #72	; 0x48
 8002a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a06:	2200      	movs	r2, #0
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	605a      	str	r2, [r3, #4]
 8002a0c:	609a      	str	r2, [r3, #8]
 8002a0e:	60da      	str	r2, [r3, #12]
 8002a10:	611a      	str	r2, [r3, #16]
 8002a12:	615a      	str	r2, [r3, #20]
 8002a14:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002a16:	463b      	mov	r3, r7
 8002a18:	222c      	movs	r2, #44	; 0x2c
 8002a1a:	2100      	movs	r1, #0
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f00b f9ee 	bl	800ddfe <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002a22:	4b30      	ldr	r3, [pc, #192]	; (8002ae4 <MX_TIM16_Init+0xe8>)
 8002a24:	4a30      	ldr	r2, [pc, #192]	; (8002ae8 <MX_TIM16_Init+0xec>)
 8002a26:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1;
 8002a28:	4b2e      	ldr	r3, [pc, #184]	; (8002ae4 <MX_TIM16_Init+0xe8>)
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a2e:	4b2d      	ldr	r3, [pc, #180]	; (8002ae4 <MX_TIM16_Init+0xe8>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 500;
 8002a34:	4b2b      	ldr	r3, [pc, #172]	; (8002ae4 <MX_TIM16_Init+0xe8>)
 8002a36:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002a3a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a3c:	4b29      	ldr	r3, [pc, #164]	; (8002ae4 <MX_TIM16_Init+0xe8>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002a42:	4b28      	ldr	r3, [pc, #160]	; (8002ae4 <MX_TIM16_Init+0xe8>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a48:	4b26      	ldr	r3, [pc, #152]	; (8002ae4 <MX_TIM16_Init+0xe8>)
 8002a4a:	2280      	movs	r2, #128	; 0x80
 8002a4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002a4e:	4825      	ldr	r0, [pc, #148]	; (8002ae4 <MX_TIM16_Init+0xe8>)
 8002a50:	f005 fc86 	bl	8008360 <HAL_TIM_Base_Init>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8002a5a:	f001 fcc7 	bl	80043ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8002a5e:	4821      	ldr	r0, [pc, #132]	; (8002ae4 <MX_TIM16_Init+0xe8>)
 8002a60:	f005 fd2a 	bl	80084b8 <HAL_TIM_PWM_Init>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8002a6a:	f001 fcbf 	bl	80043ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a6e:	2360      	movs	r3, #96	; 0x60
 8002a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 254;
 8002a72:	23fe      	movs	r3, #254	; 0xfe
 8002a74:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a76:	2300      	movs	r3, #0
 8002a78:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a82:	2300      	movs	r3, #0
 8002a84:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a86:	2300      	movs	r3, #0
 8002a88:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a8e:	2200      	movs	r2, #0
 8002a90:	4619      	mov	r1, r3
 8002a92:	4814      	ldr	r0, [pc, #80]	; (8002ae4 <MX_TIM16_Init+0xe8>)
 8002a94:	f005 ffee 	bl	8008a74 <HAL_TIM_PWM_ConfigChannel>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 8002a9e:	f001 fca5 	bl	80043ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002ab6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002aba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002abc:	2300      	movs	r3, #0
 8002abe:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8002ac0:	463b      	mov	r3, r7
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	4807      	ldr	r0, [pc, #28]	; (8002ae4 <MX_TIM16_Init+0xe8>)
 8002ac6:	f006 fc7f 	bl	80093c8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <MX_TIM16_Init+0xd8>
  {
    Error_Handler();
 8002ad0:	f001 fc8c 	bl	80043ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8002ad4:	4803      	ldr	r0, [pc, #12]	; (8002ae4 <MX_TIM16_Init+0xe8>)
 8002ad6:	f001 fd93 	bl	8004600 <HAL_TIM_MspPostInit>

}
 8002ada:	bf00      	nop
 8002adc:	3748      	adds	r7, #72	; 0x48
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	200062f8 	.word	0x200062f8
 8002ae8:	40014400 	.word	0x40014400

08002aec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002af0:	4b14      	ldr	r3, [pc, #80]	; (8002b44 <MX_USART1_UART_Init+0x58>)
 8002af2:	4a15      	ldr	r2, [pc, #84]	; (8002b48 <MX_USART1_UART_Init+0x5c>)
 8002af4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002af6:	4b13      	ldr	r3, [pc, #76]	; (8002b44 <MX_USART1_UART_Init+0x58>)
 8002af8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002afc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002afe:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <MX_USART1_UART_Init+0x58>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b04:	4b0f      	ldr	r3, [pc, #60]	; (8002b44 <MX_USART1_UART_Init+0x58>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b0a:	4b0e      	ldr	r3, [pc, #56]	; (8002b44 <MX_USART1_UART_Init+0x58>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b10:	4b0c      	ldr	r3, [pc, #48]	; (8002b44 <MX_USART1_UART_Init+0x58>)
 8002b12:	220c      	movs	r2, #12
 8002b14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b16:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <MX_USART1_UART_Init+0x58>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8002b1c:	4b09      	ldr	r3, [pc, #36]	; (8002b44 <MX_USART1_UART_Init+0x58>)
 8002b1e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002b22:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b24:	4b07      	ldr	r3, [pc, #28]	; (8002b44 <MX_USART1_UART_Init+0x58>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b2a:	4b06      	ldr	r3, [pc, #24]	; (8002b44 <MX_USART1_UART_Init+0x58>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b30:	4804      	ldr	r0, [pc, #16]	; (8002b44 <MX_USART1_UART_Init+0x58>)
 8002b32:	f006 fcdf 	bl	80094f4 <HAL_UART_Init>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d001      	beq.n	8002b40 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8002b3c:	f001 fc56 	bl	80043ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b40:	bf00      	nop
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	20005bec 	.word	0x20005bec
 8002b48:	40013800 	.word	0x40013800

08002b4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b52:	4b1a      	ldr	r3, [pc, #104]	; (8002bbc <MX_DMA_Init+0x70>)
 8002b54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b56:	4a19      	ldr	r2, [pc, #100]	; (8002bbc <MX_DMA_Init+0x70>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6493      	str	r3, [r2, #72]	; 0x48
 8002b5e:	4b17      	ldr	r3, [pc, #92]	; (8002bbc <MX_DMA_Init+0x70>)
 8002b60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	607b      	str	r3, [r7, #4]
 8002b68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002b6a:	4b14      	ldr	r3, [pc, #80]	; (8002bbc <MX_DMA_Init+0x70>)
 8002b6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b6e:	4a13      	ldr	r2, [pc, #76]	; (8002bbc <MX_DMA_Init+0x70>)
 8002b70:	f043 0302 	orr.w	r3, r3, #2
 8002b74:	6493      	str	r3, [r2, #72]	; 0x48
 8002b76:	4b11      	ldr	r3, [pc, #68]	; (8002bbc <MX_DMA_Init+0x70>)
 8002b78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	603b      	str	r3, [r7, #0]
 8002b80:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002b82:	2200      	movs	r2, #0
 8002b84:	2105      	movs	r1, #5
 8002b86:	200b      	movs	r0, #11
 8002b88:	f003 fb20 	bl	80061cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002b8c:	200b      	movs	r0, #11
 8002b8e:	f003 fb39 	bl	8006204 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 5, 0);
 8002b92:	2200      	movs	r2, #0
 8002b94:	2105      	movs	r1, #5
 8002b96:	2044      	movs	r0, #68	; 0x44
 8002b98:	f003 fb18 	bl	80061cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 8002b9c:	2044      	movs	r0, #68	; 0x44
 8002b9e:	f003 fb31 	bl	8006204 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 5, 0);
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	2105      	movs	r1, #5
 8002ba6:	2045      	movs	r0, #69	; 0x45
 8002ba8:	f003 fb10 	bl	80061cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 8002bac:	2045      	movs	r0, #69	; 0x45
 8002bae:	f003 fb29 	bl	8006204 <HAL_NVIC_EnableIRQ>

}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40021000 	.word	0x40021000

08002bc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b08a      	sub	sp, #40	; 0x28
 8002bc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc6:	f107 0314 	add.w	r3, r7, #20
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	605a      	str	r2, [r3, #4]
 8002bd0:	609a      	str	r2, [r3, #8]
 8002bd2:	60da      	str	r2, [r3, #12]
 8002bd4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002bd6:	4b42      	ldr	r3, [pc, #264]	; (8002ce0 <MX_GPIO_Init+0x120>)
 8002bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bda:	4a41      	ldr	r2, [pc, #260]	; (8002ce0 <MX_GPIO_Init+0x120>)
 8002bdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002be0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002be2:	4b3f      	ldr	r3, [pc, #252]	; (8002ce0 <MX_GPIO_Init+0x120>)
 8002be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bea:	613b      	str	r3, [r7, #16]
 8002bec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bee:	4b3c      	ldr	r3, [pc, #240]	; (8002ce0 <MX_GPIO_Init+0x120>)
 8002bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bf2:	4a3b      	ldr	r2, [pc, #236]	; (8002ce0 <MX_GPIO_Init+0x120>)
 8002bf4:	f043 0304 	orr.w	r3, r3, #4
 8002bf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bfa:	4b39      	ldr	r3, [pc, #228]	; (8002ce0 <MX_GPIO_Init+0x120>)
 8002bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bfe:	f003 0304 	and.w	r3, r3, #4
 8002c02:	60fb      	str	r3, [r7, #12]
 8002c04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c06:	4b36      	ldr	r3, [pc, #216]	; (8002ce0 <MX_GPIO_Init+0x120>)
 8002c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c0a:	4a35      	ldr	r2, [pc, #212]	; (8002ce0 <MX_GPIO_Init+0x120>)
 8002c0c:	f043 0301 	orr.w	r3, r3, #1
 8002c10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c12:	4b33      	ldr	r3, [pc, #204]	; (8002ce0 <MX_GPIO_Init+0x120>)
 8002c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	60bb      	str	r3, [r7, #8]
 8002c1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c1e:	4b30      	ldr	r3, [pc, #192]	; (8002ce0 <MX_GPIO_Init+0x120>)
 8002c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c22:	4a2f      	ldr	r2, [pc, #188]	; (8002ce0 <MX_GPIO_Init+0x120>)
 8002c24:	f043 0302 	orr.w	r3, r3, #2
 8002c28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c2a:	4b2d      	ldr	r3, [pc, #180]	; (8002ce0 <MX_GPIO_Init+0x120>)
 8002c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	607b      	str	r3, [r7, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BATT_BCKP_DRV_Pin|BAT_SWITCH_OFF_Pin|INV_SWITCH_DRV_Pin|MEAS_PWR_Pin, GPIO_PIN_RESET);
 8002c36:	2200      	movs	r2, #0
 8002c38:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8002c3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c40:	f004 f986 	bl	8006f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED4_Pin|LED3_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8002c44:	2200      	movs	r2, #0
 8002c46:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002c4a:	4826      	ldr	r0, [pc, #152]	; (8002ce4 <MX_GPIO_Init+0x124>)
 8002c4c:	f004 f980 	bl	8006f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BATT_BCKP_DRV_Pin BAT_SWITCH_OFF_Pin INV_SWITCH_DRV_Pin MEAS_PWR_Pin */
  GPIO_InitStruct.Pin = BATT_BCKP_DRV_Pin|BAT_SWITCH_OFF_Pin|INV_SWITCH_DRV_Pin|MEAS_PWR_Pin;
 8002c50:	f44f 73e8 	mov.w	r3, #464	; 0x1d0
 8002c54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c56:	2301      	movs	r3, #1
 8002c58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c62:	f107 0314 	add.w	r3, r7, #20
 8002c66:	4619      	mov	r1, r3
 8002c68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c6c:	f003 ffde 	bl	8006c2c <HAL_GPIO_Init>

  /*Configure GPIO pins : C3_Pin C1_Pin */
  GPIO_InitStruct.Pin = C3_Pin|C1_Pin;
 8002c70:	2330      	movs	r3, #48	; 0x30
 8002c72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c74:	2300      	movs	r3, #0
 8002c76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c7c:	f107 0314 	add.w	r3, r7, #20
 8002c80:	4619      	mov	r1, r3
 8002c82:	4819      	ldr	r0, [pc, #100]	; (8002ce8 <MX_GPIO_Init+0x128>)
 8002c84:	f003 ffd2 	bl	8006c2c <HAL_GPIO_Init>

  /*Configure GPIO pins : C4_Pin C2_Pin */
  GPIO_InitStruct.Pin = C4_Pin|C2_Pin;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c90:	2301      	movs	r3, #1
 8002c92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c94:	f107 0314 	add.w	r3, r7, #20
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4812      	ldr	r0, [pc, #72]	; (8002ce4 <MX_GPIO_Init+0x124>)
 8002c9c:	f003 ffc6 	bl	8006c2c <HAL_GPIO_Init>

  /*Configure GPIO pins : CD_Pin EXT_I_Pin */
  GPIO_InitStruct.Pin = CD_Pin|EXT_I_Pin;
 8002ca0:	f44f 7301 	mov.w	r3, #516	; 0x204
 8002ca4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002caa:	2302      	movs	r3, #2
 8002cac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cae:	f107 0314 	add.w	r3, r7, #20
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	480b      	ldr	r0, [pc, #44]	; (8002ce4 <MX_GPIO_Init+0x124>)
 8002cb6:	f003 ffb9 	bl	8006c2c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Pin LED3_Pin LED2_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED4_Pin|LED3_Pin|LED2_Pin|LED1_Pin;
 8002cba:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002cbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ccc:	f107 0314 	add.w	r3, r7, #20
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	4804      	ldr	r0, [pc, #16]	; (8002ce4 <MX_GPIO_Init+0x124>)
 8002cd4:	f003 ffaa 	bl	8006c2c <HAL_GPIO_Init>

}
 8002cd8:	bf00      	nop
 8002cda:	3728      	adds	r7, #40	; 0x28
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	48000400 	.word	0x48000400
 8002ce8:	48000800 	.word	0x48000800

08002cec <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08a      	sub	sp, #40	; 0x28
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
	// idle detection needs at least one UART clock to detect the bus is idle. So
	// in the case, that the transmission length is one full buffer length
	// and the start buffer pointer is at 0, it will be also 0 at the end of the
	// transmission. In this case the DMA rollover will increment the RxRollover
	// variable first and len will not be zero.
	if(__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE)) {									// Check if it is an "Idle Interrupt"
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	69db      	ldr	r3, [r3, #28]
 8002cfa:	f003 0310 	and.w	r3, r3, #16
 8002cfe:	2b10      	cmp	r3, #16
 8002d00:	f040 819b 	bne.w	800303a <HAL_UART_RxCpltCallback+0x34e>
		__HAL_UART_CLEAR_IDLEFLAG(&huart1);												// clear the interrupt
 8002d04:	4b8d      	ldr	r3, [pc, #564]	; (8002f3c <HAL_UART_RxCpltCallback+0x250>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2210      	movs	r2, #16
 8002d0a:	621a      	str	r2, [r3, #32]
		RxCounter++;																	// increment the Rx Counter
 8002d0c:	4b8c      	ldr	r3, [pc, #560]	; (8002f40 <HAL_UART_RxCpltCallback+0x254>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	3301      	adds	r3, #1
 8002d12:	b2da      	uxtb	r2, r3
 8002d14:	4b8a      	ldr	r3, [pc, #552]	; (8002f40 <HAL_UART_RxCpltCallback+0x254>)
 8002d16:	701a      	strb	r2, [r3, #0]
//		uint8_t TxSize = 0;
		uint16_t start = RxBfrPos;														// Rx bytes start position (=last buffer position)
 8002d18:	4b8a      	ldr	r3, [pc, #552]	; (8002f44 <HAL_UART_RxCpltCallback+0x258>)
 8002d1a:	881b      	ldrh	r3, [r3, #0]
 8002d1c:	837b      	strh	r3, [r7, #26]
		RxBfrPos = RX_BFR_SIZE - (uint16_t)huart->hdmarx->Instance->CNDTR;				// determine actual buffer position
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8002d2c:	b29a      	uxth	r2, r3
 8002d2e:	4b85      	ldr	r3, [pc, #532]	; (8002f44 <HAL_UART_RxCpltCallback+0x258>)
 8002d30:	801a      	strh	r2, [r3, #0]
		uint16_t len = RX_BFR_SIZE;														// init len with max. size
 8002d32:	237f      	movs	r3, #127	; 0x7f
 8002d34:	84fb      	strh	r3, [r7, #38]	; 0x26

		if(RxRollover < 2)  {
 8002d36:	4b84      	ldr	r3, [pc, #528]	; (8002f48 <HAL_UART_RxCpltCallback+0x25c>)
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d819      	bhi.n	8002d72 <HAL_UART_RxCpltCallback+0x86>
			if(RxRollover) {															// rolled over once
 8002d3e:	4b82      	ldr	r3, [pc, #520]	; (8002f48 <HAL_UART_RxCpltCallback+0x25c>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00f      	beq.n	8002d66 <HAL_UART_RxCpltCallback+0x7a>
				if(RxBfrPos <= start) len = RxBfrPos + RX_BFR_SIZE - start;				// no bytes overwritten
 8002d46:	4b7f      	ldr	r3, [pc, #508]	; (8002f44 <HAL_UART_RxCpltCallback+0x258>)
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	8b7a      	ldrh	r2, [r7, #26]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d307      	bcc.n	8002d60 <HAL_UART_RxCpltCallback+0x74>
 8002d50:	4b7c      	ldr	r3, [pc, #496]	; (8002f44 <HAL_UART_RxCpltCallback+0x258>)
 8002d52:	881a      	ldrh	r2, [r3, #0]
 8002d54:	8b7b      	ldrh	r3, [r7, #26]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	337f      	adds	r3, #127	; 0x7f
 8002d5c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002d5e:	e00a      	b.n	8002d76 <HAL_UART_RxCpltCallback+0x8a>
				else len = RX_BFR_SIZE + 1;												// bytes overwritten error
 8002d60:	2380      	movs	r3, #128	; 0x80
 8002d62:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002d64:	e007      	b.n	8002d76 <HAL_UART_RxCpltCallback+0x8a>
			} else {
				len = RxBfrPos - start;													// no bytes overwritten
 8002d66:	4b77      	ldr	r3, [pc, #476]	; (8002f44 <HAL_UART_RxCpltCallback+0x258>)
 8002d68:	881a      	ldrh	r2, [r3, #0]
 8002d6a:	8b7b      	ldrh	r3, [r7, #26]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002d70:	e001      	b.n	8002d76 <HAL_UART_RxCpltCallback+0x8a>
			}
		} else {
			len = RX_BFR_SIZE + 2;														// dual rollover error
 8002d72:	2381      	movs	r3, #129	; 0x81
 8002d74:	84fb      	strh	r3, [r7, #38]	; 0x26
		}

		if(len && (len <= RX_BFR_SIZE)) {
 8002d76:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f000 813c 	beq.w	8002ff6 <HAL_UART_RxCpltCallback+0x30a>
 8002d7e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d80:	2b7f      	cmp	r3, #127	; 0x7f
 8002d82:	f200 8138 	bhi.w	8002ff6 <HAL_UART_RxCpltCallback+0x30a>
//			TxSize = strlen(TxBuffer);
			// add received bytes to TxBuffer
//			uint8_t i;
//			for(i = 0; i < len; i++) *(TxBuffer + TxSize + i) = *(RxBuffer + ((start + i) % RX_BFR_SIZE));
//			TxSize += i;
			if (RxBuffer[start] == 'f' || RxBuffer[start] == 'F') Flag_ShowStats = 4;	//show statistics from Flash
 8002d86:	8b7b      	ldrh	r3, [r7, #26]
 8002d88:	4a70      	ldr	r2, [pc, #448]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002d8a:	5cd3      	ldrb	r3, [r2, r3]
 8002d8c:	2b66      	cmp	r3, #102	; 0x66
 8002d8e:	d004      	beq.n	8002d9a <HAL_UART_RxCpltCallback+0xae>
 8002d90:	8b7b      	ldrh	r3, [r7, #26]
 8002d92:	4a6e      	ldr	r2, [pc, #440]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002d94:	5cd3      	ldrb	r3, [r2, r3]
 8002d96:	2b46      	cmp	r3, #70	; 0x46
 8002d98:	d102      	bne.n	8002da0 <HAL_UART_RxCpltCallback+0xb4>
 8002d9a:	4b6d      	ldr	r3, [pc, #436]	; (8002f50 <HAL_UART_RxCpltCallback+0x264>)
 8002d9c:	2204      	movs	r2, #4
 8002d9e:	601a      	str	r2, [r3, #0]
			if (RxBuffer[start] == 'c' || RxBuffer[start] == 'C') Flag_ShowStats = 5;	//show current statistics
 8002da0:	8b7b      	ldrh	r3, [r7, #26]
 8002da2:	4a6a      	ldr	r2, [pc, #424]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002da4:	5cd3      	ldrb	r3, [r2, r3]
 8002da6:	2b63      	cmp	r3, #99	; 0x63
 8002da8:	d004      	beq.n	8002db4 <HAL_UART_RxCpltCallback+0xc8>
 8002daa:	8b7b      	ldrh	r3, [r7, #26]
 8002dac:	4a67      	ldr	r2, [pc, #412]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002dae:	5cd3      	ldrb	r3, [r2, r3]
 8002db0:	2b43      	cmp	r3, #67	; 0x43
 8002db2:	d102      	bne.n	8002dba <HAL_UART_RxCpltCallback+0xce>
 8002db4:	4b66      	ldr	r3, [pc, #408]	; (8002f50 <HAL_UART_RxCpltCallback+0x264>)
 8002db6:	2205      	movs	r2, #5
 8002db8:	601a      	str	r2, [r3, #0]
			if (RxBuffer[start] == 'w' || RxBuffer[start] == 'W') Flag_ShowStats = 3;	//show WattHours statistics
 8002dba:	8b7b      	ldrh	r3, [r7, #26]
 8002dbc:	4a63      	ldr	r2, [pc, #396]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002dbe:	5cd3      	ldrb	r3, [r2, r3]
 8002dc0:	2b77      	cmp	r3, #119	; 0x77
 8002dc2:	d004      	beq.n	8002dce <HAL_UART_RxCpltCallback+0xe2>
 8002dc4:	8b7b      	ldrh	r3, [r7, #26]
 8002dc6:	4a61      	ldr	r2, [pc, #388]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002dc8:	5cd3      	ldrb	r3, [r2, r3]
 8002dca:	2b57      	cmp	r3, #87	; 0x57
 8002dcc:	d102      	bne.n	8002dd4 <HAL_UART_RxCpltCallback+0xe8>
 8002dce:	4b60      	ldr	r3, [pc, #384]	; (8002f50 <HAL_UART_RxCpltCallback+0x264>)
 8002dd0:	2203      	movs	r2, #3
 8002dd2:	601a      	str	r2, [r3, #0]
			if (RxBuffer[start] == 'e' || RxBuffer[start] == 'E')						//erase statistics in flash - only newest
 8002dd4:	8b7b      	ldrh	r3, [r7, #26]
 8002dd6:	4a5d      	ldr	r2, [pc, #372]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002dd8:	5cd3      	ldrb	r3, [r2, r3]
 8002dda:	2b65      	cmp	r3, #101	; 0x65
 8002ddc:	d004      	beq.n	8002de8 <HAL_UART_RxCpltCallback+0xfc>
 8002dde:	8b7b      	ldrh	r3, [r7, #26]
 8002de0:	4a5a      	ldr	r2, [pc, #360]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002de2:	5cd3      	ldrb	r3, [r2, r3]
 8002de4:	2b45      	cmp	r3, #69	; 0x45
 8002de6:	d11e      	bne.n	8002e26 <HAL_UART_RxCpltCallback+0x13a>
			{
				uint32_t i, temp;
				temp = StatCurrentWh.FlashPageCounter;
 8002de8:	4b5a      	ldr	r3, [pc, #360]	; (8002f54 <HAL_UART_RxCpltCallback+0x268>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	617b      	str	r3, [r7, #20]
				for(i = 0; i < sizeof(Stat_Flash); i++)		//clear statistics that will be stored in flash at top of the hour
 8002dee:	2300      	movs	r3, #0
 8002df0:	623b      	str	r3, [r7, #32]
 8002df2:	e00c      	b.n	8002e0e <HAL_UART_RxCpltCallback+0x122>
				{
					((uint8_t *) &StatCurrentWh)[i] = 0;
 8002df4:	6a3b      	ldr	r3, [r7, #32]
 8002df6:	4a57      	ldr	r2, [pc, #348]	; (8002f54 <HAL_UART_RxCpltCallback+0x268>)
 8002df8:	4413      	add	r3, r2
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	701a      	strb	r2, [r3, #0]
					((uint8_t *) &Stat_Flash)[i] = 0;
 8002dfe:	6a3b      	ldr	r3, [r7, #32]
 8002e00:	4a55      	ldr	r2, [pc, #340]	; (8002f58 <HAL_UART_RxCpltCallback+0x26c>)
 8002e02:	4413      	add	r3, r2
 8002e04:	2200      	movs	r2, #0
 8002e06:	701a      	strb	r2, [r3, #0]
				for(i = 0; i < sizeof(Stat_Flash); i++)		//clear statistics that will be stored in flash at top of the hour
 8002e08:	6a3b      	ldr	r3, [r7, #32]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	623b      	str	r3, [r7, #32]
 8002e0e:	6a3b      	ldr	r3, [r7, #32]
 8002e10:	2bbf      	cmp	r3, #191	; 0xbf
 8002e12:	d9ef      	bls.n	8002df4 <HAL_UART_RxCpltCallback+0x108>
				}
				StatCurrentWh.FlashPageCounter = temp;
 8002e14:	4a4f      	ldr	r2, [pc, #316]	; (8002f54 <HAL_UART_RxCpltCallback+0x268>)
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	6013      	str	r3, [r2, #0]
				Stat_Flash.FlashPageCounter = temp;
 8002e1a:	4a4f      	ldr	r2, [pc, #316]	; (8002f58 <HAL_UART_RxCpltCallback+0x26c>)
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	6013      	str	r3, [r2, #0]
				Flag_ShowStats = 4;
 8002e20:	4b4b      	ldr	r3, [pc, #300]	; (8002f50 <HAL_UART_RxCpltCallback+0x264>)
 8002e22:	2204      	movs	r2, #4
 8002e24:	601a      	str	r2, [r3, #0]
			}
			if (RxBuffer[start] == 'd' || RxBuffer[start] == 'D')						//delete current and historical statistics stored in flash
 8002e26:	8b7b      	ldrh	r3, [r7, #26]
 8002e28:	4a48      	ldr	r2, [pc, #288]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002e2a:	5cd3      	ldrb	r3, [r2, r3]
 8002e2c:	2b64      	cmp	r3, #100	; 0x64
 8002e2e:	d004      	beq.n	8002e3a <HAL_UART_RxCpltCallback+0x14e>
 8002e30:	8b7b      	ldrh	r3, [r7, #26]
 8002e32:	4a46      	ldr	r2, [pc, #280]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002e34:	5cd3      	ldrb	r3, [r2, r3]
 8002e36:	2b44      	cmp	r3, #68	; 0x44
 8002e38:	d104      	bne.n	8002e44 <HAL_UART_RxCpltCallback+0x158>
			{
				DeleteStatistics2FLASH();
 8002e3a:	f7fe fee9 	bl	8001c10 <DeleteStatistics2FLASH>
				Flag_ShowStats = 4;
 8002e3e:	4b44      	ldr	r3, [pc, #272]	; (8002f50 <HAL_UART_RxCpltCallback+0x264>)
 8002e40:	2204      	movs	r2, #4
 8002e42:	601a      	str	r2, [r3, #0]
			}
			if (RxBuffer[start] == 'p' || RxBuffer[start] == 'P')						//show calibration data
 8002e44:	8b7b      	ldrh	r3, [r7, #26]
 8002e46:	4a41      	ldr	r2, [pc, #260]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002e48:	5cd3      	ldrb	r3, [r2, r3]
 8002e4a:	2b70      	cmp	r3, #112	; 0x70
 8002e4c:	d004      	beq.n	8002e58 <HAL_UART_RxCpltCallback+0x16c>
 8002e4e:	8b7b      	ldrh	r3, [r7, #26]
 8002e50:	4a3e      	ldr	r2, [pc, #248]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002e52:	5cd3      	ldrb	r3, [r2, r3]
 8002e54:	2b50      	cmp	r3, #80	; 0x50
 8002e56:	d102      	bne.n	8002e5e <HAL_UART_RxCpltCallback+0x172>
			{
				Flag_ShowStats = 62;
 8002e58:	4b3d      	ldr	r3, [pc, #244]	; (8002f50 <HAL_UART_RxCpltCallback+0x264>)
 8002e5a:	223e      	movs	r2, #62	; 0x3e
 8002e5c:	601a      	str	r2, [r3, #0]
			}
			if (RxBuffer[start] == 'o' || RxBuffer[start] == 'O')						//read calibration data from flash
 8002e5e:	8b7b      	ldrh	r3, [r7, #26]
 8002e60:	4a3a      	ldr	r2, [pc, #232]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002e62:	5cd3      	ldrb	r3, [r2, r3]
 8002e64:	2b6f      	cmp	r3, #111	; 0x6f
 8002e66:	d004      	beq.n	8002e72 <HAL_UART_RxCpltCallback+0x186>
 8002e68:	8b7b      	ldrh	r3, [r7, #26]
 8002e6a:	4a38      	ldr	r2, [pc, #224]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002e6c:	5cd3      	ldrb	r3, [r2, r3]
 8002e6e:	2b4f      	cmp	r3, #79	; 0x4f
 8002e70:	d104      	bne.n	8002e7c <HAL_UART_RxCpltCallback+0x190>
			{
				Flag_ShowStats = 62;
 8002e72:	4b37      	ldr	r3, [pc, #220]	; (8002f50 <HAL_UART_RxCpltCallback+0x264>)
 8002e74:	223e      	movs	r2, #62	; 0x3e
 8002e76:	601a      	str	r2, [r3, #0]
				RestoreCalValuesFromFLASH();
 8002e78:	f7fe fd3a 	bl	80018f0 <RestoreCalValuesFromFLASH>
			}
			if (RxBuffer[start] == 'l' || RxBuffer[start] == 'L')						//save calibration data
 8002e7c:	8b7b      	ldrh	r3, [r7, #26]
 8002e7e:	4a33      	ldr	r2, [pc, #204]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002e80:	5cd3      	ldrb	r3, [r2, r3]
 8002e82:	2b6c      	cmp	r3, #108	; 0x6c
 8002e84:	d004      	beq.n	8002e90 <HAL_UART_RxCpltCallback+0x1a4>
 8002e86:	8b7b      	ldrh	r3, [r7, #26]
 8002e88:	4a30      	ldr	r2, [pc, #192]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002e8a:	5cd3      	ldrb	r3, [r2, r3]
 8002e8c:	2b4c      	cmp	r3, #76	; 0x4c
 8002e8e:	d104      	bne.n	8002e9a <HAL_UART_RxCpltCallback+0x1ae>
			{
				StoreCalData2FLASH();
 8002e90:	f7fe fd60 	bl	8001954 <StoreCalData2FLASH>
				Flag_ShowStats = 62;
 8002e94:	4b2e      	ldr	r3, [pc, #184]	; (8002f50 <HAL_UART_RxCpltCallback+0x264>)
 8002e96:	223e      	movs	r2, #62	; 0x3e
 8002e98:	601a      	str	r2, [r3, #0]
			}
			if (RxBuffer[start] == 'k' || RxBuffer[start] == 'K')						//save calibration data
 8002e9a:	8b7b      	ldrh	r3, [r7, #26]
 8002e9c:	4a2b      	ldr	r2, [pc, #172]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002e9e:	5cd3      	ldrb	r3, [r2, r3]
 8002ea0:	2b6b      	cmp	r3, #107	; 0x6b
 8002ea2:	d004      	beq.n	8002eae <HAL_UART_RxCpltCallback+0x1c2>
 8002ea4:	8b7b      	ldrh	r3, [r7, #26]
 8002ea6:	4a29      	ldr	r2, [pc, #164]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002ea8:	5cd3      	ldrb	r3, [r2, r3]
 8002eaa:	2b4b      	cmp	r3, #75	; 0x4b
 8002eac:	d110      	bne.n	8002ed0 <HAL_UART_RxCpltCallback+0x1e4>
			{
				Flag_ShowStats = 62;
 8002eae:	4b28      	ldr	r3, [pc, #160]	; (8002f50 <HAL_UART_RxCpltCallback+0x264>)
 8002eb0:	223e      	movs	r2, #62	; 0x3e
 8002eb2:	601a      	str	r2, [r3, #0]
				for(int i = 0; i < sizeof(CalibrationValues); i++)
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	61fb      	str	r3, [r7, #28]
 8002eb8:	e007      	b.n	8002eca <HAL_UART_RxCpltCallback+0x1de>
				{
					((uint8_t *) &CalibrationValues)[i] = 0;
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	4a27      	ldr	r2, [pc, #156]	; (8002f5c <HAL_UART_RxCpltCallback+0x270>)
 8002ebe:	4413      	add	r3, r2
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < sizeof(CalibrationValues); i++)
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	61fb      	str	r3, [r7, #28]
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	2b27      	cmp	r3, #39	; 0x27
 8002ece:	d9f4      	bls.n	8002eba <HAL_UART_RxCpltCallback+0x1ce>
				}
			}
			if (RxBuffer[start] == 'B' || RxBuffer[start] == 'b')						//clear BlankTime
 8002ed0:	8b7b      	ldrh	r3, [r7, #26]
 8002ed2:	4a1e      	ldr	r2, [pc, #120]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002ed4:	5cd3      	ldrb	r3, [r2, r3]
 8002ed6:	2b42      	cmp	r3, #66	; 0x42
 8002ed8:	d004      	beq.n	8002ee4 <HAL_UART_RxCpltCallback+0x1f8>
 8002eda:	8b7b      	ldrh	r3, [r7, #26]
 8002edc:	4a1b      	ldr	r2, [pc, #108]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002ede:	5cd3      	ldrb	r3, [r2, r3]
 8002ee0:	2b62      	cmp	r3, #98	; 0x62
 8002ee2:	d102      	bne.n	8002eea <HAL_UART_RxCpltCallback+0x1fe>
			{
				BlankingTimeToResetInv = 0;
 8002ee4:	4b1e      	ldr	r3, [pc, #120]	; (8002f60 <HAL_UART_RxCpltCallback+0x274>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]
			}
			if (RxBuffer[start] == 't' || RxBuffer[start] == 'T')						//clear time2resetInv
 8002eea:	8b7b      	ldrh	r3, [r7, #26]
 8002eec:	4a17      	ldr	r2, [pc, #92]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002eee:	5cd3      	ldrb	r3, [r2, r3]
 8002ef0:	2b74      	cmp	r3, #116	; 0x74
 8002ef2:	d004      	beq.n	8002efe <HAL_UART_RxCpltCallback+0x212>
 8002ef4:	8b7b      	ldrh	r3, [r7, #26]
 8002ef6:	4a15      	ldr	r2, [pc, #84]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002ef8:	5cd3      	ldrb	r3, [r2, r3]
 8002efa:	2b54      	cmp	r3, #84	; 0x54
 8002efc:	d102      	bne.n	8002f04 <HAL_UART_RxCpltCallback+0x218>
			{
				TimeToResetInv = 0;
 8002efe:	4b19      	ldr	r3, [pc, #100]	; (8002f64 <HAL_UART_RxCpltCallback+0x278>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]
			}
			if (RxBuffer[start] == '0')													//calibrate inverter "0" current
 8002f04:	8b7b      	ldrh	r3, [r7, #26]
 8002f06:	4a11      	ldr	r2, [pc, #68]	; (8002f4c <HAL_UART_RxCpltCallback+0x260>)
 8002f08:	5cd3      	ldrb	r3, [r2, r3]
 8002f0a:	2b30      	cmp	r3, #48	; 0x30
 8002f0c:	d139      	bne.n	8002f82 <HAL_UART_RxCpltCallback+0x296>
			{
				Flag_ShowStats = 62;
 8002f0e:	4b10      	ldr	r3, [pc, #64]	; (8002f50 <HAL_UART_RxCpltCallback+0x264>)
 8002f10:	223e      	movs	r2, #62	; 0x3e
 8002f12:	601a      	str	r2, [r3, #0]
				uint32_t temp;
				temp = 	ConvertIValue(Adc1RawReadings.Inv_current);
 8002f14:	4b14      	ldr	r3, [pc, #80]	; (8002f68 <HAL_UART_RxCpltCallback+0x27c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff fb65 	bl	80025e8 <ConvertIValue>
 8002f1e:	6138      	str	r0, [r7, #16]
				if (temp < 500)
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002f26:	d225      	bcs.n	8002f74 <HAL_UART_RxCpltCallback+0x288>
				{
					CalibrationValues.Inv_current_off = (int)temp;
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	4a0c      	ldr	r2, [pc, #48]	; (8002f5c <HAL_UART_RxCpltCallback+0x270>)
 8002f2c:	6053      	str	r3, [r2, #4]
					sprintf(TxBuffer, "\r\nInverter current offset: %i\r\n",( int)temp);
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	461a      	mov	r2, r3
 8002f32:	490e      	ldr	r1, [pc, #56]	; (8002f6c <HAL_UART_RxCpltCallback+0x280>)
 8002f34:	480e      	ldr	r0, [pc, #56]	; (8002f70 <HAL_UART_RxCpltCallback+0x284>)
 8002f36:	f00b febf 	bl	800ecb8 <siprintf>
 8002f3a:	e022      	b.n	8002f82 <HAL_UART_RxCpltCallback+0x296>
 8002f3c:	20005bec 	.word	0x20005bec
 8002f40:	2000023d 	.word	0x2000023d
 8002f44:	2000023e 	.word	0x2000023e
 8002f48:	2000023c 	.word	0x2000023c
 8002f4c:	20005d40 	.word	0x20005d40
 8002f50:	20000264 	.word	0x20000264
 8002f54:	20005a34 	.word	0x20005a34
 8002f58:	20006238 	.word	0x20006238
 8002f5c:	20005c70 	.word	0x20005c70
 8002f60:	20000014 	.word	0x20000014
 8002f64:	20000010 	.word	0x20000010
 8002f68:	200061cc 	.word	0x200061cc
 8002f6c:	08013530 	.word	0x08013530
 8002f70:	20005dc4 	.word	0x20005dc4
				}
				else
				{
					sprintf(TxBuffer, "\r\nInverter Zero current too high: %i\r\n",( int)Adc1Measurements.Inv_current);
 8002f74:	4b36      	ldr	r3, [pc, #216]	; (8003050 <HAL_UART_RxCpltCallback+0x364>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	461a      	mov	r2, r3
 8002f7a:	4936      	ldr	r1, [pc, #216]	; (8003054 <HAL_UART_RxCpltCallback+0x368>)
 8002f7c:	4836      	ldr	r0, [pc, #216]	; (8003058 <HAL_UART_RxCpltCallback+0x36c>)
 8002f7e:	f00b fe9b 	bl	800ecb8 <siprintf>
				}
			}
			if (RxBuffer[start] == '1')													//calibrate PV "0" current
 8002f82:	8b7b      	ldrh	r3, [r7, #26]
 8002f84:	4a35      	ldr	r2, [pc, #212]	; (800305c <HAL_UART_RxCpltCallback+0x370>)
 8002f86:	5cd3      	ldrb	r3, [r2, r3]
 8002f88:	2b31      	cmp	r3, #49	; 0x31
 8002f8a:	d11d      	bne.n	8002fc8 <HAL_UART_RxCpltCallback+0x2dc>
			{
				Flag_ShowStats = 62;
 8002f8c:	4b34      	ldr	r3, [pc, #208]	; (8003060 <HAL_UART_RxCpltCallback+0x374>)
 8002f8e:	223e      	movs	r2, #62	; 0x3e
 8002f90:	601a      	str	r2, [r3, #0]
				uint32_t temp;
				temp = 	ConvertIValue(Adc1RawReadings.PV_current);
 8002f92:	4b34      	ldr	r3, [pc, #208]	; (8003064 <HAL_UART_RxCpltCallback+0x378>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7ff fb26 	bl	80025e8 <ConvertIValue>
 8002f9c:	60f8      	str	r0, [r7, #12]
				if (temp < 500)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002fa4:	d209      	bcs.n	8002fba <HAL_UART_RxCpltCallback+0x2ce>
				{
					CalibrationValues.PV_current_off = (int)temp;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	4a2f      	ldr	r2, [pc, #188]	; (8003068 <HAL_UART_RxCpltCallback+0x37c>)
 8002faa:	6093      	str	r3, [r2, #8]
					sprintf(TxBuffer, "\r\nPV current offset: %i\r\n",( int)temp);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	461a      	mov	r2, r3
 8002fb0:	492e      	ldr	r1, [pc, #184]	; (800306c <HAL_UART_RxCpltCallback+0x380>)
 8002fb2:	4829      	ldr	r0, [pc, #164]	; (8003058 <HAL_UART_RxCpltCallback+0x36c>)
 8002fb4:	f00b fe80 	bl	800ecb8 <siprintf>
 8002fb8:	e006      	b.n	8002fc8 <HAL_UART_RxCpltCallback+0x2dc>
				}
				else
				{
					sprintf(TxBuffer, "\r\nPV Zero current too high: %i\r\n",( int)Adc1Measurements.PV_current);
 8002fba:	4b25      	ldr	r3, [pc, #148]	; (8003050 <HAL_UART_RxCpltCallback+0x364>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	492b      	ldr	r1, [pc, #172]	; (8003070 <HAL_UART_RxCpltCallback+0x384>)
 8002fc2:	4825      	ldr	r0, [pc, #148]	; (8003058 <HAL_UART_RxCpltCallback+0x36c>)
 8002fc4:	f00b fe78 	bl	800ecb8 <siprintf>
				}
			}
			if (RxBuffer[start] == 'h' || RxBuffer[start] == 'H' || RxBuffer[start] == '?')
 8002fc8:	8b7b      	ldrh	r3, [r7, #26]
 8002fca:	4a24      	ldr	r2, [pc, #144]	; (800305c <HAL_UART_RxCpltCallback+0x370>)
 8002fcc:	5cd3      	ldrb	r3, [r2, r3]
 8002fce:	2b68      	cmp	r3, #104	; 0x68
 8002fd0:	d009      	beq.n	8002fe6 <HAL_UART_RxCpltCallback+0x2fa>
 8002fd2:	8b7b      	ldrh	r3, [r7, #26]
 8002fd4:	4a21      	ldr	r2, [pc, #132]	; (800305c <HAL_UART_RxCpltCallback+0x370>)
 8002fd6:	5cd3      	ldrb	r3, [r2, r3]
 8002fd8:	2b48      	cmp	r3, #72	; 0x48
 8002fda:	d004      	beq.n	8002fe6 <HAL_UART_RxCpltCallback+0x2fa>
 8002fdc:	8b7b      	ldrh	r3, [r7, #26]
 8002fde:	4a1f      	ldr	r2, [pc, #124]	; (800305c <HAL_UART_RxCpltCallback+0x370>)
 8002fe0:	5cd3      	ldrb	r3, [r2, r3]
 8002fe2:	2b3f      	cmp	r3, #63	; 0x3f
 8002fe4:	d124      	bne.n	8003030 <HAL_UART_RxCpltCallback+0x344>
			{
				Flag_ShowStats = 60;
 8002fe6:	4b1e      	ldr	r3, [pc, #120]	; (8003060 <HAL_UART_RxCpltCallback+0x374>)
 8002fe8:	223c      	movs	r2, #60	; 0x3c
 8002fea:	601a      	str	r2, [r3, #0]
				sprintf(TxBuffer, "\r\nhelp: \r\n"
 8002fec:	4921      	ldr	r1, [pc, #132]	; (8003074 <HAL_UART_RxCpltCallback+0x388>)
 8002fee:	481a      	ldr	r0, [pc, #104]	; (8003058 <HAL_UART_RxCpltCallback+0x36c>)
 8002ff0:	f00b fe62 	bl	800ecb8 <siprintf>
			if (RxBuffer[start] == 'h' || RxBuffer[start] == 'H' || RxBuffer[start] == '?')
 8002ff4:	e01c      	b.n	8003030 <HAL_UART_RxCpltCallback+0x344>

		} else {
			// buffer overflow error:
//			sprintf(TxBuffer, "NAK RX BUFFER OVERFLOW ERROR %d\r\n", (len - RX_BFR_SIZE));
//			TxSize = strlen(TxBuffer);
			if(HAL_UART_GetError(&huart1)) {	//clear RX errors if occured
 8002ff6:	4820      	ldr	r0, [pc, #128]	; (8003078 <HAL_UART_RxCpltCallback+0x38c>)
 8002ff8:	f006 ff4e 	bl	8009e98 <HAL_UART_GetError>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d017      	beq.n	8003032 <HAL_UART_RxCpltCallback+0x346>
			        HAL_UART_DMAStop(&huart1);                          // STOP Uart
 8003002:	481d      	ldr	r0, [pc, #116]	; (8003078 <HAL_UART_RxCpltCallback+0x38c>)
 8003004:	f006 fbaa 	bl	800975c <HAL_UART_DMAStop>
			        MX_USART1_UART_Init();                              // INIT Uart
 8003008:	f7ff fd70 	bl	8002aec <MX_USART1_UART_Init>
			        HAL_UART_Receive_DMA(&huart1, RxBuffer, RX_BFR_SIZE);  // START Uart DMA
 800300c:	227f      	movs	r2, #127	; 0x7f
 800300e:	4913      	ldr	r1, [pc, #76]	; (800305c <HAL_UART_RxCpltCallback+0x370>)
 8003010:	4819      	ldr	r0, [pc, #100]	; (8003078 <HAL_UART_RxCpltCallback+0x38c>)
 8003012:	f006 fb4d 	bl	80096b0 <HAL_UART_Receive_DMA>
			        __HAL_UART_CLEAR_IDLEFLAG(&huart1);                 // Clear Idle IT-Flag
 8003016:	4b18      	ldr	r3, [pc, #96]	; (8003078 <HAL_UART_RxCpltCallback+0x38c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2210      	movs	r2, #16
 800301c:	621a      	str	r2, [r3, #32]
			        __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);        // Enable Idle Interrupt
 800301e:	4b16      	ldr	r3, [pc, #88]	; (8003078 <HAL_UART_RxCpltCallback+0x38c>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	4b14      	ldr	r3, [pc, #80]	; (8003078 <HAL_UART_RxCpltCallback+0x38c>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f042 0210 	orr.w	r2, r2, #16
 800302c:	601a      	str	r2, [r3, #0]
 800302e:	e000      	b.n	8003032 <HAL_UART_RxCpltCallback+0x346>
			if (RxBuffer[start] == 'h' || RxBuffer[start] == 'H' || RxBuffer[start] == '?')
 8003030:	bf00      	nop
			   }
		}

//		HAL_UART_Transmit_DMA(&huart1, (uint8_t*)TxBuffer, TxSize);						// send a response

		RxRollover = 0;																	// reset the Rollover variable
 8003032:	4b12      	ldr	r3, [pc, #72]	; (800307c <HAL_UART_RxCpltCallback+0x390>)
 8003034:	2200      	movs	r2, #0
 8003036:	701a      	strb	r2, [r3, #0]
	} else {
		// no idle flag? --> DMA rollover occurred
		RxRollover++;		// increment Rollover Counter
	}
}
 8003038:	e005      	b.n	8003046 <HAL_UART_RxCpltCallback+0x35a>
		RxRollover++;		// increment Rollover Counter
 800303a:	4b10      	ldr	r3, [pc, #64]	; (800307c <HAL_UART_RxCpltCallback+0x390>)
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	3301      	adds	r3, #1
 8003040:	b2da      	uxtb	r2, r3
 8003042:	4b0e      	ldr	r3, [pc, #56]	; (800307c <HAL_UART_RxCpltCallback+0x390>)
 8003044:	701a      	strb	r2, [r3, #0]
}
 8003046:	bf00      	nop
 8003048:	3728      	adds	r7, #40	; 0x28
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	200059a0 	.word	0x200059a0
 8003054:	08013550 	.word	0x08013550
 8003058:	20005dc4 	.word	0x20005dc4
 800305c:	20005d40 	.word	0x20005d40
 8003060:	20000264 	.word	0x20000264
 8003064:	200061cc 	.word	0x200061cc
 8003068:	20005c70 	.word	0x20005c70
 800306c:	08013578 	.word	0x08013578
 8003070:	08013594 	.word	0x08013594
 8003074:	080135b8 	.word	0x080135b8
 8003078:	20005bec 	.word	0x20005bec
 800307c:	2000023c 	.word	0x2000023c

08003080 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
	// UART Tx Complete Callback;
	TxCounter++;
 8003088:	4b05      	ldr	r3, [pc, #20]	; (80030a0 <HAL_UART_TxCpltCallback+0x20>)
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	3301      	adds	r3, #1
 800308e:	b2da      	uxtb	r2, r3
 8003090:	4b03      	ldr	r3, [pc, #12]	; (80030a0 <HAL_UART_TxCpltCallback+0x20>)
 8003092:	701a      	strb	r2, [r3, #0]
}
 8003094:	bf00      	nop
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr
 80030a0:	20000240 	.word	0x20000240

080030a4 <InverterOn_batteryAsBackup>:

void InverterOn_batteryAsBackup(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
	if (StatCurrentWh.DayDuration_current > 900)	//15 minutes in the day/after dawn
 80030a8:	4b97      	ldr	r3, [pc, #604]	; (8003308 <InverterOn_batteryAsBackup+0x264>)
 80030aa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80030ae:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80030b2:	d911      	bls.n	80030d8 <InverterOn_batteryAsBackup+0x34>
	{
		sprintf(TxBuffer+strlen(TxBuffer), "I1,");
 80030b4:	4895      	ldr	r0, [pc, #596]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 80030b6:	f7fd f88b 	bl	80001d0 <strlen>
 80030ba:	4603      	mov	r3, r0
 80030bc:	4a93      	ldr	r2, [pc, #588]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 80030be:	4413      	add	r3, r2
 80030c0:	4993      	ldr	r1, [pc, #588]	; (8003310 <InverterOn_batteryAsBackup+0x26c>)
 80030c2:	4618      	mov	r0, r3
 80030c4:	f00b fdf8 	bl	800ecb8 <siprintf>
		StatCurrentWs.Time_DuskTime = 0;		//clear "after dusk timer" - it's day
 80030c8:	4b92      	ldr	r3, [pc, #584]	; (8003314 <InverterOn_batteryAsBackup+0x270>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	655a      	str	r2, [r3, #84]	; 0x54
		StatCountFlagsWs.ChgStatSaved = 0;		//enable saving daytime stats at dusk
 80030ce:	4b92      	ldr	r3, [pc, #584]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	641a      	str	r2, [r3, #64]	; 0x40
#if HW_VER > 01
		BackupPowerON();						//now it's day for sure, enable backup battery for evening/dusk
 80030d4:	f7ff f84a 	bl	800216c <BackupPowerON>
#endif
	}
	StatCountFlagsWs.EmptyBattStatsSaved = 0;	//clear flag to enable saving stats at the end of discharge at night
 80030d8:	4b8f      	ldr	r3, [pc, #572]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 80030da:	2200      	movs	r2, #0
 80030dc:	64da      	str	r2, [r3, #76]	; 0x4c
	StatCountFlagsWs.StatsUpdated_pwrOff = 0;
 80030de:	4b8e      	ldr	r3, [pc, #568]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	651a      	str	r2, [r3, #80]	; 0x50
					//charge battery slightly?
					if (((Adc1Measurements.Batt_voltage) < (BATT_MIN_VOLTAGE-BATT_VOLTAGE_MINHYSTERESIS+VoltHysteresisDsChg))  &&
 80030e4:	4b8d      	ldr	r3, [pc, #564]	; (800331c <InverterOn_batteryAsBackup+0x278>)
 80030e6:	68da      	ldr	r2, [r3, #12]
 80030e8:	4b8d      	ldr	r3, [pc, #564]	; (8003320 <InverterOn_batteryAsBackup+0x27c>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f203 134b 	addw	r3, r3, #331	; 0x14b
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d222      	bcs.n	800313a <InverterOn_batteryAsBackup+0x96>
							((Adc1Measurements.Batt_voltage) > BATT_CRITICAL_MIN_VOLTAGE) &&
 80030f4:	4b89      	ldr	r3, [pc, #548]	; (800331c <InverterOn_batteryAsBackup+0x278>)
 80030f6:	68db      	ldr	r3, [r3, #12]
					if (((Adc1Measurements.Batt_voltage) < (BATT_MIN_VOLTAGE-BATT_VOLTAGE_MINHYSTERESIS+VoltHysteresisDsChg))  &&
 80030f8:	2b0f      	cmp	r3, #15
 80030fa:	d91e      	bls.n	800313a <InverterOn_batteryAsBackup+0x96>
							StatCurrentWs.Ws_BattRecharge < TOUT_BATTRECHARGE)	//prevent too long recharging (be carefoul, cleared every hour)
 80030fc:	4b85      	ldr	r3, [pc, #532]	; (8003314 <InverterOn_batteryAsBackup+0x270>)
 80030fe:	691b      	ldr	r3, [r3, #16]
							((Adc1Measurements.Batt_voltage) > BATT_CRITICAL_MIN_VOLTAGE) &&
 8003100:	2b05      	cmp	r3, #5
 8003102:	d81a      	bhi.n	800313a <InverterOn_batteryAsBackup+0x96>
					{//yes, re-charge battery
						sprintf(TxBuffer+strlen(TxBuffer), "I2,");
 8003104:	4881      	ldr	r0, [pc, #516]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 8003106:	f7fd f863 	bl	80001d0 <strlen>
 800310a:	4603      	mov	r3, r0
 800310c:	4a7f      	ldr	r2, [pc, #508]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 800310e:	4413      	add	r3, r2
 8003110:	4984      	ldr	r1, [pc, #528]	; (8003324 <InverterOn_batteryAsBackup+0x280>)
 8003112:	4618      	mov	r0, r3
 8003114:	f00b fdd0 	bl	800ecb8 <siprintf>
						BatteryMOS_ON();
 8003118:	f7ff f8f8 	bl	800230c <BatteryMOS_ON>
						VoltHysteresisDsChg = BATT_VOLTAGE_MINHYSTERESIS;	//hysteresis for min operation batery voltage
 800311c:	4b80      	ldr	r3, [pc, #512]	; (8003320 <InverterOn_batteryAsBackup+0x27c>)
 800311e:	2211      	movs	r2, #17
 8003120:	601a      	str	r2, [r3, #0]
						InverterMOS_OFF();	//tbd
 8003122:	f7ff f97b 	bl	800241c <InverterMOS_OFF>
						StatCountFlagsWs.Ws_BattRecharge=1;	//enable to count energy supplied for recharging, in 1Sectimer; will be cleared automatically
 8003126:	4b7c      	ldr	r3, [pc, #496]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 8003128:	2201      	movs	r2, #1
 800312a:	611a      	str	r2, [r3, #16]
						StatCountFlagsWs.Time_BattRecharge=1;	//set flag to prevent INV mos ON
 800312c:	4b7a      	ldr	r3, [pc, #488]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 800312e:	2201      	movs	r2, #1
 8003130:	615a      	str	r2, [r3, #20]
						StatCountFlagsWs.ChgAs=1;		//enable counting ampere-seconds
 8003132:	4b79      	ldr	r3, [pc, #484]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 8003134:	2201      	movs	r2, #1
 8003136:	659a      	str	r2, [r3, #88]	; 0x58
 8003138:	e0e4      	b.n	8003304 <InverterOn_batteryAsBackup+0x260>
					}
					else
					{//no need to recharge battery, check what else you can do
						sprintf(TxBuffer+strlen(TxBuffer), "I3,");
 800313a:	4874      	ldr	r0, [pc, #464]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 800313c:	f7fd f848 	bl	80001d0 <strlen>
 8003140:	4603      	mov	r3, r0
 8003142:	4a72      	ldr	r2, [pc, #456]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 8003144:	4413      	add	r3, r2
 8003146:	4978      	ldr	r1, [pc, #480]	; (8003328 <InverterOn_batteryAsBackup+0x284>)
 8003148:	4618      	mov	r0, r3
 800314a:	f00b fdb5 	bl	800ecb8 <siprintf>
						//prevent BatMosOff when no inv operation; MosOff only once when exiting from batt recharge
						if (StatCountFlagsWs.Time_BattRecharge) BatteryMOS_OFF();
 800314e:	4b72      	ldr	r3, [pc, #456]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 8003150:	695b      	ldr	r3, [r3, #20]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <InverterOn_batteryAsBackup+0xb6>
 8003156:	f7ff f919 	bl	800238c <BatteryMOS_OFF>
						VoltHysteresisDsChg = 0;
 800315a:	4b71      	ldr	r3, [pc, #452]	; (8003320 <InverterOn_batteryAsBackup+0x27c>)
 800315c:	2200      	movs	r2, #0
 800315e:	601a      	str	r2, [r3, #0]
						StatCountFlagsWs.Time_BattRecharge=0;	//reset flag to enable INV mos ON and disable counting time recharge
 8003160:	4b6d      	ldr	r3, [pc, #436]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 8003162:	2200      	movs	r2, #0
 8003164:	615a      	str	r2, [r3, #20]

						//switch INV ON only if not battery recharge AND Inverter reset procedure isnt in progress
						if (!FlagResetInverter) InverterMOS_ON();
 8003166:	4b71      	ldr	r3, [pc, #452]	; (800332c <InverterOn_batteryAsBackup+0x288>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <InverterOn_batteryAsBackup+0xce>
 800316e:	f7ff f93d 	bl	80023ec <InverterMOS_ON>
						//is inverter working?
						if (Adc1Measurements.Inv_current > INV_CURRENT_MIN_DAY)
 8003172:	4b6a      	ldr	r3, [pc, #424]	; (800331c <InverterOn_batteryAsBackup+0x278>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2bc8      	cmp	r3, #200	; 0xc8
 8003178:	d912      	bls.n	80031a0 <InverterOn_batteryAsBackup+0xfc>
						{//yes, inverter working
							sprintf(TxBuffer+strlen(TxBuffer), "I4,");
 800317a:	4864      	ldr	r0, [pc, #400]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 800317c:	f7fd f828 	bl	80001d0 <strlen>
 8003180:	4603      	mov	r3, r0
 8003182:	4a62      	ldr	r2, [pc, #392]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 8003184:	4413      	add	r3, r2
 8003186:	496a      	ldr	r1, [pc, #424]	; (8003330 <InverterOn_batteryAsBackup+0x28c>)
 8003188:	4618      	mov	r0, r3
 800318a:	f00b fd95 	bl	800ecb8 <siprintf>
							StatCountFlagsWs.Ws_Inverter=1;	//inverter working, enable to count energy, in 1Sectimer
 800318e:	4b62      	ldr	r3, [pc, #392]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 8003190:	2201      	movs	r2, #1
 8003192:	609a      	str	r2, [r3, #8]
							BatteryMOS_OFF();		//it's day, inv working-> switch off battery mos
 8003194:	f7ff f8fa 	bl	800238c <BatteryMOS_OFF>
							StatCountFlagsWs.InvFault = 0;	//flag to clear invfault occurence
 8003198:	4b5f      	ldr	r3, [pc, #380]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 800319a:	2200      	movs	r2, #0
 800319c:	635a      	str	r2, [r3, #52]	; 0x34
									}//end of battery fully charged
								}//end of batt not OK to charge
							}//end of inv reset  procedure not launched
						}//end of its day, inv not working
					}//end of no need to recharge battery
}
 800319e:	e0b1      	b.n	8003304 <InverterOn_batteryAsBackup+0x260>
							sprintf(TxBuffer+strlen(TxBuffer), "I5,");
 80031a0:	485a      	ldr	r0, [pc, #360]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 80031a2:	f7fd f815 	bl	80001d0 <strlen>
 80031a6:	4603      	mov	r3, r0
 80031a8:	4a58      	ldr	r2, [pc, #352]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 80031aa:	4413      	add	r3, r2
 80031ac:	4961      	ldr	r1, [pc, #388]	; (8003334 <InverterOn_batteryAsBackup+0x290>)
 80031ae:	4618      	mov	r0, r3
 80031b0:	f00b fd82 	bl	800ecb8 <siprintf>
							if (!StatCountFlagsWs.InvFault)
 80031b4:	4b58      	ldr	r3, [pc, #352]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 80031b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d111      	bne.n	80031e0 <InverterOn_batteryAsBackup+0x13c>
								sprintf(TxBuffer+strlen(TxBuffer), "I6,");
 80031bc:	4853      	ldr	r0, [pc, #332]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 80031be:	f7fd f807 	bl	80001d0 <strlen>
 80031c2:	4603      	mov	r3, r0
 80031c4:	4a51      	ldr	r2, [pc, #324]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 80031c6:	4413      	add	r3, r2
 80031c8:	495b      	ldr	r1, [pc, #364]	; (8003338 <InverterOn_batteryAsBackup+0x294>)
 80031ca:	4618      	mov	r0, r3
 80031cc:	f00b fd74 	bl	800ecb8 <siprintf>
									StatCurrentWh.InvFaultCntr++;
 80031d0:	4b4d      	ldr	r3, [pc, #308]	; (8003308 <InverterOn_batteryAsBackup+0x264>)
 80031d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d4:	3301      	adds	r3, #1
 80031d6:	4a4c      	ldr	r2, [pc, #304]	; (8003308 <InverterOn_batteryAsBackup+0x264>)
 80031d8:	6313      	str	r3, [r2, #48]	; 0x30
									StatCountFlagsWs.InvFault = 1;
 80031da:	4b4f      	ldr	r3, [pc, #316]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 80031dc:	2201      	movs	r2, #1
 80031de:	635a      	str	r2, [r3, #52]	; 0x34
							StatCountFlagsWs.Time_NoInv=1;	//enable to count time when inv is not working, in 1Sectimer
 80031e0:	4b4d      	ldr	r3, [pc, #308]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 80031e2:	2201      	movs	r2, #1
 80031e4:	619a      	str	r2, [r3, #24]
							ResetInverterDay();	//try reset inv
 80031e6:	f7fd fff1 	bl	80011cc <ResetInverterDay>
							if (!FlagResetInverter ) 			//if INV Reset procedure is not launched
 80031ea:	4b50      	ldr	r3, [pc, #320]	; (800332c <InverterOn_batteryAsBackup+0x288>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	f040 8088 	bne.w	8003304 <InverterOn_batteryAsBackup+0x260>
								sprintf(TxBuffer+strlen(TxBuffer), "I7,");
 80031f4:	4845      	ldr	r0, [pc, #276]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 80031f6:	f7fc ffeb 	bl	80001d0 <strlen>
 80031fa:	4603      	mov	r3, r0
 80031fc:	4a43      	ldr	r2, [pc, #268]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 80031fe:	4413      	add	r3, r2
 8003200:	494e      	ldr	r1, [pc, #312]	; (800333c <InverterOn_batteryAsBackup+0x298>)
 8003202:	4618      	mov	r0, r3
 8003204:	f00b fd58 	bl	800ecb8 <siprintf>
								if ((Adc1Measurements.Batt_voltage) < (BATT_MAX_VOLTAGE+VoltHysteresisChg)
 8003208:	4b44      	ldr	r3, [pc, #272]	; (800331c <InverterOn_batteryAsBackup+0x278>)
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	4b4c      	ldr	r3, [pc, #304]	; (8003340 <InverterOn_batteryAsBackup+0x29c>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f203 1389 	addw	r3, r3, #393	; 0x189
 8003214:	429a      	cmp	r2, r3
 8003216:	d21c      	bcs.n	8003252 <InverterOn_batteryAsBackup+0x1ae>
										&& Adc1Measurements.Batt_voltage > BATT_CRITICAL_MIN_VOLTAGE)
 8003218:	4b40      	ldr	r3, [pc, #256]	; (800331c <InverterOn_batteryAsBackup+0x278>)
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	2b0f      	cmp	r3, #15
 800321e:	d918      	bls.n	8003252 <InverterOn_batteryAsBackup+0x1ae>
									sprintf(TxBuffer+strlen(TxBuffer), "I8,");
 8003220:	483a      	ldr	r0, [pc, #232]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 8003222:	f7fc ffd5 	bl	80001d0 <strlen>
 8003226:	4603      	mov	r3, r0
 8003228:	4a38      	ldr	r2, [pc, #224]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 800322a:	4413      	add	r3, r2
 800322c:	4945      	ldr	r1, [pc, #276]	; (8003344 <InverterOn_batteryAsBackup+0x2a0>)
 800322e:	4618      	mov	r0, r3
 8003230:	f00b fd42 	bl	800ecb8 <siprintf>
									BatteryMOS_ON();
 8003234:	f7ff f86a 	bl	800230c <BatteryMOS_ON>
									StatCountFlagsWs.Ws_BattNoInv=1;	//enable to count energy to battery when INV isnt working, in 1Sectimer
 8003238:	4b37      	ldr	r3, [pc, #220]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 800323a:	2201      	movs	r2, #1
 800323c:	605a      	str	r2, [r3, #4]
									StatCountFlagsWs.ChgAs=1;		//enable counting ampere-seconds
 800323e:	4b36      	ldr	r3, [pc, #216]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 8003240:	2201      	movs	r2, #1
 8003242:	659a      	str	r2, [r3, #88]	; 0x58
									VoltHysteresisChg = BATT_VOLTAGE_MAXHYSTERESIS;
 8003244:	4b3e      	ldr	r3, [pc, #248]	; (8003340 <InverterOn_batteryAsBackup+0x29c>)
 8003246:	2212      	movs	r2, #18
 8003248:	601a      	str	r2, [r3, #0]
									StatCountFlagsWs.Chg_cycle_count = 0;	//when battery charging unlock flag enabling counting dschg cycles
 800324a:	4b33      	ldr	r3, [pc, #204]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 800324c:	2200      	movs	r2, #0
 800324e:	629a      	str	r2, [r3, #40]	; 0x28
 8003250:	e058      	b.n	8003304 <InverterOn_batteryAsBackup+0x260>
									sprintf(TxBuffer+strlen(TxBuffer), "I9,");
 8003252:	482e      	ldr	r0, [pc, #184]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 8003254:	f7fc ffbc 	bl	80001d0 <strlen>
 8003258:	4603      	mov	r3, r0
 800325a:	4a2c      	ldr	r2, [pc, #176]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 800325c:	4413      	add	r3, r2
 800325e:	493a      	ldr	r1, [pc, #232]	; (8003348 <InverterOn_batteryAsBackup+0x2a4>)
 8003260:	4618      	mov	r0, r3
 8003262:	f00b fd29 	bl	800ecb8 <siprintf>
									BatteryMOS_OFF();
 8003266:	f7ff f891 	bl	800238c <BatteryMOS_OFF>
									StatCountFlagsWs.Time_NoBattery2Chg=1;	//enable to count time without possibility to charge battery, in 1Sectimer
 800326a:	4b2b      	ldr	r3, [pc, #172]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 800326c:	2201      	movs	r2, #1
 800326e:	621a      	str	r2, [r3, #32]
									VoltHysteresisChg = 0;
 8003270:	4b33      	ldr	r3, [pc, #204]	; (8003340 <InverterOn_batteryAsBackup+0x29c>)
 8003272:	2200      	movs	r2, #0
 8003274:	601a      	str	r2, [r3, #0]
									if ((Adc1Measurements.Batt_voltage) > (BATT_MAX_VOLTAGE+VoltHysteresisChg))
 8003276:	4b29      	ldr	r3, [pc, #164]	; (800331c <InverterOn_batteryAsBackup+0x278>)
 8003278:	68da      	ldr	r2, [r3, #12]
 800327a:	4b31      	ldr	r3, [pc, #196]	; (8003340 <InverterOn_batteryAsBackup+0x29c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f203 1389 	addw	r3, r3, #393	; 0x189
 8003282:	429a      	cmp	r2, r3
 8003284:	d93e      	bls.n	8003304 <InverterOn_batteryAsBackup+0x260>
										sprintf(TxBuffer+strlen(TxBuffer), "I10,");
 8003286:	4821      	ldr	r0, [pc, #132]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 8003288:	f7fc ffa2 	bl	80001d0 <strlen>
 800328c:	4603      	mov	r3, r0
 800328e:	4a1f      	ldr	r2, [pc, #124]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 8003290:	4413      	add	r3, r2
 8003292:	492e      	ldr	r1, [pc, #184]	; (800334c <InverterOn_batteryAsBackup+0x2a8>)
 8003294:	4618      	mov	r0, r3
 8003296:	f00b fd0f 	bl	800ecb8 <siprintf>
										StatCurrentWh.Chg_Ah_lastFull=StatCurrentWh.Chg_Ah_current;	//store fully chg Ah
 800329a:	4b1b      	ldr	r3, [pc, #108]	; (8003308 <InverterOn_batteryAsBackup+0x264>)
 800329c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032a0:	4a19      	ldr	r2, [pc, #100]	; (8003308 <InverterOn_batteryAsBackup+0x264>)
 80032a2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
										if (!StatCountFlagsWs.Chg_cycle_c2 && StatCountFlagsWs.Chg_cycle_count)
 80032a6:	4b1c      	ldr	r3, [pc, #112]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 80032a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d115      	bne.n	80032da <InverterOn_batteryAsBackup+0x236>
 80032ae:	4b1a      	ldr	r3, [pc, #104]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 80032b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d011      	beq.n	80032da <InverterOn_batteryAsBackup+0x236>
											sprintf(TxBuffer+strlen(TxBuffer), "I11,");
 80032b6:	4815      	ldr	r0, [pc, #84]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 80032b8:	f7fc ff8a 	bl	80001d0 <strlen>
 80032bc:	4603      	mov	r3, r0
 80032be:	4a13      	ldr	r2, [pc, #76]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 80032c0:	4413      	add	r3, r2
 80032c2:	4923      	ldr	r1, [pc, #140]	; (8003350 <InverterOn_batteryAsBackup+0x2ac>)
 80032c4:	4618      	mov	r0, r3
 80032c6:	f00b fcf7 	bl	800ecb8 <siprintf>
											StatCurrentWh.Chg_Volt_lastFull = Adc1Measurements.Batt_voltage;	//store lastvoltage
 80032ca:	4b14      	ldr	r3, [pc, #80]	; (800331c <InverterOn_batteryAsBackup+0x278>)
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	4a0e      	ldr	r2, [pc, #56]	; (8003308 <InverterOn_batteryAsBackup+0x264>)
 80032d0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
											StatCountFlagsWs.Chg_cycle_c2 = 1;
 80032d4:	4b10      	ldr	r3, [pc, #64]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 80032d6:	2201      	movs	r2, #1
 80032d8:	631a      	str	r2, [r3, #48]	; 0x30
										if (!StatCountFlagsWs.Chg_cycle_count)
 80032da:	4b0f      	ldr	r3, [pc, #60]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 80032dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d110      	bne.n	8003304 <InverterOn_batteryAsBackup+0x260>
											sprintf(TxBuffer+strlen(TxBuffer), "I12,");
 80032e2:	480a      	ldr	r0, [pc, #40]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 80032e4:	f7fc ff74 	bl	80001d0 <strlen>
 80032e8:	4603      	mov	r3, r0
 80032ea:	4a08      	ldr	r2, [pc, #32]	; (800330c <InverterOn_batteryAsBackup+0x268>)
 80032ec:	4413      	add	r3, r2
 80032ee:	4919      	ldr	r1, [pc, #100]	; (8003354 <InverterOn_batteryAsBackup+0x2b0>)
 80032f0:	4618      	mov	r0, r3
 80032f2:	f00b fce1 	bl	800ecb8 <siprintf>
											StatCountFlagsWs.Chg_cycle_count = 1; //if not, set flag 'fully charged' to count/set only once
 80032f6:	4b08      	ldr	r3, [pc, #32]	; (8003318 <InverterOn_batteryAsBackup+0x274>)
 80032f8:	2201      	movs	r2, #1
 80032fa:	629a      	str	r2, [r3, #40]	; 0x28
											StatCurrentWh.Dschg_Ah_current=0;	//clear discharge Ah
 80032fc:	4b02      	ldr	r3, [pc, #8]	; (8003308 <InverterOn_batteryAsBackup+0x264>)
 80032fe:	2200      	movs	r2, #0
 8003300:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8003302:	e7ff      	b.n	8003304 <InverterOn_batteryAsBackup+0x260>
 8003304:	bf00      	nop
 8003306:	bd80      	pop	{r7, pc}
 8003308:	20005a34 	.word	0x20005a34
 800330c:	20005dc4 	.word	0x20005dc4
 8003310:	08013860 	.word	0x08013860
 8003314:	20005c98 	.word	0x20005c98
 8003318:	200059c4 	.word	0x200059c4
 800331c:	200059a0 	.word	0x200059a0
 8003320:	2000025c 	.word	0x2000025c
 8003324:	08013864 	.word	0x08013864
 8003328:	08013868 	.word	0x08013868
 800332c:	200061c8 	.word	0x200061c8
 8003330:	0801386c 	.word	0x0801386c
 8003334:	08013870 	.word	0x08013870
 8003338:	08013874 	.word	0x08013874
 800333c:	08013878 	.word	0x08013878
 8003340:	20000258 	.word	0x20000258
 8003344:	0801387c 	.word	0x0801387c
 8003348:	08013880 	.word	0x08013880
 800334c:	08013884 	.word	0x08013884
 8003350:	0801388c 	.word	0x0801388c
 8003354:	08013894 	.word	0x08013894

08003358 <InvOn_DischBattAtDay>:

void InvOn_DischBattAtDay(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
	//switch INV ON only if  Inverter reset procedure isnt in progress
	if (!FlagResetInverter) InverterMOS_ON();
 800335c:	4b3e      	ldr	r3, [pc, #248]	; (8003458 <InvOn_DischBattAtDay+0x100>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d101      	bne.n	8003368 <InvOn_DischBattAtDay+0x10>
 8003364:	f7ff f842 	bl	80023ec <InverterMOS_ON>
	//is inverter working?
	if (Adc1Measurements.Inv_current > INV_CURRENT_MIN_DAY)
 8003368:	4b3c      	ldr	r3, [pc, #240]	; (800345c <InvOn_DischBattAtDay+0x104>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2bc8      	cmp	r3, #200	; 0xc8
 800336e:	d911      	bls.n	8003394 <InvOn_DischBattAtDay+0x3c>
	{//yes, inverter working
		StatCountFlagsWs.Ws_Inverter=1;	//inverter working, enable to count energy, in 1Sectimer
 8003370:	4b3b      	ldr	r3, [pc, #236]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 8003372:	2201      	movs	r2, #1
 8003374:	609a      	str	r2, [r3, #8]
		if (Adc1Measurements.PV_current < (INV_CURRENT_MAX/2)) BatteryMOS_ON();		//it's day, inv working, but not full sun-> connect battery as well
 8003376:	4b39      	ldr	r3, [pc, #228]	; (800345c <InvOn_DischBattAtDay+0x104>)
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f240 22a2 	movw	r2, #674	; 0x2a2
 800337e:	4293      	cmp	r3, r2
 8003380:	d802      	bhi.n	8003388 <InvOn_DischBattAtDay+0x30>
 8003382:	f7fe ffc3 	bl	800230c <BatteryMOS_ON>
 8003386:	e001      	b.n	800338c <InvOn_DischBattAtDay+0x34>
		else BatteryMOS_OFF();											//it's full sun, leave Inverter without battery
 8003388:	f7ff f800 	bl	800238c <BatteryMOS_OFF>
		StatCountFlagsWs.InvFault = 0;	//flag to clear inv fault occurence
 800338c:	4b34      	ldr	r3, [pc, #208]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 800338e:	2200      	movs	r2, #0
 8003390:	635a      	str	r2, [r3, #52]	; 0x34
					}
				}//end of battery fully charged
			}//end of batt not OK to charge
		}//end of inv reset  procedure not launched
	}//end of its day, inv not working
}
 8003392:	e05f      	b.n	8003454 <InvOn_DischBattAtDay+0xfc>
		if (!StatCountFlagsWs.InvFault)
 8003394:	4b32      	ldr	r3, [pc, #200]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 8003396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003398:	2b00      	cmp	r3, #0
 800339a:	d107      	bne.n	80033ac <InvOn_DischBattAtDay+0x54>
				StatCurrentWh.InvFaultCntr++;
 800339c:	4b31      	ldr	r3, [pc, #196]	; (8003464 <InvOn_DischBattAtDay+0x10c>)
 800339e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a0:	3301      	adds	r3, #1
 80033a2:	4a30      	ldr	r2, [pc, #192]	; (8003464 <InvOn_DischBattAtDay+0x10c>)
 80033a4:	6313      	str	r3, [r2, #48]	; 0x30
				StatCountFlagsWs.InvFault = 1;
 80033a6:	4b2e      	ldr	r3, [pc, #184]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 80033a8:	2201      	movs	r2, #1
 80033aa:	635a      	str	r2, [r3, #52]	; 0x34
		StatCountFlagsWs.Time_NoInv=1;	//enable to count time when inv is not working, in 1Sectimer
 80033ac:	4b2c      	ldr	r3, [pc, #176]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 80033ae:	2201      	movs	r2, #1
 80033b0:	619a      	str	r2, [r3, #24]
		ResetInverterDay();	//try reset inv
 80033b2:	f7fd ff0b 	bl	80011cc <ResetInverterDay>
		if (!FlagResetInverter ) 			//if INV Reset procedure is not launched
 80033b6:	4b28      	ldr	r3, [pc, #160]	; (8003458 <InvOn_DischBattAtDay+0x100>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d14a      	bne.n	8003454 <InvOn_DischBattAtDay+0xfc>
			if ((Adc1Measurements.Batt_voltage) < (BATT_MAX_VOLTAGE+VoltHysteresisChg)
 80033be:	4b27      	ldr	r3, [pc, #156]	; (800345c <InvOn_DischBattAtDay+0x104>)
 80033c0:	68da      	ldr	r2, [r3, #12]
 80033c2:	4b29      	ldr	r3, [pc, #164]	; (8003468 <InvOn_DischBattAtDay+0x110>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f203 1389 	addw	r3, r3, #393	; 0x189
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d212      	bcs.n	80033f4 <InvOn_DischBattAtDay+0x9c>
					&& Adc1Measurements.Batt_voltage > BATT_CRITICAL_MIN_VOLTAGE)
 80033ce:	4b23      	ldr	r3, [pc, #140]	; (800345c <InvOn_DischBattAtDay+0x104>)
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	2b0f      	cmp	r3, #15
 80033d4:	d90e      	bls.n	80033f4 <InvOn_DischBattAtDay+0x9c>
				BatteryMOS_ON();
 80033d6:	f7fe ff99 	bl	800230c <BatteryMOS_ON>
				StatCountFlagsWs.Ws_BattNoInv=1;	//enable to count energy to battery when INV isnt working, in 1Sectimer
 80033da:	4b21      	ldr	r3, [pc, #132]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 80033dc:	2201      	movs	r2, #1
 80033de:	605a      	str	r2, [r3, #4]
				StatCountFlagsWs.ChgAs=1;		//enable counting ampere-seconds
 80033e0:	4b1f      	ldr	r3, [pc, #124]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 80033e2:	2201      	movs	r2, #1
 80033e4:	659a      	str	r2, [r3, #88]	; 0x58
				VoltHysteresisChg = BATT_VOLTAGE_MAXHYSTERESIS;
 80033e6:	4b20      	ldr	r3, [pc, #128]	; (8003468 <InvOn_DischBattAtDay+0x110>)
 80033e8:	2212      	movs	r2, #18
 80033ea:	601a      	str	r2, [r3, #0]
				StatCountFlagsWs.Chg_cycle_count = 0;	//when battery charging unlock flag enabling counting dschg cycles
 80033ec:	4b1c      	ldr	r3, [pc, #112]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80033f2:	e02f      	b.n	8003454 <InvOn_DischBattAtDay+0xfc>
				BatteryMOS_OFF();
 80033f4:	f7fe ffca 	bl	800238c <BatteryMOS_OFF>
				StatCountFlagsWs.Time_NoBattery2Chg=1;	//enable to count time without possibility to charge battery, in 1Sectimer
 80033f8:	4b19      	ldr	r3, [pc, #100]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 80033fa:	2201      	movs	r2, #1
 80033fc:	621a      	str	r2, [r3, #32]
				VoltHysteresisChg = 0;
 80033fe:	4b1a      	ldr	r3, [pc, #104]	; (8003468 <InvOn_DischBattAtDay+0x110>)
 8003400:	2200      	movs	r2, #0
 8003402:	601a      	str	r2, [r3, #0]
				if ((Adc1Measurements.Batt_voltage) > (BATT_MAX_VOLTAGE+VoltHysteresisChg))
 8003404:	4b15      	ldr	r3, [pc, #84]	; (800345c <InvOn_DischBattAtDay+0x104>)
 8003406:	68da      	ldr	r2, [r3, #12]
 8003408:	4b17      	ldr	r3, [pc, #92]	; (8003468 <InvOn_DischBattAtDay+0x110>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f203 1389 	addw	r3, r3, #393	; 0x189
 8003410:	429a      	cmp	r2, r3
 8003412:	d91f      	bls.n	8003454 <InvOn_DischBattAtDay+0xfc>
					StatCurrentWh.Chg_Ah_lastFull=StatCurrentWh.Chg_Ah_current;	//store fully chg Ah
 8003414:	4b13      	ldr	r3, [pc, #76]	; (8003464 <InvOn_DischBattAtDay+0x10c>)
 8003416:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800341a:	4a12      	ldr	r2, [pc, #72]	; (8003464 <InvOn_DischBattAtDay+0x10c>)
 800341c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
					if (!StatCountFlagsWs.Chg_cycle_c2 && StatCountFlagsWs.Chg_cycle_count)
 8003420:	4b0f      	ldr	r3, [pc, #60]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 8003422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10b      	bne.n	8003440 <InvOn_DischBattAtDay+0xe8>
 8003428:	4b0d      	ldr	r3, [pc, #52]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 800342a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342c:	2b00      	cmp	r3, #0
 800342e:	d007      	beq.n	8003440 <InvOn_DischBattAtDay+0xe8>
						StatCurrentWh.Chg_Volt_lastFull = Adc1Measurements.Batt_voltage;	//store lastvoltage
 8003430:	4b0a      	ldr	r3, [pc, #40]	; (800345c <InvOn_DischBattAtDay+0x104>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	4a0b      	ldr	r2, [pc, #44]	; (8003464 <InvOn_DischBattAtDay+0x10c>)
 8003436:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
						StatCountFlagsWs.Chg_cycle_c2 = 1;
 800343a:	4b09      	ldr	r3, [pc, #36]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 800343c:	2201      	movs	r2, #1
 800343e:	631a      	str	r2, [r3, #48]	; 0x30
					if (!StatCountFlagsWs.Chg_cycle_count)
 8003440:	4b07      	ldr	r3, [pc, #28]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 8003442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003444:	2b00      	cmp	r3, #0
 8003446:	d105      	bne.n	8003454 <InvOn_DischBattAtDay+0xfc>
						StatCountFlagsWs.Chg_cycle_count = 1; //if not, set flag 'fully charged' to count/set only once
 8003448:	4b05      	ldr	r3, [pc, #20]	; (8003460 <InvOn_DischBattAtDay+0x108>)
 800344a:	2201      	movs	r2, #1
 800344c:	629a      	str	r2, [r3, #40]	; 0x28
						StatCurrentWh.Dschg_Ah_current=0;	//clear discharge Ah
 800344e:	4b05      	ldr	r3, [pc, #20]	; (8003464 <InvOn_DischBattAtDay+0x10c>)
 8003450:	2200      	movs	r2, #0
 8003452:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8003454:	bf00      	nop
 8003456:	bd80      	pop	{r7, pc}
 8003458:	200061c8 	.word	0x200061c8
 800345c:	200059a0 	.word	0x200059a0
 8003460:	200059c4 	.word	0x200059c4
 8003464:	20005a34 	.word	0x20005a34
 8003468:	20000258 	.word	0x20000258

0800346c <DischargeProcedure>:

void DischargeProcedure(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
	//VoltHysteresisChg = 0;		//leave Chg hysteresis elevated for transition period during dusk
	StatCountFlagsWs.Time_BattRecharge=0;	//you cant recharge during night, resetting the procedure state
 8003470:	4b92      	ldr	r3, [pc, #584]	; (80036bc <DischargeProcedure+0x250>)
 8003472:	2200      	movs	r2, #0
 8003474:	615a      	str	r2, [r3, #20]
	StatCountFlagsWs.Time_NightTime=1;	//its nighttime, enable to count nightime in 1Sectimer
 8003476:	4b91      	ldr	r3, [pc, #580]	; (80036bc <DischargeProcedure+0x250>)
 8003478:	2201      	movs	r2, #1
 800347a:	61da      	str	r2, [r3, #28]
	StatCountFlagsWs.Time_DuskTime=1;	//its nightitme, enable flag to count time passed from recent dusk;
 800347c:	4b8f      	ldr	r3, [pc, #572]	; (80036bc <DischargeProcedure+0x250>)
 800347e:	2201      	movs	r2, #1
 8003480:	655a      	str	r2, [r3, #84]	; 0x54
	if (StatCurrentWs.Time_DuskTime > TIME_LOW_I_4NIGHT && !StatCountFlagsWs.StatsUpdated_pwrOff)	//45 minutes in the night/after dusk store Chg_Ah_last
 8003482:	4b8f      	ldr	r3, [pc, #572]	; (80036c0 <DischargeProcedure+0x254>)
 8003484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003486:	2b12      	cmp	r3, #18
 8003488:	d910      	bls.n	80034ac <DischargeProcedure+0x40>
 800348a:	4b8c      	ldr	r3, [pc, #560]	; (80036bc <DischargeProcedure+0x250>)
 800348c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800348e:	2b00      	cmp	r3, #0
 8003490:	d10c      	bne.n	80034ac <DischargeProcedure+0x40>
	{
		sprintf(TxBuffer+strlen(TxBuffer), "D1,");
 8003492:	488c      	ldr	r0, [pc, #560]	; (80036c4 <DischargeProcedure+0x258>)
 8003494:	f7fc fe9c 	bl	80001d0 <strlen>
 8003498:	4603      	mov	r3, r0
 800349a:	4a8a      	ldr	r2, [pc, #552]	; (80036c4 <DischargeProcedure+0x258>)
 800349c:	4413      	add	r3, r2
 800349e:	498a      	ldr	r1, [pc, #552]	; (80036c8 <DischargeProcedure+0x25c>)
 80034a0:	4618      	mov	r0, r3
 80034a2:	f00b fc09 	bl	800ecb8 <siprintf>
		//StatCurrentWh.DayDuration_current = 0;
		StatCountFlagsWs.Dschg_cycle_count = 0;		//clr flag to enable dschg counter when batt empty
 80034a6:	4b85      	ldr	r3, [pc, #532]	; (80036bc <DischargeProcedure+0x250>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	625a      	str	r2, [r3, #36]	; 0x24
		//StatCountFlagsWs.ChgStatSaved = 0; 		//clr flag to enable dschg counter when batt empty

	}
	//batt OK to discharge?
	if (Adc1Measurements.Batt_voltage > (BATT_MIN_VOLTAGE-VoltHysteresisDsChg))
 80034ac:	4b87      	ldr	r3, [pc, #540]	; (80036cc <DischargeProcedure+0x260>)
 80034ae:	68da      	ldr	r2, [r3, #12]
 80034b0:	4b87      	ldr	r3, [pc, #540]	; (80036d0 <DischargeProcedure+0x264>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f5c3 73ae 	rsb	r3, r3, #348	; 0x15c
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d955      	bls.n	8003568 <DischargeProcedure+0xfc>
	{//yes, OK to discharge
		sprintf(TxBuffer+strlen(TxBuffer), "D2,");
 80034bc:	4881      	ldr	r0, [pc, #516]	; (80036c4 <DischargeProcedure+0x258>)
 80034be:	f7fc fe87 	bl	80001d0 <strlen>
 80034c2:	4603      	mov	r3, r0
 80034c4:	4a7f      	ldr	r2, [pc, #508]	; (80036c4 <DischargeProcedure+0x258>)
 80034c6:	4413      	add	r3, r2
 80034c8:	4982      	ldr	r1, [pc, #520]	; (80036d4 <DischargeProcedure+0x268>)
 80034ca:	4618      	mov	r0, r3
 80034cc:	f00b fbf4 	bl	800ecb8 <siprintf>
		StatCountFlagsWs.Dschg_cycle_count = 0;		//clear flag to enable dschg counter when batt empty
 80034d0:	4b7a      	ldr	r3, [pc, #488]	; (80036bc <DischargeProcedure+0x250>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	625a      	str	r2, [r3, #36]	; 0x24
		if (!FlagResetInverter)
 80034d6:	4b80      	ldr	r3, [pc, #512]	; (80036d8 <DischargeProcedure+0x26c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d10b      	bne.n	80034f6 <DischargeProcedure+0x8a>
		{//if inverter reset procedure isn't in progress, turn on batt mos and inv mos
			sprintf(TxBuffer+strlen(TxBuffer), "D3,");
 80034de:	4879      	ldr	r0, [pc, #484]	; (80036c4 <DischargeProcedure+0x258>)
 80034e0:	f7fc fe76 	bl	80001d0 <strlen>
 80034e4:	4603      	mov	r3, r0
 80034e6:	4a77      	ldr	r2, [pc, #476]	; (80036c4 <DischargeProcedure+0x258>)
 80034e8:	4413      	add	r3, r2
 80034ea:	497c      	ldr	r1, [pc, #496]	; (80036dc <DischargeProcedure+0x270>)
 80034ec:	4618      	mov	r0, r3
 80034ee:	f00b fbe3 	bl	800ecb8 <siprintf>
			//BatteryMOS_ON();
			DelayedInvMosOn();
 80034f2:	f7fd fdbb 	bl	800106c <DelayedInvMosOn>
		}
		ResetInverterNight();
 80034f6:	f7fd ff77 	bl	80013e8 <ResetInverterNight>
		VoltHysteresisDsChg = BATT_VOLTAGE_MINHYSTERESIS;	//hysteresis for discharge
 80034fa:	4b75      	ldr	r3, [pc, #468]	; (80036d0 <DischargeProcedure+0x264>)
 80034fc:	2211      	movs	r2, #17
 80034fe:	601a      	str	r2, [r3, #0]
		if (FlagInverterMOS)
 8003500:	4b77      	ldr	r3, [pc, #476]	; (80036e0 <DischargeProcedure+0x274>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00f      	beq.n	8003528 <DischargeProcedure+0xbc>
		{
			sprintf(TxBuffer+strlen(TxBuffer), "D4,");
 8003508:	486e      	ldr	r0, [pc, #440]	; (80036c4 <DischargeProcedure+0x258>)
 800350a:	f7fc fe61 	bl	80001d0 <strlen>
 800350e:	4603      	mov	r3, r0
 8003510:	4a6c      	ldr	r2, [pc, #432]	; (80036c4 <DischargeProcedure+0x258>)
 8003512:	4413      	add	r3, r2
 8003514:	4973      	ldr	r1, [pc, #460]	; (80036e4 <DischargeProcedure+0x278>)
 8003516:	4618      	mov	r0, r3
 8003518:	f00b fbce 	bl	800ecb8 <siprintf>
			StatCountFlagsWs.Ws_BattOut=1;	//enable to count energy taken from battery in 1Sectimer
 800351c:	4b67      	ldr	r3, [pc, #412]	; (80036bc <DischargeProcedure+0x250>)
 800351e:	2201      	movs	r2, #1
 8003520:	60da      	str	r2, [r3, #12]
			StatCountFlagsWs.DschgAs=1;		//enable counting ampere-seconds
 8003522:	4b66      	ldr	r3, [pc, #408]	; (80036bc <DischargeProcedure+0x250>)
 8003524:	2201      	movs	r2, #1
 8003526:	65da      	str	r2, [r3, #92]	; 0x5c
		}
		if (Adc1Measurements.Inv_current > INV_CURRENT_MIN_NIGHT)
 8003528:	4b68      	ldr	r3, [pc, #416]	; (80036cc <DischargeProcedure+0x260>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2bfa      	cmp	r3, #250	; 0xfa
 800352e:	f240 80c3 	bls.w	80036b8 <DischargeProcedure+0x24c>
			if (StatCountFlagsWs.Chg_cycle_count)
 8003532:	4b62      	ldr	r3, [pc, #392]	; (80036bc <DischargeProcedure+0x250>)
 8003534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003536:	2b00      	cmp	r3, #0
 8003538:	f000 80be 	beq.w	80036b8 <DischargeProcedure+0x24c>
			{	//if battery was fully charged before night, increment counter of charge cycles as night starts
				sprintf(TxBuffer+strlen(TxBuffer), "D5,");
 800353c:	4861      	ldr	r0, [pc, #388]	; (80036c4 <DischargeProcedure+0x258>)
 800353e:	f7fc fe47 	bl	80001d0 <strlen>
 8003542:	4603      	mov	r3, r0
 8003544:	4a5f      	ldr	r2, [pc, #380]	; (80036c4 <DischargeProcedure+0x258>)
 8003546:	4413      	add	r3, r2
 8003548:	4967      	ldr	r1, [pc, #412]	; (80036e8 <DischargeProcedure+0x27c>)
 800354a:	4618      	mov	r0, r3
 800354c:	f00b fbb4 	bl	800ecb8 <siprintf>
				StatCountFlagsWs.Chg_cycle_count=0;
 8003550:	4b5a      	ldr	r3, [pc, #360]	; (80036bc <DischargeProcedure+0x250>)
 8003552:	2200      	movs	r2, #0
 8003554:	629a      	str	r2, [r3, #40]	; 0x28
				StatCountFlagsWs.Chg_cycle_c2=0;
 8003556:	4b59      	ldr	r3, [pc, #356]	; (80036bc <DischargeProcedure+0x250>)
 8003558:	2200      	movs	r2, #0
 800355a:	631a      	str	r2, [r3, #48]	; 0x30
				StatCurrentWh.Chg_cycle_count++;
 800355c:	4b63      	ldr	r3, [pc, #396]	; (80036ec <DischargeProcedure+0x280>)
 800355e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003560:	3301      	adds	r3, #1
 8003562:	4a62      	ldr	r2, [pc, #392]	; (80036ec <DischargeProcedure+0x280>)
 8003564:	6293      	str	r3, [r2, #40]	; 0x28
			BatteryMOS_OFF();		//shut off controller completely
			StatCountFlagsWs.StatsUpdated_pwrOff = 0;				//likely it will be cleared by reset
			}
		}
	}
}
 8003566:	e0a7      	b.n	80036b8 <DischargeProcedure+0x24c>
		sprintf(TxBuffer+strlen(TxBuffer), "D6,");
 8003568:	4856      	ldr	r0, [pc, #344]	; (80036c4 <DischargeProcedure+0x258>)
 800356a:	f7fc fe31 	bl	80001d0 <strlen>
 800356e:	4603      	mov	r3, r0
 8003570:	4a54      	ldr	r2, [pc, #336]	; (80036c4 <DischargeProcedure+0x258>)
 8003572:	4413      	add	r3, r2
 8003574:	495e      	ldr	r1, [pc, #376]	; (80036f0 <DischargeProcedure+0x284>)
 8003576:	4618      	mov	r0, r3
 8003578:	f00b fb9e 	bl	800ecb8 <siprintf>
		VoltHysteresisDsChg = 0;
 800357c:	4b54      	ldr	r3, [pc, #336]	; (80036d0 <DischargeProcedure+0x264>)
 800357e:	2200      	movs	r2, #0
 8003580:	601a      	str	r2, [r3, #0]
		VoltHysteresisChg = 0;		//most likely will be cleared by uP reset anyway
 8003582:	4b5c      	ldr	r3, [pc, #368]	; (80036f4 <DischargeProcedure+0x288>)
 8003584:	2200      	movs	r2, #0
 8003586:	601a      	str	r2, [r3, #0]
			InverterMOS_OFF();		//disconnect load (HW 01)
 8003588:	f7fe ff48 	bl	800241c <InverterMOS_OFF>
			BatteryMOS_ON();		//battery can be left ON - sometimes on cloudy evenings when battery depleted there is small current left in PV. below 100mA it can,t be consumed by inverter anyway.
 800358c:	f7fe febe 	bl	800230c <BatteryMOS_ON>
		if (Uptime.hours && Uptime.minutes == TICKS_ONEHOUR	//shut off/disconnect backup and batt pwr only if its dusk (not dawn) and update stats on last minute of the hour hour
 8003590:	4b59      	ldr	r3, [pc, #356]	; (80036f8 <DischargeProcedure+0x28c>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d06c      	beq.n	8003672 <DischargeProcedure+0x206>
 8003598:	4b57      	ldr	r3, [pc, #348]	; (80036f8 <DischargeProcedure+0x28c>)
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	2b02      	cmp	r3, #2
 800359e:	d168      	bne.n	8003672 <DischargeProcedure+0x206>
				&& !StatCountFlagsWs.Dschg_cycle_count
 80035a0:	4b46      	ldr	r3, [pc, #280]	; (80036bc <DischargeProcedure+0x250>)
 80035a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d164      	bne.n	8003672 <DischargeProcedure+0x206>
				&& StatCurrentWs.Time_DuskTime > TIME_LOW_I_4NIGHT)
 80035a8:	4b45      	ldr	r3, [pc, #276]	; (80036c0 <DischargeProcedure+0x254>)
 80035aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ac:	2b12      	cmp	r3, #18
 80035ae:	d960      	bls.n	8003672 <DischargeProcedure+0x206>
			sprintf(TxBuffer+strlen(TxBuffer), "D7,");
 80035b0:	4844      	ldr	r0, [pc, #272]	; (80036c4 <DischargeProcedure+0x258>)
 80035b2:	f7fc fe0d 	bl	80001d0 <strlen>
 80035b6:	4603      	mov	r3, r0
 80035b8:	4a42      	ldr	r2, [pc, #264]	; (80036c4 <DischargeProcedure+0x258>)
 80035ba:	4413      	add	r3, r2
 80035bc:	494f      	ldr	r1, [pc, #316]	; (80036fc <DischargeProcedure+0x290>)
 80035be:	4618      	mov	r0, r3
 80035c0:	f00b fb7a 	bl	800ecb8 <siprintf>
			StatCurrentWh.Chg_Ah_3 = StatCurrentWh.Chg_Ah_2;		//chg stats
 80035c4:	4b49      	ldr	r3, [pc, #292]	; (80036ec <DischargeProcedure+0x280>)
 80035c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035ca:	4a48      	ldr	r2, [pc, #288]	; (80036ec <DischargeProcedure+0x280>)
 80035cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
			StatCurrentWh.Chg_Ah_2 = StatCurrentWh.Chg_Ah_1;
 80035d0:	4b46      	ldr	r3, [pc, #280]	; (80036ec <DischargeProcedure+0x280>)
 80035d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d6:	4a45      	ldr	r2, [pc, #276]	; (80036ec <DischargeProcedure+0x280>)
 80035d8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
			StatCurrentWh.Chg_Ah_1 = StatCurrentWh.Chg_Ah_last;
 80035dc:	4b43      	ldr	r3, [pc, #268]	; (80036ec <DischargeProcedure+0x280>)
 80035de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035e2:	4a42      	ldr	r2, [pc, #264]	; (80036ec <DischargeProcedure+0x280>)
 80035e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
			StatCurrentWh.Chg_Ah_last = StatCurrentWh.Chg_Ah_current;
 80035e8:	4b40      	ldr	r3, [pc, #256]	; (80036ec <DischargeProcedure+0x280>)
 80035ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035ee:	4a3f      	ldr	r2, [pc, #252]	; (80036ec <DischargeProcedure+0x280>)
 80035f0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
			StatCurrentWh.DayDuration_3 = StatCurrentWh.DayDuration_2;
 80035f4:	4b3d      	ldr	r3, [pc, #244]	; (80036ec <DischargeProcedure+0x280>)
 80035f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80035fa:	4a3c      	ldr	r2, [pc, #240]	; (80036ec <DischargeProcedure+0x280>)
 80035fc:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
			StatCurrentWh.DayDuration_2 = StatCurrentWh.DayDuration_1;
 8003600:	4b3a      	ldr	r3, [pc, #232]	; (80036ec <DischargeProcedure+0x280>)
 8003602:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003606:	4a39      	ldr	r2, [pc, #228]	; (80036ec <DischargeProcedure+0x280>)
 8003608:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
			StatCurrentWh.DayDuration_1 = StatCurrentWh.DayDuration_current;
 800360c:	4b37      	ldr	r3, [pc, #220]	; (80036ec <DischargeProcedure+0x280>)
 800360e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003612:	4a36      	ldr	r2, [pc, #216]	; (80036ec <DischargeProcedure+0x280>)
 8003614:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
			StatCurrentWh.Dschg_Ah_lastFull_3 = StatCurrentWh.Dschg_Ah_lastFull_2;		//dchg stats
 8003618:	4b34      	ldr	r3, [pc, #208]	; (80036ec <DischargeProcedure+0x280>)
 800361a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800361c:	4a33      	ldr	r2, [pc, #204]	; (80036ec <DischargeProcedure+0x280>)
 800361e:	6793      	str	r3, [r2, #120]	; 0x78
			StatCurrentWh.Dschg_Ah_lastFull_2 = StatCurrentWh.Dschg_Ah_lastFull_1;
 8003620:	4b32      	ldr	r3, [pc, #200]	; (80036ec <DischargeProcedure+0x280>)
 8003622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003624:	4a31      	ldr	r2, [pc, #196]	; (80036ec <DischargeProcedure+0x280>)
 8003626:	6753      	str	r3, [r2, #116]	; 0x74
			StatCurrentWh.Dschg_Ah_lastFull_1 = StatCurrentWh.Dschg_Ah_lastFull;
 8003628:	4b30      	ldr	r3, [pc, #192]	; (80036ec <DischargeProcedure+0x280>)
 800362a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800362c:	4a2f      	ldr	r2, [pc, #188]	; (80036ec <DischargeProcedure+0x280>)
 800362e:	6713      	str	r3, [r2, #112]	; 0x70
			StatCurrentWh.Dschg_Ah_lastFull = StatCurrentWh.Dschg_Ah_current;	//store fully dschg Ah
 8003630:	4b2e      	ldr	r3, [pc, #184]	; (80036ec <DischargeProcedure+0x280>)
 8003632:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003634:	4a2d      	ldr	r2, [pc, #180]	; (80036ec <DischargeProcedure+0x280>)
 8003636:	66d3      	str	r3, [r2, #108]	; 0x6c
			StatCurrentWh.Dschg_Volt_lastFull = Adc1Measurements.Batt_voltage;
 8003638:	4b24      	ldr	r3, [pc, #144]	; (80036cc <DischargeProcedure+0x260>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	4a2b      	ldr	r2, [pc, #172]	; (80036ec <DischargeProcedure+0x280>)
 800363e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
			StatCountFlagsWs.Chg_cycle_c2 = 0;
 8003642:	4b1e      	ldr	r3, [pc, #120]	; (80036bc <DischargeProcedure+0x250>)
 8003644:	2200      	movs	r2, #0
 8003646:	631a      	str	r2, [r3, #48]	; 0x30
			StatCurrentWh.Dschg_cycle_count++;	//count only once
 8003648:	4b28      	ldr	r3, [pc, #160]	; (80036ec <DischargeProcedure+0x280>)
 800364a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364c:	3301      	adds	r3, #1
 800364e:	4a27      	ldr	r2, [pc, #156]	; (80036ec <DischargeProcedure+0x280>)
 8003650:	6253      	str	r3, [r2, #36]	; 0x24
			StatCountFlagsWs.Chg_cycle_count = 0;	//most likely will be cleared by system reset
 8003652:	4b1a      	ldr	r3, [pc, #104]	; (80036bc <DischargeProcedure+0x250>)
 8003654:	2200      	movs	r2, #0
 8003656:	629a      	str	r2, [r3, #40]	; 0x28
			StatCurrentWh.Chg_Ah_current=0;	//clear charge Ah, likely ill be cleared by reset
 8003658:	4b24      	ldr	r3, [pc, #144]	; (80036ec <DischargeProcedure+0x280>)
 800365a:	2200      	movs	r2, #0
 800365c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
			StatCountFlagsWs.ChgStatSaved = 1;
 8003660:	4b16      	ldr	r3, [pc, #88]	; (80036bc <DischargeProcedure+0x250>)
 8003662:	2201      	movs	r2, #1
 8003664:	641a      	str	r2, [r3, #64]	; 0x40
			StatCountFlagsWs.Dschg_cycle_count = 1;
 8003666:	4b15      	ldr	r3, [pc, #84]	; (80036bc <DischargeProcedure+0x250>)
 8003668:	2201      	movs	r2, #1
 800366a:	625a      	str	r2, [r3, #36]	; 0x24
			StatCountFlagsWs.StatsUpdated_pwrOff = 1;				//stats updated, enable sw off function
 800366c:	4b13      	ldr	r3, [pc, #76]	; (80036bc <DischargeProcedure+0x250>)
 800366e:	2201      	movs	r2, #1
 8003670:	651a      	str	r2, [r3, #80]	; 0x50
		if (StatCountFlagsWs.StatsUpdated_pwrOff)
 8003672:	4b12      	ldr	r3, [pc, #72]	; (80036bc <DischargeProcedure+0x250>)
 8003674:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003676:	2b00      	cmp	r3, #0
 8003678:	d01e      	beq.n	80036b8 <DischargeProcedure+0x24c>
			if (Uptime.hours && Uptime.minutes == 0	//shut off/disconnect backup and batt pwr only if its dusk (not dawn)
 800367a:	4b1f      	ldr	r3, [pc, #124]	; (80036f8 <DischargeProcedure+0x28c>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d01a      	beq.n	80036b8 <DischargeProcedure+0x24c>
 8003682:	4b1d      	ldr	r3, [pc, #116]	; (80036f8 <DischargeProcedure+0x28c>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d116      	bne.n	80036b8 <DischargeProcedure+0x24c>
					&& Uptime.seconds == 10)
 800368a:	4b1b      	ldr	r3, [pc, #108]	; (80036f8 <DischargeProcedure+0x28c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2b0a      	cmp	r3, #10
 8003690:	d112      	bne.n	80036b8 <DischargeProcedure+0x24c>
				sprintf(TxBuffer+strlen(TxBuffer), "D8,");
 8003692:	480c      	ldr	r0, [pc, #48]	; (80036c4 <DischargeProcedure+0x258>)
 8003694:	f7fc fd9c 	bl	80001d0 <strlen>
 8003698:	4603      	mov	r3, r0
 800369a:	4a0a      	ldr	r2, [pc, #40]	; (80036c4 <DischargeProcedure+0x258>)
 800369c:	4413      	add	r3, r2
 800369e:	4918      	ldr	r1, [pc, #96]	; (8003700 <DischargeProcedure+0x294>)
 80036a0:	4618      	mov	r0, r3
 80036a2:	f00b fb09 	bl	800ecb8 <siprintf>
			BackupPowerOFF();		//shut off controller completely
 80036a6:	f7fe fd91 	bl	80021cc <BackupPowerOFF>
			InverterMOS_ON();		//can be left on, just in any case
 80036aa:	f7fe fe9f 	bl	80023ec <InverterMOS_ON>
			BatteryMOS_OFF();		//shut off controller completely
 80036ae:	f7fe fe6d 	bl	800238c <BatteryMOS_OFF>
			StatCountFlagsWs.StatsUpdated_pwrOff = 0;				//likely it will be cleared by reset
 80036b2:	4b02      	ldr	r3, [pc, #8]	; (80036bc <DischargeProcedure+0x250>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80036b8:	bf00      	nop
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	200059c4 	.word	0x200059c4
 80036c0:	20005c98 	.word	0x20005c98
 80036c4:	20005dc4 	.word	0x20005dc4
 80036c8:	0801389c 	.word	0x0801389c
 80036cc:	200059a0 	.word	0x200059a0
 80036d0:	2000025c 	.word	0x2000025c
 80036d4:	080138a0 	.word	0x080138a0
 80036d8:	200061c8 	.word	0x200061c8
 80036dc:	080138a4 	.word	0x080138a4
 80036e0:	2000024c 	.word	0x2000024c
 80036e4:	080138a8 	.word	0x080138a8
 80036e8:	080138ac 	.word	0x080138ac
 80036ec:	20005a34 	.word	0x20005a34
 80036f0:	080138b0 	.word	0x080138b0
 80036f4:	20000258 	.word	0x20000258
 80036f8:	20005a24 	.word	0x20005a24
 80036fc:	080138b4 	.word	0x080138b4
 8003700:	080138b8 	.word	0x080138b8

08003704 <PrintConfig2TxBuffer>:

void PrintConfig2TxBuffer(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b090      	sub	sp, #64	; 0x40
 8003708:	af10      	add	r7, sp, #64	; 0x40
	sprintf(TxBuffer,  "\r\nBattery controller for On-Grid PV microinverter\r\n"
 800370a:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800370e:	930f      	str	r3, [sp, #60]	; 0x3c
 8003710:	f240 5346 	movw	r3, #1350	; 0x546
 8003714:	930e      	str	r3, [sp, #56]	; 0x38
 8003716:	230f      	movs	r3, #15
 8003718:	930d      	str	r3, [sp, #52]	; 0x34
 800371a:	2314      	movs	r3, #20
 800371c:	930c      	str	r3, [sp, #48]	; 0x30
 800371e:	2311      	movs	r3, #17
 8003720:	930b      	str	r3, [sp, #44]	; 0x2c
 8003722:	2312      	movs	r3, #18
 8003724:	930a      	str	r3, [sp, #40]	; 0x28
 8003726:	f240 1389 	movw	r3, #393	; 0x189
 800372a:	9309      	str	r3, [sp, #36]	; 0x24
 800372c:	230f      	movs	r3, #15
 800372e:	9308      	str	r3, [sp, #32]
 8003730:	f44f 73ae 	mov.w	r3, #348	; 0x15c
 8003734:	9307      	str	r3, [sp, #28]
 8003736:	f44f 73a5 	mov.w	r3, #330	; 0x14a
 800373a:	9306      	str	r3, [sp, #24]
 800373c:	f240 13b3 	movw	r3, #435	; 0x1b3
 8003740:	9305      	str	r3, [sp, #20]
 8003742:	2346      	movs	r3, #70	; 0x46
 8003744:	9304      	str	r3, [sp, #16]
 8003746:	23c8      	movs	r3, #200	; 0xc8
 8003748:	9303      	str	r3, [sp, #12]
 800374a:	23fa      	movs	r3, #250	; 0xfa
 800374c:	9302      	str	r3, [sp, #8]
 800374e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8003752:	9301      	str	r3, [sp, #4]
 8003754:	2332      	movs	r3, #50	; 0x32
 8003756:	9300      	str	r3, [sp, #0]
 8003758:	2334      	movs	r3, #52	; 0x34
 800375a:	2202      	movs	r2, #2
 800375c:	4903      	ldr	r1, [pc, #12]	; (800376c <PrintConfig2TxBuffer+0x68>)
 800375e:	4804      	ldr	r0, [pc, #16]	; (8003770 <PrintConfig2TxBuffer+0x6c>)
 8003760:	f00b faaa 	bl	800ecb8 <siprintf>
				"\r\nStart\n\n\r"
				,HW_VER,NO_FLASH_PAGES,MOSFET_MAX_TEMP,PV_CURRENT_MIN,INV_CURRENT_MIN_NIGHT,INV_CURRENT_MIN_DAY,PV_CURRENT_HYST,PV_OCV_VOLGATE, PV_MIN_OP_VOLTAGE
				,BATT_MIN_VOLTAGE,BATT_CRITICAL_MIN_VOLTAGE,BATT_MAX_VOLTAGE,BATT_VOLTAGE_MAXHYSTERESIS
				,BATT_VOLTAGE_MINHYSTERESIS,TIME2RESET_INV, TIME2OVLD_INV, INV_CURRENT_MAX, INV_CURR_SC
				);
}
 8003764:	bf00      	nop
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	080138bc 	.word	0x080138bc
 8003770:	20005dc4 	.word	0x20005dc4

08003774 <PrintFlashStats2TxBuffer>:
void PrintFlashStats2TxBuffer(void)
{
 8003774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003776:	b0b9      	sub	sp, #228	; 0xe4
 8003778:	af1e      	add	r7, sp, #120	; 0x78
	    	    		"InvOvcCntr %u, InvExtRstCnt %u, "
	    	    		"ChmAhLastF %u, DchmAhLastF %u, "
	    	    		"DschVlastF %u, ChVlastF %u, "
	    	    		"ChgAhlast %u"
	    	    		"\r\n\n"
	    	    ,(unsigned int)StatCurrentWh.FlashPageCounter, (unsigned int )StatCurrentWh.Time_NightTime, (unsigned int )StatCurrentWh.Time_NoBattery2Chg, (unsigned int )StatCurrentWh.Time_NoInv
 800377a:	4b4e      	ldr	r3, [pc, #312]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	667b      	str	r3, [r7, #100]	; 0x64
 8003780:	4b4c      	ldr	r3, [pc, #304]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 8003782:	69d9      	ldr	r1, [r3, #28]
 8003784:	6639      	str	r1, [r7, #96]	; 0x60
 8003786:	4b4b      	ldr	r3, [pc, #300]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 8003788:	6a18      	ldr	r0, [r3, #32]
 800378a:	65f8      	str	r0, [r7, #92]	; 0x5c
 800378c:	4b49      	ldr	r3, [pc, #292]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 800378e:	699c      	ldr	r4, [r3, #24]
 8003790:	65bc      	str	r4, [r7, #88]	; 0x58
	    		,(unsigned int)StatCurrentWh.Wh_BattIn
 8003792:	4b48      	ldr	r3, [pc, #288]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 8003794:	685d      	ldr	r5, [r3, #4]
 8003796:	657d      	str	r5, [r7, #84]	; 0x54
	    	    ,(unsigned int)StatCurrentWh.Wh_BattNoInv, (unsigned int )StatCurrentWh.Wh_BattOut
 8003798:	4b46      	ldr	r3, [pc, #280]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 800379a:	689e      	ldr	r6, [r3, #8]
 800379c:	653e      	str	r6, [r7, #80]	; 0x50
 800379e:	4b45      	ldr	r3, [pc, #276]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037a0:	691a      	ldr	r2, [r3, #16]
 80037a2:	64fa      	str	r2, [r7, #76]	; 0x4c
	    		,(unsigned int)StatCurrentWh.Wh_BattRecharge, (unsigned int )StatCurrentWh.Wh_Inverter
 80037a4:	4b43      	ldr	r3, [pc, #268]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037a6:	6959      	ldr	r1, [r3, #20]
 80037a8:	64b9      	str	r1, [r7, #72]	; 0x48
 80037aa:	4b42      	ldr	r3, [pc, #264]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	647b      	str	r3, [r7, #68]	; 0x44
	    		,(unsigned int)StatCurrentWh.Dschg_cycle_count, (unsigned int )StatCurrentWh.Chg_cycle_count
 80037b0:	4b40      	ldr	r3, [pc, #256]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037b2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80037b4:	6438      	str	r0, [r7, #64]	; 0x40
 80037b6:	4b3f      	ldr	r3, [pc, #252]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037b8:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 80037ba:	63fc      	str	r4, [r7, #60]	; 0x3c
	    		,(unsigned int)StatCurrentWh.InvFaultCntr, (unsigned int)StatCurrentWh.InvResetCntr
 80037bc:	4b3d      	ldr	r3, [pc, #244]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037be:	6b1d      	ldr	r5, [r3, #48]	; 0x30
 80037c0:	63bd      	str	r5, [r7, #56]	; 0x38
 80037c2:	4b3c      	ldr	r3, [pc, #240]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037c4:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 80037c6:	637e      	str	r6, [r7, #52]	; 0x34
	    		,(unsigned int)StatCurrentWh.MaxTempBatMos, (unsigned int)StatCurrentWh.MaxTempInvMos
 80037c8:	4b3a      	ldr	r3, [pc, #232]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037cc:	633a      	str	r2, [r7, #48]	; 0x30
 80037ce:	4b39      	ldr	r3, [pc, #228]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037d0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80037d2:	62f9      	str	r1, [r7, #44]	; 0x2c
				,(unsigned int)StatCurrentWh.MaxTempInvMosCntr, (unsigned int)StatCurrentWh.MaxTempBatMosCntr
 80037d4:	4b37      	ldr	r3, [pc, #220]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80037da:	4b36      	ldr	r3, [pc, #216]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037dc:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80037de:	6278      	str	r0, [r7, #36]	; 0x24
	    		,(unsigned int)StatCurrentWh.MaxInvCurrent, (unsigned int)StatCurrentWh.MaxPVCurrent
 80037e0:	4b34      	ldr	r3, [pc, #208]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037e2:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 80037e4:	623c      	str	r4, [r7, #32]
 80037e6:	4b33      	ldr	r3, [pc, #204]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037e8:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
 80037ea:	61fd      	str	r5, [r7, #28]
				,(unsigned int)StatCurrentWh.MaxInvCurrentCntr, (unsigned int)StatCurrentWh.MaxPVCurrentCntr
 80037ec:	4b31      	ldr	r3, [pc, #196]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037ee:	6c9e      	ldr	r6, [r3, #72]	; 0x48
 80037f0:	61be      	str	r6, [r7, #24]
 80037f2:	4b30      	ldr	r3, [pc, #192]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80037f6:	617a      	str	r2, [r7, #20]
	    		,(unsigned int)StatCurrentWh.MaxBatVoltage, (unsigned int)StatCurrentWh.MinBatVoltage
 80037f8:	4b2e      	ldr	r3, [pc, #184]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 80037fa:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80037fc:	6139      	str	r1, [r7, #16]
 80037fe:	4b2d      	ldr	r3, [pc, #180]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 8003800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003802:	60fb      	str	r3, [r7, #12]
				,(unsigned int)StatCurrentWh.MaxBatVoltageCntr, (unsigned int)StatCurrentWh.MinBatVoltageCntr
 8003804:	4b2b      	ldr	r3, [pc, #172]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 8003806:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8003808:	60b8      	str	r0, [r7, #8]
 800380a:	4b2a      	ldr	r3, [pc, #168]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 800380c:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 800380e:	607c      	str	r4, [r7, #4]
	    		,(unsigned int)StatCurrentWh.InvOvcCounter, (unsigned int)StatCurrentWh.InvExtResetCnt
 8003810:	4b28      	ldr	r3, [pc, #160]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 8003812:	6e5e      	ldr	r6, [r3, #100]	; 0x64
 8003814:	4b27      	ldr	r3, [pc, #156]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 8003816:	6e9d      	ldr	r5, [r3, #104]	; 0x68
	    		,(unsigned int)StatCurrentWh.Chg_Ah_lastFull, (unsigned int)StatCurrentWh.Dschg_Ah_lastFull
 8003818:	4b26      	ldr	r3, [pc, #152]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 800381a:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 800381e:	4b25      	ldr	r3, [pc, #148]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 8003820:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
	    		,(unsigned int)StatCurrentWh.Dschg_Volt_lastFull, (unsigned int)StatCurrentWh.Chg_Volt_lastFull
 8003822:	4b24      	ldr	r3, [pc, #144]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 8003824:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 8003828:	4b22      	ldr	r3, [pc, #136]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 800382a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	    		,(unsigned int)StatCurrentWh.Chg_Ah_last
 800382e:	4b21      	ldr	r3, [pc, #132]	; (80038b4 <PrintFlashStats2TxBuffer+0x140>)
 8003830:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
	sprintf(TxBuffer, "Stat_Flash:FlashPCount %u, TNightTime %u,TNoBat2Chg %u,TNoInv %u, "
 8003834:	931d      	str	r3, [sp, #116]	; 0x74
 8003836:	921c      	str	r2, [sp, #112]	; 0x70
 8003838:	911b      	str	r1, [sp, #108]	; 0x6c
 800383a:	901a      	str	r0, [sp, #104]	; 0x68
 800383c:	9419      	str	r4, [sp, #100]	; 0x64
 800383e:	9518      	str	r5, [sp, #96]	; 0x60
 8003840:	9617      	str	r6, [sp, #92]	; 0x5c
 8003842:	687c      	ldr	r4, [r7, #4]
 8003844:	9416      	str	r4, [sp, #88]	; 0x58
 8003846:	68b8      	ldr	r0, [r7, #8]
 8003848:	9015      	str	r0, [sp, #84]	; 0x54
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	9314      	str	r3, [sp, #80]	; 0x50
 800384e:	6939      	ldr	r1, [r7, #16]
 8003850:	9113      	str	r1, [sp, #76]	; 0x4c
 8003852:	697a      	ldr	r2, [r7, #20]
 8003854:	9212      	str	r2, [sp, #72]	; 0x48
 8003856:	69be      	ldr	r6, [r7, #24]
 8003858:	9611      	str	r6, [sp, #68]	; 0x44
 800385a:	69fd      	ldr	r5, [r7, #28]
 800385c:	9510      	str	r5, [sp, #64]	; 0x40
 800385e:	6a3c      	ldr	r4, [r7, #32]
 8003860:	940f      	str	r4, [sp, #60]	; 0x3c
 8003862:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003864:	900e      	str	r0, [sp, #56]	; 0x38
 8003866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003868:	930d      	str	r3, [sp, #52]	; 0x34
 800386a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800386c:	910c      	str	r1, [sp, #48]	; 0x30
 800386e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003870:	920b      	str	r2, [sp, #44]	; 0x2c
 8003872:	6b7e      	ldr	r6, [r7, #52]	; 0x34
 8003874:	960a      	str	r6, [sp, #40]	; 0x28
 8003876:	6bbd      	ldr	r5, [r7, #56]	; 0x38
 8003878:	9509      	str	r5, [sp, #36]	; 0x24
 800387a:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 800387c:	9408      	str	r4, [sp, #32]
 800387e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003880:	9007      	str	r0, [sp, #28]
 8003882:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003884:	9306      	str	r3, [sp, #24]
 8003886:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003888:	9105      	str	r1, [sp, #20]
 800388a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800388c:	9204      	str	r2, [sp, #16]
 800388e:	6d3e      	ldr	r6, [r7, #80]	; 0x50
 8003890:	9603      	str	r6, [sp, #12]
 8003892:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 8003894:	9502      	str	r5, [sp, #8]
 8003896:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8003898:	9401      	str	r4, [sp, #4]
 800389a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800389c:	9000      	str	r0, [sp, #0]
 800389e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80038a0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80038a2:	4905      	ldr	r1, [pc, #20]	; (80038b8 <PrintFlashStats2TxBuffer+0x144>)
 80038a4:	4805      	ldr	r0, [pc, #20]	; (80038bc <PrintFlashStats2TxBuffer+0x148>)
 80038a6:	f00b fa07 	bl	800ecb8 <siprintf>
	    	    );
}
 80038aa:	bf00      	nop
 80038ac:	376c      	adds	r7, #108	; 0x6c
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038b2:	bf00      	nop
 80038b4:	20005a34 	.word	0x20005a34
 80038b8:	08013ad4 	.word	0x08013ad4
 80038bc:	20005dc4 	.word	0x20005dc4

080038c0 <ShowWhStats>:

void ShowWhStats(void)
{
 80038c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038c2:	b0b9      	sub	sp, #228	; 0xe4
 80038c4:	af1e      	add	r7, sp, #120	; 0x78
			"ChgmAhtM %u, DschgmAhtM %u, "
			"ChgmAhtB %u, DschgmAhtB %u, "
			"DayCurr %u, Day-1 %u, "
			"Day-2 %u, Day-3 %u, "
    		"\r\n\n"
    ,(unsigned int )StatCurrentWh.FlashPageCounter, (unsigned int )StatCurrentWh.Time_NightTime, (unsigned int )StatCurrentWh.Time_NoBattery2Chg, (unsigned int )StatCurrentWh.Time_NoInv
 80038c6:	4b53      	ldr	r3, [pc, #332]	; (8003a14 <ShowWhStats+0x154>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	667b      	str	r3, [r7, #100]	; 0x64
 80038cc:	4b51      	ldr	r3, [pc, #324]	; (8003a14 <ShowWhStats+0x154>)
 80038ce:	69d9      	ldr	r1, [r3, #28]
 80038d0:	6639      	str	r1, [r7, #96]	; 0x60
 80038d2:	4b50      	ldr	r3, [pc, #320]	; (8003a14 <ShowWhStats+0x154>)
 80038d4:	6a18      	ldr	r0, [r3, #32]
 80038d6:	65f8      	str	r0, [r7, #92]	; 0x5c
 80038d8:	4b4e      	ldr	r3, [pc, #312]	; (8003a14 <ShowWhStats+0x154>)
 80038da:	699c      	ldr	r4, [r3, #24]
 80038dc:	65bc      	str	r4, [r7, #88]	; 0x58
	,(unsigned int )StatCurrentWh.Wh_BattIn
 80038de:	4b4d      	ldr	r3, [pc, #308]	; (8003a14 <ShowWhStats+0x154>)
 80038e0:	685d      	ldr	r5, [r3, #4]
 80038e2:	657d      	str	r5, [r7, #84]	; 0x54
    ,(unsigned int )StatCurrentWh.Wh_BattNoInv, (unsigned int )StatCurrentWh.Wh_BattOut
 80038e4:	4b4b      	ldr	r3, [pc, #300]	; (8003a14 <ShowWhStats+0x154>)
 80038e6:	689e      	ldr	r6, [r3, #8]
 80038e8:	653e      	str	r6, [r7, #80]	; 0x50
 80038ea:	4b4a      	ldr	r3, [pc, #296]	; (8003a14 <ShowWhStats+0x154>)
 80038ec:	691a      	ldr	r2, [r3, #16]
 80038ee:	64fa      	str	r2, [r7, #76]	; 0x4c
	,(unsigned int )StatCurrentWh.Wh_BattRecharge, (unsigned int )StatCurrentWh.Wh_Inverter
 80038f0:	4b48      	ldr	r3, [pc, #288]	; (8003a14 <ShowWhStats+0x154>)
 80038f2:	6959      	ldr	r1, [r3, #20]
 80038f4:	64b9      	str	r1, [r7, #72]	; 0x48
 80038f6:	4b47      	ldr	r3, [pc, #284]	; (8003a14 <ShowWhStats+0x154>)
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	647b      	str	r3, [r7, #68]	; 0x44
	,(unsigned int )StatCurrentWh.Dschg_cycle_count, (unsigned int )StatCurrentWh.Chg_cycle_count
 80038fc:	4b45      	ldr	r3, [pc, #276]	; (8003a14 <ShowWhStats+0x154>)
 80038fe:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003900:	6438      	str	r0, [r7, #64]	; 0x40
 8003902:	4b44      	ldr	r3, [pc, #272]	; (8003a14 <ShowWhStats+0x154>)
 8003904:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8003906:	63fc      	str	r4, [r7, #60]	; 0x3c
	,(unsigned int)StatCurrentWh.InvFaultCntr, (unsigned int)StatCurrentWh.InvResetCntr
 8003908:	4b42      	ldr	r3, [pc, #264]	; (8003a14 <ShowWhStats+0x154>)
 800390a:	6b1d      	ldr	r5, [r3, #48]	; 0x30
 800390c:	63bd      	str	r5, [r7, #56]	; 0x38
 800390e:	4b41      	ldr	r3, [pc, #260]	; (8003a14 <ShowWhStats+0x154>)
 8003910:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8003912:	637e      	str	r6, [r7, #52]	; 0x34
	,(unsigned int)StatCurrentWh.Chg_Ah_current, (unsigned int)StatCurrentWh.Dschg_Ah_current
 8003914:	4b3f      	ldr	r3, [pc, #252]	; (8003a14 <ShowWhStats+0x154>)
 8003916:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800391a:	633a      	str	r2, [r7, #48]	; 0x30
 800391c:	4b3d      	ldr	r3, [pc, #244]	; (8003a14 <ShowWhStats+0x154>)
 800391e:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 8003920:	62f9      	str	r1, [r7, #44]	; 0x2c
	,(unsigned int)StatCurrentWh.Chg_Ah_lastFull, (unsigned int)StatCurrentWh.Dschg_Ah_lastFull
 8003922:	4b3c      	ldr	r3, [pc, #240]	; (8003a14 <ShowWhStats+0x154>)
 8003924:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003928:	62bb      	str	r3, [r7, #40]	; 0x28
 800392a:	4b3a      	ldr	r3, [pc, #232]	; (8003a14 <ShowWhStats+0x154>)
 800392c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800392e:	6278      	str	r0, [r7, #36]	; 0x24
	,(unsigned int)StatCurrentWh.Dschg_Ah_lastFull_1, (unsigned int)StatCurrentWh.Dschg_Ah_lastFull_2, (unsigned int)StatCurrentWh.Dschg_Ah_lastFull_3
 8003930:	4b38      	ldr	r3, [pc, #224]	; (8003a14 <ShowWhStats+0x154>)
 8003932:	6f1c      	ldr	r4, [r3, #112]	; 0x70
 8003934:	623c      	str	r4, [r7, #32]
 8003936:	4b37      	ldr	r3, [pc, #220]	; (8003a14 <ShowWhStats+0x154>)
 8003938:	6f5d      	ldr	r5, [r3, #116]	; 0x74
 800393a:	61fd      	str	r5, [r7, #28]
 800393c:	4b35      	ldr	r3, [pc, #212]	; (8003a14 <ShowWhStats+0x154>)
 800393e:	6f9e      	ldr	r6, [r3, #120]	; 0x78
 8003940:	61be      	str	r6, [r7, #24]
	,(unsigned int)StatCurrentWh.Chg_Ah_last, (unsigned int)StatCurrentWh.Chg_Ah_1, (unsigned int)StatCurrentWh.Chg_Ah_2, (unsigned int)StatCurrentWh.Chg_Ah_3
 8003942:	4b34      	ldr	r3, [pc, #208]	; (8003a14 <ShowWhStats+0x154>)
 8003944:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8003948:	617a      	str	r2, [r7, #20]
 800394a:	4b32      	ldr	r3, [pc, #200]	; (8003a14 <ShowWhStats+0x154>)
 800394c:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8003950:	6139      	str	r1, [r7, #16]
 8003952:	4b30      	ldr	r3, [pc, #192]	; (8003a14 <ShowWhStats+0x154>)
 8003954:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003958:	60fb      	str	r3, [r7, #12]
 800395a:	4b2e      	ldr	r3, [pc, #184]	; (8003a14 <ShowWhStats+0x154>)
 800395c:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8003960:	60b8      	str	r0, [r7, #8]
	,(unsigned int)StatCurrentWh.Chg_Ah_tot_Mains, (unsigned int)StatCurrentWh.Dschg_Ah_tot_Mains
 8003962:	4b2c      	ldr	r3, [pc, #176]	; (8003a14 <ShowWhStats+0x154>)
 8003964:	f8d3 40b0 	ldr.w	r4, [r3, #176]	; 0xb0
 8003968:	607c      	str	r4, [r7, #4]
 800396a:	4b2a      	ldr	r3, [pc, #168]	; (8003a14 <ShowWhStats+0x154>)
 800396c:	f8d3 60b4 	ldr.w	r6, [r3, #180]	; 0xb4
	,(unsigned int)StatCurrentWh.Chg_Ah_tot_Batt, (unsigned int)StatCurrentWh.Dschg_Ah_tot_Batt
 8003970:	4b28      	ldr	r3, [pc, #160]	; (8003a14 <ShowWhStats+0x154>)
 8003972:	f8d3 50b8 	ldr.w	r5, [r3, #184]	; 0xb8
 8003976:	4b27      	ldr	r3, [pc, #156]	; (8003a14 <ShowWhStats+0x154>)
 8003978:	f8d3 40bc 	ldr.w	r4, [r3, #188]	; 0xbc
	,(unsigned int)StatCurrentWh.DayDuration_current, (unsigned int)StatCurrentWh.DayDuration_1
 800397c:	4b25      	ldr	r3, [pc, #148]	; (8003a14 <ShowWhStats+0x154>)
 800397e:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 8003982:	4b24      	ldr	r3, [pc, #144]	; (8003a14 <ShowWhStats+0x154>)
 8003984:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
	,(unsigned int)StatCurrentWh.DayDuration_2, (unsigned int)StatCurrentWh.DayDuration_3
 8003988:	4b22      	ldr	r3, [pc, #136]	; (8003a14 <ShowWhStats+0x154>)
 800398a:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800398e:	4b21      	ldr	r3, [pc, #132]	; (8003a14 <ShowWhStats+0x154>)
 8003990:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
	sprintf(TxBuffer, "Wh.FlashPage: %u, TNightTime %u,TNoBatt2Chg %u,TNoInv %u, "
 8003994:	931d      	str	r3, [sp, #116]	; 0x74
 8003996:	921c      	str	r2, [sp, #112]	; 0x70
 8003998:	911b      	str	r1, [sp, #108]	; 0x6c
 800399a:	901a      	str	r0, [sp, #104]	; 0x68
 800399c:	9419      	str	r4, [sp, #100]	; 0x64
 800399e:	9518      	str	r5, [sp, #96]	; 0x60
 80039a0:	9617      	str	r6, [sp, #92]	; 0x5c
 80039a2:	687c      	ldr	r4, [r7, #4]
 80039a4:	9416      	str	r4, [sp, #88]	; 0x58
 80039a6:	68b8      	ldr	r0, [r7, #8]
 80039a8:	9015      	str	r0, [sp, #84]	; 0x54
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	9314      	str	r3, [sp, #80]	; 0x50
 80039ae:	6939      	ldr	r1, [r7, #16]
 80039b0:	9113      	str	r1, [sp, #76]	; 0x4c
 80039b2:	697a      	ldr	r2, [r7, #20]
 80039b4:	9212      	str	r2, [sp, #72]	; 0x48
 80039b6:	69be      	ldr	r6, [r7, #24]
 80039b8:	9611      	str	r6, [sp, #68]	; 0x44
 80039ba:	69fd      	ldr	r5, [r7, #28]
 80039bc:	9510      	str	r5, [sp, #64]	; 0x40
 80039be:	6a3c      	ldr	r4, [r7, #32]
 80039c0:	940f      	str	r4, [sp, #60]	; 0x3c
 80039c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80039c4:	900e      	str	r0, [sp, #56]	; 0x38
 80039c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039c8:	930d      	str	r3, [sp, #52]	; 0x34
 80039ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80039cc:	910c      	str	r1, [sp, #48]	; 0x30
 80039ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039d0:	920b      	str	r2, [sp, #44]	; 0x2c
 80039d2:	6b7e      	ldr	r6, [r7, #52]	; 0x34
 80039d4:	960a      	str	r6, [sp, #40]	; 0x28
 80039d6:	6bbd      	ldr	r5, [r7, #56]	; 0x38
 80039d8:	9509      	str	r5, [sp, #36]	; 0x24
 80039da:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 80039dc:	9408      	str	r4, [sp, #32]
 80039de:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80039e0:	9007      	str	r0, [sp, #28]
 80039e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039e4:	9306      	str	r3, [sp, #24]
 80039e6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80039e8:	9105      	str	r1, [sp, #20]
 80039ea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80039ec:	9204      	str	r2, [sp, #16]
 80039ee:	6d3e      	ldr	r6, [r7, #80]	; 0x50
 80039f0:	9603      	str	r6, [sp, #12]
 80039f2:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 80039f4:	9502      	str	r5, [sp, #8]
 80039f6:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80039f8:	9401      	str	r4, [sp, #4]
 80039fa:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80039fc:	9000      	str	r0, [sp, #0]
 80039fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a00:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003a02:	4905      	ldr	r1, [pc, #20]	; (8003a18 <ShowWhStats+0x158>)
 8003a04:	4805      	ldr	r0, [pc, #20]	; (8003a1c <ShowWhStats+0x15c>)
 8003a06:	f00b f957 	bl	800ecb8 <siprintf>
    );
}
 8003a0a:	bf00      	nop
 8003a0c:	376c      	adds	r7, #108	; 0x6c
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a12:	bf00      	nop
 8003a14:	20005a34 	.word	0x20005a34
 8003a18:	08013ce8 	.word	0x08013ce8
 8003a1c:	20005dc4 	.word	0x20005dc4

08003a20 <PrintfCalData>:

void PrintfCalData(void)
{
 8003a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a22:	b08b      	sub	sp, #44	; 0x2c
 8003a24:	af08      	add	r7, sp, #32
	sprintf(TxBuffer, "Cal Data: Indicator %u:   "
 8003a26:	4b12      	ldr	r3, [pc, #72]	; (8003a70 <PrintfCalData+0x50>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	607b      	str	r3, [r7, #4]
 8003a2c:	4b10      	ldr	r3, [pc, #64]	; (8003a70 <PrintfCalData+0x50>)
 8003a2e:	6859      	ldr	r1, [r3, #4]
 8003a30:	6039      	str	r1, [r7, #0]
 8003a32:	4b0f      	ldr	r3, [pc, #60]	; (8003a70 <PrintfCalData+0x50>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	4a0e      	ldr	r2, [pc, #56]	; (8003a70 <PrintfCalData+0x50>)
 8003a38:	68d2      	ldr	r2, [r2, #12]
 8003a3a:	490d      	ldr	r1, [pc, #52]	; (8003a70 <PrintfCalData+0x50>)
 8003a3c:	6909      	ldr	r1, [r1, #16]
 8003a3e:	480c      	ldr	r0, [pc, #48]	; (8003a70 <PrintfCalData+0x50>)
 8003a40:	6940      	ldr	r0, [r0, #20]
 8003a42:	4c0b      	ldr	r4, [pc, #44]	; (8003a70 <PrintfCalData+0x50>)
 8003a44:	69a4      	ldr	r4, [r4, #24]
 8003a46:	4d0a      	ldr	r5, [pc, #40]	; (8003a70 <PrintfCalData+0x50>)
 8003a48:	69ed      	ldr	r5, [r5, #28]
 8003a4a:	4e09      	ldr	r6, [pc, #36]	; (8003a70 <PrintfCalData+0x50>)
 8003a4c:	6a36      	ldr	r6, [r6, #32]
 8003a4e:	9606      	str	r6, [sp, #24]
 8003a50:	9505      	str	r5, [sp, #20]
 8003a52:	9404      	str	r4, [sp, #16]
 8003a54:	9003      	str	r0, [sp, #12]
 8003a56:	9102      	str	r1, [sp, #8]
 8003a58:	9201      	str	r2, [sp, #4]
 8003a5a:	9300      	str	r3, [sp, #0]
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	4904      	ldr	r1, [pc, #16]	; (8003a74 <PrintfCalData+0x54>)
 8003a62:	4805      	ldr	r0, [pc, #20]	; (8003a78 <PrintfCalData+0x58>)
 8003a64:	f00b f928 	bl	800ecb8 <siprintf>
	    	,(int )CalibrationValues.Inv_current_off, (int )CalibrationValues.PV_current_off
	    	,(int )CalibrationValues.PV_voltage, (int )CalibrationValues.Batt_voltage
	    	,(int )CalibrationValues.NTC1_PCB, (int )CalibrationValues.NTC2_Inverter_mos
	    	,(int )CalibrationValues.NTC3_Battery_mos, (int )CalibrationValues.VrefInt
	        );
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a70:	20005c70 	.word	0x20005c70
 8003a74:	08013e90 	.word	0x08013e90
 8003a78:	20005dc4 	.word	0x20005dc4

08003a7c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a7e:	b09f      	sub	sp, #124	; 0x7c
 8003a80:	af10      	add	r7, sp, #64	; 0x40
 8003a82:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* USER CODE BEGIN 5 */
	uint16_t TxSize = 0;
 8003a84:	2300      	movs	r3, #0
 8003a86:	86fb      	strh	r3, [r7, #54]	; 0x36

	InverterMOS_ON();
 8003a88:	f7fe fcb0 	bl	80023ec <InverterMOS_ON>
	HAL_GPIO_WritePin(MEAS_PWR_GPIO_Port, MEAS_PWR_Pin, 0);		//turn ON power for op amp and other stuff
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003a96:	f003 fa5b 	bl	8006f50 <HAL_GPIO_WritePin>
	RestoreStatisticsFromFLASH();
 8003a9a:	f7fd ffb9 	bl	8001a10 <RestoreStatisticsFromFLASH>
	RestoreCalValuesFromFLASH();
 8003a9e:	f7fd ff27 	bl	80018f0 <RestoreCalValuesFromFLASH>
	HAL_UART_MspInit(&huart1);
 8003aa2:	48a5      	ldr	r0, [pc, #660]	; (8003d38 <StartDefaultTask+0x2bc>)
 8003aa4:	f000 fe08 	bl	80046b8 <HAL_UART_MspInit>
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8003aa8:	4ba3      	ldr	r3, [pc, #652]	; (8003d38 <StartDefaultTask+0x2bc>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	4ba2      	ldr	r3, [pc, #648]	; (8003d38 <StartDefaultTask+0x2bc>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f042 0210 	orr.w	r2, r2, #16
 8003ab6:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart1, RxBuffer, RX_BFR_SIZE);
 8003ab8:	227f      	movs	r2, #127	; 0x7f
 8003aba:	49a0      	ldr	r1, [pc, #640]	; (8003d3c <StartDefaultTask+0x2c0>)
 8003abc:	489e      	ldr	r0, [pc, #632]	; (8003d38 <StartDefaultTask+0x2bc>)
 8003abe:	f005 fdf7 	bl	80096b0 <HAL_UART_Receive_DMA>
	  //HAL_UART_MspDeInit();
#if HW_VER > 01
	BackupPowerON();
 8003ac2:	f7fe fb53 	bl	800216c <BackupPowerON>
#endif
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8003ac6:	217f      	movs	r1, #127	; 0x7f
 8003ac8:	489d      	ldr	r0, [pc, #628]	; (8003d40 <StartDefaultTask+0x2c4>)
 8003aca:	f002 fa67 	bl	8005f9c <HAL_ADCEx_Calibration_Start>
	osDelay(50);
 8003ace:	2032      	movs	r0, #50	; 0x32
 8003ad0:	f007 f9b5 	bl	800ae3e <osDelay>
	if (HAL_ADC_Start_DMA(&hadc1, &Adc1RawReadings.Inv_current , sizeof(Adc1RawReadings)/sizeof(uint32_t)) != HAL_OK) return ;
 8003ad4:	2208      	movs	r2, #8
 8003ad6:	499b      	ldr	r1, [pc, #620]	; (8003d44 <StartDefaultTask+0x2c8>)
 8003ad8:	4899      	ldr	r0, [pc, #612]	; (8003d40 <StartDefaultTask+0x2c4>)
 8003ada:	f001 fc37 	bl	800534c <HAL_ADC_Start_DMA>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f040 835d 	bne.w	80041a0 <StartDefaultTask+0x724>

	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003aec:	4896      	ldr	r0, [pc, #600]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003aee:	f003 fa2f 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8003af2:	2201      	movs	r2, #1
 8003af4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003af8:	4893      	ldr	r0, [pc, #588]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003afa:	f003 fa29 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 1);
 8003afe:	2201      	movs	r2, #1
 8003b00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003b04:	4890      	ldr	r0, [pc, #576]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003b06:	f003 fa23 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 1);
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b10:	488d      	ldr	r0, [pc, #564]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003b12:	f003 fa1d 	bl	8006f50 <HAL_GPIO_WritePin>
	PrintConfig2TxBuffer();
 8003b16:	f7ff fdf5 	bl	8003704 <PrintConfig2TxBuffer>
	TxSize = strlen(TxBuffer);
 8003b1a:	488c      	ldr	r0, [pc, #560]	; (8003d4c <StartDefaultTask+0x2d0>)
 8003b1c:	f7fc fb58 	bl	80001d0 <strlen>
 8003b20:	4603      	mov	r3, r0
 8003b22:	86fb      	strh	r3, [r7, #54]	; 0x36
    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)TxBuffer, TxSize);
 8003b24:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003b26:	461a      	mov	r2, r3
 8003b28:	4988      	ldr	r1, [pc, #544]	; (8003d4c <StartDefaultTask+0x2d0>)
 8003b2a:	4883      	ldr	r0, [pc, #524]	; (8003d38 <StartDefaultTask+0x2bc>)
 8003b2c:	f005 fd30 	bl	8009590 <HAL_UART_Transmit_DMA>
	//BatteryMOS_ON();
	//BatteryMOS_OFF();
	//InverterMOS_OFF();
    //InverterMOS_ON();
	osDelay(5);
 8003b30:	2005      	movs	r0, #5
 8003b32:	f007 f984 	bl	800ae3e <osDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8003b36:	2200      	movs	r2, #0
 8003b38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b3c:	4882      	ldr	r0, [pc, #520]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003b3e:	f003 fa07 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8003b42:	2200      	movs	r2, #0
 8003b44:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003b48:	487f      	ldr	r0, [pc, #508]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003b4a:	f003 fa01 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003b54:	487c      	ldr	r0, [pc, #496]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003b56:	f003 f9fb 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b60:	4879      	ldr	r0, [pc, #484]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003b62:	f003 f9f5 	bl	8006f50 <HAL_GPIO_WritePin>
	ReadConfig();
 8003b66:	f7fe fabb 	bl	80020e0 <ReadConfig>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, ConfigReg & 0b00000001);
 8003b6a:	4b79      	ldr	r3, [pc, #484]	; (8003d50 <StartDefaultTask+0x2d4>)
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	461a      	mov	r2, r3
 8003b76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b7a:	4873      	ldr	r0, [pc, #460]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003b7c:	f003 f9e8 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, ConfigReg & 0b00000010);
 8003b80:	4b73      	ldr	r3, [pc, #460]	; (8003d50 <StartDefaultTask+0x2d4>)
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	f003 0302 	and.w	r3, r3, #2
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003b90:	486d      	ldr	r0, [pc, #436]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003b92:	f003 f9dd 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, ConfigReg & 0b00000100);
 8003b96:	4b6e      	ldr	r3, [pc, #440]	; (8003d50 <StartDefaultTask+0x2d4>)
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	f003 0304 	and.w	r3, r3, #4
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003ba6:	4868      	ldr	r0, [pc, #416]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003ba8:	f003 f9d2 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, ConfigReg & 0b00001000);
 8003bac:	4b68      	ldr	r3, [pc, #416]	; (8003d50 <StartDefaultTask+0x2d4>)
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	f003 0308 	and.w	r3, r3, #8
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bbc:	4862      	ldr	r0, [pc, #392]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003bbe:	f003 f9c7 	bl	8006f50 <HAL_GPIO_WritePin>
	osDelay(50);
 8003bc2:	2032      	movs	r0, #50	; 0x32
 8003bc4:	f007 f93b 	bl	800ae3e <osDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003bce:	485e      	ldr	r0, [pc, #376]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003bd0:	f003 f9be 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003bda:	485b      	ldr	r0, [pc, #364]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003bdc:	f003 f9b8 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 8003be0:	2200      	movs	r2, #0
 8003be2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003be6:	4858      	ldr	r0, [pc, #352]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003be8:	f003 f9b2 	bl	8006f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 8003bec:	2200      	movs	r2, #0
 8003bee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bf2:	4855      	ldr	r0, [pc, #340]	; (8003d48 <StartDefaultTask+0x2cc>)
 8003bf4:	f003 f9ac 	bl	8006f50 <HAL_GPIO_WritePin>
    PrintFlashStats2TxBuffer();
 8003bf8:	f7ff fdbc 	bl	8003774 <PrintFlashStats2TxBuffer>
    TxSize = strlen(TxBuffer);
 8003bfc:	4853      	ldr	r0, [pc, #332]	; (8003d4c <StartDefaultTask+0x2d0>)
 8003bfe:	f7fc fae7 	bl	80001d0 <strlen>
 8003c02:	4603      	mov	r3, r0
 8003c04:	86fb      	strh	r3, [r7, #54]	; 0x36
    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)TxBuffer, TxSize);
 8003c06:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003c08:	461a      	mov	r2, r3
 8003c0a:	4950      	ldr	r1, [pc, #320]	; (8003d4c <StartDefaultTask+0x2d0>)
 8003c0c:	484a      	ldr	r0, [pc, #296]	; (8003d38 <StartDefaultTask+0x2bc>)
 8003c0e:	f005 fcbf 	bl	8009590 <HAL_UART_Transmit_DMA>
	osDelay(20);
 8003c12:	2014      	movs	r0, #20
 8003c14:	f007 f913 	bl	800ae3e <osDelay>
    PrintfCalData();
 8003c18:	f7ff ff02 	bl	8003a20 <PrintfCalData>
    TxSize = strlen(TxBuffer);
 8003c1c:	484b      	ldr	r0, [pc, #300]	; (8003d4c <StartDefaultTask+0x2d0>)
 8003c1e:	f7fc fad7 	bl	80001d0 <strlen>
 8003c22:	4603      	mov	r3, r0
 8003c24:	86fb      	strh	r3, [r7, #54]	; 0x36
    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)TxBuffer, TxSize);
 8003c26:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003c28:	461a      	mov	r2, r3
 8003c2a:	4948      	ldr	r1, [pc, #288]	; (8003d4c <StartDefaultTask+0x2d0>)
 8003c2c:	4842      	ldr	r0, [pc, #264]	; (8003d38 <StartDefaultTask+0x2bc>)
 8003c2e:	f005 fcaf 	bl	8009590 <HAL_UART_Transmit_DMA>
    osTimerStart(myTimer01Handle, 100);		//start timer
 8003c32:	4b48      	ldr	r3, [pc, #288]	; (8003d54 <StartDefaultTask+0x2d8>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2164      	movs	r1, #100	; 0x64
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f007 f9ad 	bl	800af98 <osTimerStart>
    StatCurrentWh.Chg_Ah_current=0;
 8003c3e:	4b46      	ldr	r3, [pc, #280]	; (8003d58 <StartDefaultTask+0x2dc>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    StatCurrentWh.Dschg_Ah_current=0;
 8003c46:	4b44      	ldr	r3, [pc, #272]	; (8003d58 <StartDefaultTask+0x2dc>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	67da      	str	r2, [r3, #124]	; 0x7c
    StatCountFlagsWs.Dschg_cycle_c2 = 1; 	//block saving dsch data before charging battery (in case of discharged battery during cloudy evenings with multiple possible controller restarts)
 8003c4c:	4b43      	ldr	r3, [pc, #268]	; (8003d5c <StartDefaultTask+0x2e0>)
 8003c4e:	2201      	movs	r2, #1
 8003c50:	62da      	str	r2, [r3, #44]	; 0x2c
    StatCountFlagsWs.Dschg_cycle_count = 1;	//block saving dsch stats before even starting battery charge
 8003c52:	4b42      	ldr	r3, [pc, #264]	; (8003d5c <StartDefaultTask+0x2e0>)
 8003c54:	2201      	movs	r2, #1
 8003c56:	625a      	str	r2, [r3, #36]	; 0x24
    StatCountFlagsWs.ChgStatSaved = 1; 		//chg stats update only after actual charge; prevents any stats update during evening restarts
 8003c58:	4b40      	ldr	r3, [pc, #256]	; (8003d5c <StartDefaultTask+0x2e0>)
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	641a      	str	r2, [r3, #64]	; 0x40
    Adc1Measurements.Batt_voltage = 350;	//strange behavior when restarting at dusk with alkl measurements cleared
 8003c5e:	4b40      	ldr	r3, [pc, #256]	; (8003d60 <StartDefaultTask+0x2e4>)
 8003c60:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8003c64:	60da      	str	r2, [r3, #12]
  /* Infinite loop */
  for(;;)
  {

	osDelay(90);		//one second delay
 8003c66:	205a      	movs	r0, #90	; 0x5a
 8003c68:	f007 f8e9 	bl	800ae3e <osDelay>
    HAL_GPIO_WritePin(MEAS_PWR_GPIO_Port, MEAS_PWR_Pin, 0);		//turn ON power for op amp and other stuff; just before soft timer starts
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c76:	f003 f96b 	bl	8006f50 <HAL_GPIO_WritePin>
    while (!FlagRunMainLoop) {osDelay(2);};		//synchronizing timer with main loop
 8003c7a:	e002      	b.n	8003c82 <StartDefaultTask+0x206>
 8003c7c:	2002      	movs	r0, #2
 8003c7e:	f007 f8de 	bl	800ae3e <osDelay>
 8003c82:	4b38      	ldr	r3, [pc, #224]	; (8003d64 <StartDefaultTask+0x2e8>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d0f8      	beq.n	8003c7c <StartDefaultTask+0x200>
    //diabling pwr for op amp must be synchronized with ADC. for now permanently ON.
    //HAL_GPIO_WritePin(MEAS_PWR_GPIO_Port, MEAS_PWR_Pin, 1);		//turn OFF power for op amp and other stuff; when procedure is complete
    if (Flag_ShowStats == 3)
 8003c8a:	4b37      	ldr	r3, [pc, #220]	; (8003d68 <StartDefaultTask+0x2ec>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2b03      	cmp	r3, #3
 8003c90:	d105      	bne.n	8003c9e <StartDefaultTask+0x222>
    {
        Flag_ShowStats = 2;
 8003c92:	4b35      	ldr	r3, [pc, #212]	; (8003d68 <StartDefaultTask+0x2ec>)
 8003c94:	2202      	movs	r2, #2
 8003c96:	601a      	str	r2, [r3, #0]
        ShowWhStats();
 8003c98:	f7ff fe12 	bl	80038c0 <ShowWhStats>
 8003c9c:	e0ea      	b.n	8003e74 <StartDefaultTask+0x3f8>
    }
    else if (Flag_ShowStats == 2)
 8003c9e:	4b32      	ldr	r3, [pc, #200]	; (8003d68 <StartDefaultTask+0x2ec>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d134      	bne.n	8003d10 <StartDefaultTask+0x294>
    {
    	Flag_ShowStats = 1;
 8003ca6:	4b30      	ldr	r3, [pc, #192]	; (8003d68 <StartDefaultTask+0x2ec>)
 8003ca8:	2201      	movs	r2, #1
 8003caa:	601a      	str	r2, [r3, #0]
        		"WsBattNoInv %u; Ws_BattOut %u, "
        		"WsBattRech %u; Ws_Inv %u, "
    			"DuskTime %u, DayDuration_cur %u, "
    			"ChgmAs %u, DchgmAs %u"
        		"\r\n"
        ,(unsigned int )StatCurrentWs.Time_NightTime, (unsigned int )StatCurrentWs.Time_NoBattery2Chg, (unsigned int )StatCurrentWs.Time_NoInv
 8003cac:	4b2f      	ldr	r3, [pc, #188]	; (8003d6c <StartDefaultTask+0x2f0>)
 8003cae:	69db      	ldr	r3, [r3, #28]
 8003cb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003cb2:	4b2e      	ldr	r3, [pc, #184]	; (8003d6c <StartDefaultTask+0x2f0>)
 8003cb4:	6a19      	ldr	r1, [r3, #32]
 8003cb6:	6279      	str	r1, [r7, #36]	; 0x24
 8003cb8:	4b2c      	ldr	r3, [pc, #176]	; (8003d6c <StartDefaultTask+0x2f0>)
 8003cba:	699b      	ldr	r3, [r3, #24]
    	,(unsigned int )StatCurrentWs.Ws_BattIn
 8003cbc:	4a2b      	ldr	r2, [pc, #172]	; (8003d6c <StartDefaultTask+0x2f0>)
 8003cbe:	6812      	ldr	r2, [r2, #0]
        ,(unsigned int )StatCurrentWs.Ws_BattNoInv, (unsigned int )StatCurrentWs.Ws_BattOut
 8003cc0:	492a      	ldr	r1, [pc, #168]	; (8003d6c <StartDefaultTask+0x2f0>)
 8003cc2:	6849      	ldr	r1, [r1, #4]
 8003cc4:	4829      	ldr	r0, [pc, #164]	; (8003d6c <StartDefaultTask+0x2f0>)
 8003cc6:	68c0      	ldr	r0, [r0, #12]
 8003cc8:	6238      	str	r0, [r7, #32]
    	,(unsigned int )StatCurrentWs.Ws_BattRecharge, (unsigned int )StatCurrentWs.Ws_Inverter
 8003cca:	4c28      	ldr	r4, [pc, #160]	; (8003d6c <StartDefaultTask+0x2f0>)
 8003ccc:	6924      	ldr	r4, [r4, #16]
 8003cce:	4d27      	ldr	r5, [pc, #156]	; (8003d6c <StartDefaultTask+0x2f0>)
 8003cd0:	68ad      	ldr	r5, [r5, #8]
		,(unsigned int)StatCurrentWs.Time_DuskTime, (unsigned int)StatCurrentWh.DayDuration_current
 8003cd2:	4e26      	ldr	r6, [pc, #152]	; (8003d6c <StartDefaultTask+0x2f0>)
 8003cd4:	6d76      	ldr	r6, [r6, #84]	; 0x54
 8003cd6:	4820      	ldr	r0, [pc, #128]	; (8003d58 <StartDefaultTask+0x2dc>)
 8003cd8:	f8d0 00a0 	ldr.w	r0, [r0, #160]	; 0xa0
 8003cdc:	61f8      	str	r0, [r7, #28]
		,(unsigned int)StatCurrentWs.ChgAs, (unsigned int)StatCurrentWs.DschgAs
 8003cde:	4823      	ldr	r0, [pc, #140]	; (8003d6c <StartDefaultTask+0x2f0>)
 8003ce0:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8003ce2:	61b8      	str	r0, [r7, #24]
 8003ce4:	4821      	ldr	r0, [pc, #132]	; (8003d6c <StartDefaultTask+0x2f0>)
 8003ce6:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
    	sprintf(TxBuffer, "Ws.TNightTime %u,TNoBat2Chg %u,TNoInv %u, "
 8003ce8:	9009      	str	r0, [sp, #36]	; 0x24
 8003cea:	69b8      	ldr	r0, [r7, #24]
 8003cec:	9008      	str	r0, [sp, #32]
 8003cee:	69f8      	ldr	r0, [r7, #28]
 8003cf0:	9007      	str	r0, [sp, #28]
 8003cf2:	9606      	str	r6, [sp, #24]
 8003cf4:	9505      	str	r5, [sp, #20]
 8003cf6:	9404      	str	r4, [sp, #16]
 8003cf8:	6a38      	ldr	r0, [r7, #32]
 8003cfa:	9003      	str	r0, [sp, #12]
 8003cfc:	9102      	str	r1, [sp, #8]
 8003cfe:	9201      	str	r2, [sp, #4]
 8003d00:	9300      	str	r3, [sp, #0]
 8003d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d06:	491a      	ldr	r1, [pc, #104]	; (8003d70 <StartDefaultTask+0x2f4>)
 8003d08:	4810      	ldr	r0, [pc, #64]	; (8003d4c <StartDefaultTask+0x2d0>)
 8003d0a:	f00a ffd5 	bl	800ecb8 <siprintf>
 8003d0e:	e0b1      	b.n	8003e74 <StartDefaultTask+0x3f8>
        );
    }
    else if (Flag_ShowStats == 4)	//show flash stats
 8003d10:	4b15      	ldr	r3, [pc, #84]	; (8003d68 <StartDefaultTask+0x2ec>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2b04      	cmp	r3, #4
 8003d16:	d105      	bne.n	8003d24 <StartDefaultTask+0x2a8>
    {
    	PrintFlashStats2TxBuffer();
 8003d18:	f7ff fd2c 	bl	8003774 <PrintFlashStats2TxBuffer>
    	Flag_ShowStats = 0;
 8003d1c:	4b12      	ldr	r3, [pc, #72]	; (8003d68 <StartDefaultTask+0x2ec>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	601a      	str	r2, [r3, #0]
 8003d22:	e0a7      	b.n	8003e74 <StartDefaultTask+0x3f8>
    }
    else if (Flag_ShowStats == 5)		//show config
 8003d24:	4b10      	ldr	r3, [pc, #64]	; (8003d68 <StartDefaultTask+0x2ec>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b05      	cmp	r3, #5
 8003d2a:	d123      	bne.n	8003d74 <StartDefaultTask+0x2f8>
    {
    	PrintConfig2TxBuffer();
 8003d2c:	f7ff fcea 	bl	8003704 <PrintConfig2TxBuffer>
    	Flag_ShowStats = 0;
 8003d30:	4b0d      	ldr	r3, [pc, #52]	; (8003d68 <StartDefaultTask+0x2ec>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]
 8003d36:	e09d      	b.n	8003e74 <StartDefaultTask+0x3f8>
 8003d38:	20005bec 	.word	0x20005bec
 8003d3c:	20005d40 	.word	0x20005d40
 8003d40:	20005b40 	.word	0x20005b40
 8003d44:	200061cc 	.word	0x200061cc
 8003d48:	48000400 	.word	0x48000400
 8003d4c:	20005dc4 	.word	0x20005dc4
 8003d50:	2000599c 	.word	0x2000599c
 8003d54:	20005dc0 	.word	0x20005dc0
 8003d58:	20005a34 	.word	0x20005a34
 8003d5c:	200059c4 	.word	0x200059c4
 8003d60:	200059a0 	.word	0x200059a0
 8003d64:	20000268 	.word	0x20000268
 8003d68:	20000264 	.word	0x20000264
 8003d6c:	20005c98 	.word	0x20005c98
 8003d70:	08013f2c 	.word	0x08013f2c
    }
    else if (Flag_ShowStats == 1)		//show current Values
 8003d74:	4b79      	ldr	r3, [pc, #484]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d151      	bne.n	8003e20 <StartDefaultTask+0x3a4>
	{
    	Flag_ShowStats = 0;
 8003d7c:	4b77      	ldr	r3, [pc, #476]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]
				"temp PCB %u; invMOS %u; batMOS %u, "
				" mAInv %u; mAPV %u; "
				"VPV %u; VBat %u; "
				"Ext_I %u, Time2RInv %u, BlankT2RI %u"
				"\r\n"
		,(unsigned int )Uptime.days, (unsigned int )Uptime.hours, (unsigned int )Uptime.minutes, (unsigned int )Uptime.seconds
 8003d82:	4b77      	ldr	r3, [pc, #476]	; (8003f60 <StartDefaultTask+0x4e4>)
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d88:	4b75      	ldr	r3, [pc, #468]	; (8003f60 <StartDefaultTask+0x4e4>)
 8003d8a:	6899      	ldr	r1, [r3, #8]
 8003d8c:	6279      	str	r1, [r7, #36]	; 0x24
 8003d8e:	4b74      	ldr	r3, [pc, #464]	; (8003f60 <StartDefaultTask+0x4e4>)
 8003d90:	685d      	ldr	r5, [r3, #4]
 8003d92:	4b73      	ldr	r3, [pc, #460]	; (8003f60 <StartDefaultTask+0x4e4>)
 8003d94:	681e      	ldr	r6, [r3, #0]
		sprintf(TxBuffer, "%u d %u h %u m %u s "
 8003d96:	4b73      	ldr	r3, [pc, #460]	; (8003f64 <StartDefaultTask+0x4e8>)
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	623b      	str	r3, [r7, #32]
 8003d9c:	4b72      	ldr	r3, [pc, #456]	; (8003f68 <StartDefaultTask+0x4ec>)
 8003d9e:	6818      	ldr	r0, [r3, #0]
 8003da0:	61f8      	str	r0, [r7, #28]
 8003da2:	4b72      	ldr	r3, [pc, #456]	; (8003f6c <StartDefaultTask+0x4f0>)
 8003da4:	681c      	ldr	r4, [r3, #0]
 8003da6:	61bc      	str	r4, [r7, #24]
 8003da8:	4b71      	ldr	r3, [pc, #452]	; (8003f70 <StartDefaultTask+0x4f4>)
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	617a      	str	r2, [r7, #20]
		,(unsigned int )ConfigReg
		,(unsigned int )FlagInverterMOS, (unsigned int )FlagBatteryMOS, (unsigned int)FlagBackupMOS
		,(unsigned int )Adc1Measurements.NTC1_PCB, (unsigned int )Adc1Measurements.NTC2_Inverter_mos, (unsigned int )Adc1Measurements.NTC3_Battery_mos
 8003dae:	4b71      	ldr	r3, [pc, #452]	; (8003f74 <StartDefaultTask+0x4f8>)
 8003db0:	6919      	ldr	r1, [r3, #16]
 8003db2:	6139      	str	r1, [r7, #16]
 8003db4:	4b6f      	ldr	r3, [pc, #444]	; (8003f74 <StartDefaultTask+0x4f8>)
 8003db6:	6958      	ldr	r0, [r3, #20]
 8003db8:	60f8      	str	r0, [r7, #12]
 8003dba:	4b6e      	ldr	r3, [pc, #440]	; (8003f74 <StartDefaultTask+0x4f8>)
 8003dbc:	699c      	ldr	r4, [r3, #24]
 8003dbe:	60bc      	str	r4, [r7, #8]
		,(unsigned int)Adc1Measurements.Inv_current
 8003dc0:	4b6c      	ldr	r3, [pc, #432]	; (8003f74 <StartDefaultTask+0x4f8>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	607b      	str	r3, [r7, #4]
		,(unsigned int)Adc1Measurements.PV_current
 8003dc6:	4b6b      	ldr	r3, [pc, #428]	; (8003f74 <StartDefaultTask+0x4f8>)
 8003dc8:	685a      	ldr	r2, [r3, #4]
 8003dca:	603a      	str	r2, [r7, #0]
		,(unsigned int)Adc1Measurements.PV_voltage
 8003dcc:	4b69      	ldr	r3, [pc, #420]	; (8003f74 <StartDefaultTask+0x4f8>)
 8003dce:	689c      	ldr	r4, [r3, #8]
		,(unsigned int)Adc1Measurements.Batt_voltage	// (unsigned int)Adc1Measurements.Batt_voltage%100
 8003dd0:	4b68      	ldr	r3, [pc, #416]	; (8003f74 <StartDefaultTask+0x4f8>)
 8003dd2:	68d8      	ldr	r0, [r3, #12]
		sprintf(TxBuffer, "%u d %u h %u m %u s "
 8003dd4:	4b68      	ldr	r3, [pc, #416]	; (8003f78 <StartDefaultTask+0x4fc>)
 8003dd6:	6819      	ldr	r1, [r3, #0]
 8003dd8:	4b68      	ldr	r3, [pc, #416]	; (8003f7c <StartDefaultTask+0x500>)
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	4b68      	ldr	r3, [pc, #416]	; (8003f80 <StartDefaultTask+0x504>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	930f      	str	r3, [sp, #60]	; 0x3c
 8003de2:	920e      	str	r2, [sp, #56]	; 0x38
 8003de4:	910d      	str	r1, [sp, #52]	; 0x34
 8003de6:	900c      	str	r0, [sp, #48]	; 0x30
 8003de8:	940b      	str	r4, [sp, #44]	; 0x2c
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	920a      	str	r2, [sp, #40]	; 0x28
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	9309      	str	r3, [sp, #36]	; 0x24
 8003df2:	68bc      	ldr	r4, [r7, #8]
 8003df4:	9408      	str	r4, [sp, #32]
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	9007      	str	r0, [sp, #28]
 8003dfa:	6939      	ldr	r1, [r7, #16]
 8003dfc:	9106      	str	r1, [sp, #24]
 8003dfe:	697a      	ldr	r2, [r7, #20]
 8003e00:	9205      	str	r2, [sp, #20]
 8003e02:	69bc      	ldr	r4, [r7, #24]
 8003e04:	9404      	str	r4, [sp, #16]
 8003e06:	69f8      	ldr	r0, [r7, #28]
 8003e08:	9003      	str	r0, [sp, #12]
 8003e0a:	6a38      	ldr	r0, [r7, #32]
 8003e0c:	9002      	str	r0, [sp, #8]
 8003e0e:	9601      	str	r6, [sp, #4]
 8003e10:	9500      	str	r5, [sp, #0]
 8003e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e16:	495b      	ldr	r1, [pc, #364]	; (8003f84 <StartDefaultTask+0x508>)
 8003e18:	485b      	ldr	r0, [pc, #364]	; (8003f88 <StartDefaultTask+0x50c>)
 8003e1a:	f00a ff4d 	bl	800ecb8 <siprintf>
 8003e1e:	e029      	b.n	8003e74 <StartDefaultTask+0x3f8>
		,(unsigned int)FlagExt_I, (unsigned int)TimeToResetInv, (unsigned int)BlankingTimeToResetInv
		);
	}
    else if (Flag_ShowStats == 62)	//show calibration data
 8003e20:	4b4e      	ldr	r3, [pc, #312]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2b3e      	cmp	r3, #62	; 0x3e
 8003e26:	d10b      	bne.n	8003e40 <StartDefaultTask+0x3c4>
    {
    	PrintfCalData();
 8003e28:	f7ff fdfa 	bl	8003a20 <PrintfCalData>
    	if (Flag_ShowStats) Flag_ShowStats--;
 8003e2c:	4b4b      	ldr	r3, [pc, #300]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d01f      	beq.n	8003e74 <StartDefaultTask+0x3f8>
 8003e34:	4b49      	ldr	r3, [pc, #292]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	4a48      	ldr	r2, [pc, #288]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003e3c:	6013      	str	r3, [r2, #0]
 8003e3e:	e019      	b.n	8003e74 <StartDefaultTask+0x3f8>
    }
    else if (Flag_ShowStats == 60)		//show help
 8003e40:	4b46      	ldr	r3, [pc, #280]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2b3c      	cmp	r3, #60	; 0x3c
 8003e46:	d109      	bne.n	8003e5c <StartDefaultTask+0x3e0>
    {
    	if (Flag_ShowStats) Flag_ShowStats--;
 8003e48:	4b44      	ldr	r3, [pc, #272]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d011      	beq.n	8003e74 <StartDefaultTask+0x3f8>
 8003e50:	4b42      	ldr	r3, [pc, #264]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	3b01      	subs	r3, #1
 8003e56:	4a41      	ldr	r2, [pc, #260]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	e00b      	b.n	8003e74 <StartDefaultTask+0x3f8>
    }
    else
    {
    	if (Flag_ShowStats) Flag_ShowStats--;
 8003e5c:	4b3f      	ldr	r3, [pc, #252]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d004      	beq.n	8003e6e <StartDefaultTask+0x3f2>
 8003e64:	4b3d      	ldr	r3, [pc, #244]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	4a3c      	ldr	r2, [pc, #240]	; (8003f5c <StartDefaultTask+0x4e0>)
 8003e6c:	6013      	str	r3, [r2, #0]
    	TxBuffer[0]=0;
 8003e6e:	4b46      	ldr	r3, [pc, #280]	; (8003f88 <StartDefaultTask+0x50c>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	701a      	strb	r2, [r3, #0]
    }
//    TxSize = strlen(TxBuffer);
//    if (TxSize>TX_BFR_SIZE) TxSize=TX_BFR_SIZE;
//    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)TxBuffer, TxSize);
    sprintf(TxBuffer+strlen(TxBuffer)-2, "; _d_");
 8003e74:	4844      	ldr	r0, [pc, #272]	; (8003f88 <StartDefaultTask+0x50c>)
 8003e76:	f7fc f9ab 	bl	80001d0 <strlen>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	3b02      	subs	r3, #2
 8003e7e:	4a42      	ldr	r2, [pc, #264]	; (8003f88 <StartDefaultTask+0x50c>)
 8003e80:	4413      	add	r3, r2
 8003e82:	4942      	ldr	r1, [pc, #264]	; (8003f8c <StartDefaultTask+0x510>)
 8003e84:	4618      	mov	r0, r3
 8003e86:	f00a ff17 	bl	800ecb8 <siprintf>
    if (Flag_StoreStatistics)
 8003e8a:	4b41      	ldr	r3, [pc, #260]	; (8003f90 <StartDefaultTask+0x514>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00e      	beq.n	8003eb0 <StartDefaultTask+0x434>
    	{
    	sprintf(TxBuffer+strlen(TxBuffer), "M1,");
 8003e92:	483d      	ldr	r0, [pc, #244]	; (8003f88 <StartDefaultTask+0x50c>)
 8003e94:	f7fc f99c 	bl	80001d0 <strlen>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	4a3b      	ldr	r2, [pc, #236]	; (8003f88 <StartDefaultTask+0x50c>)
 8003e9c:	4413      	add	r3, r2
 8003e9e:	493d      	ldr	r1, [pc, #244]	; (8003f94 <StartDefaultTask+0x518>)
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f00a ff09 	bl	800ecb8 <siprintf>
    	StoreStatistics2FLASH();
 8003ea6:	f7fd fe43 	bl	8001b30 <StoreStatistics2FLASH>
    		Flag_StoreStatistics=0;
 8003eaa:	4b39      	ldr	r3, [pc, #228]	; (8003f90 <StartDefaultTask+0x514>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]
    	}

    /*main algorithm*/
    //**************************************CONFIG ENERGY TO MAINS************************************
    if (ConfigReg < CONFIG_BATT_0DELAY)
 8003eb0:	4b2c      	ldr	r3, [pc, #176]	; (8003f64 <StartDefaultTask+0x4e8>)
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	2b06      	cmp	r3, #6
 8003eb6:	d83e      	bhi.n	8003f36 <StartDefaultTask+0x4ba>
    {
    	//is OK to switch on INV mosfet?
    	if (Adc1Measurements.NTC2_Inverter_mos > MOSFET_MAX_TEMP)
 8003eb8:	4b2e      	ldr	r3, [pc, #184]	; (8003f74 <StartDefaultTask+0x4f8>)
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	2b32      	cmp	r3, #50	; 0x32
 8003ebe:	d905      	bls.n	8003ecc <StartDefaultTask+0x450>
    	{//no, its too hot
    		ConfigReg = CONFIG_BATT_0DELAY;	//config changed 'energy to battery'
 8003ec0:	4b28      	ldr	r3, [pc, #160]	; (8003f64 <StartDefaultTask+0x4e8>)
 8003ec2:	2207      	movs	r2, #7
 8003ec4:	701a      	strb	r2, [r3, #0]
			InverterMOS_OFF();		//OVT for InvMosfet usually happens during battery discharge
 8003ec6:	f7fe faa9 	bl	800241c <InverterMOS_OFF>
 8003eca:	e14c      	b.n	8004166 <StartDefaultTask+0x6ea>
    	else
    	{//yes, you can switch on INV mosfet
    		//is it day?
    		//caution: too high PV_CURRENT_MIN causes troublesome starting at dawn, controllers disables BATMOSON (batt discharged) but PV current is too weak to keep INVerter operational
    		//too low PV_CURRENT_MIN causes troublesome change operation mode at dusk - inverter causes restarts of controller overloading weak PV current source
			if ((Adc1Measurements.PV_current > (PV_CURRENT_MIN + PVCurrentHysteresis) ||
 8003ecc:	4b29      	ldr	r3, [pc, #164]	; (8003f74 <StartDefaultTask+0x4f8>)
 8003ece:	685a      	ldr	r2, [r3, #4]
 8003ed0:	4b31      	ldr	r3, [pc, #196]	; (8003f98 <StartDefaultTask+0x51c>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d804      	bhi.n	8003ee6 <StartDefaultTask+0x46a>
					Adc1Measurements.PV_voltage > PV_OCV_VOLGATE) && Adc1Measurements.PV_voltage > PV_MIN_OP_VOLTAGE)
 8003edc:	4b25      	ldr	r3, [pc, #148]	; (8003f74 <StartDefaultTask+0x4f8>)
 8003ede:	689b      	ldr	r3, [r3, #8]
			if ((Adc1Measurements.PV_current > (PV_CURRENT_MIN + PVCurrentHysteresis) ||
 8003ee0:	f5b3 7fda 	cmp.w	r3, #436	; 0x1b4
 8003ee4:	d317      	bcc.n	8003f16 <StartDefaultTask+0x49a>
					Adc1Measurements.PV_voltage > PV_OCV_VOLGATE) && Adc1Measurements.PV_voltage > PV_MIN_OP_VOLTAGE)
 8003ee6:	4b23      	ldr	r3, [pc, #140]	; (8003f74 <StartDefaultTask+0x4f8>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 8003eee:	d912      	bls.n	8003f16 <StartDefaultTask+0x49a>
			{//yes, its day
				sprintf(TxBuffer+strlen(TxBuffer), "M2,");
 8003ef0:	4825      	ldr	r0, [pc, #148]	; (8003f88 <StartDefaultTask+0x50c>)
 8003ef2:	f7fc f96d 	bl	80001d0 <strlen>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	4a23      	ldr	r2, [pc, #140]	; (8003f88 <StartDefaultTask+0x50c>)
 8003efa:	4413      	add	r3, r2
 8003efc:	4927      	ldr	r1, [pc, #156]	; (8003f9c <StartDefaultTask+0x520>)
 8003efe:	4618      	mov	r0, r3
 8003f00:	f00a feda 	bl	800ecb8 <siprintf>
				PVCurrentHysteresis = 0;	//to prevent multiple switching day/night at dawn and dusk
 8003f04:	4b24      	ldr	r3, [pc, #144]	; (8003f98 <StartDefaultTask+0x51c>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	601a      	str	r2, [r3, #0]
				InverterOn_batteryAsBackup();
 8003f0a:	f7ff f8cb 	bl	80030a4 <InverterOn_batteryAsBackup>
				StatCountFlagsWs.Time_Daytime=1;		//enable to count daytime
 8003f0e:	4b24      	ldr	r3, [pc, #144]	; (8003fa0 <StartDefaultTask+0x524>)
 8003f10:	2201      	movs	r2, #1
 8003f12:	63da      	str	r2, [r3, #60]	; 0x3c
 8003f14:	e127      	b.n	8004166 <StartDefaultTask+0x6ea>
			}//end of its day
    		else
    		{//no, its night
    			sprintf(TxBuffer+strlen(TxBuffer), "M3,");
 8003f16:	481c      	ldr	r0, [pc, #112]	; (8003f88 <StartDefaultTask+0x50c>)
 8003f18:	f7fc f95a 	bl	80001d0 <strlen>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	4a1a      	ldr	r2, [pc, #104]	; (8003f88 <StartDefaultTask+0x50c>)
 8003f20:	4413      	add	r3, r2
 8003f22:	4920      	ldr	r1, [pc, #128]	; (8003fa4 <StartDefaultTask+0x528>)
 8003f24:	4618      	mov	r0, r3
 8003f26:	f00a fec7 	bl	800ecb8 <siprintf>
    			PVCurrentHysteresis = PV_CURRENT_HYST;	//to prevent multiple switching day/night at dawn and dusk
 8003f2a:	4b1b      	ldr	r3, [pc, #108]	; (8003f98 <StartDefaultTask+0x51c>)
 8003f2c:	2246      	movs	r2, #70	; 0x46
 8003f2e:	601a      	str	r2, [r3, #0]
    			DischargeProcedure();
 8003f30:	f7ff fa9c 	bl	800346c <DischargeProcedure>
 8003f34:	e117      	b.n	8004166 <StartDefaultTask+0x6ea>
    		}//closing "its night"
    	}//closing "can switch INV ON"
    }//closing MAINS config
    //************************************CONFIG ENERGY TO BATTERY*********************************
    else if (ConfigReg > CONFIG_MAINS_6DELAY &&
 8003f36:	4b0b      	ldr	r3, [pc, #44]	; (8003f64 <StartDefaultTask+0x4e8>)
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b06      	cmp	r3, #6
 8003f3c:	f240 80f2 	bls.w	8004124 <StartDefaultTask+0x6a8>
    		ConfigReg < CONFIG_MAINS_NOBATTDSCHG)
 8003f40:	4b08      	ldr	r3, [pc, #32]	; (8003f64 <StartDefaultTask+0x4e8>)
 8003f42:	781b      	ldrb	r3, [r3, #0]
    else if (ConfigReg > CONFIG_MAINS_6DELAY &&
 8003f44:	2b0d      	cmp	r3, #13
 8003f46:	f200 80ed 	bhi.w	8004124 <StartDefaultTask+0x6a8>
    {
		//is OK to switch on battery mosfet?
		if (Adc1Measurements.NTC3_Battery_mos > MOSFET_MAX_TEMP)
 8003f4a:	4b0a      	ldr	r3, [pc, #40]	; (8003f74 <StartDefaultTask+0x4f8>)
 8003f4c:	699b      	ldr	r3, [r3, #24]
 8003f4e:	2b32      	cmp	r3, #50	; 0x32
 8003f50:	d92a      	bls.n	8003fa8 <StartDefaultTask+0x52c>
		{//no, mosfet's too hot
			ConfigReg = CONFIG_MAINS_0DELAY;	//change config energy to mains
 8003f52:	4b04      	ldr	r3, [pc, #16]	; (8003f64 <StartDefaultTask+0x4e8>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	701a      	strb	r2, [r3, #0]
		if (Adc1Measurements.NTC3_Battery_mos > MOSFET_MAX_TEMP)
 8003f58:	e105      	b.n	8004166 <StartDefaultTask+0x6ea>
 8003f5a:	bf00      	nop
 8003f5c:	20000264 	.word	0x20000264
 8003f60:	20005a24 	.word	0x20005a24
 8003f64:	2000599c 	.word	0x2000599c
 8003f68:	2000024c 	.word	0x2000024c
 8003f6c:	20000248 	.word	0x20000248
 8003f70:	20000250 	.word	0x20000250
 8003f74:	200059a0 	.word	0x200059a0
 8003f78:	20000254 	.word	0x20000254
 8003f7c:	20000010 	.word	0x20000010
 8003f80:	20000014 	.word	0x20000014
 8003f84:	08013fd8 	.word	0x08013fd8
 8003f88:	20005dc4 	.word	0x20005dc4
 8003f8c:	0801408c 	.word	0x0801408c
 8003f90:	20000260 	.word	0x20000260
 8003f94:	08014094 	.word	0x08014094
 8003f98:	2000000c 	.word	0x2000000c
 8003f9c:	08014098 	.word	0x08014098
 8003fa0:	200059c4 	.word	0x200059c4
 8003fa4:	0801409c 	.word	0x0801409c
		}
		else
		{//yes, you can switch on battery mosfet
			//is it a day?
			if ((Adc1Measurements.PV_current > (PV_CURRENT_MIN + PVCurrentHysteresis) ||
 8003fa8:	4b7f      	ldr	r3, [pc, #508]	; (80041a8 <StartDefaultTask+0x72c>)
 8003faa:	685a      	ldr	r2, [r3, #4]
 8003fac:	4b7f      	ldr	r3, [pc, #508]	; (80041ac <StartDefaultTask+0x730>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d805      	bhi.n	8003fc4 <StartDefaultTask+0x548>
					Adc1Measurements.PV_voltage > PV_OCV_VOLGATE) && Adc1Measurements.PV_voltage > PV_MIN_OP_VOLTAGE)
 8003fb8:	4b7b      	ldr	r3, [pc, #492]	; (80041a8 <StartDefaultTask+0x72c>)
 8003fba:	689b      	ldr	r3, [r3, #8]
			if ((Adc1Measurements.PV_current > (PV_CURRENT_MIN + PVCurrentHysteresis) ||
 8003fbc:	f5b3 7fda 	cmp.w	r3, #436	; 0x1b4
 8003fc0:	f0c0 809e 	bcc.w	8004100 <StartDefaultTask+0x684>
					Adc1Measurements.PV_voltage > PV_OCV_VOLGATE) && Adc1Measurements.PV_voltage > PV_MIN_OP_VOLTAGE)
 8003fc4:	4b78      	ldr	r3, [pc, #480]	; (80041a8 <StartDefaultTask+0x72c>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 8003fcc:	f240 8098 	bls.w	8004100 <StartDefaultTask+0x684>
			{//yes, its day
				sprintf(TxBuffer+strlen(TxBuffer), "M4,");
 8003fd0:	4877      	ldr	r0, [pc, #476]	; (80041b0 <StartDefaultTask+0x734>)
 8003fd2:	f7fc f8fd 	bl	80001d0 <strlen>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	4a75      	ldr	r2, [pc, #468]	; (80041b0 <StartDefaultTask+0x734>)
 8003fda:	4413      	add	r3, r2
 8003fdc:	4975      	ldr	r1, [pc, #468]	; (80041b4 <StartDefaultTask+0x738>)
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f00a fe6a 	bl	800ecb8 <siprintf>
				PVCurrentHysteresis = 0;	//to prevent multiple switching day/night at dawn and dusk
 8003fe4:	4b71      	ldr	r3, [pc, #452]	; (80041ac <StartDefaultTask+0x730>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	601a      	str	r2, [r3, #0]
				StatCountFlagsWs.Time_Daytime=1;		//enable to count daytime
 8003fea:	4b73      	ldr	r3, [pc, #460]	; (80041b8 <StartDefaultTask+0x73c>)
 8003fec:	2201      	movs	r2, #1
 8003fee:	63da      	str	r2, [r3, #60]	; 0x3c
				//is batt OK to charge
				if (Adc1Measurements.Batt_voltage < (BATT_MAX_VOLTAGE+VoltHysteresisChg)  &&
 8003ff0:	4b6d      	ldr	r3, [pc, #436]	; (80041a8 <StartDefaultTask+0x72c>)
 8003ff2:	68da      	ldr	r2, [r3, #12]
 8003ff4:	4b71      	ldr	r3, [pc, #452]	; (80041bc <StartDefaultTask+0x740>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f203 1389 	addw	r3, r3, #393	; 0x189
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d21e      	bcs.n	800403e <StartDefaultTask+0x5c2>
						Adc1Measurements.Batt_voltage > BATT_CRITICAL_MIN_VOLTAGE)
 8004000:	4b69      	ldr	r3, [pc, #420]	; (80041a8 <StartDefaultTask+0x72c>)
 8004002:	68db      	ldr	r3, [r3, #12]
				if (Adc1Measurements.Batt_voltage < (BATT_MAX_VOLTAGE+VoltHysteresisChg)  &&
 8004004:	2b0f      	cmp	r3, #15
 8004006:	d91a      	bls.n	800403e <StartDefaultTask+0x5c2>
				{//yes, ok to charge
					sprintf(TxBuffer+strlen(TxBuffer), "M5,");
 8004008:	4869      	ldr	r0, [pc, #420]	; (80041b0 <StartDefaultTask+0x734>)
 800400a:	f7fc f8e1 	bl	80001d0 <strlen>
 800400e:	4603      	mov	r3, r0
 8004010:	4a67      	ldr	r2, [pc, #412]	; (80041b0 <StartDefaultTask+0x734>)
 8004012:	4413      	add	r3, r2
 8004014:	496a      	ldr	r1, [pc, #424]	; (80041c0 <StartDefaultTask+0x744>)
 8004016:	4618      	mov	r0, r3
 8004018:	f00a fe4e 	bl	800ecb8 <siprintf>
					BatteryMOS_ON();
 800401c:	f7fe f976 	bl	800230c <BatteryMOS_ON>
					InverterMOS_OFF();
 8004020:	f7fe f9fc 	bl	800241c <InverterMOS_OFF>
					VoltHysteresisChg = BATT_VOLTAGE_MAXHYSTERESIS;
 8004024:	4b65      	ldr	r3, [pc, #404]	; (80041bc <StartDefaultTask+0x740>)
 8004026:	2212      	movs	r2, #18
 8004028:	601a      	str	r2, [r3, #0]
					StatCountFlagsWs.Ws_BattIn=1;	//enable to count energy stored in battery, in 1Sectimer
 800402a:	4b63      	ldr	r3, [pc, #396]	; (80041b8 <StartDefaultTask+0x73c>)
 800402c:	2201      	movs	r2, #1
 800402e:	601a      	str	r2, [r3, #0]
					StatCountFlagsWs.Chg_cycle_count = 0;	//when battery charging unlock flag enabling counting dschg cycles
 8004030:	4b61      	ldr	r3, [pc, #388]	; (80041b8 <StartDefaultTask+0x73c>)
 8004032:	2200      	movs	r2, #0
 8004034:	629a      	str	r2, [r3, #40]	; 0x28
					StatCountFlagsWs.ChgAs=1;		//enable counting ampere-seconds
 8004036:	4b60      	ldr	r3, [pc, #384]	; (80041b8 <StartDefaultTask+0x73c>)
 8004038:	2201      	movs	r2, #1
 800403a:	659a      	str	r2, [r3, #88]	; 0x58
				if (Adc1Measurements.Batt_voltage < (BATT_MAX_VOLTAGE+VoltHysteresisChg)  &&
 800403c:	e070      	b.n	8004120 <StartDefaultTask+0x6a4>
				}
				else
				{//no, batt not OK to charge
					sprintf(TxBuffer+strlen(TxBuffer), "M6,");
 800403e:	485c      	ldr	r0, [pc, #368]	; (80041b0 <StartDefaultTask+0x734>)
 8004040:	f7fc f8c6 	bl	80001d0 <strlen>
 8004044:	4603      	mov	r3, r0
 8004046:	4a5a      	ldr	r2, [pc, #360]	; (80041b0 <StartDefaultTask+0x734>)
 8004048:	4413      	add	r3, r2
 800404a:	495e      	ldr	r1, [pc, #376]	; (80041c4 <StartDefaultTask+0x748>)
 800404c:	4618      	mov	r0, r3
 800404e:	f00a fe33 	bl	800ecb8 <siprintf>
					InverterMOS_ON();
 8004052:	f7fe f9cb 	bl	80023ec <InverterMOS_ON>
					BatteryMOS_OFF();
 8004056:	f7fe f999 	bl	800238c <BatteryMOS_OFF>
					StatCountFlagsWs.Time_NoBattery2Chg=1;	//enable to count time without possibility to charge battery, in 1Sectimer
 800405a:	4b57      	ldr	r3, [pc, #348]	; (80041b8 <StartDefaultTask+0x73c>)
 800405c:	2201      	movs	r2, #1
 800405e:	621a      	str	r2, [r3, #32]
					VoltHysteresisChg = 0;
 8004060:	4b56      	ldr	r3, [pc, #344]	; (80041bc <StartDefaultTask+0x740>)
 8004062:	2200      	movs	r2, #0
 8004064:	601a      	str	r2, [r3, #0]
					if ((Adc1Measurements.Batt_voltage) > (BATT_MAX_VOLTAGE+VoltHysteresisChg))
 8004066:	4b50      	ldr	r3, [pc, #320]	; (80041a8 <StartDefaultTask+0x72c>)
 8004068:	68da      	ldr	r2, [r3, #12]
 800406a:	4b54      	ldr	r3, [pc, #336]	; (80041bc <StartDefaultTask+0x740>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f203 1389 	addw	r3, r3, #393	; 0x189
 8004072:	429a      	cmp	r2, r3
 8004074:	d954      	bls.n	8004120 <StartDefaultTask+0x6a4>
					{//if battery fully charged, check if it was moment ago.
						sprintf(TxBuffer+strlen(TxBuffer), "M7,");
 8004076:	484e      	ldr	r0, [pc, #312]	; (80041b0 <StartDefaultTask+0x734>)
 8004078:	f7fc f8aa 	bl	80001d0 <strlen>
 800407c:	4603      	mov	r3, r0
 800407e:	4a4c      	ldr	r2, [pc, #304]	; (80041b0 <StartDefaultTask+0x734>)
 8004080:	4413      	add	r3, r2
 8004082:	4951      	ldr	r1, [pc, #324]	; (80041c8 <StartDefaultTask+0x74c>)
 8004084:	4618      	mov	r0, r3
 8004086:	f00a fe17 	bl	800ecb8 <siprintf>
						StatCurrentWh.Chg_Ah_lastFull=StatCurrentWh.Chg_Ah_current;	//store fully chg Ah
 800408a:	4b50      	ldr	r3, [pc, #320]	; (80041cc <StartDefaultTask+0x750>)
 800408c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004090:	4a4e      	ldr	r2, [pc, #312]	; (80041cc <StartDefaultTask+0x750>)
 8004092:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
						if (!StatCountFlagsWs.Chg_cycle_c2 && StatCountFlagsWs.Chg_cycle_count)
 8004096:	4b48      	ldr	r3, [pc, #288]	; (80041b8 <StartDefaultTask+0x73c>)
 8004098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800409a:	2b00      	cmp	r3, #0
 800409c:	d118      	bne.n	80040d0 <StartDefaultTask+0x654>
 800409e:	4b46      	ldr	r3, [pc, #280]	; (80041b8 <StartDefaultTask+0x73c>)
 80040a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d014      	beq.n	80040d0 <StartDefaultTask+0x654>
						{
							sprintf(TxBuffer+strlen(TxBuffer), "M8,");
 80040a6:	4842      	ldr	r0, [pc, #264]	; (80041b0 <StartDefaultTask+0x734>)
 80040a8:	f7fc f892 	bl	80001d0 <strlen>
 80040ac:	4603      	mov	r3, r0
 80040ae:	4a40      	ldr	r2, [pc, #256]	; (80041b0 <StartDefaultTask+0x734>)
 80040b0:	4413      	add	r3, r2
 80040b2:	4947      	ldr	r1, [pc, #284]	; (80041d0 <StartDefaultTask+0x754>)
 80040b4:	4618      	mov	r0, r3
 80040b6:	f00a fdff 	bl	800ecb8 <siprintf>
							StatCurrentWh.Chg_Volt_lastFull = Adc1Measurements.Batt_voltage;	//store lastvoltage
 80040ba:	4b3b      	ldr	r3, [pc, #236]	; (80041a8 <StartDefaultTask+0x72c>)
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	4a43      	ldr	r2, [pc, #268]	; (80041cc <StartDefaultTask+0x750>)
 80040c0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
							StatCountFlagsWs.Chg_cycle_c2 = 1;
 80040c4:	4b3c      	ldr	r3, [pc, #240]	; (80041b8 <StartDefaultTask+0x73c>)
 80040c6:	2201      	movs	r2, #1
 80040c8:	631a      	str	r2, [r3, #48]	; 0x30
							StatCountFlagsWs.Dschg_cycle_c2 = 0;
 80040ca:	4b3b      	ldr	r3, [pc, #236]	; (80041b8 <StartDefaultTask+0x73c>)
 80040cc:	2200      	movs	r2, #0
 80040ce:	62da      	str	r2, [r3, #44]	; 0x2c
						}
						if (!StatCountFlagsWs.Chg_cycle_count)
 80040d0:	4b39      	ldr	r3, [pc, #228]	; (80041b8 <StartDefaultTask+0x73c>)
 80040d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d123      	bne.n	8004120 <StartDefaultTask+0x6a4>
						{
							sprintf(TxBuffer+strlen(TxBuffer), "M9,");
 80040d8:	4835      	ldr	r0, [pc, #212]	; (80041b0 <StartDefaultTask+0x734>)
 80040da:	f7fc f879 	bl	80001d0 <strlen>
 80040de:	4603      	mov	r3, r0
 80040e0:	4a33      	ldr	r2, [pc, #204]	; (80041b0 <StartDefaultTask+0x734>)
 80040e2:	4413      	add	r3, r2
 80040e4:	493b      	ldr	r1, [pc, #236]	; (80041d4 <StartDefaultTask+0x758>)
 80040e6:	4618      	mov	r0, r3
 80040e8:	f00a fde6 	bl	800ecb8 <siprintf>
							StatCountFlagsWs.Chg_cycle_count = 1; //if not, set flag 'fully charged' to count/set only once
 80040ec:	4b32      	ldr	r3, [pc, #200]	; (80041b8 <StartDefaultTask+0x73c>)
 80040ee:	2201      	movs	r2, #1
 80040f0:	629a      	str	r2, [r3, #40]	; 0x28
							StatCountFlagsWs.Dschg_cycle_count = 0;	//clear flag to enable dschg counter when batt empty
 80040f2:	4b31      	ldr	r3, [pc, #196]	; (80041b8 <StartDefaultTask+0x73c>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	625a      	str	r2, [r3, #36]	; 0x24
							StatCurrentWh.Dschg_Ah_current=0;	//clear discharge Ah
 80040f8:	4b34      	ldr	r3, [pc, #208]	; (80041cc <StartDefaultTask+0x750>)
 80040fa:	2200      	movs	r2, #0
 80040fc:	67da      	str	r2, [r3, #124]	; 0x7c
				if (Adc1Measurements.Batt_voltage < (BATT_MAX_VOLTAGE+VoltHysteresisChg)  &&
 80040fe:	e00f      	b.n	8004120 <StartDefaultTask+0x6a4>
					}
				}
			}
			else
			{//no, its night
				sprintf(TxBuffer+strlen(TxBuffer), "M10,");
 8004100:	482b      	ldr	r0, [pc, #172]	; (80041b0 <StartDefaultTask+0x734>)
 8004102:	f7fc f865 	bl	80001d0 <strlen>
 8004106:	4603      	mov	r3, r0
 8004108:	4a29      	ldr	r2, [pc, #164]	; (80041b0 <StartDefaultTask+0x734>)
 800410a:	4413      	add	r3, r2
 800410c:	4932      	ldr	r1, [pc, #200]	; (80041d8 <StartDefaultTask+0x75c>)
 800410e:	4618      	mov	r0, r3
 8004110:	f00a fdd2 	bl	800ecb8 <siprintf>
				PVCurrentHysteresis = PV_CURRENT_HYST;	//to prevent multiple switching day/night at dawn and dusk
 8004114:	4b25      	ldr	r3, [pc, #148]	; (80041ac <StartDefaultTask+0x730>)
 8004116:	2246      	movs	r2, #70	; 0x46
 8004118:	601a      	str	r2, [r3, #0]
				DischargeProcedure();
 800411a:	f7ff f9a7 	bl	800346c <DischargeProcedure>
		if (Adc1Measurements.NTC3_Battery_mos > MOSFET_MAX_TEMP)
 800411e:	e022      	b.n	8004166 <StartDefaultTask+0x6ea>
				if (Adc1Measurements.Batt_voltage < (BATT_MAX_VOLTAGE+VoltHysteresisChg)  &&
 8004120:	bf00      	nop
		if (Adc1Measurements.NTC3_Battery_mos > MOSFET_MAX_TEMP)
 8004122:	e020      	b.n	8004166 <StartDefaultTask+0x6ea>
			}//closing "its night"
		}//closing "you can switch on batt mosfet"
    }//closing "config battery"
    //************************************CONFIG Spare ENERGY TO BATTERY, but no battery discharge*********************************
    else if (ConfigReg == CONFIG_MAINS_NOBATTDSCHG)
 8004124:	4b2d      	ldr	r3, [pc, #180]	; (80041dc <StartDefaultTask+0x760>)
 8004126:	781b      	ldrb	r3, [r3, #0]
 8004128:	2b0e      	cmp	r3, #14
 800412a:	d10c      	bne.n	8004146 <StartDefaultTask+0x6ca>
    {//is OK to switch on INV mosfet?
    	if (Adc1Measurements.NTC2_Inverter_mos > MOSFET_MAX_TEMP)
 800412c:	4b1e      	ldr	r3, [pc, #120]	; (80041a8 <StartDefaultTask+0x72c>)
 800412e:	695b      	ldr	r3, [r3, #20]
 8004130:	2b32      	cmp	r3, #50	; 0x32
 8004132:	d905      	bls.n	8004140 <StartDefaultTask+0x6c4>
    	{//no, its too hot
    		ConfigReg = CONFIG_BATT_0DELAY;	//config changed 'energy to battery'
 8004134:	4b29      	ldr	r3, [pc, #164]	; (80041dc <StartDefaultTask+0x760>)
 8004136:	2207      	movs	r2, #7
 8004138:	701a      	strb	r2, [r3, #0]
			InverterMOS_OFF();		//OVT for InvMosfet usually happens during battery discharge
 800413a:	f7fe f96f 	bl	800241c <InverterMOS_OFF>
 800413e:	e012      	b.n	8004166 <StartDefaultTask+0x6ea>
    	}
    	else
    	{//yes, you can switch on INV mosfet
    		InverterOn_batteryAsBackup();
 8004140:	f7fe ffb0 	bl	80030a4 <InverterOn_batteryAsBackup>
 8004144:	e00f      	b.n	8004166 <StartDefaultTask+0x6ea>
    	}//closing "ok to switch ON INV mosfet"
    }//closing config "spare energy to battery"
    //************************************CONFIG Spare ENERGY TO BATTERY, discharge battery immediately not waiting for night*********************************
    else if (ConfigReg == 0x0f)
 8004146:	4b25      	ldr	r3, [pc, #148]	; (80041dc <StartDefaultTask+0x760>)
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	2b0f      	cmp	r3, #15
 800414c:	d10b      	bne.n	8004166 <StartDefaultTask+0x6ea>
    {
    	//is OK to switch on INV mosfet?
		if (Adc1Measurements.NTC2_Inverter_mos > MOSFET_MAX_TEMP)
 800414e:	4b16      	ldr	r3, [pc, #88]	; (80041a8 <StartDefaultTask+0x72c>)
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	2b32      	cmp	r3, #50	; 0x32
 8004154:	d905      	bls.n	8004162 <StartDefaultTask+0x6e6>
		{//no, its too hot
			ConfigReg = CONFIG_BATT_0DELAY;	//config changed 'energy to battery'
 8004156:	4b21      	ldr	r3, [pc, #132]	; (80041dc <StartDefaultTask+0x760>)
 8004158:	2207      	movs	r2, #7
 800415a:	701a      	strb	r2, [r3, #0]
			InverterMOS_OFF();		//OVT for InvMosfet usually happens during battery discharge
 800415c:	f7fe f95e 	bl	800241c <InverterMOS_OFF>
 8004160:	e001      	b.n	8004166 <StartDefaultTask+0x6ea>
		}
		else
		{//yes, you can switch on INV mosfet
			InvOn_DischBattAtDay();
 8004162:	f7ff f8f9 	bl	8003358 <InvOn_DischBattAtDay>
		}//closing "can switch INV ON"
    }//closing CONFIG 0x0F

    sprintf(TxBuffer+strlen(TxBuffer), "\r\n");
 8004166:	4812      	ldr	r0, [pc, #72]	; (80041b0 <StartDefaultTask+0x734>)
 8004168:	f7fc f832 	bl	80001d0 <strlen>
 800416c:	4603      	mov	r3, r0
 800416e:	4a10      	ldr	r2, [pc, #64]	; (80041b0 <StartDefaultTask+0x734>)
 8004170:	4413      	add	r3, r2
 8004172:	491b      	ldr	r1, [pc, #108]	; (80041e0 <StartDefaultTask+0x764>)
 8004174:	4618      	mov	r0, r3
 8004176:	f00a fd9f 	bl	800ecb8 <siprintf>
    TxSize = strlen(TxBuffer);
 800417a:	480d      	ldr	r0, [pc, #52]	; (80041b0 <StartDefaultTask+0x734>)
 800417c:	f7fc f828 	bl	80001d0 <strlen>
 8004180:	4603      	mov	r3, r0
 8004182:	86fb      	strh	r3, [r7, #54]	; 0x36
	if (TxSize>TX_BFR_SIZE) TxSize=TX_BFR_SIZE;
 8004184:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004186:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800418a:	d302      	bcc.n	8004192 <StartDefaultTask+0x716>
 800418c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8004190:	86fb      	strh	r3, [r7, #54]	; 0x36
	HAL_UART_Transmit_DMA(&huart1, (uint8_t*)TxBuffer, TxSize);
 8004192:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004194:	461a      	mov	r2, r3
 8004196:	4906      	ldr	r1, [pc, #24]	; (80041b0 <StartDefaultTask+0x734>)
 8004198:	4812      	ldr	r0, [pc, #72]	; (80041e4 <StartDefaultTask+0x768>)
 800419a:	f005 f9f9 	bl	8009590 <HAL_UART_Transmit_DMA>
	osDelay(90);		//one second delay
 800419e:	e562      	b.n	8003c66 <StartDefaultTask+0x1ea>
	if (HAL_ADC_Start_DMA(&hadc1, &Adc1RawReadings.Inv_current , sizeof(Adc1RawReadings)/sizeof(uint32_t)) != HAL_OK) return ;
 80041a0:	bf00      	nop
  }//closing main, infinite loop
  /* USER CODE END 5 */
}
 80041a2:	373c      	adds	r7, #60	; 0x3c
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041a8:	200059a0 	.word	0x200059a0
 80041ac:	2000000c 	.word	0x2000000c
 80041b0:	20005dc4 	.word	0x20005dc4
 80041b4:	080140a0 	.word	0x080140a0
 80041b8:	200059c4 	.word	0x200059c4
 80041bc:	20000258 	.word	0x20000258
 80041c0:	080140a4 	.word	0x080140a4
 80041c4:	080140a8 	.word	0x080140a8
 80041c8:	080140ac 	.word	0x080140ac
 80041cc:	20005a34 	.word	0x20005a34
 80041d0:	080140b0 	.word	0x080140b0
 80041d4:	080140b4 	.word	0x080140b4
 80041d8:	080140b8 	.word	0x080140b8
 80041dc:	2000599c 	.word	0x2000599c
 80041e0:	080140c0 	.word	0x080140c0
 80041e4:	20005bec 	.word	0x20005bec

080041e8 <Callback01>:

/* Callback01 function */
void Callback01(void *argument)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback01 */
	if (count_second) count_second--;
 80041f0:	4b67      	ldr	r3, [pc, #412]	; (8004390 <Callback01+0x1a8>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d005      	beq.n	8004204 <Callback01+0x1c>
 80041f8:	4b65      	ldr	r3, [pc, #404]	; (8004390 <Callback01+0x1a8>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	3b01      	subs	r3, #1
 80041fe:	4a64      	ldr	r2, [pc, #400]	; (8004390 <Callback01+0x1a8>)
 8004200:	6013      	str	r3, [r2, #0]
 8004202:	e059      	b.n	80042b8 <Callback01+0xd0>
					else
					{
						count_second = TICKS_ONESECOND;	//1 for 1sec
 8004204:	4b62      	ldr	r3, [pc, #392]	; (8004390 <Callback01+0x1a8>)
 8004206:	2200      	movs	r2, #0
 8004208:	601a      	str	r2, [r3, #0]
						Uptime.seconds++;
 800420a:	4b62      	ldr	r3, [pc, #392]	; (8004394 <Callback01+0x1ac>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	3301      	adds	r3, #1
 8004210:	4a60      	ldr	r2, [pc, #384]	; (8004394 <Callback01+0x1ac>)
 8004212:	6013      	str	r3, [r2, #0]
						LedStatusShow();
 8004214:	f7fd fa9a 	bl	800174c <LedStatusShow>
						if (!Flag_ShowStats) Flag_ShowStats=2;				//once a second show secondy stat alternatively with measurements
 8004218:	4b5f      	ldr	r3, [pc, #380]	; (8004398 <Callback01+0x1b0>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d102      	bne.n	8004226 <Callback01+0x3e>
 8004220:	4b5d      	ldr	r3, [pc, #372]	; (8004398 <Callback01+0x1b0>)
 8004222:	2202      	movs	r2, #2
 8004224:	601a      	str	r2, [r3, #0]
						if (count_minutes) count_minutes--;
 8004226:	4b5d      	ldr	r3, [pc, #372]	; (800439c <Callback01+0x1b4>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d005      	beq.n	800423a <Callback01+0x52>
 800422e:	4b5b      	ldr	r3, [pc, #364]	; (800439c <Callback01+0x1b4>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	3b01      	subs	r3, #1
 8004234:	4a59      	ldr	r2, [pc, #356]	; (800439c <Callback01+0x1b4>)
 8004236:	6013      	str	r3, [r2, #0]
 8004238:	e03e      	b.n	80042b8 <Callback01+0xd0>
						else
						{
							count_minutes = TICKS_ONEMINUTE;	//59 for 1 minute
 800423a:	4b58      	ldr	r3, [pc, #352]	; (800439c <Callback01+0x1b4>)
 800423c:	2216      	movs	r2, #22
 800423e:	601a      	str	r2, [r3, #0]
							Uptime.minutes++;
 8004240:	4b54      	ldr	r3, [pc, #336]	; (8004394 <Callback01+0x1ac>)
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	3301      	adds	r3, #1
 8004246:	4a53      	ldr	r2, [pc, #332]	; (8004394 <Callback01+0x1ac>)
 8004248:	6053      	str	r3, [r2, #4]
							Uptime.seconds=0;
 800424a:	4b52      	ldr	r3, [pc, #328]	; (8004394 <Callback01+0x1ac>)
 800424c:	2200      	movs	r2, #0
 800424e:	601a      	str	r2, [r3, #0]
							ReadConfig();
 8004250:	f7fd ff46 	bl	80020e0 <ReadConfig>
							Flag_ShowStats=3;				//once a minute show hourly stat
 8004254:	4b50      	ldr	r3, [pc, #320]	; (8004398 <Callback01+0x1b0>)
 8004256:	2203      	movs	r2, #3
 8004258:	601a      	str	r2, [r3, #0]
							if (count_hours) count_hours--;	//60 minutes for one hour
 800425a:	4b51      	ldr	r3, [pc, #324]	; (80043a0 <Callback01+0x1b8>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d005      	beq.n	800426e <Callback01+0x86>
 8004262:	4b4f      	ldr	r3, [pc, #316]	; (80043a0 <Callback01+0x1b8>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	3b01      	subs	r3, #1
 8004268:	4a4d      	ldr	r2, [pc, #308]	; (80043a0 <Callback01+0x1b8>)
 800426a:	6013      	str	r3, [r2, #0]
 800426c:	e024      	b.n	80042b8 <Callback01+0xd0>
							else
							{
								Calculate_WattHours();
 800426e:	f7fd fe75 	bl	8001f5c <Calculate_WattHours>
								count_hours = TICKS_ONEHOUR;
 8004272:	4b4b      	ldr	r3, [pc, #300]	; (80043a0 <Callback01+0x1b8>)
 8004274:	2202      	movs	r2, #2
 8004276:	601a      	str	r2, [r3, #0]
								Uptime.hours++;
 8004278:	4b46      	ldr	r3, [pc, #280]	; (8004394 <Callback01+0x1ac>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	3301      	adds	r3, #1
 800427e:	4a45      	ldr	r2, [pc, #276]	; (8004394 <Callback01+0x1ac>)
 8004280:	6093      	str	r3, [r2, #8]
								Uptime.minutes=0;
 8004282:	4b44      	ldr	r3, [pc, #272]	; (8004394 <Callback01+0x1ac>)
 8004284:	2200      	movs	r2, #0
 8004286:	605a      	str	r2, [r3, #4]
#if FLASHSTATSAVE_PERIOD == 0	//FLASHSTATSAVE_PERIOD 0-every hour,
								Flag_StoreStatistics = 1;
 8004288:	4b46      	ldr	r3, [pc, #280]	; (80043a4 <Callback01+0x1bc>)
 800428a:	2201      	movs	r2, #1
 800428c:	601a      	str	r2, [r3, #0]
#endif
								if (count_days) count_days--;
 800428e:	4b46      	ldr	r3, [pc, #280]	; (80043a8 <Callback01+0x1c0>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d005      	beq.n	80042a2 <Callback01+0xba>
 8004296:	4b44      	ldr	r3, [pc, #272]	; (80043a8 <Callback01+0x1c0>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	3b01      	subs	r3, #1
 800429c:	4a42      	ldr	r2, [pc, #264]	; (80043a8 <Callback01+0x1c0>)
 800429e:	6013      	str	r3, [r2, #0]
 80042a0:	e00a      	b.n	80042b8 <Callback01+0xd0>
								else
								{
									count_days = TICKS_ONEDAY;
 80042a2:	4b41      	ldr	r3, [pc, #260]	; (80043a8 <Callback01+0x1c0>)
 80042a4:	2205      	movs	r2, #5
 80042a6:	601a      	str	r2, [r3, #0]
									Uptime.days++;
 80042a8:	4b3a      	ldr	r3, [pc, #232]	; (8004394 <Callback01+0x1ac>)
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	3301      	adds	r3, #1
 80042ae:	4a39      	ldr	r2, [pc, #228]	; (8004394 <Callback01+0x1ac>)
 80042b0:	60d3      	str	r3, [r2, #12]
									Uptime.hours=0;
 80042b2:	4b38      	ldr	r3, [pc, #224]	; (8004394 <Callback01+0x1ac>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	609a      	str	r2, [r3, #8]
								}
							}
						}
					}
		Calculate_WattSeconds();
 80042b8:	f7fd fd06 	bl	8001cc8 <Calculate_WattSeconds>
		HAL_ADC_Start(&hadc1);
 80042bc:	483b      	ldr	r0, [pc, #236]	; (80043ac <Callback01+0x1c4>)
 80042be:	f000 ffe1 	bl	8005284 <HAL_ADC_Start>
#ifdef DEBUG_EN
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
#endif
		uint32_t temp;
		//Adc1Measurements.Inv_current = ConvertIValue(Adc1RawReadings.Inv_current);
		temp = 	ConvertIValue(Adc1RawReadings.Inv_current);
 80042c2:	4b3b      	ldr	r3, [pc, #236]	; (80043b0 <Callback01+0x1c8>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7fe f98e 	bl	80025e8 <ConvertIValue>
 80042cc:	60f8      	str	r0, [r7, #12]
		if ( temp > CalibrationValues.Inv_current_off) Adc1Measurements.Inv_current = temp-CalibrationValues.Inv_current_off;
 80042ce:	4b39      	ldr	r3, [pc, #228]	; (80043b4 <Callback01+0x1cc>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	461a      	mov	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d907      	bls.n	80042ea <Callback01+0x102>
 80042da:	4b36      	ldr	r3, [pc, #216]	; (80043b4 <Callback01+0x1cc>)
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	461a      	mov	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	1a9b      	subs	r3, r3, r2
 80042e4:	4a34      	ldr	r2, [pc, #208]	; (80043b8 <Callback01+0x1d0>)
 80042e6:	6013      	str	r3, [r2, #0]
 80042e8:	e002      	b.n	80042f0 <Callback01+0x108>
		else Adc1Measurements.Inv_current = 0;
 80042ea:	4b33      	ldr	r3, [pc, #204]	; (80043b8 <Callback01+0x1d0>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	601a      	str	r2, [r3, #0]
		//Adc1Measurements.PV_current = ConvertIValue(Adc1RawReadings.PV_current) ;
		temp = 	ConvertIValue(Adc1RawReadings.PV_current);
 80042f0:	4b2f      	ldr	r3, [pc, #188]	; (80043b0 <Callback01+0x1c8>)
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	4618      	mov	r0, r3
 80042f6:	f7fe f977 	bl	80025e8 <ConvertIValue>
 80042fa:	60f8      	str	r0, [r7, #12]
		if (temp > CalibrationValues.PV_current_off) Adc1Measurements.PV_current = temp-CalibrationValues.PV_current_off;
 80042fc:	4b2d      	ldr	r3, [pc, #180]	; (80043b4 <Callback01+0x1cc>)
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	461a      	mov	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	4293      	cmp	r3, r2
 8004306:	d907      	bls.n	8004318 <Callback01+0x130>
 8004308:	4b2a      	ldr	r3, [pc, #168]	; (80043b4 <Callback01+0x1cc>)
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	461a      	mov	r2, r3
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	1a9b      	subs	r3, r3, r2
 8004312:	4a29      	ldr	r2, [pc, #164]	; (80043b8 <Callback01+0x1d0>)
 8004314:	6053      	str	r3, [r2, #4]
 8004316:	e002      	b.n	800431e <Callback01+0x136>
		else Adc1Measurements.PV_current = 0;
 8004318:	4b27      	ldr	r3, [pc, #156]	; (80043b8 <Callback01+0x1d0>)
 800431a:	2200      	movs	r2, #0
 800431c:	605a      	str	r2, [r3, #4]
			Adc1Measurements.PV_voltage = ConvertVValue(Adc1RawReadings.PV_voltage) ;
 800431e:	4b24      	ldr	r3, [pc, #144]	; (80043b0 <Callback01+0x1c8>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	4618      	mov	r0, r3
 8004324:	f7fe f900 	bl	8002528 <ConvertVValue>
 8004328:	4603      	mov	r3, r0
 800432a:	4a23      	ldr	r2, [pc, #140]	; (80043b8 <Callback01+0x1d0>)
 800432c:	6093      	str	r3, [r2, #8]
			Adc1Measurements.Batt_voltage = ConvertVValue(Adc1RawReadings.Batt_voltage) ;
 800432e:	4b20      	ldr	r3, [pc, #128]	; (80043b0 <Callback01+0x1c8>)
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	4618      	mov	r0, r3
 8004334:	f7fe f8f8 	bl	8002528 <ConvertVValue>
 8004338:	4603      	mov	r3, r0
 800433a:	4a1f      	ldr	r2, [pc, #124]	; (80043b8 <Callback01+0x1d0>)
 800433c:	60d3      	str	r3, [r2, #12]
			Adc1Measurements.NTC1_PCB = ConvertNTCvalue(Adc1RawReadings.NTC1_PCB) ;
 800433e:	4b1c      	ldr	r3, [pc, #112]	; (80043b0 <Callback01+0x1c8>)
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	4618      	mov	r0, r3
 8004344:	f7fe f87c 	bl	8002440 <ConvertNTCvalue>
 8004348:	4603      	mov	r3, r0
 800434a:	4a1b      	ldr	r2, [pc, #108]	; (80043b8 <Callback01+0x1d0>)
 800434c:	6113      	str	r3, [r2, #16]
			Adc1Measurements.NTC2_Inverter_mos = ConvertNTCvalue(Adc1RawReadings.NTC2_Inverter_mos) ;
 800434e:	4b18      	ldr	r3, [pc, #96]	; (80043b0 <Callback01+0x1c8>)
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	4618      	mov	r0, r3
 8004354:	f7fe f874 	bl	8002440 <ConvertNTCvalue>
 8004358:	4603      	mov	r3, r0
 800435a:	4a17      	ldr	r2, [pc, #92]	; (80043b8 <Callback01+0x1d0>)
 800435c:	6153      	str	r3, [r2, #20]
			Adc1Measurements.NTC3_Battery_mos = ConvertNTCvalue(Adc1RawReadings.NTC3_Battery_mos) ;
 800435e:	4b14      	ldr	r3, [pc, #80]	; (80043b0 <Callback01+0x1c8>)
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	4618      	mov	r0, r3
 8004364:	f7fe f86c 	bl	8002440 <ConvertNTCvalue>
 8004368:	4603      	mov	r3, r0
 800436a:	4a13      	ldr	r2, [pc, #76]	; (80043b8 <Callback01+0x1d0>)
 800436c:	6193      	str	r3, [r2, #24]
			FlagExt_I = HAL_GPIO_ReadPin(EXT_I_GPIO_Port, EXT_I_Pin);
 800436e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004372:	4812      	ldr	r0, [pc, #72]	; (80043bc <Callback01+0x1d4>)
 8004374:	f002 fdd4 	bl	8006f20 <HAL_GPIO_ReadPin>
 8004378:	4603      	mov	r3, r0
 800437a:	461a      	mov	r2, r3
 800437c:	4b10      	ldr	r3, [pc, #64]	; (80043c0 <Callback01+0x1d8>)
 800437e:	601a      	str	r2, [r3, #0]
		FlagRunMainLoop = 1;
 8004380:	4b10      	ldr	r3, [pc, #64]	; (80043c4 <Callback01+0x1dc>)
 8004382:	2201      	movs	r2, #1
 8004384:	601a      	str	r2, [r3, #0]
  /* USER CODE END Callback01 */
}
 8004386:	bf00      	nop
 8004388:	3710      	adds	r7, #16
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	20000244 	.word	0x20000244
 8004394:	20005a24 	.word	0x20005a24
 8004398:	20000264 	.word	0x20000264
 800439c:	20000000 	.word	0x20000000
 80043a0:	20000004 	.word	0x20000004
 80043a4:	20000260 	.word	0x20000260
 80043a8:	20000008 	.word	0x20000008
 80043ac:	20005b40 	.word	0x20005b40
 80043b0:	200061cc 	.word	0x200061cc
 80043b4:	20005c70 	.word	0x20005c70
 80043b8:	200059a0 	.word	0x200059a0
 80043bc:	48000400 	.word	0x48000400
 80043c0:	20000254 	.word	0x20000254
 80043c4:	20000268 	.word	0x20000268

080043c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b082      	sub	sp, #8
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a04      	ldr	r2, [pc, #16]	; (80043e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d101      	bne.n	80043de <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80043da:	f000 fbfd 	bl	8004bd8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80043de:	bf00      	nop
 80043e0:	3708      	adds	r7, #8
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	40001000 	.word	0x40001000

080043ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80043ec:	b480      	push	{r7}
 80043ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80043f0:	b672      	cpsid	i
}
 80043f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80043f4:	e7fe      	b.n	80043f4 <Error_Handler+0x8>
	...

080043f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043fe:	4b11      	ldr	r3, [pc, #68]	; (8004444 <HAL_MspInit+0x4c>)
 8004400:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004402:	4a10      	ldr	r2, [pc, #64]	; (8004444 <HAL_MspInit+0x4c>)
 8004404:	f043 0301 	orr.w	r3, r3, #1
 8004408:	6613      	str	r3, [r2, #96]	; 0x60
 800440a:	4b0e      	ldr	r3, [pc, #56]	; (8004444 <HAL_MspInit+0x4c>)
 800440c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	607b      	str	r3, [r7, #4]
 8004414:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004416:	4b0b      	ldr	r3, [pc, #44]	; (8004444 <HAL_MspInit+0x4c>)
 8004418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800441a:	4a0a      	ldr	r2, [pc, #40]	; (8004444 <HAL_MspInit+0x4c>)
 800441c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004420:	6593      	str	r3, [r2, #88]	; 0x58
 8004422:	4b08      	ldr	r3, [pc, #32]	; (8004444 <HAL_MspInit+0x4c>)
 8004424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800442a:	603b      	str	r3, [r7, #0]
 800442c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800442e:	2200      	movs	r2, #0
 8004430:	210f      	movs	r1, #15
 8004432:	f06f 0001 	mvn.w	r0, #1
 8004436:	f001 fec9 	bl	80061cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800443a:	bf00      	nop
 800443c:	3708      	adds	r7, #8
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	40021000 	.word	0x40021000

08004448 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b0a2      	sub	sp, #136	; 0x88
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004450:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004454:	2200      	movs	r2, #0
 8004456:	601a      	str	r2, [r3, #0]
 8004458:	605a      	str	r2, [r3, #4]
 800445a:	609a      	str	r2, [r3, #8]
 800445c:	60da      	str	r2, [r3, #12]
 800445e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004460:	f107 0318 	add.w	r3, r7, #24
 8004464:	225c      	movs	r2, #92	; 0x5c
 8004466:	2100      	movs	r1, #0
 8004468:	4618      	mov	r0, r3
 800446a:	f009 fcc8 	bl	800ddfe <memset>
  if(hadc->Instance==ADC1)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a3f      	ldr	r2, [pc, #252]	; (8004570 <HAL_ADC_MspInit+0x128>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d177      	bne.n	8004568 <HAL_ADC_MspInit+0x120>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004478:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800447c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800447e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8004482:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004484:	f107 0318 	add.w	r3, r7, #24
 8004488:	4618      	mov	r0, r3
 800448a:	f003 fc5f 	bl	8007d4c <HAL_RCCEx_PeriphCLKConfig>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d001      	beq.n	8004498 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004494:	f7ff ffaa 	bl	80043ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004498:	4b36      	ldr	r3, [pc, #216]	; (8004574 <HAL_ADC_MspInit+0x12c>)
 800449a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800449c:	4a35      	ldr	r2, [pc, #212]	; (8004574 <HAL_ADC_MspInit+0x12c>)
 800449e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80044a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80044a4:	4b33      	ldr	r3, [pc, #204]	; (8004574 <HAL_ADC_MspInit+0x12c>)
 80044a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80044ac:	617b      	str	r3, [r7, #20]
 80044ae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044b0:	4b30      	ldr	r3, [pc, #192]	; (8004574 <HAL_ADC_MspInit+0x12c>)
 80044b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044b4:	4a2f      	ldr	r2, [pc, #188]	; (8004574 <HAL_ADC_MspInit+0x12c>)
 80044b6:	f043 0304 	orr.w	r3, r3, #4
 80044ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80044bc:	4b2d      	ldr	r3, [pc, #180]	; (8004574 <HAL_ADC_MspInit+0x12c>)
 80044be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044c0:	f003 0304 	and.w	r3, r3, #4
 80044c4:	613b      	str	r3, [r7, #16]
 80044c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044c8:	4b2a      	ldr	r3, [pc, #168]	; (8004574 <HAL_ADC_MspInit+0x12c>)
 80044ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044cc:	4a29      	ldr	r2, [pc, #164]	; (8004574 <HAL_ADC_MspInit+0x12c>)
 80044ce:	f043 0301 	orr.w	r3, r3, #1
 80044d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80044d4:	4b27      	ldr	r3, [pc, #156]	; (8004574 <HAL_ADC_MspInit+0x12c>)
 80044d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044d8:	f003 0301 	and.w	r3, r3, #1
 80044dc:	60fb      	str	r3, [r7, #12]
 80044de:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> ADC1_IN4
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    PA2     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80044e0:	230f      	movs	r3, #15
 80044e2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80044e4:	230b      	movs	r3, #11
 80044e6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e8:	2300      	movs	r3, #0
 80044ea:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044ec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80044f0:	4619      	mov	r1, r3
 80044f2:	4821      	ldr	r0, [pc, #132]	; (8004578 <HAL_ADC_MspInit+0x130>)
 80044f4:	f002 fb9a 	bl	8006c2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80044f8:	2307      	movs	r3, #7
 80044fa:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80044fc:	230b      	movs	r3, #11
 80044fe:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004500:	2300      	movs	r3, #0
 8004502:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004504:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004508:	4619      	mov	r1, r3
 800450a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800450e:	f002 fb8d 	bl	8006c2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004512:	4b1a      	ldr	r3, [pc, #104]	; (800457c <HAL_ADC_MspInit+0x134>)
 8004514:	4a1a      	ldr	r2, [pc, #104]	; (8004580 <HAL_ADC_MspInit+0x138>)
 8004516:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8004518:	4b18      	ldr	r3, [pc, #96]	; (800457c <HAL_ADC_MspInit+0x134>)
 800451a:	2200      	movs	r2, #0
 800451c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800451e:	4b17      	ldr	r3, [pc, #92]	; (800457c <HAL_ADC_MspInit+0x134>)
 8004520:	2200      	movs	r2, #0
 8004522:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004524:	4b15      	ldr	r3, [pc, #84]	; (800457c <HAL_ADC_MspInit+0x134>)
 8004526:	2200      	movs	r2, #0
 8004528:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800452a:	4b14      	ldr	r3, [pc, #80]	; (800457c <HAL_ADC_MspInit+0x134>)
 800452c:	2280      	movs	r2, #128	; 0x80
 800452e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004530:	4b12      	ldr	r3, [pc, #72]	; (800457c <HAL_ADC_MspInit+0x134>)
 8004532:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004536:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004538:	4b10      	ldr	r3, [pc, #64]	; (800457c <HAL_ADC_MspInit+0x134>)
 800453a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800453e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004540:	4b0e      	ldr	r3, [pc, #56]	; (800457c <HAL_ADC_MspInit+0x134>)
 8004542:	2220      	movs	r2, #32
 8004544:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004546:	4b0d      	ldr	r3, [pc, #52]	; (800457c <HAL_ADC_MspInit+0x134>)
 8004548:	2200      	movs	r2, #0
 800454a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800454c:	480b      	ldr	r0, [pc, #44]	; (800457c <HAL_ADC_MspInit+0x134>)
 800454e:	f001 fe67 	bl	8006220 <HAL_DMA_Init>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d001      	beq.n	800455c <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 8004558:	f7ff ff48 	bl	80043ec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a07      	ldr	r2, [pc, #28]	; (800457c <HAL_ADC_MspInit+0x134>)
 8004560:	64da      	str	r2, [r3, #76]	; 0x4c
 8004562:	4a06      	ldr	r2, [pc, #24]	; (800457c <HAL_ADC_MspInit+0x134>)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004568:	bf00      	nop
 800456a:	3788      	adds	r7, #136	; 0x88
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	50040000 	.word	0x50040000
 8004574:	40021000 	.word	0x40021000
 8004578:	48000800 	.word	0x48000800
 800457c:	20005cf8 	.word	0x20005cf8
 8004580:	40020008 	.word	0x40020008

08004584 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004584:	b480      	push	{r7}
 8004586:	b085      	sub	sp, #20
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004594:	d10b      	bne.n	80045ae <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004596:	4b09      	ldr	r3, [pc, #36]	; (80045bc <HAL_TIM_PWM_MspInit+0x38>)
 8004598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800459a:	4a08      	ldr	r2, [pc, #32]	; (80045bc <HAL_TIM_PWM_MspInit+0x38>)
 800459c:	f043 0301 	orr.w	r3, r3, #1
 80045a0:	6593      	str	r3, [r2, #88]	; 0x58
 80045a2:	4b06      	ldr	r3, [pc, #24]	; (80045bc <HAL_TIM_PWM_MspInit+0x38>)
 80045a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	60fb      	str	r3, [r7, #12]
 80045ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80045ae:	bf00      	nop
 80045b0:	3714      	adds	r7, #20
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	40021000 	.word	0x40021000

080045c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a0a      	ldr	r2, [pc, #40]	; (80045f8 <HAL_TIM_Base_MspInit+0x38>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d10b      	bne.n	80045ea <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80045d2:	4b0a      	ldr	r3, [pc, #40]	; (80045fc <HAL_TIM_Base_MspInit+0x3c>)
 80045d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045d6:	4a09      	ldr	r2, [pc, #36]	; (80045fc <HAL_TIM_Base_MspInit+0x3c>)
 80045d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045dc:	6613      	str	r3, [r2, #96]	; 0x60
 80045de:	4b07      	ldr	r3, [pc, #28]	; (80045fc <HAL_TIM_Base_MspInit+0x3c>)
 80045e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e6:	60fb      	str	r3, [r7, #12]
 80045e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80045ea:	bf00      	nop
 80045ec:	3714      	adds	r7, #20
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	40014400 	.word	0x40014400
 80045fc:	40021000 	.word	0x40021000

08004600 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b08a      	sub	sp, #40	; 0x28
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004608:	f107 0314 	add.w	r3, r7, #20
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]
 8004610:	605a      	str	r2, [r3, #4]
 8004612:	609a      	str	r2, [r3, #8]
 8004614:	60da      	str	r2, [r3, #12]
 8004616:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004620:	d11d      	bne.n	800465e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004622:	4b22      	ldr	r3, [pc, #136]	; (80046ac <HAL_TIM_MspPostInit+0xac>)
 8004624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004626:	4a21      	ldr	r2, [pc, #132]	; (80046ac <HAL_TIM_MspPostInit+0xac>)
 8004628:	f043 0301 	orr.w	r3, r3, #1
 800462c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800462e:	4b1f      	ldr	r3, [pc, #124]	; (80046ac <HAL_TIM_MspPostInit+0xac>)
 8004630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	613b      	str	r3, [r7, #16]
 8004638:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = BAT_SWITCH_PWM_Pin;
 800463a:	2320      	movs	r3, #32
 800463c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800463e:	2302      	movs	r3, #2
 8004640:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004642:	2300      	movs	r3, #0
 8004644:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004646:	2300      	movs	r3, #0
 8004648:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800464a:	2301      	movs	r3, #1
 800464c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BAT_SWITCH_PWM_GPIO_Port, &GPIO_InitStruct);
 800464e:	f107 0314 	add.w	r3, r7, #20
 8004652:	4619      	mov	r1, r3
 8004654:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004658:	f002 fae8 	bl	8006c2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 800465c:	e021      	b.n	80046a2 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM16)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a13      	ldr	r2, [pc, #76]	; (80046b0 <HAL_TIM_MspPostInit+0xb0>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d11c      	bne.n	80046a2 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004668:	4b10      	ldr	r3, [pc, #64]	; (80046ac <HAL_TIM_MspPostInit+0xac>)
 800466a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800466c:	4a0f      	ldr	r2, [pc, #60]	; (80046ac <HAL_TIM_MspPostInit+0xac>)
 800466e:	f043 0302 	orr.w	r3, r3, #2
 8004672:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004674:	4b0d      	ldr	r3, [pc, #52]	; (80046ac <HAL_TIM_MspPostInit+0xac>)
 8004676:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004678:	f003 0302 	and.w	r3, r3, #2
 800467c:	60fb      	str	r3, [r7, #12]
 800467e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = EXT_O_Pin;
 8004680:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004684:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004686:	2302      	movs	r3, #2
 8004688:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800468a:	2300      	movs	r3, #0
 800468c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800468e:	2300      	movs	r3, #0
 8004690:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8004692:	230e      	movs	r3, #14
 8004694:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(EXT_O_GPIO_Port, &GPIO_InitStruct);
 8004696:	f107 0314 	add.w	r3, r7, #20
 800469a:	4619      	mov	r1, r3
 800469c:	4805      	ldr	r0, [pc, #20]	; (80046b4 <HAL_TIM_MspPostInit+0xb4>)
 800469e:	f002 fac5 	bl	8006c2c <HAL_GPIO_Init>
}
 80046a2:	bf00      	nop
 80046a4:	3728      	adds	r7, #40	; 0x28
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	40021000 	.word	0x40021000
 80046b0:	40014400 	.word	0x40014400
 80046b4:	48000400 	.word	0x48000400

080046b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b0a0      	sub	sp, #128	; 0x80
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046c0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80046c4:	2200      	movs	r2, #0
 80046c6:	601a      	str	r2, [r3, #0]
 80046c8:	605a      	str	r2, [r3, #4]
 80046ca:	609a      	str	r2, [r3, #8]
 80046cc:	60da      	str	r2, [r3, #12]
 80046ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80046d0:	f107 0310 	add.w	r3, r7, #16
 80046d4:	225c      	movs	r2, #92	; 0x5c
 80046d6:	2100      	movs	r1, #0
 80046d8:	4618      	mov	r0, r3
 80046da:	f009 fb90 	bl	800ddfe <memset>
  if(huart->Instance==USART1)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a56      	ldr	r2, [pc, #344]	; (800483c <HAL_UART_MspInit+0x184>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	f040 80a4 	bne.w	8004832 <HAL_UART_MspInit+0x17a>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80046ea:	2301      	movs	r3, #1
 80046ec:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80046ee:	2300      	movs	r3, #0
 80046f0:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80046f2:	f107 0310 	add.w	r3, r7, #16
 80046f6:	4618      	mov	r0, r3
 80046f8:	f003 fb28 	bl	8007d4c <HAL_RCCEx_PeriphCLKConfig>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004702:	f7ff fe73 	bl	80043ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004706:	4b4e      	ldr	r3, [pc, #312]	; (8004840 <HAL_UART_MspInit+0x188>)
 8004708:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800470a:	4a4d      	ldr	r2, [pc, #308]	; (8004840 <HAL_UART_MspInit+0x188>)
 800470c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004710:	6613      	str	r3, [r2, #96]	; 0x60
 8004712:	4b4b      	ldr	r3, [pc, #300]	; (8004840 <HAL_UART_MspInit+0x188>)
 8004714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004716:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800471a:	60fb      	str	r3, [r7, #12]
 800471c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800471e:	4b48      	ldr	r3, [pc, #288]	; (8004840 <HAL_UART_MspInit+0x188>)
 8004720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004722:	4a47      	ldr	r2, [pc, #284]	; (8004840 <HAL_UART_MspInit+0x188>)
 8004724:	f043 0301 	orr.w	r3, r3, #1
 8004728:	64d3      	str	r3, [r2, #76]	; 0x4c
 800472a:	4b45      	ldr	r3, [pc, #276]	; (8004840 <HAL_UART_MspInit+0x188>)
 800472c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800472e:	f003 0301 	and.w	r3, r3, #1
 8004732:	60bb      	str	r3, [r7, #8]
 8004734:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004736:	f44f 7300 	mov.w	r3, #512	; 0x200
 800473a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800473c:	2302      	movs	r3, #2
 800473e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004740:	2300      	movs	r3, #0
 8004742:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004744:	2302      	movs	r3, #2
 8004746:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004748:	2307      	movs	r3, #7
 800474a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800474c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004750:	4619      	mov	r1, r3
 8004752:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004756:	f002 fa69 	bl	8006c2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800475a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800475e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004760:	2302      	movs	r3, #2
 8004762:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004764:	2301      	movs	r3, #1
 8004766:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004768:	2302      	movs	r3, #2
 800476a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800476c:	2307      	movs	r3, #7
 800476e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004770:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004774:	4619      	mov	r1, r3
 8004776:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800477a:	f002 fa57 	bl	8006c2c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel7;
 800477e:	4b31      	ldr	r3, [pc, #196]	; (8004844 <HAL_UART_MspInit+0x18c>)
 8004780:	4a31      	ldr	r2, [pc, #196]	; (8004848 <HAL_UART_MspInit+0x190>)
 8004782:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8004784:	4b2f      	ldr	r3, [pc, #188]	; (8004844 <HAL_UART_MspInit+0x18c>)
 8004786:	2202      	movs	r2, #2
 8004788:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800478a:	4b2e      	ldr	r3, [pc, #184]	; (8004844 <HAL_UART_MspInit+0x18c>)
 800478c:	2200      	movs	r2, #0
 800478e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004790:	4b2c      	ldr	r3, [pc, #176]	; (8004844 <HAL_UART_MspInit+0x18c>)
 8004792:	2200      	movs	r2, #0
 8004794:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004796:	4b2b      	ldr	r3, [pc, #172]	; (8004844 <HAL_UART_MspInit+0x18c>)
 8004798:	2280      	movs	r2, #128	; 0x80
 800479a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800479c:	4b29      	ldr	r3, [pc, #164]	; (8004844 <HAL_UART_MspInit+0x18c>)
 800479e:	2200      	movs	r2, #0
 80047a0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80047a2:	4b28      	ldr	r3, [pc, #160]	; (8004844 <HAL_UART_MspInit+0x18c>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80047a8:	4b26      	ldr	r3, [pc, #152]	; (8004844 <HAL_UART_MspInit+0x18c>)
 80047aa:	2220      	movs	r2, #32
 80047ac:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80047ae:	4b25      	ldr	r3, [pc, #148]	; (8004844 <HAL_UART_MspInit+0x18c>)
 80047b0:	2200      	movs	r2, #0
 80047b2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80047b4:	4823      	ldr	r0, [pc, #140]	; (8004844 <HAL_UART_MspInit+0x18c>)
 80047b6:	f001 fd33 	bl	8006220 <HAL_DMA_Init>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 80047c0:	f7ff fe14 	bl	80043ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a1f      	ldr	r2, [pc, #124]	; (8004844 <HAL_UART_MspInit+0x18c>)
 80047c8:	671a      	str	r2, [r3, #112]	; 0x70
 80047ca:	4a1e      	ldr	r2, [pc, #120]	; (8004844 <HAL_UART_MspInit+0x18c>)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel6;
 80047d0:	4b1e      	ldr	r3, [pc, #120]	; (800484c <HAL_UART_MspInit+0x194>)
 80047d2:	4a1f      	ldr	r2, [pc, #124]	; (8004850 <HAL_UART_MspInit+0x198>)
 80047d4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 80047d6:	4b1d      	ldr	r3, [pc, #116]	; (800484c <HAL_UART_MspInit+0x194>)
 80047d8:	2202      	movs	r2, #2
 80047da:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80047dc:	4b1b      	ldr	r3, [pc, #108]	; (800484c <HAL_UART_MspInit+0x194>)
 80047de:	2210      	movs	r2, #16
 80047e0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80047e2:	4b1a      	ldr	r3, [pc, #104]	; (800484c <HAL_UART_MspInit+0x194>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80047e8:	4b18      	ldr	r3, [pc, #96]	; (800484c <HAL_UART_MspInit+0x194>)
 80047ea:	2280      	movs	r2, #128	; 0x80
 80047ec:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80047ee:	4b17      	ldr	r3, [pc, #92]	; (800484c <HAL_UART_MspInit+0x194>)
 80047f0:	2200      	movs	r2, #0
 80047f2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80047f4:	4b15      	ldr	r3, [pc, #84]	; (800484c <HAL_UART_MspInit+0x194>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80047fa:	4b14      	ldr	r3, [pc, #80]	; (800484c <HAL_UART_MspInit+0x194>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004800:	4b12      	ldr	r3, [pc, #72]	; (800484c <HAL_UART_MspInit+0x194>)
 8004802:	2200      	movs	r2, #0
 8004804:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004806:	4811      	ldr	r0, [pc, #68]	; (800484c <HAL_UART_MspInit+0x194>)
 8004808:	f001 fd0a 	bl	8006220 <HAL_DMA_Init>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <HAL_UART_MspInit+0x15e>
    {
      Error_Handler();
 8004812:	f7ff fdeb 	bl	80043ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a0c      	ldr	r2, [pc, #48]	; (800484c <HAL_UART_MspInit+0x194>)
 800481a:	66da      	str	r2, [r3, #108]	; 0x6c
 800481c:	4a0b      	ldr	r2, [pc, #44]	; (800484c <HAL_UART_MspInit+0x194>)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004822:	2200      	movs	r2, #0
 8004824:	2105      	movs	r1, #5
 8004826:	2025      	movs	r0, #37	; 0x25
 8004828:	f001 fcd0 	bl	80061cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800482c:	2025      	movs	r0, #37	; 0x25
 800482e:	f001 fce9 	bl	8006204 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004832:	bf00      	nop
 8004834:	3780      	adds	r7, #128	; 0x80
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40013800 	.word	0x40013800
 8004840:	40021000 	.word	0x40021000
 8004844:	20005ba4 	.word	0x20005ba4
 8004848:	40020480 	.word	0x40020480
 800484c:	20005af4 	.word	0x20005af4
 8004850:	4002046c 	.word	0x4002046c

08004854 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b08c      	sub	sp, #48	; 0x30
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800485c:	2300      	movs	r3, #0
 800485e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004860:	2300      	movs	r3, #0
 8004862:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004864:	2200      	movs	r2, #0
 8004866:	6879      	ldr	r1, [r7, #4]
 8004868:	2036      	movs	r0, #54	; 0x36
 800486a:	f001 fcaf 	bl	80061cc <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800486e:	2036      	movs	r0, #54	; 0x36
 8004870:	f001 fcc8 	bl	8006204 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004874:	4b1e      	ldr	r3, [pc, #120]	; (80048f0 <HAL_InitTick+0x9c>)
 8004876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004878:	4a1d      	ldr	r2, [pc, #116]	; (80048f0 <HAL_InitTick+0x9c>)
 800487a:	f043 0310 	orr.w	r3, r3, #16
 800487e:	6593      	str	r3, [r2, #88]	; 0x58
 8004880:	4b1b      	ldr	r3, [pc, #108]	; (80048f0 <HAL_InitTick+0x9c>)
 8004882:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004884:	f003 0310 	and.w	r3, r3, #16
 8004888:	60fb      	str	r3, [r7, #12]
 800488a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800488c:	f107 0210 	add.w	r2, r7, #16
 8004890:	f107 0314 	add.w	r3, r7, #20
 8004894:	4611      	mov	r1, r2
 8004896:	4618      	mov	r0, r3
 8004898:	f003 f9c6 	bl	8007c28 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800489c:	f003 f998 	bl	8007bd0 <HAL_RCC_GetPCLK1Freq>
 80048a0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80048a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048a4:	4a13      	ldr	r2, [pc, #76]	; (80048f4 <HAL_InitTick+0xa0>)
 80048a6:	fba2 2303 	umull	r2, r3, r2, r3
 80048aa:	0c9b      	lsrs	r3, r3, #18
 80048ac:	3b01      	subs	r3, #1
 80048ae:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80048b0:	4b11      	ldr	r3, [pc, #68]	; (80048f8 <HAL_InitTick+0xa4>)
 80048b2:	4a12      	ldr	r2, [pc, #72]	; (80048fc <HAL_InitTick+0xa8>)
 80048b4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80048b6:	4b10      	ldr	r3, [pc, #64]	; (80048f8 <HAL_InitTick+0xa4>)
 80048b8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80048bc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80048be:	4a0e      	ldr	r2, [pc, #56]	; (80048f8 <HAL_InitTick+0xa4>)
 80048c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80048c4:	4b0c      	ldr	r3, [pc, #48]	; (80048f8 <HAL_InitTick+0xa4>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048ca:	4b0b      	ldr	r3, [pc, #44]	; (80048f8 <HAL_InitTick+0xa4>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80048d0:	4809      	ldr	r0, [pc, #36]	; (80048f8 <HAL_InitTick+0xa4>)
 80048d2:	f003 fd45 	bl	8008360 <HAL_TIM_Base_Init>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d104      	bne.n	80048e6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80048dc:	4806      	ldr	r0, [pc, #24]	; (80048f8 <HAL_InitTick+0xa4>)
 80048de:	f003 fd97 	bl	8008410 <HAL_TIM_Base_Start_IT>
 80048e2:	4603      	mov	r3, r0
 80048e4:	e000      	b.n	80048e8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3730      	adds	r7, #48	; 0x30
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	40021000 	.word	0x40021000
 80048f4:	431bde83 	.word	0x431bde83
 80048f8:	20006348 	.word	0x20006348
 80048fc:	40001000 	.word	0x40001000

08004900 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004900:	b480      	push	{r7}
 8004902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004904:	e7fe      	b.n	8004904 <NMI_Handler+0x4>

08004906 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004906:	b480      	push	{r7}
 8004908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800490a:	e7fe      	b.n	800490a <HardFault_Handler+0x4>

0800490c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004910:	e7fe      	b.n	8004910 <MemManage_Handler+0x4>

08004912 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004912:	b480      	push	{r7}
 8004914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004916:	e7fe      	b.n	8004916 <BusFault_Handler+0x4>

08004918 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800491c:	e7fe      	b.n	800491c <UsageFault_Handler+0x4>

0800491e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800491e:	b480      	push	{r7}
 8004920:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004922:	bf00      	nop
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004930:	4802      	ldr	r0, [pc, #8]	; (800493c <DMA1_Channel1_IRQHandler+0x10>)
 8004932:	f001 fe0c 	bl	800654e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004936:	bf00      	nop
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	20005cf8 	.word	0x20005cf8

08004940 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004944:	4807      	ldr	r0, [pc, #28]	; (8004964 <USART1_IRQHandler+0x24>)
 8004946:	f004 ff9b 	bl	8009880 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  if(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)) {
 800494a:	4b06      	ldr	r3, [pc, #24]	; (8004964 <USART1_IRQHandler+0x24>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	69db      	ldr	r3, [r3, #28]
 8004950:	f003 0310 	and.w	r3, r3, #16
 8004954:	2b10      	cmp	r3, #16
 8004956:	d102      	bne.n	800495e <USART1_IRQHandler+0x1e>
HAL_UART_RxCpltCallback(&huart1);}
 8004958:	4802      	ldr	r0, [pc, #8]	; (8004964 <USART1_IRQHandler+0x24>)
 800495a:	f7fe f9c7 	bl	8002cec <HAL_UART_RxCpltCallback>
  /* USER CODE END USART1_IRQn 1 */
}
 800495e:	bf00      	nop
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	20005bec 	.word	0x20005bec

08004968 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800496c:	4802      	ldr	r0, [pc, #8]	; (8004978 <TIM6_DAC_IRQHandler+0x10>)
 800496e:	f003 ff61 	bl	8008834 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004972:	bf00      	nop
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	20006348 	.word	0x20006348

0800497c <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004980:	4802      	ldr	r0, [pc, #8]	; (800498c <DMA2_Channel6_IRQHandler+0x10>)
 8004982:	f001 fde4 	bl	800654e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8004986:	bf00      	nop
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	20005af4 	.word	0x20005af4

08004990 <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004994:	4802      	ldr	r0, [pc, #8]	; (80049a0 <DMA2_Channel7_IRQHandler+0x10>)
 8004996:	f001 fdda 	bl	800654e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 800499a:	bf00      	nop
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	20005ba4 	.word	0x20005ba4

080049a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80049a4:	b480      	push	{r7}
 80049a6:	af00      	add	r7, sp, #0
	return 1;
 80049a8:	2301      	movs	r3, #1
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <_kill>:

int _kill(int pid, int sig)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80049be:	f009 f8ed 	bl	800db9c <__errno>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2216      	movs	r2, #22
 80049c6:	601a      	str	r2, [r3, #0]
	return -1;
 80049c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3708      	adds	r7, #8
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <_exit>:

void _exit (int status)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80049dc:	f04f 31ff 	mov.w	r1, #4294967295
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f7ff ffe7 	bl	80049b4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80049e6:	e7fe      	b.n	80049e6 <_exit+0x12>

080049e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049f4:	2300      	movs	r3, #0
 80049f6:	617b      	str	r3, [r7, #20]
 80049f8:	e00a      	b.n	8004a10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80049fa:	f3af 8000 	nop.w
 80049fe:	4601      	mov	r1, r0
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	1c5a      	adds	r2, r3, #1
 8004a04:	60ba      	str	r2, [r7, #8]
 8004a06:	b2ca      	uxtb	r2, r1
 8004a08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	3301      	adds	r3, #1
 8004a0e:	617b      	str	r3, [r7, #20]
 8004a10:	697a      	ldr	r2, [r7, #20]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	dbf0      	blt.n	80049fa <_read+0x12>
	}

return len;
 8004a18:	687b      	ldr	r3, [r7, #4]
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3718      	adds	r7, #24
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}

08004a22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a22:	b580      	push	{r7, lr}
 8004a24:	b086      	sub	sp, #24
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	60f8      	str	r0, [r7, #12]
 8004a2a:	60b9      	str	r1, [r7, #8]
 8004a2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a2e:	2300      	movs	r3, #0
 8004a30:	617b      	str	r3, [r7, #20]
 8004a32:	e009      	b.n	8004a48 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	1c5a      	adds	r2, r3, #1
 8004a38:	60ba      	str	r2, [r7, #8]
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	3301      	adds	r3, #1
 8004a46:	617b      	str	r3, [r7, #20]
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	dbf1      	blt.n	8004a34 <_write+0x12>
	}
	return len;
 8004a50:	687b      	ldr	r3, [r7, #4]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3718      	adds	r7, #24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}

08004a5a <_close>:

int _close(int file)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b083      	sub	sp, #12
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
	return -1;
 8004a62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	370c      	adds	r7, #12
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr

08004a72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b083      	sub	sp, #12
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
 8004a7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004a82:	605a      	str	r2, [r3, #4]
	return 0;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	370c      	adds	r7, #12
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr

08004a92 <_isatty>:

int _isatty(int file)
{
 8004a92:	b480      	push	{r7}
 8004a94:	b083      	sub	sp, #12
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
	return 1;
 8004a9a:	2301      	movs	r3, #1
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b085      	sub	sp, #20
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
	return 0;
 8004ab4:	2300      	movs	r3, #0
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3714      	adds	r7, #20
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
	...

08004ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b086      	sub	sp, #24
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004acc:	4a14      	ldr	r2, [pc, #80]	; (8004b20 <_sbrk+0x5c>)
 8004ace:	4b15      	ldr	r3, [pc, #84]	; (8004b24 <_sbrk+0x60>)
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ad8:	4b13      	ldr	r3, [pc, #76]	; (8004b28 <_sbrk+0x64>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d102      	bne.n	8004ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ae0:	4b11      	ldr	r3, [pc, #68]	; (8004b28 <_sbrk+0x64>)
 8004ae2:	4a12      	ldr	r2, [pc, #72]	; (8004b2c <_sbrk+0x68>)
 8004ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ae6:	4b10      	ldr	r3, [pc, #64]	; (8004b28 <_sbrk+0x64>)
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4413      	add	r3, r2
 8004aee:	693a      	ldr	r2, [r7, #16]
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d207      	bcs.n	8004b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004af4:	f009 f852 	bl	800db9c <__errno>
 8004af8:	4603      	mov	r3, r0
 8004afa:	220c      	movs	r2, #12
 8004afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004afe:	f04f 33ff 	mov.w	r3, #4294967295
 8004b02:	e009      	b.n	8004b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b04:	4b08      	ldr	r3, [pc, #32]	; (8004b28 <_sbrk+0x64>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b0a:	4b07      	ldr	r3, [pc, #28]	; (8004b28 <_sbrk+0x64>)
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4413      	add	r3, r2
 8004b12:	4a05      	ldr	r2, [pc, #20]	; (8004b28 <_sbrk+0x64>)
 8004b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b16:	68fb      	ldr	r3, [r7, #12]
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3718      	adds	r7, #24
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	20010000 	.word	0x20010000
 8004b24:	00000400 	.word	0x00000400
 8004b28:	2000026c 	.word	0x2000026c
 8004b2c:	200063e8 	.word	0x200063e8

08004b30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004b30:	b480      	push	{r7}
 8004b32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004b34:	4b06      	ldr	r3, [pc, #24]	; (8004b50 <SystemInit+0x20>)
 8004b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b3a:	4a05      	ldr	r2, [pc, #20]	; (8004b50 <SystemInit+0x20>)
 8004b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8004b44:	bf00      	nop
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	e000ed00 	.word	0xe000ed00

08004b54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004b54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004b8c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004b58:	f7ff ffea 	bl	8004b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004b5c:	480c      	ldr	r0, [pc, #48]	; (8004b90 <LoopForever+0x6>)
  ldr r1, =_edata
 8004b5e:	490d      	ldr	r1, [pc, #52]	; (8004b94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004b60:	4a0d      	ldr	r2, [pc, #52]	; (8004b98 <LoopForever+0xe>)
  movs r3, #0
 8004b62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b64:	e002      	b.n	8004b6c <LoopCopyDataInit>

08004b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b6a:	3304      	adds	r3, #4

08004b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b70:	d3f9      	bcc.n	8004b66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b72:	4a0a      	ldr	r2, [pc, #40]	; (8004b9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004b74:	4c0a      	ldr	r4, [pc, #40]	; (8004ba0 <LoopForever+0x16>)
  movs r3, #0
 8004b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b78:	e001      	b.n	8004b7e <LoopFillZerobss>

08004b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b7c:	3204      	adds	r2, #4

08004b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b80:	d3fb      	bcc.n	8004b7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004b82:	f009 f907 	bl	800dd94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004b86:	f7fd fd77 	bl	8002678 <main>

08004b8a <LoopForever>:

LoopForever:
    b LoopForever
 8004b8a:	e7fe      	b.n	8004b8a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004b8c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8004b90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004b94:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8004b98:	08014660 	.word	0x08014660
  ldr r2, =_sbss
 8004b9c:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8004ba0:	200063e8 	.word	0x200063e8

08004ba4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004ba4:	e7fe      	b.n	8004ba4 <ADC1_IRQHandler>

08004ba6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b082      	sub	sp, #8
 8004baa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004bac:	2300      	movs	r3, #0
 8004bae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004bb0:	2003      	movs	r0, #3
 8004bb2:	f001 fb00 	bl	80061b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004bb6:	200f      	movs	r0, #15
 8004bb8:	f7ff fe4c 	bl	8004854 <HAL_InitTick>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d002      	beq.n	8004bc8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	71fb      	strb	r3, [r7, #7]
 8004bc6:	e001      	b.n	8004bcc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004bc8:	f7ff fc16 	bl	80043f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004bcc:	79fb      	ldrb	r3, [r7, #7]
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3708      	adds	r7, #8
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
	...

08004bd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004bdc:	4b06      	ldr	r3, [pc, #24]	; (8004bf8 <HAL_IncTick+0x20>)
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	461a      	mov	r2, r3
 8004be2:	4b06      	ldr	r3, [pc, #24]	; (8004bfc <HAL_IncTick+0x24>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4413      	add	r3, r2
 8004be8:	4a04      	ldr	r2, [pc, #16]	; (8004bfc <HAL_IncTick+0x24>)
 8004bea:	6013      	str	r3, [r2, #0]
}
 8004bec:	bf00      	nop
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	20000020 	.word	0x20000020
 8004bfc:	20006394 	.word	0x20006394

08004c00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c00:	b480      	push	{r7}
 8004c02:	af00      	add	r7, sp, #0
  return uwTick;
 8004c04:	4b03      	ldr	r3, [pc, #12]	; (8004c14 <HAL_GetTick+0x14>)
 8004c06:	681b      	ldr	r3, [r3, #0]
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop
 8004c14:	20006394 	.word	0x20006394

08004c18 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	609a      	str	r2, [r3, #8]
}
 8004c32:	bf00      	nop
 8004c34:	370c      	adds	r7, #12
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr

08004c3e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b083      	sub	sp, #12
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
 8004c46:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	431a      	orrs	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	609a      	str	r2, [r3, #8]
}
 8004c58:	bf00      	nop
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b087      	sub	sp, #28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	60b9      	str	r1, [r7, #8]
 8004c8a:	607a      	str	r2, [r7, #4]
 8004c8c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	3360      	adds	r3, #96	; 0x60
 8004c92:	461a      	mov	r2, r3
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	4413      	add	r3, r2
 8004c9a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	4b08      	ldr	r3, [pc, #32]	; (8004cc4 <LL_ADC_SetOffset+0x44>)
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004caa:	683a      	ldr	r2, [r7, #0]
 8004cac:	430a      	orrs	r2, r1
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004cb8:	bf00      	nop
 8004cba:	371c      	adds	r7, #28
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr
 8004cc4:	03fff000 	.word	0x03fff000

08004cc8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b085      	sub	sp, #20
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
 8004cd0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	3360      	adds	r3, #96	; 0x60
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	4413      	add	r3, r2
 8004cde:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3714      	adds	r7, #20
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b087      	sub	sp, #28
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	3360      	adds	r3, #96	; 0x60
 8004d04:	461a      	mov	r2, r3
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	4413      	add	r3, r2
 8004d0c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	431a      	orrs	r2, r3
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004d1e:	bf00      	nop
 8004d20:	371c      	adds	r7, #28
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr

08004d2a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004d2a:	b480      	push	{r7}
 8004d2c:	b083      	sub	sp, #12
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d101      	bne.n	8004d42 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e000      	b.n	8004d44 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004d42:	2300      	movs	r3, #0
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b087      	sub	sp, #28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	3330      	adds	r3, #48	; 0x30
 8004d60:	461a      	mov	r2, r3
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	0a1b      	lsrs	r3, r3, #8
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	f003 030c 	and.w	r3, r3, #12
 8004d6c:	4413      	add	r3, r2
 8004d6e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	f003 031f 	and.w	r3, r3, #31
 8004d7a:	211f      	movs	r1, #31
 8004d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d80:	43db      	mvns	r3, r3
 8004d82:	401a      	ands	r2, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	0e9b      	lsrs	r3, r3, #26
 8004d88:	f003 011f 	and.w	r1, r3, #31
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	f003 031f 	and.w	r3, r3, #31
 8004d92:	fa01 f303 	lsl.w	r3, r1, r3
 8004d96:	431a      	orrs	r2, r3
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004d9c:	bf00      	nop
 8004d9e:	371c      	adds	r7, #28
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b087      	sub	sp, #28
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	3314      	adds	r3, #20
 8004db8:	461a      	mov	r2, r3
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	0e5b      	lsrs	r3, r3, #25
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	f003 0304 	and.w	r3, r3, #4
 8004dc4:	4413      	add	r3, r2
 8004dc6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	0d1b      	lsrs	r3, r3, #20
 8004dd0:	f003 031f 	and.w	r3, r3, #31
 8004dd4:	2107      	movs	r1, #7
 8004dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dda:	43db      	mvns	r3, r3
 8004ddc:	401a      	ands	r2, r3
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	0d1b      	lsrs	r3, r3, #20
 8004de2:	f003 031f 	and.w	r3, r3, #31
 8004de6:	6879      	ldr	r1, [r7, #4]
 8004de8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dec:	431a      	orrs	r2, r3
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004df2:	bf00      	nop
 8004df4:	371c      	adds	r7, #28
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr
	...

08004e00 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	60f8      	str	r0, [r7, #12]
 8004e08:	60b9      	str	r1, [r7, #8]
 8004e0a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e18:	43db      	mvns	r3, r3
 8004e1a:	401a      	ands	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f003 0318 	and.w	r3, r3, #24
 8004e22:	4908      	ldr	r1, [pc, #32]	; (8004e44 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004e24:	40d9      	lsrs	r1, r3
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	400b      	ands	r3, r1
 8004e2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004e36:	bf00      	nop
 8004e38:	3714      	adds	r7, #20
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	0007ffff 	.word	0x0007ffff

08004e48 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004e58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	6093      	str	r3, [r2, #8]
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e80:	d101      	bne.n	8004e86 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004e82:	2301      	movs	r3, #1
 8004e84:	e000      	b.n	8004e88 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004e86:	2300      	movs	r3, #0
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004ea4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004ea8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ecc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004ed0:	d101      	bne.n	8004ed6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e000      	b.n	8004ed8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004ed6:	2300      	movs	r3, #0
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004ef4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004ef8:	f043 0201 	orr.w	r2, r3, #1
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f1c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004f20:	f043 0202 	orr.w	r2, r3, #2
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004f28:	bf00      	nop
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	f003 0301 	and.w	r3, r3, #1
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d101      	bne.n	8004f4c <LL_ADC_IsEnabled+0x18>
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e000      	b.n	8004f4e <LL_ADC_IsEnabled+0x1a>
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b083      	sub	sp, #12
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d101      	bne.n	8004f72 <LL_ADC_IsDisableOngoing+0x18>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e000      	b.n	8004f74 <LL_ADC_IsDisableOngoing+0x1a>
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f90:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004f94:	f043 0204 	orr.w	r2, r3, #4
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f003 0304 	and.w	r3, r3, #4
 8004fb8:	2b04      	cmp	r3, #4
 8004fba:	d101      	bne.n	8004fc0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e000      	b.n	8004fc2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	370c      	adds	r7, #12
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr

08004fce <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b083      	sub	sp, #12
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f003 0308 	and.w	r3, r3, #8
 8004fde:	2b08      	cmp	r3, #8
 8004fe0:	d101      	bne.n	8004fe6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e000      	b.n	8004fe8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004fe6:	2300      	movs	r3, #0
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	370c      	adds	r7, #12
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b088      	sub	sp, #32
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005000:	2300      	movs	r3, #0
 8005002:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d101      	bne.n	800500e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e12c      	b.n	8005268 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005018:	2b00      	cmp	r3, #0
 800501a:	d109      	bne.n	8005030 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f7ff fa13 	bl	8004448 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4618      	mov	r0, r3
 8005036:	f7ff ff19 	bl	8004e6c <LL_ADC_IsDeepPowerDownEnabled>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d004      	beq.n	800504a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4618      	mov	r0, r3
 8005046:	f7ff feff 	bl	8004e48 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4618      	mov	r0, r3
 8005050:	f7ff ff34 	bl	8004ebc <LL_ADC_IsInternalRegulatorEnabled>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d115      	bne.n	8005086 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4618      	mov	r0, r3
 8005060:	f7ff ff18 	bl	8004e94 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005064:	4b82      	ldr	r3, [pc, #520]	; (8005270 <HAL_ADC_Init+0x27c>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	099b      	lsrs	r3, r3, #6
 800506a:	4a82      	ldr	r2, [pc, #520]	; (8005274 <HAL_ADC_Init+0x280>)
 800506c:	fba2 2303 	umull	r2, r3, r2, r3
 8005070:	099b      	lsrs	r3, r3, #6
 8005072:	3301      	adds	r3, #1
 8005074:	005b      	lsls	r3, r3, #1
 8005076:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005078:	e002      	b.n	8005080 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	3b01      	subs	r3, #1
 800507e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1f9      	bne.n	800507a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4618      	mov	r0, r3
 800508c:	f7ff ff16 	bl	8004ebc <LL_ADC_IsInternalRegulatorEnabled>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d10d      	bne.n	80050b2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800509a:	f043 0210 	orr.w	r2, r3, #16
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a6:	f043 0201 	orr.w	r2, r3, #1
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7ff ff76 	bl	8004fa8 <LL_ADC_REG_IsConversionOngoing>
 80050bc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050c2:	f003 0310 	and.w	r3, r3, #16
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	f040 80c5 	bne.w	8005256 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	f040 80c1 	bne.w	8005256 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050d8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80050dc:	f043 0202 	orr.w	r2, r3, #2
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7ff ff23 	bl	8004f34 <LL_ADC_IsEnabled>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d10b      	bne.n	800510c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050f4:	4860      	ldr	r0, [pc, #384]	; (8005278 <HAL_ADC_Init+0x284>)
 80050f6:	f7ff ff1d 	bl	8004f34 <LL_ADC_IsEnabled>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d105      	bne.n	800510c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	4619      	mov	r1, r3
 8005106:	485d      	ldr	r0, [pc, #372]	; (800527c <HAL_ADC_Init+0x288>)
 8005108:	f7ff fd86 	bl	8004c18 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	7e5b      	ldrb	r3, [r3, #25]
 8005110:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005116:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800511c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005122:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 3020 	ldrb.w	r3, [r3, #32]
 800512a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800512c:	4313      	orrs	r3, r2
 800512e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005136:	2b01      	cmp	r3, #1
 8005138:	d106      	bne.n	8005148 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513e:	3b01      	subs	r3, #1
 8005140:	045b      	lsls	r3, r3, #17
 8005142:	69ba      	ldr	r2, [r7, #24]
 8005144:	4313      	orrs	r3, r2
 8005146:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800514c:	2b00      	cmp	r3, #0
 800514e:	d009      	beq.n	8005164 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005154:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800515c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800515e:	69ba      	ldr	r2, [r7, #24]
 8005160:	4313      	orrs	r3, r2
 8005162:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68da      	ldr	r2, [r3, #12]
 800516a:	4b45      	ldr	r3, [pc, #276]	; (8005280 <HAL_ADC_Init+0x28c>)
 800516c:	4013      	ands	r3, r2
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	6812      	ldr	r2, [r2, #0]
 8005172:	69b9      	ldr	r1, [r7, #24]
 8005174:	430b      	orrs	r3, r1
 8005176:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4618      	mov	r0, r3
 800517e:	f7ff ff13 	bl	8004fa8 <LL_ADC_REG_IsConversionOngoing>
 8005182:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4618      	mov	r0, r3
 800518a:	f7ff ff20 	bl	8004fce <LL_ADC_INJ_IsConversionOngoing>
 800518e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d13d      	bne.n	8005212 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d13a      	bne.n	8005212 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80051a0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80051a8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80051aa:	4313      	orrs	r3, r2
 80051ac:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051b8:	f023 0302 	bic.w	r3, r3, #2
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	6812      	ldr	r2, [r2, #0]
 80051c0:	69b9      	ldr	r1, [r7, #24]
 80051c2:	430b      	orrs	r3, r1
 80051c4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d118      	bne.n	8005202 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80051da:	f023 0304 	bic.w	r3, r3, #4
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80051e6:	4311      	orrs	r1, r2
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80051ec:	4311      	orrs	r1, r2
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80051f2:	430a      	orrs	r2, r1
 80051f4:	431a      	orrs	r2, r3
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f042 0201 	orr.w	r2, r2, #1
 80051fe:	611a      	str	r2, [r3, #16]
 8005200:	e007      	b.n	8005212 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	691a      	ldr	r2, [r3, #16]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0201 	bic.w	r2, r2, #1
 8005210:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d10c      	bne.n	8005234 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005220:	f023 010f 	bic.w	r1, r3, #15
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	69db      	ldr	r3, [r3, #28]
 8005228:	1e5a      	subs	r2, r3, #1
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	430a      	orrs	r2, r1
 8005230:	631a      	str	r2, [r3, #48]	; 0x30
 8005232:	e007      	b.n	8005244 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f022 020f 	bic.w	r2, r2, #15
 8005242:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005248:	f023 0303 	bic.w	r3, r3, #3
 800524c:	f043 0201 	orr.w	r2, r3, #1
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	655a      	str	r2, [r3, #84]	; 0x54
 8005254:	e007      	b.n	8005266 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800525a:	f043 0210 	orr.w	r2, r3, #16
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005266:	7ffb      	ldrb	r3, [r7, #31]
}
 8005268:	4618      	mov	r0, r3
 800526a:	3720      	adds	r7, #32
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}
 8005270:	20000018 	.word	0x20000018
 8005274:	053e2d63 	.word	0x053e2d63
 8005278:	50040000 	.word	0x50040000
 800527c:	50040300 	.word	0x50040300
 8005280:	fff0c007 	.word	0xfff0c007

08005284 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b084      	sub	sp, #16
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4618      	mov	r0, r3
 8005292:	f7ff fe89 	bl	8004fa8 <LL_ADC_REG_IsConversionOngoing>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d14f      	bne.n	800533c <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d101      	bne.n	80052aa <HAL_ADC_Start+0x26>
 80052a6:	2302      	movs	r3, #2
 80052a8:	e04b      	b.n	8005342 <HAL_ADC_Start+0xbe>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2201      	movs	r2, #1
 80052ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 fccc 	bl	8005c50 <ADC_Enable>
 80052b8:	4603      	mov	r3, r0
 80052ba:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80052bc:	7bfb      	ldrb	r3, [r7, #15]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d137      	bne.n	8005332 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052c6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80052ca:	f023 0301 	bic.w	r3, r3, #1
 80052ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052e2:	d106      	bne.n	80052f2 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052e8:	f023 0206 	bic.w	r2, r3, #6
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	659a      	str	r2, [r3, #88]	; 0x58
 80052f0:	e002      	b.n	80052f8 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	221c      	movs	r2, #28
 80052fe:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d007      	beq.n	8005326 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800531a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800531e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4618      	mov	r0, r3
 800532c:	f7ff fe28 	bl	8004f80 <LL_ADC_REG_StartConversion>
 8005330:	e006      	b.n	8005340 <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800533a:	e001      	b.n	8005340 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800533c:	2302      	movs	r3, #2
 800533e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8005340:	7bfb      	ldrb	r3, [r7, #15]
}
 8005342:	4618      	mov	r0, r3
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
	...

0800534c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b086      	sub	sp, #24
 8005350:	af00      	add	r7, sp, #0
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4618      	mov	r0, r3
 800535e:	f7ff fe23 	bl	8004fa8 <LL_ADC_REG_IsConversionOngoing>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d167      	bne.n	8005438 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800536e:	2b01      	cmp	r3, #1
 8005370:	d101      	bne.n	8005376 <HAL_ADC_Start_DMA+0x2a>
 8005372:	2302      	movs	r3, #2
 8005374:	e063      	b.n	800543e <HAL_ADC_Start_DMA+0xf2>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f000 fc66 	bl	8005c50 <ADC_Enable>
 8005384:	4603      	mov	r3, r0
 8005386:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005388:	7dfb      	ldrb	r3, [r7, #23]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d14f      	bne.n	800542e <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005392:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005396:	f023 0301 	bic.w	r3, r3, #1
 800539a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d006      	beq.n	80053bc <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053b2:	f023 0206 	bic.w	r2, r3, #6
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	659a      	str	r2, [r3, #88]	; 0x58
 80053ba:	e002      	b.n	80053c2 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2200      	movs	r2, #0
 80053c0:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053c6:	4a20      	ldr	r2, [pc, #128]	; (8005448 <HAL_ADC_Start_DMA+0xfc>)
 80053c8:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053ce:	4a1f      	ldr	r2, [pc, #124]	; (800544c <HAL_ADC_Start_DMA+0x100>)
 80053d0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053d6:	4a1e      	ldr	r2, [pc, #120]	; (8005450 <HAL_ADC_Start_DMA+0x104>)
 80053d8:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	221c      	movs	r2, #28
 80053e0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	685a      	ldr	r2, [r3, #4]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f042 0210 	orr.w	r2, r2, #16
 80053f8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68da      	ldr	r2, [r3, #12]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f042 0201 	orr.w	r2, r2, #1
 8005408:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	3340      	adds	r3, #64	; 0x40
 8005414:	4619      	mov	r1, r3
 8005416:	68ba      	ldr	r2, [r7, #8]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f000 ffb9 	bl	8006390 <HAL_DMA_Start_IT>
 800541e:	4603      	mov	r3, r0
 8005420:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4618      	mov	r0, r3
 8005428:	f7ff fdaa 	bl	8004f80 <LL_ADC_REG_StartConversion>
 800542c:	e006      	b.n	800543c <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8005436:	e001      	b.n	800543c <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005438:	2302      	movs	r3, #2
 800543a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800543c:	7dfb      	ldrb	r3, [r7, #23]
}
 800543e:	4618      	mov	r0, r3
 8005440:	3718      	adds	r7, #24
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	08005e1b 	.word	0x08005e1b
 800544c:	08005ef3 	.word	0x08005ef3
 8005450:	08005f0f 	.word	0x08005f0f

08005454 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800545c:	bf00      	nop
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005470:	bf00      	nop
 8005472:	370c      	adds	r7, #12
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b0b6      	sub	sp, #216	; 0xd8
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800549a:	2300      	movs	r3, #0
 800549c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80054a0:	2300      	movs	r3, #0
 80054a2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d101      	bne.n	80054b2 <HAL_ADC_ConfigChannel+0x22>
 80054ae:	2302      	movs	r3, #2
 80054b0:	e3b9      	b.n	8005c26 <HAL_ADC_ConfigChannel+0x796>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4618      	mov	r0, r3
 80054c0:	f7ff fd72 	bl	8004fa8 <LL_ADC_REG_IsConversionOngoing>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	f040 839e 	bne.w	8005c08 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	2b05      	cmp	r3, #5
 80054d2:	d824      	bhi.n	800551e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	3b02      	subs	r3, #2
 80054da:	2b03      	cmp	r3, #3
 80054dc:	d81b      	bhi.n	8005516 <HAL_ADC_ConfigChannel+0x86>
 80054de:	a201      	add	r2, pc, #4	; (adr r2, 80054e4 <HAL_ADC_ConfigChannel+0x54>)
 80054e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054e4:	080054f5 	.word	0x080054f5
 80054e8:	080054fd 	.word	0x080054fd
 80054ec:	08005505 	.word	0x08005505
 80054f0:	0800550d 	.word	0x0800550d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	220c      	movs	r2, #12
 80054f8:	605a      	str	r2, [r3, #4]
          break;
 80054fa:	e011      	b.n	8005520 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	2212      	movs	r2, #18
 8005500:	605a      	str	r2, [r3, #4]
          break;
 8005502:	e00d      	b.n	8005520 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	2218      	movs	r2, #24
 8005508:	605a      	str	r2, [r3, #4]
          break;
 800550a:	e009      	b.n	8005520 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005512:	605a      	str	r2, [r3, #4]
          break;
 8005514:	e004      	b.n	8005520 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	2206      	movs	r2, #6
 800551a:	605a      	str	r2, [r3, #4]
          break;
 800551c:	e000      	b.n	8005520 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800551e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6818      	ldr	r0, [r3, #0]
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	6859      	ldr	r1, [r3, #4]
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	461a      	mov	r2, r3
 800552e:	f7ff fc0f 	bl	8004d50 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4618      	mov	r0, r3
 8005538:	f7ff fd36 	bl	8004fa8 <LL_ADC_REG_IsConversionOngoing>
 800553c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4618      	mov	r0, r3
 8005546:	f7ff fd42 	bl	8004fce <LL_ADC_INJ_IsConversionOngoing>
 800554a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800554e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005552:	2b00      	cmp	r3, #0
 8005554:	f040 81a6 	bne.w	80058a4 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005558:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800555c:	2b00      	cmp	r3, #0
 800555e:	f040 81a1 	bne.w	80058a4 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6818      	ldr	r0, [r3, #0]
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	6819      	ldr	r1, [r3, #0]
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	461a      	mov	r2, r3
 8005570:	f7ff fc1a 	bl	8004da8 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	695a      	ldr	r2, [r3, #20]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	08db      	lsrs	r3, r3, #3
 8005580:	f003 0303 	and.w	r3, r3, #3
 8005584:	005b      	lsls	r3, r3, #1
 8005586:	fa02 f303 	lsl.w	r3, r2, r3
 800558a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	2b04      	cmp	r3, #4
 8005594:	d00a      	beq.n	80055ac <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6818      	ldr	r0, [r3, #0]
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	6919      	ldr	r1, [r3, #16]
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80055a6:	f7ff fb6b 	bl	8004c80 <LL_ADC_SetOffset>
 80055aa:	e17b      	b.n	80058a4 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	2100      	movs	r1, #0
 80055b2:	4618      	mov	r0, r3
 80055b4:	f7ff fb88 	bl	8004cc8 <LL_ADC_GetOffsetChannel>
 80055b8:	4603      	mov	r3, r0
 80055ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d10a      	bne.n	80055d8 <HAL_ADC_ConfigChannel+0x148>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2100      	movs	r1, #0
 80055c8:	4618      	mov	r0, r3
 80055ca:	f7ff fb7d 	bl	8004cc8 <LL_ADC_GetOffsetChannel>
 80055ce:	4603      	mov	r3, r0
 80055d0:	0e9b      	lsrs	r3, r3, #26
 80055d2:	f003 021f 	and.w	r2, r3, #31
 80055d6:	e01e      	b.n	8005616 <HAL_ADC_ConfigChannel+0x186>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2100      	movs	r1, #0
 80055de:	4618      	mov	r0, r3
 80055e0:	f7ff fb72 	bl	8004cc8 <LL_ADC_GetOffsetChannel>
 80055e4:	4603      	mov	r3, r0
 80055e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80055ee:	fa93 f3a3 	rbit	r3, r3
 80055f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80055f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80055fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80055fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d101      	bne.n	800560a <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8005606:	2320      	movs	r3, #32
 8005608:	e004      	b.n	8005614 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800560a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800560e:	fab3 f383 	clz	r3, r3
 8005612:	b2db      	uxtb	r3, r3
 8005614:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800561e:	2b00      	cmp	r3, #0
 8005620:	d105      	bne.n	800562e <HAL_ADC_ConfigChannel+0x19e>
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	0e9b      	lsrs	r3, r3, #26
 8005628:	f003 031f 	and.w	r3, r3, #31
 800562c:	e018      	b.n	8005660 <HAL_ADC_ConfigChannel+0x1d0>
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005636:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800563a:	fa93 f3a3 	rbit	r3, r3
 800563e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005642:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005646:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800564a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800564e:	2b00      	cmp	r3, #0
 8005650:	d101      	bne.n	8005656 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8005652:	2320      	movs	r3, #32
 8005654:	e004      	b.n	8005660 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8005656:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800565a:	fab3 f383 	clz	r3, r3
 800565e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005660:	429a      	cmp	r2, r3
 8005662:	d106      	bne.n	8005672 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2200      	movs	r2, #0
 800566a:	2100      	movs	r1, #0
 800566c:	4618      	mov	r0, r3
 800566e:	f7ff fb41 	bl	8004cf4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2101      	movs	r1, #1
 8005678:	4618      	mov	r0, r3
 800567a:	f7ff fb25 	bl	8004cc8 <LL_ADC_GetOffsetChannel>
 800567e:	4603      	mov	r3, r0
 8005680:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005684:	2b00      	cmp	r3, #0
 8005686:	d10a      	bne.n	800569e <HAL_ADC_ConfigChannel+0x20e>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	2101      	movs	r1, #1
 800568e:	4618      	mov	r0, r3
 8005690:	f7ff fb1a 	bl	8004cc8 <LL_ADC_GetOffsetChannel>
 8005694:	4603      	mov	r3, r0
 8005696:	0e9b      	lsrs	r3, r3, #26
 8005698:	f003 021f 	and.w	r2, r3, #31
 800569c:	e01e      	b.n	80056dc <HAL_ADC_ConfigChannel+0x24c>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2101      	movs	r1, #1
 80056a4:	4618      	mov	r0, r3
 80056a6:	f7ff fb0f 	bl	8004cc8 <LL_ADC_GetOffsetChannel>
 80056aa:	4603      	mov	r3, r0
 80056ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80056b4:	fa93 f3a3 	rbit	r3, r3
 80056b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80056bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80056c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80056c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d101      	bne.n	80056d0 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80056cc:	2320      	movs	r3, #32
 80056ce:	e004      	b.n	80056da <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80056d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80056d4:	fab3 f383 	clz	r3, r3
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d105      	bne.n	80056f4 <HAL_ADC_ConfigChannel+0x264>
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	0e9b      	lsrs	r3, r3, #26
 80056ee:	f003 031f 	and.w	r3, r3, #31
 80056f2:	e018      	b.n	8005726 <HAL_ADC_ConfigChannel+0x296>
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005700:	fa93 f3a3 	rbit	r3, r3
 8005704:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8005708:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800570c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8005710:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005714:	2b00      	cmp	r3, #0
 8005716:	d101      	bne.n	800571c <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8005718:	2320      	movs	r3, #32
 800571a:	e004      	b.n	8005726 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 800571c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005720:	fab3 f383 	clz	r3, r3
 8005724:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005726:	429a      	cmp	r2, r3
 8005728:	d106      	bne.n	8005738 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2200      	movs	r2, #0
 8005730:	2101      	movs	r1, #1
 8005732:	4618      	mov	r0, r3
 8005734:	f7ff fade 	bl	8004cf4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2102      	movs	r1, #2
 800573e:	4618      	mov	r0, r3
 8005740:	f7ff fac2 	bl	8004cc8 <LL_ADC_GetOffsetChannel>
 8005744:	4603      	mov	r3, r0
 8005746:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800574a:	2b00      	cmp	r3, #0
 800574c:	d10a      	bne.n	8005764 <HAL_ADC_ConfigChannel+0x2d4>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2102      	movs	r1, #2
 8005754:	4618      	mov	r0, r3
 8005756:	f7ff fab7 	bl	8004cc8 <LL_ADC_GetOffsetChannel>
 800575a:	4603      	mov	r3, r0
 800575c:	0e9b      	lsrs	r3, r3, #26
 800575e:	f003 021f 	and.w	r2, r3, #31
 8005762:	e01e      	b.n	80057a2 <HAL_ADC_ConfigChannel+0x312>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2102      	movs	r1, #2
 800576a:	4618      	mov	r0, r3
 800576c:	f7ff faac 	bl	8004cc8 <LL_ADC_GetOffsetChannel>
 8005770:	4603      	mov	r3, r0
 8005772:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005776:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800577a:	fa93 f3a3 	rbit	r3, r3
 800577e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8005782:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005786:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800578a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800578e:	2b00      	cmp	r3, #0
 8005790:	d101      	bne.n	8005796 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8005792:	2320      	movs	r3, #32
 8005794:	e004      	b.n	80057a0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8005796:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800579a:	fab3 f383 	clz	r3, r3
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d105      	bne.n	80057ba <HAL_ADC_ConfigChannel+0x32a>
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	0e9b      	lsrs	r3, r3, #26
 80057b4:	f003 031f 	and.w	r3, r3, #31
 80057b8:	e016      	b.n	80057e8 <HAL_ADC_ConfigChannel+0x358>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80057c6:	fa93 f3a3 	rbit	r3, r3
 80057ca:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80057cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80057ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80057d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d101      	bne.n	80057de <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80057da:	2320      	movs	r3, #32
 80057dc:	e004      	b.n	80057e8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80057de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80057e2:	fab3 f383 	clz	r3, r3
 80057e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d106      	bne.n	80057fa <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	2200      	movs	r2, #0
 80057f2:	2102      	movs	r1, #2
 80057f4:	4618      	mov	r0, r3
 80057f6:	f7ff fa7d 	bl	8004cf4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2103      	movs	r1, #3
 8005800:	4618      	mov	r0, r3
 8005802:	f7ff fa61 	bl	8004cc8 <LL_ADC_GetOffsetChannel>
 8005806:	4603      	mov	r3, r0
 8005808:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800580c:	2b00      	cmp	r3, #0
 800580e:	d10a      	bne.n	8005826 <HAL_ADC_ConfigChannel+0x396>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2103      	movs	r1, #3
 8005816:	4618      	mov	r0, r3
 8005818:	f7ff fa56 	bl	8004cc8 <LL_ADC_GetOffsetChannel>
 800581c:	4603      	mov	r3, r0
 800581e:	0e9b      	lsrs	r3, r3, #26
 8005820:	f003 021f 	and.w	r2, r3, #31
 8005824:	e017      	b.n	8005856 <HAL_ADC_ConfigChannel+0x3c6>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2103      	movs	r1, #3
 800582c:	4618      	mov	r0, r3
 800582e:	f7ff fa4b 	bl	8004cc8 <LL_ADC_GetOffsetChannel>
 8005832:	4603      	mov	r3, r0
 8005834:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005836:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005838:	fa93 f3a3 	rbit	r3, r3
 800583c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800583e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005840:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8005842:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005844:	2b00      	cmp	r3, #0
 8005846:	d101      	bne.n	800584c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8005848:	2320      	movs	r3, #32
 800584a:	e003      	b.n	8005854 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 800584c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800584e:	fab3 f383 	clz	r3, r3
 8005852:	b2db      	uxtb	r3, r3
 8005854:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800585e:	2b00      	cmp	r3, #0
 8005860:	d105      	bne.n	800586e <HAL_ADC_ConfigChannel+0x3de>
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	0e9b      	lsrs	r3, r3, #26
 8005868:	f003 031f 	and.w	r3, r3, #31
 800586c:	e011      	b.n	8005892 <HAL_ADC_ConfigChannel+0x402>
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005874:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005876:	fa93 f3a3 	rbit	r3, r3
 800587a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800587c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800587e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8005880:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005882:	2b00      	cmp	r3, #0
 8005884:	d101      	bne.n	800588a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8005886:	2320      	movs	r3, #32
 8005888:	e003      	b.n	8005892 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 800588a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800588c:	fab3 f383 	clz	r3, r3
 8005890:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005892:	429a      	cmp	r2, r3
 8005894:	d106      	bne.n	80058a4 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	2200      	movs	r2, #0
 800589c:	2103      	movs	r1, #3
 800589e:	4618      	mov	r0, r3
 80058a0:	f7ff fa28 	bl	8004cf4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7ff fb43 	bl	8004f34 <LL_ADC_IsEnabled>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	f040 813f 	bne.w	8005b34 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6818      	ldr	r0, [r3, #0]
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	6819      	ldr	r1, [r3, #0]
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	461a      	mov	r2, r3
 80058c4:	f7ff fa9c 	bl	8004e00 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	4a8e      	ldr	r2, [pc, #568]	; (8005b08 <HAL_ADC_ConfigChannel+0x678>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	f040 8130 	bne.w	8005b34 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10b      	bne.n	80058fc <HAL_ADC_ConfigChannel+0x46c>
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	0e9b      	lsrs	r3, r3, #26
 80058ea:	3301      	adds	r3, #1
 80058ec:	f003 031f 	and.w	r3, r3, #31
 80058f0:	2b09      	cmp	r3, #9
 80058f2:	bf94      	ite	ls
 80058f4:	2301      	movls	r3, #1
 80058f6:	2300      	movhi	r3, #0
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	e019      	b.n	8005930 <HAL_ADC_ConfigChannel+0x4a0>
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005902:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005904:	fa93 f3a3 	rbit	r3, r3
 8005908:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800590a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800590c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800590e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005910:	2b00      	cmp	r3, #0
 8005912:	d101      	bne.n	8005918 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8005914:	2320      	movs	r3, #32
 8005916:	e003      	b.n	8005920 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8005918:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800591a:	fab3 f383 	clz	r3, r3
 800591e:	b2db      	uxtb	r3, r3
 8005920:	3301      	adds	r3, #1
 8005922:	f003 031f 	and.w	r3, r3, #31
 8005926:	2b09      	cmp	r3, #9
 8005928:	bf94      	ite	ls
 800592a:	2301      	movls	r3, #1
 800592c:	2300      	movhi	r3, #0
 800592e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005930:	2b00      	cmp	r3, #0
 8005932:	d079      	beq.n	8005a28 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800593c:	2b00      	cmp	r3, #0
 800593e:	d107      	bne.n	8005950 <HAL_ADC_ConfigChannel+0x4c0>
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	0e9b      	lsrs	r3, r3, #26
 8005946:	3301      	adds	r3, #1
 8005948:	069b      	lsls	r3, r3, #26
 800594a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800594e:	e015      	b.n	800597c <HAL_ADC_ConfigChannel+0x4ec>
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005956:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005958:	fa93 f3a3 	rbit	r3, r3
 800595c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800595e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005960:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8005962:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005964:	2b00      	cmp	r3, #0
 8005966:	d101      	bne.n	800596c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8005968:	2320      	movs	r3, #32
 800596a:	e003      	b.n	8005974 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 800596c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800596e:	fab3 f383 	clz	r3, r3
 8005972:	b2db      	uxtb	r3, r3
 8005974:	3301      	adds	r3, #1
 8005976:	069b      	lsls	r3, r3, #26
 8005978:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005984:	2b00      	cmp	r3, #0
 8005986:	d109      	bne.n	800599c <HAL_ADC_ConfigChannel+0x50c>
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	0e9b      	lsrs	r3, r3, #26
 800598e:	3301      	adds	r3, #1
 8005990:	f003 031f 	and.w	r3, r3, #31
 8005994:	2101      	movs	r1, #1
 8005996:	fa01 f303 	lsl.w	r3, r1, r3
 800599a:	e017      	b.n	80059cc <HAL_ADC_ConfigChannel+0x53c>
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059a4:	fa93 f3a3 	rbit	r3, r3
 80059a8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80059aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059ac:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80059ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d101      	bne.n	80059b8 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80059b4:	2320      	movs	r3, #32
 80059b6:	e003      	b.n	80059c0 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80059b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059ba:	fab3 f383 	clz	r3, r3
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	3301      	adds	r3, #1
 80059c2:	f003 031f 	and.w	r3, r3, #31
 80059c6:	2101      	movs	r1, #1
 80059c8:	fa01 f303 	lsl.w	r3, r1, r3
 80059cc:	ea42 0103 	orr.w	r1, r2, r3
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d10a      	bne.n	80059f2 <HAL_ADC_ConfigChannel+0x562>
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	0e9b      	lsrs	r3, r3, #26
 80059e2:	3301      	adds	r3, #1
 80059e4:	f003 021f 	and.w	r2, r3, #31
 80059e8:	4613      	mov	r3, r2
 80059ea:	005b      	lsls	r3, r3, #1
 80059ec:	4413      	add	r3, r2
 80059ee:	051b      	lsls	r3, r3, #20
 80059f0:	e018      	b.n	8005a24 <HAL_ADC_ConfigChannel+0x594>
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059fa:	fa93 f3a3 	rbit	r3, r3
 80059fe:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005a00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a02:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8005a04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d101      	bne.n	8005a0e <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8005a0a:	2320      	movs	r3, #32
 8005a0c:	e003      	b.n	8005a16 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8005a0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a10:	fab3 f383 	clz	r3, r3
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	3301      	adds	r3, #1
 8005a18:	f003 021f 	and.w	r2, r3, #31
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	005b      	lsls	r3, r3, #1
 8005a20:	4413      	add	r3, r2
 8005a22:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a24:	430b      	orrs	r3, r1
 8005a26:	e080      	b.n	8005b2a <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d107      	bne.n	8005a44 <HAL_ADC_ConfigChannel+0x5b4>
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	0e9b      	lsrs	r3, r3, #26
 8005a3a:	3301      	adds	r3, #1
 8005a3c:	069b      	lsls	r3, r3, #26
 8005a3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005a42:	e015      	b.n	8005a70 <HAL_ADC_ConfigChannel+0x5e0>
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a4c:	fa93 f3a3 	rbit	r3, r3
 8005a50:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a54:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8005a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d101      	bne.n	8005a60 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8005a5c:	2320      	movs	r3, #32
 8005a5e:	e003      	b.n	8005a68 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8005a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a62:	fab3 f383 	clz	r3, r3
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	3301      	adds	r3, #1
 8005a6a:	069b      	lsls	r3, r3, #26
 8005a6c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d109      	bne.n	8005a90 <HAL_ADC_ConfigChannel+0x600>
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	0e9b      	lsrs	r3, r3, #26
 8005a82:	3301      	adds	r3, #1
 8005a84:	f003 031f 	and.w	r3, r3, #31
 8005a88:	2101      	movs	r1, #1
 8005a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a8e:	e017      	b.n	8005ac0 <HAL_ADC_ConfigChannel+0x630>
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a96:	6a3b      	ldr	r3, [r7, #32]
 8005a98:	fa93 f3a3 	rbit	r3, r3
 8005a9c:	61fb      	str	r3, [r7, #28]
  return result;
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d101      	bne.n	8005aac <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8005aa8:	2320      	movs	r3, #32
 8005aaa:	e003      	b.n	8005ab4 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8005aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aae:	fab3 f383 	clz	r3, r3
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	f003 031f 	and.w	r3, r3, #31
 8005aba:	2101      	movs	r1, #1
 8005abc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac0:	ea42 0103 	orr.w	r1, r2, r3
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d10d      	bne.n	8005aec <HAL_ADC_ConfigChannel+0x65c>
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	0e9b      	lsrs	r3, r3, #26
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	f003 021f 	and.w	r2, r3, #31
 8005adc:	4613      	mov	r3, r2
 8005ade:	005b      	lsls	r3, r3, #1
 8005ae0:	4413      	add	r3, r2
 8005ae2:	3b1e      	subs	r3, #30
 8005ae4:	051b      	lsls	r3, r3, #20
 8005ae6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005aea:	e01d      	b.n	8005b28 <HAL_ADC_ConfigChannel+0x698>
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	fa93 f3a3 	rbit	r3, r3
 8005af8:	613b      	str	r3, [r7, #16]
  return result;
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d103      	bne.n	8005b0c <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8005b04:	2320      	movs	r3, #32
 8005b06:	e005      	b.n	8005b14 <HAL_ADC_ConfigChannel+0x684>
 8005b08:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	fab3 f383 	clz	r3, r3
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	3301      	adds	r3, #1
 8005b16:	f003 021f 	and.w	r2, r3, #31
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	005b      	lsls	r3, r3, #1
 8005b1e:	4413      	add	r3, r2
 8005b20:	3b1e      	subs	r3, #30
 8005b22:	051b      	lsls	r3, r3, #20
 8005b24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b28:	430b      	orrs	r3, r1
 8005b2a:	683a      	ldr	r2, [r7, #0]
 8005b2c:	6892      	ldr	r2, [r2, #8]
 8005b2e:	4619      	mov	r1, r3
 8005b30:	f7ff f93a 	bl	8004da8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	4b3d      	ldr	r3, [pc, #244]	; (8005c30 <HAL_ADC_ConfigChannel+0x7a0>)
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d06c      	beq.n	8005c1a <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005b40:	483c      	ldr	r0, [pc, #240]	; (8005c34 <HAL_ADC_ConfigChannel+0x7a4>)
 8005b42:	f7ff f88f 	bl	8004c64 <LL_ADC_GetCommonPathInternalCh>
 8005b46:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a3a      	ldr	r2, [pc, #232]	; (8005c38 <HAL_ADC_ConfigChannel+0x7a8>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d127      	bne.n	8005ba4 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005b54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005b58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d121      	bne.n	8005ba4 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a35      	ldr	r2, [pc, #212]	; (8005c3c <HAL_ADC_ConfigChannel+0x7ac>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d157      	bne.n	8005c1a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005b6e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005b72:	4619      	mov	r1, r3
 8005b74:	482f      	ldr	r0, [pc, #188]	; (8005c34 <HAL_ADC_ConfigChannel+0x7a4>)
 8005b76:	f7ff f862 	bl	8004c3e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005b7a:	4b31      	ldr	r3, [pc, #196]	; (8005c40 <HAL_ADC_ConfigChannel+0x7b0>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	099b      	lsrs	r3, r3, #6
 8005b80:	4a30      	ldr	r2, [pc, #192]	; (8005c44 <HAL_ADC_ConfigChannel+0x7b4>)
 8005b82:	fba2 2303 	umull	r2, r3, r2, r3
 8005b86:	099b      	lsrs	r3, r3, #6
 8005b88:	1c5a      	adds	r2, r3, #1
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	005b      	lsls	r3, r3, #1
 8005b8e:	4413      	add	r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005b94:	e002      	b.n	8005b9c <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	3b01      	subs	r3, #1
 8005b9a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1f9      	bne.n	8005b96 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005ba2:	e03a      	b.n	8005c1a <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a27      	ldr	r2, [pc, #156]	; (8005c48 <HAL_ADC_ConfigChannel+0x7b8>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d113      	bne.n	8005bd6 <HAL_ADC_ConfigChannel+0x746>
 8005bae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005bb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d10d      	bne.n	8005bd6 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a1f      	ldr	r2, [pc, #124]	; (8005c3c <HAL_ADC_ConfigChannel+0x7ac>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d12a      	bne.n	8005c1a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005bc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005bc8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005bcc:	4619      	mov	r1, r3
 8005bce:	4819      	ldr	r0, [pc, #100]	; (8005c34 <HAL_ADC_ConfigChannel+0x7a4>)
 8005bd0:	f7ff f835 	bl	8004c3e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005bd4:	e021      	b.n	8005c1a <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a1c      	ldr	r2, [pc, #112]	; (8005c4c <HAL_ADC_ConfigChannel+0x7bc>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d11c      	bne.n	8005c1a <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005be0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005be4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d116      	bne.n	8005c1a <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a12      	ldr	r2, [pc, #72]	; (8005c3c <HAL_ADC_ConfigChannel+0x7ac>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d111      	bne.n	8005c1a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005bf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005bfa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005bfe:	4619      	mov	r1, r3
 8005c00:	480c      	ldr	r0, [pc, #48]	; (8005c34 <HAL_ADC_ConfigChannel+0x7a4>)
 8005c02:	f7ff f81c 	bl	8004c3e <LL_ADC_SetCommonPathInternalCh>
 8005c06:	e008      	b.n	8005c1a <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c0c:	f043 0220 	orr.w	r2, r3, #32
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005c22:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	37d8      	adds	r7, #216	; 0xd8
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	80080000 	.word	0x80080000
 8005c34:	50040300 	.word	0x50040300
 8005c38:	c7520000 	.word	0xc7520000
 8005c3c:	50040000 	.word	0x50040000
 8005c40:	20000018 	.word	0x20000018
 8005c44:	053e2d63 	.word	0x053e2d63
 8005c48:	cb840000 	.word	0xcb840000
 8005c4c:	80000001 	.word	0x80000001

08005c50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4618      	mov	r0, r3
 8005c62:	f7ff f967 	bl	8004f34 <LL_ADC_IsEnabled>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d169      	bne.n	8005d40 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	689a      	ldr	r2, [r3, #8]
 8005c72:	4b36      	ldr	r3, [pc, #216]	; (8005d4c <ADC_Enable+0xfc>)
 8005c74:	4013      	ands	r3, r2
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00d      	beq.n	8005c96 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c7e:	f043 0210 	orr.w	r2, r3, #16
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c8a:	f043 0201 	orr.w	r2, r3, #1
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e055      	b.n	8005d42 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7ff f922 	bl	8004ee4 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005ca0:	482b      	ldr	r0, [pc, #172]	; (8005d50 <ADC_Enable+0x100>)
 8005ca2:	f7fe ffdf 	bl	8004c64 <LL_ADC_GetCommonPathInternalCh>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d013      	beq.n	8005cd8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005cb0:	4b28      	ldr	r3, [pc, #160]	; (8005d54 <ADC_Enable+0x104>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	099b      	lsrs	r3, r3, #6
 8005cb6:	4a28      	ldr	r2, [pc, #160]	; (8005d58 <ADC_Enable+0x108>)
 8005cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cbc:	099b      	lsrs	r3, r3, #6
 8005cbe:	1c5a      	adds	r2, r3, #1
 8005cc0:	4613      	mov	r3, r2
 8005cc2:	005b      	lsls	r3, r3, #1
 8005cc4:	4413      	add	r3, r2
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8005cca:	e002      	b.n	8005cd2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	3b01      	subs	r3, #1
 8005cd0:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1f9      	bne.n	8005ccc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005cd8:	f7fe ff92 	bl	8004c00 <HAL_GetTick>
 8005cdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005cde:	e028      	b.n	8005d32 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f7ff f925 	bl	8004f34 <LL_ADC_IsEnabled>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d104      	bne.n	8005cfa <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f7ff f8f5 	bl	8004ee4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005cfa:	f7fe ff81 	bl	8004c00 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d914      	bls.n	8005d32 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0301 	and.w	r3, r3, #1
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d00d      	beq.n	8005d32 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d1a:	f043 0210 	orr.w	r2, r3, #16
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d26:	f043 0201 	orr.w	r2, r3, #1
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e007      	b.n	8005d42 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f003 0301 	and.w	r3, r3, #1
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d1cf      	bne.n	8005ce0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3710      	adds	r7, #16
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	8000003f 	.word	0x8000003f
 8005d50:	50040300 	.word	0x50040300
 8005d54:	20000018 	.word	0x20000018
 8005d58:	053e2d63 	.word	0x053e2d63

08005d5c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f7ff f8f6 	bl	8004f5a <LL_ADC_IsDisableOngoing>
 8005d6e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4618      	mov	r0, r3
 8005d76:	f7ff f8dd 	bl	8004f34 <LL_ADC_IsEnabled>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d047      	beq.n	8005e10 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d144      	bne.n	8005e10 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f003 030d 	and.w	r3, r3, #13
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d10c      	bne.n	8005dae <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f7ff f8b7 	bl	8004f0c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2203      	movs	r2, #3
 8005da4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005da6:	f7fe ff2b 	bl	8004c00 <HAL_GetTick>
 8005daa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005dac:	e029      	b.n	8005e02 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db2:	f043 0210 	orr.w	r2, r3, #16
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dbe:	f043 0201 	orr.w	r2, r3, #1
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e023      	b.n	8005e12 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005dca:	f7fe ff19 	bl	8004c00 <HAL_GetTick>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	2b02      	cmp	r3, #2
 8005dd6:	d914      	bls.n	8005e02 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00d      	beq.n	8005e02 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dea:	f043 0210 	orr.w	r2, r3, #16
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005df6:	f043 0201 	orr.w	r2, r3, #1
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e007      	b.n	8005e12 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	f003 0301 	and.w	r3, r3, #1
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d1dc      	bne.n	8005dca <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3710      	adds	r7, #16
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}

08005e1a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005e1a:	b580      	push	{r7, lr}
 8005e1c:	b084      	sub	sp, #16
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e26:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e2c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d14b      	bne.n	8005ecc <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e38:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0308 	and.w	r3, r3, #8
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d021      	beq.n	8005e92 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7fe ff69 	bl	8004d2a <LL_ADC_REG_IsTriggerSourceSWStart>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d032      	beq.n	8005ec4 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d12b      	bne.n	8005ec4 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e70:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d11f      	bne.n	8005ec4 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e88:	f043 0201 	orr.w	r2, r3, #1
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	655a      	str	r2, [r3, #84]	; 0x54
 8005e90:	e018      	b.n	8005ec4 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	f003 0302 	and.w	r3, r3, #2
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d111      	bne.n	8005ec4 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ea4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d105      	bne.n	8005ec4 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ebc:	f043 0201 	orr.w	r2, r3, #1
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f7ff fac5 	bl	8005454 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005eca:	e00e      	b.n	8005eea <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ed0:	f003 0310 	and.w	r3, r3, #16
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d003      	beq.n	8005ee0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f7ff facf 	bl	800547c <HAL_ADC_ErrorCallback>
}
 8005ede:	e004      	b.n	8005eea <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	4798      	blx	r3
}
 8005eea:	bf00      	nop
 8005eec:	3710      	adds	r7, #16
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b084      	sub	sp, #16
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005efe:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f7ff fab1 	bl	8005468 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005f06:	bf00      	nop
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b084      	sub	sp, #16
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f1a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f20:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f2c:	f043 0204 	orr.w	r2, r3, #4
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005f34:	68f8      	ldr	r0, [r7, #12]
 8005f36:	f7ff faa1 	bl	800547c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005f3a:	bf00      	nop
 8005f3c:	3710      	adds	r7, #16
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}

08005f42 <LL_ADC_StartCalibration>:
{
 8005f42:	b480      	push	{r7}
 8005f44:	b083      	sub	sp, #12
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
 8005f4a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005f54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005f58:	683a      	ldr	r2, [r7, #0]
 8005f5a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	609a      	str	r2, [r3, #8]
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <LL_ADC_IsCalibrationOnGoing>:
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f84:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f88:	d101      	bne.n	8005f8e <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e000      	b.n	8005f90 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	370c      	adds	r7, #12
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr

08005f9c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d101      	bne.n	8005fb8 <HAL_ADCEx_Calibration_Start+0x1c>
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	e04d      	b.n	8006054 <HAL_ADCEx_Calibration_Start+0xb8>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f7ff fecb 	bl	8005d5c <ADC_Disable>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005fca:	7bfb      	ldrb	r3, [r7, #15]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d136      	bne.n	800603e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fd4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005fd8:	f023 0302 	bic.w	r3, r3, #2
 8005fdc:	f043 0202 	orr.w	r2, r3, #2
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	6839      	ldr	r1, [r7, #0]
 8005fea:	4618      	mov	r0, r3
 8005fec:	f7ff ffa9 	bl	8005f42 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005ff0:	e014      	b.n	800601c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8005ffe:	d30d      	bcc.n	800601c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006004:	f023 0312 	bic.w	r3, r3, #18
 8006008:	f043 0210 	orr.w	r2, r3, #16
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e01b      	b.n	8006054 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4618      	mov	r0, r3
 8006022:	f7ff ffa7 	bl	8005f74 <LL_ADC_IsCalibrationOnGoing>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1e2      	bne.n	8005ff2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006030:	f023 0303 	bic.w	r3, r3, #3
 8006034:	f043 0201 	orr.w	r2, r3, #1
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	655a      	str	r2, [r3, #84]	; 0x54
 800603c:	e005      	b.n	800604a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006042:	f043 0210 	orr.w	r2, r3, #16
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8006052:	7bfb      	ldrb	r3, [r7, #15]
}
 8006054:	4618      	mov	r0, r3
 8006056:	3710      	adds	r7, #16
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800605c:	b480      	push	{r7}
 800605e:	b085      	sub	sp, #20
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f003 0307 	and.w	r3, r3, #7
 800606a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800606c:	4b0c      	ldr	r3, [pc, #48]	; (80060a0 <__NVIC_SetPriorityGrouping+0x44>)
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006072:	68ba      	ldr	r2, [r7, #8]
 8006074:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006078:	4013      	ands	r3, r2
 800607a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006084:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006088:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800608c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800608e:	4a04      	ldr	r2, [pc, #16]	; (80060a0 <__NVIC_SetPriorityGrouping+0x44>)
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	60d3      	str	r3, [r2, #12]
}
 8006094:	bf00      	nop
 8006096:	3714      	adds	r7, #20
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr
 80060a0:	e000ed00 	.word	0xe000ed00

080060a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80060a4:	b480      	push	{r7}
 80060a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80060a8:	4b04      	ldr	r3, [pc, #16]	; (80060bc <__NVIC_GetPriorityGrouping+0x18>)
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	0a1b      	lsrs	r3, r3, #8
 80060ae:	f003 0307 	and.w	r3, r3, #7
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr
 80060bc:	e000ed00 	.word	0xe000ed00

080060c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	4603      	mov	r3, r0
 80060c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	db0b      	blt.n	80060ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80060d2:	79fb      	ldrb	r3, [r7, #7]
 80060d4:	f003 021f 	and.w	r2, r3, #31
 80060d8:	4907      	ldr	r1, [pc, #28]	; (80060f8 <__NVIC_EnableIRQ+0x38>)
 80060da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060de:	095b      	lsrs	r3, r3, #5
 80060e0:	2001      	movs	r0, #1
 80060e2:	fa00 f202 	lsl.w	r2, r0, r2
 80060e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80060ea:	bf00      	nop
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr
 80060f6:	bf00      	nop
 80060f8:	e000e100 	.word	0xe000e100

080060fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	4603      	mov	r3, r0
 8006104:	6039      	str	r1, [r7, #0]
 8006106:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800610c:	2b00      	cmp	r3, #0
 800610e:	db0a      	blt.n	8006126 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	b2da      	uxtb	r2, r3
 8006114:	490c      	ldr	r1, [pc, #48]	; (8006148 <__NVIC_SetPriority+0x4c>)
 8006116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800611a:	0112      	lsls	r2, r2, #4
 800611c:	b2d2      	uxtb	r2, r2
 800611e:	440b      	add	r3, r1
 8006120:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006124:	e00a      	b.n	800613c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	b2da      	uxtb	r2, r3
 800612a:	4908      	ldr	r1, [pc, #32]	; (800614c <__NVIC_SetPriority+0x50>)
 800612c:	79fb      	ldrb	r3, [r7, #7]
 800612e:	f003 030f 	and.w	r3, r3, #15
 8006132:	3b04      	subs	r3, #4
 8006134:	0112      	lsls	r2, r2, #4
 8006136:	b2d2      	uxtb	r2, r2
 8006138:	440b      	add	r3, r1
 800613a:	761a      	strb	r2, [r3, #24]
}
 800613c:	bf00      	nop
 800613e:	370c      	adds	r7, #12
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr
 8006148:	e000e100 	.word	0xe000e100
 800614c:	e000ed00 	.word	0xe000ed00

08006150 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006150:	b480      	push	{r7}
 8006152:	b089      	sub	sp, #36	; 0x24
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f003 0307 	and.w	r3, r3, #7
 8006162:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	f1c3 0307 	rsb	r3, r3, #7
 800616a:	2b04      	cmp	r3, #4
 800616c:	bf28      	it	cs
 800616e:	2304      	movcs	r3, #4
 8006170:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	3304      	adds	r3, #4
 8006176:	2b06      	cmp	r3, #6
 8006178:	d902      	bls.n	8006180 <NVIC_EncodePriority+0x30>
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	3b03      	subs	r3, #3
 800617e:	e000      	b.n	8006182 <NVIC_EncodePriority+0x32>
 8006180:	2300      	movs	r3, #0
 8006182:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006184:	f04f 32ff 	mov.w	r2, #4294967295
 8006188:	69bb      	ldr	r3, [r7, #24]
 800618a:	fa02 f303 	lsl.w	r3, r2, r3
 800618e:	43da      	mvns	r2, r3
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	401a      	ands	r2, r3
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006198:	f04f 31ff 	mov.w	r1, #4294967295
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	fa01 f303 	lsl.w	r3, r1, r3
 80061a2:	43d9      	mvns	r1, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061a8:	4313      	orrs	r3, r2
         );
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3724      	adds	r7, #36	; 0x24
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061b6:	b580      	push	{r7, lr}
 80061b8:	b082      	sub	sp, #8
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f7ff ff4c 	bl	800605c <__NVIC_SetPriorityGrouping>
}
 80061c4:	bf00      	nop
 80061c6:	3708      	adds	r7, #8
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b086      	sub	sp, #24
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	4603      	mov	r3, r0
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	607a      	str	r2, [r7, #4]
 80061d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80061da:	2300      	movs	r3, #0
 80061dc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80061de:	f7ff ff61 	bl	80060a4 <__NVIC_GetPriorityGrouping>
 80061e2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	68b9      	ldr	r1, [r7, #8]
 80061e8:	6978      	ldr	r0, [r7, #20]
 80061ea:	f7ff ffb1 	bl	8006150 <NVIC_EncodePriority>
 80061ee:	4602      	mov	r2, r0
 80061f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061f4:	4611      	mov	r1, r2
 80061f6:	4618      	mov	r0, r3
 80061f8:	f7ff ff80 	bl	80060fc <__NVIC_SetPriority>
}
 80061fc:	bf00      	nop
 80061fe:	3718      	adds	r7, #24
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	4603      	mov	r3, r0
 800620c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800620e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006212:	4618      	mov	r0, r3
 8006214:	f7ff ff54 	bl	80060c0 <__NVIC_EnableIRQ>
}
 8006218:	bf00      	nop
 800621a:	3708      	adds	r7, #8
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d101      	bne.n	8006232 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	e098      	b.n	8006364 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	461a      	mov	r2, r3
 8006238:	4b4d      	ldr	r3, [pc, #308]	; (8006370 <HAL_DMA_Init+0x150>)
 800623a:	429a      	cmp	r2, r3
 800623c:	d80f      	bhi.n	800625e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	461a      	mov	r2, r3
 8006244:	4b4b      	ldr	r3, [pc, #300]	; (8006374 <HAL_DMA_Init+0x154>)
 8006246:	4413      	add	r3, r2
 8006248:	4a4b      	ldr	r2, [pc, #300]	; (8006378 <HAL_DMA_Init+0x158>)
 800624a:	fba2 2303 	umull	r2, r3, r2, r3
 800624e:	091b      	lsrs	r3, r3, #4
 8006250:	009a      	lsls	r2, r3, #2
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a48      	ldr	r2, [pc, #288]	; (800637c <HAL_DMA_Init+0x15c>)
 800625a:	641a      	str	r2, [r3, #64]	; 0x40
 800625c:	e00e      	b.n	800627c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	461a      	mov	r2, r3
 8006264:	4b46      	ldr	r3, [pc, #280]	; (8006380 <HAL_DMA_Init+0x160>)
 8006266:	4413      	add	r3, r2
 8006268:	4a43      	ldr	r2, [pc, #268]	; (8006378 <HAL_DMA_Init+0x158>)
 800626a:	fba2 2303 	umull	r2, r3, r2, r3
 800626e:	091b      	lsrs	r3, r3, #4
 8006270:	009a      	lsls	r2, r3, #2
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a42      	ldr	r2, [pc, #264]	; (8006384 <HAL_DMA_Init+0x164>)
 800627a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2202      	movs	r2, #2
 8006280:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006296:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80062a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	699b      	ldr	r3, [r3, #24]
 80062b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a1b      	ldr	r3, [r3, #32]
 80062be:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80062d6:	d039      	beq.n	800634c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062dc:	4a27      	ldr	r2, [pc, #156]	; (800637c <HAL_DMA_Init+0x15c>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d11a      	bne.n	8006318 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80062e2:	4b29      	ldr	r3, [pc, #164]	; (8006388 <HAL_DMA_Init+0x168>)
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062ea:	f003 031c 	and.w	r3, r3, #28
 80062ee:	210f      	movs	r1, #15
 80062f0:	fa01 f303 	lsl.w	r3, r1, r3
 80062f4:	43db      	mvns	r3, r3
 80062f6:	4924      	ldr	r1, [pc, #144]	; (8006388 <HAL_DMA_Init+0x168>)
 80062f8:	4013      	ands	r3, r2
 80062fa:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80062fc:	4b22      	ldr	r3, [pc, #136]	; (8006388 <HAL_DMA_Init+0x168>)
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6859      	ldr	r1, [r3, #4]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006308:	f003 031c 	and.w	r3, r3, #28
 800630c:	fa01 f303 	lsl.w	r3, r1, r3
 8006310:	491d      	ldr	r1, [pc, #116]	; (8006388 <HAL_DMA_Init+0x168>)
 8006312:	4313      	orrs	r3, r2
 8006314:	600b      	str	r3, [r1, #0]
 8006316:	e019      	b.n	800634c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006318:	4b1c      	ldr	r3, [pc, #112]	; (800638c <HAL_DMA_Init+0x16c>)
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006320:	f003 031c 	and.w	r3, r3, #28
 8006324:	210f      	movs	r1, #15
 8006326:	fa01 f303 	lsl.w	r3, r1, r3
 800632a:	43db      	mvns	r3, r3
 800632c:	4917      	ldr	r1, [pc, #92]	; (800638c <HAL_DMA_Init+0x16c>)
 800632e:	4013      	ands	r3, r2
 8006330:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006332:	4b16      	ldr	r3, [pc, #88]	; (800638c <HAL_DMA_Init+0x16c>)
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6859      	ldr	r1, [r3, #4]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800633e:	f003 031c 	and.w	r3, r3, #28
 8006342:	fa01 f303 	lsl.w	r3, r1, r3
 8006346:	4911      	ldr	r1, [pc, #68]	; (800638c <HAL_DMA_Init+0x16c>)
 8006348:	4313      	orrs	r3, r2
 800634a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2200      	movs	r2, #0
 8006350:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2200      	movs	r2, #0
 800635e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3714      	adds	r7, #20
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr
 8006370:	40020407 	.word	0x40020407
 8006374:	bffdfff8 	.word	0xbffdfff8
 8006378:	cccccccd 	.word	0xcccccccd
 800637c:	40020000 	.word	0x40020000
 8006380:	bffdfbf8 	.word	0xbffdfbf8
 8006384:	40020400 	.word	0x40020400
 8006388:	400200a8 	.word	0x400200a8
 800638c:	400204a8 	.word	0x400204a8

08006390 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b086      	sub	sp, #24
 8006394:	af00      	add	r7, sp, #0
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	60b9      	str	r1, [r7, #8]
 800639a:	607a      	str	r2, [r7, #4]
 800639c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800639e:	2300      	movs	r3, #0
 80063a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d101      	bne.n	80063b0 <HAL_DMA_Start_IT+0x20>
 80063ac:	2302      	movs	r3, #2
 80063ae:	e04b      	b.n	8006448 <HAL_DMA_Start_IT+0xb8>
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d13a      	bne.n	800643a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2202      	movs	r2, #2
 80063c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2200      	movs	r2, #0
 80063d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f022 0201 	bic.w	r2, r2, #1
 80063e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	68b9      	ldr	r1, [r7, #8]
 80063e8:	68f8      	ldr	r0, [r7, #12]
 80063ea:	f000 f96b 	bl	80066c4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d008      	beq.n	8006408 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f042 020e 	orr.w	r2, r2, #14
 8006404:	601a      	str	r2, [r3, #0]
 8006406:	e00f      	b.n	8006428 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f022 0204 	bic.w	r2, r2, #4
 8006416:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f042 020a 	orr.w	r2, r2, #10
 8006426:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f042 0201 	orr.w	r2, r2, #1
 8006436:	601a      	str	r2, [r3, #0]
 8006438:	e005      	b.n	8006446 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006442:	2302      	movs	r3, #2
 8006444:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006446:	7dfb      	ldrb	r3, [r7, #23]
}
 8006448:	4618      	mov	r0, r3
 800644a:	3718      	adds	r7, #24
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}

08006450 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006450:	b480      	push	{r7}
 8006452:	b085      	sub	sp, #20
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006458:	2300      	movs	r3, #0
 800645a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006462:	b2db      	uxtb	r3, r3
 8006464:	2b02      	cmp	r3, #2
 8006466:	d008      	beq.n	800647a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2204      	movs	r2, #4
 800646c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e022      	b.n	80064c0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f022 020e 	bic.w	r2, r2, #14
 8006488:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f022 0201 	bic.w	r2, r2, #1
 8006498:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800649e:	f003 021c 	and.w	r2, r3, #28
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a6:	2101      	movs	r1, #1
 80064a8:	fa01 f202 	lsl.w	r2, r1, r2
 80064ac:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80064be:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3714      	adds	r7, #20
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064d4:	2300      	movs	r3, #0
 80064d6:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d005      	beq.n	80064f0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2204      	movs	r2, #4
 80064e8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	73fb      	strb	r3, [r7, #15]
 80064ee:	e029      	b.n	8006544 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f022 020e 	bic.w	r2, r2, #14
 80064fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f022 0201 	bic.w	r2, r2, #1
 800650e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006514:	f003 021c 	and.w	r2, r3, #28
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651c:	2101      	movs	r1, #1
 800651e:	fa01 f202 	lsl.w	r2, r1, r2
 8006522:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006538:	2b00      	cmp	r3, #0
 800653a:	d003      	beq.n	8006544 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	4798      	blx	r3
    }
  }
  return status;
 8006544:	7bfb      	ldrb	r3, [r7, #15]
}
 8006546:	4618      	mov	r0, r3
 8006548:	3710      	adds	r7, #16
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}

0800654e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800654e:	b580      	push	{r7, lr}
 8006550:	b084      	sub	sp, #16
 8006552:	af00      	add	r7, sp, #0
 8006554:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800656a:	f003 031c 	and.w	r3, r3, #28
 800656e:	2204      	movs	r2, #4
 8006570:	409a      	lsls	r2, r3
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	4013      	ands	r3, r2
 8006576:	2b00      	cmp	r3, #0
 8006578:	d026      	beq.n	80065c8 <HAL_DMA_IRQHandler+0x7a>
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	f003 0304 	and.w	r3, r3, #4
 8006580:	2b00      	cmp	r3, #0
 8006582:	d021      	beq.n	80065c8 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 0320 	and.w	r3, r3, #32
 800658e:	2b00      	cmp	r3, #0
 8006590:	d107      	bne.n	80065a2 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f022 0204 	bic.w	r2, r2, #4
 80065a0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065a6:	f003 021c 	and.w	r2, r3, #28
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ae:	2104      	movs	r1, #4
 80065b0:	fa01 f202 	lsl.w	r2, r1, r2
 80065b4:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d071      	beq.n	80066a2 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80065c6:	e06c      	b.n	80066a2 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065cc:	f003 031c 	and.w	r3, r3, #28
 80065d0:	2202      	movs	r2, #2
 80065d2:	409a      	lsls	r2, r3
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	4013      	ands	r3, r2
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d02e      	beq.n	800663a <HAL_DMA_IRQHandler+0xec>
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	f003 0302 	and.w	r3, r3, #2
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d029      	beq.n	800663a <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 0320 	and.w	r3, r3, #32
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d10b      	bne.n	800660c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f022 020a 	bic.w	r2, r2, #10
 8006602:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006610:	f003 021c 	and.w	r2, r3, #28
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006618:	2102      	movs	r1, #2
 800661a:	fa01 f202 	lsl.w	r2, r1, r2
 800661e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800662c:	2b00      	cmp	r3, #0
 800662e:	d038      	beq.n	80066a2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006638:	e033      	b.n	80066a2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800663e:	f003 031c 	and.w	r3, r3, #28
 8006642:	2208      	movs	r2, #8
 8006644:	409a      	lsls	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	4013      	ands	r3, r2
 800664a:	2b00      	cmp	r3, #0
 800664c:	d02a      	beq.n	80066a4 <HAL_DMA_IRQHandler+0x156>
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	f003 0308 	and.w	r3, r3, #8
 8006654:	2b00      	cmp	r3, #0
 8006656:	d025      	beq.n	80066a4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f022 020e 	bic.w	r2, r2, #14
 8006666:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800666c:	f003 021c 	and.w	r2, r3, #28
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006674:	2101      	movs	r1, #1
 8006676:	fa01 f202 	lsl.w	r2, r1, r2
 800667a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006696:	2b00      	cmp	r3, #0
 8006698:	d004      	beq.n	80066a4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80066a2:	bf00      	nop
 80066a4:	bf00      	nop
}
 80066a6:	3710      	adds	r7, #16
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b083      	sub	sp, #12
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	370c      	adds	r7, #12
 80066bc:	46bd      	mov	sp, r7
 80066be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c2:	4770      	bx	lr

080066c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	60f8      	str	r0, [r7, #12]
 80066cc:	60b9      	str	r1, [r7, #8]
 80066ce:	607a      	str	r2, [r7, #4]
 80066d0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066d6:	f003 021c 	and.w	r2, r3, #28
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066de:	2101      	movs	r1, #1
 80066e0:	fa01 f202 	lsl.w	r2, r1, r2
 80066e4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	683a      	ldr	r2, [r7, #0]
 80066ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	2b10      	cmp	r3, #16
 80066f4:	d108      	bne.n	8006708 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	68ba      	ldr	r2, [r7, #8]
 8006704:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006706:	e007      	b.n	8006718 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68ba      	ldr	r2, [r7, #8]
 800670e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	60da      	str	r2, [r3, #12]
}
 8006718:	bf00      	nop
 800671a:	3714      	adds	r7, #20
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b086      	sub	sp, #24
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8006732:	2300      	movs	r3, #0
 8006734:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006736:	4b2f      	ldr	r3, [pc, #188]	; (80067f4 <HAL_FLASH_Program+0xd0>)
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	2b01      	cmp	r3, #1
 800673c:	d101      	bne.n	8006742 <HAL_FLASH_Program+0x1e>
 800673e:	2302      	movs	r3, #2
 8006740:	e053      	b.n	80067ea <HAL_FLASH_Program+0xc6>
 8006742:	4b2c      	ldr	r3, [pc, #176]	; (80067f4 <HAL_FLASH_Program+0xd0>)
 8006744:	2201      	movs	r2, #1
 8006746:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006748:	f24c 3050 	movw	r0, #50000	; 0xc350
 800674c:	f000 f894 	bl	8006878 <FLASH_WaitForLastOperation>
 8006750:	4603      	mov	r3, r0
 8006752:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8006754:	7dfb      	ldrb	r3, [r7, #23]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d143      	bne.n	80067e2 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800675a:	4b26      	ldr	r3, [pc, #152]	; (80067f4 <HAL_FLASH_Program+0xd0>)
 800675c:	2200      	movs	r2, #0
 800675e:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8006760:	4b25      	ldr	r3, [pc, #148]	; (80067f8 <HAL_FLASH_Program+0xd4>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006768:	2b00      	cmp	r3, #0
 800676a:	d009      	beq.n	8006780 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800676c:	4b22      	ldr	r3, [pc, #136]	; (80067f8 <HAL_FLASH_Program+0xd4>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a21      	ldr	r2, [pc, #132]	; (80067f8 <HAL_FLASH_Program+0xd4>)
 8006772:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006776:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8006778:	4b1e      	ldr	r3, [pc, #120]	; (80067f4 <HAL_FLASH_Program+0xd0>)
 800677a:	2202      	movs	r2, #2
 800677c:	771a      	strb	r2, [r3, #28]
 800677e:	e002      	b.n	8006786 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006780:	4b1c      	ldr	r3, [pc, #112]	; (80067f4 <HAL_FLASH_Program+0xd0>)
 8006782:	2200      	movs	r2, #0
 8006784:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d107      	bne.n	800679c <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800678c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006790:	68b8      	ldr	r0, [r7, #8]
 8006792:	f000 f8c9 	bl	8006928 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8006796:	2301      	movs	r3, #1
 8006798:	613b      	str	r3, [r7, #16]
 800679a:	e010      	b.n	80067be <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d002      	beq.n	80067a8 <HAL_FLASH_Program+0x84>
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2b02      	cmp	r3, #2
 80067a6:	d10a      	bne.n	80067be <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	4619      	mov	r1, r3
 80067ac:	68b8      	ldr	r0, [r7, #8]
 80067ae:	f000 f8e1 	bl	8006974 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d102      	bne.n	80067be <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 80067b8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80067bc:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80067be:	f24c 3050 	movw	r0, #50000	; 0xc350
 80067c2:	f000 f859 	bl	8006878 <FLASH_WaitForLastOperation>
 80067c6:	4603      	mov	r3, r0
 80067c8:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d006      	beq.n	80067de <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80067d0:	4b09      	ldr	r3, [pc, #36]	; (80067f8 <HAL_FLASH_Program+0xd4>)
 80067d2:	695a      	ldr	r2, [r3, #20]
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	43db      	mvns	r3, r3
 80067d8:	4907      	ldr	r1, [pc, #28]	; (80067f8 <HAL_FLASH_Program+0xd4>)
 80067da:	4013      	ands	r3, r2
 80067dc:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80067de:	f000 f9db 	bl	8006b98 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80067e2:	4b04      	ldr	r3, [pc, #16]	; (80067f4 <HAL_FLASH_Program+0xd0>)
 80067e4:	2200      	movs	r2, #0
 80067e6:	701a      	strb	r2, [r3, #0]

  return status;
 80067e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3718      	adds	r7, #24
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	bf00      	nop
 80067f4:	20000024 	.word	0x20000024
 80067f8:	40022000 	.word	0x40022000

080067fc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006802:	2300      	movs	r3, #0
 8006804:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8006806:	4b0b      	ldr	r3, [pc, #44]	; (8006834 <HAL_FLASH_Unlock+0x38>)
 8006808:	695b      	ldr	r3, [r3, #20]
 800680a:	2b00      	cmp	r3, #0
 800680c:	da0b      	bge.n	8006826 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800680e:	4b09      	ldr	r3, [pc, #36]	; (8006834 <HAL_FLASH_Unlock+0x38>)
 8006810:	4a09      	ldr	r2, [pc, #36]	; (8006838 <HAL_FLASH_Unlock+0x3c>)
 8006812:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006814:	4b07      	ldr	r3, [pc, #28]	; (8006834 <HAL_FLASH_Unlock+0x38>)
 8006816:	4a09      	ldr	r2, [pc, #36]	; (800683c <HAL_FLASH_Unlock+0x40>)
 8006818:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800681a:	4b06      	ldr	r3, [pc, #24]	; (8006834 <HAL_FLASH_Unlock+0x38>)
 800681c:	695b      	ldr	r3, [r3, #20]
 800681e:	2b00      	cmp	r3, #0
 8006820:	da01      	bge.n	8006826 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8006826:	79fb      	ldrb	r3, [r7, #7]
}
 8006828:	4618      	mov	r0, r3
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr
 8006834:	40022000 	.word	0x40022000
 8006838:	45670123 	.word	0x45670123
 800683c:	cdef89ab 	.word	0xcdef89ab

08006840 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8006840:	b480      	push	{r7}
 8006842:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8006844:	4b05      	ldr	r3, [pc, #20]	; (800685c <HAL_FLASH_Lock+0x1c>)
 8006846:	695b      	ldr	r3, [r3, #20]
 8006848:	4a04      	ldr	r2, [pc, #16]	; (800685c <HAL_FLASH_Lock+0x1c>)
 800684a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800684e:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8006850:	2300      	movs	r3, #0
}
 8006852:	4618      	mov	r0, r3
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr
 800685c:	40022000 	.word	0x40022000

08006860 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  *            @arg FLASH_FLAG_PEMPTY : FLASH Boot from not programmed flash (apply only for STM32L43x/STM32L44x devices)
  */
uint32_t HAL_FLASH_GetError(void)
{
 8006860:	b480      	push	{r7}
 8006862:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8006864:	4b03      	ldr	r3, [pc, #12]	; (8006874 <HAL_FLASH_GetError+0x14>)
 8006866:	685b      	ldr	r3, [r3, #4]
}
 8006868:	4618      	mov	r0, r3
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	20000024 	.word	0x20000024

08006878 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8006880:	f7fe f9be 	bl	8004c00 <HAL_GetTick>
 8006884:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8006886:	e00d      	b.n	80068a4 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800688e:	d009      	beq.n	80068a4 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8006890:	f7fe f9b6 	bl	8004c00 <HAL_GetTick>
 8006894:	4602      	mov	r2, r0
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	687a      	ldr	r2, [r7, #4]
 800689c:	429a      	cmp	r2, r3
 800689e:	d801      	bhi.n	80068a4 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 80068a0:	2303      	movs	r3, #3
 80068a2:	e036      	b.n	8006912 <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80068a4:	4b1d      	ldr	r3, [pc, #116]	; (800691c <FLASH_WaitForLastOperation+0xa4>)
 80068a6:	691b      	ldr	r3, [r3, #16]
 80068a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1eb      	bne.n	8006888 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80068b0:	4b1a      	ldr	r3, [pc, #104]	; (800691c <FLASH_WaitForLastOperation+0xa4>)
 80068b2:	691a      	ldr	r2, [r3, #16]
 80068b4:	4b1a      	ldr	r3, [pc, #104]	; (8006920 <FLASH_WaitForLastOperation+0xa8>)
 80068b6:	4013      	ands	r3, r2
 80068b8:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d01e      	beq.n	80068fe <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 80068c0:	4b18      	ldr	r3, [pc, #96]	; (8006924 <FLASH_WaitForLastOperation+0xac>)
 80068c2:	685a      	ldr	r2, [r3, #4]
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	4a16      	ldr	r2, [pc, #88]	; (8006924 <FLASH_WaitForLastOperation+0xac>)
 80068ca:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d007      	beq.n	80068e6 <FLASH_WaitForLastOperation+0x6e>
 80068d6:	4b11      	ldr	r3, [pc, #68]	; (800691c <FLASH_WaitForLastOperation+0xa4>)
 80068d8:	699a      	ldr	r2, [r3, #24]
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80068e0:	490e      	ldr	r1, [pc, #56]	; (800691c <FLASH_WaitForLastOperation+0xa4>)
 80068e2:	4313      	orrs	r3, r2
 80068e4:	618b      	str	r3, [r1, #24]
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d004      	beq.n	80068fa <FLASH_WaitForLastOperation+0x82>
 80068f0:	4a0a      	ldr	r2, [pc, #40]	; (800691c <FLASH_WaitForLastOperation+0xa4>)
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80068f8:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e009      	b.n	8006912 <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80068fe:	4b07      	ldr	r3, [pc, #28]	; (800691c <FLASH_WaitForLastOperation+0xa4>)
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	2b00      	cmp	r3, #0
 8006908:	d002      	beq.n	8006910 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800690a:	4b04      	ldr	r3, [pc, #16]	; (800691c <FLASH_WaitForLastOperation+0xa4>)
 800690c:	2201      	movs	r2, #1
 800690e:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8006910:	2300      	movs	r3, #0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3710      	adds	r7, #16
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	40022000 	.word	0x40022000
 8006920:	0002c3fa 	.word	0x0002c3fa
 8006924:	20000024 	.word	0x20000024

08006928 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8006928:	b480      	push	{r7}
 800692a:	b085      	sub	sp, #20
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8006934:	4b0e      	ldr	r3, [pc, #56]	; (8006970 <FLASH_Program_DoubleWord+0x48>)
 8006936:	695b      	ldr	r3, [r3, #20]
 8006938:	4a0d      	ldr	r2, [pc, #52]	; (8006970 <FLASH_Program_DoubleWord+0x48>)
 800693a:	f043 0301 	orr.w	r3, r3, #1
 800693e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	683a      	ldr	r2, [r7, #0]
 8006944:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8006946:	f3bf 8f6f 	isb	sy
}
 800694a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800694c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006950:	f04f 0200 	mov.w	r2, #0
 8006954:	f04f 0300 	mov.w	r3, #0
 8006958:	000a      	movs	r2, r1
 800695a:	2300      	movs	r3, #0
 800695c:	68f9      	ldr	r1, [r7, #12]
 800695e:	3104      	adds	r1, #4
 8006960:	4613      	mov	r3, r2
 8006962:	600b      	str	r3, [r1, #0]
}
 8006964:	bf00      	nop
 8006966:	3714      	adds	r7, #20
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr
 8006970:	40022000 	.word	0x40022000

08006974 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8006974:	b480      	push	{r7}
 8006976:	b089      	sub	sp, #36	; 0x24
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800697e:	2340      	movs	r3, #64	; 0x40
 8006980:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800698a:	4b14      	ldr	r3, [pc, #80]	; (80069dc <FLASH_Program_Fast+0x68>)
 800698c:	695b      	ldr	r3, [r3, #20]
 800698e:	4a13      	ldr	r2, [pc, #76]	; (80069dc <FLASH_Program_Fast+0x68>)
 8006990:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006994:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006996:	f3ef 8310 	mrs	r3, PRIMASK
 800699a:	60fb      	str	r3, [r7, #12]
  return(result);
 800699c:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800699e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80069a0:	b672      	cpsid	i
}
 80069a2:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	3304      	adds	r3, #4
 80069b0:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	3304      	adds	r3, #4
 80069b6:	617b      	str	r3, [r7, #20]
    row_index--;
 80069b8:	7ffb      	ldrb	r3, [r7, #31]
 80069ba:	3b01      	subs	r3, #1
 80069bc:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 80069be:	7ffb      	ldrb	r3, [r7, #31]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d1ef      	bne.n	80069a4 <FLASH_Program_Fast+0x30>
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	f383 8810 	msr	PRIMASK, r3
}
 80069ce:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 80069d0:	bf00      	nop
 80069d2:	3724      	adds	r7, #36	; 0x24
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr
 80069dc:	40022000 	.word	0x40022000

080069e0 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80069ea:	4b48      	ldr	r3, [pc, #288]	; (8006b0c <HAL_FLASHEx_Erase+0x12c>)
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d101      	bne.n	80069f6 <HAL_FLASHEx_Erase+0x16>
 80069f2:	2302      	movs	r3, #2
 80069f4:	e085      	b.n	8006b02 <HAL_FLASHEx_Erase+0x122>
 80069f6:	4b45      	ldr	r3, [pc, #276]	; (8006b0c <HAL_FLASHEx_Erase+0x12c>)
 80069f8:	2201      	movs	r2, #1
 80069fa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80069fc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006a00:	f7ff ff3a 	bl	8006878 <FLASH_WaitForLastOperation>
 8006a04:	4603      	mov	r3, r0
 8006a06:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006a08:	7bfb      	ldrb	r3, [r7, #15]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d175      	bne.n	8006afa <HAL_FLASHEx_Erase+0x11a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006a0e:	4b3f      	ldr	r3, [pc, #252]	; (8006b0c <HAL_FLASHEx_Erase+0x12c>)
 8006a10:	2200      	movs	r2, #0
 8006a12:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8006a14:	4b3e      	ldr	r3, [pc, #248]	; (8006b10 <HAL_FLASHEx_Erase+0x130>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d013      	beq.n	8006a48 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8006a20:	4b3b      	ldr	r3, [pc, #236]	; (8006b10 <HAL_FLASHEx_Erase+0x130>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d009      	beq.n	8006a40 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8006a2c:	4b38      	ldr	r3, [pc, #224]	; (8006b10 <HAL_FLASHEx_Erase+0x130>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a37      	ldr	r2, [pc, #220]	; (8006b10 <HAL_FLASHEx_Erase+0x130>)
 8006a32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a36:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8006a38:	4b34      	ldr	r3, [pc, #208]	; (8006b0c <HAL_FLASHEx_Erase+0x12c>)
 8006a3a:	2203      	movs	r2, #3
 8006a3c:	771a      	strb	r2, [r3, #28]
 8006a3e:	e016      	b.n	8006a6e <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8006a40:	4b32      	ldr	r3, [pc, #200]	; (8006b0c <HAL_FLASHEx_Erase+0x12c>)
 8006a42:	2201      	movs	r2, #1
 8006a44:	771a      	strb	r2, [r3, #28]
 8006a46:	e012      	b.n	8006a6e <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8006a48:	4b31      	ldr	r3, [pc, #196]	; (8006b10 <HAL_FLASHEx_Erase+0x130>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d009      	beq.n	8006a68 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8006a54:	4b2e      	ldr	r3, [pc, #184]	; (8006b10 <HAL_FLASHEx_Erase+0x130>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a2d      	ldr	r2, [pc, #180]	; (8006b10 <HAL_FLASHEx_Erase+0x130>)
 8006a5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a5e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8006a60:	4b2a      	ldr	r3, [pc, #168]	; (8006b0c <HAL_FLASHEx_Erase+0x12c>)
 8006a62:	2202      	movs	r2, #2
 8006a64:	771a      	strb	r2, [r3, #28]
 8006a66:	e002      	b.n	8006a6e <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006a68:	4b28      	ldr	r3, [pc, #160]	; (8006b0c <HAL_FLASHEx_Erase+0x12c>)
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d111      	bne.n	8006a9a <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f000 f84a 	bl	8006b14 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006a80:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006a84:	f7ff fef8 	bl	8006878 <FLASH_WaitForLastOperation>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	73fb      	strb	r3, [r7, #15]
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8006a8c:	4b20      	ldr	r3, [pc, #128]	; (8006b10 <HAL_FLASHEx_Erase+0x130>)
 8006a8e:	695b      	ldr	r3, [r3, #20]
 8006a90:	4a1f      	ldr	r2, [pc, #124]	; (8006b10 <HAL_FLASHEx_Erase+0x130>)
 8006a92:	f023 0304 	bic.w	r3, r3, #4
 8006a96:	6153      	str	r3, [r2, #20]
 8006a98:	e02d      	b.n	8006af6 <HAL_FLASHEx_Erase+0x116>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8006aa0:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	60bb      	str	r3, [r7, #8]
 8006aa8:	e01d      	b.n	8006ae6 <HAL_FLASHEx_Erase+0x106>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	4619      	mov	r1, r3
 8006ab0:	68b8      	ldr	r0, [r7, #8]
 8006ab2:	f000 f84d 	bl	8006b50 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006ab6:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006aba:	f7ff fedd 	bl	8006878 <FLASH_WaitForLastOperation>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8006ac2:	4b13      	ldr	r3, [pc, #76]	; (8006b10 <HAL_FLASHEx_Erase+0x130>)
 8006ac4:	695b      	ldr	r3, [r3, #20]
 8006ac6:	4a12      	ldr	r2, [pc, #72]	; (8006b10 <HAL_FLASHEx_Erase+0x130>)
 8006ac8:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8006acc:	f023 0302 	bic.w	r3, r3, #2
 8006ad0:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8006ad2:	7bfb      	ldrb	r3, [r7, #15]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d003      	beq.n	8006ae0 <HAL_FLASHEx_Erase+0x100>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	68ba      	ldr	r2, [r7, #8]
 8006adc:	601a      	str	r2, [r3, #0]
          break;
 8006ade:	e00a      	b.n	8006af6 <HAL_FLASHEx_Erase+0x116>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	60bb      	str	r3, [r7, #8]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	689a      	ldr	r2, [r3, #8]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	4413      	add	r3, r2
 8006af0:	68ba      	ldr	r2, [r7, #8]
 8006af2:	429a      	cmp	r2, r3
 8006af4:	d3d9      	bcc.n	8006aaa <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8006af6:	f000 f84f 	bl	8006b98 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006afa:	4b04      	ldr	r3, [pc, #16]	; (8006b0c <HAL_FLASHEx_Erase+0x12c>)
 8006afc:	2200      	movs	r2, #0
 8006afe:	701a      	strb	r2, [r3, #0]

  return status;
 8006b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3710      	adds	r7, #16
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	20000024 	.word	0x20000024
 8006b10:	40022000 	.word	0x40022000

08006b14 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f003 0301 	and.w	r3, r3, #1
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d005      	beq.n	8006b32 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8006b26:	4b09      	ldr	r3, [pc, #36]	; (8006b4c <FLASH_MassErase+0x38>)
 8006b28:	695b      	ldr	r3, [r3, #20]
 8006b2a:	4a08      	ldr	r2, [pc, #32]	; (8006b4c <FLASH_MassErase+0x38>)
 8006b2c:	f043 0304 	orr.w	r3, r3, #4
 8006b30:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006b32:	4b06      	ldr	r3, [pc, #24]	; (8006b4c <FLASH_MassErase+0x38>)
 8006b34:	695b      	ldr	r3, [r3, #20]
 8006b36:	4a05      	ldr	r2, [pc, #20]	; (8006b4c <FLASH_MassErase+0x38>)
 8006b38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b3c:	6153      	str	r3, [r2, #20]
}
 8006b3e:	bf00      	nop
 8006b40:	370c      	adds	r7, #12
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	40022000 	.word	0x40022000

08006b50 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8006b5a:	4b0e      	ldr	r3, [pc, #56]	; (8006b94 <FLASH_PageErase+0x44>)
 8006b5c:	695b      	ldr	r3, [r3, #20]
 8006b5e:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	00db      	lsls	r3, r3, #3
 8006b66:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8006b6a:	490a      	ldr	r1, [pc, #40]	; (8006b94 <FLASH_PageErase+0x44>)
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8006b70:	4b08      	ldr	r3, [pc, #32]	; (8006b94 <FLASH_PageErase+0x44>)
 8006b72:	695b      	ldr	r3, [r3, #20]
 8006b74:	4a07      	ldr	r2, [pc, #28]	; (8006b94 <FLASH_PageErase+0x44>)
 8006b76:	f043 0302 	orr.w	r3, r3, #2
 8006b7a:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006b7c:	4b05      	ldr	r3, [pc, #20]	; (8006b94 <FLASH_PageErase+0x44>)
 8006b7e:	695b      	ldr	r3, [r3, #20]
 8006b80:	4a04      	ldr	r2, [pc, #16]	; (8006b94 <FLASH_PageErase+0x44>)
 8006b82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b86:	6153      	str	r3, [r2, #20]
}
 8006b88:	bf00      	nop
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr
 8006b94:	40022000 	.word	0x40022000

08006b98 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8006b9e:	4b21      	ldr	r3, [pc, #132]	; (8006c24 <FLASH_FlushCaches+0x8c>)
 8006ba0:	7f1b      	ldrb	r3, [r3, #28]
 8006ba2:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8006ba4:	79fb      	ldrb	r3, [r7, #7]
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d002      	beq.n	8006bb0 <FLASH_FlushCaches+0x18>
 8006baa:	79fb      	ldrb	r3, [r7, #7]
 8006bac:	2b03      	cmp	r3, #3
 8006bae:	d117      	bne.n	8006be0 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8006bb0:	4b1d      	ldr	r3, [pc, #116]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a1c      	ldr	r2, [pc, #112]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006bb6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006bba:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8006bbc:	4b1a      	ldr	r3, [pc, #104]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a19      	ldr	r2, [pc, #100]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006bc2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006bc6:	6013      	str	r3, [r2, #0]
 8006bc8:	4b17      	ldr	r3, [pc, #92]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a16      	ldr	r2, [pc, #88]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006bce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006bd2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006bd4:	4b14      	ldr	r3, [pc, #80]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a13      	ldr	r2, [pc, #76]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006bda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006bde:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8006be0:	79fb      	ldrb	r3, [r7, #7]
 8006be2:	2b02      	cmp	r3, #2
 8006be4:	d002      	beq.n	8006bec <FLASH_FlushCaches+0x54>
 8006be6:	79fb      	ldrb	r3, [r7, #7]
 8006be8:	2b03      	cmp	r3, #3
 8006bea:	d111      	bne.n	8006c10 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006bec:	4b0e      	ldr	r3, [pc, #56]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a0d      	ldr	r2, [pc, #52]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006bf2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006bf6:	6013      	str	r3, [r2, #0]
 8006bf8:	4b0b      	ldr	r3, [pc, #44]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a0a      	ldr	r2, [pc, #40]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006bfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c02:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006c04:	4b08      	ldr	r3, [pc, #32]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a07      	ldr	r2, [pc, #28]	; (8006c28 <FLASH_FlushCaches+0x90>)
 8006c0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006c0e:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006c10:	4b04      	ldr	r3, [pc, #16]	; (8006c24 <FLASH_FlushCaches+0x8c>)
 8006c12:	2200      	movs	r2, #0
 8006c14:	771a      	strb	r2, [r3, #28]
}
 8006c16:	bf00      	nop
 8006c18:	370c      	adds	r7, #12
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop
 8006c24:	20000024 	.word	0x20000024
 8006c28:	40022000 	.word	0x40022000

08006c2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b087      	sub	sp, #28
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006c36:	2300      	movs	r3, #0
 8006c38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006c3a:	e154      	b.n	8006ee6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	2101      	movs	r1, #1
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	fa01 f303 	lsl.w	r3, r1, r3
 8006c48:	4013      	ands	r3, r2
 8006c4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	f000 8146 	beq.w	8006ee0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	f003 0303 	and.w	r3, r3, #3
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d005      	beq.n	8006c6c <HAL_GPIO_Init+0x40>
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	f003 0303 	and.w	r3, r3, #3
 8006c68:	2b02      	cmp	r3, #2
 8006c6a:	d130      	bne.n	8006cce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	005b      	lsls	r3, r3, #1
 8006c76:	2203      	movs	r2, #3
 8006c78:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7c:	43db      	mvns	r3, r3
 8006c7e:	693a      	ldr	r2, [r7, #16]
 8006c80:	4013      	ands	r3, r2
 8006c82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	68da      	ldr	r2, [r3, #12]
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	005b      	lsls	r3, r3, #1
 8006c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c90:	693a      	ldr	r2, [r7, #16]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	693a      	ldr	r2, [r7, #16]
 8006c9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8006caa:	43db      	mvns	r3, r3
 8006cac:	693a      	ldr	r2, [r7, #16]
 8006cae:	4013      	ands	r3, r2
 8006cb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	091b      	lsrs	r3, r3, #4
 8006cb8:	f003 0201 	and.w	r2, r3, #1
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc2:	693a      	ldr	r2, [r7, #16]
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	693a      	ldr	r2, [r7, #16]
 8006ccc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	f003 0303 	and.w	r3, r3, #3
 8006cd6:	2b03      	cmp	r3, #3
 8006cd8:	d017      	beq.n	8006d0a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	005b      	lsls	r3, r3, #1
 8006ce4:	2203      	movs	r2, #3
 8006ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cea:	43db      	mvns	r3, r3
 8006cec:	693a      	ldr	r2, [r7, #16]
 8006cee:	4013      	ands	r3, r2
 8006cf0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	689a      	ldr	r2, [r3, #8]
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	005b      	lsls	r3, r3, #1
 8006cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8006cfe:	693a      	ldr	r2, [r7, #16]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	f003 0303 	and.w	r3, r3, #3
 8006d12:	2b02      	cmp	r3, #2
 8006d14:	d123      	bne.n	8006d5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	08da      	lsrs	r2, r3, #3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	3208      	adds	r2, #8
 8006d1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	f003 0307 	and.w	r3, r3, #7
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	220f      	movs	r2, #15
 8006d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d32:	43db      	mvns	r3, r3
 8006d34:	693a      	ldr	r2, [r7, #16]
 8006d36:	4013      	ands	r3, r2
 8006d38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	691a      	ldr	r2, [r3, #16]
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	f003 0307 	and.w	r3, r3, #7
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	fa02 f303 	lsl.w	r3, r2, r3
 8006d4a:	693a      	ldr	r2, [r7, #16]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	08da      	lsrs	r2, r3, #3
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	3208      	adds	r2, #8
 8006d58:	6939      	ldr	r1, [r7, #16]
 8006d5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	005b      	lsls	r3, r3, #1
 8006d68:	2203      	movs	r2, #3
 8006d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d6e:	43db      	mvns	r3, r3
 8006d70:	693a      	ldr	r2, [r7, #16]
 8006d72:	4013      	ands	r3, r2
 8006d74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	f003 0203 	and.w	r2, r3, #3
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	005b      	lsls	r3, r3, #1
 8006d82:	fa02 f303 	lsl.w	r3, r2, r3
 8006d86:	693a      	ldr	r2, [r7, #16]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	693a      	ldr	r2, [r7, #16]
 8006d90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	f000 80a0 	beq.w	8006ee0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006da0:	4b58      	ldr	r3, [pc, #352]	; (8006f04 <HAL_GPIO_Init+0x2d8>)
 8006da2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006da4:	4a57      	ldr	r2, [pc, #348]	; (8006f04 <HAL_GPIO_Init+0x2d8>)
 8006da6:	f043 0301 	orr.w	r3, r3, #1
 8006daa:	6613      	str	r3, [r2, #96]	; 0x60
 8006dac:	4b55      	ldr	r3, [pc, #340]	; (8006f04 <HAL_GPIO_Init+0x2d8>)
 8006dae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006db0:	f003 0301 	and.w	r3, r3, #1
 8006db4:	60bb      	str	r3, [r7, #8]
 8006db6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006db8:	4a53      	ldr	r2, [pc, #332]	; (8006f08 <HAL_GPIO_Init+0x2dc>)
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	089b      	lsrs	r3, r3, #2
 8006dbe:	3302      	adds	r3, #2
 8006dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	f003 0303 	and.w	r3, r3, #3
 8006dcc:	009b      	lsls	r3, r3, #2
 8006dce:	220f      	movs	r2, #15
 8006dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd4:	43db      	mvns	r3, r3
 8006dd6:	693a      	ldr	r2, [r7, #16]
 8006dd8:	4013      	ands	r3, r2
 8006dda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006de2:	d019      	beq.n	8006e18 <HAL_GPIO_Init+0x1ec>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	4a49      	ldr	r2, [pc, #292]	; (8006f0c <HAL_GPIO_Init+0x2e0>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d013      	beq.n	8006e14 <HAL_GPIO_Init+0x1e8>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	4a48      	ldr	r2, [pc, #288]	; (8006f10 <HAL_GPIO_Init+0x2e4>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d00d      	beq.n	8006e10 <HAL_GPIO_Init+0x1e4>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	4a47      	ldr	r2, [pc, #284]	; (8006f14 <HAL_GPIO_Init+0x2e8>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d007      	beq.n	8006e0c <HAL_GPIO_Init+0x1e0>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	4a46      	ldr	r2, [pc, #280]	; (8006f18 <HAL_GPIO_Init+0x2ec>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d101      	bne.n	8006e08 <HAL_GPIO_Init+0x1dc>
 8006e04:	2304      	movs	r3, #4
 8006e06:	e008      	b.n	8006e1a <HAL_GPIO_Init+0x1ee>
 8006e08:	2307      	movs	r3, #7
 8006e0a:	e006      	b.n	8006e1a <HAL_GPIO_Init+0x1ee>
 8006e0c:	2303      	movs	r3, #3
 8006e0e:	e004      	b.n	8006e1a <HAL_GPIO_Init+0x1ee>
 8006e10:	2302      	movs	r3, #2
 8006e12:	e002      	b.n	8006e1a <HAL_GPIO_Init+0x1ee>
 8006e14:	2301      	movs	r3, #1
 8006e16:	e000      	b.n	8006e1a <HAL_GPIO_Init+0x1ee>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	f002 0203 	and.w	r2, r2, #3
 8006e20:	0092      	lsls	r2, r2, #2
 8006e22:	4093      	lsls	r3, r2
 8006e24:	693a      	ldr	r2, [r7, #16]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006e2a:	4937      	ldr	r1, [pc, #220]	; (8006f08 <HAL_GPIO_Init+0x2dc>)
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	089b      	lsrs	r3, r3, #2
 8006e30:	3302      	adds	r3, #2
 8006e32:	693a      	ldr	r2, [r7, #16]
 8006e34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006e38:	4b38      	ldr	r3, [pc, #224]	; (8006f1c <HAL_GPIO_Init+0x2f0>)
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	43db      	mvns	r3, r3
 8006e42:	693a      	ldr	r2, [r7, #16]
 8006e44:	4013      	ands	r3, r2
 8006e46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d003      	beq.n	8006e5c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8006e54:	693a      	ldr	r2, [r7, #16]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006e5c:	4a2f      	ldr	r2, [pc, #188]	; (8006f1c <HAL_GPIO_Init+0x2f0>)
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006e62:	4b2e      	ldr	r3, [pc, #184]	; (8006f1c <HAL_GPIO_Init+0x2f0>)
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	43db      	mvns	r3, r3
 8006e6c:	693a      	ldr	r2, [r7, #16]
 8006e6e:	4013      	ands	r3, r2
 8006e70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d003      	beq.n	8006e86 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006e86:	4a25      	ldr	r2, [pc, #148]	; (8006f1c <HAL_GPIO_Init+0x2f0>)
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006e8c:	4b23      	ldr	r3, [pc, #140]	; (8006f1c <HAL_GPIO_Init+0x2f0>)
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	43db      	mvns	r3, r3
 8006e96:	693a      	ldr	r2, [r7, #16]
 8006e98:	4013      	ands	r3, r2
 8006e9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d003      	beq.n	8006eb0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8006ea8:	693a      	ldr	r2, [r7, #16]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006eb0:	4a1a      	ldr	r2, [pc, #104]	; (8006f1c <HAL_GPIO_Init+0x2f0>)
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006eb6:	4b19      	ldr	r3, [pc, #100]	; (8006f1c <HAL_GPIO_Init+0x2f0>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	43db      	mvns	r3, r3
 8006ec0:	693a      	ldr	r2, [r7, #16]
 8006ec2:	4013      	ands	r3, r2
 8006ec4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d003      	beq.n	8006eda <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006ed2:	693a      	ldr	r2, [r7, #16]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006eda:	4a10      	ldr	r2, [pc, #64]	; (8006f1c <HAL_GPIO_Init+0x2f0>)
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	fa22 f303 	lsr.w	r3, r2, r3
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	f47f aea3 	bne.w	8006c3c <HAL_GPIO_Init+0x10>
  }
}
 8006ef6:	bf00      	nop
 8006ef8:	bf00      	nop
 8006efa:	371c      	adds	r7, #28
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr
 8006f04:	40021000 	.word	0x40021000
 8006f08:	40010000 	.word	0x40010000
 8006f0c:	48000400 	.word	0x48000400
 8006f10:	48000800 	.word	0x48000800
 8006f14:	48000c00 	.word	0x48000c00
 8006f18:	48001000 	.word	0x48001000
 8006f1c:	40010400 	.word	0x40010400

08006f20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b085      	sub	sp, #20
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	460b      	mov	r3, r1
 8006f2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	691a      	ldr	r2, [r3, #16]
 8006f30:	887b      	ldrh	r3, [r7, #2]
 8006f32:	4013      	ands	r3, r2
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d002      	beq.n	8006f3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	73fb      	strb	r3, [r7, #15]
 8006f3c:	e001      	b.n	8006f42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3714      	adds	r7, #20
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	460b      	mov	r3, r1
 8006f5a:	807b      	strh	r3, [r7, #2]
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006f60:	787b      	ldrb	r3, [r7, #1]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d003      	beq.n	8006f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006f66:	887a      	ldrh	r2, [r7, #2]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006f6c:	e002      	b.n	8006f74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006f6e:	887a      	ldrh	r2, [r7, #2]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006f74:	bf00      	nop
 8006f76:	370c      	adds	r7, #12
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b085      	sub	sp, #20
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	460b      	mov	r3, r1
 8006f8a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	695b      	ldr	r3, [r3, #20]
 8006f90:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006f92:	887a      	ldrh	r2, [r7, #2]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	4013      	ands	r3, r2
 8006f98:	041a      	lsls	r2, r3, #16
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	43d9      	mvns	r1, r3
 8006f9e:	887b      	ldrh	r3, [r7, #2]
 8006fa0:	400b      	ands	r3, r1
 8006fa2:	431a      	orrs	r2, r3
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	619a      	str	r2, [r3, #24]
}
 8006fa8:	bf00      	nop
 8006faa:	3714      	adds	r7, #20
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr

08006fb4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006fb8:	4b04      	ldr	r3, [pc, #16]	; (8006fcc <HAL_PWREx_GetVoltageRange+0x18>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	40007000 	.word	0x40007000

08006fd0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fde:	d130      	bne.n	8007042 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006fe0:	4b23      	ldr	r3, [pc, #140]	; (8007070 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006fe8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fec:	d038      	beq.n	8007060 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006fee:	4b20      	ldr	r3, [pc, #128]	; (8007070 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006ff6:	4a1e      	ldr	r2, [pc, #120]	; (8007070 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006ff8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006ffc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ffe:	4b1d      	ldr	r3, [pc, #116]	; (8007074 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2232      	movs	r2, #50	; 0x32
 8007004:	fb02 f303 	mul.w	r3, r2, r3
 8007008:	4a1b      	ldr	r2, [pc, #108]	; (8007078 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800700a:	fba2 2303 	umull	r2, r3, r2, r3
 800700e:	0c9b      	lsrs	r3, r3, #18
 8007010:	3301      	adds	r3, #1
 8007012:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007014:	e002      	b.n	800701c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	3b01      	subs	r3, #1
 800701a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800701c:	4b14      	ldr	r3, [pc, #80]	; (8007070 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800701e:	695b      	ldr	r3, [r3, #20]
 8007020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007028:	d102      	bne.n	8007030 <HAL_PWREx_ControlVoltageScaling+0x60>
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d1f2      	bne.n	8007016 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007030:	4b0f      	ldr	r3, [pc, #60]	; (8007070 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007032:	695b      	ldr	r3, [r3, #20]
 8007034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007038:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800703c:	d110      	bne.n	8007060 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800703e:	2303      	movs	r3, #3
 8007040:	e00f      	b.n	8007062 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8007042:	4b0b      	ldr	r3, [pc, #44]	; (8007070 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800704a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800704e:	d007      	beq.n	8007060 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007050:	4b07      	ldr	r3, [pc, #28]	; (8007070 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007058:	4a05      	ldr	r2, [pc, #20]	; (8007070 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800705a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800705e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	3714      	adds	r7, #20
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr
 800706e:	bf00      	nop
 8007070:	40007000 	.word	0x40007000
 8007074:	20000018 	.word	0x20000018
 8007078:	431bde83 	.word	0x431bde83

0800707c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b088      	sub	sp, #32
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d101      	bne.n	800708e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800708a:	2301      	movs	r3, #1
 800708c:	e3fe      	b.n	800788c <HAL_RCC_OscConfig+0x810>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800708e:	4ba1      	ldr	r3, [pc, #644]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	f003 030c 	and.w	r3, r3, #12
 8007096:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007098:	4b9e      	ldr	r3, [pc, #632]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	f003 0303 	and.w	r3, r3, #3
 80070a0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 0310 	and.w	r3, r3, #16
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	f000 80e4 	beq.w	8007278 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d007      	beq.n	80070c6 <HAL_RCC_OscConfig+0x4a>
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	2b0c      	cmp	r3, #12
 80070ba:	f040 808b 	bne.w	80071d4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	f040 8087 	bne.w	80071d4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80070c6:	4b93      	ldr	r3, [pc, #588]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f003 0302 	and.w	r3, r3, #2
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d005      	beq.n	80070de <HAL_RCC_OscConfig+0x62>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	699b      	ldr	r3, [r3, #24]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d101      	bne.n	80070de <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e3d6      	b.n	800788c <HAL_RCC_OscConfig+0x810>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6a1a      	ldr	r2, [r3, #32]
 80070e2:	4b8c      	ldr	r3, [pc, #560]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f003 0308 	and.w	r3, r3, #8
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d004      	beq.n	80070f8 <HAL_RCC_OscConfig+0x7c>
 80070ee:	4b89      	ldr	r3, [pc, #548]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070f6:	e005      	b.n	8007104 <HAL_RCC_OscConfig+0x88>
 80070f8:	4b86      	ldr	r3, [pc, #536]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80070fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80070fe:	091b      	lsrs	r3, r3, #4
 8007100:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007104:	4293      	cmp	r3, r2
 8007106:	d223      	bcs.n	8007150 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6a1b      	ldr	r3, [r3, #32]
 800710c:	4618      	mov	r0, r3
 800710e:	f000 fdbd 	bl	8007c8c <RCC_SetFlashLatencyFromMSIRange>
 8007112:	4603      	mov	r3, r0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d001      	beq.n	800711c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	e3b7      	b.n	800788c <HAL_RCC_OscConfig+0x810>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800711c:	4b7d      	ldr	r3, [pc, #500]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a7c      	ldr	r2, [pc, #496]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007122:	f043 0308 	orr.w	r3, r3, #8
 8007126:	6013      	str	r3, [r2, #0]
 8007128:	4b7a      	ldr	r3, [pc, #488]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a1b      	ldr	r3, [r3, #32]
 8007134:	4977      	ldr	r1, [pc, #476]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007136:	4313      	orrs	r3, r2
 8007138:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800713a:	4b76      	ldr	r3, [pc, #472]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	69db      	ldr	r3, [r3, #28]
 8007146:	021b      	lsls	r3, r3, #8
 8007148:	4972      	ldr	r1, [pc, #456]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 800714a:	4313      	orrs	r3, r2
 800714c:	604b      	str	r3, [r1, #4]
 800714e:	e025      	b.n	800719c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007150:	4b70      	ldr	r3, [pc, #448]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a6f      	ldr	r2, [pc, #444]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007156:	f043 0308 	orr.w	r3, r3, #8
 800715a:	6013      	str	r3, [r2, #0]
 800715c:	4b6d      	ldr	r3, [pc, #436]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6a1b      	ldr	r3, [r3, #32]
 8007168:	496a      	ldr	r1, [pc, #424]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 800716a:	4313      	orrs	r3, r2
 800716c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800716e:	4b69      	ldr	r3, [pc, #420]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	69db      	ldr	r3, [r3, #28]
 800717a:	021b      	lsls	r3, r3, #8
 800717c:	4965      	ldr	r1, [pc, #404]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 800717e:	4313      	orrs	r3, r2
 8007180:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d109      	bne.n	800719c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6a1b      	ldr	r3, [r3, #32]
 800718c:	4618      	mov	r0, r3
 800718e:	f000 fd7d 	bl	8007c8c <RCC_SetFlashLatencyFromMSIRange>
 8007192:	4603      	mov	r3, r0
 8007194:	2b00      	cmp	r3, #0
 8007196:	d001      	beq.n	800719c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e377      	b.n	800788c <HAL_RCC_OscConfig+0x810>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800719c:	f000 fc80 	bl	8007aa0 <HAL_RCC_GetSysClockFreq>
 80071a0:	4602      	mov	r2, r0
 80071a2:	4b5c      	ldr	r3, [pc, #368]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	091b      	lsrs	r3, r3, #4
 80071a8:	f003 030f 	and.w	r3, r3, #15
 80071ac:	495a      	ldr	r1, [pc, #360]	; (8007318 <HAL_RCC_OscConfig+0x29c>)
 80071ae:	5ccb      	ldrb	r3, [r1, r3]
 80071b0:	f003 031f 	and.w	r3, r3, #31
 80071b4:	fa22 f303 	lsr.w	r3, r2, r3
 80071b8:	4a58      	ldr	r2, [pc, #352]	; (800731c <HAL_RCC_OscConfig+0x2a0>)
 80071ba:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80071bc:	4b58      	ldr	r3, [pc, #352]	; (8007320 <HAL_RCC_OscConfig+0x2a4>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4618      	mov	r0, r3
 80071c2:	f7fd fb47 	bl	8004854 <HAL_InitTick>
 80071c6:	4603      	mov	r3, r0
 80071c8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80071ca:	7bfb      	ldrb	r3, [r7, #15]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d052      	beq.n	8007276 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80071d0:	7bfb      	ldrb	r3, [r7, #15]
 80071d2:	e35b      	b.n	800788c <HAL_RCC_OscConfig+0x810>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	699b      	ldr	r3, [r3, #24]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d032      	beq.n	8007242 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80071dc:	4b4d      	ldr	r3, [pc, #308]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a4c      	ldr	r2, [pc, #304]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80071e2:	f043 0301 	orr.w	r3, r3, #1
 80071e6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80071e8:	f7fd fd0a 	bl	8004c00 <HAL_GetTick>
 80071ec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80071ee:	e008      	b.n	8007202 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80071f0:	f7fd fd06 	bl	8004c00 <HAL_GetTick>
 80071f4:	4602      	mov	r2, r0
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	1ad3      	subs	r3, r2, r3
 80071fa:	2b02      	cmp	r3, #2
 80071fc:	d901      	bls.n	8007202 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80071fe:	2303      	movs	r3, #3
 8007200:	e344      	b.n	800788c <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007202:	4b44      	ldr	r3, [pc, #272]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 0302 	and.w	r3, r3, #2
 800720a:	2b00      	cmp	r3, #0
 800720c:	d0f0      	beq.n	80071f0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800720e:	4b41      	ldr	r3, [pc, #260]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a40      	ldr	r2, [pc, #256]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007214:	f043 0308 	orr.w	r3, r3, #8
 8007218:	6013      	str	r3, [r2, #0]
 800721a:	4b3e      	ldr	r3, [pc, #248]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	493b      	ldr	r1, [pc, #236]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007228:	4313      	orrs	r3, r2
 800722a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800722c:	4b39      	ldr	r3, [pc, #228]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	69db      	ldr	r3, [r3, #28]
 8007238:	021b      	lsls	r3, r3, #8
 800723a:	4936      	ldr	r1, [pc, #216]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 800723c:	4313      	orrs	r3, r2
 800723e:	604b      	str	r3, [r1, #4]
 8007240:	e01a      	b.n	8007278 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007242:	4b34      	ldr	r3, [pc, #208]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	4a33      	ldr	r2, [pc, #204]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007248:	f023 0301 	bic.w	r3, r3, #1
 800724c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800724e:	f7fd fcd7 	bl	8004c00 <HAL_GetTick>
 8007252:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007254:	e008      	b.n	8007268 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007256:	f7fd fcd3 	bl	8004c00 <HAL_GetTick>
 800725a:	4602      	mov	r2, r0
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	1ad3      	subs	r3, r2, r3
 8007260:	2b02      	cmp	r3, #2
 8007262:	d901      	bls.n	8007268 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8007264:	2303      	movs	r3, #3
 8007266:	e311      	b.n	800788c <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007268:	4b2a      	ldr	r3, [pc, #168]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f003 0302 	and.w	r3, r3, #2
 8007270:	2b00      	cmp	r3, #0
 8007272:	d1f0      	bne.n	8007256 <HAL_RCC_OscConfig+0x1da>
 8007274:	e000      	b.n	8007278 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007276:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f003 0301 	and.w	r3, r3, #1
 8007280:	2b00      	cmp	r3, #0
 8007282:	d074      	beq.n	800736e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007284:	69bb      	ldr	r3, [r7, #24]
 8007286:	2b08      	cmp	r3, #8
 8007288:	d005      	beq.n	8007296 <HAL_RCC_OscConfig+0x21a>
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	2b0c      	cmp	r3, #12
 800728e:	d10e      	bne.n	80072ae <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	2b03      	cmp	r3, #3
 8007294:	d10b      	bne.n	80072ae <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007296:	4b1f      	ldr	r3, [pc, #124]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d064      	beq.n	800736c <HAL_RCC_OscConfig+0x2f0>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d160      	bne.n	800736c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e2ee      	b.n	800788c <HAL_RCC_OscConfig+0x810>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072b6:	d106      	bne.n	80072c6 <HAL_RCC_OscConfig+0x24a>
 80072b8:	4b16      	ldr	r3, [pc, #88]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a15      	ldr	r2, [pc, #84]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80072be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072c2:	6013      	str	r3, [r2, #0]
 80072c4:	e01d      	b.n	8007302 <HAL_RCC_OscConfig+0x286>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80072ce:	d10c      	bne.n	80072ea <HAL_RCC_OscConfig+0x26e>
 80072d0:	4b10      	ldr	r3, [pc, #64]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a0f      	ldr	r2, [pc, #60]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80072d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80072da:	6013      	str	r3, [r2, #0]
 80072dc:	4b0d      	ldr	r3, [pc, #52]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a0c      	ldr	r2, [pc, #48]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80072e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072e6:	6013      	str	r3, [r2, #0]
 80072e8:	e00b      	b.n	8007302 <HAL_RCC_OscConfig+0x286>
 80072ea:	4b0a      	ldr	r3, [pc, #40]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a09      	ldr	r2, [pc, #36]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80072f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072f4:	6013      	str	r3, [r2, #0]
 80072f6:	4b07      	ldr	r3, [pc, #28]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a06      	ldr	r2, [pc, #24]	; (8007314 <HAL_RCC_OscConfig+0x298>)
 80072fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007300:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d01c      	beq.n	8007344 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800730a:	f7fd fc79 	bl	8004c00 <HAL_GetTick>
 800730e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007310:	e011      	b.n	8007336 <HAL_RCC_OscConfig+0x2ba>
 8007312:	bf00      	nop
 8007314:	40021000 	.word	0x40021000
 8007318:	08014110 	.word	0x08014110
 800731c:	20000018 	.word	0x20000018
 8007320:	2000001c 	.word	0x2000001c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007324:	f7fd fc6c 	bl	8004c00 <HAL_GetTick>
 8007328:	4602      	mov	r2, r0
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	1ad3      	subs	r3, r2, r3
 800732e:	2b64      	cmp	r3, #100	; 0x64
 8007330:	d901      	bls.n	8007336 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e2aa      	b.n	800788c <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007336:	4baf      	ldr	r3, [pc, #700]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800733e:	2b00      	cmp	r3, #0
 8007340:	d0f0      	beq.n	8007324 <HAL_RCC_OscConfig+0x2a8>
 8007342:	e014      	b.n	800736e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007344:	f7fd fc5c 	bl	8004c00 <HAL_GetTick>
 8007348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800734a:	e008      	b.n	800735e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800734c:	f7fd fc58 	bl	8004c00 <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	2b64      	cmp	r3, #100	; 0x64
 8007358:	d901      	bls.n	800735e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e296      	b.n	800788c <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800735e:	4ba5      	ldr	r3, [pc, #660]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1f0      	bne.n	800734c <HAL_RCC_OscConfig+0x2d0>
 800736a:	e000      	b.n	800736e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800736c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f003 0302 	and.w	r3, r3, #2
 8007376:	2b00      	cmp	r3, #0
 8007378:	d060      	beq.n	800743c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	2b04      	cmp	r3, #4
 800737e:	d005      	beq.n	800738c <HAL_RCC_OscConfig+0x310>
 8007380:	69bb      	ldr	r3, [r7, #24]
 8007382:	2b0c      	cmp	r3, #12
 8007384:	d119      	bne.n	80073ba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	2b02      	cmp	r3, #2
 800738a:	d116      	bne.n	80073ba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800738c:	4b99      	ldr	r3, [pc, #612]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007394:	2b00      	cmp	r3, #0
 8007396:	d005      	beq.n	80073a4 <HAL_RCC_OscConfig+0x328>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d101      	bne.n	80073a4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	e273      	b.n	800788c <HAL_RCC_OscConfig+0x810>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073a4:	4b93      	ldr	r3, [pc, #588]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	691b      	ldr	r3, [r3, #16]
 80073b0:	061b      	lsls	r3, r3, #24
 80073b2:	4990      	ldr	r1, [pc, #576]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 80073b4:	4313      	orrs	r3, r2
 80073b6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80073b8:	e040      	b.n	800743c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d023      	beq.n	800740a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073c2:	4b8c      	ldr	r3, [pc, #560]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a8b      	ldr	r2, [pc, #556]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 80073c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073ce:	f7fd fc17 	bl	8004c00 <HAL_GetTick>
 80073d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073d4:	e008      	b.n	80073e8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073d6:	f7fd fc13 	bl	8004c00 <HAL_GetTick>
 80073da:	4602      	mov	r2, r0
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	1ad3      	subs	r3, r2, r3
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d901      	bls.n	80073e8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e251      	b.n	800788c <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073e8:	4b82      	ldr	r3, [pc, #520]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d0f0      	beq.n	80073d6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073f4:	4b7f      	ldr	r3, [pc, #508]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	691b      	ldr	r3, [r3, #16]
 8007400:	061b      	lsls	r3, r3, #24
 8007402:	497c      	ldr	r1, [pc, #496]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007404:	4313      	orrs	r3, r2
 8007406:	604b      	str	r3, [r1, #4]
 8007408:	e018      	b.n	800743c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800740a:	4b7a      	ldr	r3, [pc, #488]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a79      	ldr	r2, [pc, #484]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007410:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007414:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007416:	f7fd fbf3 	bl	8004c00 <HAL_GetTick>
 800741a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800741c:	e008      	b.n	8007430 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800741e:	f7fd fbef 	bl	8004c00 <HAL_GetTick>
 8007422:	4602      	mov	r2, r0
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	1ad3      	subs	r3, r2, r3
 8007428:	2b02      	cmp	r3, #2
 800742a:	d901      	bls.n	8007430 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800742c:	2303      	movs	r3, #3
 800742e:	e22d      	b.n	800788c <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007430:	4b70      	ldr	r3, [pc, #448]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1f0      	bne.n	800741e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 0308 	and.w	r3, r3, #8
 8007444:	2b00      	cmp	r3, #0
 8007446:	d03c      	beq.n	80074c2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	695b      	ldr	r3, [r3, #20]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d01c      	beq.n	800748a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007450:	4b68      	ldr	r3, [pc, #416]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007452:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007456:	4a67      	ldr	r2, [pc, #412]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007458:	f043 0301 	orr.w	r3, r3, #1
 800745c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007460:	f7fd fbce 	bl	8004c00 <HAL_GetTick>
 8007464:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007466:	e008      	b.n	800747a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007468:	f7fd fbca 	bl	8004c00 <HAL_GetTick>
 800746c:	4602      	mov	r2, r0
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	1ad3      	subs	r3, r2, r3
 8007472:	2b02      	cmp	r3, #2
 8007474:	d901      	bls.n	800747a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007476:	2303      	movs	r3, #3
 8007478:	e208      	b.n	800788c <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800747a:	4b5e      	ldr	r3, [pc, #376]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 800747c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007480:	f003 0302 	and.w	r3, r3, #2
 8007484:	2b00      	cmp	r3, #0
 8007486:	d0ef      	beq.n	8007468 <HAL_RCC_OscConfig+0x3ec>
 8007488:	e01b      	b.n	80074c2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800748a:	4b5a      	ldr	r3, [pc, #360]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 800748c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007490:	4a58      	ldr	r2, [pc, #352]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007492:	f023 0301 	bic.w	r3, r3, #1
 8007496:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800749a:	f7fd fbb1 	bl	8004c00 <HAL_GetTick>
 800749e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80074a0:	e008      	b.n	80074b4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074a2:	f7fd fbad 	bl	8004c00 <HAL_GetTick>
 80074a6:	4602      	mov	r2, r0
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	1ad3      	subs	r3, r2, r3
 80074ac:	2b02      	cmp	r3, #2
 80074ae:	d901      	bls.n	80074b4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80074b0:	2303      	movs	r3, #3
 80074b2:	e1eb      	b.n	800788c <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80074b4:	4b4f      	ldr	r3, [pc, #316]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 80074b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80074ba:	f003 0302 	and.w	r3, r3, #2
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1ef      	bne.n	80074a2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0304 	and.w	r3, r3, #4
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	f000 80a6 	beq.w	800761c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074d0:	2300      	movs	r3, #0
 80074d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80074d4:	4b47      	ldr	r3, [pc, #284]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 80074d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d10d      	bne.n	80074fc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074e0:	4b44      	ldr	r3, [pc, #272]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 80074e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074e4:	4a43      	ldr	r2, [pc, #268]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 80074e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074ea:	6593      	str	r3, [r2, #88]	; 0x58
 80074ec:	4b41      	ldr	r3, [pc, #260]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 80074ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074f4:	60bb      	str	r3, [r7, #8]
 80074f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074f8:	2301      	movs	r3, #1
 80074fa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074fc:	4b3e      	ldr	r3, [pc, #248]	; (80075f8 <HAL_RCC_OscConfig+0x57c>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007504:	2b00      	cmp	r3, #0
 8007506:	d118      	bne.n	800753a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007508:	4b3b      	ldr	r3, [pc, #236]	; (80075f8 <HAL_RCC_OscConfig+0x57c>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a3a      	ldr	r2, [pc, #232]	; (80075f8 <HAL_RCC_OscConfig+0x57c>)
 800750e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007512:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007514:	f7fd fb74 	bl	8004c00 <HAL_GetTick>
 8007518:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800751a:	e008      	b.n	800752e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800751c:	f7fd fb70 	bl	8004c00 <HAL_GetTick>
 8007520:	4602      	mov	r2, r0
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	1ad3      	subs	r3, r2, r3
 8007526:	2b02      	cmp	r3, #2
 8007528:	d901      	bls.n	800752e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800752a:	2303      	movs	r3, #3
 800752c:	e1ae      	b.n	800788c <HAL_RCC_OscConfig+0x810>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800752e:	4b32      	ldr	r3, [pc, #200]	; (80075f8 <HAL_RCC_OscConfig+0x57c>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007536:	2b00      	cmp	r3, #0
 8007538:	d0f0      	beq.n	800751c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	2b01      	cmp	r3, #1
 8007540:	d108      	bne.n	8007554 <HAL_RCC_OscConfig+0x4d8>
 8007542:	4b2c      	ldr	r3, [pc, #176]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007544:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007548:	4a2a      	ldr	r2, [pc, #168]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 800754a:	f043 0301 	orr.w	r3, r3, #1
 800754e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007552:	e024      	b.n	800759e <HAL_RCC_OscConfig+0x522>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	2b05      	cmp	r3, #5
 800755a:	d110      	bne.n	800757e <HAL_RCC_OscConfig+0x502>
 800755c:	4b25      	ldr	r3, [pc, #148]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 800755e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007562:	4a24      	ldr	r2, [pc, #144]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007564:	f043 0304 	orr.w	r3, r3, #4
 8007568:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800756c:	4b21      	ldr	r3, [pc, #132]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 800756e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007572:	4a20      	ldr	r2, [pc, #128]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007574:	f043 0301 	orr.w	r3, r3, #1
 8007578:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800757c:	e00f      	b.n	800759e <HAL_RCC_OscConfig+0x522>
 800757e:	4b1d      	ldr	r3, [pc, #116]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007580:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007584:	4a1b      	ldr	r2, [pc, #108]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007586:	f023 0301 	bic.w	r3, r3, #1
 800758a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800758e:	4b19      	ldr	r3, [pc, #100]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007594:	4a17      	ldr	r2, [pc, #92]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 8007596:	f023 0304 	bic.w	r3, r3, #4
 800759a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d016      	beq.n	80075d4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075a6:	f7fd fb2b 	bl	8004c00 <HAL_GetTick>
 80075aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075ac:	e00a      	b.n	80075c4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075ae:	f7fd fb27 	bl	8004c00 <HAL_GetTick>
 80075b2:	4602      	mov	r2, r0
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	1ad3      	subs	r3, r2, r3
 80075b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80075bc:	4293      	cmp	r3, r2
 80075be:	d901      	bls.n	80075c4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80075c0:	2303      	movs	r3, #3
 80075c2:	e163      	b.n	800788c <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075c4:	4b0b      	ldr	r3, [pc, #44]	; (80075f4 <HAL_RCC_OscConfig+0x578>)
 80075c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075ca:	f003 0302 	and.w	r3, r3, #2
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d0ed      	beq.n	80075ae <HAL_RCC_OscConfig+0x532>
 80075d2:	e01a      	b.n	800760a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075d4:	f7fd fb14 	bl	8004c00 <HAL_GetTick>
 80075d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80075da:	e00f      	b.n	80075fc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075dc:	f7fd fb10 	bl	8004c00 <HAL_GetTick>
 80075e0:	4602      	mov	r2, r0
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	1ad3      	subs	r3, r2, r3
 80075e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d906      	bls.n	80075fc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80075ee:	2303      	movs	r3, #3
 80075f0:	e14c      	b.n	800788c <HAL_RCC_OscConfig+0x810>
 80075f2:	bf00      	nop
 80075f4:	40021000 	.word	0x40021000
 80075f8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80075fc:	4ba5      	ldr	r3, [pc, #660]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 80075fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007602:	f003 0302 	and.w	r3, r3, #2
 8007606:	2b00      	cmp	r3, #0
 8007608:	d1e8      	bne.n	80075dc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800760a:	7ffb      	ldrb	r3, [r7, #31]
 800760c:	2b01      	cmp	r3, #1
 800760e:	d105      	bne.n	800761c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007610:	4ba0      	ldr	r3, [pc, #640]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007612:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007614:	4a9f      	ldr	r2, [pc, #636]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007616:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800761a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f003 0320 	and.w	r3, r3, #32
 8007624:	2b00      	cmp	r3, #0
 8007626:	d03c      	beq.n	80076a2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800762c:	2b00      	cmp	r3, #0
 800762e:	d01c      	beq.n	800766a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007630:	4b98      	ldr	r3, [pc, #608]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007632:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007636:	4a97      	ldr	r2, [pc, #604]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007638:	f043 0301 	orr.w	r3, r3, #1
 800763c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007640:	f7fd fade 	bl	8004c00 <HAL_GetTick>
 8007644:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007646:	e008      	b.n	800765a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007648:	f7fd fada 	bl	8004c00 <HAL_GetTick>
 800764c:	4602      	mov	r2, r0
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	2b02      	cmp	r3, #2
 8007654:	d901      	bls.n	800765a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	e118      	b.n	800788c <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800765a:	4b8e      	ldr	r3, [pc, #568]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 800765c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007660:	f003 0302 	and.w	r3, r3, #2
 8007664:	2b00      	cmp	r3, #0
 8007666:	d0ef      	beq.n	8007648 <HAL_RCC_OscConfig+0x5cc>
 8007668:	e01b      	b.n	80076a2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800766a:	4b8a      	ldr	r3, [pc, #552]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 800766c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007670:	4a88      	ldr	r2, [pc, #544]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007672:	f023 0301 	bic.w	r3, r3, #1
 8007676:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800767a:	f7fd fac1 	bl	8004c00 <HAL_GetTick>
 800767e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007680:	e008      	b.n	8007694 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007682:	f7fd fabd 	bl	8004c00 <HAL_GetTick>
 8007686:	4602      	mov	r2, r0
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	1ad3      	subs	r3, r2, r3
 800768c:	2b02      	cmp	r3, #2
 800768e:	d901      	bls.n	8007694 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007690:	2303      	movs	r3, #3
 8007692:	e0fb      	b.n	800788c <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007694:	4b7f      	ldr	r3, [pc, #508]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007696:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800769a:	f003 0302 	and.w	r3, r3, #2
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1ef      	bne.n	8007682 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f000 80ef 	beq.w	800788a <HAL_RCC_OscConfig+0x80e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076b0:	2b02      	cmp	r3, #2
 80076b2:	f040 80c5 	bne.w	8007840 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80076b6:	4b77      	ldr	r3, [pc, #476]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 80076b8:	68db      	ldr	r3, [r3, #12]
 80076ba:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	f003 0203 	and.w	r2, r3, #3
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d12c      	bne.n	8007724 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076d4:	3b01      	subs	r3, #1
 80076d6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80076d8:	429a      	cmp	r2, r3
 80076da:	d123      	bne.n	8007724 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076e6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d11b      	bne.n	8007724 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076f6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d113      	bne.n	8007724 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007706:	085b      	lsrs	r3, r3, #1
 8007708:	3b01      	subs	r3, #1
 800770a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800770c:	429a      	cmp	r2, r3
 800770e:	d109      	bne.n	8007724 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800771a:	085b      	lsrs	r3, r3, #1
 800771c:	3b01      	subs	r3, #1
 800771e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007720:	429a      	cmp	r2, r3
 8007722:	d067      	beq.n	80077f4 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007724:	69bb      	ldr	r3, [r7, #24]
 8007726:	2b0c      	cmp	r3, #12
 8007728:	d062      	beq.n	80077f0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800772a:	4b5a      	ldr	r3, [pc, #360]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007732:	2b00      	cmp	r3, #0
 8007734:	d001      	beq.n	800773a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	e0a8      	b.n	800788c <HAL_RCC_OscConfig+0x810>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800773a:	4b56      	ldr	r3, [pc, #344]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a55      	ldr	r2, [pc, #340]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007740:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007744:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007746:	f7fd fa5b 	bl	8004c00 <HAL_GetTick>
 800774a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800774c:	e008      	b.n	8007760 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800774e:	f7fd fa57 	bl	8004c00 <HAL_GetTick>
 8007752:	4602      	mov	r2, r0
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	1ad3      	subs	r3, r2, r3
 8007758:	2b02      	cmp	r3, #2
 800775a:	d901      	bls.n	8007760 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800775c:	2303      	movs	r3, #3
 800775e:	e095      	b.n	800788c <HAL_RCC_OscConfig+0x810>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007760:	4b4c      	ldr	r3, [pc, #304]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007768:	2b00      	cmp	r3, #0
 800776a:	d1f0      	bne.n	800774e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800776c:	4b49      	ldr	r3, [pc, #292]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 800776e:	68da      	ldr	r2, [r3, #12]
 8007770:	4b49      	ldr	r3, [pc, #292]	; (8007898 <HAL_RCC_OscConfig+0x81c>)
 8007772:	4013      	ands	r3, r2
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800777c:	3a01      	subs	r2, #1
 800777e:	0112      	lsls	r2, r2, #4
 8007780:	4311      	orrs	r1, r2
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007786:	0212      	lsls	r2, r2, #8
 8007788:	4311      	orrs	r1, r2
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800778e:	0852      	lsrs	r2, r2, #1
 8007790:	3a01      	subs	r2, #1
 8007792:	0552      	lsls	r2, r2, #21
 8007794:	4311      	orrs	r1, r2
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800779a:	0852      	lsrs	r2, r2, #1
 800779c:	3a01      	subs	r2, #1
 800779e:	0652      	lsls	r2, r2, #25
 80077a0:	4311      	orrs	r1, r2
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80077a6:	06d2      	lsls	r2, r2, #27
 80077a8:	430a      	orrs	r2, r1
 80077aa:	493a      	ldr	r1, [pc, #232]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 80077ac:	4313      	orrs	r3, r2
 80077ae:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80077b0:	4b38      	ldr	r3, [pc, #224]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4a37      	ldr	r2, [pc, #220]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 80077b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80077ba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80077bc:	4b35      	ldr	r3, [pc, #212]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	4a34      	ldr	r2, [pc, #208]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 80077c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80077c6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80077c8:	f7fd fa1a 	bl	8004c00 <HAL_GetTick>
 80077cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80077ce:	e008      	b.n	80077e2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077d0:	f7fd fa16 	bl	8004c00 <HAL_GetTick>
 80077d4:	4602      	mov	r2, r0
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	1ad3      	subs	r3, r2, r3
 80077da:	2b02      	cmp	r3, #2
 80077dc:	d901      	bls.n	80077e2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80077de:	2303      	movs	r3, #3
 80077e0:	e054      	b.n	800788c <HAL_RCC_OscConfig+0x810>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80077e2:	4b2c      	ldr	r3, [pc, #176]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d0f0      	beq.n	80077d0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80077ee:	e04c      	b.n	800788a <HAL_RCC_OscConfig+0x80e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e04b      	b.n	800788c <HAL_RCC_OscConfig+0x810>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80077f4:	4b27      	ldr	r3, [pc, #156]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d144      	bne.n	800788a <HAL_RCC_OscConfig+0x80e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007800:	4b24      	ldr	r3, [pc, #144]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a23      	ldr	r2, [pc, #140]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007806:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800780a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800780c:	4b21      	ldr	r3, [pc, #132]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 800780e:	68db      	ldr	r3, [r3, #12]
 8007810:	4a20      	ldr	r2, [pc, #128]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007812:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007816:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007818:	f7fd f9f2 	bl	8004c00 <HAL_GetTick>
 800781c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800781e:	e008      	b.n	8007832 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007820:	f7fd f9ee 	bl	8004c00 <HAL_GetTick>
 8007824:	4602      	mov	r2, r0
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	1ad3      	subs	r3, r2, r3
 800782a:	2b02      	cmp	r3, #2
 800782c:	d901      	bls.n	8007832 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800782e:	2303      	movs	r3, #3
 8007830:	e02c      	b.n	800788c <HAL_RCC_OscConfig+0x810>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007832:	4b18      	ldr	r3, [pc, #96]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800783a:	2b00      	cmp	r3, #0
 800783c:	d0f0      	beq.n	8007820 <HAL_RCC_OscConfig+0x7a4>
 800783e:	e024      	b.n	800788a <HAL_RCC_OscConfig+0x80e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	2b0c      	cmp	r3, #12
 8007844:	d01f      	beq.n	8007886 <HAL_RCC_OscConfig+0x80a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007846:	4b13      	ldr	r3, [pc, #76]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a12      	ldr	r2, [pc, #72]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 800784c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007850:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007852:	f7fd f9d5 	bl	8004c00 <HAL_GetTick>
 8007856:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007858:	e008      	b.n	800786c <HAL_RCC_OscConfig+0x7f0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800785a:	f7fd f9d1 	bl	8004c00 <HAL_GetTick>
 800785e:	4602      	mov	r2, r0
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	1ad3      	subs	r3, r2, r3
 8007864:	2b02      	cmp	r3, #2
 8007866:	d901      	bls.n	800786c <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 8007868:	2303      	movs	r3, #3
 800786a:	e00f      	b.n	800788c <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800786c:	4b09      	ldr	r3, [pc, #36]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1f0      	bne.n	800785a <HAL_RCC_OscConfig+0x7de>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8007878:	4b06      	ldr	r3, [pc, #24]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 800787a:	68da      	ldr	r2, [r3, #12]
 800787c:	4905      	ldr	r1, [pc, #20]	; (8007894 <HAL_RCC_OscConfig+0x818>)
 800787e:	4b07      	ldr	r3, [pc, #28]	; (800789c <HAL_RCC_OscConfig+0x820>)
 8007880:	4013      	ands	r3, r2
 8007882:	60cb      	str	r3, [r1, #12]
 8007884:	e001      	b.n	800788a <HAL_RCC_OscConfig+0x80e>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e000      	b.n	800788c <HAL_RCC_OscConfig+0x810>
      }
    }
  }
  return HAL_OK;
 800788a:	2300      	movs	r3, #0
}
 800788c:	4618      	mov	r0, r3
 800788e:	3720      	adds	r7, #32
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	40021000 	.word	0x40021000
 8007898:	019d808c 	.word	0x019d808c
 800789c:	feeefffc 	.word	0xfeeefffc

080078a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d101      	bne.n	80078b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	e0e7      	b.n	8007a84 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80078b4:	4b75      	ldr	r3, [pc, #468]	; (8007a8c <HAL_RCC_ClockConfig+0x1ec>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 0307 	and.w	r3, r3, #7
 80078bc:	683a      	ldr	r2, [r7, #0]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d910      	bls.n	80078e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078c2:	4b72      	ldr	r3, [pc, #456]	; (8007a8c <HAL_RCC_ClockConfig+0x1ec>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f023 0207 	bic.w	r2, r3, #7
 80078ca:	4970      	ldr	r1, [pc, #448]	; (8007a8c <HAL_RCC_ClockConfig+0x1ec>)
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078d2:	4b6e      	ldr	r3, [pc, #440]	; (8007a8c <HAL_RCC_ClockConfig+0x1ec>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f003 0307 	and.w	r3, r3, #7
 80078da:	683a      	ldr	r2, [r7, #0]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d001      	beq.n	80078e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	e0cf      	b.n	8007a84 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 0302 	and.w	r3, r3, #2
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d010      	beq.n	8007912 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	689a      	ldr	r2, [r3, #8]
 80078f4:	4b66      	ldr	r3, [pc, #408]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80078fc:	429a      	cmp	r2, r3
 80078fe:	d908      	bls.n	8007912 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007900:	4b63      	ldr	r3, [pc, #396]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	4960      	ldr	r1, [pc, #384]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 800790e:	4313      	orrs	r3, r2
 8007910:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f003 0301 	and.w	r3, r3, #1
 800791a:	2b00      	cmp	r3, #0
 800791c:	d04c      	beq.n	80079b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	2b03      	cmp	r3, #3
 8007924:	d107      	bne.n	8007936 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007926:	4b5a      	ldr	r3, [pc, #360]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800792e:	2b00      	cmp	r3, #0
 8007930:	d121      	bne.n	8007976 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e0a6      	b.n	8007a84 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	2b02      	cmp	r3, #2
 800793c:	d107      	bne.n	800794e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800793e:	4b54      	ldr	r3, [pc, #336]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007946:	2b00      	cmp	r3, #0
 8007948:	d115      	bne.n	8007976 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800794a:	2301      	movs	r3, #1
 800794c:	e09a      	b.n	8007a84 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d107      	bne.n	8007966 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007956:	4b4e      	ldr	r3, [pc, #312]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 0302 	and.w	r3, r3, #2
 800795e:	2b00      	cmp	r3, #0
 8007960:	d109      	bne.n	8007976 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	e08e      	b.n	8007a84 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007966:	4b4a      	ldr	r3, [pc, #296]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800796e:	2b00      	cmp	r3, #0
 8007970:	d101      	bne.n	8007976 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	e086      	b.n	8007a84 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007976:	4b46      	ldr	r3, [pc, #280]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	f023 0203 	bic.w	r2, r3, #3
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	4943      	ldr	r1, [pc, #268]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 8007984:	4313      	orrs	r3, r2
 8007986:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007988:	f7fd f93a 	bl	8004c00 <HAL_GetTick>
 800798c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800798e:	e00a      	b.n	80079a6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007990:	f7fd f936 	bl	8004c00 <HAL_GetTick>
 8007994:	4602      	mov	r2, r0
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	1ad3      	subs	r3, r2, r3
 800799a:	f241 3288 	movw	r2, #5000	; 0x1388
 800799e:	4293      	cmp	r3, r2
 80079a0:	d901      	bls.n	80079a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80079a2:	2303      	movs	r3, #3
 80079a4:	e06e      	b.n	8007a84 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079a6:	4b3a      	ldr	r3, [pc, #232]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	f003 020c 	and.w	r2, r3, #12
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	009b      	lsls	r3, r3, #2
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d1eb      	bne.n	8007990 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f003 0302 	and.w	r3, r3, #2
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d010      	beq.n	80079e6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	689a      	ldr	r2, [r3, #8]
 80079c8:	4b31      	ldr	r3, [pc, #196]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 80079ca:	689b      	ldr	r3, [r3, #8]
 80079cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d208      	bcs.n	80079e6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079d4:	4b2e      	ldr	r3, [pc, #184]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	492b      	ldr	r1, [pc, #172]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 80079e2:	4313      	orrs	r3, r2
 80079e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80079e6:	4b29      	ldr	r3, [pc, #164]	; (8007a8c <HAL_RCC_ClockConfig+0x1ec>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f003 0307 	and.w	r3, r3, #7
 80079ee:	683a      	ldr	r2, [r7, #0]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d210      	bcs.n	8007a16 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079f4:	4b25      	ldr	r3, [pc, #148]	; (8007a8c <HAL_RCC_ClockConfig+0x1ec>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f023 0207 	bic.w	r2, r3, #7
 80079fc:	4923      	ldr	r1, [pc, #140]	; (8007a8c <HAL_RCC_ClockConfig+0x1ec>)
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	4313      	orrs	r3, r2
 8007a02:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a04:	4b21      	ldr	r3, [pc, #132]	; (8007a8c <HAL_RCC_ClockConfig+0x1ec>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f003 0307 	and.w	r3, r3, #7
 8007a0c:	683a      	ldr	r2, [r7, #0]
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d001      	beq.n	8007a16 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e036      	b.n	8007a84 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f003 0304 	and.w	r3, r3, #4
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d008      	beq.n	8007a34 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a22:	4b1b      	ldr	r3, [pc, #108]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	4918      	ldr	r1, [pc, #96]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 8007a30:	4313      	orrs	r3, r2
 8007a32:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f003 0308 	and.w	r3, r3, #8
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d009      	beq.n	8007a54 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a40:	4b13      	ldr	r3, [pc, #76]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 8007a42:	689b      	ldr	r3, [r3, #8]
 8007a44:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	691b      	ldr	r3, [r3, #16]
 8007a4c:	00db      	lsls	r3, r3, #3
 8007a4e:	4910      	ldr	r1, [pc, #64]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 8007a50:	4313      	orrs	r3, r2
 8007a52:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007a54:	f000 f824 	bl	8007aa0 <HAL_RCC_GetSysClockFreq>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	4b0d      	ldr	r3, [pc, #52]	; (8007a90 <HAL_RCC_ClockConfig+0x1f0>)
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	091b      	lsrs	r3, r3, #4
 8007a60:	f003 030f 	and.w	r3, r3, #15
 8007a64:	490b      	ldr	r1, [pc, #44]	; (8007a94 <HAL_RCC_ClockConfig+0x1f4>)
 8007a66:	5ccb      	ldrb	r3, [r1, r3]
 8007a68:	f003 031f 	and.w	r3, r3, #31
 8007a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8007a70:	4a09      	ldr	r2, [pc, #36]	; (8007a98 <HAL_RCC_ClockConfig+0x1f8>)
 8007a72:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007a74:	4b09      	ldr	r3, [pc, #36]	; (8007a9c <HAL_RCC_ClockConfig+0x1fc>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f7fc feeb 	bl	8004854 <HAL_InitTick>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	72fb      	strb	r3, [r7, #11]

  return status;
 8007a82:	7afb      	ldrb	r3, [r7, #11]
}
 8007a84:	4618      	mov	r0, r3
 8007a86:	3710      	adds	r7, #16
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}
 8007a8c:	40022000 	.word	0x40022000
 8007a90:	40021000 	.word	0x40021000
 8007a94:	08014110 	.word	0x08014110
 8007a98:	20000018 	.word	0x20000018
 8007a9c:	2000001c 	.word	0x2000001c

08007aa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b089      	sub	sp, #36	; 0x24
 8007aa4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	61fb      	str	r3, [r7, #28]
 8007aaa:	2300      	movs	r3, #0
 8007aac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007aae:	4b3e      	ldr	r3, [pc, #248]	; (8007ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	f003 030c 	and.w	r3, r3, #12
 8007ab6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ab8:	4b3b      	ldr	r3, [pc, #236]	; (8007ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007aba:	68db      	ldr	r3, [r3, #12]
 8007abc:	f003 0303 	and.w	r3, r3, #3
 8007ac0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d005      	beq.n	8007ad4 <HAL_RCC_GetSysClockFreq+0x34>
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	2b0c      	cmp	r3, #12
 8007acc:	d121      	bne.n	8007b12 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d11e      	bne.n	8007b12 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007ad4:	4b34      	ldr	r3, [pc, #208]	; (8007ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f003 0308 	and.w	r3, r3, #8
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d107      	bne.n	8007af0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007ae0:	4b31      	ldr	r3, [pc, #196]	; (8007ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ae2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007ae6:	0a1b      	lsrs	r3, r3, #8
 8007ae8:	f003 030f 	and.w	r3, r3, #15
 8007aec:	61fb      	str	r3, [r7, #28]
 8007aee:	e005      	b.n	8007afc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007af0:	4b2d      	ldr	r3, [pc, #180]	; (8007ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	091b      	lsrs	r3, r3, #4
 8007af6:	f003 030f 	and.w	r3, r3, #15
 8007afa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007afc:	4a2b      	ldr	r2, [pc, #172]	; (8007bac <HAL_RCC_GetSysClockFreq+0x10c>)
 8007afe:	69fb      	ldr	r3, [r7, #28]
 8007b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b04:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d10d      	bne.n	8007b28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007b0c:	69fb      	ldr	r3, [r7, #28]
 8007b0e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007b10:	e00a      	b.n	8007b28 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	2b04      	cmp	r3, #4
 8007b16:	d102      	bne.n	8007b1e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007b18:	4b25      	ldr	r3, [pc, #148]	; (8007bb0 <HAL_RCC_GetSysClockFreq+0x110>)
 8007b1a:	61bb      	str	r3, [r7, #24]
 8007b1c:	e004      	b.n	8007b28 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	2b08      	cmp	r3, #8
 8007b22:	d101      	bne.n	8007b28 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007b24:	4b23      	ldr	r3, [pc, #140]	; (8007bb4 <HAL_RCC_GetSysClockFreq+0x114>)
 8007b26:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	2b0c      	cmp	r3, #12
 8007b2c:	d134      	bne.n	8007b98 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007b2e:	4b1e      	ldr	r3, [pc, #120]	; (8007ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b30:	68db      	ldr	r3, [r3, #12]
 8007b32:	f003 0303 	and.w	r3, r3, #3
 8007b36:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	2b02      	cmp	r3, #2
 8007b3c:	d003      	beq.n	8007b46 <HAL_RCC_GetSysClockFreq+0xa6>
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	2b03      	cmp	r3, #3
 8007b42:	d003      	beq.n	8007b4c <HAL_RCC_GetSysClockFreq+0xac>
 8007b44:	e005      	b.n	8007b52 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007b46:	4b1a      	ldr	r3, [pc, #104]	; (8007bb0 <HAL_RCC_GetSysClockFreq+0x110>)
 8007b48:	617b      	str	r3, [r7, #20]
      break;
 8007b4a:	e005      	b.n	8007b58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007b4c:	4b19      	ldr	r3, [pc, #100]	; (8007bb4 <HAL_RCC_GetSysClockFreq+0x114>)
 8007b4e:	617b      	str	r3, [r7, #20]
      break;
 8007b50:	e002      	b.n	8007b58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007b52:	69fb      	ldr	r3, [r7, #28]
 8007b54:	617b      	str	r3, [r7, #20]
      break;
 8007b56:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007b58:	4b13      	ldr	r3, [pc, #76]	; (8007ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b5a:	68db      	ldr	r3, [r3, #12]
 8007b5c:	091b      	lsrs	r3, r3, #4
 8007b5e:	f003 0307 	and.w	r3, r3, #7
 8007b62:	3301      	adds	r3, #1
 8007b64:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007b66:	4b10      	ldr	r3, [pc, #64]	; (8007ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b68:	68db      	ldr	r3, [r3, #12]
 8007b6a:	0a1b      	lsrs	r3, r3, #8
 8007b6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b70:	697a      	ldr	r2, [r7, #20]
 8007b72:	fb02 f203 	mul.w	r2, r2, r3
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b7c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007b7e:	4b0a      	ldr	r3, [pc, #40]	; (8007ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b80:	68db      	ldr	r3, [r3, #12]
 8007b82:	0e5b      	lsrs	r3, r3, #25
 8007b84:	f003 0303 	and.w	r3, r3, #3
 8007b88:	3301      	adds	r3, #1
 8007b8a:	005b      	lsls	r3, r3, #1
 8007b8c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b96:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007b98:	69bb      	ldr	r3, [r7, #24]
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3724      	adds	r7, #36	; 0x24
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr
 8007ba6:	bf00      	nop
 8007ba8:	40021000 	.word	0x40021000
 8007bac:	08014128 	.word	0x08014128
 8007bb0:	00f42400 	.word	0x00f42400
 8007bb4:	007a1200 	.word	0x007a1200

08007bb8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007bbc:	4b03      	ldr	r3, [pc, #12]	; (8007bcc <HAL_RCC_GetHCLKFreq+0x14>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc8:	4770      	bx	lr
 8007bca:	bf00      	nop
 8007bcc:	20000018 	.word	0x20000018

08007bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007bd4:	f7ff fff0 	bl	8007bb8 <HAL_RCC_GetHCLKFreq>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	4b06      	ldr	r3, [pc, #24]	; (8007bf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	0a1b      	lsrs	r3, r3, #8
 8007be0:	f003 0307 	and.w	r3, r3, #7
 8007be4:	4904      	ldr	r1, [pc, #16]	; (8007bf8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007be6:	5ccb      	ldrb	r3, [r1, r3]
 8007be8:	f003 031f 	and.w	r3, r3, #31
 8007bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	40021000 	.word	0x40021000
 8007bf8:	08014120 	.word	0x08014120

08007bfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007c00:	f7ff ffda 	bl	8007bb8 <HAL_RCC_GetHCLKFreq>
 8007c04:	4602      	mov	r2, r0
 8007c06:	4b06      	ldr	r3, [pc, #24]	; (8007c20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	0adb      	lsrs	r3, r3, #11
 8007c0c:	f003 0307 	and.w	r3, r3, #7
 8007c10:	4904      	ldr	r1, [pc, #16]	; (8007c24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007c12:	5ccb      	ldrb	r3, [r1, r3]
 8007c14:	f003 031f 	and.w	r3, r3, #31
 8007c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	bd80      	pop	{r7, pc}
 8007c20:	40021000 	.word	0x40021000
 8007c24:	08014120 	.word	0x08014120

08007c28 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b083      	sub	sp, #12
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	220f      	movs	r2, #15
 8007c36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007c38:	4b12      	ldr	r3, [pc, #72]	; (8007c84 <HAL_RCC_GetClockConfig+0x5c>)
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	f003 0203 	and.w	r2, r3, #3
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007c44:	4b0f      	ldr	r3, [pc, #60]	; (8007c84 <HAL_RCC_GetClockConfig+0x5c>)
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007c50:	4b0c      	ldr	r3, [pc, #48]	; (8007c84 <HAL_RCC_GetClockConfig+0x5c>)
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007c5c:	4b09      	ldr	r3, [pc, #36]	; (8007c84 <HAL_RCC_GetClockConfig+0x5c>)
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	08db      	lsrs	r3, r3, #3
 8007c62:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8007c6a:	4b07      	ldr	r3, [pc, #28]	; (8007c88 <HAL_RCC_GetClockConfig+0x60>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f003 0207 	and.w	r2, r3, #7
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	601a      	str	r2, [r3, #0]
}
 8007c76:	bf00      	nop
 8007c78:	370c      	adds	r7, #12
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr
 8007c82:	bf00      	nop
 8007c84:	40021000 	.word	0x40021000
 8007c88:	40022000 	.word	0x40022000

08007c8c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b086      	sub	sp, #24
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007c94:	2300      	movs	r3, #0
 8007c96:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007c98:	4b2a      	ldr	r3, [pc, #168]	; (8007d44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d003      	beq.n	8007cac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007ca4:	f7ff f986 	bl	8006fb4 <HAL_PWREx_GetVoltageRange>
 8007ca8:	6178      	str	r0, [r7, #20]
 8007caa:	e014      	b.n	8007cd6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007cac:	4b25      	ldr	r3, [pc, #148]	; (8007d44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cb0:	4a24      	ldr	r2, [pc, #144]	; (8007d44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007cb6:	6593      	str	r3, [r2, #88]	; 0x58
 8007cb8:	4b22      	ldr	r3, [pc, #136]	; (8007d44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cc0:	60fb      	str	r3, [r7, #12]
 8007cc2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007cc4:	f7ff f976 	bl	8006fb4 <HAL_PWREx_GetVoltageRange>
 8007cc8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007cca:	4b1e      	ldr	r3, [pc, #120]	; (8007d44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cce:	4a1d      	ldr	r2, [pc, #116]	; (8007d44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007cd4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cdc:	d10b      	bne.n	8007cf6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2b80      	cmp	r3, #128	; 0x80
 8007ce2:	d919      	bls.n	8007d18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2ba0      	cmp	r3, #160	; 0xa0
 8007ce8:	d902      	bls.n	8007cf0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007cea:	2302      	movs	r3, #2
 8007cec:	613b      	str	r3, [r7, #16]
 8007cee:	e013      	b.n	8007d18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	613b      	str	r3, [r7, #16]
 8007cf4:	e010      	b.n	8007d18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2b80      	cmp	r3, #128	; 0x80
 8007cfa:	d902      	bls.n	8007d02 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	613b      	str	r3, [r7, #16]
 8007d00:	e00a      	b.n	8007d18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2b80      	cmp	r3, #128	; 0x80
 8007d06:	d102      	bne.n	8007d0e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007d08:	2302      	movs	r3, #2
 8007d0a:	613b      	str	r3, [r7, #16]
 8007d0c:	e004      	b.n	8007d18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2b70      	cmp	r3, #112	; 0x70
 8007d12:	d101      	bne.n	8007d18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007d14:	2301      	movs	r3, #1
 8007d16:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007d18:	4b0b      	ldr	r3, [pc, #44]	; (8007d48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f023 0207 	bic.w	r2, r3, #7
 8007d20:	4909      	ldr	r1, [pc, #36]	; (8007d48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	4313      	orrs	r3, r2
 8007d26:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007d28:	4b07      	ldr	r3, [pc, #28]	; (8007d48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f003 0307 	and.w	r3, r3, #7
 8007d30:	693a      	ldr	r2, [r7, #16]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d001      	beq.n	8007d3a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	e000      	b.n	8007d3c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007d3a:	2300      	movs	r3, #0
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3718      	adds	r7, #24
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}
 8007d44:	40021000 	.word	0x40021000
 8007d48:	40022000 	.word	0x40022000

08007d4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b086      	sub	sp, #24
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007d54:	2300      	movs	r3, #0
 8007d56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007d58:	2300      	movs	r3, #0
 8007d5a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d031      	beq.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d6c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007d70:	d01a      	beq.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8007d72:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007d76:	d814      	bhi.n	8007da2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d009      	beq.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007d7c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007d80:	d10f      	bne.n	8007da2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8007d82:	4b5d      	ldr	r3, [pc, #372]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	4a5c      	ldr	r2, [pc, #368]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007d88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d8c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007d8e:	e00c      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	3304      	adds	r3, #4
 8007d94:	2100      	movs	r1, #0
 8007d96:	4618      	mov	r0, r3
 8007d98:	f000 f9f0 	bl	800817c <RCCEx_PLLSAI1_Config>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007da0:	e003      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007da2:	2301      	movs	r3, #1
 8007da4:	74fb      	strb	r3, [r7, #19]
      break;
 8007da6:	e000      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8007da8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007daa:	7cfb      	ldrb	r3, [r7, #19]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10b      	bne.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007db0:	4b51      	ldr	r3, [pc, #324]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007db6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dbe:	494e      	ldr	r1, [pc, #312]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007dc6:	e001      	b.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dc8:	7cfb      	ldrb	r3, [r7, #19]
 8007dca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f000 809e 	beq.w	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007dde:	4b46      	ldr	r3, [pc, #280]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d101      	bne.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8007dea:	2301      	movs	r3, #1
 8007dec:	e000      	b.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8007dee:	2300      	movs	r3, #0
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d00d      	beq.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007df4:	4b40      	ldr	r3, [pc, #256]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007df8:	4a3f      	ldr	r2, [pc, #252]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007dfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007dfe:	6593      	str	r3, [r2, #88]	; 0x58
 8007e00:	4b3d      	ldr	r3, [pc, #244]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e08:	60bb      	str	r3, [r7, #8]
 8007e0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007e10:	4b3a      	ldr	r3, [pc, #232]	; (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a39      	ldr	r2, [pc, #228]	; (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007e16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e1a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007e1c:	f7fc fef0 	bl	8004c00 <HAL_GetTick>
 8007e20:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007e22:	e009      	b.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e24:	f7fc feec 	bl	8004c00 <HAL_GetTick>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	1ad3      	subs	r3, r2, r3
 8007e2e:	2b02      	cmp	r3, #2
 8007e30:	d902      	bls.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8007e32:	2303      	movs	r3, #3
 8007e34:	74fb      	strb	r3, [r7, #19]
        break;
 8007e36:	e005      	b.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007e38:	4b30      	ldr	r3, [pc, #192]	; (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d0ef      	beq.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007e44:	7cfb      	ldrb	r3, [r7, #19]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d15a      	bne.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007e4a:	4b2b      	ldr	r3, [pc, #172]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e54:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d01e      	beq.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e60:	697a      	ldr	r2, [r7, #20]
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d019      	beq.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007e66:	4b24      	ldr	r3, [pc, #144]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e70:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007e72:	4b21      	ldr	r3, [pc, #132]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e78:	4a1f      	ldr	r2, [pc, #124]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007e82:	4b1d      	ldr	r3, [pc, #116]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e88:	4a1b      	ldr	r2, [pc, #108]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007e92:	4a19      	ldr	r2, [pc, #100]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	f003 0301 	and.w	r3, r3, #1
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d016      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ea4:	f7fc feac 	bl	8004c00 <HAL_GetTick>
 8007ea8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007eaa:	e00b      	b.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007eac:	f7fc fea8 	bl	8004c00 <HAL_GetTick>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	1ad3      	subs	r3, r2, r3
 8007eb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d902      	bls.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8007ebe:	2303      	movs	r3, #3
 8007ec0:	74fb      	strb	r3, [r7, #19]
            break;
 8007ec2:	e006      	b.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ec4:	4b0c      	ldr	r3, [pc, #48]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007eca:	f003 0302 	and.w	r3, r3, #2
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d0ec      	beq.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8007ed2:	7cfb      	ldrb	r3, [r7, #19]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d10b      	bne.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ed8:	4b07      	ldr	r3, [pc, #28]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ede:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ee6:	4904      	ldr	r1, [pc, #16]	; (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007eee:	e009      	b.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007ef0:	7cfb      	ldrb	r3, [r7, #19]
 8007ef2:	74bb      	strb	r3, [r7, #18]
 8007ef4:	e006      	b.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8007ef6:	bf00      	nop
 8007ef8:	40021000 	.word	0x40021000
 8007efc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f00:	7cfb      	ldrb	r3, [r7, #19]
 8007f02:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007f04:	7c7b      	ldrb	r3, [r7, #17]
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d105      	bne.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f0a:	4b9b      	ldr	r3, [pc, #620]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007f0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f0e:	4a9a      	ldr	r2, [pc, #616]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007f10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f14:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f003 0301 	and.w	r3, r3, #1
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d00a      	beq.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007f22:	4b95      	ldr	r3, [pc, #596]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f28:	f023 0203 	bic.w	r2, r3, #3
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6a1b      	ldr	r3, [r3, #32]
 8007f30:	4991      	ldr	r1, [pc, #580]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007f32:	4313      	orrs	r3, r2
 8007f34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f003 0302 	and.w	r3, r3, #2
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d00a      	beq.n	8007f5a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007f44:	4b8c      	ldr	r3, [pc, #560]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f4a:	f023 020c 	bic.w	r2, r3, #12
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f52:	4989      	ldr	r1, [pc, #548]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007f54:	4313      	orrs	r3, r2
 8007f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 0304 	and.w	r3, r3, #4
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00a      	beq.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007f66:	4b84      	ldr	r3, [pc, #528]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f6c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f74:	4980      	ldr	r1, [pc, #512]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007f76:	4313      	orrs	r3, r2
 8007f78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f003 0320 	and.w	r3, r3, #32
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d00a      	beq.n	8007f9e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007f88:	4b7b      	ldr	r3, [pc, #492]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f8e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f96:	4978      	ldr	r1, [pc, #480]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00a      	beq.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007faa:	4b73      	ldr	r3, [pc, #460]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fb0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fb8:	496f      	ldr	r1, [pc, #444]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d00a      	beq.n	8007fe2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007fcc:	4b6a      	ldr	r3, [pc, #424]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fd2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fda:	4967      	ldr	r1, [pc, #412]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d00a      	beq.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007fee:	4b62      	ldr	r3, [pc, #392]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ff4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ffc:	495e      	ldr	r1, [pc, #376]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007ffe:	4313      	orrs	r3, r2
 8008000:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800800c:	2b00      	cmp	r3, #0
 800800e:	d00a      	beq.n	8008026 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008010:	4b59      	ldr	r3, [pc, #356]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8008012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008016:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800801e:	4956      	ldr	r1, [pc, #344]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8008020:	4313      	orrs	r3, r2
 8008022:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00a      	beq.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008032:	4b51      	ldr	r3, [pc, #324]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8008034:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008038:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008040:	494d      	ldr	r1, [pc, #308]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8008042:	4313      	orrs	r3, r2
 8008044:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008050:	2b00      	cmp	r3, #0
 8008052:	d028      	beq.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008054:	4b48      	ldr	r3, [pc, #288]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8008056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800805a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008062:	4945      	ldr	r1, [pc, #276]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8008064:	4313      	orrs	r3, r2
 8008066:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800806e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008072:	d106      	bne.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008074:	4b40      	ldr	r3, [pc, #256]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	4a3f      	ldr	r2, [pc, #252]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800807a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800807e:	60d3      	str	r3, [r2, #12]
 8008080:	e011      	b.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008086:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800808a:	d10c      	bne.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	3304      	adds	r3, #4
 8008090:	2101      	movs	r1, #1
 8008092:	4618      	mov	r0, r3
 8008094:	f000 f872 	bl	800817c <RCCEx_PLLSAI1_Config>
 8008098:	4603      	mov	r3, r0
 800809a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800809c:	7cfb      	ldrb	r3, [r7, #19]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d001      	beq.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 80080a2:	7cfb      	ldrb	r3, [r7, #19]
 80080a4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d028      	beq.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80080b2:	4b31      	ldr	r3, [pc, #196]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80080b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080b8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080c0:	492d      	ldr	r1, [pc, #180]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80080c2:	4313      	orrs	r3, r2
 80080c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80080d0:	d106      	bne.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80080d2:	4b29      	ldr	r3, [pc, #164]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80080d4:	68db      	ldr	r3, [r3, #12]
 80080d6:	4a28      	ldr	r2, [pc, #160]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80080d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80080dc:	60d3      	str	r3, [r2, #12]
 80080de:	e011      	b.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80080e8:	d10c      	bne.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	3304      	adds	r3, #4
 80080ee:	2101      	movs	r1, #1
 80080f0:	4618      	mov	r0, r3
 80080f2:	f000 f843 	bl	800817c <RCCEx_PLLSAI1_Config>
 80080f6:	4603      	mov	r3, r0
 80080f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80080fa:	7cfb      	ldrb	r3, [r7, #19]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d001      	beq.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8008100:	7cfb      	ldrb	r3, [r7, #19]
 8008102:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800810c:	2b00      	cmp	r3, #0
 800810e:	d01c      	beq.n	800814a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008110:	4b19      	ldr	r3, [pc, #100]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8008112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008116:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800811e:	4916      	ldr	r1, [pc, #88]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8008120:	4313      	orrs	r3, r2
 8008122:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800812a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800812e:	d10c      	bne.n	800814a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	3304      	adds	r3, #4
 8008134:	2102      	movs	r1, #2
 8008136:	4618      	mov	r0, r3
 8008138:	f000 f820 	bl	800817c <RCCEx_PLLSAI1_Config>
 800813c:	4603      	mov	r3, r0
 800813e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008140:	7cfb      	ldrb	r3, [r7, #19]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d001      	beq.n	800814a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 8008146:	7cfb      	ldrb	r3, [r7, #19]
 8008148:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00a      	beq.n	800816c <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008156:	4b08      	ldr	r3, [pc, #32]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8008158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800815c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008164:	4904      	ldr	r1, [pc, #16]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8008166:	4313      	orrs	r3, r2
 8008168:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800816c:	7cbb      	ldrb	r3, [r7, #18]
}
 800816e:	4618      	mov	r0, r3
 8008170:	3718      	adds	r7, #24
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	40021000 	.word	0x40021000

0800817c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b084      	sub	sp, #16
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008186:	2300      	movs	r3, #0
 8008188:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800818a:	4b74      	ldr	r3, [pc, #464]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 800818c:	68db      	ldr	r3, [r3, #12]
 800818e:	f003 0303 	and.w	r3, r3, #3
 8008192:	2b00      	cmp	r3, #0
 8008194:	d018      	beq.n	80081c8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008196:	4b71      	ldr	r3, [pc, #452]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 8008198:	68db      	ldr	r3, [r3, #12]
 800819a:	f003 0203 	and.w	r2, r3, #3
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d10d      	bne.n	80081c2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
       ||
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d009      	beq.n	80081c2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80081ae:	4b6b      	ldr	r3, [pc, #428]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	091b      	lsrs	r3, r3, #4
 80081b4:	f003 0307 	and.w	r3, r3, #7
 80081b8:	1c5a      	adds	r2, r3, #1
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	685b      	ldr	r3, [r3, #4]
       ||
 80081be:	429a      	cmp	r2, r3
 80081c0:	d047      	beq.n	8008252 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	73fb      	strb	r3, [r7, #15]
 80081c6:	e044      	b.n	8008252 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	2b03      	cmp	r3, #3
 80081ce:	d018      	beq.n	8008202 <RCCEx_PLLSAI1_Config+0x86>
 80081d0:	2b03      	cmp	r3, #3
 80081d2:	d825      	bhi.n	8008220 <RCCEx_PLLSAI1_Config+0xa4>
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d002      	beq.n	80081de <RCCEx_PLLSAI1_Config+0x62>
 80081d8:	2b02      	cmp	r3, #2
 80081da:	d009      	beq.n	80081f0 <RCCEx_PLLSAI1_Config+0x74>
 80081dc:	e020      	b.n	8008220 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80081de:	4b5f      	ldr	r3, [pc, #380]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f003 0302 	and.w	r3, r3, #2
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d11d      	bne.n	8008226 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081ee:	e01a      	b.n	8008226 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80081f0:	4b5a      	ldr	r3, [pc, #360]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d116      	bne.n	800822a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008200:	e013      	b.n	800822a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008202:	4b56      	ldr	r3, [pc, #344]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800820a:	2b00      	cmp	r3, #0
 800820c:	d10f      	bne.n	800822e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800820e:	4b53      	ldr	r3, [pc, #332]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008216:	2b00      	cmp	r3, #0
 8008218:	d109      	bne.n	800822e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800821a:	2301      	movs	r3, #1
 800821c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800821e:	e006      	b.n	800822e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	73fb      	strb	r3, [r7, #15]
      break;
 8008224:	e004      	b.n	8008230 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008226:	bf00      	nop
 8008228:	e002      	b.n	8008230 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800822a:	bf00      	nop
 800822c:	e000      	b.n	8008230 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800822e:	bf00      	nop
    }

    if(status == HAL_OK)
 8008230:	7bfb      	ldrb	r3, [r7, #15]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d10d      	bne.n	8008252 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008236:	4b49      	ldr	r3, [pc, #292]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 8008238:	68db      	ldr	r3, [r3, #12]
 800823a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6819      	ldr	r1, [r3, #0]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	3b01      	subs	r3, #1
 8008248:	011b      	lsls	r3, r3, #4
 800824a:	430b      	orrs	r3, r1
 800824c:	4943      	ldr	r1, [pc, #268]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 800824e:	4313      	orrs	r3, r2
 8008250:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008252:	7bfb      	ldrb	r3, [r7, #15]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d17c      	bne.n	8008352 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008258:	4b40      	ldr	r3, [pc, #256]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a3f      	ldr	r2, [pc, #252]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 800825e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008262:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008264:	f7fc fccc 	bl	8004c00 <HAL_GetTick>
 8008268:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800826a:	e009      	b.n	8008280 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800826c:	f7fc fcc8 	bl	8004c00 <HAL_GetTick>
 8008270:	4602      	mov	r2, r0
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	1ad3      	subs	r3, r2, r3
 8008276:	2b02      	cmp	r3, #2
 8008278:	d902      	bls.n	8008280 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800827a:	2303      	movs	r3, #3
 800827c:	73fb      	strb	r3, [r7, #15]
        break;
 800827e:	e005      	b.n	800828c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008280:	4b36      	ldr	r3, [pc, #216]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008288:	2b00      	cmp	r3, #0
 800828a:	d1ef      	bne.n	800826c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800828c:	7bfb      	ldrb	r3, [r7, #15]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d15f      	bne.n	8008352 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d110      	bne.n	80082ba <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008298:	4b30      	ldr	r3, [pc, #192]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 800829a:	691b      	ldr	r3, [r3, #16]
 800829c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80082a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80082a4:	687a      	ldr	r2, [r7, #4]
 80082a6:	6892      	ldr	r2, [r2, #8]
 80082a8:	0211      	lsls	r1, r2, #8
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	68d2      	ldr	r2, [r2, #12]
 80082ae:	06d2      	lsls	r2, r2, #27
 80082b0:	430a      	orrs	r2, r1
 80082b2:	492a      	ldr	r1, [pc, #168]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 80082b4:	4313      	orrs	r3, r2
 80082b6:	610b      	str	r3, [r1, #16]
 80082b8:	e027      	b.n	800830a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d112      	bne.n	80082e6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80082c0:	4b26      	ldr	r3, [pc, #152]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 80082c2:	691b      	ldr	r3, [r3, #16]
 80082c4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80082c8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	6892      	ldr	r2, [r2, #8]
 80082d0:	0211      	lsls	r1, r2, #8
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	6912      	ldr	r2, [r2, #16]
 80082d6:	0852      	lsrs	r2, r2, #1
 80082d8:	3a01      	subs	r2, #1
 80082da:	0552      	lsls	r2, r2, #21
 80082dc:	430a      	orrs	r2, r1
 80082de:	491f      	ldr	r1, [pc, #124]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 80082e0:	4313      	orrs	r3, r2
 80082e2:	610b      	str	r3, [r1, #16]
 80082e4:	e011      	b.n	800830a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80082e6:	4b1d      	ldr	r3, [pc, #116]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 80082e8:	691b      	ldr	r3, [r3, #16]
 80082ea:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80082ee:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	6892      	ldr	r2, [r2, #8]
 80082f6:	0211      	lsls	r1, r2, #8
 80082f8:	687a      	ldr	r2, [r7, #4]
 80082fa:	6952      	ldr	r2, [r2, #20]
 80082fc:	0852      	lsrs	r2, r2, #1
 80082fe:	3a01      	subs	r2, #1
 8008300:	0652      	lsls	r2, r2, #25
 8008302:	430a      	orrs	r2, r1
 8008304:	4915      	ldr	r1, [pc, #84]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 8008306:	4313      	orrs	r3, r2
 8008308:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800830a:	4b14      	ldr	r3, [pc, #80]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a13      	ldr	r2, [pc, #76]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 8008310:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008314:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008316:	f7fc fc73 	bl	8004c00 <HAL_GetTick>
 800831a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800831c:	e009      	b.n	8008332 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800831e:	f7fc fc6f 	bl	8004c00 <HAL_GetTick>
 8008322:	4602      	mov	r2, r0
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	2b02      	cmp	r3, #2
 800832a:	d902      	bls.n	8008332 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800832c:	2303      	movs	r3, #3
 800832e:	73fb      	strb	r3, [r7, #15]
          break;
 8008330:	e005      	b.n	800833e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008332:	4b0a      	ldr	r3, [pc, #40]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800833a:	2b00      	cmp	r3, #0
 800833c:	d0ef      	beq.n	800831e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800833e:	7bfb      	ldrb	r3, [r7, #15]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d106      	bne.n	8008352 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008344:	4b05      	ldr	r3, [pc, #20]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 8008346:	691a      	ldr	r2, [r3, #16]
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	699b      	ldr	r3, [r3, #24]
 800834c:	4903      	ldr	r1, [pc, #12]	; (800835c <RCCEx_PLLSAI1_Config+0x1e0>)
 800834e:	4313      	orrs	r3, r2
 8008350:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008352:	7bfb      	ldrb	r3, [r7, #15]
}
 8008354:	4618      	mov	r0, r3
 8008356:	3710      	adds	r7, #16
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}
 800835c:	40021000 	.word	0x40021000

08008360 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b082      	sub	sp, #8
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d101      	bne.n	8008372 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800836e:	2301      	movs	r3, #1
 8008370:	e049      	b.n	8008406 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008378:	b2db      	uxtb	r3, r3
 800837a:	2b00      	cmp	r3, #0
 800837c:	d106      	bne.n	800838c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2200      	movs	r2, #0
 8008382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f7fc f91a 	bl	80045c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2202      	movs	r2, #2
 8008390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	3304      	adds	r3, #4
 800839c:	4619      	mov	r1, r3
 800839e:	4610      	mov	r0, r2
 80083a0:	f000 fca4 	bl	8008cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2201      	movs	r2, #1
 80083c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2201      	movs	r2, #1
 80083c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2201      	movs	r2, #1
 80083d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2201      	movs	r2, #1
 80083e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2201      	movs	r2, #1
 80083e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2201      	movs	r2, #1
 80083f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008404:	2300      	movs	r3, #0
}
 8008406:	4618      	mov	r0, r3
 8008408:	3708      	adds	r7, #8
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}
	...

08008410 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008410:	b480      	push	{r7}
 8008412:	b085      	sub	sp, #20
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800841e:	b2db      	uxtb	r3, r3
 8008420:	2b01      	cmp	r3, #1
 8008422:	d001      	beq.n	8008428 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008424:	2301      	movs	r3, #1
 8008426:	e03b      	b.n	80084a0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2202      	movs	r2, #2
 800842c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	68da      	ldr	r2, [r3, #12]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f042 0201 	orr.w	r2, r2, #1
 800843e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a19      	ldr	r2, [pc, #100]	; (80084ac <HAL_TIM_Base_Start_IT+0x9c>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d009      	beq.n	800845e <HAL_TIM_Base_Start_IT+0x4e>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008452:	d004      	beq.n	800845e <HAL_TIM_Base_Start_IT+0x4e>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a15      	ldr	r2, [pc, #84]	; (80084b0 <HAL_TIM_Base_Start_IT+0xa0>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d115      	bne.n	800848a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	689a      	ldr	r2, [r3, #8]
 8008464:	4b13      	ldr	r3, [pc, #76]	; (80084b4 <HAL_TIM_Base_Start_IT+0xa4>)
 8008466:	4013      	ands	r3, r2
 8008468:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2b06      	cmp	r3, #6
 800846e:	d015      	beq.n	800849c <HAL_TIM_Base_Start_IT+0x8c>
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008476:	d011      	beq.n	800849c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	681a      	ldr	r2, [r3, #0]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f042 0201 	orr.w	r2, r2, #1
 8008486:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008488:	e008      	b.n	800849c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f042 0201 	orr.w	r2, r2, #1
 8008498:	601a      	str	r2, [r3, #0]
 800849a:	e000      	b.n	800849e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800849c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800849e:	2300      	movs	r3, #0
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	3714      	adds	r7, #20
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr
 80084ac:	40012c00 	.word	0x40012c00
 80084b0:	40014000 	.word	0x40014000
 80084b4:	00010007 	.word	0x00010007

080084b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b082      	sub	sp, #8
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d101      	bne.n	80084ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80084c6:	2301      	movs	r3, #1
 80084c8:	e049      	b.n	800855e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d106      	bne.n	80084e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f7fc f850 	bl	8004584 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2202      	movs	r2, #2
 80084e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681a      	ldr	r2, [r3, #0]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	3304      	adds	r3, #4
 80084f4:	4619      	mov	r1, r3
 80084f6:	4610      	mov	r0, r2
 80084f8:	f000 fbf8 	bl	8008cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2201      	movs	r2, #1
 8008518:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2201      	movs	r2, #1
 8008530:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2201      	movs	r2, #1
 8008538:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2201      	movs	r2, #1
 8008540:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2201      	movs	r2, #1
 8008548:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2201      	movs	r2, #1
 8008550:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2201      	movs	r2, #1
 8008558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800855c:	2300      	movs	r3, #0
}
 800855e:	4618      	mov	r0, r3
 8008560:	3708      	adds	r7, #8
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
	...

08008568 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b084      	sub	sp, #16
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d109      	bne.n	800858c <HAL_TIM_PWM_Start+0x24>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800857e:	b2db      	uxtb	r3, r3
 8008580:	2b01      	cmp	r3, #1
 8008582:	bf14      	ite	ne
 8008584:	2301      	movne	r3, #1
 8008586:	2300      	moveq	r3, #0
 8008588:	b2db      	uxtb	r3, r3
 800858a:	e03c      	b.n	8008606 <HAL_TIM_PWM_Start+0x9e>
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	2b04      	cmp	r3, #4
 8008590:	d109      	bne.n	80085a6 <HAL_TIM_PWM_Start+0x3e>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008598:	b2db      	uxtb	r3, r3
 800859a:	2b01      	cmp	r3, #1
 800859c:	bf14      	ite	ne
 800859e:	2301      	movne	r3, #1
 80085a0:	2300      	moveq	r3, #0
 80085a2:	b2db      	uxtb	r3, r3
 80085a4:	e02f      	b.n	8008606 <HAL_TIM_PWM_Start+0x9e>
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	2b08      	cmp	r3, #8
 80085aa:	d109      	bne.n	80085c0 <HAL_TIM_PWM_Start+0x58>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80085b2:	b2db      	uxtb	r3, r3
 80085b4:	2b01      	cmp	r3, #1
 80085b6:	bf14      	ite	ne
 80085b8:	2301      	movne	r3, #1
 80085ba:	2300      	moveq	r3, #0
 80085bc:	b2db      	uxtb	r3, r3
 80085be:	e022      	b.n	8008606 <HAL_TIM_PWM_Start+0x9e>
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	2b0c      	cmp	r3, #12
 80085c4:	d109      	bne.n	80085da <HAL_TIM_PWM_Start+0x72>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80085cc:	b2db      	uxtb	r3, r3
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	bf14      	ite	ne
 80085d2:	2301      	movne	r3, #1
 80085d4:	2300      	moveq	r3, #0
 80085d6:	b2db      	uxtb	r3, r3
 80085d8:	e015      	b.n	8008606 <HAL_TIM_PWM_Start+0x9e>
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	2b10      	cmp	r3, #16
 80085de:	d109      	bne.n	80085f4 <HAL_TIM_PWM_Start+0x8c>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	bf14      	ite	ne
 80085ec:	2301      	movne	r3, #1
 80085ee:	2300      	moveq	r3, #0
 80085f0:	b2db      	uxtb	r3, r3
 80085f2:	e008      	b.n	8008606 <HAL_TIM_PWM_Start+0x9e>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	bf14      	ite	ne
 8008600:	2301      	movne	r3, #1
 8008602:	2300      	moveq	r3, #0
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b00      	cmp	r3, #0
 8008608:	d001      	beq.n	800860e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	e07e      	b.n	800870c <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d104      	bne.n	800861e <HAL_TIM_PWM_Start+0xb6>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2202      	movs	r2, #2
 8008618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800861c:	e023      	b.n	8008666 <HAL_TIM_PWM_Start+0xfe>
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	2b04      	cmp	r3, #4
 8008622:	d104      	bne.n	800862e <HAL_TIM_PWM_Start+0xc6>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2202      	movs	r2, #2
 8008628:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800862c:	e01b      	b.n	8008666 <HAL_TIM_PWM_Start+0xfe>
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	2b08      	cmp	r3, #8
 8008632:	d104      	bne.n	800863e <HAL_TIM_PWM_Start+0xd6>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2202      	movs	r2, #2
 8008638:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800863c:	e013      	b.n	8008666 <HAL_TIM_PWM_Start+0xfe>
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	2b0c      	cmp	r3, #12
 8008642:	d104      	bne.n	800864e <HAL_TIM_PWM_Start+0xe6>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2202      	movs	r2, #2
 8008648:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800864c:	e00b      	b.n	8008666 <HAL_TIM_PWM_Start+0xfe>
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	2b10      	cmp	r3, #16
 8008652:	d104      	bne.n	800865e <HAL_TIM_PWM_Start+0xf6>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2202      	movs	r2, #2
 8008658:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800865c:	e003      	b.n	8008666 <HAL_TIM_PWM_Start+0xfe>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2202      	movs	r2, #2
 8008662:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	2201      	movs	r2, #1
 800866c:	6839      	ldr	r1, [r7, #0]
 800866e:	4618      	mov	r0, r3
 8008670:	f000 fe1e 	bl	80092b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	4a26      	ldr	r2, [pc, #152]	; (8008714 <HAL_TIM_PWM_Start+0x1ac>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d009      	beq.n	8008692 <HAL_TIM_PWM_Start+0x12a>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	4a25      	ldr	r2, [pc, #148]	; (8008718 <HAL_TIM_PWM_Start+0x1b0>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d004      	beq.n	8008692 <HAL_TIM_PWM_Start+0x12a>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	4a23      	ldr	r2, [pc, #140]	; (800871c <HAL_TIM_PWM_Start+0x1b4>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d101      	bne.n	8008696 <HAL_TIM_PWM_Start+0x12e>
 8008692:	2301      	movs	r3, #1
 8008694:	e000      	b.n	8008698 <HAL_TIM_PWM_Start+0x130>
 8008696:	2300      	movs	r3, #0
 8008698:	2b00      	cmp	r3, #0
 800869a:	d007      	beq.n	80086ac <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80086aa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a18      	ldr	r2, [pc, #96]	; (8008714 <HAL_TIM_PWM_Start+0x1ac>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d009      	beq.n	80086ca <HAL_TIM_PWM_Start+0x162>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086be:	d004      	beq.n	80086ca <HAL_TIM_PWM_Start+0x162>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a14      	ldr	r2, [pc, #80]	; (8008718 <HAL_TIM_PWM_Start+0x1b0>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d115      	bne.n	80086f6 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	689a      	ldr	r2, [r3, #8]
 80086d0:	4b13      	ldr	r3, [pc, #76]	; (8008720 <HAL_TIM_PWM_Start+0x1b8>)
 80086d2:	4013      	ands	r3, r2
 80086d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	2b06      	cmp	r3, #6
 80086da:	d015      	beq.n	8008708 <HAL_TIM_PWM_Start+0x1a0>
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086e2:	d011      	beq.n	8008708 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	681a      	ldr	r2, [r3, #0]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f042 0201 	orr.w	r2, r2, #1
 80086f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086f4:	e008      	b.n	8008708 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f042 0201 	orr.w	r2, r2, #1
 8008704:	601a      	str	r2, [r3, #0]
 8008706:	e000      	b.n	800870a <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008708:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800870a:	2300      	movs	r3, #0
}
 800870c:	4618      	mov	r0, r3
 800870e:	3710      	adds	r7, #16
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}
 8008714:	40012c00 	.word	0x40012c00
 8008718:	40014000 	.word	0x40014000
 800871c:	40014400 	.word	0x40014400
 8008720:	00010007 	.word	0x00010007

08008724 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b082      	sub	sp, #8
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	2200      	movs	r2, #0
 8008734:	6839      	ldr	r1, [r7, #0]
 8008736:	4618      	mov	r0, r3
 8008738:	f000 fdba 	bl	80092b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a39      	ldr	r2, [pc, #228]	; (8008828 <HAL_TIM_PWM_Stop+0x104>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d009      	beq.n	800875a <HAL_TIM_PWM_Stop+0x36>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a38      	ldr	r2, [pc, #224]	; (800882c <HAL_TIM_PWM_Stop+0x108>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d004      	beq.n	800875a <HAL_TIM_PWM_Stop+0x36>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4a36      	ldr	r2, [pc, #216]	; (8008830 <HAL_TIM_PWM_Stop+0x10c>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d101      	bne.n	800875e <HAL_TIM_PWM_Stop+0x3a>
 800875a:	2301      	movs	r3, #1
 800875c:	e000      	b.n	8008760 <HAL_TIM_PWM_Stop+0x3c>
 800875e:	2300      	movs	r3, #0
 8008760:	2b00      	cmp	r3, #0
 8008762:	d017      	beq.n	8008794 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	6a1a      	ldr	r2, [r3, #32]
 800876a:	f241 1311 	movw	r3, #4369	; 0x1111
 800876e:	4013      	ands	r3, r2
 8008770:	2b00      	cmp	r3, #0
 8008772:	d10f      	bne.n	8008794 <HAL_TIM_PWM_Stop+0x70>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	6a1a      	ldr	r2, [r3, #32]
 800877a:	f240 4344 	movw	r3, #1092	; 0x444
 800877e:	4013      	ands	r3, r2
 8008780:	2b00      	cmp	r3, #0
 8008782:	d107      	bne.n	8008794 <HAL_TIM_PWM_Stop+0x70>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008792:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	6a1a      	ldr	r2, [r3, #32]
 800879a:	f241 1311 	movw	r3, #4369	; 0x1111
 800879e:	4013      	ands	r3, r2
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d10f      	bne.n	80087c4 <HAL_TIM_PWM_Stop+0xa0>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	6a1a      	ldr	r2, [r3, #32]
 80087aa:	f240 4344 	movw	r3, #1092	; 0x444
 80087ae:	4013      	ands	r3, r2
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d107      	bne.n	80087c4 <HAL_TIM_PWM_Stop+0xa0>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	681a      	ldr	r2, [r3, #0]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f022 0201 	bic.w	r2, r2, #1
 80087c2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d104      	bne.n	80087d4 <HAL_TIM_PWM_Stop+0xb0>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2201      	movs	r2, #1
 80087ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80087d2:	e023      	b.n	800881c <HAL_TIM_PWM_Stop+0xf8>
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	2b04      	cmp	r3, #4
 80087d8:	d104      	bne.n	80087e4 <HAL_TIM_PWM_Stop+0xc0>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80087e2:	e01b      	b.n	800881c <HAL_TIM_PWM_Stop+0xf8>
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	2b08      	cmp	r3, #8
 80087e8:	d104      	bne.n	80087f4 <HAL_TIM_PWM_Stop+0xd0>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2201      	movs	r2, #1
 80087ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80087f2:	e013      	b.n	800881c <HAL_TIM_PWM_Stop+0xf8>
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	2b0c      	cmp	r3, #12
 80087f8:	d104      	bne.n	8008804 <HAL_TIM_PWM_Stop+0xe0>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2201      	movs	r2, #1
 80087fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008802:	e00b      	b.n	800881c <HAL_TIM_PWM_Stop+0xf8>
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	2b10      	cmp	r3, #16
 8008808:	d104      	bne.n	8008814 <HAL_TIM_PWM_Stop+0xf0>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2201      	movs	r2, #1
 800880e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008812:	e003      	b.n	800881c <HAL_TIM_PWM_Stop+0xf8>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800881c:	2300      	movs	r3, #0
}
 800881e:	4618      	mov	r0, r3
 8008820:	3708      	adds	r7, #8
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
 8008826:	bf00      	nop
 8008828:	40012c00 	.word	0x40012c00
 800882c:	40014000 	.word	0x40014000
 8008830:	40014400 	.word	0x40014400

08008834 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b082      	sub	sp, #8
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	691b      	ldr	r3, [r3, #16]
 8008842:	f003 0302 	and.w	r3, r3, #2
 8008846:	2b02      	cmp	r3, #2
 8008848:	d122      	bne.n	8008890 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	68db      	ldr	r3, [r3, #12]
 8008850:	f003 0302 	and.w	r3, r3, #2
 8008854:	2b02      	cmp	r3, #2
 8008856:	d11b      	bne.n	8008890 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f06f 0202 	mvn.w	r2, #2
 8008860:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2201      	movs	r2, #1
 8008866:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	699b      	ldr	r3, [r3, #24]
 800886e:	f003 0303 	and.w	r3, r3, #3
 8008872:	2b00      	cmp	r3, #0
 8008874:	d003      	beq.n	800887e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f000 fa1a 	bl	8008cb0 <HAL_TIM_IC_CaptureCallback>
 800887c:	e005      	b.n	800888a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 fa0c 	bl	8008c9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 fa1d 	bl	8008cc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2200      	movs	r2, #0
 800888e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	691b      	ldr	r3, [r3, #16]
 8008896:	f003 0304 	and.w	r3, r3, #4
 800889a:	2b04      	cmp	r3, #4
 800889c:	d122      	bne.n	80088e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68db      	ldr	r3, [r3, #12]
 80088a4:	f003 0304 	and.w	r3, r3, #4
 80088a8:	2b04      	cmp	r3, #4
 80088aa:	d11b      	bne.n	80088e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f06f 0204 	mvn.w	r2, #4
 80088b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2202      	movs	r2, #2
 80088ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	699b      	ldr	r3, [r3, #24]
 80088c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d003      	beq.n	80088d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f000 f9f0 	bl	8008cb0 <HAL_TIM_IC_CaptureCallback>
 80088d0:	e005      	b.n	80088de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 f9e2 	bl	8008c9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f000 f9f3 	bl	8008cc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	691b      	ldr	r3, [r3, #16]
 80088ea:	f003 0308 	and.w	r3, r3, #8
 80088ee:	2b08      	cmp	r3, #8
 80088f0:	d122      	bne.n	8008938 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	68db      	ldr	r3, [r3, #12]
 80088f8:	f003 0308 	and.w	r3, r3, #8
 80088fc:	2b08      	cmp	r3, #8
 80088fe:	d11b      	bne.n	8008938 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f06f 0208 	mvn.w	r2, #8
 8008908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2204      	movs	r2, #4
 800890e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	69db      	ldr	r3, [r3, #28]
 8008916:	f003 0303 	and.w	r3, r3, #3
 800891a:	2b00      	cmp	r3, #0
 800891c:	d003      	beq.n	8008926 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f000 f9c6 	bl	8008cb0 <HAL_TIM_IC_CaptureCallback>
 8008924:	e005      	b.n	8008932 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 f9b8 	bl	8008c9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f000 f9c9 	bl	8008cc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2200      	movs	r2, #0
 8008936:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	691b      	ldr	r3, [r3, #16]
 800893e:	f003 0310 	and.w	r3, r3, #16
 8008942:	2b10      	cmp	r3, #16
 8008944:	d122      	bne.n	800898c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	68db      	ldr	r3, [r3, #12]
 800894c:	f003 0310 	and.w	r3, r3, #16
 8008950:	2b10      	cmp	r3, #16
 8008952:	d11b      	bne.n	800898c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f06f 0210 	mvn.w	r2, #16
 800895c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2208      	movs	r2, #8
 8008962:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	69db      	ldr	r3, [r3, #28]
 800896a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800896e:	2b00      	cmp	r3, #0
 8008970:	d003      	beq.n	800897a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f000 f99c 	bl	8008cb0 <HAL_TIM_IC_CaptureCallback>
 8008978:	e005      	b.n	8008986 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 f98e 	bl	8008c9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f000 f99f 	bl	8008cc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2200      	movs	r2, #0
 800898a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	691b      	ldr	r3, [r3, #16]
 8008992:	f003 0301 	and.w	r3, r3, #1
 8008996:	2b01      	cmp	r3, #1
 8008998:	d10e      	bne.n	80089b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	f003 0301 	and.w	r3, r3, #1
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d107      	bne.n	80089b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f06f 0201 	mvn.w	r2, #1
 80089b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f7fb fd08 	bl	80043c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	691b      	ldr	r3, [r3, #16]
 80089be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089c2:	2b80      	cmp	r3, #128	; 0x80
 80089c4:	d10e      	bne.n	80089e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	68db      	ldr	r3, [r3, #12]
 80089cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089d0:	2b80      	cmp	r3, #128	; 0x80
 80089d2:	d107      	bne.n	80089e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80089dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f000 fd74 	bl	80094cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089f2:	d10e      	bne.n	8008a12 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	68db      	ldr	r3, [r3, #12]
 80089fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089fe:	2b80      	cmp	r3, #128	; 0x80
 8008a00:	d107      	bne.n	8008a12 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008a0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f000 fd67 	bl	80094e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	691b      	ldr	r3, [r3, #16]
 8008a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a1c:	2b40      	cmp	r3, #64	; 0x40
 8008a1e:	d10e      	bne.n	8008a3e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	68db      	ldr	r3, [r3, #12]
 8008a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a2a:	2b40      	cmp	r3, #64	; 0x40
 8008a2c:	d107      	bne.n	8008a3e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008a36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f000 f94d 	bl	8008cd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	691b      	ldr	r3, [r3, #16]
 8008a44:	f003 0320 	and.w	r3, r3, #32
 8008a48:	2b20      	cmp	r3, #32
 8008a4a:	d10e      	bne.n	8008a6a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	68db      	ldr	r3, [r3, #12]
 8008a52:	f003 0320 	and.w	r3, r3, #32
 8008a56:	2b20      	cmp	r3, #32
 8008a58:	d107      	bne.n	8008a6a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f06f 0220 	mvn.w	r2, #32
 8008a62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f000 fd27 	bl	80094b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008a6a:	bf00      	nop
 8008a6c:	3708      	adds	r7, #8
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
	...

08008a74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b086      	sub	sp, #24
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	60b9      	str	r1, [r7, #8]
 8008a7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a80:	2300      	movs	r3, #0
 8008a82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a8a:	2b01      	cmp	r3, #1
 8008a8c:	d101      	bne.n	8008a92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008a8e:	2302      	movs	r3, #2
 8008a90:	e0ff      	b.n	8008c92 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2201      	movs	r2, #1
 8008a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2b14      	cmp	r3, #20
 8008a9e:	f200 80f0 	bhi.w	8008c82 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008aa2:	a201      	add	r2, pc, #4	; (adr r2, 8008aa8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa8:	08008afd 	.word	0x08008afd
 8008aac:	08008c83 	.word	0x08008c83
 8008ab0:	08008c83 	.word	0x08008c83
 8008ab4:	08008c83 	.word	0x08008c83
 8008ab8:	08008b3d 	.word	0x08008b3d
 8008abc:	08008c83 	.word	0x08008c83
 8008ac0:	08008c83 	.word	0x08008c83
 8008ac4:	08008c83 	.word	0x08008c83
 8008ac8:	08008b7f 	.word	0x08008b7f
 8008acc:	08008c83 	.word	0x08008c83
 8008ad0:	08008c83 	.word	0x08008c83
 8008ad4:	08008c83 	.word	0x08008c83
 8008ad8:	08008bbf 	.word	0x08008bbf
 8008adc:	08008c83 	.word	0x08008c83
 8008ae0:	08008c83 	.word	0x08008c83
 8008ae4:	08008c83 	.word	0x08008c83
 8008ae8:	08008c01 	.word	0x08008c01
 8008aec:	08008c83 	.word	0x08008c83
 8008af0:	08008c83 	.word	0x08008c83
 8008af4:	08008c83 	.word	0x08008c83
 8008af8:	08008c41 	.word	0x08008c41
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	68b9      	ldr	r1, [r7, #8]
 8008b02:	4618      	mov	r0, r3
 8008b04:	f000 f956 	bl	8008db4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	699a      	ldr	r2, [r3, #24]
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f042 0208 	orr.w	r2, r2, #8
 8008b16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	699a      	ldr	r2, [r3, #24]
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f022 0204 	bic.w	r2, r2, #4
 8008b26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	6999      	ldr	r1, [r3, #24]
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	691a      	ldr	r2, [r3, #16]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	430a      	orrs	r2, r1
 8008b38:	619a      	str	r2, [r3, #24]
      break;
 8008b3a:	e0a5      	b.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	68b9      	ldr	r1, [r7, #8]
 8008b42:	4618      	mov	r0, r3
 8008b44:	f000 f9b2 	bl	8008eac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	699a      	ldr	r2, [r3, #24]
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	699a      	ldr	r2, [r3, #24]
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	6999      	ldr	r1, [r3, #24]
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	691b      	ldr	r3, [r3, #16]
 8008b72:	021a      	lsls	r2, r3, #8
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	430a      	orrs	r2, r1
 8008b7a:	619a      	str	r2, [r3, #24]
      break;
 8008b7c:	e084      	b.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	68b9      	ldr	r1, [r7, #8]
 8008b84:	4618      	mov	r0, r3
 8008b86:	f000 fa0b 	bl	8008fa0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	69da      	ldr	r2, [r3, #28]
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f042 0208 	orr.w	r2, r2, #8
 8008b98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	69da      	ldr	r2, [r3, #28]
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f022 0204 	bic.w	r2, r2, #4
 8008ba8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	69d9      	ldr	r1, [r3, #28]
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	691a      	ldr	r2, [r3, #16]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	430a      	orrs	r2, r1
 8008bba:	61da      	str	r2, [r3, #28]
      break;
 8008bbc:	e064      	b.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	68b9      	ldr	r1, [r7, #8]
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f000 fa63 	bl	8009090 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	69da      	ldr	r2, [r3, #28]
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008bd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	69da      	ldr	r2, [r3, #28]
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008be8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	69d9      	ldr	r1, [r3, #28]
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	691b      	ldr	r3, [r3, #16]
 8008bf4:	021a      	lsls	r2, r3, #8
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	430a      	orrs	r2, r1
 8008bfc:	61da      	str	r2, [r3, #28]
      break;
 8008bfe:	e043      	b.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	68b9      	ldr	r1, [r7, #8]
 8008c06:	4618      	mov	r0, r3
 8008c08:	f000 faa0 	bl	800914c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f042 0208 	orr.w	r2, r2, #8
 8008c1a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f022 0204 	bic.w	r2, r2, #4
 8008c2a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	691a      	ldr	r2, [r3, #16]
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	430a      	orrs	r2, r1
 8008c3c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008c3e:	e023      	b.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	68b9      	ldr	r1, [r7, #8]
 8008c46:	4618      	mov	r0, r3
 8008c48:	f000 fad8 	bl	80091fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c5a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c6a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	691b      	ldr	r3, [r3, #16]
 8008c76:	021a      	lsls	r2, r3, #8
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	430a      	orrs	r2, r1
 8008c7e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008c80:	e002      	b.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008c82:	2301      	movs	r3, #1
 8008c84:	75fb      	strb	r3, [r7, #23]
      break;
 8008c86:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3718      	adds	r7, #24
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}
 8008c9a:	bf00      	nop

08008c9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b083      	sub	sp, #12
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008ca4:	bf00      	nop
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b083      	sub	sp, #12
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008cb8:	bf00      	nop
 8008cba:	370c      	adds	r7, #12
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr

08008cc4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b083      	sub	sp, #12
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008ccc:	bf00      	nop
 8008cce:	370c      	adds	r7, #12
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd6:	4770      	bx	lr

08008cd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b083      	sub	sp, #12
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ce0:	bf00      	nop
 8008ce2:	370c      	adds	r7, #12
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr

08008cec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b085      	sub	sp, #20
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	4a2a      	ldr	r2, [pc, #168]	; (8008da8 <TIM_Base_SetConfig+0xbc>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d003      	beq.n	8008d0c <TIM_Base_SetConfig+0x20>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d0a:	d108      	bne.n	8008d1e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	68fa      	ldr	r2, [r7, #12]
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	4a21      	ldr	r2, [pc, #132]	; (8008da8 <TIM_Base_SetConfig+0xbc>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d00b      	beq.n	8008d3e <TIM_Base_SetConfig+0x52>
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d2c:	d007      	beq.n	8008d3e <TIM_Base_SetConfig+0x52>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	4a1e      	ldr	r2, [pc, #120]	; (8008dac <TIM_Base_SetConfig+0xc0>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d003      	beq.n	8008d3e <TIM_Base_SetConfig+0x52>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	4a1d      	ldr	r2, [pc, #116]	; (8008db0 <TIM_Base_SetConfig+0xc4>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d108      	bne.n	8008d50 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	68db      	ldr	r3, [r3, #12]
 8008d4a:	68fa      	ldr	r2, [r7, #12]
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	695b      	ldr	r3, [r3, #20]
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	68fa      	ldr	r2, [r7, #12]
 8008d62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	689a      	ldr	r2, [r3, #8]
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	681a      	ldr	r2, [r3, #0]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	4a0c      	ldr	r2, [pc, #48]	; (8008da8 <TIM_Base_SetConfig+0xbc>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d007      	beq.n	8008d8c <TIM_Base_SetConfig+0xa0>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	4a0b      	ldr	r2, [pc, #44]	; (8008dac <TIM_Base_SetConfig+0xc0>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d003      	beq.n	8008d8c <TIM_Base_SetConfig+0xa0>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	4a0a      	ldr	r2, [pc, #40]	; (8008db0 <TIM_Base_SetConfig+0xc4>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d103      	bne.n	8008d94 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	691a      	ldr	r2, [r3, #16]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2201      	movs	r2, #1
 8008d98:	615a      	str	r2, [r3, #20]
}
 8008d9a:	bf00      	nop
 8008d9c:	3714      	adds	r7, #20
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da4:	4770      	bx	lr
 8008da6:	bf00      	nop
 8008da8:	40012c00 	.word	0x40012c00
 8008dac:	40014000 	.word	0x40014000
 8008db0:	40014400 	.word	0x40014400

08008db4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b087      	sub	sp, #28
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
 8008dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6a1b      	ldr	r3, [r3, #32]
 8008dc2:	f023 0201 	bic.w	r2, r3, #1
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6a1b      	ldr	r3, [r3, #32]
 8008dce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	699b      	ldr	r3, [r3, #24]
 8008dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008de6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f023 0303 	bic.w	r3, r3, #3
 8008dee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	68fa      	ldr	r2, [r7, #12]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	f023 0302 	bic.w	r3, r3, #2
 8008e00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	689b      	ldr	r3, [r3, #8]
 8008e06:	697a      	ldr	r2, [r7, #20]
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	4a24      	ldr	r2, [pc, #144]	; (8008ea0 <TIM_OC1_SetConfig+0xec>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d007      	beq.n	8008e24 <TIM_OC1_SetConfig+0x70>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	4a23      	ldr	r2, [pc, #140]	; (8008ea4 <TIM_OC1_SetConfig+0xf0>)
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d003      	beq.n	8008e24 <TIM_OC1_SetConfig+0x70>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	4a22      	ldr	r2, [pc, #136]	; (8008ea8 <TIM_OC1_SetConfig+0xf4>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d10c      	bne.n	8008e3e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	f023 0308 	bic.w	r3, r3, #8
 8008e2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	68db      	ldr	r3, [r3, #12]
 8008e30:	697a      	ldr	r2, [r7, #20]
 8008e32:	4313      	orrs	r3, r2
 8008e34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	f023 0304 	bic.w	r3, r3, #4
 8008e3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4a17      	ldr	r2, [pc, #92]	; (8008ea0 <TIM_OC1_SetConfig+0xec>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d007      	beq.n	8008e56 <TIM_OC1_SetConfig+0xa2>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	4a16      	ldr	r2, [pc, #88]	; (8008ea4 <TIM_OC1_SetConfig+0xf0>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d003      	beq.n	8008e56 <TIM_OC1_SetConfig+0xa2>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	4a15      	ldr	r2, [pc, #84]	; (8008ea8 <TIM_OC1_SetConfig+0xf4>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d111      	bne.n	8008e7a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008e56:	693b      	ldr	r3, [r7, #16]
 8008e58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	695b      	ldr	r3, [r3, #20]
 8008e6a:	693a      	ldr	r2, [r7, #16]
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	699b      	ldr	r3, [r3, #24]
 8008e74:	693a      	ldr	r2, [r7, #16]
 8008e76:	4313      	orrs	r3, r2
 8008e78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	693a      	ldr	r2, [r7, #16]
 8008e7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	68fa      	ldr	r2, [r7, #12]
 8008e84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	685a      	ldr	r2, [r3, #4]
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	697a      	ldr	r2, [r7, #20]
 8008e92:	621a      	str	r2, [r3, #32]
}
 8008e94:	bf00      	nop
 8008e96:	371c      	adds	r7, #28
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9e:	4770      	bx	lr
 8008ea0:	40012c00 	.word	0x40012c00
 8008ea4:	40014000 	.word	0x40014000
 8008ea8:	40014400 	.word	0x40014400

08008eac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b087      	sub	sp, #28
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6a1b      	ldr	r3, [r3, #32]
 8008eba:	f023 0210 	bic.w	r2, r3, #16
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6a1b      	ldr	r3, [r3, #32]
 8008ec6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	685b      	ldr	r3, [r3, #4]
 8008ecc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	699b      	ldr	r3, [r3, #24]
 8008ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008eda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ee6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	021b      	lsls	r3, r3, #8
 8008eee:	68fa      	ldr	r2, [r7, #12]
 8008ef0:	4313      	orrs	r3, r2
 8008ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	f023 0320 	bic.w	r3, r3, #32
 8008efa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	011b      	lsls	r3, r3, #4
 8008f02:	697a      	ldr	r2, [r7, #20]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	4a22      	ldr	r2, [pc, #136]	; (8008f94 <TIM_OC2_SetConfig+0xe8>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d10d      	bne.n	8008f2c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	68db      	ldr	r3, [r3, #12]
 8008f1c:	011b      	lsls	r3, r3, #4
 8008f1e:	697a      	ldr	r2, [r7, #20]
 8008f20:	4313      	orrs	r3, r2
 8008f22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f2a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	4a19      	ldr	r2, [pc, #100]	; (8008f94 <TIM_OC2_SetConfig+0xe8>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d007      	beq.n	8008f44 <TIM_OC2_SetConfig+0x98>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	4a18      	ldr	r2, [pc, #96]	; (8008f98 <TIM_OC2_SetConfig+0xec>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d003      	beq.n	8008f44 <TIM_OC2_SetConfig+0x98>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	4a17      	ldr	r2, [pc, #92]	; (8008f9c <TIM_OC2_SetConfig+0xf0>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d113      	bne.n	8008f6c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008f4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008f52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	695b      	ldr	r3, [r3, #20]
 8008f58:	009b      	lsls	r3, r3, #2
 8008f5a:	693a      	ldr	r2, [r7, #16]
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	699b      	ldr	r3, [r3, #24]
 8008f64:	009b      	lsls	r3, r3, #2
 8008f66:	693a      	ldr	r2, [r7, #16]
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	693a      	ldr	r2, [r7, #16]
 8008f70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	68fa      	ldr	r2, [r7, #12]
 8008f76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	685a      	ldr	r2, [r3, #4]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	697a      	ldr	r2, [r7, #20]
 8008f84:	621a      	str	r2, [r3, #32]
}
 8008f86:	bf00      	nop
 8008f88:	371c      	adds	r7, #28
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr
 8008f92:	bf00      	nop
 8008f94:	40012c00 	.word	0x40012c00
 8008f98:	40014000 	.word	0x40014000
 8008f9c:	40014400 	.word	0x40014400

08008fa0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b087      	sub	sp, #28
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6a1b      	ldr	r3, [r3, #32]
 8008fae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6a1b      	ldr	r3, [r3, #32]
 8008fba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	685b      	ldr	r3, [r3, #4]
 8008fc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	69db      	ldr	r3, [r3, #28]
 8008fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008fce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	f023 0303 	bic.w	r3, r3, #3
 8008fda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	68fa      	ldr	r2, [r7, #12]
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008fec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	689b      	ldr	r3, [r3, #8]
 8008ff2:	021b      	lsls	r3, r3, #8
 8008ff4:	697a      	ldr	r2, [r7, #20]
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	4a21      	ldr	r2, [pc, #132]	; (8009084 <TIM_OC3_SetConfig+0xe4>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d10d      	bne.n	800901e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009008:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	68db      	ldr	r3, [r3, #12]
 800900e:	021b      	lsls	r3, r3, #8
 8009010:	697a      	ldr	r2, [r7, #20]
 8009012:	4313      	orrs	r3, r2
 8009014:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800901c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	4a18      	ldr	r2, [pc, #96]	; (8009084 <TIM_OC3_SetConfig+0xe4>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d007      	beq.n	8009036 <TIM_OC3_SetConfig+0x96>
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	4a17      	ldr	r2, [pc, #92]	; (8009088 <TIM_OC3_SetConfig+0xe8>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d003      	beq.n	8009036 <TIM_OC3_SetConfig+0x96>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	4a16      	ldr	r2, [pc, #88]	; (800908c <TIM_OC3_SetConfig+0xec>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d113      	bne.n	800905e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800903c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009044:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	695b      	ldr	r3, [r3, #20]
 800904a:	011b      	lsls	r3, r3, #4
 800904c:	693a      	ldr	r2, [r7, #16]
 800904e:	4313      	orrs	r3, r2
 8009050:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	699b      	ldr	r3, [r3, #24]
 8009056:	011b      	lsls	r3, r3, #4
 8009058:	693a      	ldr	r2, [r7, #16]
 800905a:	4313      	orrs	r3, r2
 800905c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	693a      	ldr	r2, [r7, #16]
 8009062:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	68fa      	ldr	r2, [r7, #12]
 8009068:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	685a      	ldr	r2, [r3, #4]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	697a      	ldr	r2, [r7, #20]
 8009076:	621a      	str	r2, [r3, #32]
}
 8009078:	bf00      	nop
 800907a:	371c      	adds	r7, #28
 800907c:	46bd      	mov	sp, r7
 800907e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009082:	4770      	bx	lr
 8009084:	40012c00 	.word	0x40012c00
 8009088:	40014000 	.word	0x40014000
 800908c:	40014400 	.word	0x40014400

08009090 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009090:	b480      	push	{r7}
 8009092:	b087      	sub	sp, #28
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6a1b      	ldr	r3, [r3, #32]
 800909e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6a1b      	ldr	r3, [r3, #32]
 80090aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	69db      	ldr	r3, [r3, #28]
 80090b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80090be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80090ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	021b      	lsls	r3, r3, #8
 80090d2:	68fa      	ldr	r2, [r7, #12]
 80090d4:	4313      	orrs	r3, r2
 80090d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80090de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	689b      	ldr	r3, [r3, #8]
 80090e4:	031b      	lsls	r3, r3, #12
 80090e6:	693a      	ldr	r2, [r7, #16]
 80090e8:	4313      	orrs	r3, r2
 80090ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	4a14      	ldr	r2, [pc, #80]	; (8009140 <TIM_OC4_SetConfig+0xb0>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d007      	beq.n	8009104 <TIM_OC4_SetConfig+0x74>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	4a13      	ldr	r2, [pc, #76]	; (8009144 <TIM_OC4_SetConfig+0xb4>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d003      	beq.n	8009104 <TIM_OC4_SetConfig+0x74>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	4a12      	ldr	r2, [pc, #72]	; (8009148 <TIM_OC4_SetConfig+0xb8>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d109      	bne.n	8009118 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800910a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	695b      	ldr	r3, [r3, #20]
 8009110:	019b      	lsls	r3, r3, #6
 8009112:	697a      	ldr	r2, [r7, #20]
 8009114:	4313      	orrs	r3, r2
 8009116:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	697a      	ldr	r2, [r7, #20]
 800911c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	68fa      	ldr	r2, [r7, #12]
 8009122:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	685a      	ldr	r2, [r3, #4]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	693a      	ldr	r2, [r7, #16]
 8009130:	621a      	str	r2, [r3, #32]
}
 8009132:	bf00      	nop
 8009134:	371c      	adds	r7, #28
 8009136:	46bd      	mov	sp, r7
 8009138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913c:	4770      	bx	lr
 800913e:	bf00      	nop
 8009140:	40012c00 	.word	0x40012c00
 8009144:	40014000 	.word	0x40014000
 8009148:	40014400 	.word	0x40014400

0800914c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800914c:	b480      	push	{r7}
 800914e:	b087      	sub	sp, #28
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6a1b      	ldr	r3, [r3, #32]
 800915a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6a1b      	ldr	r3, [r3, #32]
 8009166:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800917a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800917e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	4313      	orrs	r3, r2
 8009188:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009190:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	689b      	ldr	r3, [r3, #8]
 8009196:	041b      	lsls	r3, r3, #16
 8009198:	693a      	ldr	r2, [r7, #16]
 800919a:	4313      	orrs	r3, r2
 800919c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	4a13      	ldr	r2, [pc, #76]	; (80091f0 <TIM_OC5_SetConfig+0xa4>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d007      	beq.n	80091b6 <TIM_OC5_SetConfig+0x6a>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	4a12      	ldr	r2, [pc, #72]	; (80091f4 <TIM_OC5_SetConfig+0xa8>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d003      	beq.n	80091b6 <TIM_OC5_SetConfig+0x6a>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	4a11      	ldr	r2, [pc, #68]	; (80091f8 <TIM_OC5_SetConfig+0xac>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d109      	bne.n	80091ca <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80091bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	695b      	ldr	r3, [r3, #20]
 80091c2:	021b      	lsls	r3, r3, #8
 80091c4:	697a      	ldr	r2, [r7, #20]
 80091c6:	4313      	orrs	r3, r2
 80091c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	697a      	ldr	r2, [r7, #20]
 80091ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	68fa      	ldr	r2, [r7, #12]
 80091d4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	685a      	ldr	r2, [r3, #4]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	693a      	ldr	r2, [r7, #16]
 80091e2:	621a      	str	r2, [r3, #32]
}
 80091e4:	bf00      	nop
 80091e6:	371c      	adds	r7, #28
 80091e8:	46bd      	mov	sp, r7
 80091ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ee:	4770      	bx	lr
 80091f0:	40012c00 	.word	0x40012c00
 80091f4:	40014000 	.word	0x40014000
 80091f8:	40014400 	.word	0x40014400

080091fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b087      	sub	sp, #28
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
 8009204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6a1b      	ldr	r3, [r3, #32]
 800920a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6a1b      	ldr	r3, [r3, #32]
 8009216:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	685b      	ldr	r3, [r3, #4]
 800921c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800922a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800922e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	021b      	lsls	r3, r3, #8
 8009236:	68fa      	ldr	r2, [r7, #12]
 8009238:	4313      	orrs	r3, r2
 800923a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009242:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	051b      	lsls	r3, r3, #20
 800924a:	693a      	ldr	r2, [r7, #16]
 800924c:	4313      	orrs	r3, r2
 800924e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	4a14      	ldr	r2, [pc, #80]	; (80092a4 <TIM_OC6_SetConfig+0xa8>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d007      	beq.n	8009268 <TIM_OC6_SetConfig+0x6c>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	4a13      	ldr	r2, [pc, #76]	; (80092a8 <TIM_OC6_SetConfig+0xac>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d003      	beq.n	8009268 <TIM_OC6_SetConfig+0x6c>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	4a12      	ldr	r2, [pc, #72]	; (80092ac <TIM_OC6_SetConfig+0xb0>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d109      	bne.n	800927c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800926e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	695b      	ldr	r3, [r3, #20]
 8009274:	029b      	lsls	r3, r3, #10
 8009276:	697a      	ldr	r2, [r7, #20]
 8009278:	4313      	orrs	r3, r2
 800927a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	697a      	ldr	r2, [r7, #20]
 8009280:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	68fa      	ldr	r2, [r7, #12]
 8009286:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	685a      	ldr	r2, [r3, #4]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	693a      	ldr	r2, [r7, #16]
 8009294:	621a      	str	r2, [r3, #32]
}
 8009296:	bf00      	nop
 8009298:	371c      	adds	r7, #28
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr
 80092a2:	bf00      	nop
 80092a4:	40012c00 	.word	0x40012c00
 80092a8:	40014000 	.word	0x40014000
 80092ac:	40014400 	.word	0x40014400

080092b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b087      	sub	sp, #28
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	f003 031f 	and.w	r3, r3, #31
 80092c2:	2201      	movs	r2, #1
 80092c4:	fa02 f303 	lsl.w	r3, r2, r3
 80092c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	6a1a      	ldr	r2, [r3, #32]
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	43db      	mvns	r3, r3
 80092d2:	401a      	ands	r2, r3
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	6a1a      	ldr	r2, [r3, #32]
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	f003 031f 	and.w	r3, r3, #31
 80092e2:	6879      	ldr	r1, [r7, #4]
 80092e4:	fa01 f303 	lsl.w	r3, r1, r3
 80092e8:	431a      	orrs	r2, r3
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	621a      	str	r2, [r3, #32]
}
 80092ee:	bf00      	nop
 80092f0:	371c      	adds	r7, #28
 80092f2:	46bd      	mov	sp, r7
 80092f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f8:	4770      	bx	lr
	...

080092fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b085      	sub	sp, #20
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
 8009304:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800930c:	2b01      	cmp	r3, #1
 800930e:	d101      	bne.n	8009314 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009310:	2302      	movs	r3, #2
 8009312:	e04f      	b.n	80093b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2201      	movs	r2, #1
 8009318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2202      	movs	r2, #2
 8009320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	685b      	ldr	r3, [r3, #4]
 800932a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	689b      	ldr	r3, [r3, #8]
 8009332:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	4a21      	ldr	r2, [pc, #132]	; (80093c0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d108      	bne.n	8009350 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009344:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	68fa      	ldr	r2, [r7, #12]
 800934c:	4313      	orrs	r3, r2
 800934e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009356:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	68fa      	ldr	r2, [r7, #12]
 800935e:	4313      	orrs	r3, r2
 8009360:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	68fa      	ldr	r2, [r7, #12]
 8009368:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a14      	ldr	r2, [pc, #80]	; (80093c0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d009      	beq.n	8009388 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800937c:	d004      	beq.n	8009388 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a10      	ldr	r2, [pc, #64]	; (80093c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009384:	4293      	cmp	r3, r2
 8009386:	d10c      	bne.n	80093a2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800938e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	68ba      	ldr	r2, [r7, #8]
 8009396:	4313      	orrs	r3, r2
 8009398:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	68ba      	ldr	r2, [r7, #8]
 80093a0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2201      	movs	r2, #1
 80093a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2200      	movs	r2, #0
 80093ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80093b2:	2300      	movs	r3, #0
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3714      	adds	r7, #20
 80093b8:	46bd      	mov	sp, r7
 80093ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093be:	4770      	bx	lr
 80093c0:	40012c00 	.word	0x40012c00
 80093c4:	40014000 	.word	0x40014000

080093c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80093c8:	b480      	push	{r7}
 80093ca:	b085      	sub	sp, #20
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
 80093d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80093d2:	2300      	movs	r3, #0
 80093d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d101      	bne.n	80093e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80093e0:	2302      	movs	r3, #2
 80093e2:	e060      	b.n	80094a6 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2201      	movs	r2, #1
 80093e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	68db      	ldr	r3, [r3, #12]
 80093f6:	4313      	orrs	r3, r2
 80093f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	689b      	ldr	r3, [r3, #8]
 8009404:	4313      	orrs	r3, r2
 8009406:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	685b      	ldr	r3, [r3, #4]
 8009412:	4313      	orrs	r3, r2
 8009414:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4313      	orrs	r3, r2
 8009422:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	691b      	ldr	r3, [r3, #16]
 800942e:	4313      	orrs	r3, r2
 8009430:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	695b      	ldr	r3, [r3, #20]
 800943c:	4313      	orrs	r3, r2
 800943e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800944a:	4313      	orrs	r3, r2
 800944c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	699b      	ldr	r3, [r3, #24]
 8009458:	041b      	lsls	r3, r3, #16
 800945a:	4313      	orrs	r3, r2
 800945c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4a14      	ldr	r2, [pc, #80]	; (80094b4 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d115      	bne.n	8009494 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009472:	051b      	lsls	r3, r3, #20
 8009474:	4313      	orrs	r3, r2
 8009476:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	69db      	ldr	r3, [r3, #28]
 8009482:	4313      	orrs	r3, r2
 8009484:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	6a1b      	ldr	r3, [r3, #32]
 8009490:	4313      	orrs	r3, r2
 8009492:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	68fa      	ldr	r2, [r7, #12]
 800949a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2200      	movs	r2, #0
 80094a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80094a4:	2300      	movs	r3, #0
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3714      	adds	r7, #20
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr
 80094b2:	bf00      	nop
 80094b4:	40012c00 	.word	0x40012c00

080094b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b083      	sub	sp, #12
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80094c0:	bf00      	nop
 80094c2:	370c      	adds	r7, #12
 80094c4:	46bd      	mov	sp, r7
 80094c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ca:	4770      	bx	lr

080094cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80094cc:	b480      	push	{r7}
 80094ce:	b083      	sub	sp, #12
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80094d4:	bf00      	nop
 80094d6:	370c      	adds	r7, #12
 80094d8:	46bd      	mov	sp, r7
 80094da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094de:	4770      	bx	lr

080094e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80094e0:	b480      	push	{r7}
 80094e2:	b083      	sub	sp, #12
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80094e8:	bf00      	nop
 80094ea:	370c      	adds	r7, #12
 80094ec:	46bd      	mov	sp, r7
 80094ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f2:	4770      	bx	lr

080094f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b082      	sub	sp, #8
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d101      	bne.n	8009506 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009502:	2301      	movs	r3, #1
 8009504:	e040      	b.n	8009588 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800950a:	2b00      	cmp	r3, #0
 800950c:	d106      	bne.n	800951c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2200      	movs	r2, #0
 8009512:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f7fb f8ce 	bl	80046b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2224      	movs	r2, #36	; 0x24
 8009520:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	681a      	ldr	r2, [r3, #0]
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f022 0201 	bic.w	r2, r2, #1
 8009530:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 fcbe 	bl	8009eb4 <UART_SetConfig>
 8009538:	4603      	mov	r3, r0
 800953a:	2b01      	cmp	r3, #1
 800953c:	d101      	bne.n	8009542 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800953e:	2301      	movs	r3, #1
 8009540:	e022      	b.n	8009588 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009546:	2b00      	cmp	r3, #0
 8009548:	d002      	beq.n	8009550 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	f000 fee6 	bl	800a31c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	685a      	ldr	r2, [r3, #4]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800955e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	689a      	ldr	r2, [r3, #8]
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800956e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f042 0201 	orr.w	r2, r2, #1
 800957e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f000 ff6d 	bl	800a460 <UART_CheckIdleState>
 8009586:	4603      	mov	r3, r0
}
 8009588:	4618      	mov	r0, r3
 800958a:	3708      	adds	r7, #8
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}

08009590 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b08a      	sub	sp, #40	; 0x28
 8009594:	af00      	add	r7, sp, #0
 8009596:	60f8      	str	r0, [r7, #12]
 8009598:	60b9      	str	r1, [r7, #8]
 800959a:	4613      	mov	r3, r2
 800959c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80095a2:	2b20      	cmp	r3, #32
 80095a4:	d178      	bne.n	8009698 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d002      	beq.n	80095b2 <HAL_UART_Transmit_DMA+0x22>
 80095ac:	88fb      	ldrh	r3, [r7, #6]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d101      	bne.n	80095b6 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	e071      	b.n	800969a <HAL_UART_Transmit_DMA+0x10a>
    }

    __HAL_LOCK(huart);
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80095bc:	2b01      	cmp	r3, #1
 80095be:	d101      	bne.n	80095c4 <HAL_UART_Transmit_DMA+0x34>
 80095c0:	2302      	movs	r3, #2
 80095c2:	e06a      	b.n	800969a <HAL_UART_Transmit_DMA+0x10a>
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2201      	movs	r2, #1
 80095c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	68ba      	ldr	r2, [r7, #8]
 80095d0:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	88fa      	ldrh	r2, [r7, #6]
 80095d6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	88fa      	ldrh	r2, [r7, #6]
 80095de:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	2200      	movs	r2, #0
 80095e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	2221      	movs	r2, #33	; 0x21
 80095ee:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d02b      	beq.n	8009650 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80095fc:	4a29      	ldr	r2, [pc, #164]	; (80096a4 <HAL_UART_Transmit_DMA+0x114>)
 80095fe:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009604:	4a28      	ldr	r2, [pc, #160]	; (80096a8 <HAL_UART_Transmit_DMA+0x118>)
 8009606:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800960c:	4a27      	ldr	r2, [pc, #156]	; (80096ac <HAL_UART_Transmit_DMA+0x11c>)
 800960e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009614:	2200      	movs	r2, #0
 8009616:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009620:	4619      	mov	r1, r3
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	3328      	adds	r3, #40	; 0x28
 8009628:	461a      	mov	r2, r3
 800962a:	88fb      	ldrh	r3, [r7, #6]
 800962c:	f7fc feb0 	bl	8006390 <HAL_DMA_Start_IT>
 8009630:	4603      	mov	r3, r0
 8009632:	2b00      	cmp	r3, #0
 8009634:	d00c      	beq.n	8009650 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2210      	movs	r2, #16
 800963a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2200      	movs	r2, #0
 8009642:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	2220      	movs	r2, #32
 800964a:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 800964c:	2301      	movs	r3, #1
 800964e:	e024      	b.n	800969a <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	2240      	movs	r2, #64	; 0x40
 8009656:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	2200      	movs	r2, #0
 800965c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	3308      	adds	r3, #8
 8009666:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	e853 3f00 	ldrex	r3, [r3]
 800966e:	613b      	str	r3, [r7, #16]
   return(result);
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009676:	627b      	str	r3, [r7, #36]	; 0x24
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	3308      	adds	r3, #8
 800967e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009680:	623a      	str	r2, [r7, #32]
 8009682:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009684:	69f9      	ldr	r1, [r7, #28]
 8009686:	6a3a      	ldr	r2, [r7, #32]
 8009688:	e841 2300 	strex	r3, r2, [r1]
 800968c:	61bb      	str	r3, [r7, #24]
   return(result);
 800968e:	69bb      	ldr	r3, [r7, #24]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d1e5      	bne.n	8009660 <HAL_UART_Transmit_DMA+0xd0>

    return HAL_OK;
 8009694:	2300      	movs	r3, #0
 8009696:	e000      	b.n	800969a <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009698:	2302      	movs	r3, #2
  }
}
 800969a:	4618      	mov	r0, r3
 800969c:	3728      	adds	r7, #40	; 0x28
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}
 80096a2:	bf00      	nop
 80096a4:	0800a8db 	.word	0x0800a8db
 80096a8:	0800a975 	.word	0x0800a975
 80096ac:	0800aaed 	.word	0x0800aaed

080096b0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b08a      	sub	sp, #40	; 0x28
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	60f8      	str	r0, [r7, #12]
 80096b8:	60b9      	str	r1, [r7, #8]
 80096ba:	4613      	mov	r3, r2
 80096bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80096c2:	2b20      	cmp	r3, #32
 80096c4:	d142      	bne.n	800974c <HAL_UART_Receive_DMA+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d002      	beq.n	80096d2 <HAL_UART_Receive_DMA+0x22>
 80096cc:	88fb      	ldrh	r3, [r7, #6]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d101      	bne.n	80096d6 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80096d2:	2301      	movs	r3, #1
 80096d4:	e03b      	b.n	800974e <HAL_UART_Receive_DMA+0x9e>
    }

    __HAL_LOCK(huart);
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80096dc:	2b01      	cmp	r3, #1
 80096de:	d101      	bne.n	80096e4 <HAL_UART_Receive_DMA+0x34>
 80096e0:	2302      	movs	r3, #2
 80096e2:	e034      	b.n	800974e <HAL_UART_Receive_DMA+0x9e>
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	2201      	movs	r2, #1
 80096e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2200      	movs	r2, #0
 80096f0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a18      	ldr	r2, [pc, #96]	; (8009758 <HAL_UART_Receive_DMA+0xa8>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d01f      	beq.n	800973c <HAL_UART_Receive_DMA+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	685b      	ldr	r3, [r3, #4]
 8009702:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009706:	2b00      	cmp	r3, #0
 8009708:	d018      	beq.n	800973c <HAL_UART_Receive_DMA+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009710:	697b      	ldr	r3, [r7, #20]
 8009712:	e853 3f00 	ldrex	r3, [r3]
 8009716:	613b      	str	r3, [r7, #16]
   return(result);
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800971e:	627b      	str	r3, [r7, #36]	; 0x24
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	461a      	mov	r2, r3
 8009726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009728:	623b      	str	r3, [r7, #32]
 800972a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800972c:	69f9      	ldr	r1, [r7, #28]
 800972e:	6a3a      	ldr	r2, [r7, #32]
 8009730:	e841 2300 	strex	r3, r2, [r1]
 8009734:	61bb      	str	r3, [r7, #24]
   return(result);
 8009736:	69bb      	ldr	r3, [r7, #24]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d1e6      	bne.n	800970a <HAL_UART_Receive_DMA+0x5a>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800973c:	88fb      	ldrh	r3, [r7, #6]
 800973e:	461a      	mov	r2, r3
 8009740:	68b9      	ldr	r1, [r7, #8]
 8009742:	68f8      	ldr	r0, [r7, #12]
 8009744:	f000 ff9a 	bl	800a67c <UART_Start_Receive_DMA>
 8009748:	4603      	mov	r3, r0
 800974a:	e000      	b.n	800974e <HAL_UART_Receive_DMA+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800974c:	2302      	movs	r3, #2
  }
}
 800974e:	4618      	mov	r0, r3
 8009750:	3728      	adds	r7, #40	; 0x28
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
 8009756:	bf00      	nop
 8009758:	40008000 	.word	0x40008000

0800975c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b090      	sub	sp, #64	; 0x40
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009768:	63fb      	str	r3, [r7, #60]	; 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800976e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800977a:	2b80      	cmp	r3, #128	; 0x80
 800977c:	d139      	bne.n	80097f2 <HAL_UART_DMAStop+0x96>
 800977e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009780:	2b21      	cmp	r3, #33	; 0x21
 8009782:	d136      	bne.n	80097f2 <HAL_UART_DMAStop+0x96>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	3308      	adds	r3, #8
 800978a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800978c:	6a3b      	ldr	r3, [r7, #32]
 800978e:	e853 3f00 	ldrex	r3, [r3]
 8009792:	61fb      	str	r3, [r7, #28]
   return(result);
 8009794:	69fb      	ldr	r3, [r7, #28]
 8009796:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800979a:	637b      	str	r3, [r7, #52]	; 0x34
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	3308      	adds	r3, #8
 80097a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80097a4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80097a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80097aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80097ac:	e841 2300 	strex	r3, r2, [r1]
 80097b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80097b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d1e5      	bne.n	8009784 <HAL_UART_DMAStop+0x28>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d015      	beq.n	80097ec <HAL_UART_DMAStop+0x90>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097c4:	4618      	mov	r0, r3
 80097c6:	f7fc fe43 	bl	8006450 <HAL_DMA_Abort>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d00d      	beq.n	80097ec <HAL_UART_DMAStop+0x90>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097d4:	4618      	mov	r0, r3
 80097d6:	f7fc ff69 	bl	80066ac <HAL_DMA_GetError>
 80097da:	4603      	mov	r3, r0
 80097dc:	2b20      	cmp	r3, #32
 80097de:	d105      	bne.n	80097ec <HAL_UART_DMAStop+0x90>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2210      	movs	r2, #16
 80097e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80097e8:	2303      	movs	r3, #3
 80097ea:	e044      	b.n	8009876 <HAL_UART_DMAStop+0x11a>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f000 ffeb 	bl	800a7c8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	689b      	ldr	r3, [r3, #8]
 80097f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097fc:	2b40      	cmp	r3, #64	; 0x40
 80097fe:	d139      	bne.n	8009874 <HAL_UART_DMAStop+0x118>
 8009800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009802:	2b22      	cmp	r3, #34	; 0x22
 8009804:	d136      	bne.n	8009874 <HAL_UART_DMAStop+0x118>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	3308      	adds	r3, #8
 800980c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	e853 3f00 	ldrex	r3, [r3]
 8009814:	60bb      	str	r3, [r7, #8]
   return(result);
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800981c:	633b      	str	r3, [r7, #48]	; 0x30
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	3308      	adds	r3, #8
 8009824:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009826:	61ba      	str	r2, [r7, #24]
 8009828:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800982a:	6979      	ldr	r1, [r7, #20]
 800982c:	69ba      	ldr	r2, [r7, #24]
 800982e:	e841 2300 	strex	r3, r2, [r1]
 8009832:	613b      	str	r3, [r7, #16]
   return(result);
 8009834:	693b      	ldr	r3, [r7, #16]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d1e5      	bne.n	8009806 <HAL_UART_DMAStop+0xaa>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800983e:	2b00      	cmp	r3, #0
 8009840:	d015      	beq.n	800986e <HAL_UART_DMAStop+0x112>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009846:	4618      	mov	r0, r3
 8009848:	f7fc fe02 	bl	8006450 <HAL_DMA_Abort>
 800984c:	4603      	mov	r3, r0
 800984e:	2b00      	cmp	r3, #0
 8009850:	d00d      	beq.n	800986e <HAL_UART_DMAStop+0x112>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009856:	4618      	mov	r0, r3
 8009858:	f7fc ff28 	bl	80066ac <HAL_DMA_GetError>
 800985c:	4603      	mov	r3, r0
 800985e:	2b20      	cmp	r3, #32
 8009860:	d105      	bne.n	800986e <HAL_UART_DMAStop+0x112>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2210      	movs	r2, #16
 8009866:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800986a:	2303      	movs	r3, #3
 800986c:	e003      	b.n	8009876 <HAL_UART_DMAStop+0x11a>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f000 ffd0 	bl	800a814 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8009874:	2300      	movs	r3, #0
}
 8009876:	4618      	mov	r0, r3
 8009878:	3740      	adds	r7, #64	; 0x40
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
	...

08009880 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b0ba      	sub	sp, #232	; 0xe8
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	69db      	ldr	r3, [r3, #28]
 800988e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	689b      	ldr	r3, [r3, #8]
 80098a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80098a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80098aa:	f640 030f 	movw	r3, #2063	; 0x80f
 80098ae:	4013      	ands	r3, r2
 80098b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80098b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d115      	bne.n	80098e8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80098bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098c0:	f003 0320 	and.w	r3, r3, #32
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d00f      	beq.n	80098e8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80098c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098cc:	f003 0320 	and.w	r3, r3, #32
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d009      	beq.n	80098e8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80098d8:	2b00      	cmp	r3, #0
 80098da:	f000 82a6 	beq.w	8009e2a <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	4798      	blx	r3
      }
      return;
 80098e6:	e2a0      	b.n	8009e2a <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80098e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	f000 8117 	beq.w	8009b20 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80098f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098f6:	f003 0301 	and.w	r3, r3, #1
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d106      	bne.n	800990c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80098fe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009902:	4b85      	ldr	r3, [pc, #532]	; (8009b18 <HAL_UART_IRQHandler+0x298>)
 8009904:	4013      	ands	r3, r2
 8009906:	2b00      	cmp	r3, #0
 8009908:	f000 810a 	beq.w	8009b20 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800990c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009910:	f003 0301 	and.w	r3, r3, #1
 8009914:	2b00      	cmp	r3, #0
 8009916:	d011      	beq.n	800993c <HAL_UART_IRQHandler+0xbc>
 8009918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800991c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009920:	2b00      	cmp	r3, #0
 8009922:	d00b      	beq.n	800993c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	2201      	movs	r2, #1
 800992a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009932:	f043 0201 	orr.w	r2, r3, #1
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800993c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009940:	f003 0302 	and.w	r3, r3, #2
 8009944:	2b00      	cmp	r3, #0
 8009946:	d011      	beq.n	800996c <HAL_UART_IRQHandler+0xec>
 8009948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800994c:	f003 0301 	and.w	r3, r3, #1
 8009950:	2b00      	cmp	r3, #0
 8009952:	d00b      	beq.n	800996c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	2202      	movs	r2, #2
 800995a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009962:	f043 0204 	orr.w	r2, r3, #4
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800996c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009970:	f003 0304 	and.w	r3, r3, #4
 8009974:	2b00      	cmp	r3, #0
 8009976:	d011      	beq.n	800999c <HAL_UART_IRQHandler+0x11c>
 8009978:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800997c:	f003 0301 	and.w	r3, r3, #1
 8009980:	2b00      	cmp	r3, #0
 8009982:	d00b      	beq.n	800999c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	2204      	movs	r2, #4
 800998a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009992:	f043 0202 	orr.w	r2, r3, #2
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800999c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099a0:	f003 0308 	and.w	r3, r3, #8
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d017      	beq.n	80099d8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80099a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80099ac:	f003 0320 	and.w	r3, r3, #32
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d105      	bne.n	80099c0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80099b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80099b8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d00b      	beq.n	80099d8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	2208      	movs	r2, #8
 80099c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80099ce:	f043 0208 	orr.w	r2, r3, #8
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80099d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d012      	beq.n	8009a0a <HAL_UART_IRQHandler+0x18a>
 80099e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80099e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d00c      	beq.n	8009a0a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80099f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009a00:	f043 0220 	orr.w	r2, r3, #32
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	f000 820c 	beq.w	8009e2e <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a1a:	f003 0320 	and.w	r3, r3, #32
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d00d      	beq.n	8009a3e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009a22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a26:	f003 0320 	and.w	r3, r3, #32
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d007      	beq.n	8009a3e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d003      	beq.n	8009a3e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009a44:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a52:	2b40      	cmp	r3, #64	; 0x40
 8009a54:	d005      	beq.n	8009a62 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009a56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009a5a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d04f      	beq.n	8009b02 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f000 fed6 	bl	800a814 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a72:	2b40      	cmp	r3, #64	; 0x40
 8009a74:	d141      	bne.n	8009afa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	3308      	adds	r3, #8
 8009a7c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a80:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009a84:	e853 3f00 	ldrex	r3, [r3]
 8009a88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009a8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009a90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	3308      	adds	r3, #8
 8009a9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009aa2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009aa6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aaa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009aae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009ab2:	e841 2300 	strex	r3, r2, [r1]
 8009ab6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009aba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d1d9      	bne.n	8009a76 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d013      	beq.n	8009af2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ace:	4a13      	ldr	r2, [pc, #76]	; (8009b1c <HAL_UART_IRQHandler+0x29c>)
 8009ad0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f7fc fcf8 	bl	80064cc <HAL_DMA_Abort_IT>
 8009adc:	4603      	mov	r3, r0
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d017      	beq.n	8009b12 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ae8:	687a      	ldr	r2, [r7, #4]
 8009aea:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8009aec:	4610      	mov	r0, r2
 8009aee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009af0:	e00f      	b.n	8009b12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f000 f9ba 	bl	8009e6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009af8:	e00b      	b.n	8009b12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f000 f9b6 	bl	8009e6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b00:	e007      	b.n	8009b12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009b02:	6878      	ldr	r0, [r7, #4]
 8009b04:	f000 f9b2 	bl	8009e6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8009b10:	e18d      	b.n	8009e2e <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b12:	bf00      	nop
    return;
 8009b14:	e18b      	b.n	8009e2e <HAL_UART_IRQHandler+0x5ae>
 8009b16:	bf00      	nop
 8009b18:	04000120 	.word	0x04000120
 8009b1c:	0800ab69 	.word	0x0800ab69

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b24:	2b01      	cmp	r3, #1
 8009b26:	f040 8146 	bne.w	8009db6 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b2e:	f003 0310 	and.w	r3, r3, #16
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	f000 813f 	beq.w	8009db6 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009b38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b3c:	f003 0310 	and.w	r3, r3, #16
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f000 8138 	beq.w	8009db6 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	2210      	movs	r2, #16
 8009b4c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	689b      	ldr	r3, [r3, #8]
 8009b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b58:	2b40      	cmp	r3, #64	; 0x40
 8009b5a:	f040 80b4 	bne.w	8009cc6 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009b6a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	f000 815f 	beq.w	8009e32 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009b7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009b7e:	429a      	cmp	r2, r3
 8009b80:	f080 8157 	bcs.w	8009e32 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009b8a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f003 0320 	and.w	r3, r3, #32
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	f040 8085 	bne.w	8009caa <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009bac:	e853 3f00 	ldrex	r3, [r3]
 8009bb0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009bb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009bb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009bbc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	461a      	mov	r2, r3
 8009bc6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009bca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009bce:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009bd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009bda:	e841 2300 	strex	r3, r2, [r1]
 8009bde:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009be2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d1da      	bne.n	8009ba0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	3308      	adds	r3, #8
 8009bf0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009bf4:	e853 3f00 	ldrex	r3, [r3]
 8009bf8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009bfa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009bfc:	f023 0301 	bic.w	r3, r3, #1
 8009c00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	3308      	adds	r3, #8
 8009c0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009c0e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009c12:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c14:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009c16:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009c1a:	e841 2300 	strex	r3, r2, [r1]
 8009c1e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009c20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d1e1      	bne.n	8009bea <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	3308      	adds	r3, #8
 8009c2c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009c30:	e853 3f00 	ldrex	r3, [r3]
 8009c34:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009c36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	3308      	adds	r3, #8
 8009c46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009c4a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009c4c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c4e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009c50:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009c52:	e841 2300 	strex	r3, r2, [r1]
 8009c56:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009c58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d1e3      	bne.n	8009c26 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2220      	movs	r2, #32
 8009c62:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009c72:	e853 3f00 	ldrex	r3, [r3]
 8009c76:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009c78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c7a:	f023 0310 	bic.w	r3, r3, #16
 8009c7e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	461a      	mov	r2, r3
 8009c88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009c8c:	65bb      	str	r3, [r7, #88]	; 0x58
 8009c8e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c90:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009c92:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009c94:	e841 2300 	strex	r3, r2, [r1]
 8009c98:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009c9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d1e4      	bne.n	8009c6a <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f7fc fbd3 	bl	8006450 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009cb6:	b29b      	uxth	r3, r3
 8009cb8:	1ad3      	subs	r3, r2, r3
 8009cba:	b29b      	uxth	r3, r3
 8009cbc:	4619      	mov	r1, r3
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f000 f8de 	bl	8009e80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009cc4:	e0b5      	b.n	8009e32 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009cd2:	b29b      	uxth	r3, r3
 8009cd4:	1ad3      	subs	r3, r2, r3
 8009cd6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	f000 80a7 	beq.w	8009e36 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8009ce8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	f000 80a2 	beq.w	8009e36 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cfa:	e853 3f00 	ldrex	r3, [r3]
 8009cfe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d02:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009d06:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	461a      	mov	r2, r3
 8009d10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009d14:	647b      	str	r3, [r7, #68]	; 0x44
 8009d16:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d18:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009d1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009d1c:	e841 2300 	strex	r3, r2, [r1]
 8009d20:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009d22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d1e4      	bne.n	8009cf2 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	3308      	adds	r3, #8
 8009d2e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d32:	e853 3f00 	ldrex	r3, [r3]
 8009d36:	623b      	str	r3, [r7, #32]
   return(result);
 8009d38:	6a3b      	ldr	r3, [r7, #32]
 8009d3a:	f023 0301 	bic.w	r3, r3, #1
 8009d3e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	3308      	adds	r3, #8
 8009d48:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009d4c:	633a      	str	r2, [r7, #48]	; 0x30
 8009d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009d52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009d54:	e841 2300 	strex	r3, r2, [r1]
 8009d58:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d1e3      	bne.n	8009d28 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2220      	movs	r2, #32
 8009d64:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	e853 3f00 	ldrex	r3, [r3]
 8009d7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f023 0310 	bic.w	r3, r3, #16
 8009d86:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	461a      	mov	r2, r3
 8009d90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009d94:	61fb      	str	r3, [r7, #28]
 8009d96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d98:	69b9      	ldr	r1, [r7, #24]
 8009d9a:	69fa      	ldr	r2, [r7, #28]
 8009d9c:	e841 2300 	strex	r3, r2, [r1]
 8009da0:	617b      	str	r3, [r7, #20]
   return(result);
 8009da2:	697b      	ldr	r3, [r7, #20]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d1e4      	bne.n	8009d72 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009da8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009dac:	4619      	mov	r1, r3
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	f000 f866 	bl	8009e80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009db4:	e03f      	b.n	8009e36 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009dba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d00e      	beq.n	8009de0 <HAL_UART_IRQHandler+0x560>
 8009dc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009dc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d008      	beq.n	8009de0 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009dd6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f000 ff05 	bl	800abe8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009dde:	e02d      	b.n	8009e3c <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009de0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d00e      	beq.n	8009e0a <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009df0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d008      	beq.n	8009e0a <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d01c      	beq.n	8009e3a <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	4798      	blx	r3
    }
    return;
 8009e08:	e017      	b.n	8009e3a <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d012      	beq.n	8009e3c <HAL_UART_IRQHandler+0x5bc>
 8009e16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d00c      	beq.n	8009e3c <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f000 feb6 	bl	800ab94 <UART_EndTransmit_IT>
    return;
 8009e28:	e008      	b.n	8009e3c <HAL_UART_IRQHandler+0x5bc>
      return;
 8009e2a:	bf00      	nop
 8009e2c:	e006      	b.n	8009e3c <HAL_UART_IRQHandler+0x5bc>
    return;
 8009e2e:	bf00      	nop
 8009e30:	e004      	b.n	8009e3c <HAL_UART_IRQHandler+0x5bc>
      return;
 8009e32:	bf00      	nop
 8009e34:	e002      	b.n	8009e3c <HAL_UART_IRQHandler+0x5bc>
      return;
 8009e36:	bf00      	nop
 8009e38:	e000      	b.n	8009e3c <HAL_UART_IRQHandler+0x5bc>
    return;
 8009e3a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8009e3c:	37e8      	adds	r7, #232	; 0xe8
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}
 8009e42:	bf00      	nop

08009e44 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b083      	sub	sp, #12
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009e4c:	bf00      	nop
 8009e4e:	370c      	adds	r7, #12
 8009e50:	46bd      	mov	sp, r7
 8009e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e56:	4770      	bx	lr

08009e58 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b083      	sub	sp, #12
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009e60:	bf00      	nop
 8009e62:	370c      	adds	r7, #12
 8009e64:	46bd      	mov	sp, r7
 8009e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6a:	4770      	bx	lr

08009e6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	b083      	sub	sp, #12
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009e74:	bf00      	nop
 8009e76:	370c      	adds	r7, #12
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7e:	4770      	bx	lr

08009e80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009e80:	b480      	push	{r7}
 8009e82:	b083      	sub	sp, #12
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
 8009e88:	460b      	mov	r3, r1
 8009e8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009e8c:	bf00      	nop
 8009e8e:	370c      	adds	r7, #12
 8009e90:	46bd      	mov	sp, r7
 8009e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e96:	4770      	bx	lr

08009e98 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b083      	sub	sp, #12
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	370c      	adds	r7, #12
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr
	...

08009eb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009eb4:	b5b0      	push	{r4, r5, r7, lr}
 8009eb6:	b088      	sub	sp, #32
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	689a      	ldr	r2, [r3, #8]
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	691b      	ldr	r3, [r3, #16]
 8009ec8:	431a      	orrs	r2, r3
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	695b      	ldr	r3, [r3, #20]
 8009ece:	431a      	orrs	r2, r3
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	69db      	ldr	r3, [r3, #28]
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	681a      	ldr	r2, [r3, #0]
 8009ede:	4baa      	ldr	r3, [pc, #680]	; (800a188 <UART_SetConfig+0x2d4>)
 8009ee0:	4013      	ands	r3, r2
 8009ee2:	687a      	ldr	r2, [r7, #4]
 8009ee4:	6812      	ldr	r2, [r2, #0]
 8009ee6:	69f9      	ldr	r1, [r7, #28]
 8009ee8:	430b      	orrs	r3, r1
 8009eea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	685b      	ldr	r3, [r3, #4]
 8009ef2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	68da      	ldr	r2, [r3, #12]
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	430a      	orrs	r2, r1
 8009f00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	699b      	ldr	r3, [r3, #24]
 8009f06:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a9f      	ldr	r2, [pc, #636]	; (800a18c <UART_SetConfig+0x2d8>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d004      	beq.n	8009f1c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6a1b      	ldr	r3, [r3, #32]
 8009f16:	69fa      	ldr	r2, [r7, #28]
 8009f18:	4313      	orrs	r3, r2
 8009f1a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	689b      	ldr	r3, [r3, #8]
 8009f22:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	69fa      	ldr	r2, [r7, #28]
 8009f2c:	430a      	orrs	r2, r1
 8009f2e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	4a96      	ldr	r2, [pc, #600]	; (800a190 <UART_SetConfig+0x2dc>)
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d121      	bne.n	8009f7e <UART_SetConfig+0xca>
 8009f3a:	4b96      	ldr	r3, [pc, #600]	; (800a194 <UART_SetConfig+0x2e0>)
 8009f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f40:	f003 0303 	and.w	r3, r3, #3
 8009f44:	2b03      	cmp	r3, #3
 8009f46:	d817      	bhi.n	8009f78 <UART_SetConfig+0xc4>
 8009f48:	a201      	add	r2, pc, #4	; (adr r2, 8009f50 <UART_SetConfig+0x9c>)
 8009f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f4e:	bf00      	nop
 8009f50:	08009f61 	.word	0x08009f61
 8009f54:	08009f6d 	.word	0x08009f6d
 8009f58:	08009f67 	.word	0x08009f67
 8009f5c:	08009f73 	.word	0x08009f73
 8009f60:	2301      	movs	r3, #1
 8009f62:	76fb      	strb	r3, [r7, #27]
 8009f64:	e096      	b.n	800a094 <UART_SetConfig+0x1e0>
 8009f66:	2302      	movs	r3, #2
 8009f68:	76fb      	strb	r3, [r7, #27]
 8009f6a:	e093      	b.n	800a094 <UART_SetConfig+0x1e0>
 8009f6c:	2304      	movs	r3, #4
 8009f6e:	76fb      	strb	r3, [r7, #27]
 8009f70:	e090      	b.n	800a094 <UART_SetConfig+0x1e0>
 8009f72:	2308      	movs	r3, #8
 8009f74:	76fb      	strb	r3, [r7, #27]
 8009f76:	e08d      	b.n	800a094 <UART_SetConfig+0x1e0>
 8009f78:	2310      	movs	r3, #16
 8009f7a:	76fb      	strb	r3, [r7, #27]
 8009f7c:	e08a      	b.n	800a094 <UART_SetConfig+0x1e0>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4a85      	ldr	r2, [pc, #532]	; (800a198 <UART_SetConfig+0x2e4>)
 8009f84:	4293      	cmp	r3, r2
 8009f86:	d132      	bne.n	8009fee <UART_SetConfig+0x13a>
 8009f88:	4b82      	ldr	r3, [pc, #520]	; (800a194 <UART_SetConfig+0x2e0>)
 8009f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f8e:	f003 030c 	and.w	r3, r3, #12
 8009f92:	2b0c      	cmp	r3, #12
 8009f94:	d828      	bhi.n	8009fe8 <UART_SetConfig+0x134>
 8009f96:	a201      	add	r2, pc, #4	; (adr r2, 8009f9c <UART_SetConfig+0xe8>)
 8009f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f9c:	08009fd1 	.word	0x08009fd1
 8009fa0:	08009fe9 	.word	0x08009fe9
 8009fa4:	08009fe9 	.word	0x08009fe9
 8009fa8:	08009fe9 	.word	0x08009fe9
 8009fac:	08009fdd 	.word	0x08009fdd
 8009fb0:	08009fe9 	.word	0x08009fe9
 8009fb4:	08009fe9 	.word	0x08009fe9
 8009fb8:	08009fe9 	.word	0x08009fe9
 8009fbc:	08009fd7 	.word	0x08009fd7
 8009fc0:	08009fe9 	.word	0x08009fe9
 8009fc4:	08009fe9 	.word	0x08009fe9
 8009fc8:	08009fe9 	.word	0x08009fe9
 8009fcc:	08009fe3 	.word	0x08009fe3
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	76fb      	strb	r3, [r7, #27]
 8009fd4:	e05e      	b.n	800a094 <UART_SetConfig+0x1e0>
 8009fd6:	2302      	movs	r3, #2
 8009fd8:	76fb      	strb	r3, [r7, #27]
 8009fda:	e05b      	b.n	800a094 <UART_SetConfig+0x1e0>
 8009fdc:	2304      	movs	r3, #4
 8009fde:	76fb      	strb	r3, [r7, #27]
 8009fe0:	e058      	b.n	800a094 <UART_SetConfig+0x1e0>
 8009fe2:	2308      	movs	r3, #8
 8009fe4:	76fb      	strb	r3, [r7, #27]
 8009fe6:	e055      	b.n	800a094 <UART_SetConfig+0x1e0>
 8009fe8:	2310      	movs	r3, #16
 8009fea:	76fb      	strb	r3, [r7, #27]
 8009fec:	e052      	b.n	800a094 <UART_SetConfig+0x1e0>
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	4a6a      	ldr	r2, [pc, #424]	; (800a19c <UART_SetConfig+0x2e8>)
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	d120      	bne.n	800a03a <UART_SetConfig+0x186>
 8009ff8:	4b66      	ldr	r3, [pc, #408]	; (800a194 <UART_SetConfig+0x2e0>)
 8009ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ffe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a002:	2b30      	cmp	r3, #48	; 0x30
 800a004:	d013      	beq.n	800a02e <UART_SetConfig+0x17a>
 800a006:	2b30      	cmp	r3, #48	; 0x30
 800a008:	d814      	bhi.n	800a034 <UART_SetConfig+0x180>
 800a00a:	2b20      	cmp	r3, #32
 800a00c:	d009      	beq.n	800a022 <UART_SetConfig+0x16e>
 800a00e:	2b20      	cmp	r3, #32
 800a010:	d810      	bhi.n	800a034 <UART_SetConfig+0x180>
 800a012:	2b00      	cmp	r3, #0
 800a014:	d002      	beq.n	800a01c <UART_SetConfig+0x168>
 800a016:	2b10      	cmp	r3, #16
 800a018:	d006      	beq.n	800a028 <UART_SetConfig+0x174>
 800a01a:	e00b      	b.n	800a034 <UART_SetConfig+0x180>
 800a01c:	2300      	movs	r3, #0
 800a01e:	76fb      	strb	r3, [r7, #27]
 800a020:	e038      	b.n	800a094 <UART_SetConfig+0x1e0>
 800a022:	2302      	movs	r3, #2
 800a024:	76fb      	strb	r3, [r7, #27]
 800a026:	e035      	b.n	800a094 <UART_SetConfig+0x1e0>
 800a028:	2304      	movs	r3, #4
 800a02a:	76fb      	strb	r3, [r7, #27]
 800a02c:	e032      	b.n	800a094 <UART_SetConfig+0x1e0>
 800a02e:	2308      	movs	r3, #8
 800a030:	76fb      	strb	r3, [r7, #27]
 800a032:	e02f      	b.n	800a094 <UART_SetConfig+0x1e0>
 800a034:	2310      	movs	r3, #16
 800a036:	76fb      	strb	r3, [r7, #27]
 800a038:	e02c      	b.n	800a094 <UART_SetConfig+0x1e0>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	4a53      	ldr	r2, [pc, #332]	; (800a18c <UART_SetConfig+0x2d8>)
 800a040:	4293      	cmp	r3, r2
 800a042:	d125      	bne.n	800a090 <UART_SetConfig+0x1dc>
 800a044:	4b53      	ldr	r3, [pc, #332]	; (800a194 <UART_SetConfig+0x2e0>)
 800a046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a04a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a04e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a052:	d017      	beq.n	800a084 <UART_SetConfig+0x1d0>
 800a054:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a058:	d817      	bhi.n	800a08a <UART_SetConfig+0x1d6>
 800a05a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a05e:	d00b      	beq.n	800a078 <UART_SetConfig+0x1c4>
 800a060:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a064:	d811      	bhi.n	800a08a <UART_SetConfig+0x1d6>
 800a066:	2b00      	cmp	r3, #0
 800a068:	d003      	beq.n	800a072 <UART_SetConfig+0x1be>
 800a06a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a06e:	d006      	beq.n	800a07e <UART_SetConfig+0x1ca>
 800a070:	e00b      	b.n	800a08a <UART_SetConfig+0x1d6>
 800a072:	2300      	movs	r3, #0
 800a074:	76fb      	strb	r3, [r7, #27]
 800a076:	e00d      	b.n	800a094 <UART_SetConfig+0x1e0>
 800a078:	2302      	movs	r3, #2
 800a07a:	76fb      	strb	r3, [r7, #27]
 800a07c:	e00a      	b.n	800a094 <UART_SetConfig+0x1e0>
 800a07e:	2304      	movs	r3, #4
 800a080:	76fb      	strb	r3, [r7, #27]
 800a082:	e007      	b.n	800a094 <UART_SetConfig+0x1e0>
 800a084:	2308      	movs	r3, #8
 800a086:	76fb      	strb	r3, [r7, #27]
 800a088:	e004      	b.n	800a094 <UART_SetConfig+0x1e0>
 800a08a:	2310      	movs	r3, #16
 800a08c:	76fb      	strb	r3, [r7, #27]
 800a08e:	e001      	b.n	800a094 <UART_SetConfig+0x1e0>
 800a090:	2310      	movs	r3, #16
 800a092:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	4a3c      	ldr	r2, [pc, #240]	; (800a18c <UART_SetConfig+0x2d8>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	f040 8082 	bne.w	800a1a4 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a0a0:	7efb      	ldrb	r3, [r7, #27]
 800a0a2:	2b08      	cmp	r3, #8
 800a0a4:	d823      	bhi.n	800a0ee <UART_SetConfig+0x23a>
 800a0a6:	a201      	add	r2, pc, #4	; (adr r2, 800a0ac <UART_SetConfig+0x1f8>)
 800a0a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0ac:	0800a0d1 	.word	0x0800a0d1
 800a0b0:	0800a0ef 	.word	0x0800a0ef
 800a0b4:	0800a0d9 	.word	0x0800a0d9
 800a0b8:	0800a0ef 	.word	0x0800a0ef
 800a0bc:	0800a0df 	.word	0x0800a0df
 800a0c0:	0800a0ef 	.word	0x0800a0ef
 800a0c4:	0800a0ef 	.word	0x0800a0ef
 800a0c8:	0800a0ef 	.word	0x0800a0ef
 800a0cc:	0800a0e7 	.word	0x0800a0e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a0d0:	f7fd fd7e 	bl	8007bd0 <HAL_RCC_GetPCLK1Freq>
 800a0d4:	6178      	str	r0, [r7, #20]
        break;
 800a0d6:	e00f      	b.n	800a0f8 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a0d8:	4b31      	ldr	r3, [pc, #196]	; (800a1a0 <UART_SetConfig+0x2ec>)
 800a0da:	617b      	str	r3, [r7, #20]
        break;
 800a0dc:	e00c      	b.n	800a0f8 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a0de:	f7fd fcdf 	bl	8007aa0 <HAL_RCC_GetSysClockFreq>
 800a0e2:	6178      	str	r0, [r7, #20]
        break;
 800a0e4:	e008      	b.n	800a0f8 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a0e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a0ea:	617b      	str	r3, [r7, #20]
        break;
 800a0ec:	e004      	b.n	800a0f8 <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	76bb      	strb	r3, [r7, #26]
        break;
 800a0f6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a0f8:	697b      	ldr	r3, [r7, #20]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	f000 8100 	beq.w	800a300 <UART_SetConfig+0x44c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	685a      	ldr	r2, [r3, #4]
 800a104:	4613      	mov	r3, r2
 800a106:	005b      	lsls	r3, r3, #1
 800a108:	4413      	add	r3, r2
 800a10a:	697a      	ldr	r2, [r7, #20]
 800a10c:	429a      	cmp	r2, r3
 800a10e:	d305      	bcc.n	800a11c <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a116:	697a      	ldr	r2, [r7, #20]
 800a118:	429a      	cmp	r2, r3
 800a11a:	d902      	bls.n	800a122 <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 800a11c:	2301      	movs	r3, #1
 800a11e:	76bb      	strb	r3, [r7, #26]
 800a120:	e0ee      	b.n	800a300 <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a122:	697b      	ldr	r3, [r7, #20]
 800a124:	4618      	mov	r0, r3
 800a126:	f04f 0100 	mov.w	r1, #0
 800a12a:	f04f 0200 	mov.w	r2, #0
 800a12e:	f04f 0300 	mov.w	r3, #0
 800a132:	020b      	lsls	r3, r1, #8
 800a134:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a138:	0202      	lsls	r2, r0, #8
 800a13a:	6879      	ldr	r1, [r7, #4]
 800a13c:	6849      	ldr	r1, [r1, #4]
 800a13e:	0849      	lsrs	r1, r1, #1
 800a140:	4608      	mov	r0, r1
 800a142:	f04f 0100 	mov.w	r1, #0
 800a146:	1814      	adds	r4, r2, r0
 800a148:	eb43 0501 	adc.w	r5, r3, r1
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	685b      	ldr	r3, [r3, #4]
 800a150:	461a      	mov	r2, r3
 800a152:	f04f 0300 	mov.w	r3, #0
 800a156:	4620      	mov	r0, r4
 800a158:	4629      	mov	r1, r5
 800a15a:	f7f6 fd95 	bl	8000c88 <__aeabi_uldivmod>
 800a15e:	4602      	mov	r2, r0
 800a160:	460b      	mov	r3, r1
 800a162:	4613      	mov	r3, r2
 800a164:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a166:	693b      	ldr	r3, [r7, #16]
 800a168:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a16c:	d308      	bcc.n	800a180 <UART_SetConfig+0x2cc>
 800a16e:	693b      	ldr	r3, [r7, #16]
 800a170:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a174:	d204      	bcs.n	800a180 <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	693a      	ldr	r2, [r7, #16]
 800a17c:	60da      	str	r2, [r3, #12]
 800a17e:	e0bf      	b.n	800a300 <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 800a180:	2301      	movs	r3, #1
 800a182:	76bb      	strb	r3, [r7, #26]
 800a184:	e0bc      	b.n	800a300 <UART_SetConfig+0x44c>
 800a186:	bf00      	nop
 800a188:	efff69f3 	.word	0xefff69f3
 800a18c:	40008000 	.word	0x40008000
 800a190:	40013800 	.word	0x40013800
 800a194:	40021000 	.word	0x40021000
 800a198:	40004400 	.word	0x40004400
 800a19c:	40004800 	.word	0x40004800
 800a1a0:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	69db      	ldr	r3, [r3, #28]
 800a1a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a1ac:	d15b      	bne.n	800a266 <UART_SetConfig+0x3b2>
  {
    switch (clocksource)
 800a1ae:	7efb      	ldrb	r3, [r7, #27]
 800a1b0:	2b08      	cmp	r3, #8
 800a1b2:	d828      	bhi.n	800a206 <UART_SetConfig+0x352>
 800a1b4:	a201      	add	r2, pc, #4	; (adr r2, 800a1bc <UART_SetConfig+0x308>)
 800a1b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ba:	bf00      	nop
 800a1bc:	0800a1e1 	.word	0x0800a1e1
 800a1c0:	0800a1e9 	.word	0x0800a1e9
 800a1c4:	0800a1f1 	.word	0x0800a1f1
 800a1c8:	0800a207 	.word	0x0800a207
 800a1cc:	0800a1f7 	.word	0x0800a1f7
 800a1d0:	0800a207 	.word	0x0800a207
 800a1d4:	0800a207 	.word	0x0800a207
 800a1d8:	0800a207 	.word	0x0800a207
 800a1dc:	0800a1ff 	.word	0x0800a1ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1e0:	f7fd fcf6 	bl	8007bd0 <HAL_RCC_GetPCLK1Freq>
 800a1e4:	6178      	str	r0, [r7, #20]
        break;
 800a1e6:	e013      	b.n	800a210 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a1e8:	f7fd fd08 	bl	8007bfc <HAL_RCC_GetPCLK2Freq>
 800a1ec:	6178      	str	r0, [r7, #20]
        break;
 800a1ee:	e00f      	b.n	800a210 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a1f0:	4b49      	ldr	r3, [pc, #292]	; (800a318 <UART_SetConfig+0x464>)
 800a1f2:	617b      	str	r3, [r7, #20]
        break;
 800a1f4:	e00c      	b.n	800a210 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a1f6:	f7fd fc53 	bl	8007aa0 <HAL_RCC_GetSysClockFreq>
 800a1fa:	6178      	str	r0, [r7, #20]
        break;
 800a1fc:	e008      	b.n	800a210 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a1fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a202:	617b      	str	r3, [r7, #20]
        break;
 800a204:	e004      	b.n	800a210 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 800a206:	2300      	movs	r3, #0
 800a208:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a20a:	2301      	movs	r3, #1
 800a20c:	76bb      	strb	r3, [r7, #26]
        break;
 800a20e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a210:	697b      	ldr	r3, [r7, #20]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d074      	beq.n	800a300 <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a216:	697b      	ldr	r3, [r7, #20]
 800a218:	005a      	lsls	r2, r3, #1
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	685b      	ldr	r3, [r3, #4]
 800a21e:	085b      	lsrs	r3, r3, #1
 800a220:	441a      	add	r2, r3
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	fbb2 f3f3 	udiv	r3, r2, r3
 800a22a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	2b0f      	cmp	r3, #15
 800a230:	d916      	bls.n	800a260 <UART_SetConfig+0x3ac>
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a238:	d212      	bcs.n	800a260 <UART_SetConfig+0x3ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	b29b      	uxth	r3, r3
 800a23e:	f023 030f 	bic.w	r3, r3, #15
 800a242:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	085b      	lsrs	r3, r3, #1
 800a248:	b29b      	uxth	r3, r3
 800a24a:	f003 0307 	and.w	r3, r3, #7
 800a24e:	b29a      	uxth	r2, r3
 800a250:	89fb      	ldrh	r3, [r7, #14]
 800a252:	4313      	orrs	r3, r2
 800a254:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	89fa      	ldrh	r2, [r7, #14]
 800a25c:	60da      	str	r2, [r3, #12]
 800a25e:	e04f      	b.n	800a300 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 800a260:	2301      	movs	r3, #1
 800a262:	76bb      	strb	r3, [r7, #26]
 800a264:	e04c      	b.n	800a300 <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a266:	7efb      	ldrb	r3, [r7, #27]
 800a268:	2b08      	cmp	r3, #8
 800a26a:	d828      	bhi.n	800a2be <UART_SetConfig+0x40a>
 800a26c:	a201      	add	r2, pc, #4	; (adr r2, 800a274 <UART_SetConfig+0x3c0>)
 800a26e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a272:	bf00      	nop
 800a274:	0800a299 	.word	0x0800a299
 800a278:	0800a2a1 	.word	0x0800a2a1
 800a27c:	0800a2a9 	.word	0x0800a2a9
 800a280:	0800a2bf 	.word	0x0800a2bf
 800a284:	0800a2af 	.word	0x0800a2af
 800a288:	0800a2bf 	.word	0x0800a2bf
 800a28c:	0800a2bf 	.word	0x0800a2bf
 800a290:	0800a2bf 	.word	0x0800a2bf
 800a294:	0800a2b7 	.word	0x0800a2b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a298:	f7fd fc9a 	bl	8007bd0 <HAL_RCC_GetPCLK1Freq>
 800a29c:	6178      	str	r0, [r7, #20]
        break;
 800a29e:	e013      	b.n	800a2c8 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a2a0:	f7fd fcac 	bl	8007bfc <HAL_RCC_GetPCLK2Freq>
 800a2a4:	6178      	str	r0, [r7, #20]
        break;
 800a2a6:	e00f      	b.n	800a2c8 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a2a8:	4b1b      	ldr	r3, [pc, #108]	; (800a318 <UART_SetConfig+0x464>)
 800a2aa:	617b      	str	r3, [r7, #20]
        break;
 800a2ac:	e00c      	b.n	800a2c8 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a2ae:	f7fd fbf7 	bl	8007aa0 <HAL_RCC_GetSysClockFreq>
 800a2b2:	6178      	str	r0, [r7, #20]
        break;
 800a2b4:	e008      	b.n	800a2c8 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a2b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a2ba:	617b      	str	r3, [r7, #20]
        break;
 800a2bc:	e004      	b.n	800a2c8 <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	76bb      	strb	r3, [r7, #26]
        break;
 800a2c6:	bf00      	nop
    }

    if (pclk != 0U)
 800a2c8:	697b      	ldr	r3, [r7, #20]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d018      	beq.n	800a300 <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	685b      	ldr	r3, [r3, #4]
 800a2d2:	085a      	lsrs	r2, r3, #1
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	441a      	add	r2, r3
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	685b      	ldr	r3, [r3, #4]
 800a2dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2e0:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a2e2:	693b      	ldr	r3, [r7, #16]
 800a2e4:	2b0f      	cmp	r3, #15
 800a2e6:	d909      	bls.n	800a2fc <UART_SetConfig+0x448>
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a2ee:	d205      	bcs.n	800a2fc <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	b29a      	uxth	r2, r3
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	60da      	str	r2, [r3, #12]
 800a2fa:	e001      	b.n	800a300 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2200      	movs	r2, #0
 800a304:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2200      	movs	r2, #0
 800a30a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a30c:	7ebb      	ldrb	r3, [r7, #26]
}
 800a30e:	4618      	mov	r0, r3
 800a310:	3720      	adds	r7, #32
 800a312:	46bd      	mov	sp, r7
 800a314:	bdb0      	pop	{r4, r5, r7, pc}
 800a316:	bf00      	nop
 800a318:	00f42400 	.word	0x00f42400

0800a31c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a31c:	b480      	push	{r7}
 800a31e:	b083      	sub	sp, #12
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a328:	f003 0301 	and.w	r3, r3, #1
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d00a      	beq.n	800a346 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	685b      	ldr	r3, [r3, #4]
 800a336:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	430a      	orrs	r2, r1
 800a344:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a34a:	f003 0302 	and.w	r3, r3, #2
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d00a      	beq.n	800a368 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	685b      	ldr	r3, [r3, #4]
 800a358:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	430a      	orrs	r2, r1
 800a366:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a36c:	f003 0304 	and.w	r3, r3, #4
 800a370:	2b00      	cmp	r3, #0
 800a372:	d00a      	beq.n	800a38a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	685b      	ldr	r3, [r3, #4]
 800a37a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	430a      	orrs	r2, r1
 800a388:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a38e:	f003 0308 	and.w	r3, r3, #8
 800a392:	2b00      	cmp	r3, #0
 800a394:	d00a      	beq.n	800a3ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	685b      	ldr	r3, [r3, #4]
 800a39c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	430a      	orrs	r2, r1
 800a3aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3b0:	f003 0310 	and.w	r3, r3, #16
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d00a      	beq.n	800a3ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	689b      	ldr	r3, [r3, #8]
 800a3be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	430a      	orrs	r2, r1
 800a3cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3d2:	f003 0320 	and.w	r3, r3, #32
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d00a      	beq.n	800a3f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	689b      	ldr	r3, [r3, #8]
 800a3e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	430a      	orrs	r2, r1
 800a3ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d01a      	beq.n	800a432 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	430a      	orrs	r2, r1
 800a410:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a416:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a41a:	d10a      	bne.n	800a432 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	430a      	orrs	r2, r1
 800a430:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d00a      	beq.n	800a454 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	685b      	ldr	r3, [r3, #4]
 800a444:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	430a      	orrs	r2, r1
 800a452:	605a      	str	r2, [r3, #4]
  }
}
 800a454:	bf00      	nop
 800a456:	370c      	adds	r7, #12
 800a458:	46bd      	mov	sp, r7
 800a45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45e:	4770      	bx	lr

0800a460 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b086      	sub	sp, #24
 800a464:	af02      	add	r7, sp, #8
 800a466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2200      	movs	r2, #0
 800a46c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a470:	f7fa fbc6 	bl	8004c00 <HAL_GetTick>
 800a474:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f003 0308 	and.w	r3, r3, #8
 800a480:	2b08      	cmp	r3, #8
 800a482:	d10e      	bne.n	800a4a2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a484:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a488:	9300      	str	r3, [sp, #0]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2200      	movs	r2, #0
 800a48e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f000 f82d 	bl	800a4f2 <UART_WaitOnFlagUntilTimeout>
 800a498:	4603      	mov	r3, r0
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d001      	beq.n	800a4a2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a49e:	2303      	movs	r3, #3
 800a4a0:	e023      	b.n	800a4ea <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	f003 0304 	and.w	r3, r3, #4
 800a4ac:	2b04      	cmp	r3, #4
 800a4ae:	d10e      	bne.n	800a4ce <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a4b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a4b4:	9300      	str	r3, [sp, #0]
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f000 f817 	bl	800a4f2 <UART_WaitOnFlagUntilTimeout>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d001      	beq.n	800a4ce <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a4ca:	2303      	movs	r3, #3
 800a4cc:	e00d      	b.n	800a4ea <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2220      	movs	r2, #32
 800a4d2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2220      	movs	r2, #32
 800a4d8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a4e8:	2300      	movs	r3, #0
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	3710      	adds	r7, #16
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}

0800a4f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a4f2:	b580      	push	{r7, lr}
 800a4f4:	b09c      	sub	sp, #112	; 0x70
 800a4f6:	af00      	add	r7, sp, #0
 800a4f8:	60f8      	str	r0, [r7, #12]
 800a4fa:	60b9      	str	r1, [r7, #8]
 800a4fc:	603b      	str	r3, [r7, #0]
 800a4fe:	4613      	mov	r3, r2
 800a500:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a502:	e0a5      	b.n	800a650 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a504:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a50a:	f000 80a1 	beq.w	800a650 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a50e:	f7fa fb77 	bl	8004c00 <HAL_GetTick>
 800a512:	4602      	mov	r2, r0
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	1ad3      	subs	r3, r2, r3
 800a518:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a51a:	429a      	cmp	r2, r3
 800a51c:	d302      	bcc.n	800a524 <UART_WaitOnFlagUntilTimeout+0x32>
 800a51e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a520:	2b00      	cmp	r3, #0
 800a522:	d13e      	bne.n	800a5a2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a52a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a52c:	e853 3f00 	ldrex	r3, [r3]
 800a530:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a532:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a534:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a538:	667b      	str	r3, [r7, #100]	; 0x64
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	461a      	mov	r2, r3
 800a540:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a542:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a544:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a546:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a548:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a54a:	e841 2300 	strex	r3, r2, [r1]
 800a54e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a550:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a552:	2b00      	cmp	r3, #0
 800a554:	d1e6      	bne.n	800a524 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	3308      	adds	r3, #8
 800a55c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a55e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a560:	e853 3f00 	ldrex	r3, [r3]
 800a564:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a568:	f023 0301 	bic.w	r3, r3, #1
 800a56c:	663b      	str	r3, [r7, #96]	; 0x60
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	3308      	adds	r3, #8
 800a574:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a576:	64ba      	str	r2, [r7, #72]	; 0x48
 800a578:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a57a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a57c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a57e:	e841 2300 	strex	r3, r2, [r1]
 800a582:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a584:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a586:	2b00      	cmp	r3, #0
 800a588:	d1e5      	bne.n	800a556 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	2220      	movs	r2, #32
 800a58e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	2220      	movs	r2, #32
 800a594:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	2200      	movs	r2, #0
 800a59a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a59e:	2303      	movs	r3, #3
 800a5a0:	e067      	b.n	800a672 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f003 0304 	and.w	r3, r3, #4
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d04f      	beq.n	800a650 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	69db      	ldr	r3, [r3, #28]
 800a5b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a5ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a5be:	d147      	bne.n	800a650 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a5c8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5d2:	e853 3f00 	ldrex	r3, [r3]
 800a5d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a5d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5da:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a5de:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	461a      	mov	r2, r3
 800a5e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5e8:	637b      	str	r3, [r7, #52]	; 0x34
 800a5ea:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a5ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a5f0:	e841 2300 	strex	r3, r2, [r1]
 800a5f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a5f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d1e6      	bne.n	800a5ca <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	3308      	adds	r3, #8
 800a602:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	e853 3f00 	ldrex	r3, [r3]
 800a60a:	613b      	str	r3, [r7, #16]
   return(result);
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	f023 0301 	bic.w	r3, r3, #1
 800a612:	66bb      	str	r3, [r7, #104]	; 0x68
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	3308      	adds	r3, #8
 800a61a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a61c:	623a      	str	r2, [r7, #32]
 800a61e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a620:	69f9      	ldr	r1, [r7, #28]
 800a622:	6a3a      	ldr	r2, [r7, #32]
 800a624:	e841 2300 	strex	r3, r2, [r1]
 800a628:	61bb      	str	r3, [r7, #24]
   return(result);
 800a62a:	69bb      	ldr	r3, [r7, #24]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d1e5      	bne.n	800a5fc <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	2220      	movs	r2, #32
 800a634:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	2220      	movs	r2, #32
 800a63a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	2220      	movs	r2, #32
 800a640:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2200      	movs	r2, #0
 800a648:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a64c:	2303      	movs	r3, #3
 800a64e:	e010      	b.n	800a672 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	69da      	ldr	r2, [r3, #28]
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	4013      	ands	r3, r2
 800a65a:	68ba      	ldr	r2, [r7, #8]
 800a65c:	429a      	cmp	r2, r3
 800a65e:	bf0c      	ite	eq
 800a660:	2301      	moveq	r3, #1
 800a662:	2300      	movne	r3, #0
 800a664:	b2db      	uxtb	r3, r3
 800a666:	461a      	mov	r2, r3
 800a668:	79fb      	ldrb	r3, [r7, #7]
 800a66a:	429a      	cmp	r2, r3
 800a66c:	f43f af4a 	beq.w	800a504 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a670:	2300      	movs	r3, #0
}
 800a672:	4618      	mov	r0, r3
 800a674:	3770      	adds	r7, #112	; 0x70
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}
	...

0800a67c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b096      	sub	sp, #88	; 0x58
 800a680:	af00      	add	r7, sp, #0
 800a682:	60f8      	str	r0, [r7, #12]
 800a684:	60b9      	str	r1, [r7, #8]
 800a686:	4613      	mov	r3, r2
 800a688:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	68ba      	ldr	r2, [r7, #8]
 800a68e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	88fa      	ldrh	r2, [r7, #6]
 800a694:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	2200      	movs	r2, #0
 800a69c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	2222      	movs	r2, #34	; 0x22
 800a6a4:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d02b      	beq.n	800a706 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6b2:	4a42      	ldr	r2, [pc, #264]	; (800a7bc <UART_Start_Receive_DMA+0x140>)
 800a6b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6ba:	4a41      	ldr	r2, [pc, #260]	; (800a7c0 <UART_Start_Receive_DMA+0x144>)
 800a6bc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6c2:	4a40      	ldr	r2, [pc, #256]	; (800a7c4 <UART_Start_Receive_DMA+0x148>)
 800a6c4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	3324      	adds	r3, #36	; 0x24
 800a6d8:	4619      	mov	r1, r3
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6de:	461a      	mov	r2, r3
 800a6e0:	88fb      	ldrh	r3, [r7, #6]
 800a6e2:	f7fb fe55 	bl	8006390 <HAL_DMA_Start_IT>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d00c      	beq.n	800a706 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	2210      	movs	r2, #16
 800a6f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	2220      	movs	r2, #32
 800a700:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 800a702:	2301      	movs	r3, #1
 800a704:	e055      	b.n	800a7b2 <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	2200      	movs	r2, #0
 800a70a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	691b      	ldr	r3, [r3, #16]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d018      	beq.n	800a748 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a71c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a71e:	e853 3f00 	ldrex	r3, [r3]
 800a722:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a726:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a72a:	657b      	str	r3, [r7, #84]	; 0x54
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	461a      	mov	r2, r3
 800a732:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a734:	64bb      	str	r3, [r7, #72]	; 0x48
 800a736:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a738:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a73a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a73c:	e841 2300 	strex	r3, r2, [r1]
 800a740:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a742:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a744:	2b00      	cmp	r3, #0
 800a746:	d1e6      	bne.n	800a716 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	3308      	adds	r3, #8
 800a74e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a752:	e853 3f00 	ldrex	r3, [r3]
 800a756:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a75a:	f043 0301 	orr.w	r3, r3, #1
 800a75e:	653b      	str	r3, [r7, #80]	; 0x50
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	3308      	adds	r3, #8
 800a766:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a768:	637a      	str	r2, [r7, #52]	; 0x34
 800a76a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a76c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a76e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a770:	e841 2300 	strex	r3, r2, [r1]
 800a774:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d1e5      	bne.n	800a748 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	3308      	adds	r3, #8
 800a782:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	e853 3f00 	ldrex	r3, [r3]
 800a78a:	613b      	str	r3, [r7, #16]
   return(result);
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a792:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	3308      	adds	r3, #8
 800a79a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a79c:	623a      	str	r2, [r7, #32]
 800a79e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7a0:	69f9      	ldr	r1, [r7, #28]
 800a7a2:	6a3a      	ldr	r2, [r7, #32]
 800a7a4:	e841 2300 	strex	r3, r2, [r1]
 800a7a8:	61bb      	str	r3, [r7, #24]
   return(result);
 800a7aa:	69bb      	ldr	r3, [r7, #24]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d1e5      	bne.n	800a77c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800a7b0:	2300      	movs	r3, #0
}
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	3758      	adds	r7, #88	; 0x58
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}
 800a7ba:	bf00      	nop
 800a7bc:	0800a991 	.word	0x0800a991
 800a7c0:	0800aab5 	.word	0x0800aab5
 800a7c4:	0800aaed 	.word	0x0800aaed

0800a7c8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a7c8:	b480      	push	{r7}
 800a7ca:	b089      	sub	sp, #36	; 0x24
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	e853 3f00 	ldrex	r3, [r3]
 800a7dc:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7de:	68bb      	ldr	r3, [r7, #8]
 800a7e0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a7e4:	61fb      	str	r3, [r7, #28]
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	69fb      	ldr	r3, [r7, #28]
 800a7ee:	61bb      	str	r3, [r7, #24]
 800a7f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7f2:	6979      	ldr	r1, [r7, #20]
 800a7f4:	69ba      	ldr	r2, [r7, #24]
 800a7f6:	e841 2300 	strex	r3, r2, [r1]
 800a7fa:	613b      	str	r3, [r7, #16]
   return(result);
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d1e6      	bne.n	800a7d0 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2220      	movs	r2, #32
 800a806:	679a      	str	r2, [r3, #120]	; 0x78
}
 800a808:	bf00      	nop
 800a80a:	3724      	adds	r7, #36	; 0x24
 800a80c:	46bd      	mov	sp, r7
 800a80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a812:	4770      	bx	lr

0800a814 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a814:	b480      	push	{r7}
 800a816:	b095      	sub	sp, #84	; 0x54
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a824:	e853 3f00 	ldrex	r3, [r3]
 800a828:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a82a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a82c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a830:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	461a      	mov	r2, r3
 800a838:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a83a:	643b      	str	r3, [r7, #64]	; 0x40
 800a83c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a83e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a840:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a842:	e841 2300 	strex	r3, r2, [r1]
 800a846:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d1e6      	bne.n	800a81c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	3308      	adds	r3, #8
 800a854:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a856:	6a3b      	ldr	r3, [r7, #32]
 800a858:	e853 3f00 	ldrex	r3, [r3]
 800a85c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a85e:	69fb      	ldr	r3, [r7, #28]
 800a860:	f023 0301 	bic.w	r3, r3, #1
 800a864:	64bb      	str	r3, [r7, #72]	; 0x48
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	3308      	adds	r3, #8
 800a86c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a86e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a870:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a872:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a874:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a876:	e841 2300 	strex	r3, r2, [r1]
 800a87a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a87c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d1e5      	bne.n	800a84e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a886:	2b01      	cmp	r3, #1
 800a888:	d118      	bne.n	800a8bc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	e853 3f00 	ldrex	r3, [r3]
 800a896:	60bb      	str	r3, [r7, #8]
   return(result);
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	f023 0310 	bic.w	r3, r3, #16
 800a89e:	647b      	str	r3, [r7, #68]	; 0x44
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	461a      	mov	r2, r3
 800a8a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a8a8:	61bb      	str	r3, [r7, #24]
 800a8aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ac:	6979      	ldr	r1, [r7, #20]
 800a8ae:	69ba      	ldr	r2, [r7, #24]
 800a8b0:	e841 2300 	strex	r3, r2, [r1]
 800a8b4:	613b      	str	r3, [r7, #16]
   return(result);
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d1e6      	bne.n	800a88a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2220      	movs	r2, #32
 800a8c0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	665a      	str	r2, [r3, #100]	; 0x64
}
 800a8ce:	bf00      	nop
 800a8d0:	3754      	adds	r7, #84	; 0x54
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d8:	4770      	bx	lr

0800a8da <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a8da:	b580      	push	{r7, lr}
 800a8dc:	b090      	sub	sp, #64	; 0x40
 800a8de:	af00      	add	r7, sp, #0
 800a8e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8e6:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	f003 0320 	and.w	r3, r3, #32
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d137      	bne.n	800a966 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800a8f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a8fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	3308      	adds	r3, #8
 800a904:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a908:	e853 3f00 	ldrex	r3, [r3]
 800a90c:	623b      	str	r3, [r7, #32]
   return(result);
 800a90e:	6a3b      	ldr	r3, [r7, #32]
 800a910:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a914:	63bb      	str	r3, [r7, #56]	; 0x38
 800a916:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	3308      	adds	r3, #8
 800a91c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a91e:	633a      	str	r2, [r7, #48]	; 0x30
 800a920:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a922:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a924:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a926:	e841 2300 	strex	r3, r2, [r1]
 800a92a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a92c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d1e5      	bne.n	800a8fe <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a932:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	e853 3f00 	ldrex	r3, [r3]
 800a93e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a946:	637b      	str	r3, [r7, #52]	; 0x34
 800a948:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	461a      	mov	r2, r3
 800a94e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a950:	61fb      	str	r3, [r7, #28]
 800a952:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a954:	69b9      	ldr	r1, [r7, #24]
 800a956:	69fa      	ldr	r2, [r7, #28]
 800a958:	e841 2300 	strex	r3, r2, [r1]
 800a95c:	617b      	str	r3, [r7, #20]
   return(result);
 800a95e:	697b      	ldr	r3, [r7, #20]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d1e6      	bne.n	800a932 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a964:	e002      	b.n	800a96c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a966:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a968:	f7f8 fb8a 	bl	8003080 <HAL_UART_TxCpltCallback>
}
 800a96c:	bf00      	nop
 800a96e:	3740      	adds	r7, #64	; 0x40
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}

0800a974 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b084      	sub	sp, #16
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a980:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a982:	68f8      	ldr	r0, [r7, #12]
 800a984:	f7ff fa5e 	bl	8009e44 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a988:	bf00      	nop
 800a98a:	3710      	adds	r7, #16
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b09c      	sub	sp, #112	; 0x70
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a99c:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	f003 0320 	and.w	r3, r3, #32
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d170      	bne.n	800aa8e <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 800a9ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a9b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a9bc:	e853 3f00 	ldrex	r3, [r3]
 800a9c0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a9c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a9c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a9c8:	66bb      	str	r3, [r7, #104]	; 0x68
 800a9ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	461a      	mov	r2, r3
 800a9d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a9d2:	65bb      	str	r3, [r7, #88]	; 0x58
 800a9d4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a9d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a9da:	e841 2300 	strex	r3, r2, [r1]
 800a9de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a9e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d1e6      	bne.n	800a9b4 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	3308      	adds	r3, #8
 800a9ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9f0:	e853 3f00 	ldrex	r3, [r3]
 800a9f4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a9f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9f8:	f023 0301 	bic.w	r3, r3, #1
 800a9fc:	667b      	str	r3, [r7, #100]	; 0x64
 800a9fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	3308      	adds	r3, #8
 800aa04:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800aa06:	647a      	str	r2, [r7, #68]	; 0x44
 800aa08:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa0a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800aa0c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aa0e:	e841 2300 	strex	r3, r2, [r1]
 800aa12:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800aa14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d1e5      	bne.n	800a9e6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	3308      	adds	r3, #8
 800aa20:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa24:	e853 3f00 	ldrex	r3, [r3]
 800aa28:	623b      	str	r3, [r7, #32]
   return(result);
 800aa2a:	6a3b      	ldr	r3, [r7, #32]
 800aa2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aa30:	663b      	str	r3, [r7, #96]	; 0x60
 800aa32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	3308      	adds	r3, #8
 800aa38:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800aa3a:	633a      	str	r2, [r7, #48]	; 0x30
 800aa3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aa40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aa42:	e841 2300 	strex	r3, r2, [r1]
 800aa46:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800aa48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d1e5      	bne.n	800aa1a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800aa4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa50:	2220      	movs	r2, #32
 800aa52:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d118      	bne.n	800aa8e <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa62:	693b      	ldr	r3, [r7, #16]
 800aa64:	e853 3f00 	ldrex	r3, [r3]
 800aa68:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	f023 0310 	bic.w	r3, r3, #16
 800aa70:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aa72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	461a      	mov	r2, r3
 800aa78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aa7a:	61fb      	str	r3, [r7, #28]
 800aa7c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa7e:	69b9      	ldr	r1, [r7, #24]
 800aa80:	69fa      	ldr	r2, [r7, #28]
 800aa82:	e841 2300 	strex	r3, r2, [r1]
 800aa86:	617b      	str	r3, [r7, #20]
   return(result);
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d1e6      	bne.n	800aa5c <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa92:	2b01      	cmp	r3, #1
 800aa94:	d107      	bne.n	800aaa6 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa98:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800aa9c:	4619      	mov	r1, r3
 800aa9e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800aaa0:	f7ff f9ee 	bl	8009e80 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aaa4:	e002      	b.n	800aaac <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 800aaa6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800aaa8:	f7f8 f920 	bl	8002cec <HAL_UART_RxCpltCallback>
}
 800aaac:	bf00      	nop
 800aaae:	3770      	adds	r7, #112	; 0x70
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b084      	sub	sp, #16
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aac0:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aac6:	2b01      	cmp	r3, #1
 800aac8:	d109      	bne.n	800aade <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800aad0:	085b      	lsrs	r3, r3, #1
 800aad2:	b29b      	uxth	r3, r3
 800aad4:	4619      	mov	r1, r3
 800aad6:	68f8      	ldr	r0, [r7, #12]
 800aad8:	f7ff f9d2 	bl	8009e80 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aadc:	e002      	b.n	800aae4 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 800aade:	68f8      	ldr	r0, [r7, #12]
 800aae0:	f7ff f9ba 	bl	8009e58 <HAL_UART_RxHalfCpltCallback>
}
 800aae4:	bf00      	nop
 800aae6:	3710      	adds	r7, #16
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}

0800aaec <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b086      	sub	sp, #24
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaf8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800aafa:	697b      	ldr	r3, [r7, #20]
 800aafc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aafe:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab04:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	689b      	ldr	r3, [r3, #8]
 800ab0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab10:	2b80      	cmp	r3, #128	; 0x80
 800ab12:	d109      	bne.n	800ab28 <UART_DMAError+0x3c>
 800ab14:	693b      	ldr	r3, [r7, #16]
 800ab16:	2b21      	cmp	r3, #33	; 0x21
 800ab18:	d106      	bne.n	800ab28 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ab1a:	697b      	ldr	r3, [r7, #20]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800ab22:	6978      	ldr	r0, [r7, #20]
 800ab24:	f7ff fe50 	bl	800a7c8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	689b      	ldr	r3, [r3, #8]
 800ab2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab32:	2b40      	cmp	r3, #64	; 0x40
 800ab34:	d109      	bne.n	800ab4a <UART_DMAError+0x5e>
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2b22      	cmp	r3, #34	; 0x22
 800ab3a:	d106      	bne.n	800ab4a <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ab3c:	697b      	ldr	r3, [r7, #20]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800ab44:	6978      	ldr	r0, [r7, #20]
 800ab46:	f7ff fe65 	bl	800a814 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ab50:	f043 0210 	orr.w	r2, r3, #16
 800ab54:	697b      	ldr	r3, [r7, #20]
 800ab56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ab5a:	6978      	ldr	r0, [r7, #20]
 800ab5c:	f7ff f986 	bl	8009e6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab60:	bf00      	nop
 800ab62:	3718      	adds	r7, #24
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd80      	pop	{r7, pc}

0800ab68 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b084      	sub	sp, #16
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab74:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	2200      	movs	r2, #0
 800ab82:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ab86:	68f8      	ldr	r0, [r7, #12]
 800ab88:	f7ff f970 	bl	8009e6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab8c:	bf00      	nop
 800ab8e:	3710      	adds	r7, #16
 800ab90:	46bd      	mov	sp, r7
 800ab92:	bd80      	pop	{r7, pc}

0800ab94 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b088      	sub	sp, #32
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	e853 3f00 	ldrex	r3, [r3]
 800aba8:	60bb      	str	r3, [r7, #8]
   return(result);
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800abb0:	61fb      	str	r3, [r7, #28]
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	461a      	mov	r2, r3
 800abb8:	69fb      	ldr	r3, [r7, #28]
 800abba:	61bb      	str	r3, [r7, #24]
 800abbc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abbe:	6979      	ldr	r1, [r7, #20]
 800abc0:	69ba      	ldr	r2, [r7, #24]
 800abc2:	e841 2300 	strex	r3, r2, [r1]
 800abc6:	613b      	str	r3, [r7, #16]
   return(result);
 800abc8:	693b      	ldr	r3, [r7, #16]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d1e6      	bne.n	800ab9c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2220      	movs	r2, #32
 800abd2:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2200      	movs	r2, #0
 800abd8:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f7f8 fa50 	bl	8003080 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abe0:	bf00      	nop
 800abe2:	3720      	adds	r7, #32
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800abe8:	b480      	push	{r7}
 800abea:	b083      	sub	sp, #12
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800abf0:	bf00      	nop
 800abf2:	370c      	adds	r7, #12
 800abf4:	46bd      	mov	sp, r7
 800abf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfa:	4770      	bx	lr

0800abfc <__NVIC_SetPriority>:
{
 800abfc:	b480      	push	{r7}
 800abfe:	b083      	sub	sp, #12
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	4603      	mov	r3, r0
 800ac04:	6039      	str	r1, [r7, #0]
 800ac06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ac08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	db0a      	blt.n	800ac26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	b2da      	uxtb	r2, r3
 800ac14:	490c      	ldr	r1, [pc, #48]	; (800ac48 <__NVIC_SetPriority+0x4c>)
 800ac16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ac1a:	0112      	lsls	r2, r2, #4
 800ac1c:	b2d2      	uxtb	r2, r2
 800ac1e:	440b      	add	r3, r1
 800ac20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ac24:	e00a      	b.n	800ac3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	b2da      	uxtb	r2, r3
 800ac2a:	4908      	ldr	r1, [pc, #32]	; (800ac4c <__NVIC_SetPriority+0x50>)
 800ac2c:	79fb      	ldrb	r3, [r7, #7]
 800ac2e:	f003 030f 	and.w	r3, r3, #15
 800ac32:	3b04      	subs	r3, #4
 800ac34:	0112      	lsls	r2, r2, #4
 800ac36:	b2d2      	uxtb	r2, r2
 800ac38:	440b      	add	r3, r1
 800ac3a:	761a      	strb	r2, [r3, #24]
}
 800ac3c:	bf00      	nop
 800ac3e:	370c      	adds	r7, #12
 800ac40:	46bd      	mov	sp, r7
 800ac42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac46:	4770      	bx	lr
 800ac48:	e000e100 	.word	0xe000e100
 800ac4c:	e000ed00 	.word	0xe000ed00

0800ac50 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ac50:	b580      	push	{r7, lr}
 800ac52:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ac54:	4b05      	ldr	r3, [pc, #20]	; (800ac6c <SysTick_Handler+0x1c>)
 800ac56:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ac58:	f001 fe52 	bl	800c900 <xTaskGetSchedulerState>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	2b01      	cmp	r3, #1
 800ac60:	d001      	beq.n	800ac66 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ac62:	f002 fd21 	bl	800d6a8 <xPortSysTickHandler>
  }
}
 800ac66:	bf00      	nop
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	bf00      	nop
 800ac6c:	e000e010 	.word	0xe000e010

0800ac70 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ac70:	b580      	push	{r7, lr}
 800ac72:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ac74:	2100      	movs	r1, #0
 800ac76:	f06f 0004 	mvn.w	r0, #4
 800ac7a:	f7ff ffbf 	bl	800abfc <__NVIC_SetPriority>
#endif
}
 800ac7e:	bf00      	nop
 800ac80:	bd80      	pop	{r7, pc}
	...

0800ac84 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ac84:	b480      	push	{r7}
 800ac86:	b083      	sub	sp, #12
 800ac88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac8a:	f3ef 8305 	mrs	r3, IPSR
 800ac8e:	603b      	str	r3, [r7, #0]
  return(result);
 800ac90:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d003      	beq.n	800ac9e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ac96:	f06f 0305 	mvn.w	r3, #5
 800ac9a:	607b      	str	r3, [r7, #4]
 800ac9c:	e00c      	b.n	800acb8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ac9e:	4b0a      	ldr	r3, [pc, #40]	; (800acc8 <osKernelInitialize+0x44>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d105      	bne.n	800acb2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800aca6:	4b08      	ldr	r3, [pc, #32]	; (800acc8 <osKernelInitialize+0x44>)
 800aca8:	2201      	movs	r2, #1
 800acaa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800acac:	2300      	movs	r3, #0
 800acae:	607b      	str	r3, [r7, #4]
 800acb0:	e002      	b.n	800acb8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800acb2:	f04f 33ff 	mov.w	r3, #4294967295
 800acb6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800acb8:	687b      	ldr	r3, [r7, #4]
}
 800acba:	4618      	mov	r0, r3
 800acbc:	370c      	adds	r7, #12
 800acbe:	46bd      	mov	sp, r7
 800acc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc4:	4770      	bx	lr
 800acc6:	bf00      	nop
 800acc8:	20000270 	.word	0x20000270

0800accc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800accc:	b580      	push	{r7, lr}
 800acce:	b082      	sub	sp, #8
 800acd0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800acd2:	f3ef 8305 	mrs	r3, IPSR
 800acd6:	603b      	str	r3, [r7, #0]
  return(result);
 800acd8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d003      	beq.n	800ace6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800acde:	f06f 0305 	mvn.w	r3, #5
 800ace2:	607b      	str	r3, [r7, #4]
 800ace4:	e010      	b.n	800ad08 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ace6:	4b0b      	ldr	r3, [pc, #44]	; (800ad14 <osKernelStart+0x48>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	2b01      	cmp	r3, #1
 800acec:	d109      	bne.n	800ad02 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800acee:	f7ff ffbf 	bl	800ac70 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800acf2:	4b08      	ldr	r3, [pc, #32]	; (800ad14 <osKernelStart+0x48>)
 800acf4:	2202      	movs	r2, #2
 800acf6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800acf8:	f001 f978 	bl	800bfec <vTaskStartScheduler>
      stat = osOK;
 800acfc:	2300      	movs	r3, #0
 800acfe:	607b      	str	r3, [r7, #4]
 800ad00:	e002      	b.n	800ad08 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ad02:	f04f 33ff 	mov.w	r3, #4294967295
 800ad06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ad08:	687b      	ldr	r3, [r7, #4]
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	3708      	adds	r7, #8
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}
 800ad12:	bf00      	nop
 800ad14:	20000270 	.word	0x20000270

0800ad18 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b08e      	sub	sp, #56	; 0x38
 800ad1c:	af04      	add	r7, sp, #16
 800ad1e:	60f8      	str	r0, [r7, #12]
 800ad20:	60b9      	str	r1, [r7, #8]
 800ad22:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ad24:	2300      	movs	r3, #0
 800ad26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad28:	f3ef 8305 	mrs	r3, IPSR
 800ad2c:	617b      	str	r3, [r7, #20]
  return(result);
 800ad2e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d17f      	bne.n	800ae34 <osThreadNew+0x11c>
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d07c      	beq.n	800ae34 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800ad3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad3e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ad40:	2318      	movs	r3, #24
 800ad42:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ad44:	2300      	movs	r3, #0
 800ad46:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800ad48:	f04f 33ff 	mov.w	r3, #4294967295
 800ad4c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d045      	beq.n	800ade0 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d002      	beq.n	800ad62 <osThreadNew+0x4a>
        name = attr->name;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	699b      	ldr	r3, [r3, #24]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d002      	beq.n	800ad70 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	699b      	ldr	r3, [r3, #24]
 800ad6e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ad70:	69fb      	ldr	r3, [r7, #28]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d008      	beq.n	800ad88 <osThreadNew+0x70>
 800ad76:	69fb      	ldr	r3, [r7, #28]
 800ad78:	2b38      	cmp	r3, #56	; 0x38
 800ad7a:	d805      	bhi.n	800ad88 <osThreadNew+0x70>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	685b      	ldr	r3, [r3, #4]
 800ad80:	f003 0301 	and.w	r3, r3, #1
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d001      	beq.n	800ad8c <osThreadNew+0x74>
        return (NULL);
 800ad88:	2300      	movs	r3, #0
 800ad8a:	e054      	b.n	800ae36 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	695b      	ldr	r3, [r3, #20]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d003      	beq.n	800ad9c <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	695b      	ldr	r3, [r3, #20]
 800ad98:	089b      	lsrs	r3, r3, #2
 800ad9a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	689b      	ldr	r3, [r3, #8]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d00e      	beq.n	800adc2 <osThreadNew+0xaa>
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	68db      	ldr	r3, [r3, #12]
 800ada8:	2bbf      	cmp	r3, #191	; 0xbf
 800adaa:	d90a      	bls.n	800adc2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d006      	beq.n	800adc2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	695b      	ldr	r3, [r3, #20]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d002      	beq.n	800adc2 <osThreadNew+0xaa>
        mem = 1;
 800adbc:	2301      	movs	r3, #1
 800adbe:	61bb      	str	r3, [r7, #24]
 800adc0:	e010      	b.n	800ade4 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	689b      	ldr	r3, [r3, #8]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d10c      	bne.n	800ade4 <osThreadNew+0xcc>
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	68db      	ldr	r3, [r3, #12]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d108      	bne.n	800ade4 <osThreadNew+0xcc>
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	691b      	ldr	r3, [r3, #16]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d104      	bne.n	800ade4 <osThreadNew+0xcc>
          mem = 0;
 800adda:	2300      	movs	r3, #0
 800addc:	61bb      	str	r3, [r7, #24]
 800adde:	e001      	b.n	800ade4 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800ade0:	2300      	movs	r3, #0
 800ade2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ade4:	69bb      	ldr	r3, [r7, #24]
 800ade6:	2b01      	cmp	r3, #1
 800ade8:	d110      	bne.n	800ae0c <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800adee:	687a      	ldr	r2, [r7, #4]
 800adf0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800adf2:	9202      	str	r2, [sp, #8]
 800adf4:	9301      	str	r3, [sp, #4]
 800adf6:	69fb      	ldr	r3, [r7, #28]
 800adf8:	9300      	str	r3, [sp, #0]
 800adfa:	68bb      	ldr	r3, [r7, #8]
 800adfc:	6a3a      	ldr	r2, [r7, #32]
 800adfe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ae00:	68f8      	ldr	r0, [r7, #12]
 800ae02:	f000 ff03 	bl	800bc0c <xTaskCreateStatic>
 800ae06:	4603      	mov	r3, r0
 800ae08:	613b      	str	r3, [r7, #16]
 800ae0a:	e013      	b.n	800ae34 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800ae0c:	69bb      	ldr	r3, [r7, #24]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d110      	bne.n	800ae34 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ae12:	6a3b      	ldr	r3, [r7, #32]
 800ae14:	b29a      	uxth	r2, r3
 800ae16:	f107 0310 	add.w	r3, r7, #16
 800ae1a:	9301      	str	r3, [sp, #4]
 800ae1c:	69fb      	ldr	r3, [r7, #28]
 800ae1e:	9300      	str	r3, [sp, #0]
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ae24:	68f8      	ldr	r0, [r7, #12]
 800ae26:	f000 ff4e 	bl	800bcc6 <xTaskCreate>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	d001      	beq.n	800ae34 <osThreadNew+0x11c>
            hTask = NULL;
 800ae30:	2300      	movs	r3, #0
 800ae32:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ae34:	693b      	ldr	r3, [r7, #16]
}
 800ae36:	4618      	mov	r0, r3
 800ae38:	3728      	adds	r7, #40	; 0x28
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	bd80      	pop	{r7, pc}

0800ae3e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ae3e:	b580      	push	{r7, lr}
 800ae40:	b084      	sub	sp, #16
 800ae42:	af00      	add	r7, sp, #0
 800ae44:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae46:	f3ef 8305 	mrs	r3, IPSR
 800ae4a:	60bb      	str	r3, [r7, #8]
  return(result);
 800ae4c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d003      	beq.n	800ae5a <osDelay+0x1c>
    stat = osErrorISR;
 800ae52:	f06f 0305 	mvn.w	r3, #5
 800ae56:	60fb      	str	r3, [r7, #12]
 800ae58:	e007      	b.n	800ae6a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d002      	beq.n	800ae6a <osDelay+0x2c>
      vTaskDelay(ticks);
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f001 f88d 	bl	800bf84 <vTaskDelay>
    }
  }

  return (stat);
 800ae6a:	68fb      	ldr	r3, [r7, #12]
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3710      	adds	r7, #16
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}

0800ae74 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b084      	sub	sp, #16
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f002 fa30 	bl	800d2e2 <pvTimerGetTimerID>
 800ae82:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d005      	beq.n	800ae96 <TimerCallback+0x22>
    callb->func (callb->arg);
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	68fa      	ldr	r2, [r7, #12]
 800ae90:	6852      	ldr	r2, [r2, #4]
 800ae92:	4610      	mov	r0, r2
 800ae94:	4798      	blx	r3
  }
}
 800ae96:	bf00      	nop
 800ae98:	3710      	adds	r7, #16
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	bd80      	pop	{r7, pc}
	...

0800aea0 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b08c      	sub	sp, #48	; 0x30
 800aea4:	af02      	add	r7, sp, #8
 800aea6:	60f8      	str	r0, [r7, #12]
 800aea8:	607a      	str	r2, [r7, #4]
 800aeaa:	603b      	str	r3, [r7, #0]
 800aeac:	460b      	mov	r3, r1
 800aeae:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aeb4:	f3ef 8305 	mrs	r3, IPSR
 800aeb8:	613b      	str	r3, [r7, #16]
  return(result);
 800aeba:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d163      	bne.n	800af88 <osTimerNew+0xe8>
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d060      	beq.n	800af88 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800aec6:	2008      	movs	r0, #8
 800aec8:	f002 fc7e 	bl	800d7c8 <pvPortMalloc>
 800aecc:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d059      	beq.n	800af88 <osTimerNew+0xe8>
      callb->func = func;
 800aed4:	697b      	ldr	r3, [r7, #20]
 800aed6:	68fa      	ldr	r2, [r7, #12]
 800aed8:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800aee0:	7afb      	ldrb	r3, [r7, #11]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d102      	bne.n	800aeec <osTimerNew+0x4c>
        reload = pdFALSE;
 800aee6:	2300      	movs	r3, #0
 800aee8:	61fb      	str	r3, [r7, #28]
 800aeea:	e001      	b.n	800aef0 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800aeec:	2301      	movs	r3, #1
 800aeee:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800aef0:	f04f 33ff 	mov.w	r3, #4294967295
 800aef4:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800aef6:	2300      	movs	r3, #0
 800aef8:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d01c      	beq.n	800af3a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d002      	beq.n	800af0e <osTimerNew+0x6e>
          name = attr->name;
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	689b      	ldr	r3, [r3, #8]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d006      	beq.n	800af24 <osTimerNew+0x84>
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	68db      	ldr	r3, [r3, #12]
 800af1a:	2b2b      	cmp	r3, #43	; 0x2b
 800af1c:	d902      	bls.n	800af24 <osTimerNew+0x84>
          mem = 1;
 800af1e:	2301      	movs	r3, #1
 800af20:	61bb      	str	r3, [r7, #24]
 800af22:	e00c      	b.n	800af3e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	689b      	ldr	r3, [r3, #8]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d108      	bne.n	800af3e <osTimerNew+0x9e>
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	68db      	ldr	r3, [r3, #12]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d104      	bne.n	800af3e <osTimerNew+0x9e>
            mem = 0;
 800af34:	2300      	movs	r3, #0
 800af36:	61bb      	str	r3, [r7, #24]
 800af38:	e001      	b.n	800af3e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800af3a:	2300      	movs	r3, #0
 800af3c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800af3e:	69bb      	ldr	r3, [r7, #24]
 800af40:	2b01      	cmp	r3, #1
 800af42:	d10c      	bne.n	800af5e <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	689b      	ldr	r3, [r3, #8]
 800af48:	9301      	str	r3, [sp, #4]
 800af4a:	4b12      	ldr	r3, [pc, #72]	; (800af94 <osTimerNew+0xf4>)
 800af4c:	9300      	str	r3, [sp, #0]
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	69fa      	ldr	r2, [r7, #28]
 800af52:	2101      	movs	r1, #1
 800af54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800af56:	f001 fe1c 	bl	800cb92 <xTimerCreateStatic>
 800af5a:	6238      	str	r0, [r7, #32]
 800af5c:	e00b      	b.n	800af76 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800af5e:	69bb      	ldr	r3, [r7, #24]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d108      	bne.n	800af76 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800af64:	4b0b      	ldr	r3, [pc, #44]	; (800af94 <osTimerNew+0xf4>)
 800af66:	9300      	str	r3, [sp, #0]
 800af68:	697b      	ldr	r3, [r7, #20]
 800af6a:	69fa      	ldr	r2, [r7, #28]
 800af6c:	2101      	movs	r1, #1
 800af6e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800af70:	f001 fdee 	bl	800cb50 <xTimerCreate>
 800af74:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800af76:	6a3b      	ldr	r3, [r7, #32]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d105      	bne.n	800af88 <osTimerNew+0xe8>
 800af7c:	697b      	ldr	r3, [r7, #20]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d002      	beq.n	800af88 <osTimerNew+0xe8>
        vPortFree (callb);
 800af82:	6978      	ldr	r0, [r7, #20]
 800af84:	f002 fcec 	bl	800d960 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800af88:	6a3b      	ldr	r3, [r7, #32]
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	3728      	adds	r7, #40	; 0x28
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}
 800af92:	bf00      	nop
 800af94:	0800ae75 	.word	0x0800ae75

0800af98 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800af98:	b580      	push	{r7, lr}
 800af9a:	b088      	sub	sp, #32
 800af9c:	af02      	add	r7, sp, #8
 800af9e:	6078      	str	r0, [r7, #4]
 800afa0:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800afa6:	f3ef 8305 	mrs	r3, IPSR
 800afaa:	60fb      	str	r3, [r7, #12]
  return(result);
 800afac:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d003      	beq.n	800afba <osTimerStart+0x22>
    stat = osErrorISR;
 800afb2:	f06f 0305 	mvn.w	r3, #5
 800afb6:	617b      	str	r3, [r7, #20]
 800afb8:	e017      	b.n	800afea <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800afba:	693b      	ldr	r3, [r7, #16]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d103      	bne.n	800afc8 <osTimerStart+0x30>
    stat = osErrorParameter;
 800afc0:	f06f 0303 	mvn.w	r3, #3
 800afc4:	617b      	str	r3, [r7, #20]
 800afc6:	e010      	b.n	800afea <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800afc8:	2300      	movs	r3, #0
 800afca:	9300      	str	r3, [sp, #0]
 800afcc:	2300      	movs	r3, #0
 800afce:	683a      	ldr	r2, [r7, #0]
 800afd0:	2104      	movs	r1, #4
 800afd2:	6938      	ldr	r0, [r7, #16]
 800afd4:	f001 fe56 	bl	800cc84 <xTimerGenericCommand>
 800afd8:	4603      	mov	r3, r0
 800afda:	2b01      	cmp	r3, #1
 800afdc:	d102      	bne.n	800afe4 <osTimerStart+0x4c>
      stat = osOK;
 800afde:	2300      	movs	r3, #0
 800afe0:	617b      	str	r3, [r7, #20]
 800afe2:	e002      	b.n	800afea <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800afe4:	f06f 0302 	mvn.w	r3, #2
 800afe8:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800afea:	697b      	ldr	r3, [r7, #20]
}
 800afec:	4618      	mov	r0, r3
 800afee:	3718      	adds	r7, #24
 800aff0:	46bd      	mov	sp, r7
 800aff2:	bd80      	pop	{r7, pc}

0800aff4 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b088      	sub	sp, #32
 800aff8:	af02      	add	r7, sp, #8
 800affa:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b000:	f3ef 8305 	mrs	r3, IPSR
 800b004:	60fb      	str	r3, [r7, #12]
  return(result);
 800b006:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d003      	beq.n	800b014 <osTimerStop+0x20>
    stat = osErrorISR;
 800b00c:	f06f 0305 	mvn.w	r3, #5
 800b010:	617b      	str	r3, [r7, #20]
 800b012:	e021      	b.n	800b058 <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 800b014:	693b      	ldr	r3, [r7, #16]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d103      	bne.n	800b022 <osTimerStop+0x2e>
    stat = osErrorParameter;
 800b01a:	f06f 0303 	mvn.w	r3, #3
 800b01e:	617b      	str	r3, [r7, #20]
 800b020:	e01a      	b.n	800b058 <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 800b022:	6938      	ldr	r0, [r7, #16]
 800b024:	f002 f934 	bl	800d290 <xTimerIsTimerActive>
 800b028:	4603      	mov	r3, r0
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d103      	bne.n	800b036 <osTimerStop+0x42>
      stat = osErrorResource;
 800b02e:	f06f 0302 	mvn.w	r3, #2
 800b032:	617b      	str	r3, [r7, #20]
 800b034:	e010      	b.n	800b058 <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 800b036:	2300      	movs	r3, #0
 800b038:	9300      	str	r3, [sp, #0]
 800b03a:	2300      	movs	r3, #0
 800b03c:	2200      	movs	r2, #0
 800b03e:	2103      	movs	r1, #3
 800b040:	6938      	ldr	r0, [r7, #16]
 800b042:	f001 fe1f 	bl	800cc84 <xTimerGenericCommand>
 800b046:	4603      	mov	r3, r0
 800b048:	2b01      	cmp	r3, #1
 800b04a:	d102      	bne.n	800b052 <osTimerStop+0x5e>
        stat = osOK;
 800b04c:	2300      	movs	r3, #0
 800b04e:	617b      	str	r3, [r7, #20]
 800b050:	e002      	b.n	800b058 <osTimerStop+0x64>
      } else {
        stat = osError;
 800b052:	f04f 33ff 	mov.w	r3, #4294967295
 800b056:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800b058:	697b      	ldr	r3, [r7, #20]
}
 800b05a:	4618      	mov	r0, r3
 800b05c:	3718      	adds	r7, #24
 800b05e:	46bd      	mov	sp, r7
 800b060:	bd80      	pop	{r7, pc}
	...

0800b064 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b064:	b480      	push	{r7}
 800b066:	b085      	sub	sp, #20
 800b068:	af00      	add	r7, sp, #0
 800b06a:	60f8      	str	r0, [r7, #12]
 800b06c:	60b9      	str	r1, [r7, #8]
 800b06e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	4a07      	ldr	r2, [pc, #28]	; (800b090 <vApplicationGetIdleTaskMemory+0x2c>)
 800b074:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b076:	68bb      	ldr	r3, [r7, #8]
 800b078:	4a06      	ldr	r2, [pc, #24]	; (800b094 <vApplicationGetIdleTaskMemory+0x30>)
 800b07a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b082:	601a      	str	r2, [r3, #0]
}
 800b084:	bf00      	nop
 800b086:	3714      	adds	r7, #20
 800b088:	46bd      	mov	sp, r7
 800b08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08e:	4770      	bx	lr
 800b090:	20000274 	.word	0x20000274
 800b094:	20000334 	.word	0x20000334

0800b098 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b098:	b480      	push	{r7}
 800b09a:	b085      	sub	sp, #20
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	60f8      	str	r0, [r7, #12]
 800b0a0:	60b9      	str	r1, [r7, #8]
 800b0a2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	4a07      	ldr	r2, [pc, #28]	; (800b0c4 <vApplicationGetTimerTaskMemory+0x2c>)
 800b0a8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	4a06      	ldr	r2, [pc, #24]	; (800b0c8 <vApplicationGetTimerTaskMemory+0x30>)
 800b0ae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b0b6:	601a      	str	r2, [r3, #0]
}
 800b0b8:	bf00      	nop
 800b0ba:	3714      	adds	r7, #20
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c2:	4770      	bx	lr
 800b0c4:	20001334 	.word	0x20001334
 800b0c8:	200013f4 	.word	0x200013f4

0800b0cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b0cc:	b480      	push	{r7}
 800b0ce:	b083      	sub	sp, #12
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	f103 0208 	add.w	r2, r3, #8
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	f04f 32ff 	mov.w	r2, #4294967295
 800b0e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	f103 0208 	add.w	r2, r3, #8
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	f103 0208 	add.w	r2, r3, #8
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b100:	bf00      	nop
 800b102:	370c      	adds	r7, #12
 800b104:	46bd      	mov	sp, r7
 800b106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10a:	4770      	bx	lr

0800b10c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b10c:	b480      	push	{r7}
 800b10e:	b083      	sub	sp, #12
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2200      	movs	r2, #0
 800b118:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b11a:	bf00      	nop
 800b11c:	370c      	adds	r7, #12
 800b11e:	46bd      	mov	sp, r7
 800b120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b124:	4770      	bx	lr

0800b126 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b126:	b480      	push	{r7}
 800b128:	b085      	sub	sp, #20
 800b12a:	af00      	add	r7, sp, #0
 800b12c:	6078      	str	r0, [r7, #4]
 800b12e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	685b      	ldr	r3, [r3, #4]
 800b134:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	68fa      	ldr	r2, [r7, #12]
 800b13a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	689a      	ldr	r2, [r3, #8]
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	689b      	ldr	r3, [r3, #8]
 800b148:	683a      	ldr	r2, [r7, #0]
 800b14a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	683a      	ldr	r2, [r7, #0]
 800b150:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	687a      	ldr	r2, [r7, #4]
 800b156:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	1c5a      	adds	r2, r3, #1
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	601a      	str	r2, [r3, #0]
}
 800b162:	bf00      	nop
 800b164:	3714      	adds	r7, #20
 800b166:	46bd      	mov	sp, r7
 800b168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16c:	4770      	bx	lr

0800b16e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b16e:	b480      	push	{r7}
 800b170:	b085      	sub	sp, #20
 800b172:	af00      	add	r7, sp, #0
 800b174:	6078      	str	r0, [r7, #4]
 800b176:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b184:	d103      	bne.n	800b18e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	691b      	ldr	r3, [r3, #16]
 800b18a:	60fb      	str	r3, [r7, #12]
 800b18c:	e00c      	b.n	800b1a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	3308      	adds	r3, #8
 800b192:	60fb      	str	r3, [r7, #12]
 800b194:	e002      	b.n	800b19c <vListInsert+0x2e>
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	685b      	ldr	r3, [r3, #4]
 800b19a:	60fb      	str	r3, [r7, #12]
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	685b      	ldr	r3, [r3, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	68ba      	ldr	r2, [r7, #8]
 800b1a4:	429a      	cmp	r2, r3
 800b1a6:	d2f6      	bcs.n	800b196 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	685a      	ldr	r2, [r3, #4]
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	685b      	ldr	r3, [r3, #4]
 800b1b4:	683a      	ldr	r2, [r7, #0]
 800b1b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	68fa      	ldr	r2, [r7, #12]
 800b1bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	683a      	ldr	r2, [r7, #0]
 800b1c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	687a      	ldr	r2, [r7, #4]
 800b1c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	1c5a      	adds	r2, r3, #1
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	601a      	str	r2, [r3, #0]
}
 800b1d4:	bf00      	nop
 800b1d6:	3714      	adds	r7, #20
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1de:	4770      	bx	lr

0800b1e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b085      	sub	sp, #20
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	691b      	ldr	r3, [r3, #16]
 800b1ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	685b      	ldr	r3, [r3, #4]
 800b1f2:	687a      	ldr	r2, [r7, #4]
 800b1f4:	6892      	ldr	r2, [r2, #8]
 800b1f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	689b      	ldr	r3, [r3, #8]
 800b1fc:	687a      	ldr	r2, [r7, #4]
 800b1fe:	6852      	ldr	r2, [r2, #4]
 800b200:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	685b      	ldr	r3, [r3, #4]
 800b206:	687a      	ldr	r2, [r7, #4]
 800b208:	429a      	cmp	r2, r3
 800b20a:	d103      	bne.n	800b214 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	689a      	ldr	r2, [r3, #8]
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2200      	movs	r2, #0
 800b218:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	1e5a      	subs	r2, r3, #1
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	681b      	ldr	r3, [r3, #0]
}
 800b228:	4618      	mov	r0, r3
 800b22a:	3714      	adds	r7, #20
 800b22c:	46bd      	mov	sp, r7
 800b22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b232:	4770      	bx	lr

0800b234 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b084      	sub	sp, #16
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
 800b23c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d10a      	bne.n	800b25e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b24c:	f383 8811 	msr	BASEPRI, r3
 800b250:	f3bf 8f6f 	isb	sy
 800b254:	f3bf 8f4f 	dsb	sy
 800b258:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b25a:	bf00      	nop
 800b25c:	e7fe      	b.n	800b25c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b25e:	f002 f991 	bl	800d584 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	681a      	ldr	r2, [r3, #0]
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b26a:	68f9      	ldr	r1, [r7, #12]
 800b26c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b26e:	fb01 f303 	mul.w	r3, r1, r3
 800b272:	441a      	add	r2, r3
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2200      	movs	r2, #0
 800b27c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681a      	ldr	r2, [r3, #0]
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	681a      	ldr	r2, [r3, #0]
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b28e:	3b01      	subs	r3, #1
 800b290:	68f9      	ldr	r1, [r7, #12]
 800b292:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b294:	fb01 f303 	mul.w	r3, r1, r3
 800b298:	441a      	add	r2, r3
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	22ff      	movs	r2, #255	; 0xff
 800b2a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	22ff      	movs	r2, #255	; 0xff
 800b2aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d114      	bne.n	800b2de <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	691b      	ldr	r3, [r3, #16]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d01a      	beq.n	800b2f2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	3310      	adds	r3, #16
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	f001 f95b 	bl	800c57c <xTaskRemoveFromEventList>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d012      	beq.n	800b2f2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b2cc:	4b0c      	ldr	r3, [pc, #48]	; (800b300 <xQueueGenericReset+0xcc>)
 800b2ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2d2:	601a      	str	r2, [r3, #0]
 800b2d4:	f3bf 8f4f 	dsb	sy
 800b2d8:	f3bf 8f6f 	isb	sy
 800b2dc:	e009      	b.n	800b2f2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	3310      	adds	r3, #16
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	f7ff fef2 	bl	800b0cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	3324      	adds	r3, #36	; 0x24
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f7ff feed 	bl	800b0cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b2f2:	f002 f977 	bl	800d5e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b2f6:	2301      	movs	r3, #1
}
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	3710      	adds	r7, #16
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bd80      	pop	{r7, pc}
 800b300:	e000ed04 	.word	0xe000ed04

0800b304 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b304:	b580      	push	{r7, lr}
 800b306:	b08e      	sub	sp, #56	; 0x38
 800b308:	af02      	add	r7, sp, #8
 800b30a:	60f8      	str	r0, [r7, #12]
 800b30c:	60b9      	str	r1, [r7, #8]
 800b30e:	607a      	str	r2, [r7, #4]
 800b310:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d10a      	bne.n	800b32e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b31c:	f383 8811 	msr	BASEPRI, r3
 800b320:	f3bf 8f6f 	isb	sy
 800b324:	f3bf 8f4f 	dsb	sy
 800b328:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b32a:	bf00      	nop
 800b32c:	e7fe      	b.n	800b32c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d10a      	bne.n	800b34a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b334:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b338:	f383 8811 	msr	BASEPRI, r3
 800b33c:	f3bf 8f6f 	isb	sy
 800b340:	f3bf 8f4f 	dsb	sy
 800b344:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b346:	bf00      	nop
 800b348:	e7fe      	b.n	800b348 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d002      	beq.n	800b356 <xQueueGenericCreateStatic+0x52>
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d001      	beq.n	800b35a <xQueueGenericCreateStatic+0x56>
 800b356:	2301      	movs	r3, #1
 800b358:	e000      	b.n	800b35c <xQueueGenericCreateStatic+0x58>
 800b35a:	2300      	movs	r3, #0
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d10a      	bne.n	800b376 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b360:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b364:	f383 8811 	msr	BASEPRI, r3
 800b368:	f3bf 8f6f 	isb	sy
 800b36c:	f3bf 8f4f 	dsb	sy
 800b370:	623b      	str	r3, [r7, #32]
}
 800b372:	bf00      	nop
 800b374:	e7fe      	b.n	800b374 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d102      	bne.n	800b382 <xQueueGenericCreateStatic+0x7e>
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d101      	bne.n	800b386 <xQueueGenericCreateStatic+0x82>
 800b382:	2301      	movs	r3, #1
 800b384:	e000      	b.n	800b388 <xQueueGenericCreateStatic+0x84>
 800b386:	2300      	movs	r3, #0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d10a      	bne.n	800b3a2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b38c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b390:	f383 8811 	msr	BASEPRI, r3
 800b394:	f3bf 8f6f 	isb	sy
 800b398:	f3bf 8f4f 	dsb	sy
 800b39c:	61fb      	str	r3, [r7, #28]
}
 800b39e:	bf00      	nop
 800b3a0:	e7fe      	b.n	800b3a0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b3a2:	2350      	movs	r3, #80	; 0x50
 800b3a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	2b50      	cmp	r3, #80	; 0x50
 800b3aa:	d00a      	beq.n	800b3c2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b3ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3b0:	f383 8811 	msr	BASEPRI, r3
 800b3b4:	f3bf 8f6f 	isb	sy
 800b3b8:	f3bf 8f4f 	dsb	sy
 800b3bc:	61bb      	str	r3, [r7, #24]
}
 800b3be:	bf00      	nop
 800b3c0:	e7fe      	b.n	800b3c0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b3c2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b3c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d00d      	beq.n	800b3ea <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b3ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3d0:	2201      	movs	r2, #1
 800b3d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b3d6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b3da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3dc:	9300      	str	r3, [sp, #0]
 800b3de:	4613      	mov	r3, r2
 800b3e0:	687a      	ldr	r2, [r7, #4]
 800b3e2:	68b9      	ldr	r1, [r7, #8]
 800b3e4:	68f8      	ldr	r0, [r7, #12]
 800b3e6:	f000 f805 	bl	800b3f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b3ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3730      	adds	r7, #48	; 0x30
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b084      	sub	sp, #16
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	60f8      	str	r0, [r7, #12]
 800b3fc:	60b9      	str	r1, [r7, #8]
 800b3fe:	607a      	str	r2, [r7, #4]
 800b400:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b402:	68bb      	ldr	r3, [r7, #8]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d103      	bne.n	800b410 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b408:	69bb      	ldr	r3, [r7, #24]
 800b40a:	69ba      	ldr	r2, [r7, #24]
 800b40c:	601a      	str	r2, [r3, #0]
 800b40e:	e002      	b.n	800b416 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b410:	69bb      	ldr	r3, [r7, #24]
 800b412:	687a      	ldr	r2, [r7, #4]
 800b414:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b416:	69bb      	ldr	r3, [r7, #24]
 800b418:	68fa      	ldr	r2, [r7, #12]
 800b41a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b41c:	69bb      	ldr	r3, [r7, #24]
 800b41e:	68ba      	ldr	r2, [r7, #8]
 800b420:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b422:	2101      	movs	r1, #1
 800b424:	69b8      	ldr	r0, [r7, #24]
 800b426:	f7ff ff05 	bl	800b234 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b42a:	69bb      	ldr	r3, [r7, #24]
 800b42c:	78fa      	ldrb	r2, [r7, #3]
 800b42e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b432:	bf00      	nop
 800b434:	3710      	adds	r7, #16
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
	...

0800b43c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b08e      	sub	sp, #56	; 0x38
 800b440:	af00      	add	r7, sp, #0
 800b442:	60f8      	str	r0, [r7, #12]
 800b444:	60b9      	str	r1, [r7, #8]
 800b446:	607a      	str	r2, [r7, #4]
 800b448:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b44a:	2300      	movs	r3, #0
 800b44c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b454:	2b00      	cmp	r3, #0
 800b456:	d10a      	bne.n	800b46e <xQueueGenericSend+0x32>
	__asm volatile
 800b458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b45c:	f383 8811 	msr	BASEPRI, r3
 800b460:	f3bf 8f6f 	isb	sy
 800b464:	f3bf 8f4f 	dsb	sy
 800b468:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b46a:	bf00      	nop
 800b46c:	e7fe      	b.n	800b46c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b46e:	68bb      	ldr	r3, [r7, #8]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d103      	bne.n	800b47c <xQueueGenericSend+0x40>
 800b474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d101      	bne.n	800b480 <xQueueGenericSend+0x44>
 800b47c:	2301      	movs	r3, #1
 800b47e:	e000      	b.n	800b482 <xQueueGenericSend+0x46>
 800b480:	2300      	movs	r3, #0
 800b482:	2b00      	cmp	r3, #0
 800b484:	d10a      	bne.n	800b49c <xQueueGenericSend+0x60>
	__asm volatile
 800b486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b48a:	f383 8811 	msr	BASEPRI, r3
 800b48e:	f3bf 8f6f 	isb	sy
 800b492:	f3bf 8f4f 	dsb	sy
 800b496:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b498:	bf00      	nop
 800b49a:	e7fe      	b.n	800b49a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	2b02      	cmp	r3, #2
 800b4a0:	d103      	bne.n	800b4aa <xQueueGenericSend+0x6e>
 800b4a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4a6:	2b01      	cmp	r3, #1
 800b4a8:	d101      	bne.n	800b4ae <xQueueGenericSend+0x72>
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	e000      	b.n	800b4b0 <xQueueGenericSend+0x74>
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d10a      	bne.n	800b4ca <xQueueGenericSend+0x8e>
	__asm volatile
 800b4b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4b8:	f383 8811 	msr	BASEPRI, r3
 800b4bc:	f3bf 8f6f 	isb	sy
 800b4c0:	f3bf 8f4f 	dsb	sy
 800b4c4:	623b      	str	r3, [r7, #32]
}
 800b4c6:	bf00      	nop
 800b4c8:	e7fe      	b.n	800b4c8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b4ca:	f001 fa19 	bl	800c900 <xTaskGetSchedulerState>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d102      	bne.n	800b4da <xQueueGenericSend+0x9e>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d101      	bne.n	800b4de <xQueueGenericSend+0xa2>
 800b4da:	2301      	movs	r3, #1
 800b4dc:	e000      	b.n	800b4e0 <xQueueGenericSend+0xa4>
 800b4de:	2300      	movs	r3, #0
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d10a      	bne.n	800b4fa <xQueueGenericSend+0xbe>
	__asm volatile
 800b4e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e8:	f383 8811 	msr	BASEPRI, r3
 800b4ec:	f3bf 8f6f 	isb	sy
 800b4f0:	f3bf 8f4f 	dsb	sy
 800b4f4:	61fb      	str	r3, [r7, #28]
}
 800b4f6:	bf00      	nop
 800b4f8:	e7fe      	b.n	800b4f8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b4fa:	f002 f843 	bl	800d584 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b500:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b506:	429a      	cmp	r2, r3
 800b508:	d302      	bcc.n	800b510 <xQueueGenericSend+0xd4>
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	2b02      	cmp	r3, #2
 800b50e:	d129      	bne.n	800b564 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b510:	683a      	ldr	r2, [r7, #0]
 800b512:	68b9      	ldr	r1, [r7, #8]
 800b514:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b516:	f000 fa0b 	bl	800b930 <prvCopyDataToQueue>
 800b51a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b51e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b520:	2b00      	cmp	r3, #0
 800b522:	d010      	beq.n	800b546 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b526:	3324      	adds	r3, #36	; 0x24
 800b528:	4618      	mov	r0, r3
 800b52a:	f001 f827 	bl	800c57c <xTaskRemoveFromEventList>
 800b52e:	4603      	mov	r3, r0
 800b530:	2b00      	cmp	r3, #0
 800b532:	d013      	beq.n	800b55c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b534:	4b3f      	ldr	r3, [pc, #252]	; (800b634 <xQueueGenericSend+0x1f8>)
 800b536:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b53a:	601a      	str	r2, [r3, #0]
 800b53c:	f3bf 8f4f 	dsb	sy
 800b540:	f3bf 8f6f 	isb	sy
 800b544:	e00a      	b.n	800b55c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d007      	beq.n	800b55c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b54c:	4b39      	ldr	r3, [pc, #228]	; (800b634 <xQueueGenericSend+0x1f8>)
 800b54e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b552:	601a      	str	r2, [r3, #0]
 800b554:	f3bf 8f4f 	dsb	sy
 800b558:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b55c:	f002 f842 	bl	800d5e4 <vPortExitCritical>
				return pdPASS;
 800b560:	2301      	movs	r3, #1
 800b562:	e063      	b.n	800b62c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d103      	bne.n	800b572 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b56a:	f002 f83b 	bl	800d5e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b56e:	2300      	movs	r3, #0
 800b570:	e05c      	b.n	800b62c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b574:	2b00      	cmp	r3, #0
 800b576:	d106      	bne.n	800b586 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b578:	f107 0314 	add.w	r3, r7, #20
 800b57c:	4618      	mov	r0, r3
 800b57e:	f001 f861 	bl	800c644 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b582:	2301      	movs	r3, #1
 800b584:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b586:	f002 f82d 	bl	800d5e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b58a:	f000 fda1 	bl	800c0d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b58e:	f001 fff9 	bl	800d584 <vPortEnterCritical>
 800b592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b594:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b598:	b25b      	sxtb	r3, r3
 800b59a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b59e:	d103      	bne.n	800b5a8 <xQueueGenericSend+0x16c>
 800b5a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b5a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b5ae:	b25b      	sxtb	r3, r3
 800b5b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5b4:	d103      	bne.n	800b5be <xQueueGenericSend+0x182>
 800b5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b5be:	f002 f811 	bl	800d5e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b5c2:	1d3a      	adds	r2, r7, #4
 800b5c4:	f107 0314 	add.w	r3, r7, #20
 800b5c8:	4611      	mov	r1, r2
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f001 f850 	bl	800c670 <xTaskCheckForTimeOut>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d124      	bne.n	800b620 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b5d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b5d8:	f000 faa2 	bl	800bb20 <prvIsQueueFull>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d018      	beq.n	800b614 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e4:	3310      	adds	r3, #16
 800b5e6:	687a      	ldr	r2, [r7, #4]
 800b5e8:	4611      	mov	r1, r2
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f000 ff76 	bl	800c4dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b5f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b5f2:	f000 fa2d 	bl	800ba50 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b5f6:	f000 fd79 	bl	800c0ec <xTaskResumeAll>
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	f47f af7c 	bne.w	800b4fa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b602:	4b0c      	ldr	r3, [pc, #48]	; (800b634 <xQueueGenericSend+0x1f8>)
 800b604:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b608:	601a      	str	r2, [r3, #0]
 800b60a:	f3bf 8f4f 	dsb	sy
 800b60e:	f3bf 8f6f 	isb	sy
 800b612:	e772      	b.n	800b4fa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b614:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b616:	f000 fa1b 	bl	800ba50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b61a:	f000 fd67 	bl	800c0ec <xTaskResumeAll>
 800b61e:	e76c      	b.n	800b4fa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b620:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b622:	f000 fa15 	bl	800ba50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b626:	f000 fd61 	bl	800c0ec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b62a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	3738      	adds	r7, #56	; 0x38
 800b630:	46bd      	mov	sp, r7
 800b632:	bd80      	pop	{r7, pc}
 800b634:	e000ed04 	.word	0xe000ed04

0800b638 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b090      	sub	sp, #64	; 0x40
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	60f8      	str	r0, [r7, #12]
 800b640:	60b9      	str	r1, [r7, #8]
 800b642:	607a      	str	r2, [r7, #4]
 800b644:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b64a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d10a      	bne.n	800b666 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b650:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b654:	f383 8811 	msr	BASEPRI, r3
 800b658:	f3bf 8f6f 	isb	sy
 800b65c:	f3bf 8f4f 	dsb	sy
 800b660:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b662:	bf00      	nop
 800b664:	e7fe      	b.n	800b664 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b666:	68bb      	ldr	r3, [r7, #8]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d103      	bne.n	800b674 <xQueueGenericSendFromISR+0x3c>
 800b66c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b66e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b670:	2b00      	cmp	r3, #0
 800b672:	d101      	bne.n	800b678 <xQueueGenericSendFromISR+0x40>
 800b674:	2301      	movs	r3, #1
 800b676:	e000      	b.n	800b67a <xQueueGenericSendFromISR+0x42>
 800b678:	2300      	movs	r3, #0
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d10a      	bne.n	800b694 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b67e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b682:	f383 8811 	msr	BASEPRI, r3
 800b686:	f3bf 8f6f 	isb	sy
 800b68a:	f3bf 8f4f 	dsb	sy
 800b68e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b690:	bf00      	nop
 800b692:	e7fe      	b.n	800b692 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	2b02      	cmp	r3, #2
 800b698:	d103      	bne.n	800b6a2 <xQueueGenericSendFromISR+0x6a>
 800b69a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b69c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b69e:	2b01      	cmp	r3, #1
 800b6a0:	d101      	bne.n	800b6a6 <xQueueGenericSendFromISR+0x6e>
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	e000      	b.n	800b6a8 <xQueueGenericSendFromISR+0x70>
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d10a      	bne.n	800b6c2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b6ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6b0:	f383 8811 	msr	BASEPRI, r3
 800b6b4:	f3bf 8f6f 	isb	sy
 800b6b8:	f3bf 8f4f 	dsb	sy
 800b6bc:	623b      	str	r3, [r7, #32]
}
 800b6be:	bf00      	nop
 800b6c0:	e7fe      	b.n	800b6c0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b6c2:	f002 f841 	bl	800d748 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b6c6:	f3ef 8211 	mrs	r2, BASEPRI
 800b6ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ce:	f383 8811 	msr	BASEPRI, r3
 800b6d2:	f3bf 8f6f 	isb	sy
 800b6d6:	f3bf 8f4f 	dsb	sy
 800b6da:	61fa      	str	r2, [r7, #28]
 800b6dc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b6de:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b6e0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b6e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b6e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6ea:	429a      	cmp	r2, r3
 800b6ec:	d302      	bcc.n	800b6f4 <xQueueGenericSendFromISR+0xbc>
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	2b02      	cmp	r3, #2
 800b6f2:	d12f      	bne.n	800b754 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b6f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b6fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b6fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b702:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b704:	683a      	ldr	r2, [r7, #0]
 800b706:	68b9      	ldr	r1, [r7, #8]
 800b708:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b70a:	f000 f911 	bl	800b930 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b70e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b712:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b716:	d112      	bne.n	800b73e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b71a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d016      	beq.n	800b74e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b722:	3324      	adds	r3, #36	; 0x24
 800b724:	4618      	mov	r0, r3
 800b726:	f000 ff29 	bl	800c57c <xTaskRemoveFromEventList>
 800b72a:	4603      	mov	r3, r0
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d00e      	beq.n	800b74e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d00b      	beq.n	800b74e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	2201      	movs	r2, #1
 800b73a:	601a      	str	r2, [r3, #0]
 800b73c:	e007      	b.n	800b74e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b73e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b742:	3301      	adds	r3, #1
 800b744:	b2db      	uxtb	r3, r3
 800b746:	b25a      	sxtb	r2, r3
 800b748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b74a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b74e:	2301      	movs	r3, #1
 800b750:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b752:	e001      	b.n	800b758 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b754:	2300      	movs	r3, #0
 800b756:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b758:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b75a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b75c:	697b      	ldr	r3, [r7, #20]
 800b75e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b762:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b764:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b766:	4618      	mov	r0, r3
 800b768:	3740      	adds	r7, #64	; 0x40
 800b76a:	46bd      	mov	sp, r7
 800b76c:	bd80      	pop	{r7, pc}
	...

0800b770 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b08c      	sub	sp, #48	; 0x30
 800b774:	af00      	add	r7, sp, #0
 800b776:	60f8      	str	r0, [r7, #12]
 800b778:	60b9      	str	r1, [r7, #8]
 800b77a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b77c:	2300      	movs	r3, #0
 800b77e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b786:	2b00      	cmp	r3, #0
 800b788:	d10a      	bne.n	800b7a0 <xQueueReceive+0x30>
	__asm volatile
 800b78a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b78e:	f383 8811 	msr	BASEPRI, r3
 800b792:	f3bf 8f6f 	isb	sy
 800b796:	f3bf 8f4f 	dsb	sy
 800b79a:	623b      	str	r3, [r7, #32]
}
 800b79c:	bf00      	nop
 800b79e:	e7fe      	b.n	800b79e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d103      	bne.n	800b7ae <xQueueReceive+0x3e>
 800b7a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d101      	bne.n	800b7b2 <xQueueReceive+0x42>
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	e000      	b.n	800b7b4 <xQueueReceive+0x44>
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d10a      	bne.n	800b7ce <xQueueReceive+0x5e>
	__asm volatile
 800b7b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7bc:	f383 8811 	msr	BASEPRI, r3
 800b7c0:	f3bf 8f6f 	isb	sy
 800b7c4:	f3bf 8f4f 	dsb	sy
 800b7c8:	61fb      	str	r3, [r7, #28]
}
 800b7ca:	bf00      	nop
 800b7cc:	e7fe      	b.n	800b7cc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b7ce:	f001 f897 	bl	800c900 <xTaskGetSchedulerState>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d102      	bne.n	800b7de <xQueueReceive+0x6e>
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d101      	bne.n	800b7e2 <xQueueReceive+0x72>
 800b7de:	2301      	movs	r3, #1
 800b7e0:	e000      	b.n	800b7e4 <xQueueReceive+0x74>
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d10a      	bne.n	800b7fe <xQueueReceive+0x8e>
	__asm volatile
 800b7e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ec:	f383 8811 	msr	BASEPRI, r3
 800b7f0:	f3bf 8f6f 	isb	sy
 800b7f4:	f3bf 8f4f 	dsb	sy
 800b7f8:	61bb      	str	r3, [r7, #24]
}
 800b7fa:	bf00      	nop
 800b7fc:	e7fe      	b.n	800b7fc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b7fe:	f001 fec1 	bl	800d584 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b806:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d01f      	beq.n	800b84e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b80e:	68b9      	ldr	r1, [r7, #8]
 800b810:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b812:	f000 f8f7 	bl	800ba04 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b818:	1e5a      	subs	r2, r3, #1
 800b81a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b81c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b81e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b820:	691b      	ldr	r3, [r3, #16]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d00f      	beq.n	800b846 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b828:	3310      	adds	r3, #16
 800b82a:	4618      	mov	r0, r3
 800b82c:	f000 fea6 	bl	800c57c <xTaskRemoveFromEventList>
 800b830:	4603      	mov	r3, r0
 800b832:	2b00      	cmp	r3, #0
 800b834:	d007      	beq.n	800b846 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b836:	4b3d      	ldr	r3, [pc, #244]	; (800b92c <xQueueReceive+0x1bc>)
 800b838:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b83c:	601a      	str	r2, [r3, #0]
 800b83e:	f3bf 8f4f 	dsb	sy
 800b842:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b846:	f001 fecd 	bl	800d5e4 <vPortExitCritical>
				return pdPASS;
 800b84a:	2301      	movs	r3, #1
 800b84c:	e069      	b.n	800b922 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d103      	bne.n	800b85c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b854:	f001 fec6 	bl	800d5e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b858:	2300      	movs	r3, #0
 800b85a:	e062      	b.n	800b922 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b85c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d106      	bne.n	800b870 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b862:	f107 0310 	add.w	r3, r7, #16
 800b866:	4618      	mov	r0, r3
 800b868:	f000 feec 	bl	800c644 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b86c:	2301      	movs	r3, #1
 800b86e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b870:	f001 feb8 	bl	800d5e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b874:	f000 fc2c 	bl	800c0d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b878:	f001 fe84 	bl	800d584 <vPortEnterCritical>
 800b87c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b87e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b882:	b25b      	sxtb	r3, r3
 800b884:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b888:	d103      	bne.n	800b892 <xQueueReceive+0x122>
 800b88a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b88c:	2200      	movs	r2, #0
 800b88e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b894:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b898:	b25b      	sxtb	r3, r3
 800b89a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b89e:	d103      	bne.n	800b8a8 <xQueueReceive+0x138>
 800b8a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b8a8:	f001 fe9c 	bl	800d5e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b8ac:	1d3a      	adds	r2, r7, #4
 800b8ae:	f107 0310 	add.w	r3, r7, #16
 800b8b2:	4611      	mov	r1, r2
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	f000 fedb 	bl	800c670 <xTaskCheckForTimeOut>
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d123      	bne.n	800b908 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b8c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8c2:	f000 f917 	bl	800baf4 <prvIsQueueEmpty>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d017      	beq.n	800b8fc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b8cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ce:	3324      	adds	r3, #36	; 0x24
 800b8d0:	687a      	ldr	r2, [r7, #4]
 800b8d2:	4611      	mov	r1, r2
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f000 fe01 	bl	800c4dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b8da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8dc:	f000 f8b8 	bl	800ba50 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b8e0:	f000 fc04 	bl	800c0ec <xTaskResumeAll>
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d189      	bne.n	800b7fe <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b8ea:	4b10      	ldr	r3, [pc, #64]	; (800b92c <xQueueReceive+0x1bc>)
 800b8ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8f0:	601a      	str	r2, [r3, #0]
 800b8f2:	f3bf 8f4f 	dsb	sy
 800b8f6:	f3bf 8f6f 	isb	sy
 800b8fa:	e780      	b.n	800b7fe <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b8fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8fe:	f000 f8a7 	bl	800ba50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b902:	f000 fbf3 	bl	800c0ec <xTaskResumeAll>
 800b906:	e77a      	b.n	800b7fe <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b908:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b90a:	f000 f8a1 	bl	800ba50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b90e:	f000 fbed 	bl	800c0ec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b912:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b914:	f000 f8ee 	bl	800baf4 <prvIsQueueEmpty>
 800b918:	4603      	mov	r3, r0
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	f43f af6f 	beq.w	800b7fe <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b920:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b922:	4618      	mov	r0, r3
 800b924:	3730      	adds	r7, #48	; 0x30
 800b926:	46bd      	mov	sp, r7
 800b928:	bd80      	pop	{r7, pc}
 800b92a:	bf00      	nop
 800b92c:	e000ed04 	.word	0xe000ed04

0800b930 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b086      	sub	sp, #24
 800b934:	af00      	add	r7, sp, #0
 800b936:	60f8      	str	r0, [r7, #12]
 800b938:	60b9      	str	r1, [r7, #8]
 800b93a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b93c:	2300      	movs	r3, #0
 800b93e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b944:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d10d      	bne.n	800b96a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	2b00      	cmp	r3, #0
 800b954:	d14d      	bne.n	800b9f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	689b      	ldr	r3, [r3, #8]
 800b95a:	4618      	mov	r0, r3
 800b95c:	f000 ffee 	bl	800c93c <xTaskPriorityDisinherit>
 800b960:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	2200      	movs	r2, #0
 800b966:	609a      	str	r2, [r3, #8]
 800b968:	e043      	b.n	800b9f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d119      	bne.n	800b9a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	6858      	ldr	r0, [r3, #4]
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b978:	461a      	mov	r2, r3
 800b97a:	68b9      	ldr	r1, [r7, #8]
 800b97c:	f002 fa31 	bl	800dde2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	685a      	ldr	r2, [r3, #4]
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b988:	441a      	add	r2, r3
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	685a      	ldr	r2, [r3, #4]
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	689b      	ldr	r3, [r3, #8]
 800b996:	429a      	cmp	r2, r3
 800b998:	d32b      	bcc.n	800b9f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	681a      	ldr	r2, [r3, #0]
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	605a      	str	r2, [r3, #4]
 800b9a2:	e026      	b.n	800b9f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	68d8      	ldr	r0, [r3, #12]
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9ac:	461a      	mov	r2, r3
 800b9ae:	68b9      	ldr	r1, [r7, #8]
 800b9b0:	f002 fa17 	bl	800dde2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	68da      	ldr	r2, [r3, #12]
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9bc:	425b      	negs	r3, r3
 800b9be:	441a      	add	r2, r3
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	68da      	ldr	r2, [r3, #12]
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	d207      	bcs.n	800b9e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	689a      	ldr	r2, [r3, #8]
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9d8:	425b      	negs	r3, r3
 800b9da:	441a      	add	r2, r3
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2b02      	cmp	r3, #2
 800b9e4:	d105      	bne.n	800b9f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b9e6:	693b      	ldr	r3, [r7, #16]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d002      	beq.n	800b9f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	3b01      	subs	r3, #1
 800b9f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b9f2:	693b      	ldr	r3, [r7, #16]
 800b9f4:	1c5a      	adds	r2, r3, #1
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b9fa:	697b      	ldr	r3, [r7, #20]
}
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	3718      	adds	r7, #24
 800ba00:	46bd      	mov	sp, r7
 800ba02:	bd80      	pop	{r7, pc}

0800ba04 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b082      	sub	sp, #8
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
 800ba0c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d018      	beq.n	800ba48 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	68da      	ldr	r2, [r3, #12]
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba1e:	441a      	add	r2, r3
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	68da      	ldr	r2, [r3, #12]
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	689b      	ldr	r3, [r3, #8]
 800ba2c:	429a      	cmp	r2, r3
 800ba2e:	d303      	bcc.n	800ba38 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681a      	ldr	r2, [r3, #0]
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	68d9      	ldr	r1, [r3, #12]
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba40:	461a      	mov	r2, r3
 800ba42:	6838      	ldr	r0, [r7, #0]
 800ba44:	f002 f9cd 	bl	800dde2 <memcpy>
	}
}
 800ba48:	bf00      	nop
 800ba4a:	3708      	adds	r7, #8
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}

0800ba50 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	b084      	sub	sp, #16
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ba58:	f001 fd94 	bl	800d584 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba62:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ba64:	e011      	b.n	800ba8a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d012      	beq.n	800ba94 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	3324      	adds	r3, #36	; 0x24
 800ba72:	4618      	mov	r0, r3
 800ba74:	f000 fd82 	bl	800c57c <xTaskRemoveFromEventList>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d001      	beq.n	800ba82 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ba7e:	f000 fe59 	bl	800c734 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ba82:	7bfb      	ldrb	r3, [r7, #15]
 800ba84:	3b01      	subs	r3, #1
 800ba86:	b2db      	uxtb	r3, r3
 800ba88:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ba8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	dce9      	bgt.n	800ba66 <prvUnlockQueue+0x16>
 800ba92:	e000      	b.n	800ba96 <prvUnlockQueue+0x46>
					break;
 800ba94:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	22ff      	movs	r2, #255	; 0xff
 800ba9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ba9e:	f001 fda1 	bl	800d5e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800baa2:	f001 fd6f 	bl	800d584 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800baac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800baae:	e011      	b.n	800bad4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	691b      	ldr	r3, [r3, #16]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d012      	beq.n	800bade <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	3310      	adds	r3, #16
 800babc:	4618      	mov	r0, r3
 800babe:	f000 fd5d 	bl	800c57c <xTaskRemoveFromEventList>
 800bac2:	4603      	mov	r3, r0
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d001      	beq.n	800bacc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bac8:	f000 fe34 	bl	800c734 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bacc:	7bbb      	ldrb	r3, [r7, #14]
 800bace:	3b01      	subs	r3, #1
 800bad0:	b2db      	uxtb	r3, r3
 800bad2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bad4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	dce9      	bgt.n	800bab0 <prvUnlockQueue+0x60>
 800badc:	e000      	b.n	800bae0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bade:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	22ff      	movs	r2, #255	; 0xff
 800bae4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bae8:	f001 fd7c 	bl	800d5e4 <vPortExitCritical>
}
 800baec:	bf00      	nop
 800baee:	3710      	adds	r7, #16
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}

0800baf4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b084      	sub	sp, #16
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bafc:	f001 fd42 	bl	800d584 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d102      	bne.n	800bb0e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bb08:	2301      	movs	r3, #1
 800bb0a:	60fb      	str	r3, [r7, #12]
 800bb0c:	e001      	b.n	800bb12 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb12:	f001 fd67 	bl	800d5e4 <vPortExitCritical>

	return xReturn;
 800bb16:	68fb      	ldr	r3, [r7, #12]
}
 800bb18:	4618      	mov	r0, r3
 800bb1a:	3710      	adds	r7, #16
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	bd80      	pop	{r7, pc}

0800bb20 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b084      	sub	sp, #16
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bb28:	f001 fd2c 	bl	800d584 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb34:	429a      	cmp	r2, r3
 800bb36:	d102      	bne.n	800bb3e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bb38:	2301      	movs	r3, #1
 800bb3a:	60fb      	str	r3, [r7, #12]
 800bb3c:	e001      	b.n	800bb42 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bb3e:	2300      	movs	r3, #0
 800bb40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb42:	f001 fd4f 	bl	800d5e4 <vPortExitCritical>

	return xReturn;
 800bb46:	68fb      	ldr	r3, [r7, #12]
}
 800bb48:	4618      	mov	r0, r3
 800bb4a:	3710      	adds	r7, #16
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	bd80      	pop	{r7, pc}

0800bb50 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bb50:	b480      	push	{r7}
 800bb52:	b085      	sub	sp, #20
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
 800bb58:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	60fb      	str	r3, [r7, #12]
 800bb5e:	e014      	b.n	800bb8a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bb60:	4a0f      	ldr	r2, [pc, #60]	; (800bba0 <vQueueAddToRegistry+0x50>)
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d10b      	bne.n	800bb84 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bb6c:	490c      	ldr	r1, [pc, #48]	; (800bba0 <vQueueAddToRegistry+0x50>)
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	683a      	ldr	r2, [r7, #0]
 800bb72:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bb76:	4a0a      	ldr	r2, [pc, #40]	; (800bba0 <vQueueAddToRegistry+0x50>)
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	00db      	lsls	r3, r3, #3
 800bb7c:	4413      	add	r3, r2
 800bb7e:	687a      	ldr	r2, [r7, #4]
 800bb80:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bb82:	e006      	b.n	800bb92 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	3301      	adds	r3, #1
 800bb88:	60fb      	str	r3, [r7, #12]
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	2b07      	cmp	r3, #7
 800bb8e:	d9e7      	bls.n	800bb60 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bb90:	bf00      	nop
 800bb92:	bf00      	nop
 800bb94:	3714      	adds	r7, #20
 800bb96:	46bd      	mov	sp, r7
 800bb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9c:	4770      	bx	lr
 800bb9e:	bf00      	nop
 800bba0:	20006398 	.word	0x20006398

0800bba4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b086      	sub	sp, #24
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	60f8      	str	r0, [r7, #12]
 800bbac:	60b9      	str	r1, [r7, #8]
 800bbae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bbb4:	f001 fce6 	bl	800d584 <vPortEnterCritical>
 800bbb8:	697b      	ldr	r3, [r7, #20]
 800bbba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bbbe:	b25b      	sxtb	r3, r3
 800bbc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbc4:	d103      	bne.n	800bbce <vQueueWaitForMessageRestricted+0x2a>
 800bbc6:	697b      	ldr	r3, [r7, #20]
 800bbc8:	2200      	movs	r2, #0
 800bbca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbd4:	b25b      	sxtb	r3, r3
 800bbd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbda:	d103      	bne.n	800bbe4 <vQueueWaitForMessageRestricted+0x40>
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	2200      	movs	r2, #0
 800bbe0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bbe4:	f001 fcfe 	bl	800d5e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bbe8:	697b      	ldr	r3, [r7, #20]
 800bbea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d106      	bne.n	800bbfe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	3324      	adds	r3, #36	; 0x24
 800bbf4:	687a      	ldr	r2, [r7, #4]
 800bbf6:	68b9      	ldr	r1, [r7, #8]
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	f000 fc93 	bl	800c524 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bbfe:	6978      	ldr	r0, [r7, #20]
 800bc00:	f7ff ff26 	bl	800ba50 <prvUnlockQueue>
	}
 800bc04:	bf00      	nop
 800bc06:	3718      	adds	r7, #24
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}

0800bc0c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b08e      	sub	sp, #56	; 0x38
 800bc10:	af04      	add	r7, sp, #16
 800bc12:	60f8      	str	r0, [r7, #12]
 800bc14:	60b9      	str	r1, [r7, #8]
 800bc16:	607a      	str	r2, [r7, #4]
 800bc18:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bc1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d10a      	bne.n	800bc36 <xTaskCreateStatic+0x2a>
	__asm volatile
 800bc20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc24:	f383 8811 	msr	BASEPRI, r3
 800bc28:	f3bf 8f6f 	isb	sy
 800bc2c:	f3bf 8f4f 	dsb	sy
 800bc30:	623b      	str	r3, [r7, #32]
}
 800bc32:	bf00      	nop
 800bc34:	e7fe      	b.n	800bc34 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bc36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d10a      	bne.n	800bc52 <xTaskCreateStatic+0x46>
	__asm volatile
 800bc3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc40:	f383 8811 	msr	BASEPRI, r3
 800bc44:	f3bf 8f6f 	isb	sy
 800bc48:	f3bf 8f4f 	dsb	sy
 800bc4c:	61fb      	str	r3, [r7, #28]
}
 800bc4e:	bf00      	nop
 800bc50:	e7fe      	b.n	800bc50 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bc52:	23c0      	movs	r3, #192	; 0xc0
 800bc54:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	2bc0      	cmp	r3, #192	; 0xc0
 800bc5a:	d00a      	beq.n	800bc72 <xTaskCreateStatic+0x66>
	__asm volatile
 800bc5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc60:	f383 8811 	msr	BASEPRI, r3
 800bc64:	f3bf 8f6f 	isb	sy
 800bc68:	f3bf 8f4f 	dsb	sy
 800bc6c:	61bb      	str	r3, [r7, #24]
}
 800bc6e:	bf00      	nop
 800bc70:	e7fe      	b.n	800bc70 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bc72:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bc74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d01e      	beq.n	800bcb8 <xTaskCreateStatic+0xac>
 800bc7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d01b      	beq.n	800bcb8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bc80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc82:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bc84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bc88:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bc8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc8c:	2202      	movs	r2, #2
 800bc8e:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bc92:	2300      	movs	r3, #0
 800bc94:	9303      	str	r3, [sp, #12]
 800bc96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc98:	9302      	str	r3, [sp, #8]
 800bc9a:	f107 0314 	add.w	r3, r7, #20
 800bc9e:	9301      	str	r3, [sp, #4]
 800bca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bca2:	9300      	str	r3, [sp, #0]
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	687a      	ldr	r2, [r7, #4]
 800bca8:	68b9      	ldr	r1, [r7, #8]
 800bcaa:	68f8      	ldr	r0, [r7, #12]
 800bcac:	f000 f850 	bl	800bd50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bcb0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bcb2:	f000 f8f7 	bl	800bea4 <prvAddNewTaskToReadyList>
 800bcb6:	e001      	b.n	800bcbc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bcbc:	697b      	ldr	r3, [r7, #20]
	}
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	3728      	adds	r7, #40	; 0x28
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}

0800bcc6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bcc6:	b580      	push	{r7, lr}
 800bcc8:	b08c      	sub	sp, #48	; 0x30
 800bcca:	af04      	add	r7, sp, #16
 800bccc:	60f8      	str	r0, [r7, #12]
 800bcce:	60b9      	str	r1, [r7, #8]
 800bcd0:	603b      	str	r3, [r7, #0]
 800bcd2:	4613      	mov	r3, r2
 800bcd4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bcd6:	88fb      	ldrh	r3, [r7, #6]
 800bcd8:	009b      	lsls	r3, r3, #2
 800bcda:	4618      	mov	r0, r3
 800bcdc:	f001 fd74 	bl	800d7c8 <pvPortMalloc>
 800bce0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bce2:	697b      	ldr	r3, [r7, #20]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d00e      	beq.n	800bd06 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bce8:	20c0      	movs	r0, #192	; 0xc0
 800bcea:	f001 fd6d 	bl	800d7c8 <pvPortMalloc>
 800bcee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bcf0:	69fb      	ldr	r3, [r7, #28]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d003      	beq.n	800bcfe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bcf6:	69fb      	ldr	r3, [r7, #28]
 800bcf8:	697a      	ldr	r2, [r7, #20]
 800bcfa:	631a      	str	r2, [r3, #48]	; 0x30
 800bcfc:	e005      	b.n	800bd0a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bcfe:	6978      	ldr	r0, [r7, #20]
 800bd00:	f001 fe2e 	bl	800d960 <vPortFree>
 800bd04:	e001      	b.n	800bd0a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bd06:	2300      	movs	r3, #0
 800bd08:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bd0a:	69fb      	ldr	r3, [r7, #28]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d017      	beq.n	800bd40 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bd10:	69fb      	ldr	r3, [r7, #28]
 800bd12:	2200      	movs	r2, #0
 800bd14:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bd18:	88fa      	ldrh	r2, [r7, #6]
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	9303      	str	r3, [sp, #12]
 800bd1e:	69fb      	ldr	r3, [r7, #28]
 800bd20:	9302      	str	r3, [sp, #8]
 800bd22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd24:	9301      	str	r3, [sp, #4]
 800bd26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd28:	9300      	str	r3, [sp, #0]
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	68b9      	ldr	r1, [r7, #8]
 800bd2e:	68f8      	ldr	r0, [r7, #12]
 800bd30:	f000 f80e 	bl	800bd50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bd34:	69f8      	ldr	r0, [r7, #28]
 800bd36:	f000 f8b5 	bl	800bea4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bd3a:	2301      	movs	r3, #1
 800bd3c:	61bb      	str	r3, [r7, #24]
 800bd3e:	e002      	b.n	800bd46 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bd40:	f04f 33ff 	mov.w	r3, #4294967295
 800bd44:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bd46:	69bb      	ldr	r3, [r7, #24]
	}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	3720      	adds	r7, #32
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	bd80      	pop	{r7, pc}

0800bd50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b088      	sub	sp, #32
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	60f8      	str	r0, [r7, #12]
 800bd58:	60b9      	str	r1, [r7, #8]
 800bd5a:	607a      	str	r2, [r7, #4]
 800bd5c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bd5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd60:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	009b      	lsls	r3, r3, #2
 800bd66:	461a      	mov	r2, r3
 800bd68:	21a5      	movs	r1, #165	; 0xa5
 800bd6a:	f002 f848 	bl	800ddfe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bd6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800bd78:	3b01      	subs	r3, #1
 800bd7a:	009b      	lsls	r3, r3, #2
 800bd7c:	4413      	add	r3, r2
 800bd7e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bd80:	69bb      	ldr	r3, [r7, #24]
 800bd82:	f023 0307 	bic.w	r3, r3, #7
 800bd86:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bd88:	69bb      	ldr	r3, [r7, #24]
 800bd8a:	f003 0307 	and.w	r3, r3, #7
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d00a      	beq.n	800bda8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800bd92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd96:	f383 8811 	msr	BASEPRI, r3
 800bd9a:	f3bf 8f6f 	isb	sy
 800bd9e:	f3bf 8f4f 	dsb	sy
 800bda2:	617b      	str	r3, [r7, #20]
}
 800bda4:	bf00      	nop
 800bda6:	e7fe      	b.n	800bda6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d01f      	beq.n	800bdee <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bdae:	2300      	movs	r3, #0
 800bdb0:	61fb      	str	r3, [r7, #28]
 800bdb2:	e012      	b.n	800bdda <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bdb4:	68ba      	ldr	r2, [r7, #8]
 800bdb6:	69fb      	ldr	r3, [r7, #28]
 800bdb8:	4413      	add	r3, r2
 800bdba:	7819      	ldrb	r1, [r3, #0]
 800bdbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdbe:	69fb      	ldr	r3, [r7, #28]
 800bdc0:	4413      	add	r3, r2
 800bdc2:	3334      	adds	r3, #52	; 0x34
 800bdc4:	460a      	mov	r2, r1
 800bdc6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bdc8:	68ba      	ldr	r2, [r7, #8]
 800bdca:	69fb      	ldr	r3, [r7, #28]
 800bdcc:	4413      	add	r3, r2
 800bdce:	781b      	ldrb	r3, [r3, #0]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d006      	beq.n	800bde2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bdd4:	69fb      	ldr	r3, [r7, #28]
 800bdd6:	3301      	adds	r3, #1
 800bdd8:	61fb      	str	r3, [r7, #28]
 800bdda:	69fb      	ldr	r3, [r7, #28]
 800bddc:	2b0f      	cmp	r3, #15
 800bdde:	d9e9      	bls.n	800bdb4 <prvInitialiseNewTask+0x64>
 800bde0:	e000      	b.n	800bde4 <prvInitialiseNewTask+0x94>
			{
				break;
 800bde2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bde4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bde6:	2200      	movs	r2, #0
 800bde8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bdec:	e003      	b.n	800bdf6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bdee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bdf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf8:	2b37      	cmp	r3, #55	; 0x37
 800bdfa:	d901      	bls.n	800be00 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bdfc:	2337      	movs	r3, #55	; 0x37
 800bdfe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800be00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be04:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800be06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be0a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800be0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be0e:	2200      	movs	r2, #0
 800be10:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800be12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be14:	3304      	adds	r3, #4
 800be16:	4618      	mov	r0, r3
 800be18:	f7ff f978 	bl	800b10c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800be1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be1e:	3318      	adds	r3, #24
 800be20:	4618      	mov	r0, r3
 800be22:	f7ff f973 	bl	800b10c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800be26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be2a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be2e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800be32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be34:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800be36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be3a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800be3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be3e:	2200      	movs	r2, #0
 800be40:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800be42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be44:	2200      	movs	r2, #0
 800be46:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800be4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be4c:	2200      	movs	r2, #0
 800be4e:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800be52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be54:	3358      	adds	r3, #88	; 0x58
 800be56:	2260      	movs	r2, #96	; 0x60
 800be58:	2100      	movs	r1, #0
 800be5a:	4618      	mov	r0, r3
 800be5c:	f001 ffcf 	bl	800ddfe <memset>
 800be60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be62:	4a0d      	ldr	r2, [pc, #52]	; (800be98 <prvInitialiseNewTask+0x148>)
 800be64:	65da      	str	r2, [r3, #92]	; 0x5c
 800be66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be68:	4a0c      	ldr	r2, [pc, #48]	; (800be9c <prvInitialiseNewTask+0x14c>)
 800be6a:	661a      	str	r2, [r3, #96]	; 0x60
 800be6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be6e:	4a0c      	ldr	r2, [pc, #48]	; (800bea0 <prvInitialiseNewTask+0x150>)
 800be70:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800be72:	683a      	ldr	r2, [r7, #0]
 800be74:	68f9      	ldr	r1, [r7, #12]
 800be76:	69b8      	ldr	r0, [r7, #24]
 800be78:	f001 fa54 	bl	800d324 <pxPortInitialiseStack>
 800be7c:	4602      	mov	r2, r0
 800be7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be80:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800be82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be84:	2b00      	cmp	r3, #0
 800be86:	d002      	beq.n	800be8e <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800be88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be8e:	bf00      	nop
 800be90:	3720      	adds	r7, #32
 800be92:	46bd      	mov	sp, r7
 800be94:	bd80      	pop	{r7, pc}
 800be96:	bf00      	nop
 800be98:	08014178 	.word	0x08014178
 800be9c:	08014198 	.word	0x08014198
 800bea0:	08014158 	.word	0x08014158

0800bea4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b082      	sub	sp, #8
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800beac:	f001 fb6a 	bl	800d584 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800beb0:	4b2d      	ldr	r3, [pc, #180]	; (800bf68 <prvAddNewTaskToReadyList+0xc4>)
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	3301      	adds	r3, #1
 800beb6:	4a2c      	ldr	r2, [pc, #176]	; (800bf68 <prvAddNewTaskToReadyList+0xc4>)
 800beb8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800beba:	4b2c      	ldr	r3, [pc, #176]	; (800bf6c <prvAddNewTaskToReadyList+0xc8>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d109      	bne.n	800bed6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bec2:	4a2a      	ldr	r2, [pc, #168]	; (800bf6c <prvAddNewTaskToReadyList+0xc8>)
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bec8:	4b27      	ldr	r3, [pc, #156]	; (800bf68 <prvAddNewTaskToReadyList+0xc4>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	2b01      	cmp	r3, #1
 800bece:	d110      	bne.n	800bef2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bed0:	f000 fc54 	bl	800c77c <prvInitialiseTaskLists>
 800bed4:	e00d      	b.n	800bef2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bed6:	4b26      	ldr	r3, [pc, #152]	; (800bf70 <prvAddNewTaskToReadyList+0xcc>)
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d109      	bne.n	800bef2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bede:	4b23      	ldr	r3, [pc, #140]	; (800bf6c <prvAddNewTaskToReadyList+0xc8>)
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bee8:	429a      	cmp	r2, r3
 800beea:	d802      	bhi.n	800bef2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800beec:	4a1f      	ldr	r2, [pc, #124]	; (800bf6c <prvAddNewTaskToReadyList+0xc8>)
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bef2:	4b20      	ldr	r3, [pc, #128]	; (800bf74 <prvAddNewTaskToReadyList+0xd0>)
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	3301      	adds	r3, #1
 800bef8:	4a1e      	ldr	r2, [pc, #120]	; (800bf74 <prvAddNewTaskToReadyList+0xd0>)
 800befa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800befc:	4b1d      	ldr	r3, [pc, #116]	; (800bf74 <prvAddNewTaskToReadyList+0xd0>)
 800befe:	681a      	ldr	r2, [r3, #0]
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf08:	4b1b      	ldr	r3, [pc, #108]	; (800bf78 <prvAddNewTaskToReadyList+0xd4>)
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	429a      	cmp	r2, r3
 800bf0e:	d903      	bls.n	800bf18 <prvAddNewTaskToReadyList+0x74>
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf14:	4a18      	ldr	r2, [pc, #96]	; (800bf78 <prvAddNewTaskToReadyList+0xd4>)
 800bf16:	6013      	str	r3, [r2, #0]
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf1c:	4613      	mov	r3, r2
 800bf1e:	009b      	lsls	r3, r3, #2
 800bf20:	4413      	add	r3, r2
 800bf22:	009b      	lsls	r3, r3, #2
 800bf24:	4a15      	ldr	r2, [pc, #84]	; (800bf7c <prvAddNewTaskToReadyList+0xd8>)
 800bf26:	441a      	add	r2, r3
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	3304      	adds	r3, #4
 800bf2c:	4619      	mov	r1, r3
 800bf2e:	4610      	mov	r0, r2
 800bf30:	f7ff f8f9 	bl	800b126 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bf34:	f001 fb56 	bl	800d5e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bf38:	4b0d      	ldr	r3, [pc, #52]	; (800bf70 <prvAddNewTaskToReadyList+0xcc>)
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d00e      	beq.n	800bf5e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bf40:	4b0a      	ldr	r3, [pc, #40]	; (800bf6c <prvAddNewTaskToReadyList+0xc8>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf4a:	429a      	cmp	r2, r3
 800bf4c:	d207      	bcs.n	800bf5e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bf4e:	4b0c      	ldr	r3, [pc, #48]	; (800bf80 <prvAddNewTaskToReadyList+0xdc>)
 800bf50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf54:	601a      	str	r2, [r3, #0]
 800bf56:	f3bf 8f4f 	dsb	sy
 800bf5a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bf5e:	bf00      	nop
 800bf60:	3708      	adds	r7, #8
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}
 800bf66:	bf00      	nop
 800bf68:	200038c8 	.word	0x200038c8
 800bf6c:	200033f4 	.word	0x200033f4
 800bf70:	200038d4 	.word	0x200038d4
 800bf74:	200038e4 	.word	0x200038e4
 800bf78:	200038d0 	.word	0x200038d0
 800bf7c:	200033f8 	.word	0x200033f8
 800bf80:	e000ed04 	.word	0xe000ed04

0800bf84 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b084      	sub	sp, #16
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bf8c:	2300      	movs	r3, #0
 800bf8e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d017      	beq.n	800bfc6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bf96:	4b13      	ldr	r3, [pc, #76]	; (800bfe4 <vTaskDelay+0x60>)
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d00a      	beq.n	800bfb4 <vTaskDelay+0x30>
	__asm volatile
 800bf9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfa2:	f383 8811 	msr	BASEPRI, r3
 800bfa6:	f3bf 8f6f 	isb	sy
 800bfaa:	f3bf 8f4f 	dsb	sy
 800bfae:	60bb      	str	r3, [r7, #8]
}
 800bfb0:	bf00      	nop
 800bfb2:	e7fe      	b.n	800bfb2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bfb4:	f000 f88c 	bl	800c0d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bfb8:	2100      	movs	r1, #0
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f000 fd2c 	bl	800ca18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bfc0:	f000 f894 	bl	800c0ec <xTaskResumeAll>
 800bfc4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d107      	bne.n	800bfdc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800bfcc:	4b06      	ldr	r3, [pc, #24]	; (800bfe8 <vTaskDelay+0x64>)
 800bfce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfd2:	601a      	str	r2, [r3, #0]
 800bfd4:	f3bf 8f4f 	dsb	sy
 800bfd8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bfdc:	bf00      	nop
 800bfde:	3710      	adds	r7, #16
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	bd80      	pop	{r7, pc}
 800bfe4:	200038f0 	.word	0x200038f0
 800bfe8:	e000ed04 	.word	0xe000ed04

0800bfec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b08a      	sub	sp, #40	; 0x28
 800bff0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bff2:	2300      	movs	r3, #0
 800bff4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bff6:	2300      	movs	r3, #0
 800bff8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bffa:	463a      	mov	r2, r7
 800bffc:	1d39      	adds	r1, r7, #4
 800bffe:	f107 0308 	add.w	r3, r7, #8
 800c002:	4618      	mov	r0, r3
 800c004:	f7ff f82e 	bl	800b064 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c008:	6839      	ldr	r1, [r7, #0]
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	68ba      	ldr	r2, [r7, #8]
 800c00e:	9202      	str	r2, [sp, #8]
 800c010:	9301      	str	r3, [sp, #4]
 800c012:	2300      	movs	r3, #0
 800c014:	9300      	str	r3, [sp, #0]
 800c016:	2300      	movs	r3, #0
 800c018:	460a      	mov	r2, r1
 800c01a:	4925      	ldr	r1, [pc, #148]	; (800c0b0 <vTaskStartScheduler+0xc4>)
 800c01c:	4825      	ldr	r0, [pc, #148]	; (800c0b4 <vTaskStartScheduler+0xc8>)
 800c01e:	f7ff fdf5 	bl	800bc0c <xTaskCreateStatic>
 800c022:	4603      	mov	r3, r0
 800c024:	4a24      	ldr	r2, [pc, #144]	; (800c0b8 <vTaskStartScheduler+0xcc>)
 800c026:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c028:	4b23      	ldr	r3, [pc, #140]	; (800c0b8 <vTaskStartScheduler+0xcc>)
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d002      	beq.n	800c036 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c030:	2301      	movs	r3, #1
 800c032:	617b      	str	r3, [r7, #20]
 800c034:	e001      	b.n	800c03a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c036:	2300      	movs	r3, #0
 800c038:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	2b01      	cmp	r3, #1
 800c03e:	d102      	bne.n	800c046 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c040:	f000 fd3e 	bl	800cac0 <xTimerCreateTimerTask>
 800c044:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c046:	697b      	ldr	r3, [r7, #20]
 800c048:	2b01      	cmp	r3, #1
 800c04a:	d11d      	bne.n	800c088 <vTaskStartScheduler+0x9c>
	__asm volatile
 800c04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c050:	f383 8811 	msr	BASEPRI, r3
 800c054:	f3bf 8f6f 	isb	sy
 800c058:	f3bf 8f4f 	dsb	sy
 800c05c:	613b      	str	r3, [r7, #16]
}
 800c05e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c060:	4b16      	ldr	r3, [pc, #88]	; (800c0bc <vTaskStartScheduler+0xd0>)
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	3358      	adds	r3, #88	; 0x58
 800c066:	4a16      	ldr	r2, [pc, #88]	; (800c0c0 <vTaskStartScheduler+0xd4>)
 800c068:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c06a:	4b16      	ldr	r3, [pc, #88]	; (800c0c4 <vTaskStartScheduler+0xd8>)
 800c06c:	f04f 32ff 	mov.w	r2, #4294967295
 800c070:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c072:	4b15      	ldr	r3, [pc, #84]	; (800c0c8 <vTaskStartScheduler+0xdc>)
 800c074:	2201      	movs	r2, #1
 800c076:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c078:	4b14      	ldr	r3, [pc, #80]	; (800c0cc <vTaskStartScheduler+0xe0>)
 800c07a:	2200      	movs	r2, #0
 800c07c:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800c07e:	f7f4 ffb5 	bl	8000fec <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c082:	f001 f9dd 	bl	800d440 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c086:	e00e      	b.n	800c0a6 <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c088:	697b      	ldr	r3, [r7, #20]
 800c08a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c08e:	d10a      	bne.n	800c0a6 <vTaskStartScheduler+0xba>
	__asm volatile
 800c090:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c094:	f383 8811 	msr	BASEPRI, r3
 800c098:	f3bf 8f6f 	isb	sy
 800c09c:	f3bf 8f4f 	dsb	sy
 800c0a0:	60fb      	str	r3, [r7, #12]
}
 800c0a2:	bf00      	nop
 800c0a4:	e7fe      	b.n	800c0a4 <vTaskStartScheduler+0xb8>
}
 800c0a6:	bf00      	nop
 800c0a8:	3718      	adds	r7, #24
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
 800c0ae:	bf00      	nop
 800c0b0:	080140c4 	.word	0x080140c4
 800c0b4:	0800c74d 	.word	0x0800c74d
 800c0b8:	200038ec 	.word	0x200038ec
 800c0bc:	200033f4 	.word	0x200033f4
 800c0c0:	20000048 	.word	0x20000048
 800c0c4:	200038e8 	.word	0x200038e8
 800c0c8:	200038d4 	.word	0x200038d4
 800c0cc:	200038cc 	.word	0x200038cc

0800c0d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c0d0:	b480      	push	{r7}
 800c0d2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c0d4:	4b04      	ldr	r3, [pc, #16]	; (800c0e8 <vTaskSuspendAll+0x18>)
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	3301      	adds	r3, #1
 800c0da:	4a03      	ldr	r2, [pc, #12]	; (800c0e8 <vTaskSuspendAll+0x18>)
 800c0dc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c0de:	bf00      	nop
 800c0e0:	46bd      	mov	sp, r7
 800c0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e6:	4770      	bx	lr
 800c0e8:	200038f0 	.word	0x200038f0

0800c0ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	b084      	sub	sp, #16
 800c0f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c0fa:	4b42      	ldr	r3, [pc, #264]	; (800c204 <xTaskResumeAll+0x118>)
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d10a      	bne.n	800c118 <xTaskResumeAll+0x2c>
	__asm volatile
 800c102:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c106:	f383 8811 	msr	BASEPRI, r3
 800c10a:	f3bf 8f6f 	isb	sy
 800c10e:	f3bf 8f4f 	dsb	sy
 800c112:	603b      	str	r3, [r7, #0]
}
 800c114:	bf00      	nop
 800c116:	e7fe      	b.n	800c116 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c118:	f001 fa34 	bl	800d584 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c11c:	4b39      	ldr	r3, [pc, #228]	; (800c204 <xTaskResumeAll+0x118>)
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	3b01      	subs	r3, #1
 800c122:	4a38      	ldr	r2, [pc, #224]	; (800c204 <xTaskResumeAll+0x118>)
 800c124:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c126:	4b37      	ldr	r3, [pc, #220]	; (800c204 <xTaskResumeAll+0x118>)
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d162      	bne.n	800c1f4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c12e:	4b36      	ldr	r3, [pc, #216]	; (800c208 <xTaskResumeAll+0x11c>)
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	2b00      	cmp	r3, #0
 800c134:	d05e      	beq.n	800c1f4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c136:	e02f      	b.n	800c198 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c138:	4b34      	ldr	r3, [pc, #208]	; (800c20c <xTaskResumeAll+0x120>)
 800c13a:	68db      	ldr	r3, [r3, #12]
 800c13c:	68db      	ldr	r3, [r3, #12]
 800c13e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	3318      	adds	r3, #24
 800c144:	4618      	mov	r0, r3
 800c146:	f7ff f84b 	bl	800b1e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	3304      	adds	r3, #4
 800c14e:	4618      	mov	r0, r3
 800c150:	f7ff f846 	bl	800b1e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c158:	4b2d      	ldr	r3, [pc, #180]	; (800c210 <xTaskResumeAll+0x124>)
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	429a      	cmp	r2, r3
 800c15e:	d903      	bls.n	800c168 <xTaskResumeAll+0x7c>
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c164:	4a2a      	ldr	r2, [pc, #168]	; (800c210 <xTaskResumeAll+0x124>)
 800c166:	6013      	str	r3, [r2, #0]
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c16c:	4613      	mov	r3, r2
 800c16e:	009b      	lsls	r3, r3, #2
 800c170:	4413      	add	r3, r2
 800c172:	009b      	lsls	r3, r3, #2
 800c174:	4a27      	ldr	r2, [pc, #156]	; (800c214 <xTaskResumeAll+0x128>)
 800c176:	441a      	add	r2, r3
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	3304      	adds	r3, #4
 800c17c:	4619      	mov	r1, r3
 800c17e:	4610      	mov	r0, r2
 800c180:	f7fe ffd1 	bl	800b126 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c188:	4b23      	ldr	r3, [pc, #140]	; (800c218 <xTaskResumeAll+0x12c>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c18e:	429a      	cmp	r2, r3
 800c190:	d302      	bcc.n	800c198 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c192:	4b22      	ldr	r3, [pc, #136]	; (800c21c <xTaskResumeAll+0x130>)
 800c194:	2201      	movs	r2, #1
 800c196:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c198:	4b1c      	ldr	r3, [pc, #112]	; (800c20c <xTaskResumeAll+0x120>)
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d1cb      	bne.n	800c138 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d001      	beq.n	800c1aa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c1a6:	f000 fb8b 	bl	800c8c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c1aa:	4b1d      	ldr	r3, [pc, #116]	; (800c220 <xTaskResumeAll+0x134>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d010      	beq.n	800c1d8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c1b6:	f000 f847 	bl	800c248 <xTaskIncrementTick>
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d002      	beq.n	800c1c6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c1c0:	4b16      	ldr	r3, [pc, #88]	; (800c21c <xTaskResumeAll+0x130>)
 800c1c2:	2201      	movs	r2, #1
 800c1c4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	3b01      	subs	r3, #1
 800c1ca:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d1f1      	bne.n	800c1b6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c1d2:	4b13      	ldr	r3, [pc, #76]	; (800c220 <xTaskResumeAll+0x134>)
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c1d8:	4b10      	ldr	r3, [pc, #64]	; (800c21c <xTaskResumeAll+0x130>)
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d009      	beq.n	800c1f4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c1e0:	2301      	movs	r3, #1
 800c1e2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c1e4:	4b0f      	ldr	r3, [pc, #60]	; (800c224 <xTaskResumeAll+0x138>)
 800c1e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c1ea:	601a      	str	r2, [r3, #0]
 800c1ec:	f3bf 8f4f 	dsb	sy
 800c1f0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c1f4:	f001 f9f6 	bl	800d5e4 <vPortExitCritical>

	return xAlreadyYielded;
 800c1f8:	68bb      	ldr	r3, [r7, #8]
}
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	3710      	adds	r7, #16
 800c1fe:	46bd      	mov	sp, r7
 800c200:	bd80      	pop	{r7, pc}
 800c202:	bf00      	nop
 800c204:	200038f0 	.word	0x200038f0
 800c208:	200038c8 	.word	0x200038c8
 800c20c:	20003888 	.word	0x20003888
 800c210:	200038d0 	.word	0x200038d0
 800c214:	200033f8 	.word	0x200033f8
 800c218:	200033f4 	.word	0x200033f4
 800c21c:	200038dc 	.word	0x200038dc
 800c220:	200038d8 	.word	0x200038d8
 800c224:	e000ed04 	.word	0xe000ed04

0800c228 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c228:	b480      	push	{r7}
 800c22a:	b083      	sub	sp, #12
 800c22c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c22e:	4b05      	ldr	r3, [pc, #20]	; (800c244 <xTaskGetTickCount+0x1c>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c234:	687b      	ldr	r3, [r7, #4]
}
 800c236:	4618      	mov	r0, r3
 800c238:	370c      	adds	r7, #12
 800c23a:	46bd      	mov	sp, r7
 800c23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c240:	4770      	bx	lr
 800c242:	bf00      	nop
 800c244:	200038cc 	.word	0x200038cc

0800c248 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b086      	sub	sp, #24
 800c24c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c24e:	2300      	movs	r3, #0
 800c250:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c252:	4b4f      	ldr	r3, [pc, #316]	; (800c390 <xTaskIncrementTick+0x148>)
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	2b00      	cmp	r3, #0
 800c258:	f040 808f 	bne.w	800c37a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c25c:	4b4d      	ldr	r3, [pc, #308]	; (800c394 <xTaskIncrementTick+0x14c>)
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	3301      	adds	r3, #1
 800c262:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c264:	4a4b      	ldr	r2, [pc, #300]	; (800c394 <xTaskIncrementTick+0x14c>)
 800c266:	693b      	ldr	r3, [r7, #16]
 800c268:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d120      	bne.n	800c2b2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c270:	4b49      	ldr	r3, [pc, #292]	; (800c398 <xTaskIncrementTick+0x150>)
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d00a      	beq.n	800c290 <xTaskIncrementTick+0x48>
	__asm volatile
 800c27a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c27e:	f383 8811 	msr	BASEPRI, r3
 800c282:	f3bf 8f6f 	isb	sy
 800c286:	f3bf 8f4f 	dsb	sy
 800c28a:	603b      	str	r3, [r7, #0]
}
 800c28c:	bf00      	nop
 800c28e:	e7fe      	b.n	800c28e <xTaskIncrementTick+0x46>
 800c290:	4b41      	ldr	r3, [pc, #260]	; (800c398 <xTaskIncrementTick+0x150>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	60fb      	str	r3, [r7, #12]
 800c296:	4b41      	ldr	r3, [pc, #260]	; (800c39c <xTaskIncrementTick+0x154>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	4a3f      	ldr	r2, [pc, #252]	; (800c398 <xTaskIncrementTick+0x150>)
 800c29c:	6013      	str	r3, [r2, #0]
 800c29e:	4a3f      	ldr	r2, [pc, #252]	; (800c39c <xTaskIncrementTick+0x154>)
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	6013      	str	r3, [r2, #0]
 800c2a4:	4b3e      	ldr	r3, [pc, #248]	; (800c3a0 <xTaskIncrementTick+0x158>)
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	3301      	adds	r3, #1
 800c2aa:	4a3d      	ldr	r2, [pc, #244]	; (800c3a0 <xTaskIncrementTick+0x158>)
 800c2ac:	6013      	str	r3, [r2, #0]
 800c2ae:	f000 fb07 	bl	800c8c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c2b2:	4b3c      	ldr	r3, [pc, #240]	; (800c3a4 <xTaskIncrementTick+0x15c>)
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	693a      	ldr	r2, [r7, #16]
 800c2b8:	429a      	cmp	r2, r3
 800c2ba:	d349      	bcc.n	800c350 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c2bc:	4b36      	ldr	r3, [pc, #216]	; (800c398 <xTaskIncrementTick+0x150>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d104      	bne.n	800c2d0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2c6:	4b37      	ldr	r3, [pc, #220]	; (800c3a4 <xTaskIncrementTick+0x15c>)
 800c2c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c2cc:	601a      	str	r2, [r3, #0]
					break;
 800c2ce:	e03f      	b.n	800c350 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2d0:	4b31      	ldr	r3, [pc, #196]	; (800c398 <xTaskIncrementTick+0x150>)
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	68db      	ldr	r3, [r3, #12]
 800c2d6:	68db      	ldr	r3, [r3, #12]
 800c2d8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c2da:	68bb      	ldr	r3, [r7, #8]
 800c2dc:	685b      	ldr	r3, [r3, #4]
 800c2de:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c2e0:	693a      	ldr	r2, [r7, #16]
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	429a      	cmp	r2, r3
 800c2e6:	d203      	bcs.n	800c2f0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c2e8:	4a2e      	ldr	r2, [pc, #184]	; (800c3a4 <xTaskIncrementTick+0x15c>)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c2ee:	e02f      	b.n	800c350 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c2f0:	68bb      	ldr	r3, [r7, #8]
 800c2f2:	3304      	adds	r3, #4
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	f7fe ff73 	bl	800b1e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c2fa:	68bb      	ldr	r3, [r7, #8]
 800c2fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d004      	beq.n	800c30c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	3318      	adds	r3, #24
 800c306:	4618      	mov	r0, r3
 800c308:	f7fe ff6a 	bl	800b1e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c30c:	68bb      	ldr	r3, [r7, #8]
 800c30e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c310:	4b25      	ldr	r3, [pc, #148]	; (800c3a8 <xTaskIncrementTick+0x160>)
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	429a      	cmp	r2, r3
 800c316:	d903      	bls.n	800c320 <xTaskIncrementTick+0xd8>
 800c318:	68bb      	ldr	r3, [r7, #8]
 800c31a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c31c:	4a22      	ldr	r2, [pc, #136]	; (800c3a8 <xTaskIncrementTick+0x160>)
 800c31e:	6013      	str	r3, [r2, #0]
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c324:	4613      	mov	r3, r2
 800c326:	009b      	lsls	r3, r3, #2
 800c328:	4413      	add	r3, r2
 800c32a:	009b      	lsls	r3, r3, #2
 800c32c:	4a1f      	ldr	r2, [pc, #124]	; (800c3ac <xTaskIncrementTick+0x164>)
 800c32e:	441a      	add	r2, r3
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	3304      	adds	r3, #4
 800c334:	4619      	mov	r1, r3
 800c336:	4610      	mov	r0, r2
 800c338:	f7fe fef5 	bl	800b126 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c340:	4b1b      	ldr	r3, [pc, #108]	; (800c3b0 <xTaskIncrementTick+0x168>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c346:	429a      	cmp	r2, r3
 800c348:	d3b8      	bcc.n	800c2bc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c34a:	2301      	movs	r3, #1
 800c34c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c34e:	e7b5      	b.n	800c2bc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c350:	4b17      	ldr	r3, [pc, #92]	; (800c3b0 <xTaskIncrementTick+0x168>)
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c356:	4915      	ldr	r1, [pc, #84]	; (800c3ac <xTaskIncrementTick+0x164>)
 800c358:	4613      	mov	r3, r2
 800c35a:	009b      	lsls	r3, r3, #2
 800c35c:	4413      	add	r3, r2
 800c35e:	009b      	lsls	r3, r3, #2
 800c360:	440b      	add	r3, r1
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	2b01      	cmp	r3, #1
 800c366:	d901      	bls.n	800c36c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c368:	2301      	movs	r3, #1
 800c36a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c36c:	4b11      	ldr	r3, [pc, #68]	; (800c3b4 <xTaskIncrementTick+0x16c>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d007      	beq.n	800c384 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c374:	2301      	movs	r3, #1
 800c376:	617b      	str	r3, [r7, #20]
 800c378:	e004      	b.n	800c384 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c37a:	4b0f      	ldr	r3, [pc, #60]	; (800c3b8 <xTaskIncrementTick+0x170>)
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	3301      	adds	r3, #1
 800c380:	4a0d      	ldr	r2, [pc, #52]	; (800c3b8 <xTaskIncrementTick+0x170>)
 800c382:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c384:	697b      	ldr	r3, [r7, #20]
}
 800c386:	4618      	mov	r0, r3
 800c388:	3718      	adds	r7, #24
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}
 800c38e:	bf00      	nop
 800c390:	200038f0 	.word	0x200038f0
 800c394:	200038cc 	.word	0x200038cc
 800c398:	20003880 	.word	0x20003880
 800c39c:	20003884 	.word	0x20003884
 800c3a0:	200038e0 	.word	0x200038e0
 800c3a4:	200038e8 	.word	0x200038e8
 800c3a8:	200038d0 	.word	0x200038d0
 800c3ac:	200033f8 	.word	0x200033f8
 800c3b0:	200033f4 	.word	0x200033f4
 800c3b4:	200038dc 	.word	0x200038dc
 800c3b8:	200038d8 	.word	0x200038d8

0800c3bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c3bc:	b580      	push	{r7, lr}
 800c3be:	b084      	sub	sp, #16
 800c3c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c3c2:	4b3e      	ldr	r3, [pc, #248]	; (800c4bc <vTaskSwitchContext+0x100>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d003      	beq.n	800c3d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c3ca:	4b3d      	ldr	r3, [pc, #244]	; (800c4c0 <vTaskSwitchContext+0x104>)
 800c3cc:	2201      	movs	r2, #1
 800c3ce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c3d0:	e070      	b.n	800c4b4 <vTaskSwitchContext+0xf8>
		xYieldPending = pdFALSE;
 800c3d2:	4b3b      	ldr	r3, [pc, #236]	; (800c4c0 <vTaskSwitchContext+0x104>)
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800c3d8:	f7f4 fe0f 	bl	8000ffa <getRunTimeCounterValue>
 800c3dc:	4603      	mov	r3, r0
 800c3de:	4a39      	ldr	r2, [pc, #228]	; (800c4c4 <vTaskSwitchContext+0x108>)
 800c3e0:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800c3e2:	4b38      	ldr	r3, [pc, #224]	; (800c4c4 <vTaskSwitchContext+0x108>)
 800c3e4:	681a      	ldr	r2, [r3, #0]
 800c3e6:	4b38      	ldr	r3, [pc, #224]	; (800c4c8 <vTaskSwitchContext+0x10c>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	429a      	cmp	r2, r3
 800c3ec:	d909      	bls.n	800c402 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800c3ee:	4b37      	ldr	r3, [pc, #220]	; (800c4cc <vTaskSwitchContext+0x110>)
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800c3f4:	4a33      	ldr	r2, [pc, #204]	; (800c4c4 <vTaskSwitchContext+0x108>)
 800c3f6:	6810      	ldr	r0, [r2, #0]
 800c3f8:	4a33      	ldr	r2, [pc, #204]	; (800c4c8 <vTaskSwitchContext+0x10c>)
 800c3fa:	6812      	ldr	r2, [r2, #0]
 800c3fc:	1a82      	subs	r2, r0, r2
 800c3fe:	440a      	add	r2, r1
 800c400:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800c402:	4b30      	ldr	r3, [pc, #192]	; (800c4c4 <vTaskSwitchContext+0x108>)
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	4a30      	ldr	r2, [pc, #192]	; (800c4c8 <vTaskSwitchContext+0x10c>)
 800c408:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800c40a:	4b30      	ldr	r3, [pc, #192]	; (800c4cc <vTaskSwitchContext+0x110>)
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	681a      	ldr	r2, [r3, #0]
 800c410:	4b2e      	ldr	r3, [pc, #184]	; (800c4cc <vTaskSwitchContext+0x110>)
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c416:	429a      	cmp	r2, r3
 800c418:	d808      	bhi.n	800c42c <vTaskSwitchContext+0x70>
 800c41a:	4b2c      	ldr	r3, [pc, #176]	; (800c4cc <vTaskSwitchContext+0x110>)
 800c41c:	681a      	ldr	r2, [r3, #0]
 800c41e:	4b2b      	ldr	r3, [pc, #172]	; (800c4cc <vTaskSwitchContext+0x110>)
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	3334      	adds	r3, #52	; 0x34
 800c424:	4619      	mov	r1, r3
 800c426:	4610      	mov	r0, r2
 800c428:	f7f4 fdef 	bl	800100a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c42c:	4b28      	ldr	r3, [pc, #160]	; (800c4d0 <vTaskSwitchContext+0x114>)
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	60fb      	str	r3, [r7, #12]
 800c432:	e010      	b.n	800c456 <vTaskSwitchContext+0x9a>
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d10a      	bne.n	800c450 <vTaskSwitchContext+0x94>
	__asm volatile
 800c43a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c43e:	f383 8811 	msr	BASEPRI, r3
 800c442:	f3bf 8f6f 	isb	sy
 800c446:	f3bf 8f4f 	dsb	sy
 800c44a:	607b      	str	r3, [r7, #4]
}
 800c44c:	bf00      	nop
 800c44e:	e7fe      	b.n	800c44e <vTaskSwitchContext+0x92>
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	3b01      	subs	r3, #1
 800c454:	60fb      	str	r3, [r7, #12]
 800c456:	491f      	ldr	r1, [pc, #124]	; (800c4d4 <vTaskSwitchContext+0x118>)
 800c458:	68fa      	ldr	r2, [r7, #12]
 800c45a:	4613      	mov	r3, r2
 800c45c:	009b      	lsls	r3, r3, #2
 800c45e:	4413      	add	r3, r2
 800c460:	009b      	lsls	r3, r3, #2
 800c462:	440b      	add	r3, r1
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d0e4      	beq.n	800c434 <vTaskSwitchContext+0x78>
 800c46a:	68fa      	ldr	r2, [r7, #12]
 800c46c:	4613      	mov	r3, r2
 800c46e:	009b      	lsls	r3, r3, #2
 800c470:	4413      	add	r3, r2
 800c472:	009b      	lsls	r3, r3, #2
 800c474:	4a17      	ldr	r2, [pc, #92]	; (800c4d4 <vTaskSwitchContext+0x118>)
 800c476:	4413      	add	r3, r2
 800c478:	60bb      	str	r3, [r7, #8]
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	685b      	ldr	r3, [r3, #4]
 800c47e:	685a      	ldr	r2, [r3, #4]
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	605a      	str	r2, [r3, #4]
 800c484:	68bb      	ldr	r3, [r7, #8]
 800c486:	685a      	ldr	r2, [r3, #4]
 800c488:	68bb      	ldr	r3, [r7, #8]
 800c48a:	3308      	adds	r3, #8
 800c48c:	429a      	cmp	r2, r3
 800c48e:	d104      	bne.n	800c49a <vTaskSwitchContext+0xde>
 800c490:	68bb      	ldr	r3, [r7, #8]
 800c492:	685b      	ldr	r3, [r3, #4]
 800c494:	685a      	ldr	r2, [r3, #4]
 800c496:	68bb      	ldr	r3, [r7, #8]
 800c498:	605a      	str	r2, [r3, #4]
 800c49a:	68bb      	ldr	r3, [r7, #8]
 800c49c:	685b      	ldr	r3, [r3, #4]
 800c49e:	68db      	ldr	r3, [r3, #12]
 800c4a0:	4a0a      	ldr	r2, [pc, #40]	; (800c4cc <vTaskSwitchContext+0x110>)
 800c4a2:	6013      	str	r3, [r2, #0]
 800c4a4:	4a0a      	ldr	r2, [pc, #40]	; (800c4d0 <vTaskSwitchContext+0x114>)
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c4aa:	4b08      	ldr	r3, [pc, #32]	; (800c4cc <vTaskSwitchContext+0x110>)
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	3358      	adds	r3, #88	; 0x58
 800c4b0:	4a09      	ldr	r2, [pc, #36]	; (800c4d8 <vTaskSwitchContext+0x11c>)
 800c4b2:	6013      	str	r3, [r2, #0]
}
 800c4b4:	bf00      	nop
 800c4b6:	3710      	adds	r7, #16
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	bd80      	pop	{r7, pc}
 800c4bc:	200038f0 	.word	0x200038f0
 800c4c0:	200038dc 	.word	0x200038dc
 800c4c4:	200038f8 	.word	0x200038f8
 800c4c8:	200038f4 	.word	0x200038f4
 800c4cc:	200033f4 	.word	0x200033f4
 800c4d0:	200038d0 	.word	0x200038d0
 800c4d4:	200033f8 	.word	0x200033f8
 800c4d8:	20000048 	.word	0x20000048

0800c4dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b084      	sub	sp, #16
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d10a      	bne.n	800c502 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c4ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4f0:	f383 8811 	msr	BASEPRI, r3
 800c4f4:	f3bf 8f6f 	isb	sy
 800c4f8:	f3bf 8f4f 	dsb	sy
 800c4fc:	60fb      	str	r3, [r7, #12]
}
 800c4fe:	bf00      	nop
 800c500:	e7fe      	b.n	800c500 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c502:	4b07      	ldr	r3, [pc, #28]	; (800c520 <vTaskPlaceOnEventList+0x44>)
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	3318      	adds	r3, #24
 800c508:	4619      	mov	r1, r3
 800c50a:	6878      	ldr	r0, [r7, #4]
 800c50c:	f7fe fe2f 	bl	800b16e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c510:	2101      	movs	r1, #1
 800c512:	6838      	ldr	r0, [r7, #0]
 800c514:	f000 fa80 	bl	800ca18 <prvAddCurrentTaskToDelayedList>
}
 800c518:	bf00      	nop
 800c51a:	3710      	adds	r7, #16
 800c51c:	46bd      	mov	sp, r7
 800c51e:	bd80      	pop	{r7, pc}
 800c520:	200033f4 	.word	0x200033f4

0800c524 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c524:	b580      	push	{r7, lr}
 800c526:	b086      	sub	sp, #24
 800c528:	af00      	add	r7, sp, #0
 800c52a:	60f8      	str	r0, [r7, #12]
 800c52c:	60b9      	str	r1, [r7, #8]
 800c52e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d10a      	bne.n	800c54c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c53a:	f383 8811 	msr	BASEPRI, r3
 800c53e:	f3bf 8f6f 	isb	sy
 800c542:	f3bf 8f4f 	dsb	sy
 800c546:	617b      	str	r3, [r7, #20]
}
 800c548:	bf00      	nop
 800c54a:	e7fe      	b.n	800c54a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c54c:	4b0a      	ldr	r3, [pc, #40]	; (800c578 <vTaskPlaceOnEventListRestricted+0x54>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	3318      	adds	r3, #24
 800c552:	4619      	mov	r1, r3
 800c554:	68f8      	ldr	r0, [r7, #12]
 800c556:	f7fe fde6 	bl	800b126 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d002      	beq.n	800c566 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c560:	f04f 33ff 	mov.w	r3, #4294967295
 800c564:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c566:	6879      	ldr	r1, [r7, #4]
 800c568:	68b8      	ldr	r0, [r7, #8]
 800c56a:	f000 fa55 	bl	800ca18 <prvAddCurrentTaskToDelayedList>
	}
 800c56e:	bf00      	nop
 800c570:	3718      	adds	r7, #24
 800c572:	46bd      	mov	sp, r7
 800c574:	bd80      	pop	{r7, pc}
 800c576:	bf00      	nop
 800c578:	200033f4 	.word	0x200033f4

0800c57c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b086      	sub	sp, #24
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	68db      	ldr	r3, [r3, #12]
 800c588:	68db      	ldr	r3, [r3, #12]
 800c58a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c58c:	693b      	ldr	r3, [r7, #16]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d10a      	bne.n	800c5a8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c592:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c596:	f383 8811 	msr	BASEPRI, r3
 800c59a:	f3bf 8f6f 	isb	sy
 800c59e:	f3bf 8f4f 	dsb	sy
 800c5a2:	60fb      	str	r3, [r7, #12]
}
 800c5a4:	bf00      	nop
 800c5a6:	e7fe      	b.n	800c5a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c5a8:	693b      	ldr	r3, [r7, #16]
 800c5aa:	3318      	adds	r3, #24
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	f7fe fe17 	bl	800b1e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c5b2:	4b1e      	ldr	r3, [pc, #120]	; (800c62c <xTaskRemoveFromEventList+0xb0>)
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d11d      	bne.n	800c5f6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c5ba:	693b      	ldr	r3, [r7, #16]
 800c5bc:	3304      	adds	r3, #4
 800c5be:	4618      	mov	r0, r3
 800c5c0:	f7fe fe0e 	bl	800b1e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c5c4:	693b      	ldr	r3, [r7, #16]
 800c5c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5c8:	4b19      	ldr	r3, [pc, #100]	; (800c630 <xTaskRemoveFromEventList+0xb4>)
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	429a      	cmp	r2, r3
 800c5ce:	d903      	bls.n	800c5d8 <xTaskRemoveFromEventList+0x5c>
 800c5d0:	693b      	ldr	r3, [r7, #16]
 800c5d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5d4:	4a16      	ldr	r2, [pc, #88]	; (800c630 <xTaskRemoveFromEventList+0xb4>)
 800c5d6:	6013      	str	r3, [r2, #0]
 800c5d8:	693b      	ldr	r3, [r7, #16]
 800c5da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5dc:	4613      	mov	r3, r2
 800c5de:	009b      	lsls	r3, r3, #2
 800c5e0:	4413      	add	r3, r2
 800c5e2:	009b      	lsls	r3, r3, #2
 800c5e4:	4a13      	ldr	r2, [pc, #76]	; (800c634 <xTaskRemoveFromEventList+0xb8>)
 800c5e6:	441a      	add	r2, r3
 800c5e8:	693b      	ldr	r3, [r7, #16]
 800c5ea:	3304      	adds	r3, #4
 800c5ec:	4619      	mov	r1, r3
 800c5ee:	4610      	mov	r0, r2
 800c5f0:	f7fe fd99 	bl	800b126 <vListInsertEnd>
 800c5f4:	e005      	b.n	800c602 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c5f6:	693b      	ldr	r3, [r7, #16]
 800c5f8:	3318      	adds	r3, #24
 800c5fa:	4619      	mov	r1, r3
 800c5fc:	480e      	ldr	r0, [pc, #56]	; (800c638 <xTaskRemoveFromEventList+0xbc>)
 800c5fe:	f7fe fd92 	bl	800b126 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c602:	693b      	ldr	r3, [r7, #16]
 800c604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c606:	4b0d      	ldr	r3, [pc, #52]	; (800c63c <xTaskRemoveFromEventList+0xc0>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c60c:	429a      	cmp	r2, r3
 800c60e:	d905      	bls.n	800c61c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c610:	2301      	movs	r3, #1
 800c612:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c614:	4b0a      	ldr	r3, [pc, #40]	; (800c640 <xTaskRemoveFromEventList+0xc4>)
 800c616:	2201      	movs	r2, #1
 800c618:	601a      	str	r2, [r3, #0]
 800c61a:	e001      	b.n	800c620 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c61c:	2300      	movs	r3, #0
 800c61e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c620:	697b      	ldr	r3, [r7, #20]
}
 800c622:	4618      	mov	r0, r3
 800c624:	3718      	adds	r7, #24
 800c626:	46bd      	mov	sp, r7
 800c628:	bd80      	pop	{r7, pc}
 800c62a:	bf00      	nop
 800c62c:	200038f0 	.word	0x200038f0
 800c630:	200038d0 	.word	0x200038d0
 800c634:	200033f8 	.word	0x200033f8
 800c638:	20003888 	.word	0x20003888
 800c63c:	200033f4 	.word	0x200033f4
 800c640:	200038dc 	.word	0x200038dc

0800c644 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c644:	b480      	push	{r7}
 800c646:	b083      	sub	sp, #12
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c64c:	4b06      	ldr	r3, [pc, #24]	; (800c668 <vTaskInternalSetTimeOutState+0x24>)
 800c64e:	681a      	ldr	r2, [r3, #0]
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c654:	4b05      	ldr	r3, [pc, #20]	; (800c66c <vTaskInternalSetTimeOutState+0x28>)
 800c656:	681a      	ldr	r2, [r3, #0]
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	605a      	str	r2, [r3, #4]
}
 800c65c:	bf00      	nop
 800c65e:	370c      	adds	r7, #12
 800c660:	46bd      	mov	sp, r7
 800c662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c666:	4770      	bx	lr
 800c668:	200038e0 	.word	0x200038e0
 800c66c:	200038cc 	.word	0x200038cc

0800c670 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b088      	sub	sp, #32
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
 800c678:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d10a      	bne.n	800c696 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c680:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c684:	f383 8811 	msr	BASEPRI, r3
 800c688:	f3bf 8f6f 	isb	sy
 800c68c:	f3bf 8f4f 	dsb	sy
 800c690:	613b      	str	r3, [r7, #16]
}
 800c692:	bf00      	nop
 800c694:	e7fe      	b.n	800c694 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d10a      	bne.n	800c6b2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c69c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6a0:	f383 8811 	msr	BASEPRI, r3
 800c6a4:	f3bf 8f6f 	isb	sy
 800c6a8:	f3bf 8f4f 	dsb	sy
 800c6ac:	60fb      	str	r3, [r7, #12]
}
 800c6ae:	bf00      	nop
 800c6b0:	e7fe      	b.n	800c6b0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c6b2:	f000 ff67 	bl	800d584 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c6b6:	4b1d      	ldr	r3, [pc, #116]	; (800c72c <xTaskCheckForTimeOut+0xbc>)
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	685b      	ldr	r3, [r3, #4]
 800c6c0:	69ba      	ldr	r2, [r7, #24]
 800c6c2:	1ad3      	subs	r3, r2, r3
 800c6c4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c6c6:	683b      	ldr	r3, [r7, #0]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6ce:	d102      	bne.n	800c6d6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	61fb      	str	r3, [r7, #28]
 800c6d4:	e023      	b.n	800c71e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681a      	ldr	r2, [r3, #0]
 800c6da:	4b15      	ldr	r3, [pc, #84]	; (800c730 <xTaskCheckForTimeOut+0xc0>)
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	429a      	cmp	r2, r3
 800c6e0:	d007      	beq.n	800c6f2 <xTaskCheckForTimeOut+0x82>
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	685b      	ldr	r3, [r3, #4]
 800c6e6:	69ba      	ldr	r2, [r7, #24]
 800c6e8:	429a      	cmp	r2, r3
 800c6ea:	d302      	bcc.n	800c6f2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	61fb      	str	r3, [r7, #28]
 800c6f0:	e015      	b.n	800c71e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	697a      	ldr	r2, [r7, #20]
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d20b      	bcs.n	800c714 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	681a      	ldr	r2, [r3, #0]
 800c700:	697b      	ldr	r3, [r7, #20]
 800c702:	1ad2      	subs	r2, r2, r3
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c708:	6878      	ldr	r0, [r7, #4]
 800c70a:	f7ff ff9b 	bl	800c644 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c70e:	2300      	movs	r3, #0
 800c710:	61fb      	str	r3, [r7, #28]
 800c712:	e004      	b.n	800c71e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	2200      	movs	r2, #0
 800c718:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c71a:	2301      	movs	r3, #1
 800c71c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c71e:	f000 ff61 	bl	800d5e4 <vPortExitCritical>

	return xReturn;
 800c722:	69fb      	ldr	r3, [r7, #28]
}
 800c724:	4618      	mov	r0, r3
 800c726:	3720      	adds	r7, #32
 800c728:	46bd      	mov	sp, r7
 800c72a:	bd80      	pop	{r7, pc}
 800c72c:	200038cc 	.word	0x200038cc
 800c730:	200038e0 	.word	0x200038e0

0800c734 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c734:	b480      	push	{r7}
 800c736:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c738:	4b03      	ldr	r3, [pc, #12]	; (800c748 <vTaskMissedYield+0x14>)
 800c73a:	2201      	movs	r2, #1
 800c73c:	601a      	str	r2, [r3, #0]
}
 800c73e:	bf00      	nop
 800c740:	46bd      	mov	sp, r7
 800c742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c746:	4770      	bx	lr
 800c748:	200038dc 	.word	0x200038dc

0800c74c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c74c:	b580      	push	{r7, lr}
 800c74e:	b082      	sub	sp, #8
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c754:	f000 f852 	bl	800c7fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c758:	4b06      	ldr	r3, [pc, #24]	; (800c774 <prvIdleTask+0x28>)
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	2b01      	cmp	r3, #1
 800c75e:	d9f9      	bls.n	800c754 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c760:	4b05      	ldr	r3, [pc, #20]	; (800c778 <prvIdleTask+0x2c>)
 800c762:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c766:	601a      	str	r2, [r3, #0]
 800c768:	f3bf 8f4f 	dsb	sy
 800c76c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c770:	e7f0      	b.n	800c754 <prvIdleTask+0x8>
 800c772:	bf00      	nop
 800c774:	200033f8 	.word	0x200033f8
 800c778:	e000ed04 	.word	0xe000ed04

0800c77c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b082      	sub	sp, #8
 800c780:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c782:	2300      	movs	r3, #0
 800c784:	607b      	str	r3, [r7, #4]
 800c786:	e00c      	b.n	800c7a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c788:	687a      	ldr	r2, [r7, #4]
 800c78a:	4613      	mov	r3, r2
 800c78c:	009b      	lsls	r3, r3, #2
 800c78e:	4413      	add	r3, r2
 800c790:	009b      	lsls	r3, r3, #2
 800c792:	4a12      	ldr	r2, [pc, #72]	; (800c7dc <prvInitialiseTaskLists+0x60>)
 800c794:	4413      	add	r3, r2
 800c796:	4618      	mov	r0, r3
 800c798:	f7fe fc98 	bl	800b0cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	3301      	adds	r3, #1
 800c7a0:	607b      	str	r3, [r7, #4]
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	2b37      	cmp	r3, #55	; 0x37
 800c7a6:	d9ef      	bls.n	800c788 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c7a8:	480d      	ldr	r0, [pc, #52]	; (800c7e0 <prvInitialiseTaskLists+0x64>)
 800c7aa:	f7fe fc8f 	bl	800b0cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c7ae:	480d      	ldr	r0, [pc, #52]	; (800c7e4 <prvInitialiseTaskLists+0x68>)
 800c7b0:	f7fe fc8c 	bl	800b0cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c7b4:	480c      	ldr	r0, [pc, #48]	; (800c7e8 <prvInitialiseTaskLists+0x6c>)
 800c7b6:	f7fe fc89 	bl	800b0cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c7ba:	480c      	ldr	r0, [pc, #48]	; (800c7ec <prvInitialiseTaskLists+0x70>)
 800c7bc:	f7fe fc86 	bl	800b0cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c7c0:	480b      	ldr	r0, [pc, #44]	; (800c7f0 <prvInitialiseTaskLists+0x74>)
 800c7c2:	f7fe fc83 	bl	800b0cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c7c6:	4b0b      	ldr	r3, [pc, #44]	; (800c7f4 <prvInitialiseTaskLists+0x78>)
 800c7c8:	4a05      	ldr	r2, [pc, #20]	; (800c7e0 <prvInitialiseTaskLists+0x64>)
 800c7ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c7cc:	4b0a      	ldr	r3, [pc, #40]	; (800c7f8 <prvInitialiseTaskLists+0x7c>)
 800c7ce:	4a05      	ldr	r2, [pc, #20]	; (800c7e4 <prvInitialiseTaskLists+0x68>)
 800c7d0:	601a      	str	r2, [r3, #0]
}
 800c7d2:	bf00      	nop
 800c7d4:	3708      	adds	r7, #8
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	bd80      	pop	{r7, pc}
 800c7da:	bf00      	nop
 800c7dc:	200033f8 	.word	0x200033f8
 800c7e0:	20003858 	.word	0x20003858
 800c7e4:	2000386c 	.word	0x2000386c
 800c7e8:	20003888 	.word	0x20003888
 800c7ec:	2000389c 	.word	0x2000389c
 800c7f0:	200038b4 	.word	0x200038b4
 800c7f4:	20003880 	.word	0x20003880
 800c7f8:	20003884 	.word	0x20003884

0800c7fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b082      	sub	sp, #8
 800c800:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c802:	e019      	b.n	800c838 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c804:	f000 febe 	bl	800d584 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c808:	4b10      	ldr	r3, [pc, #64]	; (800c84c <prvCheckTasksWaitingTermination+0x50>)
 800c80a:	68db      	ldr	r3, [r3, #12]
 800c80c:	68db      	ldr	r3, [r3, #12]
 800c80e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	3304      	adds	r3, #4
 800c814:	4618      	mov	r0, r3
 800c816:	f7fe fce3 	bl	800b1e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c81a:	4b0d      	ldr	r3, [pc, #52]	; (800c850 <prvCheckTasksWaitingTermination+0x54>)
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	3b01      	subs	r3, #1
 800c820:	4a0b      	ldr	r2, [pc, #44]	; (800c850 <prvCheckTasksWaitingTermination+0x54>)
 800c822:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c824:	4b0b      	ldr	r3, [pc, #44]	; (800c854 <prvCheckTasksWaitingTermination+0x58>)
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	3b01      	subs	r3, #1
 800c82a:	4a0a      	ldr	r2, [pc, #40]	; (800c854 <prvCheckTasksWaitingTermination+0x58>)
 800c82c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c82e:	f000 fed9 	bl	800d5e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f000 f810 	bl	800c858 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c838:	4b06      	ldr	r3, [pc, #24]	; (800c854 <prvCheckTasksWaitingTermination+0x58>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d1e1      	bne.n	800c804 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c840:	bf00      	nop
 800c842:	bf00      	nop
 800c844:	3708      	adds	r7, #8
 800c846:	46bd      	mov	sp, r7
 800c848:	bd80      	pop	{r7, pc}
 800c84a:	bf00      	nop
 800c84c:	2000389c 	.word	0x2000389c
 800c850:	200038c8 	.word	0x200038c8
 800c854:	200038b0 	.word	0x200038b0

0800c858 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c858:	b580      	push	{r7, lr}
 800c85a:	b084      	sub	sp, #16
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	3358      	adds	r3, #88	; 0x58
 800c864:	4618      	mov	r0, r3
 800c866:	f002 f9b5 	bl	800ebd4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800c870:	2b00      	cmp	r3, #0
 800c872:	d108      	bne.n	800c886 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c878:	4618      	mov	r0, r3
 800c87a:	f001 f871 	bl	800d960 <vPortFree>
				vPortFree( pxTCB );
 800c87e:	6878      	ldr	r0, [r7, #4]
 800c880:	f001 f86e 	bl	800d960 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c884:	e018      	b.n	800c8b8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800c88c:	2b01      	cmp	r3, #1
 800c88e:	d103      	bne.n	800c898 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c890:	6878      	ldr	r0, [r7, #4]
 800c892:	f001 f865 	bl	800d960 <vPortFree>
	}
 800c896:	e00f      	b.n	800c8b8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800c89e:	2b02      	cmp	r3, #2
 800c8a0:	d00a      	beq.n	800c8b8 <prvDeleteTCB+0x60>
	__asm volatile
 800c8a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8a6:	f383 8811 	msr	BASEPRI, r3
 800c8aa:	f3bf 8f6f 	isb	sy
 800c8ae:	f3bf 8f4f 	dsb	sy
 800c8b2:	60fb      	str	r3, [r7, #12]
}
 800c8b4:	bf00      	nop
 800c8b6:	e7fe      	b.n	800c8b6 <prvDeleteTCB+0x5e>
	}
 800c8b8:	bf00      	nop
 800c8ba:	3710      	adds	r7, #16
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}

0800c8c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c8c0:	b480      	push	{r7}
 800c8c2:	b083      	sub	sp, #12
 800c8c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c8c6:	4b0c      	ldr	r3, [pc, #48]	; (800c8f8 <prvResetNextTaskUnblockTime+0x38>)
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d104      	bne.n	800c8da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c8d0:	4b0a      	ldr	r3, [pc, #40]	; (800c8fc <prvResetNextTaskUnblockTime+0x3c>)
 800c8d2:	f04f 32ff 	mov.w	r2, #4294967295
 800c8d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c8d8:	e008      	b.n	800c8ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8da:	4b07      	ldr	r3, [pc, #28]	; (800c8f8 <prvResetNextTaskUnblockTime+0x38>)
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	68db      	ldr	r3, [r3, #12]
 800c8e0:	68db      	ldr	r3, [r3, #12]
 800c8e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	685b      	ldr	r3, [r3, #4]
 800c8e8:	4a04      	ldr	r2, [pc, #16]	; (800c8fc <prvResetNextTaskUnblockTime+0x3c>)
 800c8ea:	6013      	str	r3, [r2, #0]
}
 800c8ec:	bf00      	nop
 800c8ee:	370c      	adds	r7, #12
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f6:	4770      	bx	lr
 800c8f8:	20003880 	.word	0x20003880
 800c8fc:	200038e8 	.word	0x200038e8

0800c900 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c900:	b480      	push	{r7}
 800c902:	b083      	sub	sp, #12
 800c904:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c906:	4b0b      	ldr	r3, [pc, #44]	; (800c934 <xTaskGetSchedulerState+0x34>)
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d102      	bne.n	800c914 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c90e:	2301      	movs	r3, #1
 800c910:	607b      	str	r3, [r7, #4]
 800c912:	e008      	b.n	800c926 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c914:	4b08      	ldr	r3, [pc, #32]	; (800c938 <xTaskGetSchedulerState+0x38>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d102      	bne.n	800c922 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c91c:	2302      	movs	r3, #2
 800c91e:	607b      	str	r3, [r7, #4]
 800c920:	e001      	b.n	800c926 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c922:	2300      	movs	r3, #0
 800c924:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c926:	687b      	ldr	r3, [r7, #4]
	}
 800c928:	4618      	mov	r0, r3
 800c92a:	370c      	adds	r7, #12
 800c92c:	46bd      	mov	sp, r7
 800c92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c932:	4770      	bx	lr
 800c934:	200038d4 	.word	0x200038d4
 800c938:	200038f0 	.word	0x200038f0

0800c93c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b086      	sub	sp, #24
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c948:	2300      	movs	r3, #0
 800c94a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d056      	beq.n	800ca00 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c952:	4b2e      	ldr	r3, [pc, #184]	; (800ca0c <xTaskPriorityDisinherit+0xd0>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	693a      	ldr	r2, [r7, #16]
 800c958:	429a      	cmp	r2, r3
 800c95a:	d00a      	beq.n	800c972 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c95c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c960:	f383 8811 	msr	BASEPRI, r3
 800c964:	f3bf 8f6f 	isb	sy
 800c968:	f3bf 8f4f 	dsb	sy
 800c96c:	60fb      	str	r3, [r7, #12]
}
 800c96e:	bf00      	nop
 800c970:	e7fe      	b.n	800c970 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c972:	693b      	ldr	r3, [r7, #16]
 800c974:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c976:	2b00      	cmp	r3, #0
 800c978:	d10a      	bne.n	800c990 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c97e:	f383 8811 	msr	BASEPRI, r3
 800c982:	f3bf 8f6f 	isb	sy
 800c986:	f3bf 8f4f 	dsb	sy
 800c98a:	60bb      	str	r3, [r7, #8]
}
 800c98c:	bf00      	nop
 800c98e:	e7fe      	b.n	800c98e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c990:	693b      	ldr	r3, [r7, #16]
 800c992:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c994:	1e5a      	subs	r2, r3, #1
 800c996:	693b      	ldr	r3, [r7, #16]
 800c998:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c99a:	693b      	ldr	r3, [r7, #16]
 800c99c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c9a2:	429a      	cmp	r2, r3
 800c9a4:	d02c      	beq.n	800ca00 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c9a6:	693b      	ldr	r3, [r7, #16]
 800c9a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d128      	bne.n	800ca00 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c9ae:	693b      	ldr	r3, [r7, #16]
 800c9b0:	3304      	adds	r3, #4
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	f7fe fc14 	bl	800b1e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c9b8:	693b      	ldr	r3, [r7, #16]
 800c9ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c9bc:	693b      	ldr	r3, [r7, #16]
 800c9be:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c9c0:	693b      	ldr	r3, [r7, #16]
 800c9c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9c4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c9c8:	693b      	ldr	r3, [r7, #16]
 800c9ca:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c9cc:	693b      	ldr	r3, [r7, #16]
 800c9ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9d0:	4b0f      	ldr	r3, [pc, #60]	; (800ca10 <xTaskPriorityDisinherit+0xd4>)
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	429a      	cmp	r2, r3
 800c9d6:	d903      	bls.n	800c9e0 <xTaskPriorityDisinherit+0xa4>
 800c9d8:	693b      	ldr	r3, [r7, #16]
 800c9da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9dc:	4a0c      	ldr	r2, [pc, #48]	; (800ca10 <xTaskPriorityDisinherit+0xd4>)
 800c9de:	6013      	str	r3, [r2, #0]
 800c9e0:	693b      	ldr	r3, [r7, #16]
 800c9e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9e4:	4613      	mov	r3, r2
 800c9e6:	009b      	lsls	r3, r3, #2
 800c9e8:	4413      	add	r3, r2
 800c9ea:	009b      	lsls	r3, r3, #2
 800c9ec:	4a09      	ldr	r2, [pc, #36]	; (800ca14 <xTaskPriorityDisinherit+0xd8>)
 800c9ee:	441a      	add	r2, r3
 800c9f0:	693b      	ldr	r3, [r7, #16]
 800c9f2:	3304      	adds	r3, #4
 800c9f4:	4619      	mov	r1, r3
 800c9f6:	4610      	mov	r0, r2
 800c9f8:	f7fe fb95 	bl	800b126 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c9fc:	2301      	movs	r3, #1
 800c9fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ca00:	697b      	ldr	r3, [r7, #20]
	}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3718      	adds	r7, #24
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}
 800ca0a:	bf00      	nop
 800ca0c:	200033f4 	.word	0x200033f4
 800ca10:	200038d0 	.word	0x200038d0
 800ca14:	200033f8 	.word	0x200033f8

0800ca18 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b084      	sub	sp, #16
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
 800ca20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ca22:	4b21      	ldr	r3, [pc, #132]	; (800caa8 <prvAddCurrentTaskToDelayedList+0x90>)
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ca28:	4b20      	ldr	r3, [pc, #128]	; (800caac <prvAddCurrentTaskToDelayedList+0x94>)
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	3304      	adds	r3, #4
 800ca2e:	4618      	mov	r0, r3
 800ca30:	f7fe fbd6 	bl	800b1e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca3a:	d10a      	bne.n	800ca52 <prvAddCurrentTaskToDelayedList+0x3a>
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d007      	beq.n	800ca52 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca42:	4b1a      	ldr	r3, [pc, #104]	; (800caac <prvAddCurrentTaskToDelayedList+0x94>)
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	3304      	adds	r3, #4
 800ca48:	4619      	mov	r1, r3
 800ca4a:	4819      	ldr	r0, [pc, #100]	; (800cab0 <prvAddCurrentTaskToDelayedList+0x98>)
 800ca4c:	f7fe fb6b 	bl	800b126 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ca50:	e026      	b.n	800caa0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ca52:	68fa      	ldr	r2, [r7, #12]
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	4413      	add	r3, r2
 800ca58:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ca5a:	4b14      	ldr	r3, [pc, #80]	; (800caac <prvAddCurrentTaskToDelayedList+0x94>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	68ba      	ldr	r2, [r7, #8]
 800ca60:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ca62:	68ba      	ldr	r2, [r7, #8]
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	429a      	cmp	r2, r3
 800ca68:	d209      	bcs.n	800ca7e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca6a:	4b12      	ldr	r3, [pc, #72]	; (800cab4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ca6c:	681a      	ldr	r2, [r3, #0]
 800ca6e:	4b0f      	ldr	r3, [pc, #60]	; (800caac <prvAddCurrentTaskToDelayedList+0x94>)
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	3304      	adds	r3, #4
 800ca74:	4619      	mov	r1, r3
 800ca76:	4610      	mov	r0, r2
 800ca78:	f7fe fb79 	bl	800b16e <vListInsert>
}
 800ca7c:	e010      	b.n	800caa0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca7e:	4b0e      	ldr	r3, [pc, #56]	; (800cab8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ca80:	681a      	ldr	r2, [r3, #0]
 800ca82:	4b0a      	ldr	r3, [pc, #40]	; (800caac <prvAddCurrentTaskToDelayedList+0x94>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	3304      	adds	r3, #4
 800ca88:	4619      	mov	r1, r3
 800ca8a:	4610      	mov	r0, r2
 800ca8c:	f7fe fb6f 	bl	800b16e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ca90:	4b0a      	ldr	r3, [pc, #40]	; (800cabc <prvAddCurrentTaskToDelayedList+0xa4>)
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	68ba      	ldr	r2, [r7, #8]
 800ca96:	429a      	cmp	r2, r3
 800ca98:	d202      	bcs.n	800caa0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ca9a:	4a08      	ldr	r2, [pc, #32]	; (800cabc <prvAddCurrentTaskToDelayedList+0xa4>)
 800ca9c:	68bb      	ldr	r3, [r7, #8]
 800ca9e:	6013      	str	r3, [r2, #0]
}
 800caa0:	bf00      	nop
 800caa2:	3710      	adds	r7, #16
 800caa4:	46bd      	mov	sp, r7
 800caa6:	bd80      	pop	{r7, pc}
 800caa8:	200038cc 	.word	0x200038cc
 800caac:	200033f4 	.word	0x200033f4
 800cab0:	200038b4 	.word	0x200038b4
 800cab4:	20003884 	.word	0x20003884
 800cab8:	20003880 	.word	0x20003880
 800cabc:	200038e8 	.word	0x200038e8

0800cac0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b08a      	sub	sp, #40	; 0x28
 800cac4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cac6:	2300      	movs	r3, #0
 800cac8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800caca:	f000 fba1 	bl	800d210 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cace:	4b1c      	ldr	r3, [pc, #112]	; (800cb40 <xTimerCreateTimerTask+0x80>)
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d021      	beq.n	800cb1a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cad6:	2300      	movs	r3, #0
 800cad8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cada:	2300      	movs	r3, #0
 800cadc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cade:	1d3a      	adds	r2, r7, #4
 800cae0:	f107 0108 	add.w	r1, r7, #8
 800cae4:	f107 030c 	add.w	r3, r7, #12
 800cae8:	4618      	mov	r0, r3
 800caea:	f7fe fad5 	bl	800b098 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800caee:	6879      	ldr	r1, [r7, #4]
 800caf0:	68bb      	ldr	r3, [r7, #8]
 800caf2:	68fa      	ldr	r2, [r7, #12]
 800caf4:	9202      	str	r2, [sp, #8]
 800caf6:	9301      	str	r3, [sp, #4]
 800caf8:	2302      	movs	r3, #2
 800cafa:	9300      	str	r3, [sp, #0]
 800cafc:	2300      	movs	r3, #0
 800cafe:	460a      	mov	r2, r1
 800cb00:	4910      	ldr	r1, [pc, #64]	; (800cb44 <xTimerCreateTimerTask+0x84>)
 800cb02:	4811      	ldr	r0, [pc, #68]	; (800cb48 <xTimerCreateTimerTask+0x88>)
 800cb04:	f7ff f882 	bl	800bc0c <xTaskCreateStatic>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	4a10      	ldr	r2, [pc, #64]	; (800cb4c <xTimerCreateTimerTask+0x8c>)
 800cb0c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cb0e:	4b0f      	ldr	r3, [pc, #60]	; (800cb4c <xTimerCreateTimerTask+0x8c>)
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d001      	beq.n	800cb1a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cb16:	2301      	movs	r3, #1
 800cb18:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cb1a:	697b      	ldr	r3, [r7, #20]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d10a      	bne.n	800cb36 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800cb20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb24:	f383 8811 	msr	BASEPRI, r3
 800cb28:	f3bf 8f6f 	isb	sy
 800cb2c:	f3bf 8f4f 	dsb	sy
 800cb30:	613b      	str	r3, [r7, #16]
}
 800cb32:	bf00      	nop
 800cb34:	e7fe      	b.n	800cb34 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cb36:	697b      	ldr	r3, [r7, #20]
}
 800cb38:	4618      	mov	r0, r3
 800cb3a:	3718      	adds	r7, #24
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	bd80      	pop	{r7, pc}
 800cb40:	2000392c 	.word	0x2000392c
 800cb44:	080140cc 	.word	0x080140cc
 800cb48:	0800cdb9 	.word	0x0800cdb9
 800cb4c:	20003930 	.word	0x20003930

0800cb50 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b088      	sub	sp, #32
 800cb54:	af02      	add	r7, sp, #8
 800cb56:	60f8      	str	r0, [r7, #12]
 800cb58:	60b9      	str	r1, [r7, #8]
 800cb5a:	607a      	str	r2, [r7, #4]
 800cb5c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800cb5e:	202c      	movs	r0, #44	; 0x2c
 800cb60:	f000 fe32 	bl	800d7c8 <pvPortMalloc>
 800cb64:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800cb66:	697b      	ldr	r3, [r7, #20]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d00d      	beq.n	800cb88 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800cb6c:	697b      	ldr	r3, [r7, #20]
 800cb6e:	2200      	movs	r2, #0
 800cb70:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800cb74:	697b      	ldr	r3, [r7, #20]
 800cb76:	9301      	str	r3, [sp, #4]
 800cb78:	6a3b      	ldr	r3, [r7, #32]
 800cb7a:	9300      	str	r3, [sp, #0]
 800cb7c:	683b      	ldr	r3, [r7, #0]
 800cb7e:	687a      	ldr	r2, [r7, #4]
 800cb80:	68b9      	ldr	r1, [r7, #8]
 800cb82:	68f8      	ldr	r0, [r7, #12]
 800cb84:	f000 f843 	bl	800cc0e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800cb88:	697b      	ldr	r3, [r7, #20]
	}
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	3718      	adds	r7, #24
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	bd80      	pop	{r7, pc}

0800cb92 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800cb92:	b580      	push	{r7, lr}
 800cb94:	b08a      	sub	sp, #40	; 0x28
 800cb96:	af02      	add	r7, sp, #8
 800cb98:	60f8      	str	r0, [r7, #12]
 800cb9a:	60b9      	str	r1, [r7, #8]
 800cb9c:	607a      	str	r2, [r7, #4]
 800cb9e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800cba0:	232c      	movs	r3, #44	; 0x2c
 800cba2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800cba4:	693b      	ldr	r3, [r7, #16]
 800cba6:	2b2c      	cmp	r3, #44	; 0x2c
 800cba8:	d00a      	beq.n	800cbc0 <xTimerCreateStatic+0x2e>
	__asm volatile
 800cbaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbae:	f383 8811 	msr	BASEPRI, r3
 800cbb2:	f3bf 8f6f 	isb	sy
 800cbb6:	f3bf 8f4f 	dsb	sy
 800cbba:	61bb      	str	r3, [r7, #24]
}
 800cbbc:	bf00      	nop
 800cbbe:	e7fe      	b.n	800cbbe <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800cbc0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800cbc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d10a      	bne.n	800cbde <xTimerCreateStatic+0x4c>
	__asm volatile
 800cbc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbcc:	f383 8811 	msr	BASEPRI, r3
 800cbd0:	f3bf 8f6f 	isb	sy
 800cbd4:	f3bf 8f4f 	dsb	sy
 800cbd8:	617b      	str	r3, [r7, #20]
}
 800cbda:	bf00      	nop
 800cbdc:	e7fe      	b.n	800cbdc <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800cbde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cbe0:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800cbe2:	69fb      	ldr	r3, [r7, #28]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d00d      	beq.n	800cc04 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800cbe8:	69fb      	ldr	r3, [r7, #28]
 800cbea:	2202      	movs	r2, #2
 800cbec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800cbf0:	69fb      	ldr	r3, [r7, #28]
 800cbf2:	9301      	str	r3, [sp, #4]
 800cbf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbf6:	9300      	str	r3, [sp, #0]
 800cbf8:	683b      	ldr	r3, [r7, #0]
 800cbfa:	687a      	ldr	r2, [r7, #4]
 800cbfc:	68b9      	ldr	r1, [r7, #8]
 800cbfe:	68f8      	ldr	r0, [r7, #12]
 800cc00:	f000 f805 	bl	800cc0e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800cc04:	69fb      	ldr	r3, [r7, #28]
	}
 800cc06:	4618      	mov	r0, r3
 800cc08:	3720      	adds	r7, #32
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	bd80      	pop	{r7, pc}

0800cc0e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800cc0e:	b580      	push	{r7, lr}
 800cc10:	b086      	sub	sp, #24
 800cc12:	af00      	add	r7, sp, #0
 800cc14:	60f8      	str	r0, [r7, #12]
 800cc16:	60b9      	str	r1, [r7, #8]
 800cc18:	607a      	str	r2, [r7, #4]
 800cc1a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800cc1c:	68bb      	ldr	r3, [r7, #8]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d10a      	bne.n	800cc38 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800cc22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc26:	f383 8811 	msr	BASEPRI, r3
 800cc2a:	f3bf 8f6f 	isb	sy
 800cc2e:	f3bf 8f4f 	dsb	sy
 800cc32:	617b      	str	r3, [r7, #20]
}
 800cc34:	bf00      	nop
 800cc36:	e7fe      	b.n	800cc36 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800cc38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d01e      	beq.n	800cc7c <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800cc3e:	f000 fae7 	bl	800d210 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800cc42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc44:	68fa      	ldr	r2, [r7, #12]
 800cc46:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800cc48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc4a:	68ba      	ldr	r2, [r7, #8]
 800cc4c:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800cc4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc50:	683a      	ldr	r2, [r7, #0]
 800cc52:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800cc54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc56:	6a3a      	ldr	r2, [r7, #32]
 800cc58:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800cc5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc5c:	3304      	adds	r3, #4
 800cc5e:	4618      	mov	r0, r3
 800cc60:	f7fe fa54 	bl	800b10c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d008      	beq.n	800cc7c <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800cc6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc70:	f043 0304 	orr.w	r3, r3, #4
 800cc74:	b2da      	uxtb	r2, r3
 800cc76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc78:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800cc7c:	bf00      	nop
 800cc7e:	3718      	adds	r7, #24
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}

0800cc84 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b08a      	sub	sp, #40	; 0x28
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	60f8      	str	r0, [r7, #12]
 800cc8c:	60b9      	str	r1, [r7, #8]
 800cc8e:	607a      	str	r2, [r7, #4]
 800cc90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cc92:	2300      	movs	r3, #0
 800cc94:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d10a      	bne.n	800ccb2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800cc9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cca0:	f383 8811 	msr	BASEPRI, r3
 800cca4:	f3bf 8f6f 	isb	sy
 800cca8:	f3bf 8f4f 	dsb	sy
 800ccac:	623b      	str	r3, [r7, #32]
}
 800ccae:	bf00      	nop
 800ccb0:	e7fe      	b.n	800ccb0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ccb2:	4b1a      	ldr	r3, [pc, #104]	; (800cd1c <xTimerGenericCommand+0x98>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d02a      	beq.n	800cd10 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ccba:	68bb      	ldr	r3, [r7, #8]
 800ccbc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ccc6:	68bb      	ldr	r3, [r7, #8]
 800ccc8:	2b05      	cmp	r3, #5
 800ccca:	dc18      	bgt.n	800ccfe <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cccc:	f7ff fe18 	bl	800c900 <xTaskGetSchedulerState>
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	2b02      	cmp	r3, #2
 800ccd4:	d109      	bne.n	800ccea <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ccd6:	4b11      	ldr	r3, [pc, #68]	; (800cd1c <xTimerGenericCommand+0x98>)
 800ccd8:	6818      	ldr	r0, [r3, #0]
 800ccda:	f107 0110 	add.w	r1, r7, #16
 800ccde:	2300      	movs	r3, #0
 800cce0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cce2:	f7fe fbab 	bl	800b43c <xQueueGenericSend>
 800cce6:	6278      	str	r0, [r7, #36]	; 0x24
 800cce8:	e012      	b.n	800cd10 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ccea:	4b0c      	ldr	r3, [pc, #48]	; (800cd1c <xTimerGenericCommand+0x98>)
 800ccec:	6818      	ldr	r0, [r3, #0]
 800ccee:	f107 0110 	add.w	r1, r7, #16
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	f7fe fba1 	bl	800b43c <xQueueGenericSend>
 800ccfa:	6278      	str	r0, [r7, #36]	; 0x24
 800ccfc:	e008      	b.n	800cd10 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ccfe:	4b07      	ldr	r3, [pc, #28]	; (800cd1c <xTimerGenericCommand+0x98>)
 800cd00:	6818      	ldr	r0, [r3, #0]
 800cd02:	f107 0110 	add.w	r1, r7, #16
 800cd06:	2300      	movs	r3, #0
 800cd08:	683a      	ldr	r2, [r7, #0]
 800cd0a:	f7fe fc95 	bl	800b638 <xQueueGenericSendFromISR>
 800cd0e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cd10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cd12:	4618      	mov	r0, r3
 800cd14:	3728      	adds	r7, #40	; 0x28
 800cd16:	46bd      	mov	sp, r7
 800cd18:	bd80      	pop	{r7, pc}
 800cd1a:	bf00      	nop
 800cd1c:	2000392c 	.word	0x2000392c

0800cd20 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b088      	sub	sp, #32
 800cd24:	af02      	add	r7, sp, #8
 800cd26:	6078      	str	r0, [r7, #4]
 800cd28:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd2a:	4b22      	ldr	r3, [pc, #136]	; (800cdb4 <prvProcessExpiredTimer+0x94>)
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	68db      	ldr	r3, [r3, #12]
 800cd30:	68db      	ldr	r3, [r3, #12]
 800cd32:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cd34:	697b      	ldr	r3, [r7, #20]
 800cd36:	3304      	adds	r3, #4
 800cd38:	4618      	mov	r0, r3
 800cd3a:	f7fe fa51 	bl	800b1e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cd3e:	697b      	ldr	r3, [r7, #20]
 800cd40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd44:	f003 0304 	and.w	r3, r3, #4
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d022      	beq.n	800cd92 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	699a      	ldr	r2, [r3, #24]
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	18d1      	adds	r1, r2, r3
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	683a      	ldr	r2, [r7, #0]
 800cd58:	6978      	ldr	r0, [r7, #20]
 800cd5a:	f000 f8d1 	bl	800cf00 <prvInsertTimerInActiveList>
 800cd5e:	4603      	mov	r3, r0
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d01f      	beq.n	800cda4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cd64:	2300      	movs	r3, #0
 800cd66:	9300      	str	r3, [sp, #0]
 800cd68:	2300      	movs	r3, #0
 800cd6a:	687a      	ldr	r2, [r7, #4]
 800cd6c:	2100      	movs	r1, #0
 800cd6e:	6978      	ldr	r0, [r7, #20]
 800cd70:	f7ff ff88 	bl	800cc84 <xTimerGenericCommand>
 800cd74:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cd76:	693b      	ldr	r3, [r7, #16]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d113      	bne.n	800cda4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800cd7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd80:	f383 8811 	msr	BASEPRI, r3
 800cd84:	f3bf 8f6f 	isb	sy
 800cd88:	f3bf 8f4f 	dsb	sy
 800cd8c:	60fb      	str	r3, [r7, #12]
}
 800cd8e:	bf00      	nop
 800cd90:	e7fe      	b.n	800cd90 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd98:	f023 0301 	bic.w	r3, r3, #1
 800cd9c:	b2da      	uxtb	r2, r3
 800cd9e:	697b      	ldr	r3, [r7, #20]
 800cda0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cda4:	697b      	ldr	r3, [r7, #20]
 800cda6:	6a1b      	ldr	r3, [r3, #32]
 800cda8:	6978      	ldr	r0, [r7, #20]
 800cdaa:	4798      	blx	r3
}
 800cdac:	bf00      	nop
 800cdae:	3718      	adds	r7, #24
 800cdb0:	46bd      	mov	sp, r7
 800cdb2:	bd80      	pop	{r7, pc}
 800cdb4:	20003924 	.word	0x20003924

0800cdb8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cdb8:	b580      	push	{r7, lr}
 800cdba:	b084      	sub	sp, #16
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cdc0:	f107 0308 	add.w	r3, r7, #8
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	f000 f857 	bl	800ce78 <prvGetNextExpireTime>
 800cdca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cdcc:	68bb      	ldr	r3, [r7, #8]
 800cdce:	4619      	mov	r1, r3
 800cdd0:	68f8      	ldr	r0, [r7, #12]
 800cdd2:	f000 f803 	bl	800cddc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cdd6:	f000 f8d5 	bl	800cf84 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cdda:	e7f1      	b.n	800cdc0 <prvTimerTask+0x8>

0800cddc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b084      	sub	sp, #16
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
 800cde4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cde6:	f7ff f973 	bl	800c0d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cdea:	f107 0308 	add.w	r3, r7, #8
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f000 f866 	bl	800cec0 <prvSampleTimeNow>
 800cdf4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cdf6:	68bb      	ldr	r3, [r7, #8]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d130      	bne.n	800ce5e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d10a      	bne.n	800ce18 <prvProcessTimerOrBlockTask+0x3c>
 800ce02:	687a      	ldr	r2, [r7, #4]
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	429a      	cmp	r2, r3
 800ce08:	d806      	bhi.n	800ce18 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ce0a:	f7ff f96f 	bl	800c0ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ce0e:	68f9      	ldr	r1, [r7, #12]
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f7ff ff85 	bl	800cd20 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ce16:	e024      	b.n	800ce62 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ce18:	683b      	ldr	r3, [r7, #0]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d008      	beq.n	800ce30 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ce1e:	4b13      	ldr	r3, [pc, #76]	; (800ce6c <prvProcessTimerOrBlockTask+0x90>)
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d101      	bne.n	800ce2c <prvProcessTimerOrBlockTask+0x50>
 800ce28:	2301      	movs	r3, #1
 800ce2a:	e000      	b.n	800ce2e <prvProcessTimerOrBlockTask+0x52>
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ce30:	4b0f      	ldr	r3, [pc, #60]	; (800ce70 <prvProcessTimerOrBlockTask+0x94>)
 800ce32:	6818      	ldr	r0, [r3, #0]
 800ce34:	687a      	ldr	r2, [r7, #4]
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	1ad3      	subs	r3, r2, r3
 800ce3a:	683a      	ldr	r2, [r7, #0]
 800ce3c:	4619      	mov	r1, r3
 800ce3e:	f7fe feb1 	bl	800bba4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ce42:	f7ff f953 	bl	800c0ec <xTaskResumeAll>
 800ce46:	4603      	mov	r3, r0
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d10a      	bne.n	800ce62 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ce4c:	4b09      	ldr	r3, [pc, #36]	; (800ce74 <prvProcessTimerOrBlockTask+0x98>)
 800ce4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce52:	601a      	str	r2, [r3, #0]
 800ce54:	f3bf 8f4f 	dsb	sy
 800ce58:	f3bf 8f6f 	isb	sy
}
 800ce5c:	e001      	b.n	800ce62 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ce5e:	f7ff f945 	bl	800c0ec <xTaskResumeAll>
}
 800ce62:	bf00      	nop
 800ce64:	3710      	adds	r7, #16
 800ce66:	46bd      	mov	sp, r7
 800ce68:	bd80      	pop	{r7, pc}
 800ce6a:	bf00      	nop
 800ce6c:	20003928 	.word	0x20003928
 800ce70:	2000392c 	.word	0x2000392c
 800ce74:	e000ed04 	.word	0xe000ed04

0800ce78 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ce78:	b480      	push	{r7}
 800ce7a:	b085      	sub	sp, #20
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ce80:	4b0e      	ldr	r3, [pc, #56]	; (800cebc <prvGetNextExpireTime+0x44>)
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d101      	bne.n	800ce8e <prvGetNextExpireTime+0x16>
 800ce8a:	2201      	movs	r2, #1
 800ce8c:	e000      	b.n	800ce90 <prvGetNextExpireTime+0x18>
 800ce8e:	2200      	movs	r2, #0
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d105      	bne.n	800cea8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ce9c:	4b07      	ldr	r3, [pc, #28]	; (800cebc <prvGetNextExpireTime+0x44>)
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	68db      	ldr	r3, [r3, #12]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	60fb      	str	r3, [r7, #12]
 800cea6:	e001      	b.n	800ceac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cea8:	2300      	movs	r3, #0
 800ceaa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ceac:	68fb      	ldr	r3, [r7, #12]
}
 800ceae:	4618      	mov	r0, r3
 800ceb0:	3714      	adds	r7, #20
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb8:	4770      	bx	lr
 800ceba:	bf00      	nop
 800cebc:	20003924 	.word	0x20003924

0800cec0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b084      	sub	sp, #16
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cec8:	f7ff f9ae 	bl	800c228 <xTaskGetTickCount>
 800cecc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cece:	4b0b      	ldr	r3, [pc, #44]	; (800cefc <prvSampleTimeNow+0x3c>)
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	68fa      	ldr	r2, [r7, #12]
 800ced4:	429a      	cmp	r2, r3
 800ced6:	d205      	bcs.n	800cee4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ced8:	f000 f936 	bl	800d148 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	2201      	movs	r2, #1
 800cee0:	601a      	str	r2, [r3, #0]
 800cee2:	e002      	b.n	800ceea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	2200      	movs	r2, #0
 800cee8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ceea:	4a04      	ldr	r2, [pc, #16]	; (800cefc <prvSampleTimeNow+0x3c>)
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cef0:	68fb      	ldr	r3, [r7, #12]
}
 800cef2:	4618      	mov	r0, r3
 800cef4:	3710      	adds	r7, #16
 800cef6:	46bd      	mov	sp, r7
 800cef8:	bd80      	pop	{r7, pc}
 800cefa:	bf00      	nop
 800cefc:	20003934 	.word	0x20003934

0800cf00 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b086      	sub	sp, #24
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	60f8      	str	r0, [r7, #12]
 800cf08:	60b9      	str	r1, [r7, #8]
 800cf0a:	607a      	str	r2, [r7, #4]
 800cf0c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cf0e:	2300      	movs	r3, #0
 800cf10:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	68ba      	ldr	r2, [r7, #8]
 800cf16:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	68fa      	ldr	r2, [r7, #12]
 800cf1c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cf1e:	68ba      	ldr	r2, [r7, #8]
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	429a      	cmp	r2, r3
 800cf24:	d812      	bhi.n	800cf4c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf26:	687a      	ldr	r2, [r7, #4]
 800cf28:	683b      	ldr	r3, [r7, #0]
 800cf2a:	1ad2      	subs	r2, r2, r3
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	699b      	ldr	r3, [r3, #24]
 800cf30:	429a      	cmp	r2, r3
 800cf32:	d302      	bcc.n	800cf3a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cf34:	2301      	movs	r3, #1
 800cf36:	617b      	str	r3, [r7, #20]
 800cf38:	e01b      	b.n	800cf72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cf3a:	4b10      	ldr	r3, [pc, #64]	; (800cf7c <prvInsertTimerInActiveList+0x7c>)
 800cf3c:	681a      	ldr	r2, [r3, #0]
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	3304      	adds	r3, #4
 800cf42:	4619      	mov	r1, r3
 800cf44:	4610      	mov	r0, r2
 800cf46:	f7fe f912 	bl	800b16e <vListInsert>
 800cf4a:	e012      	b.n	800cf72 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cf4c:	687a      	ldr	r2, [r7, #4]
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	429a      	cmp	r2, r3
 800cf52:	d206      	bcs.n	800cf62 <prvInsertTimerInActiveList+0x62>
 800cf54:	68ba      	ldr	r2, [r7, #8]
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	429a      	cmp	r2, r3
 800cf5a:	d302      	bcc.n	800cf62 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	617b      	str	r3, [r7, #20]
 800cf60:	e007      	b.n	800cf72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cf62:	4b07      	ldr	r3, [pc, #28]	; (800cf80 <prvInsertTimerInActiveList+0x80>)
 800cf64:	681a      	ldr	r2, [r3, #0]
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	3304      	adds	r3, #4
 800cf6a:	4619      	mov	r1, r3
 800cf6c:	4610      	mov	r0, r2
 800cf6e:	f7fe f8fe 	bl	800b16e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cf72:	697b      	ldr	r3, [r7, #20]
}
 800cf74:	4618      	mov	r0, r3
 800cf76:	3718      	adds	r7, #24
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	bd80      	pop	{r7, pc}
 800cf7c:	20003928 	.word	0x20003928
 800cf80:	20003924 	.word	0x20003924

0800cf84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b08e      	sub	sp, #56	; 0x38
 800cf88:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cf8a:	e0ca      	b.n	800d122 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	da18      	bge.n	800cfc4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cf92:	1d3b      	adds	r3, r7, #4
 800cf94:	3304      	adds	r3, #4
 800cf96:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cf98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d10a      	bne.n	800cfb4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800cf9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfa2:	f383 8811 	msr	BASEPRI, r3
 800cfa6:	f3bf 8f6f 	isb	sy
 800cfaa:	f3bf 8f4f 	dsb	sy
 800cfae:	61fb      	str	r3, [r7, #28]
}
 800cfb0:	bf00      	nop
 800cfb2:	e7fe      	b.n	800cfb2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800cfb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cfba:	6850      	ldr	r0, [r2, #4]
 800cfbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cfbe:	6892      	ldr	r2, [r2, #8]
 800cfc0:	4611      	mov	r1, r2
 800cfc2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	f2c0 80aa 	blt.w	800d120 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cfd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfd2:	695b      	ldr	r3, [r3, #20]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d004      	beq.n	800cfe2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cfd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfda:	3304      	adds	r3, #4
 800cfdc:	4618      	mov	r0, r3
 800cfde:	f7fe f8ff 	bl	800b1e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cfe2:	463b      	mov	r3, r7
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	f7ff ff6b 	bl	800cec0 <prvSampleTimeNow>
 800cfea:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2b09      	cmp	r3, #9
 800cff0:	f200 8097 	bhi.w	800d122 <prvProcessReceivedCommands+0x19e>
 800cff4:	a201      	add	r2, pc, #4	; (adr r2, 800cffc <prvProcessReceivedCommands+0x78>)
 800cff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cffa:	bf00      	nop
 800cffc:	0800d025 	.word	0x0800d025
 800d000:	0800d025 	.word	0x0800d025
 800d004:	0800d025 	.word	0x0800d025
 800d008:	0800d099 	.word	0x0800d099
 800d00c:	0800d0ad 	.word	0x0800d0ad
 800d010:	0800d0f7 	.word	0x0800d0f7
 800d014:	0800d025 	.word	0x0800d025
 800d018:	0800d025 	.word	0x0800d025
 800d01c:	0800d099 	.word	0x0800d099
 800d020:	0800d0ad 	.word	0x0800d0ad
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d026:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d02a:	f043 0301 	orr.w	r3, r3, #1
 800d02e:	b2da      	uxtb	r2, r3
 800d030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d032:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d036:	68ba      	ldr	r2, [r7, #8]
 800d038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d03a:	699b      	ldr	r3, [r3, #24]
 800d03c:	18d1      	adds	r1, r2, r3
 800d03e:	68bb      	ldr	r3, [r7, #8]
 800d040:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d042:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d044:	f7ff ff5c 	bl	800cf00 <prvInsertTimerInActiveList>
 800d048:	4603      	mov	r3, r0
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d069      	beq.n	800d122 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d04e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d050:	6a1b      	ldr	r3, [r3, #32]
 800d052:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d054:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d058:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d05c:	f003 0304 	and.w	r3, r3, #4
 800d060:	2b00      	cmp	r3, #0
 800d062:	d05e      	beq.n	800d122 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d064:	68ba      	ldr	r2, [r7, #8]
 800d066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d068:	699b      	ldr	r3, [r3, #24]
 800d06a:	441a      	add	r2, r3
 800d06c:	2300      	movs	r3, #0
 800d06e:	9300      	str	r3, [sp, #0]
 800d070:	2300      	movs	r3, #0
 800d072:	2100      	movs	r1, #0
 800d074:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d076:	f7ff fe05 	bl	800cc84 <xTimerGenericCommand>
 800d07a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d07c:	6a3b      	ldr	r3, [r7, #32]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d14f      	bne.n	800d122 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d082:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d086:	f383 8811 	msr	BASEPRI, r3
 800d08a:	f3bf 8f6f 	isb	sy
 800d08e:	f3bf 8f4f 	dsb	sy
 800d092:	61bb      	str	r3, [r7, #24]
}
 800d094:	bf00      	nop
 800d096:	e7fe      	b.n	800d096 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d09a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d09e:	f023 0301 	bic.w	r3, r3, #1
 800d0a2:	b2da      	uxtb	r2, r3
 800d0a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d0aa:	e03a      	b.n	800d122 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d0ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d0b2:	f043 0301 	orr.w	r3, r3, #1
 800d0b6:	b2da      	uxtb	r2, r3
 800d0b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d0be:	68ba      	ldr	r2, [r7, #8]
 800d0c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0c2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d0c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0c6:	699b      	ldr	r3, [r3, #24]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d10a      	bne.n	800d0e2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d0cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0d0:	f383 8811 	msr	BASEPRI, r3
 800d0d4:	f3bf 8f6f 	isb	sy
 800d0d8:	f3bf 8f4f 	dsb	sy
 800d0dc:	617b      	str	r3, [r7, #20]
}
 800d0de:	bf00      	nop
 800d0e0:	e7fe      	b.n	800d0e0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d0e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0e4:	699a      	ldr	r2, [r3, #24]
 800d0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e8:	18d1      	adds	r1, r2, r3
 800d0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d0f0:	f7ff ff06 	bl	800cf00 <prvInsertTimerInActiveList>
					break;
 800d0f4:	e015      	b.n	800d122 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d0f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d0fc:	f003 0302 	and.w	r3, r3, #2
 800d100:	2b00      	cmp	r3, #0
 800d102:	d103      	bne.n	800d10c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d104:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d106:	f000 fc2b 	bl	800d960 <vPortFree>
 800d10a:	e00a      	b.n	800d122 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d10e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d112:	f023 0301 	bic.w	r3, r3, #1
 800d116:	b2da      	uxtb	r2, r3
 800d118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d11a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d11e:	e000      	b.n	800d122 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d120:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d122:	4b08      	ldr	r3, [pc, #32]	; (800d144 <prvProcessReceivedCommands+0x1c0>)
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	1d39      	adds	r1, r7, #4
 800d128:	2200      	movs	r2, #0
 800d12a:	4618      	mov	r0, r3
 800d12c:	f7fe fb20 	bl	800b770 <xQueueReceive>
 800d130:	4603      	mov	r3, r0
 800d132:	2b00      	cmp	r3, #0
 800d134:	f47f af2a 	bne.w	800cf8c <prvProcessReceivedCommands+0x8>
	}
}
 800d138:	bf00      	nop
 800d13a:	bf00      	nop
 800d13c:	3730      	adds	r7, #48	; 0x30
 800d13e:	46bd      	mov	sp, r7
 800d140:	bd80      	pop	{r7, pc}
 800d142:	bf00      	nop
 800d144:	2000392c 	.word	0x2000392c

0800d148 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b088      	sub	sp, #32
 800d14c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d14e:	e048      	b.n	800d1e2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d150:	4b2d      	ldr	r3, [pc, #180]	; (800d208 <prvSwitchTimerLists+0xc0>)
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	68db      	ldr	r3, [r3, #12]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d15a:	4b2b      	ldr	r3, [pc, #172]	; (800d208 <prvSwitchTimerLists+0xc0>)
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	68db      	ldr	r3, [r3, #12]
 800d160:	68db      	ldr	r3, [r3, #12]
 800d162:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	3304      	adds	r3, #4
 800d168:	4618      	mov	r0, r3
 800d16a:	f7fe f839 	bl	800b1e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	6a1b      	ldr	r3, [r3, #32]
 800d172:	68f8      	ldr	r0, [r7, #12]
 800d174:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d17c:	f003 0304 	and.w	r3, r3, #4
 800d180:	2b00      	cmp	r3, #0
 800d182:	d02e      	beq.n	800d1e2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	699b      	ldr	r3, [r3, #24]
 800d188:	693a      	ldr	r2, [r7, #16]
 800d18a:	4413      	add	r3, r2
 800d18c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d18e:	68ba      	ldr	r2, [r7, #8]
 800d190:	693b      	ldr	r3, [r7, #16]
 800d192:	429a      	cmp	r2, r3
 800d194:	d90e      	bls.n	800d1b4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	68ba      	ldr	r2, [r7, #8]
 800d19a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	68fa      	ldr	r2, [r7, #12]
 800d1a0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d1a2:	4b19      	ldr	r3, [pc, #100]	; (800d208 <prvSwitchTimerLists+0xc0>)
 800d1a4:	681a      	ldr	r2, [r3, #0]
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	3304      	adds	r3, #4
 800d1aa:	4619      	mov	r1, r3
 800d1ac:	4610      	mov	r0, r2
 800d1ae:	f7fd ffde 	bl	800b16e <vListInsert>
 800d1b2:	e016      	b.n	800d1e2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	9300      	str	r3, [sp, #0]
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	693a      	ldr	r2, [r7, #16]
 800d1bc:	2100      	movs	r1, #0
 800d1be:	68f8      	ldr	r0, [r7, #12]
 800d1c0:	f7ff fd60 	bl	800cc84 <xTimerGenericCommand>
 800d1c4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d10a      	bne.n	800d1e2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d1cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1d0:	f383 8811 	msr	BASEPRI, r3
 800d1d4:	f3bf 8f6f 	isb	sy
 800d1d8:	f3bf 8f4f 	dsb	sy
 800d1dc:	603b      	str	r3, [r7, #0]
}
 800d1de:	bf00      	nop
 800d1e0:	e7fe      	b.n	800d1e0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d1e2:	4b09      	ldr	r3, [pc, #36]	; (800d208 <prvSwitchTimerLists+0xc0>)
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d1b1      	bne.n	800d150 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d1ec:	4b06      	ldr	r3, [pc, #24]	; (800d208 <prvSwitchTimerLists+0xc0>)
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d1f2:	4b06      	ldr	r3, [pc, #24]	; (800d20c <prvSwitchTimerLists+0xc4>)
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	4a04      	ldr	r2, [pc, #16]	; (800d208 <prvSwitchTimerLists+0xc0>)
 800d1f8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d1fa:	4a04      	ldr	r2, [pc, #16]	; (800d20c <prvSwitchTimerLists+0xc4>)
 800d1fc:	697b      	ldr	r3, [r7, #20]
 800d1fe:	6013      	str	r3, [r2, #0]
}
 800d200:	bf00      	nop
 800d202:	3718      	adds	r7, #24
 800d204:	46bd      	mov	sp, r7
 800d206:	bd80      	pop	{r7, pc}
 800d208:	20003924 	.word	0x20003924
 800d20c:	20003928 	.word	0x20003928

0800d210 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b082      	sub	sp, #8
 800d214:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d216:	f000 f9b5 	bl	800d584 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d21a:	4b15      	ldr	r3, [pc, #84]	; (800d270 <prvCheckForValidListAndQueue+0x60>)
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d120      	bne.n	800d264 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d222:	4814      	ldr	r0, [pc, #80]	; (800d274 <prvCheckForValidListAndQueue+0x64>)
 800d224:	f7fd ff52 	bl	800b0cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d228:	4813      	ldr	r0, [pc, #76]	; (800d278 <prvCheckForValidListAndQueue+0x68>)
 800d22a:	f7fd ff4f 	bl	800b0cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d22e:	4b13      	ldr	r3, [pc, #76]	; (800d27c <prvCheckForValidListAndQueue+0x6c>)
 800d230:	4a10      	ldr	r2, [pc, #64]	; (800d274 <prvCheckForValidListAndQueue+0x64>)
 800d232:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d234:	4b12      	ldr	r3, [pc, #72]	; (800d280 <prvCheckForValidListAndQueue+0x70>)
 800d236:	4a10      	ldr	r2, [pc, #64]	; (800d278 <prvCheckForValidListAndQueue+0x68>)
 800d238:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d23a:	2300      	movs	r3, #0
 800d23c:	9300      	str	r3, [sp, #0]
 800d23e:	4b11      	ldr	r3, [pc, #68]	; (800d284 <prvCheckForValidListAndQueue+0x74>)
 800d240:	4a11      	ldr	r2, [pc, #68]	; (800d288 <prvCheckForValidListAndQueue+0x78>)
 800d242:	2110      	movs	r1, #16
 800d244:	200a      	movs	r0, #10
 800d246:	f7fe f85d 	bl	800b304 <xQueueGenericCreateStatic>
 800d24a:	4603      	mov	r3, r0
 800d24c:	4a08      	ldr	r2, [pc, #32]	; (800d270 <prvCheckForValidListAndQueue+0x60>)
 800d24e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d250:	4b07      	ldr	r3, [pc, #28]	; (800d270 <prvCheckForValidListAndQueue+0x60>)
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d005      	beq.n	800d264 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d258:	4b05      	ldr	r3, [pc, #20]	; (800d270 <prvCheckForValidListAndQueue+0x60>)
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	490b      	ldr	r1, [pc, #44]	; (800d28c <prvCheckForValidListAndQueue+0x7c>)
 800d25e:	4618      	mov	r0, r3
 800d260:	f7fe fc76 	bl	800bb50 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d264:	f000 f9be 	bl	800d5e4 <vPortExitCritical>
}
 800d268:	bf00      	nop
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}
 800d26e:	bf00      	nop
 800d270:	2000392c 	.word	0x2000392c
 800d274:	200038fc 	.word	0x200038fc
 800d278:	20003910 	.word	0x20003910
 800d27c:	20003924 	.word	0x20003924
 800d280:	20003928 	.word	0x20003928
 800d284:	200039d8 	.word	0x200039d8
 800d288:	20003938 	.word	0x20003938
 800d28c:	080140d4 	.word	0x080140d4

0800d290 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b086      	sub	sp, #24
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d10a      	bne.n	800d2b8 <xTimerIsTimerActive+0x28>
	__asm volatile
 800d2a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2a6:	f383 8811 	msr	BASEPRI, r3
 800d2aa:	f3bf 8f6f 	isb	sy
 800d2ae:	f3bf 8f4f 	dsb	sy
 800d2b2:	60fb      	str	r3, [r7, #12]
}
 800d2b4:	bf00      	nop
 800d2b6:	e7fe      	b.n	800d2b6 <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 800d2b8:	f000 f964 	bl	800d584 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 800d2bc:	693b      	ldr	r3, [r7, #16]
 800d2be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d2c2:	f003 0301 	and.w	r3, r3, #1
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d102      	bne.n	800d2d0 <xTimerIsTimerActive+0x40>
		{
			xReturn = pdFALSE;
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	617b      	str	r3, [r7, #20]
 800d2ce:	e001      	b.n	800d2d4 <xTimerIsTimerActive+0x44>
		}
		else
		{
			xReturn = pdTRUE;
 800d2d0:	2301      	movs	r3, #1
 800d2d2:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800d2d4:	f000 f986 	bl	800d5e4 <vPortExitCritical>

	return xReturn;
 800d2d8:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 800d2da:	4618      	mov	r0, r3
 800d2dc:	3718      	adds	r7, #24
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	bd80      	pop	{r7, pc}

0800d2e2 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800d2e2:	b580      	push	{r7, lr}
 800d2e4:	b086      	sub	sp, #24
 800d2e6:	af00      	add	r7, sp, #0
 800d2e8:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d10a      	bne.n	800d30a <pvTimerGetTimerID+0x28>
	__asm volatile
 800d2f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2f8:	f383 8811 	msr	BASEPRI, r3
 800d2fc:	f3bf 8f6f 	isb	sy
 800d300:	f3bf 8f4f 	dsb	sy
 800d304:	60fb      	str	r3, [r7, #12]
}
 800d306:	bf00      	nop
 800d308:	e7fe      	b.n	800d308 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800d30a:	f000 f93b 	bl	800d584 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800d30e:	697b      	ldr	r3, [r7, #20]
 800d310:	69db      	ldr	r3, [r3, #28]
 800d312:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800d314:	f000 f966 	bl	800d5e4 <vPortExitCritical>

	return pvReturn;
 800d318:	693b      	ldr	r3, [r7, #16]
}
 800d31a:	4618      	mov	r0, r3
 800d31c:	3718      	adds	r7, #24
 800d31e:	46bd      	mov	sp, r7
 800d320:	bd80      	pop	{r7, pc}
	...

0800d324 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d324:	b480      	push	{r7}
 800d326:	b085      	sub	sp, #20
 800d328:	af00      	add	r7, sp, #0
 800d32a:	60f8      	str	r0, [r7, #12]
 800d32c:	60b9      	str	r1, [r7, #8]
 800d32e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	3b04      	subs	r3, #4
 800d334:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d33c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	3b04      	subs	r3, #4
 800d342:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d344:	68bb      	ldr	r3, [r7, #8]
 800d346:	f023 0201 	bic.w	r2, r3, #1
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	3b04      	subs	r3, #4
 800d352:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d354:	4a0c      	ldr	r2, [pc, #48]	; (800d388 <pxPortInitialiseStack+0x64>)
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	3b14      	subs	r3, #20
 800d35e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d360:	687a      	ldr	r2, [r7, #4]
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	3b04      	subs	r3, #4
 800d36a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	f06f 0202 	mvn.w	r2, #2
 800d372:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	3b20      	subs	r3, #32
 800d378:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d37a:	68fb      	ldr	r3, [r7, #12]
}
 800d37c:	4618      	mov	r0, r3
 800d37e:	3714      	adds	r7, #20
 800d380:	46bd      	mov	sp, r7
 800d382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d386:	4770      	bx	lr
 800d388:	0800d38d 	.word	0x0800d38d

0800d38c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d38c:	b480      	push	{r7}
 800d38e:	b085      	sub	sp, #20
 800d390:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d392:	2300      	movs	r3, #0
 800d394:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d396:	4b12      	ldr	r3, [pc, #72]	; (800d3e0 <prvTaskExitError+0x54>)
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d39e:	d00a      	beq.n	800d3b6 <prvTaskExitError+0x2a>
	__asm volatile
 800d3a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3a4:	f383 8811 	msr	BASEPRI, r3
 800d3a8:	f3bf 8f6f 	isb	sy
 800d3ac:	f3bf 8f4f 	dsb	sy
 800d3b0:	60fb      	str	r3, [r7, #12]
}
 800d3b2:	bf00      	nop
 800d3b4:	e7fe      	b.n	800d3b4 <prvTaskExitError+0x28>
	__asm volatile
 800d3b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3ba:	f383 8811 	msr	BASEPRI, r3
 800d3be:	f3bf 8f6f 	isb	sy
 800d3c2:	f3bf 8f4f 	dsb	sy
 800d3c6:	60bb      	str	r3, [r7, #8]
}
 800d3c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d3ca:	bf00      	nop
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d0fc      	beq.n	800d3cc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d3d2:	bf00      	nop
 800d3d4:	bf00      	nop
 800d3d6:	3714      	adds	r7, #20
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3de:	4770      	bx	lr
 800d3e0:	20000044 	.word	0x20000044
	...

0800d3f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d3f0:	4b07      	ldr	r3, [pc, #28]	; (800d410 <pxCurrentTCBConst2>)
 800d3f2:	6819      	ldr	r1, [r3, #0]
 800d3f4:	6808      	ldr	r0, [r1, #0]
 800d3f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3fa:	f380 8809 	msr	PSP, r0
 800d3fe:	f3bf 8f6f 	isb	sy
 800d402:	f04f 0000 	mov.w	r0, #0
 800d406:	f380 8811 	msr	BASEPRI, r0
 800d40a:	4770      	bx	lr
 800d40c:	f3af 8000 	nop.w

0800d410 <pxCurrentTCBConst2>:
 800d410:	200033f4 	.word	0x200033f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d414:	bf00      	nop
 800d416:	bf00      	nop

0800d418 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d418:	4808      	ldr	r0, [pc, #32]	; (800d43c <prvPortStartFirstTask+0x24>)
 800d41a:	6800      	ldr	r0, [r0, #0]
 800d41c:	6800      	ldr	r0, [r0, #0]
 800d41e:	f380 8808 	msr	MSP, r0
 800d422:	f04f 0000 	mov.w	r0, #0
 800d426:	f380 8814 	msr	CONTROL, r0
 800d42a:	b662      	cpsie	i
 800d42c:	b661      	cpsie	f
 800d42e:	f3bf 8f4f 	dsb	sy
 800d432:	f3bf 8f6f 	isb	sy
 800d436:	df00      	svc	0
 800d438:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d43a:	bf00      	nop
 800d43c:	e000ed08 	.word	0xe000ed08

0800d440 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b086      	sub	sp, #24
 800d444:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d446:	4b46      	ldr	r3, [pc, #280]	; (800d560 <xPortStartScheduler+0x120>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	4a46      	ldr	r2, [pc, #280]	; (800d564 <xPortStartScheduler+0x124>)
 800d44c:	4293      	cmp	r3, r2
 800d44e:	d10a      	bne.n	800d466 <xPortStartScheduler+0x26>
	__asm volatile
 800d450:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d454:	f383 8811 	msr	BASEPRI, r3
 800d458:	f3bf 8f6f 	isb	sy
 800d45c:	f3bf 8f4f 	dsb	sy
 800d460:	613b      	str	r3, [r7, #16]
}
 800d462:	bf00      	nop
 800d464:	e7fe      	b.n	800d464 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d466:	4b3e      	ldr	r3, [pc, #248]	; (800d560 <xPortStartScheduler+0x120>)
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	4a3f      	ldr	r2, [pc, #252]	; (800d568 <xPortStartScheduler+0x128>)
 800d46c:	4293      	cmp	r3, r2
 800d46e:	d10a      	bne.n	800d486 <xPortStartScheduler+0x46>
	__asm volatile
 800d470:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d474:	f383 8811 	msr	BASEPRI, r3
 800d478:	f3bf 8f6f 	isb	sy
 800d47c:	f3bf 8f4f 	dsb	sy
 800d480:	60fb      	str	r3, [r7, #12]
}
 800d482:	bf00      	nop
 800d484:	e7fe      	b.n	800d484 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d486:	4b39      	ldr	r3, [pc, #228]	; (800d56c <xPortStartScheduler+0x12c>)
 800d488:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d48a:	697b      	ldr	r3, [r7, #20]
 800d48c:	781b      	ldrb	r3, [r3, #0]
 800d48e:	b2db      	uxtb	r3, r3
 800d490:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d492:	697b      	ldr	r3, [r7, #20]
 800d494:	22ff      	movs	r2, #255	; 0xff
 800d496:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d498:	697b      	ldr	r3, [r7, #20]
 800d49a:	781b      	ldrb	r3, [r3, #0]
 800d49c:	b2db      	uxtb	r3, r3
 800d49e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d4a0:	78fb      	ldrb	r3, [r7, #3]
 800d4a2:	b2db      	uxtb	r3, r3
 800d4a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d4a8:	b2da      	uxtb	r2, r3
 800d4aa:	4b31      	ldr	r3, [pc, #196]	; (800d570 <xPortStartScheduler+0x130>)
 800d4ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d4ae:	4b31      	ldr	r3, [pc, #196]	; (800d574 <xPortStartScheduler+0x134>)
 800d4b0:	2207      	movs	r2, #7
 800d4b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d4b4:	e009      	b.n	800d4ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d4b6:	4b2f      	ldr	r3, [pc, #188]	; (800d574 <xPortStartScheduler+0x134>)
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	3b01      	subs	r3, #1
 800d4bc:	4a2d      	ldr	r2, [pc, #180]	; (800d574 <xPortStartScheduler+0x134>)
 800d4be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d4c0:	78fb      	ldrb	r3, [r7, #3]
 800d4c2:	b2db      	uxtb	r3, r3
 800d4c4:	005b      	lsls	r3, r3, #1
 800d4c6:	b2db      	uxtb	r3, r3
 800d4c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d4ca:	78fb      	ldrb	r3, [r7, #3]
 800d4cc:	b2db      	uxtb	r3, r3
 800d4ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d4d2:	2b80      	cmp	r3, #128	; 0x80
 800d4d4:	d0ef      	beq.n	800d4b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d4d6:	4b27      	ldr	r3, [pc, #156]	; (800d574 <xPortStartScheduler+0x134>)
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	f1c3 0307 	rsb	r3, r3, #7
 800d4de:	2b04      	cmp	r3, #4
 800d4e0:	d00a      	beq.n	800d4f8 <xPortStartScheduler+0xb8>
	__asm volatile
 800d4e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4e6:	f383 8811 	msr	BASEPRI, r3
 800d4ea:	f3bf 8f6f 	isb	sy
 800d4ee:	f3bf 8f4f 	dsb	sy
 800d4f2:	60bb      	str	r3, [r7, #8]
}
 800d4f4:	bf00      	nop
 800d4f6:	e7fe      	b.n	800d4f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d4f8:	4b1e      	ldr	r3, [pc, #120]	; (800d574 <xPortStartScheduler+0x134>)
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	021b      	lsls	r3, r3, #8
 800d4fe:	4a1d      	ldr	r2, [pc, #116]	; (800d574 <xPortStartScheduler+0x134>)
 800d500:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d502:	4b1c      	ldr	r3, [pc, #112]	; (800d574 <xPortStartScheduler+0x134>)
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d50a:	4a1a      	ldr	r2, [pc, #104]	; (800d574 <xPortStartScheduler+0x134>)
 800d50c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	b2da      	uxtb	r2, r3
 800d512:	697b      	ldr	r3, [r7, #20]
 800d514:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d516:	4b18      	ldr	r3, [pc, #96]	; (800d578 <xPortStartScheduler+0x138>)
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	4a17      	ldr	r2, [pc, #92]	; (800d578 <xPortStartScheduler+0x138>)
 800d51c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d520:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d522:	4b15      	ldr	r3, [pc, #84]	; (800d578 <xPortStartScheduler+0x138>)
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	4a14      	ldr	r2, [pc, #80]	; (800d578 <xPortStartScheduler+0x138>)
 800d528:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d52c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d52e:	f000 f8dd 	bl	800d6ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d532:	4b12      	ldr	r3, [pc, #72]	; (800d57c <xPortStartScheduler+0x13c>)
 800d534:	2200      	movs	r2, #0
 800d536:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d538:	f000 f8fc 	bl	800d734 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d53c:	4b10      	ldr	r3, [pc, #64]	; (800d580 <xPortStartScheduler+0x140>)
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	4a0f      	ldr	r2, [pc, #60]	; (800d580 <xPortStartScheduler+0x140>)
 800d542:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d546:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d548:	f7ff ff66 	bl	800d418 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d54c:	f7fe ff36 	bl	800c3bc <vTaskSwitchContext>
	prvTaskExitError();
 800d550:	f7ff ff1c 	bl	800d38c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d554:	2300      	movs	r3, #0
}
 800d556:	4618      	mov	r0, r3
 800d558:	3718      	adds	r7, #24
 800d55a:	46bd      	mov	sp, r7
 800d55c:	bd80      	pop	{r7, pc}
 800d55e:	bf00      	nop
 800d560:	e000ed00 	.word	0xe000ed00
 800d564:	410fc271 	.word	0x410fc271
 800d568:	410fc270 	.word	0x410fc270
 800d56c:	e000e400 	.word	0xe000e400
 800d570:	20003a28 	.word	0x20003a28
 800d574:	20003a2c 	.word	0x20003a2c
 800d578:	e000ed20 	.word	0xe000ed20
 800d57c:	20000044 	.word	0x20000044
 800d580:	e000ef34 	.word	0xe000ef34

0800d584 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d584:	b480      	push	{r7}
 800d586:	b083      	sub	sp, #12
 800d588:	af00      	add	r7, sp, #0
	__asm volatile
 800d58a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d58e:	f383 8811 	msr	BASEPRI, r3
 800d592:	f3bf 8f6f 	isb	sy
 800d596:	f3bf 8f4f 	dsb	sy
 800d59a:	607b      	str	r3, [r7, #4]
}
 800d59c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d59e:	4b0f      	ldr	r3, [pc, #60]	; (800d5dc <vPortEnterCritical+0x58>)
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	3301      	adds	r3, #1
 800d5a4:	4a0d      	ldr	r2, [pc, #52]	; (800d5dc <vPortEnterCritical+0x58>)
 800d5a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d5a8:	4b0c      	ldr	r3, [pc, #48]	; (800d5dc <vPortEnterCritical+0x58>)
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	2b01      	cmp	r3, #1
 800d5ae:	d10f      	bne.n	800d5d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d5b0:	4b0b      	ldr	r3, [pc, #44]	; (800d5e0 <vPortEnterCritical+0x5c>)
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	b2db      	uxtb	r3, r3
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d00a      	beq.n	800d5d0 <vPortEnterCritical+0x4c>
	__asm volatile
 800d5ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5be:	f383 8811 	msr	BASEPRI, r3
 800d5c2:	f3bf 8f6f 	isb	sy
 800d5c6:	f3bf 8f4f 	dsb	sy
 800d5ca:	603b      	str	r3, [r7, #0]
}
 800d5cc:	bf00      	nop
 800d5ce:	e7fe      	b.n	800d5ce <vPortEnterCritical+0x4a>
	}
}
 800d5d0:	bf00      	nop
 800d5d2:	370c      	adds	r7, #12
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5da:	4770      	bx	lr
 800d5dc:	20000044 	.word	0x20000044
 800d5e0:	e000ed04 	.word	0xe000ed04

0800d5e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d5e4:	b480      	push	{r7}
 800d5e6:	b083      	sub	sp, #12
 800d5e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d5ea:	4b12      	ldr	r3, [pc, #72]	; (800d634 <vPortExitCritical+0x50>)
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d10a      	bne.n	800d608 <vPortExitCritical+0x24>
	__asm volatile
 800d5f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5f6:	f383 8811 	msr	BASEPRI, r3
 800d5fa:	f3bf 8f6f 	isb	sy
 800d5fe:	f3bf 8f4f 	dsb	sy
 800d602:	607b      	str	r3, [r7, #4]
}
 800d604:	bf00      	nop
 800d606:	e7fe      	b.n	800d606 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d608:	4b0a      	ldr	r3, [pc, #40]	; (800d634 <vPortExitCritical+0x50>)
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	3b01      	subs	r3, #1
 800d60e:	4a09      	ldr	r2, [pc, #36]	; (800d634 <vPortExitCritical+0x50>)
 800d610:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d612:	4b08      	ldr	r3, [pc, #32]	; (800d634 <vPortExitCritical+0x50>)
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d105      	bne.n	800d626 <vPortExitCritical+0x42>
 800d61a:	2300      	movs	r3, #0
 800d61c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	f383 8811 	msr	BASEPRI, r3
}
 800d624:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d626:	bf00      	nop
 800d628:	370c      	adds	r7, #12
 800d62a:	46bd      	mov	sp, r7
 800d62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d630:	4770      	bx	lr
 800d632:	bf00      	nop
 800d634:	20000044 	.word	0x20000044
	...

0800d640 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d640:	f3ef 8009 	mrs	r0, PSP
 800d644:	f3bf 8f6f 	isb	sy
 800d648:	4b15      	ldr	r3, [pc, #84]	; (800d6a0 <pxCurrentTCBConst>)
 800d64a:	681a      	ldr	r2, [r3, #0]
 800d64c:	f01e 0f10 	tst.w	lr, #16
 800d650:	bf08      	it	eq
 800d652:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d656:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d65a:	6010      	str	r0, [r2, #0]
 800d65c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d660:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d664:	f380 8811 	msr	BASEPRI, r0
 800d668:	f3bf 8f4f 	dsb	sy
 800d66c:	f3bf 8f6f 	isb	sy
 800d670:	f7fe fea4 	bl	800c3bc <vTaskSwitchContext>
 800d674:	f04f 0000 	mov.w	r0, #0
 800d678:	f380 8811 	msr	BASEPRI, r0
 800d67c:	bc09      	pop	{r0, r3}
 800d67e:	6819      	ldr	r1, [r3, #0]
 800d680:	6808      	ldr	r0, [r1, #0]
 800d682:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d686:	f01e 0f10 	tst.w	lr, #16
 800d68a:	bf08      	it	eq
 800d68c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d690:	f380 8809 	msr	PSP, r0
 800d694:	f3bf 8f6f 	isb	sy
 800d698:	4770      	bx	lr
 800d69a:	bf00      	nop
 800d69c:	f3af 8000 	nop.w

0800d6a0 <pxCurrentTCBConst>:
 800d6a0:	200033f4 	.word	0x200033f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d6a4:	bf00      	nop
 800d6a6:	bf00      	nop

0800d6a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b082      	sub	sp, #8
 800d6ac:	af00      	add	r7, sp, #0
	__asm volatile
 800d6ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6b2:	f383 8811 	msr	BASEPRI, r3
 800d6b6:	f3bf 8f6f 	isb	sy
 800d6ba:	f3bf 8f4f 	dsb	sy
 800d6be:	607b      	str	r3, [r7, #4]
}
 800d6c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d6c2:	f7fe fdc1 	bl	800c248 <xTaskIncrementTick>
 800d6c6:	4603      	mov	r3, r0
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d003      	beq.n	800d6d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d6cc:	4b06      	ldr	r3, [pc, #24]	; (800d6e8 <xPortSysTickHandler+0x40>)
 800d6ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6d2:	601a      	str	r2, [r3, #0]
 800d6d4:	2300      	movs	r3, #0
 800d6d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d6d8:	683b      	ldr	r3, [r7, #0]
 800d6da:	f383 8811 	msr	BASEPRI, r3
}
 800d6de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d6e0:	bf00      	nop
 800d6e2:	3708      	adds	r7, #8
 800d6e4:	46bd      	mov	sp, r7
 800d6e6:	bd80      	pop	{r7, pc}
 800d6e8:	e000ed04 	.word	0xe000ed04

0800d6ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d6ec:	b480      	push	{r7}
 800d6ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d6f0:	4b0b      	ldr	r3, [pc, #44]	; (800d720 <vPortSetupTimerInterrupt+0x34>)
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d6f6:	4b0b      	ldr	r3, [pc, #44]	; (800d724 <vPortSetupTimerInterrupt+0x38>)
 800d6f8:	2200      	movs	r2, #0
 800d6fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d6fc:	4b0a      	ldr	r3, [pc, #40]	; (800d728 <vPortSetupTimerInterrupt+0x3c>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	4a0a      	ldr	r2, [pc, #40]	; (800d72c <vPortSetupTimerInterrupt+0x40>)
 800d702:	fba2 2303 	umull	r2, r3, r2, r3
 800d706:	095b      	lsrs	r3, r3, #5
 800d708:	4a09      	ldr	r2, [pc, #36]	; (800d730 <vPortSetupTimerInterrupt+0x44>)
 800d70a:	3b01      	subs	r3, #1
 800d70c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d70e:	4b04      	ldr	r3, [pc, #16]	; (800d720 <vPortSetupTimerInterrupt+0x34>)
 800d710:	2207      	movs	r2, #7
 800d712:	601a      	str	r2, [r3, #0]
}
 800d714:	bf00      	nop
 800d716:	46bd      	mov	sp, r7
 800d718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71c:	4770      	bx	lr
 800d71e:	bf00      	nop
 800d720:	e000e010 	.word	0xe000e010
 800d724:	e000e018 	.word	0xe000e018
 800d728:	20000018 	.word	0x20000018
 800d72c:	51eb851f 	.word	0x51eb851f
 800d730:	e000e014 	.word	0xe000e014

0800d734 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d734:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d744 <vPortEnableVFP+0x10>
 800d738:	6801      	ldr	r1, [r0, #0]
 800d73a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d73e:	6001      	str	r1, [r0, #0]
 800d740:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d742:	bf00      	nop
 800d744:	e000ed88 	.word	0xe000ed88

0800d748 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d748:	b480      	push	{r7}
 800d74a:	b085      	sub	sp, #20
 800d74c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d74e:	f3ef 8305 	mrs	r3, IPSR
 800d752:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	2b0f      	cmp	r3, #15
 800d758:	d914      	bls.n	800d784 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d75a:	4a17      	ldr	r2, [pc, #92]	; (800d7b8 <vPortValidateInterruptPriority+0x70>)
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	4413      	add	r3, r2
 800d760:	781b      	ldrb	r3, [r3, #0]
 800d762:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d764:	4b15      	ldr	r3, [pc, #84]	; (800d7bc <vPortValidateInterruptPriority+0x74>)
 800d766:	781b      	ldrb	r3, [r3, #0]
 800d768:	7afa      	ldrb	r2, [r7, #11]
 800d76a:	429a      	cmp	r2, r3
 800d76c:	d20a      	bcs.n	800d784 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d76e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d772:	f383 8811 	msr	BASEPRI, r3
 800d776:	f3bf 8f6f 	isb	sy
 800d77a:	f3bf 8f4f 	dsb	sy
 800d77e:	607b      	str	r3, [r7, #4]
}
 800d780:	bf00      	nop
 800d782:	e7fe      	b.n	800d782 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d784:	4b0e      	ldr	r3, [pc, #56]	; (800d7c0 <vPortValidateInterruptPriority+0x78>)
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d78c:	4b0d      	ldr	r3, [pc, #52]	; (800d7c4 <vPortValidateInterruptPriority+0x7c>)
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	429a      	cmp	r2, r3
 800d792:	d90a      	bls.n	800d7aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d794:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d798:	f383 8811 	msr	BASEPRI, r3
 800d79c:	f3bf 8f6f 	isb	sy
 800d7a0:	f3bf 8f4f 	dsb	sy
 800d7a4:	603b      	str	r3, [r7, #0]
}
 800d7a6:	bf00      	nop
 800d7a8:	e7fe      	b.n	800d7a8 <vPortValidateInterruptPriority+0x60>
	}
 800d7aa:	bf00      	nop
 800d7ac:	3714      	adds	r7, #20
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b4:	4770      	bx	lr
 800d7b6:	bf00      	nop
 800d7b8:	e000e3f0 	.word	0xe000e3f0
 800d7bc:	20003a28 	.word	0x20003a28
 800d7c0:	e000ed0c 	.word	0xe000ed0c
 800d7c4:	20003a2c 	.word	0x20003a2c

0800d7c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b08a      	sub	sp, #40	; 0x28
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d7d4:	f7fe fc7c 	bl	800c0d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d7d8:	4b5b      	ldr	r3, [pc, #364]	; (800d948 <pvPortMalloc+0x180>)
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d101      	bne.n	800d7e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d7e0:	f000 f920 	bl	800da24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d7e4:	4b59      	ldr	r3, [pc, #356]	; (800d94c <pvPortMalloc+0x184>)
 800d7e6:	681a      	ldr	r2, [r3, #0]
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	4013      	ands	r3, r2
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	f040 8093 	bne.w	800d918 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d01d      	beq.n	800d834 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d7f8:	2208      	movs	r2, #8
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	4413      	add	r3, r2
 800d7fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	f003 0307 	and.w	r3, r3, #7
 800d806:	2b00      	cmp	r3, #0
 800d808:	d014      	beq.n	800d834 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	f023 0307 	bic.w	r3, r3, #7
 800d810:	3308      	adds	r3, #8
 800d812:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	f003 0307 	and.w	r3, r3, #7
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d00a      	beq.n	800d834 <pvPortMalloc+0x6c>
	__asm volatile
 800d81e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d822:	f383 8811 	msr	BASEPRI, r3
 800d826:	f3bf 8f6f 	isb	sy
 800d82a:	f3bf 8f4f 	dsb	sy
 800d82e:	617b      	str	r3, [r7, #20]
}
 800d830:	bf00      	nop
 800d832:	e7fe      	b.n	800d832 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d06e      	beq.n	800d918 <pvPortMalloc+0x150>
 800d83a:	4b45      	ldr	r3, [pc, #276]	; (800d950 <pvPortMalloc+0x188>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	687a      	ldr	r2, [r7, #4]
 800d840:	429a      	cmp	r2, r3
 800d842:	d869      	bhi.n	800d918 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d844:	4b43      	ldr	r3, [pc, #268]	; (800d954 <pvPortMalloc+0x18c>)
 800d846:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d848:	4b42      	ldr	r3, [pc, #264]	; (800d954 <pvPortMalloc+0x18c>)
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d84e:	e004      	b.n	800d85a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d852:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d85a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d85c:	685b      	ldr	r3, [r3, #4]
 800d85e:	687a      	ldr	r2, [r7, #4]
 800d860:	429a      	cmp	r2, r3
 800d862:	d903      	bls.n	800d86c <pvPortMalloc+0xa4>
 800d864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d1f1      	bne.n	800d850 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d86c:	4b36      	ldr	r3, [pc, #216]	; (800d948 <pvPortMalloc+0x180>)
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d872:	429a      	cmp	r2, r3
 800d874:	d050      	beq.n	800d918 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d876:	6a3b      	ldr	r3, [r7, #32]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	2208      	movs	r2, #8
 800d87c:	4413      	add	r3, r2
 800d87e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d882:	681a      	ldr	r2, [r3, #0]
 800d884:	6a3b      	ldr	r3, [r7, #32]
 800d886:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d88a:	685a      	ldr	r2, [r3, #4]
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	1ad2      	subs	r2, r2, r3
 800d890:	2308      	movs	r3, #8
 800d892:	005b      	lsls	r3, r3, #1
 800d894:	429a      	cmp	r2, r3
 800d896:	d91f      	bls.n	800d8d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d898:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	4413      	add	r3, r2
 800d89e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d8a0:	69bb      	ldr	r3, [r7, #24]
 800d8a2:	f003 0307 	and.w	r3, r3, #7
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d00a      	beq.n	800d8c0 <pvPortMalloc+0xf8>
	__asm volatile
 800d8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8ae:	f383 8811 	msr	BASEPRI, r3
 800d8b2:	f3bf 8f6f 	isb	sy
 800d8b6:	f3bf 8f4f 	dsb	sy
 800d8ba:	613b      	str	r3, [r7, #16]
}
 800d8bc:	bf00      	nop
 800d8be:	e7fe      	b.n	800d8be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8c2:	685a      	ldr	r2, [r3, #4]
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	1ad2      	subs	r2, r2, r3
 800d8c8:	69bb      	ldr	r3, [r7, #24]
 800d8ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d8cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8ce:	687a      	ldr	r2, [r7, #4]
 800d8d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d8d2:	69b8      	ldr	r0, [r7, #24]
 800d8d4:	f000 f908 	bl	800dae8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d8d8:	4b1d      	ldr	r3, [pc, #116]	; (800d950 <pvPortMalloc+0x188>)
 800d8da:	681a      	ldr	r2, [r3, #0]
 800d8dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8de:	685b      	ldr	r3, [r3, #4]
 800d8e0:	1ad3      	subs	r3, r2, r3
 800d8e2:	4a1b      	ldr	r2, [pc, #108]	; (800d950 <pvPortMalloc+0x188>)
 800d8e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d8e6:	4b1a      	ldr	r3, [pc, #104]	; (800d950 <pvPortMalloc+0x188>)
 800d8e8:	681a      	ldr	r2, [r3, #0]
 800d8ea:	4b1b      	ldr	r3, [pc, #108]	; (800d958 <pvPortMalloc+0x190>)
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	429a      	cmp	r2, r3
 800d8f0:	d203      	bcs.n	800d8fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d8f2:	4b17      	ldr	r3, [pc, #92]	; (800d950 <pvPortMalloc+0x188>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	4a18      	ldr	r2, [pc, #96]	; (800d958 <pvPortMalloc+0x190>)
 800d8f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d8fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8fc:	685a      	ldr	r2, [r3, #4]
 800d8fe:	4b13      	ldr	r3, [pc, #76]	; (800d94c <pvPortMalloc+0x184>)
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	431a      	orrs	r2, r3
 800d904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d906:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d90a:	2200      	movs	r2, #0
 800d90c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d90e:	4b13      	ldr	r3, [pc, #76]	; (800d95c <pvPortMalloc+0x194>)
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	3301      	adds	r3, #1
 800d914:	4a11      	ldr	r2, [pc, #68]	; (800d95c <pvPortMalloc+0x194>)
 800d916:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d918:	f7fe fbe8 	bl	800c0ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d91c:	69fb      	ldr	r3, [r7, #28]
 800d91e:	f003 0307 	and.w	r3, r3, #7
 800d922:	2b00      	cmp	r3, #0
 800d924:	d00a      	beq.n	800d93c <pvPortMalloc+0x174>
	__asm volatile
 800d926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d92a:	f383 8811 	msr	BASEPRI, r3
 800d92e:	f3bf 8f6f 	isb	sy
 800d932:	f3bf 8f4f 	dsb	sy
 800d936:	60fb      	str	r3, [r7, #12]
}
 800d938:	bf00      	nop
 800d93a:	e7fe      	b.n	800d93a <pvPortMalloc+0x172>
	return pvReturn;
 800d93c:	69fb      	ldr	r3, [r7, #28]
}
 800d93e:	4618      	mov	r0, r3
 800d940:	3728      	adds	r7, #40	; 0x28
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}
 800d946:	bf00      	nop
 800d948:	20005978 	.word	0x20005978
 800d94c:	2000598c 	.word	0x2000598c
 800d950:	2000597c 	.word	0x2000597c
 800d954:	20005970 	.word	0x20005970
 800d958:	20005980 	.word	0x20005980
 800d95c:	20005984 	.word	0x20005984

0800d960 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b086      	sub	sp, #24
 800d964:	af00      	add	r7, sp, #0
 800d966:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d04d      	beq.n	800da0e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d972:	2308      	movs	r3, #8
 800d974:	425b      	negs	r3, r3
 800d976:	697a      	ldr	r2, [r7, #20]
 800d978:	4413      	add	r3, r2
 800d97a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d97c:	697b      	ldr	r3, [r7, #20]
 800d97e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d980:	693b      	ldr	r3, [r7, #16]
 800d982:	685a      	ldr	r2, [r3, #4]
 800d984:	4b24      	ldr	r3, [pc, #144]	; (800da18 <vPortFree+0xb8>)
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	4013      	ands	r3, r2
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d10a      	bne.n	800d9a4 <vPortFree+0x44>
	__asm volatile
 800d98e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d992:	f383 8811 	msr	BASEPRI, r3
 800d996:	f3bf 8f6f 	isb	sy
 800d99a:	f3bf 8f4f 	dsb	sy
 800d99e:	60fb      	str	r3, [r7, #12]
}
 800d9a0:	bf00      	nop
 800d9a2:	e7fe      	b.n	800d9a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d9a4:	693b      	ldr	r3, [r7, #16]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d00a      	beq.n	800d9c2 <vPortFree+0x62>
	__asm volatile
 800d9ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9b0:	f383 8811 	msr	BASEPRI, r3
 800d9b4:	f3bf 8f6f 	isb	sy
 800d9b8:	f3bf 8f4f 	dsb	sy
 800d9bc:	60bb      	str	r3, [r7, #8]
}
 800d9be:	bf00      	nop
 800d9c0:	e7fe      	b.n	800d9c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d9c2:	693b      	ldr	r3, [r7, #16]
 800d9c4:	685a      	ldr	r2, [r3, #4]
 800d9c6:	4b14      	ldr	r3, [pc, #80]	; (800da18 <vPortFree+0xb8>)
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	4013      	ands	r3, r2
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d01e      	beq.n	800da0e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d9d0:	693b      	ldr	r3, [r7, #16]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d11a      	bne.n	800da0e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d9d8:	693b      	ldr	r3, [r7, #16]
 800d9da:	685a      	ldr	r2, [r3, #4]
 800d9dc:	4b0e      	ldr	r3, [pc, #56]	; (800da18 <vPortFree+0xb8>)
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	43db      	mvns	r3, r3
 800d9e2:	401a      	ands	r2, r3
 800d9e4:	693b      	ldr	r3, [r7, #16]
 800d9e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d9e8:	f7fe fb72 	bl	800c0d0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d9ec:	693b      	ldr	r3, [r7, #16]
 800d9ee:	685a      	ldr	r2, [r3, #4]
 800d9f0:	4b0a      	ldr	r3, [pc, #40]	; (800da1c <vPortFree+0xbc>)
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	4413      	add	r3, r2
 800d9f6:	4a09      	ldr	r2, [pc, #36]	; (800da1c <vPortFree+0xbc>)
 800d9f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d9fa:	6938      	ldr	r0, [r7, #16]
 800d9fc:	f000 f874 	bl	800dae8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800da00:	4b07      	ldr	r3, [pc, #28]	; (800da20 <vPortFree+0xc0>)
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	3301      	adds	r3, #1
 800da06:	4a06      	ldr	r2, [pc, #24]	; (800da20 <vPortFree+0xc0>)
 800da08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800da0a:	f7fe fb6f 	bl	800c0ec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800da0e:	bf00      	nop
 800da10:	3718      	adds	r7, #24
 800da12:	46bd      	mov	sp, r7
 800da14:	bd80      	pop	{r7, pc}
 800da16:	bf00      	nop
 800da18:	2000598c 	.word	0x2000598c
 800da1c:	2000597c 	.word	0x2000597c
 800da20:	20005988 	.word	0x20005988

0800da24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800da24:	b480      	push	{r7}
 800da26:	b085      	sub	sp, #20
 800da28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800da2a:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800da2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800da30:	4b27      	ldr	r3, [pc, #156]	; (800dad0 <prvHeapInit+0xac>)
 800da32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	f003 0307 	and.w	r3, r3, #7
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d00c      	beq.n	800da58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	3307      	adds	r3, #7
 800da42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	f023 0307 	bic.w	r3, r3, #7
 800da4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800da4c:	68ba      	ldr	r2, [r7, #8]
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	1ad3      	subs	r3, r2, r3
 800da52:	4a1f      	ldr	r2, [pc, #124]	; (800dad0 <prvHeapInit+0xac>)
 800da54:	4413      	add	r3, r2
 800da56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800da5c:	4a1d      	ldr	r2, [pc, #116]	; (800dad4 <prvHeapInit+0xb0>)
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800da62:	4b1c      	ldr	r3, [pc, #112]	; (800dad4 <prvHeapInit+0xb0>)
 800da64:	2200      	movs	r2, #0
 800da66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	68ba      	ldr	r2, [r7, #8]
 800da6c:	4413      	add	r3, r2
 800da6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800da70:	2208      	movs	r2, #8
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	1a9b      	subs	r3, r3, r2
 800da76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	f023 0307 	bic.w	r3, r3, #7
 800da7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	4a15      	ldr	r2, [pc, #84]	; (800dad8 <prvHeapInit+0xb4>)
 800da84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800da86:	4b14      	ldr	r3, [pc, #80]	; (800dad8 <prvHeapInit+0xb4>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	2200      	movs	r2, #0
 800da8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800da8e:	4b12      	ldr	r3, [pc, #72]	; (800dad8 <prvHeapInit+0xb4>)
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	2200      	movs	r2, #0
 800da94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	68fa      	ldr	r2, [r7, #12]
 800da9e:	1ad2      	subs	r2, r2, r3
 800daa0:	683b      	ldr	r3, [r7, #0]
 800daa2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800daa4:	4b0c      	ldr	r3, [pc, #48]	; (800dad8 <prvHeapInit+0xb4>)
 800daa6:	681a      	ldr	r2, [r3, #0]
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800daac:	683b      	ldr	r3, [r7, #0]
 800daae:	685b      	ldr	r3, [r3, #4]
 800dab0:	4a0a      	ldr	r2, [pc, #40]	; (800dadc <prvHeapInit+0xb8>)
 800dab2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	685b      	ldr	r3, [r3, #4]
 800dab8:	4a09      	ldr	r2, [pc, #36]	; (800dae0 <prvHeapInit+0xbc>)
 800daba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dabc:	4b09      	ldr	r3, [pc, #36]	; (800dae4 <prvHeapInit+0xc0>)
 800dabe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800dac2:	601a      	str	r2, [r3, #0]
}
 800dac4:	bf00      	nop
 800dac6:	3714      	adds	r7, #20
 800dac8:	46bd      	mov	sp, r7
 800daca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dace:	4770      	bx	lr
 800dad0:	20003a30 	.word	0x20003a30
 800dad4:	20005970 	.word	0x20005970
 800dad8:	20005978 	.word	0x20005978
 800dadc:	20005980 	.word	0x20005980
 800dae0:	2000597c 	.word	0x2000597c
 800dae4:	2000598c 	.word	0x2000598c

0800dae8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dae8:	b480      	push	{r7}
 800daea:	b085      	sub	sp, #20
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800daf0:	4b28      	ldr	r3, [pc, #160]	; (800db94 <prvInsertBlockIntoFreeList+0xac>)
 800daf2:	60fb      	str	r3, [r7, #12]
 800daf4:	e002      	b.n	800dafc <prvInsertBlockIntoFreeList+0x14>
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	60fb      	str	r3, [r7, #12]
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	687a      	ldr	r2, [r7, #4]
 800db02:	429a      	cmp	r2, r3
 800db04:	d8f7      	bhi.n	800daf6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	685b      	ldr	r3, [r3, #4]
 800db0e:	68ba      	ldr	r2, [r7, #8]
 800db10:	4413      	add	r3, r2
 800db12:	687a      	ldr	r2, [r7, #4]
 800db14:	429a      	cmp	r2, r3
 800db16:	d108      	bne.n	800db2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	685a      	ldr	r2, [r3, #4]
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	685b      	ldr	r3, [r3, #4]
 800db20:	441a      	add	r2, r3
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	685b      	ldr	r3, [r3, #4]
 800db32:	68ba      	ldr	r2, [r7, #8]
 800db34:	441a      	add	r2, r3
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	429a      	cmp	r2, r3
 800db3c:	d118      	bne.n	800db70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	681a      	ldr	r2, [r3, #0]
 800db42:	4b15      	ldr	r3, [pc, #84]	; (800db98 <prvInsertBlockIntoFreeList+0xb0>)
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	429a      	cmp	r2, r3
 800db48:	d00d      	beq.n	800db66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	685a      	ldr	r2, [r3, #4]
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	685b      	ldr	r3, [r3, #4]
 800db54:	441a      	add	r2, r3
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	681a      	ldr	r2, [r3, #0]
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	601a      	str	r2, [r3, #0]
 800db64:	e008      	b.n	800db78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800db66:	4b0c      	ldr	r3, [pc, #48]	; (800db98 <prvInsertBlockIntoFreeList+0xb0>)
 800db68:	681a      	ldr	r2, [r3, #0]
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	601a      	str	r2, [r3, #0]
 800db6e:	e003      	b.n	800db78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	681a      	ldr	r2, [r3, #0]
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800db78:	68fa      	ldr	r2, [r7, #12]
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	429a      	cmp	r2, r3
 800db7e:	d002      	beq.n	800db86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	687a      	ldr	r2, [r7, #4]
 800db84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800db86:	bf00      	nop
 800db88:	3714      	adds	r7, #20
 800db8a:	46bd      	mov	sp, r7
 800db8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db90:	4770      	bx	lr
 800db92:	bf00      	nop
 800db94:	20005970 	.word	0x20005970
 800db98:	20005978 	.word	0x20005978

0800db9c <__errno>:
 800db9c:	4b01      	ldr	r3, [pc, #4]	; (800dba4 <__errno+0x8>)
 800db9e:	6818      	ldr	r0, [r3, #0]
 800dba0:	4770      	bx	lr
 800dba2:	bf00      	nop
 800dba4:	20000048 	.word	0x20000048

0800dba8 <std>:
 800dba8:	2300      	movs	r3, #0
 800dbaa:	b510      	push	{r4, lr}
 800dbac:	4604      	mov	r4, r0
 800dbae:	e9c0 3300 	strd	r3, r3, [r0]
 800dbb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dbb6:	6083      	str	r3, [r0, #8]
 800dbb8:	8181      	strh	r1, [r0, #12]
 800dbba:	6643      	str	r3, [r0, #100]	; 0x64
 800dbbc:	81c2      	strh	r2, [r0, #14]
 800dbbe:	6183      	str	r3, [r0, #24]
 800dbc0:	4619      	mov	r1, r3
 800dbc2:	2208      	movs	r2, #8
 800dbc4:	305c      	adds	r0, #92	; 0x5c
 800dbc6:	f000 f91a 	bl	800ddfe <memset>
 800dbca:	4b05      	ldr	r3, [pc, #20]	; (800dbe0 <std+0x38>)
 800dbcc:	6263      	str	r3, [r4, #36]	; 0x24
 800dbce:	4b05      	ldr	r3, [pc, #20]	; (800dbe4 <std+0x3c>)
 800dbd0:	62a3      	str	r3, [r4, #40]	; 0x28
 800dbd2:	4b05      	ldr	r3, [pc, #20]	; (800dbe8 <std+0x40>)
 800dbd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800dbd6:	4b05      	ldr	r3, [pc, #20]	; (800dbec <std+0x44>)
 800dbd8:	6224      	str	r4, [r4, #32]
 800dbda:	6323      	str	r3, [r4, #48]	; 0x30
 800dbdc:	bd10      	pop	{r4, pc}
 800dbde:	bf00      	nop
 800dbe0:	0800ecf9 	.word	0x0800ecf9
 800dbe4:	0800ed1b 	.word	0x0800ed1b
 800dbe8:	0800ed53 	.word	0x0800ed53
 800dbec:	0800ed77 	.word	0x0800ed77

0800dbf0 <_cleanup_r>:
 800dbf0:	4901      	ldr	r1, [pc, #4]	; (800dbf8 <_cleanup_r+0x8>)
 800dbf2:	f000 b8af 	b.w	800dd54 <_fwalk_reent>
 800dbf6:	bf00      	nop
 800dbf8:	08010925 	.word	0x08010925

0800dbfc <__sfmoreglue>:
 800dbfc:	b570      	push	{r4, r5, r6, lr}
 800dbfe:	1e4a      	subs	r2, r1, #1
 800dc00:	2568      	movs	r5, #104	; 0x68
 800dc02:	4355      	muls	r5, r2
 800dc04:	460e      	mov	r6, r1
 800dc06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800dc0a:	f000 f901 	bl	800de10 <_malloc_r>
 800dc0e:	4604      	mov	r4, r0
 800dc10:	b140      	cbz	r0, 800dc24 <__sfmoreglue+0x28>
 800dc12:	2100      	movs	r1, #0
 800dc14:	e9c0 1600 	strd	r1, r6, [r0]
 800dc18:	300c      	adds	r0, #12
 800dc1a:	60a0      	str	r0, [r4, #8]
 800dc1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800dc20:	f000 f8ed 	bl	800ddfe <memset>
 800dc24:	4620      	mov	r0, r4
 800dc26:	bd70      	pop	{r4, r5, r6, pc}

0800dc28 <__sfp_lock_acquire>:
 800dc28:	4801      	ldr	r0, [pc, #4]	; (800dc30 <__sfp_lock_acquire+0x8>)
 800dc2a:	f000 b8d8 	b.w	800ddde <__retarget_lock_acquire_recursive>
 800dc2e:	bf00      	nop
 800dc30:	200063e0 	.word	0x200063e0

0800dc34 <__sfp_lock_release>:
 800dc34:	4801      	ldr	r0, [pc, #4]	; (800dc3c <__sfp_lock_release+0x8>)
 800dc36:	f000 b8d3 	b.w	800dde0 <__retarget_lock_release_recursive>
 800dc3a:	bf00      	nop
 800dc3c:	200063e0 	.word	0x200063e0

0800dc40 <__sinit_lock_acquire>:
 800dc40:	4801      	ldr	r0, [pc, #4]	; (800dc48 <__sinit_lock_acquire+0x8>)
 800dc42:	f000 b8cc 	b.w	800ddde <__retarget_lock_acquire_recursive>
 800dc46:	bf00      	nop
 800dc48:	200063db 	.word	0x200063db

0800dc4c <__sinit_lock_release>:
 800dc4c:	4801      	ldr	r0, [pc, #4]	; (800dc54 <__sinit_lock_release+0x8>)
 800dc4e:	f000 b8c7 	b.w	800dde0 <__retarget_lock_release_recursive>
 800dc52:	bf00      	nop
 800dc54:	200063db 	.word	0x200063db

0800dc58 <__sinit>:
 800dc58:	b510      	push	{r4, lr}
 800dc5a:	4604      	mov	r4, r0
 800dc5c:	f7ff fff0 	bl	800dc40 <__sinit_lock_acquire>
 800dc60:	69a3      	ldr	r3, [r4, #24]
 800dc62:	b11b      	cbz	r3, 800dc6c <__sinit+0x14>
 800dc64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dc68:	f7ff bff0 	b.w	800dc4c <__sinit_lock_release>
 800dc6c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800dc70:	6523      	str	r3, [r4, #80]	; 0x50
 800dc72:	4b13      	ldr	r3, [pc, #76]	; (800dcc0 <__sinit+0x68>)
 800dc74:	4a13      	ldr	r2, [pc, #76]	; (800dcc4 <__sinit+0x6c>)
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	62a2      	str	r2, [r4, #40]	; 0x28
 800dc7a:	42a3      	cmp	r3, r4
 800dc7c:	bf04      	itt	eq
 800dc7e:	2301      	moveq	r3, #1
 800dc80:	61a3      	streq	r3, [r4, #24]
 800dc82:	4620      	mov	r0, r4
 800dc84:	f000 f820 	bl	800dcc8 <__sfp>
 800dc88:	6060      	str	r0, [r4, #4]
 800dc8a:	4620      	mov	r0, r4
 800dc8c:	f000 f81c 	bl	800dcc8 <__sfp>
 800dc90:	60a0      	str	r0, [r4, #8]
 800dc92:	4620      	mov	r0, r4
 800dc94:	f000 f818 	bl	800dcc8 <__sfp>
 800dc98:	2200      	movs	r2, #0
 800dc9a:	60e0      	str	r0, [r4, #12]
 800dc9c:	2104      	movs	r1, #4
 800dc9e:	6860      	ldr	r0, [r4, #4]
 800dca0:	f7ff ff82 	bl	800dba8 <std>
 800dca4:	68a0      	ldr	r0, [r4, #8]
 800dca6:	2201      	movs	r2, #1
 800dca8:	2109      	movs	r1, #9
 800dcaa:	f7ff ff7d 	bl	800dba8 <std>
 800dcae:	68e0      	ldr	r0, [r4, #12]
 800dcb0:	2202      	movs	r2, #2
 800dcb2:	2112      	movs	r1, #18
 800dcb4:	f7ff ff78 	bl	800dba8 <std>
 800dcb8:	2301      	movs	r3, #1
 800dcba:	61a3      	str	r3, [r4, #24]
 800dcbc:	e7d2      	b.n	800dc64 <__sinit+0xc>
 800dcbe:	bf00      	nop
 800dcc0:	080141b8 	.word	0x080141b8
 800dcc4:	0800dbf1 	.word	0x0800dbf1

0800dcc8 <__sfp>:
 800dcc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcca:	4607      	mov	r7, r0
 800dccc:	f7ff ffac 	bl	800dc28 <__sfp_lock_acquire>
 800dcd0:	4b1e      	ldr	r3, [pc, #120]	; (800dd4c <__sfp+0x84>)
 800dcd2:	681e      	ldr	r6, [r3, #0]
 800dcd4:	69b3      	ldr	r3, [r6, #24]
 800dcd6:	b913      	cbnz	r3, 800dcde <__sfp+0x16>
 800dcd8:	4630      	mov	r0, r6
 800dcda:	f7ff ffbd 	bl	800dc58 <__sinit>
 800dcde:	3648      	adds	r6, #72	; 0x48
 800dce0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800dce4:	3b01      	subs	r3, #1
 800dce6:	d503      	bpl.n	800dcf0 <__sfp+0x28>
 800dce8:	6833      	ldr	r3, [r6, #0]
 800dcea:	b30b      	cbz	r3, 800dd30 <__sfp+0x68>
 800dcec:	6836      	ldr	r6, [r6, #0]
 800dcee:	e7f7      	b.n	800dce0 <__sfp+0x18>
 800dcf0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dcf4:	b9d5      	cbnz	r5, 800dd2c <__sfp+0x64>
 800dcf6:	4b16      	ldr	r3, [pc, #88]	; (800dd50 <__sfp+0x88>)
 800dcf8:	60e3      	str	r3, [r4, #12]
 800dcfa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800dcfe:	6665      	str	r5, [r4, #100]	; 0x64
 800dd00:	f000 f86c 	bl	800dddc <__retarget_lock_init_recursive>
 800dd04:	f7ff ff96 	bl	800dc34 <__sfp_lock_release>
 800dd08:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800dd0c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800dd10:	6025      	str	r5, [r4, #0]
 800dd12:	61a5      	str	r5, [r4, #24]
 800dd14:	2208      	movs	r2, #8
 800dd16:	4629      	mov	r1, r5
 800dd18:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800dd1c:	f000 f86f 	bl	800ddfe <memset>
 800dd20:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dd24:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dd28:	4620      	mov	r0, r4
 800dd2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd2c:	3468      	adds	r4, #104	; 0x68
 800dd2e:	e7d9      	b.n	800dce4 <__sfp+0x1c>
 800dd30:	2104      	movs	r1, #4
 800dd32:	4638      	mov	r0, r7
 800dd34:	f7ff ff62 	bl	800dbfc <__sfmoreglue>
 800dd38:	4604      	mov	r4, r0
 800dd3a:	6030      	str	r0, [r6, #0]
 800dd3c:	2800      	cmp	r0, #0
 800dd3e:	d1d5      	bne.n	800dcec <__sfp+0x24>
 800dd40:	f7ff ff78 	bl	800dc34 <__sfp_lock_release>
 800dd44:	230c      	movs	r3, #12
 800dd46:	603b      	str	r3, [r7, #0]
 800dd48:	e7ee      	b.n	800dd28 <__sfp+0x60>
 800dd4a:	bf00      	nop
 800dd4c:	080141b8 	.word	0x080141b8
 800dd50:	ffff0001 	.word	0xffff0001

0800dd54 <_fwalk_reent>:
 800dd54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd58:	4606      	mov	r6, r0
 800dd5a:	4688      	mov	r8, r1
 800dd5c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800dd60:	2700      	movs	r7, #0
 800dd62:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dd66:	f1b9 0901 	subs.w	r9, r9, #1
 800dd6a:	d505      	bpl.n	800dd78 <_fwalk_reent+0x24>
 800dd6c:	6824      	ldr	r4, [r4, #0]
 800dd6e:	2c00      	cmp	r4, #0
 800dd70:	d1f7      	bne.n	800dd62 <_fwalk_reent+0xe>
 800dd72:	4638      	mov	r0, r7
 800dd74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd78:	89ab      	ldrh	r3, [r5, #12]
 800dd7a:	2b01      	cmp	r3, #1
 800dd7c:	d907      	bls.n	800dd8e <_fwalk_reent+0x3a>
 800dd7e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dd82:	3301      	adds	r3, #1
 800dd84:	d003      	beq.n	800dd8e <_fwalk_reent+0x3a>
 800dd86:	4629      	mov	r1, r5
 800dd88:	4630      	mov	r0, r6
 800dd8a:	47c0      	blx	r8
 800dd8c:	4307      	orrs	r7, r0
 800dd8e:	3568      	adds	r5, #104	; 0x68
 800dd90:	e7e9      	b.n	800dd66 <_fwalk_reent+0x12>
	...

0800dd94 <__libc_init_array>:
 800dd94:	b570      	push	{r4, r5, r6, lr}
 800dd96:	4d0d      	ldr	r5, [pc, #52]	; (800ddcc <__libc_init_array+0x38>)
 800dd98:	4c0d      	ldr	r4, [pc, #52]	; (800ddd0 <__libc_init_array+0x3c>)
 800dd9a:	1b64      	subs	r4, r4, r5
 800dd9c:	10a4      	asrs	r4, r4, #2
 800dd9e:	2600      	movs	r6, #0
 800dda0:	42a6      	cmp	r6, r4
 800dda2:	d109      	bne.n	800ddb8 <__libc_init_array+0x24>
 800dda4:	4d0b      	ldr	r5, [pc, #44]	; (800ddd4 <__libc_init_array+0x40>)
 800dda6:	4c0c      	ldr	r4, [pc, #48]	; (800ddd8 <__libc_init_array+0x44>)
 800dda8:	f005 fb64 	bl	8013474 <_init>
 800ddac:	1b64      	subs	r4, r4, r5
 800ddae:	10a4      	asrs	r4, r4, #2
 800ddb0:	2600      	movs	r6, #0
 800ddb2:	42a6      	cmp	r6, r4
 800ddb4:	d105      	bne.n	800ddc2 <__libc_init_array+0x2e>
 800ddb6:	bd70      	pop	{r4, r5, r6, pc}
 800ddb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800ddbc:	4798      	blx	r3
 800ddbe:	3601      	adds	r6, #1
 800ddc0:	e7ee      	b.n	800dda0 <__libc_init_array+0xc>
 800ddc2:	f855 3b04 	ldr.w	r3, [r5], #4
 800ddc6:	4798      	blx	r3
 800ddc8:	3601      	adds	r6, #1
 800ddca:	e7f2      	b.n	800ddb2 <__libc_init_array+0x1e>
 800ddcc:	08014658 	.word	0x08014658
 800ddd0:	08014658 	.word	0x08014658
 800ddd4:	08014658 	.word	0x08014658
 800ddd8:	0801465c 	.word	0x0801465c

0800dddc <__retarget_lock_init_recursive>:
 800dddc:	4770      	bx	lr

0800ddde <__retarget_lock_acquire_recursive>:
 800ddde:	4770      	bx	lr

0800dde0 <__retarget_lock_release_recursive>:
 800dde0:	4770      	bx	lr

0800dde2 <memcpy>:
 800dde2:	440a      	add	r2, r1
 800dde4:	4291      	cmp	r1, r2
 800dde6:	f100 33ff 	add.w	r3, r0, #4294967295
 800ddea:	d100      	bne.n	800ddee <memcpy+0xc>
 800ddec:	4770      	bx	lr
 800ddee:	b510      	push	{r4, lr}
 800ddf0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ddf4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ddf8:	4291      	cmp	r1, r2
 800ddfa:	d1f9      	bne.n	800ddf0 <memcpy+0xe>
 800ddfc:	bd10      	pop	{r4, pc}

0800ddfe <memset>:
 800ddfe:	4402      	add	r2, r0
 800de00:	4603      	mov	r3, r0
 800de02:	4293      	cmp	r3, r2
 800de04:	d100      	bne.n	800de08 <memset+0xa>
 800de06:	4770      	bx	lr
 800de08:	f803 1b01 	strb.w	r1, [r3], #1
 800de0c:	e7f9      	b.n	800de02 <memset+0x4>
	...

0800de10 <_malloc_r>:
 800de10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de12:	1ccd      	adds	r5, r1, #3
 800de14:	f025 0503 	bic.w	r5, r5, #3
 800de18:	3508      	adds	r5, #8
 800de1a:	2d0c      	cmp	r5, #12
 800de1c:	bf38      	it	cc
 800de1e:	250c      	movcc	r5, #12
 800de20:	2d00      	cmp	r5, #0
 800de22:	4606      	mov	r6, r0
 800de24:	db01      	blt.n	800de2a <_malloc_r+0x1a>
 800de26:	42a9      	cmp	r1, r5
 800de28:	d903      	bls.n	800de32 <_malloc_r+0x22>
 800de2a:	230c      	movs	r3, #12
 800de2c:	6033      	str	r3, [r6, #0]
 800de2e:	2000      	movs	r0, #0
 800de30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de32:	f003 f953 	bl	80110dc <__malloc_lock>
 800de36:	4921      	ldr	r1, [pc, #132]	; (800debc <_malloc_r+0xac>)
 800de38:	680a      	ldr	r2, [r1, #0]
 800de3a:	4614      	mov	r4, r2
 800de3c:	b99c      	cbnz	r4, 800de66 <_malloc_r+0x56>
 800de3e:	4f20      	ldr	r7, [pc, #128]	; (800dec0 <_malloc_r+0xb0>)
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	b923      	cbnz	r3, 800de4e <_malloc_r+0x3e>
 800de44:	4621      	mov	r1, r4
 800de46:	4630      	mov	r0, r6
 800de48:	f000 ff20 	bl	800ec8c <_sbrk_r>
 800de4c:	6038      	str	r0, [r7, #0]
 800de4e:	4629      	mov	r1, r5
 800de50:	4630      	mov	r0, r6
 800de52:	f000 ff1b 	bl	800ec8c <_sbrk_r>
 800de56:	1c43      	adds	r3, r0, #1
 800de58:	d123      	bne.n	800dea2 <_malloc_r+0x92>
 800de5a:	230c      	movs	r3, #12
 800de5c:	6033      	str	r3, [r6, #0]
 800de5e:	4630      	mov	r0, r6
 800de60:	f003 f942 	bl	80110e8 <__malloc_unlock>
 800de64:	e7e3      	b.n	800de2e <_malloc_r+0x1e>
 800de66:	6823      	ldr	r3, [r4, #0]
 800de68:	1b5b      	subs	r3, r3, r5
 800de6a:	d417      	bmi.n	800de9c <_malloc_r+0x8c>
 800de6c:	2b0b      	cmp	r3, #11
 800de6e:	d903      	bls.n	800de78 <_malloc_r+0x68>
 800de70:	6023      	str	r3, [r4, #0]
 800de72:	441c      	add	r4, r3
 800de74:	6025      	str	r5, [r4, #0]
 800de76:	e004      	b.n	800de82 <_malloc_r+0x72>
 800de78:	6863      	ldr	r3, [r4, #4]
 800de7a:	42a2      	cmp	r2, r4
 800de7c:	bf0c      	ite	eq
 800de7e:	600b      	streq	r3, [r1, #0]
 800de80:	6053      	strne	r3, [r2, #4]
 800de82:	4630      	mov	r0, r6
 800de84:	f003 f930 	bl	80110e8 <__malloc_unlock>
 800de88:	f104 000b 	add.w	r0, r4, #11
 800de8c:	1d23      	adds	r3, r4, #4
 800de8e:	f020 0007 	bic.w	r0, r0, #7
 800de92:	1ac2      	subs	r2, r0, r3
 800de94:	d0cc      	beq.n	800de30 <_malloc_r+0x20>
 800de96:	1a1b      	subs	r3, r3, r0
 800de98:	50a3      	str	r3, [r4, r2]
 800de9a:	e7c9      	b.n	800de30 <_malloc_r+0x20>
 800de9c:	4622      	mov	r2, r4
 800de9e:	6864      	ldr	r4, [r4, #4]
 800dea0:	e7cc      	b.n	800de3c <_malloc_r+0x2c>
 800dea2:	1cc4      	adds	r4, r0, #3
 800dea4:	f024 0403 	bic.w	r4, r4, #3
 800dea8:	42a0      	cmp	r0, r4
 800deaa:	d0e3      	beq.n	800de74 <_malloc_r+0x64>
 800deac:	1a21      	subs	r1, r4, r0
 800deae:	4630      	mov	r0, r6
 800deb0:	f000 feec 	bl	800ec8c <_sbrk_r>
 800deb4:	3001      	adds	r0, #1
 800deb6:	d1dd      	bne.n	800de74 <_malloc_r+0x64>
 800deb8:	e7cf      	b.n	800de5a <_malloc_r+0x4a>
 800deba:	bf00      	nop
 800debc:	20005990 	.word	0x20005990
 800dec0:	20005994 	.word	0x20005994

0800dec4 <__cvt>:
 800dec4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dec8:	ec55 4b10 	vmov	r4, r5, d0
 800decc:	2d00      	cmp	r5, #0
 800dece:	460e      	mov	r6, r1
 800ded0:	4619      	mov	r1, r3
 800ded2:	462b      	mov	r3, r5
 800ded4:	bfbb      	ittet	lt
 800ded6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800deda:	461d      	movlt	r5, r3
 800dedc:	2300      	movge	r3, #0
 800dede:	232d      	movlt	r3, #45	; 0x2d
 800dee0:	700b      	strb	r3, [r1, #0]
 800dee2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dee4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dee8:	4691      	mov	r9, r2
 800deea:	f023 0820 	bic.w	r8, r3, #32
 800deee:	bfbc      	itt	lt
 800def0:	4622      	movlt	r2, r4
 800def2:	4614      	movlt	r4, r2
 800def4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800def8:	d005      	beq.n	800df06 <__cvt+0x42>
 800defa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800defe:	d100      	bne.n	800df02 <__cvt+0x3e>
 800df00:	3601      	adds	r6, #1
 800df02:	2102      	movs	r1, #2
 800df04:	e000      	b.n	800df08 <__cvt+0x44>
 800df06:	2103      	movs	r1, #3
 800df08:	ab03      	add	r3, sp, #12
 800df0a:	9301      	str	r3, [sp, #4]
 800df0c:	ab02      	add	r3, sp, #8
 800df0e:	9300      	str	r3, [sp, #0]
 800df10:	ec45 4b10 	vmov	d0, r4, r5
 800df14:	4653      	mov	r3, sl
 800df16:	4632      	mov	r2, r6
 800df18:	f001 fe92 	bl	800fc40 <_dtoa_r>
 800df1c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800df20:	4607      	mov	r7, r0
 800df22:	d102      	bne.n	800df2a <__cvt+0x66>
 800df24:	f019 0f01 	tst.w	r9, #1
 800df28:	d022      	beq.n	800df70 <__cvt+0xac>
 800df2a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800df2e:	eb07 0906 	add.w	r9, r7, r6
 800df32:	d110      	bne.n	800df56 <__cvt+0x92>
 800df34:	783b      	ldrb	r3, [r7, #0]
 800df36:	2b30      	cmp	r3, #48	; 0x30
 800df38:	d10a      	bne.n	800df50 <__cvt+0x8c>
 800df3a:	2200      	movs	r2, #0
 800df3c:	2300      	movs	r3, #0
 800df3e:	4620      	mov	r0, r4
 800df40:	4629      	mov	r1, r5
 800df42:	f7f2 fdc1 	bl	8000ac8 <__aeabi_dcmpeq>
 800df46:	b918      	cbnz	r0, 800df50 <__cvt+0x8c>
 800df48:	f1c6 0601 	rsb	r6, r6, #1
 800df4c:	f8ca 6000 	str.w	r6, [sl]
 800df50:	f8da 3000 	ldr.w	r3, [sl]
 800df54:	4499      	add	r9, r3
 800df56:	2200      	movs	r2, #0
 800df58:	2300      	movs	r3, #0
 800df5a:	4620      	mov	r0, r4
 800df5c:	4629      	mov	r1, r5
 800df5e:	f7f2 fdb3 	bl	8000ac8 <__aeabi_dcmpeq>
 800df62:	b108      	cbz	r0, 800df68 <__cvt+0xa4>
 800df64:	f8cd 900c 	str.w	r9, [sp, #12]
 800df68:	2230      	movs	r2, #48	; 0x30
 800df6a:	9b03      	ldr	r3, [sp, #12]
 800df6c:	454b      	cmp	r3, r9
 800df6e:	d307      	bcc.n	800df80 <__cvt+0xbc>
 800df70:	9b03      	ldr	r3, [sp, #12]
 800df72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df74:	1bdb      	subs	r3, r3, r7
 800df76:	4638      	mov	r0, r7
 800df78:	6013      	str	r3, [r2, #0]
 800df7a:	b004      	add	sp, #16
 800df7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df80:	1c59      	adds	r1, r3, #1
 800df82:	9103      	str	r1, [sp, #12]
 800df84:	701a      	strb	r2, [r3, #0]
 800df86:	e7f0      	b.n	800df6a <__cvt+0xa6>

0800df88 <__exponent>:
 800df88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df8a:	4603      	mov	r3, r0
 800df8c:	2900      	cmp	r1, #0
 800df8e:	bfb8      	it	lt
 800df90:	4249      	neglt	r1, r1
 800df92:	f803 2b02 	strb.w	r2, [r3], #2
 800df96:	bfb4      	ite	lt
 800df98:	222d      	movlt	r2, #45	; 0x2d
 800df9a:	222b      	movge	r2, #43	; 0x2b
 800df9c:	2909      	cmp	r1, #9
 800df9e:	7042      	strb	r2, [r0, #1]
 800dfa0:	dd2a      	ble.n	800dff8 <__exponent+0x70>
 800dfa2:	f10d 0407 	add.w	r4, sp, #7
 800dfa6:	46a4      	mov	ip, r4
 800dfa8:	270a      	movs	r7, #10
 800dfaa:	46a6      	mov	lr, r4
 800dfac:	460a      	mov	r2, r1
 800dfae:	fb91 f6f7 	sdiv	r6, r1, r7
 800dfb2:	fb07 1516 	mls	r5, r7, r6, r1
 800dfb6:	3530      	adds	r5, #48	; 0x30
 800dfb8:	2a63      	cmp	r2, #99	; 0x63
 800dfba:	f104 34ff 	add.w	r4, r4, #4294967295
 800dfbe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800dfc2:	4631      	mov	r1, r6
 800dfc4:	dcf1      	bgt.n	800dfaa <__exponent+0x22>
 800dfc6:	3130      	adds	r1, #48	; 0x30
 800dfc8:	f1ae 0502 	sub.w	r5, lr, #2
 800dfcc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800dfd0:	1c44      	adds	r4, r0, #1
 800dfd2:	4629      	mov	r1, r5
 800dfd4:	4561      	cmp	r1, ip
 800dfd6:	d30a      	bcc.n	800dfee <__exponent+0x66>
 800dfd8:	f10d 0209 	add.w	r2, sp, #9
 800dfdc:	eba2 020e 	sub.w	r2, r2, lr
 800dfe0:	4565      	cmp	r5, ip
 800dfe2:	bf88      	it	hi
 800dfe4:	2200      	movhi	r2, #0
 800dfe6:	4413      	add	r3, r2
 800dfe8:	1a18      	subs	r0, r3, r0
 800dfea:	b003      	add	sp, #12
 800dfec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dfee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dff2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dff6:	e7ed      	b.n	800dfd4 <__exponent+0x4c>
 800dff8:	2330      	movs	r3, #48	; 0x30
 800dffa:	3130      	adds	r1, #48	; 0x30
 800dffc:	7083      	strb	r3, [r0, #2]
 800dffe:	70c1      	strb	r1, [r0, #3]
 800e000:	1d03      	adds	r3, r0, #4
 800e002:	e7f1      	b.n	800dfe8 <__exponent+0x60>

0800e004 <_printf_float>:
 800e004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e008:	ed2d 8b02 	vpush	{d8}
 800e00c:	b08d      	sub	sp, #52	; 0x34
 800e00e:	460c      	mov	r4, r1
 800e010:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e014:	4616      	mov	r6, r2
 800e016:	461f      	mov	r7, r3
 800e018:	4605      	mov	r5, r0
 800e01a:	f003 f82f 	bl	801107c <_localeconv_r>
 800e01e:	f8d0 a000 	ldr.w	sl, [r0]
 800e022:	4650      	mov	r0, sl
 800e024:	f7f2 f8d4 	bl	80001d0 <strlen>
 800e028:	2300      	movs	r3, #0
 800e02a:	930a      	str	r3, [sp, #40]	; 0x28
 800e02c:	6823      	ldr	r3, [r4, #0]
 800e02e:	9305      	str	r3, [sp, #20]
 800e030:	f8d8 3000 	ldr.w	r3, [r8]
 800e034:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e038:	3307      	adds	r3, #7
 800e03a:	f023 0307 	bic.w	r3, r3, #7
 800e03e:	f103 0208 	add.w	r2, r3, #8
 800e042:	f8c8 2000 	str.w	r2, [r8]
 800e046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e04a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e04e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e052:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e056:	9307      	str	r3, [sp, #28]
 800e058:	f8cd 8018 	str.w	r8, [sp, #24]
 800e05c:	ee08 0a10 	vmov	s16, r0
 800e060:	4b9f      	ldr	r3, [pc, #636]	; (800e2e0 <_printf_float+0x2dc>)
 800e062:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e066:	f04f 32ff 	mov.w	r2, #4294967295
 800e06a:	f7f2 fd5f 	bl	8000b2c <__aeabi_dcmpun>
 800e06e:	bb88      	cbnz	r0, 800e0d4 <_printf_float+0xd0>
 800e070:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e074:	4b9a      	ldr	r3, [pc, #616]	; (800e2e0 <_printf_float+0x2dc>)
 800e076:	f04f 32ff 	mov.w	r2, #4294967295
 800e07a:	f7f2 fd39 	bl	8000af0 <__aeabi_dcmple>
 800e07e:	bb48      	cbnz	r0, 800e0d4 <_printf_float+0xd0>
 800e080:	2200      	movs	r2, #0
 800e082:	2300      	movs	r3, #0
 800e084:	4640      	mov	r0, r8
 800e086:	4649      	mov	r1, r9
 800e088:	f7f2 fd28 	bl	8000adc <__aeabi_dcmplt>
 800e08c:	b110      	cbz	r0, 800e094 <_printf_float+0x90>
 800e08e:	232d      	movs	r3, #45	; 0x2d
 800e090:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e094:	4b93      	ldr	r3, [pc, #588]	; (800e2e4 <_printf_float+0x2e0>)
 800e096:	4894      	ldr	r0, [pc, #592]	; (800e2e8 <_printf_float+0x2e4>)
 800e098:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e09c:	bf94      	ite	ls
 800e09e:	4698      	movls	r8, r3
 800e0a0:	4680      	movhi	r8, r0
 800e0a2:	2303      	movs	r3, #3
 800e0a4:	6123      	str	r3, [r4, #16]
 800e0a6:	9b05      	ldr	r3, [sp, #20]
 800e0a8:	f023 0204 	bic.w	r2, r3, #4
 800e0ac:	6022      	str	r2, [r4, #0]
 800e0ae:	f04f 0900 	mov.w	r9, #0
 800e0b2:	9700      	str	r7, [sp, #0]
 800e0b4:	4633      	mov	r3, r6
 800e0b6:	aa0b      	add	r2, sp, #44	; 0x2c
 800e0b8:	4621      	mov	r1, r4
 800e0ba:	4628      	mov	r0, r5
 800e0bc:	f000 f9d8 	bl	800e470 <_printf_common>
 800e0c0:	3001      	adds	r0, #1
 800e0c2:	f040 8090 	bne.w	800e1e6 <_printf_float+0x1e2>
 800e0c6:	f04f 30ff 	mov.w	r0, #4294967295
 800e0ca:	b00d      	add	sp, #52	; 0x34
 800e0cc:	ecbd 8b02 	vpop	{d8}
 800e0d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0d4:	4642      	mov	r2, r8
 800e0d6:	464b      	mov	r3, r9
 800e0d8:	4640      	mov	r0, r8
 800e0da:	4649      	mov	r1, r9
 800e0dc:	f7f2 fd26 	bl	8000b2c <__aeabi_dcmpun>
 800e0e0:	b140      	cbz	r0, 800e0f4 <_printf_float+0xf0>
 800e0e2:	464b      	mov	r3, r9
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	bfbc      	itt	lt
 800e0e8:	232d      	movlt	r3, #45	; 0x2d
 800e0ea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e0ee:	487f      	ldr	r0, [pc, #508]	; (800e2ec <_printf_float+0x2e8>)
 800e0f0:	4b7f      	ldr	r3, [pc, #508]	; (800e2f0 <_printf_float+0x2ec>)
 800e0f2:	e7d1      	b.n	800e098 <_printf_float+0x94>
 800e0f4:	6863      	ldr	r3, [r4, #4]
 800e0f6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e0fa:	9206      	str	r2, [sp, #24]
 800e0fc:	1c5a      	adds	r2, r3, #1
 800e0fe:	d13f      	bne.n	800e180 <_printf_float+0x17c>
 800e100:	2306      	movs	r3, #6
 800e102:	6063      	str	r3, [r4, #4]
 800e104:	9b05      	ldr	r3, [sp, #20]
 800e106:	6861      	ldr	r1, [r4, #4]
 800e108:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e10c:	2300      	movs	r3, #0
 800e10e:	9303      	str	r3, [sp, #12]
 800e110:	ab0a      	add	r3, sp, #40	; 0x28
 800e112:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e116:	ab09      	add	r3, sp, #36	; 0x24
 800e118:	ec49 8b10 	vmov	d0, r8, r9
 800e11c:	9300      	str	r3, [sp, #0]
 800e11e:	6022      	str	r2, [r4, #0]
 800e120:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e124:	4628      	mov	r0, r5
 800e126:	f7ff fecd 	bl	800dec4 <__cvt>
 800e12a:	9b06      	ldr	r3, [sp, #24]
 800e12c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e12e:	2b47      	cmp	r3, #71	; 0x47
 800e130:	4680      	mov	r8, r0
 800e132:	d108      	bne.n	800e146 <_printf_float+0x142>
 800e134:	1cc8      	adds	r0, r1, #3
 800e136:	db02      	blt.n	800e13e <_printf_float+0x13a>
 800e138:	6863      	ldr	r3, [r4, #4]
 800e13a:	4299      	cmp	r1, r3
 800e13c:	dd41      	ble.n	800e1c2 <_printf_float+0x1be>
 800e13e:	f1ab 0b02 	sub.w	fp, fp, #2
 800e142:	fa5f fb8b 	uxtb.w	fp, fp
 800e146:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e14a:	d820      	bhi.n	800e18e <_printf_float+0x18a>
 800e14c:	3901      	subs	r1, #1
 800e14e:	465a      	mov	r2, fp
 800e150:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e154:	9109      	str	r1, [sp, #36]	; 0x24
 800e156:	f7ff ff17 	bl	800df88 <__exponent>
 800e15a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e15c:	1813      	adds	r3, r2, r0
 800e15e:	2a01      	cmp	r2, #1
 800e160:	4681      	mov	r9, r0
 800e162:	6123      	str	r3, [r4, #16]
 800e164:	dc02      	bgt.n	800e16c <_printf_float+0x168>
 800e166:	6822      	ldr	r2, [r4, #0]
 800e168:	07d2      	lsls	r2, r2, #31
 800e16a:	d501      	bpl.n	800e170 <_printf_float+0x16c>
 800e16c:	3301      	adds	r3, #1
 800e16e:	6123      	str	r3, [r4, #16]
 800e170:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e174:	2b00      	cmp	r3, #0
 800e176:	d09c      	beq.n	800e0b2 <_printf_float+0xae>
 800e178:	232d      	movs	r3, #45	; 0x2d
 800e17a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e17e:	e798      	b.n	800e0b2 <_printf_float+0xae>
 800e180:	9a06      	ldr	r2, [sp, #24]
 800e182:	2a47      	cmp	r2, #71	; 0x47
 800e184:	d1be      	bne.n	800e104 <_printf_float+0x100>
 800e186:	2b00      	cmp	r3, #0
 800e188:	d1bc      	bne.n	800e104 <_printf_float+0x100>
 800e18a:	2301      	movs	r3, #1
 800e18c:	e7b9      	b.n	800e102 <_printf_float+0xfe>
 800e18e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e192:	d118      	bne.n	800e1c6 <_printf_float+0x1c2>
 800e194:	2900      	cmp	r1, #0
 800e196:	6863      	ldr	r3, [r4, #4]
 800e198:	dd0b      	ble.n	800e1b2 <_printf_float+0x1ae>
 800e19a:	6121      	str	r1, [r4, #16]
 800e19c:	b913      	cbnz	r3, 800e1a4 <_printf_float+0x1a0>
 800e19e:	6822      	ldr	r2, [r4, #0]
 800e1a0:	07d0      	lsls	r0, r2, #31
 800e1a2:	d502      	bpl.n	800e1aa <_printf_float+0x1a6>
 800e1a4:	3301      	adds	r3, #1
 800e1a6:	440b      	add	r3, r1
 800e1a8:	6123      	str	r3, [r4, #16]
 800e1aa:	65a1      	str	r1, [r4, #88]	; 0x58
 800e1ac:	f04f 0900 	mov.w	r9, #0
 800e1b0:	e7de      	b.n	800e170 <_printf_float+0x16c>
 800e1b2:	b913      	cbnz	r3, 800e1ba <_printf_float+0x1b6>
 800e1b4:	6822      	ldr	r2, [r4, #0]
 800e1b6:	07d2      	lsls	r2, r2, #31
 800e1b8:	d501      	bpl.n	800e1be <_printf_float+0x1ba>
 800e1ba:	3302      	adds	r3, #2
 800e1bc:	e7f4      	b.n	800e1a8 <_printf_float+0x1a4>
 800e1be:	2301      	movs	r3, #1
 800e1c0:	e7f2      	b.n	800e1a8 <_printf_float+0x1a4>
 800e1c2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e1c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e1c8:	4299      	cmp	r1, r3
 800e1ca:	db05      	blt.n	800e1d8 <_printf_float+0x1d4>
 800e1cc:	6823      	ldr	r3, [r4, #0]
 800e1ce:	6121      	str	r1, [r4, #16]
 800e1d0:	07d8      	lsls	r0, r3, #31
 800e1d2:	d5ea      	bpl.n	800e1aa <_printf_float+0x1a6>
 800e1d4:	1c4b      	adds	r3, r1, #1
 800e1d6:	e7e7      	b.n	800e1a8 <_printf_float+0x1a4>
 800e1d8:	2900      	cmp	r1, #0
 800e1da:	bfd4      	ite	le
 800e1dc:	f1c1 0202 	rsble	r2, r1, #2
 800e1e0:	2201      	movgt	r2, #1
 800e1e2:	4413      	add	r3, r2
 800e1e4:	e7e0      	b.n	800e1a8 <_printf_float+0x1a4>
 800e1e6:	6823      	ldr	r3, [r4, #0]
 800e1e8:	055a      	lsls	r2, r3, #21
 800e1ea:	d407      	bmi.n	800e1fc <_printf_float+0x1f8>
 800e1ec:	6923      	ldr	r3, [r4, #16]
 800e1ee:	4642      	mov	r2, r8
 800e1f0:	4631      	mov	r1, r6
 800e1f2:	4628      	mov	r0, r5
 800e1f4:	47b8      	blx	r7
 800e1f6:	3001      	adds	r0, #1
 800e1f8:	d12c      	bne.n	800e254 <_printf_float+0x250>
 800e1fa:	e764      	b.n	800e0c6 <_printf_float+0xc2>
 800e1fc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e200:	f240 80e0 	bls.w	800e3c4 <_printf_float+0x3c0>
 800e204:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e208:	2200      	movs	r2, #0
 800e20a:	2300      	movs	r3, #0
 800e20c:	f7f2 fc5c 	bl	8000ac8 <__aeabi_dcmpeq>
 800e210:	2800      	cmp	r0, #0
 800e212:	d034      	beq.n	800e27e <_printf_float+0x27a>
 800e214:	4a37      	ldr	r2, [pc, #220]	; (800e2f4 <_printf_float+0x2f0>)
 800e216:	2301      	movs	r3, #1
 800e218:	4631      	mov	r1, r6
 800e21a:	4628      	mov	r0, r5
 800e21c:	47b8      	blx	r7
 800e21e:	3001      	adds	r0, #1
 800e220:	f43f af51 	beq.w	800e0c6 <_printf_float+0xc2>
 800e224:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e228:	429a      	cmp	r2, r3
 800e22a:	db02      	blt.n	800e232 <_printf_float+0x22e>
 800e22c:	6823      	ldr	r3, [r4, #0]
 800e22e:	07d8      	lsls	r0, r3, #31
 800e230:	d510      	bpl.n	800e254 <_printf_float+0x250>
 800e232:	ee18 3a10 	vmov	r3, s16
 800e236:	4652      	mov	r2, sl
 800e238:	4631      	mov	r1, r6
 800e23a:	4628      	mov	r0, r5
 800e23c:	47b8      	blx	r7
 800e23e:	3001      	adds	r0, #1
 800e240:	f43f af41 	beq.w	800e0c6 <_printf_float+0xc2>
 800e244:	f04f 0800 	mov.w	r8, #0
 800e248:	f104 091a 	add.w	r9, r4, #26
 800e24c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e24e:	3b01      	subs	r3, #1
 800e250:	4543      	cmp	r3, r8
 800e252:	dc09      	bgt.n	800e268 <_printf_float+0x264>
 800e254:	6823      	ldr	r3, [r4, #0]
 800e256:	079b      	lsls	r3, r3, #30
 800e258:	f100 8105 	bmi.w	800e466 <_printf_float+0x462>
 800e25c:	68e0      	ldr	r0, [r4, #12]
 800e25e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e260:	4298      	cmp	r0, r3
 800e262:	bfb8      	it	lt
 800e264:	4618      	movlt	r0, r3
 800e266:	e730      	b.n	800e0ca <_printf_float+0xc6>
 800e268:	2301      	movs	r3, #1
 800e26a:	464a      	mov	r2, r9
 800e26c:	4631      	mov	r1, r6
 800e26e:	4628      	mov	r0, r5
 800e270:	47b8      	blx	r7
 800e272:	3001      	adds	r0, #1
 800e274:	f43f af27 	beq.w	800e0c6 <_printf_float+0xc2>
 800e278:	f108 0801 	add.w	r8, r8, #1
 800e27c:	e7e6      	b.n	800e24c <_printf_float+0x248>
 800e27e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e280:	2b00      	cmp	r3, #0
 800e282:	dc39      	bgt.n	800e2f8 <_printf_float+0x2f4>
 800e284:	4a1b      	ldr	r2, [pc, #108]	; (800e2f4 <_printf_float+0x2f0>)
 800e286:	2301      	movs	r3, #1
 800e288:	4631      	mov	r1, r6
 800e28a:	4628      	mov	r0, r5
 800e28c:	47b8      	blx	r7
 800e28e:	3001      	adds	r0, #1
 800e290:	f43f af19 	beq.w	800e0c6 <_printf_float+0xc2>
 800e294:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e298:	4313      	orrs	r3, r2
 800e29a:	d102      	bne.n	800e2a2 <_printf_float+0x29e>
 800e29c:	6823      	ldr	r3, [r4, #0]
 800e29e:	07d9      	lsls	r1, r3, #31
 800e2a0:	d5d8      	bpl.n	800e254 <_printf_float+0x250>
 800e2a2:	ee18 3a10 	vmov	r3, s16
 800e2a6:	4652      	mov	r2, sl
 800e2a8:	4631      	mov	r1, r6
 800e2aa:	4628      	mov	r0, r5
 800e2ac:	47b8      	blx	r7
 800e2ae:	3001      	adds	r0, #1
 800e2b0:	f43f af09 	beq.w	800e0c6 <_printf_float+0xc2>
 800e2b4:	f04f 0900 	mov.w	r9, #0
 800e2b8:	f104 0a1a 	add.w	sl, r4, #26
 800e2bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2be:	425b      	negs	r3, r3
 800e2c0:	454b      	cmp	r3, r9
 800e2c2:	dc01      	bgt.n	800e2c8 <_printf_float+0x2c4>
 800e2c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e2c6:	e792      	b.n	800e1ee <_printf_float+0x1ea>
 800e2c8:	2301      	movs	r3, #1
 800e2ca:	4652      	mov	r2, sl
 800e2cc:	4631      	mov	r1, r6
 800e2ce:	4628      	mov	r0, r5
 800e2d0:	47b8      	blx	r7
 800e2d2:	3001      	adds	r0, #1
 800e2d4:	f43f aef7 	beq.w	800e0c6 <_printf_float+0xc2>
 800e2d8:	f109 0901 	add.w	r9, r9, #1
 800e2dc:	e7ee      	b.n	800e2bc <_printf_float+0x2b8>
 800e2de:	bf00      	nop
 800e2e0:	7fefffff 	.word	0x7fefffff
 800e2e4:	080141bc 	.word	0x080141bc
 800e2e8:	080141c0 	.word	0x080141c0
 800e2ec:	080141c8 	.word	0x080141c8
 800e2f0:	080141c4 	.word	0x080141c4
 800e2f4:	080141cc 	.word	0x080141cc
 800e2f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e2fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e2fc:	429a      	cmp	r2, r3
 800e2fe:	bfa8      	it	ge
 800e300:	461a      	movge	r2, r3
 800e302:	2a00      	cmp	r2, #0
 800e304:	4691      	mov	r9, r2
 800e306:	dc37      	bgt.n	800e378 <_printf_float+0x374>
 800e308:	f04f 0b00 	mov.w	fp, #0
 800e30c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e310:	f104 021a 	add.w	r2, r4, #26
 800e314:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e316:	9305      	str	r3, [sp, #20]
 800e318:	eba3 0309 	sub.w	r3, r3, r9
 800e31c:	455b      	cmp	r3, fp
 800e31e:	dc33      	bgt.n	800e388 <_printf_float+0x384>
 800e320:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e324:	429a      	cmp	r2, r3
 800e326:	db3b      	blt.n	800e3a0 <_printf_float+0x39c>
 800e328:	6823      	ldr	r3, [r4, #0]
 800e32a:	07da      	lsls	r2, r3, #31
 800e32c:	d438      	bmi.n	800e3a0 <_printf_float+0x39c>
 800e32e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e330:	9b05      	ldr	r3, [sp, #20]
 800e332:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e334:	1ad3      	subs	r3, r2, r3
 800e336:	eba2 0901 	sub.w	r9, r2, r1
 800e33a:	4599      	cmp	r9, r3
 800e33c:	bfa8      	it	ge
 800e33e:	4699      	movge	r9, r3
 800e340:	f1b9 0f00 	cmp.w	r9, #0
 800e344:	dc35      	bgt.n	800e3b2 <_printf_float+0x3ae>
 800e346:	f04f 0800 	mov.w	r8, #0
 800e34a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e34e:	f104 0a1a 	add.w	sl, r4, #26
 800e352:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e356:	1a9b      	subs	r3, r3, r2
 800e358:	eba3 0309 	sub.w	r3, r3, r9
 800e35c:	4543      	cmp	r3, r8
 800e35e:	f77f af79 	ble.w	800e254 <_printf_float+0x250>
 800e362:	2301      	movs	r3, #1
 800e364:	4652      	mov	r2, sl
 800e366:	4631      	mov	r1, r6
 800e368:	4628      	mov	r0, r5
 800e36a:	47b8      	blx	r7
 800e36c:	3001      	adds	r0, #1
 800e36e:	f43f aeaa 	beq.w	800e0c6 <_printf_float+0xc2>
 800e372:	f108 0801 	add.w	r8, r8, #1
 800e376:	e7ec      	b.n	800e352 <_printf_float+0x34e>
 800e378:	4613      	mov	r3, r2
 800e37a:	4631      	mov	r1, r6
 800e37c:	4642      	mov	r2, r8
 800e37e:	4628      	mov	r0, r5
 800e380:	47b8      	blx	r7
 800e382:	3001      	adds	r0, #1
 800e384:	d1c0      	bne.n	800e308 <_printf_float+0x304>
 800e386:	e69e      	b.n	800e0c6 <_printf_float+0xc2>
 800e388:	2301      	movs	r3, #1
 800e38a:	4631      	mov	r1, r6
 800e38c:	4628      	mov	r0, r5
 800e38e:	9205      	str	r2, [sp, #20]
 800e390:	47b8      	blx	r7
 800e392:	3001      	adds	r0, #1
 800e394:	f43f ae97 	beq.w	800e0c6 <_printf_float+0xc2>
 800e398:	9a05      	ldr	r2, [sp, #20]
 800e39a:	f10b 0b01 	add.w	fp, fp, #1
 800e39e:	e7b9      	b.n	800e314 <_printf_float+0x310>
 800e3a0:	ee18 3a10 	vmov	r3, s16
 800e3a4:	4652      	mov	r2, sl
 800e3a6:	4631      	mov	r1, r6
 800e3a8:	4628      	mov	r0, r5
 800e3aa:	47b8      	blx	r7
 800e3ac:	3001      	adds	r0, #1
 800e3ae:	d1be      	bne.n	800e32e <_printf_float+0x32a>
 800e3b0:	e689      	b.n	800e0c6 <_printf_float+0xc2>
 800e3b2:	9a05      	ldr	r2, [sp, #20]
 800e3b4:	464b      	mov	r3, r9
 800e3b6:	4442      	add	r2, r8
 800e3b8:	4631      	mov	r1, r6
 800e3ba:	4628      	mov	r0, r5
 800e3bc:	47b8      	blx	r7
 800e3be:	3001      	adds	r0, #1
 800e3c0:	d1c1      	bne.n	800e346 <_printf_float+0x342>
 800e3c2:	e680      	b.n	800e0c6 <_printf_float+0xc2>
 800e3c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e3c6:	2a01      	cmp	r2, #1
 800e3c8:	dc01      	bgt.n	800e3ce <_printf_float+0x3ca>
 800e3ca:	07db      	lsls	r3, r3, #31
 800e3cc:	d538      	bpl.n	800e440 <_printf_float+0x43c>
 800e3ce:	2301      	movs	r3, #1
 800e3d0:	4642      	mov	r2, r8
 800e3d2:	4631      	mov	r1, r6
 800e3d4:	4628      	mov	r0, r5
 800e3d6:	47b8      	blx	r7
 800e3d8:	3001      	adds	r0, #1
 800e3da:	f43f ae74 	beq.w	800e0c6 <_printf_float+0xc2>
 800e3de:	ee18 3a10 	vmov	r3, s16
 800e3e2:	4652      	mov	r2, sl
 800e3e4:	4631      	mov	r1, r6
 800e3e6:	4628      	mov	r0, r5
 800e3e8:	47b8      	blx	r7
 800e3ea:	3001      	adds	r0, #1
 800e3ec:	f43f ae6b 	beq.w	800e0c6 <_printf_float+0xc2>
 800e3f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	2300      	movs	r3, #0
 800e3f8:	f7f2 fb66 	bl	8000ac8 <__aeabi_dcmpeq>
 800e3fc:	b9d8      	cbnz	r0, 800e436 <_printf_float+0x432>
 800e3fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e400:	f108 0201 	add.w	r2, r8, #1
 800e404:	3b01      	subs	r3, #1
 800e406:	4631      	mov	r1, r6
 800e408:	4628      	mov	r0, r5
 800e40a:	47b8      	blx	r7
 800e40c:	3001      	adds	r0, #1
 800e40e:	d10e      	bne.n	800e42e <_printf_float+0x42a>
 800e410:	e659      	b.n	800e0c6 <_printf_float+0xc2>
 800e412:	2301      	movs	r3, #1
 800e414:	4652      	mov	r2, sl
 800e416:	4631      	mov	r1, r6
 800e418:	4628      	mov	r0, r5
 800e41a:	47b8      	blx	r7
 800e41c:	3001      	adds	r0, #1
 800e41e:	f43f ae52 	beq.w	800e0c6 <_printf_float+0xc2>
 800e422:	f108 0801 	add.w	r8, r8, #1
 800e426:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e428:	3b01      	subs	r3, #1
 800e42a:	4543      	cmp	r3, r8
 800e42c:	dcf1      	bgt.n	800e412 <_printf_float+0x40e>
 800e42e:	464b      	mov	r3, r9
 800e430:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e434:	e6dc      	b.n	800e1f0 <_printf_float+0x1ec>
 800e436:	f04f 0800 	mov.w	r8, #0
 800e43a:	f104 0a1a 	add.w	sl, r4, #26
 800e43e:	e7f2      	b.n	800e426 <_printf_float+0x422>
 800e440:	2301      	movs	r3, #1
 800e442:	4642      	mov	r2, r8
 800e444:	e7df      	b.n	800e406 <_printf_float+0x402>
 800e446:	2301      	movs	r3, #1
 800e448:	464a      	mov	r2, r9
 800e44a:	4631      	mov	r1, r6
 800e44c:	4628      	mov	r0, r5
 800e44e:	47b8      	blx	r7
 800e450:	3001      	adds	r0, #1
 800e452:	f43f ae38 	beq.w	800e0c6 <_printf_float+0xc2>
 800e456:	f108 0801 	add.w	r8, r8, #1
 800e45a:	68e3      	ldr	r3, [r4, #12]
 800e45c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e45e:	1a5b      	subs	r3, r3, r1
 800e460:	4543      	cmp	r3, r8
 800e462:	dcf0      	bgt.n	800e446 <_printf_float+0x442>
 800e464:	e6fa      	b.n	800e25c <_printf_float+0x258>
 800e466:	f04f 0800 	mov.w	r8, #0
 800e46a:	f104 0919 	add.w	r9, r4, #25
 800e46e:	e7f4      	b.n	800e45a <_printf_float+0x456>

0800e470 <_printf_common>:
 800e470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e474:	4616      	mov	r6, r2
 800e476:	4699      	mov	r9, r3
 800e478:	688a      	ldr	r2, [r1, #8]
 800e47a:	690b      	ldr	r3, [r1, #16]
 800e47c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e480:	4293      	cmp	r3, r2
 800e482:	bfb8      	it	lt
 800e484:	4613      	movlt	r3, r2
 800e486:	6033      	str	r3, [r6, #0]
 800e488:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e48c:	4607      	mov	r7, r0
 800e48e:	460c      	mov	r4, r1
 800e490:	b10a      	cbz	r2, 800e496 <_printf_common+0x26>
 800e492:	3301      	adds	r3, #1
 800e494:	6033      	str	r3, [r6, #0]
 800e496:	6823      	ldr	r3, [r4, #0]
 800e498:	0699      	lsls	r1, r3, #26
 800e49a:	bf42      	ittt	mi
 800e49c:	6833      	ldrmi	r3, [r6, #0]
 800e49e:	3302      	addmi	r3, #2
 800e4a0:	6033      	strmi	r3, [r6, #0]
 800e4a2:	6825      	ldr	r5, [r4, #0]
 800e4a4:	f015 0506 	ands.w	r5, r5, #6
 800e4a8:	d106      	bne.n	800e4b8 <_printf_common+0x48>
 800e4aa:	f104 0a19 	add.w	sl, r4, #25
 800e4ae:	68e3      	ldr	r3, [r4, #12]
 800e4b0:	6832      	ldr	r2, [r6, #0]
 800e4b2:	1a9b      	subs	r3, r3, r2
 800e4b4:	42ab      	cmp	r3, r5
 800e4b6:	dc26      	bgt.n	800e506 <_printf_common+0x96>
 800e4b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e4bc:	1e13      	subs	r3, r2, #0
 800e4be:	6822      	ldr	r2, [r4, #0]
 800e4c0:	bf18      	it	ne
 800e4c2:	2301      	movne	r3, #1
 800e4c4:	0692      	lsls	r2, r2, #26
 800e4c6:	d42b      	bmi.n	800e520 <_printf_common+0xb0>
 800e4c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e4cc:	4649      	mov	r1, r9
 800e4ce:	4638      	mov	r0, r7
 800e4d0:	47c0      	blx	r8
 800e4d2:	3001      	adds	r0, #1
 800e4d4:	d01e      	beq.n	800e514 <_printf_common+0xa4>
 800e4d6:	6823      	ldr	r3, [r4, #0]
 800e4d8:	68e5      	ldr	r5, [r4, #12]
 800e4da:	6832      	ldr	r2, [r6, #0]
 800e4dc:	f003 0306 	and.w	r3, r3, #6
 800e4e0:	2b04      	cmp	r3, #4
 800e4e2:	bf08      	it	eq
 800e4e4:	1aad      	subeq	r5, r5, r2
 800e4e6:	68a3      	ldr	r3, [r4, #8]
 800e4e8:	6922      	ldr	r2, [r4, #16]
 800e4ea:	bf0c      	ite	eq
 800e4ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e4f0:	2500      	movne	r5, #0
 800e4f2:	4293      	cmp	r3, r2
 800e4f4:	bfc4      	itt	gt
 800e4f6:	1a9b      	subgt	r3, r3, r2
 800e4f8:	18ed      	addgt	r5, r5, r3
 800e4fa:	2600      	movs	r6, #0
 800e4fc:	341a      	adds	r4, #26
 800e4fe:	42b5      	cmp	r5, r6
 800e500:	d11a      	bne.n	800e538 <_printf_common+0xc8>
 800e502:	2000      	movs	r0, #0
 800e504:	e008      	b.n	800e518 <_printf_common+0xa8>
 800e506:	2301      	movs	r3, #1
 800e508:	4652      	mov	r2, sl
 800e50a:	4649      	mov	r1, r9
 800e50c:	4638      	mov	r0, r7
 800e50e:	47c0      	blx	r8
 800e510:	3001      	adds	r0, #1
 800e512:	d103      	bne.n	800e51c <_printf_common+0xac>
 800e514:	f04f 30ff 	mov.w	r0, #4294967295
 800e518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e51c:	3501      	adds	r5, #1
 800e51e:	e7c6      	b.n	800e4ae <_printf_common+0x3e>
 800e520:	18e1      	adds	r1, r4, r3
 800e522:	1c5a      	adds	r2, r3, #1
 800e524:	2030      	movs	r0, #48	; 0x30
 800e526:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e52a:	4422      	add	r2, r4
 800e52c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e530:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e534:	3302      	adds	r3, #2
 800e536:	e7c7      	b.n	800e4c8 <_printf_common+0x58>
 800e538:	2301      	movs	r3, #1
 800e53a:	4622      	mov	r2, r4
 800e53c:	4649      	mov	r1, r9
 800e53e:	4638      	mov	r0, r7
 800e540:	47c0      	blx	r8
 800e542:	3001      	adds	r0, #1
 800e544:	d0e6      	beq.n	800e514 <_printf_common+0xa4>
 800e546:	3601      	adds	r6, #1
 800e548:	e7d9      	b.n	800e4fe <_printf_common+0x8e>
	...

0800e54c <_printf_i>:
 800e54c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e550:	460c      	mov	r4, r1
 800e552:	4691      	mov	r9, r2
 800e554:	7e27      	ldrb	r7, [r4, #24]
 800e556:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e558:	2f78      	cmp	r7, #120	; 0x78
 800e55a:	4680      	mov	r8, r0
 800e55c:	469a      	mov	sl, r3
 800e55e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e562:	d807      	bhi.n	800e574 <_printf_i+0x28>
 800e564:	2f62      	cmp	r7, #98	; 0x62
 800e566:	d80a      	bhi.n	800e57e <_printf_i+0x32>
 800e568:	2f00      	cmp	r7, #0
 800e56a:	f000 80d8 	beq.w	800e71e <_printf_i+0x1d2>
 800e56e:	2f58      	cmp	r7, #88	; 0x58
 800e570:	f000 80a3 	beq.w	800e6ba <_printf_i+0x16e>
 800e574:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e578:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e57c:	e03a      	b.n	800e5f4 <_printf_i+0xa8>
 800e57e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e582:	2b15      	cmp	r3, #21
 800e584:	d8f6      	bhi.n	800e574 <_printf_i+0x28>
 800e586:	a001      	add	r0, pc, #4	; (adr r0, 800e58c <_printf_i+0x40>)
 800e588:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e58c:	0800e5e5 	.word	0x0800e5e5
 800e590:	0800e5f9 	.word	0x0800e5f9
 800e594:	0800e575 	.word	0x0800e575
 800e598:	0800e575 	.word	0x0800e575
 800e59c:	0800e575 	.word	0x0800e575
 800e5a0:	0800e575 	.word	0x0800e575
 800e5a4:	0800e5f9 	.word	0x0800e5f9
 800e5a8:	0800e575 	.word	0x0800e575
 800e5ac:	0800e575 	.word	0x0800e575
 800e5b0:	0800e575 	.word	0x0800e575
 800e5b4:	0800e575 	.word	0x0800e575
 800e5b8:	0800e705 	.word	0x0800e705
 800e5bc:	0800e629 	.word	0x0800e629
 800e5c0:	0800e6e7 	.word	0x0800e6e7
 800e5c4:	0800e575 	.word	0x0800e575
 800e5c8:	0800e575 	.word	0x0800e575
 800e5cc:	0800e727 	.word	0x0800e727
 800e5d0:	0800e575 	.word	0x0800e575
 800e5d4:	0800e629 	.word	0x0800e629
 800e5d8:	0800e575 	.word	0x0800e575
 800e5dc:	0800e575 	.word	0x0800e575
 800e5e0:	0800e6ef 	.word	0x0800e6ef
 800e5e4:	680b      	ldr	r3, [r1, #0]
 800e5e6:	1d1a      	adds	r2, r3, #4
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	600a      	str	r2, [r1, #0]
 800e5ec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e5f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e5f4:	2301      	movs	r3, #1
 800e5f6:	e0a3      	b.n	800e740 <_printf_i+0x1f4>
 800e5f8:	6825      	ldr	r5, [r4, #0]
 800e5fa:	6808      	ldr	r0, [r1, #0]
 800e5fc:	062e      	lsls	r6, r5, #24
 800e5fe:	f100 0304 	add.w	r3, r0, #4
 800e602:	d50a      	bpl.n	800e61a <_printf_i+0xce>
 800e604:	6805      	ldr	r5, [r0, #0]
 800e606:	600b      	str	r3, [r1, #0]
 800e608:	2d00      	cmp	r5, #0
 800e60a:	da03      	bge.n	800e614 <_printf_i+0xc8>
 800e60c:	232d      	movs	r3, #45	; 0x2d
 800e60e:	426d      	negs	r5, r5
 800e610:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e614:	485e      	ldr	r0, [pc, #376]	; (800e790 <_printf_i+0x244>)
 800e616:	230a      	movs	r3, #10
 800e618:	e019      	b.n	800e64e <_printf_i+0x102>
 800e61a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e61e:	6805      	ldr	r5, [r0, #0]
 800e620:	600b      	str	r3, [r1, #0]
 800e622:	bf18      	it	ne
 800e624:	b22d      	sxthne	r5, r5
 800e626:	e7ef      	b.n	800e608 <_printf_i+0xbc>
 800e628:	680b      	ldr	r3, [r1, #0]
 800e62a:	6825      	ldr	r5, [r4, #0]
 800e62c:	1d18      	adds	r0, r3, #4
 800e62e:	6008      	str	r0, [r1, #0]
 800e630:	0628      	lsls	r0, r5, #24
 800e632:	d501      	bpl.n	800e638 <_printf_i+0xec>
 800e634:	681d      	ldr	r5, [r3, #0]
 800e636:	e002      	b.n	800e63e <_printf_i+0xf2>
 800e638:	0669      	lsls	r1, r5, #25
 800e63a:	d5fb      	bpl.n	800e634 <_printf_i+0xe8>
 800e63c:	881d      	ldrh	r5, [r3, #0]
 800e63e:	4854      	ldr	r0, [pc, #336]	; (800e790 <_printf_i+0x244>)
 800e640:	2f6f      	cmp	r7, #111	; 0x6f
 800e642:	bf0c      	ite	eq
 800e644:	2308      	moveq	r3, #8
 800e646:	230a      	movne	r3, #10
 800e648:	2100      	movs	r1, #0
 800e64a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e64e:	6866      	ldr	r6, [r4, #4]
 800e650:	60a6      	str	r6, [r4, #8]
 800e652:	2e00      	cmp	r6, #0
 800e654:	bfa2      	ittt	ge
 800e656:	6821      	ldrge	r1, [r4, #0]
 800e658:	f021 0104 	bicge.w	r1, r1, #4
 800e65c:	6021      	strge	r1, [r4, #0]
 800e65e:	b90d      	cbnz	r5, 800e664 <_printf_i+0x118>
 800e660:	2e00      	cmp	r6, #0
 800e662:	d04d      	beq.n	800e700 <_printf_i+0x1b4>
 800e664:	4616      	mov	r6, r2
 800e666:	fbb5 f1f3 	udiv	r1, r5, r3
 800e66a:	fb03 5711 	mls	r7, r3, r1, r5
 800e66e:	5dc7      	ldrb	r7, [r0, r7]
 800e670:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e674:	462f      	mov	r7, r5
 800e676:	42bb      	cmp	r3, r7
 800e678:	460d      	mov	r5, r1
 800e67a:	d9f4      	bls.n	800e666 <_printf_i+0x11a>
 800e67c:	2b08      	cmp	r3, #8
 800e67e:	d10b      	bne.n	800e698 <_printf_i+0x14c>
 800e680:	6823      	ldr	r3, [r4, #0]
 800e682:	07df      	lsls	r7, r3, #31
 800e684:	d508      	bpl.n	800e698 <_printf_i+0x14c>
 800e686:	6923      	ldr	r3, [r4, #16]
 800e688:	6861      	ldr	r1, [r4, #4]
 800e68a:	4299      	cmp	r1, r3
 800e68c:	bfde      	ittt	le
 800e68e:	2330      	movle	r3, #48	; 0x30
 800e690:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e694:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e698:	1b92      	subs	r2, r2, r6
 800e69a:	6122      	str	r2, [r4, #16]
 800e69c:	f8cd a000 	str.w	sl, [sp]
 800e6a0:	464b      	mov	r3, r9
 800e6a2:	aa03      	add	r2, sp, #12
 800e6a4:	4621      	mov	r1, r4
 800e6a6:	4640      	mov	r0, r8
 800e6a8:	f7ff fee2 	bl	800e470 <_printf_common>
 800e6ac:	3001      	adds	r0, #1
 800e6ae:	d14c      	bne.n	800e74a <_printf_i+0x1fe>
 800e6b0:	f04f 30ff 	mov.w	r0, #4294967295
 800e6b4:	b004      	add	sp, #16
 800e6b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6ba:	4835      	ldr	r0, [pc, #212]	; (800e790 <_printf_i+0x244>)
 800e6bc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e6c0:	6823      	ldr	r3, [r4, #0]
 800e6c2:	680e      	ldr	r6, [r1, #0]
 800e6c4:	061f      	lsls	r7, r3, #24
 800e6c6:	f856 5b04 	ldr.w	r5, [r6], #4
 800e6ca:	600e      	str	r6, [r1, #0]
 800e6cc:	d514      	bpl.n	800e6f8 <_printf_i+0x1ac>
 800e6ce:	07d9      	lsls	r1, r3, #31
 800e6d0:	bf44      	itt	mi
 800e6d2:	f043 0320 	orrmi.w	r3, r3, #32
 800e6d6:	6023      	strmi	r3, [r4, #0]
 800e6d8:	b91d      	cbnz	r5, 800e6e2 <_printf_i+0x196>
 800e6da:	6823      	ldr	r3, [r4, #0]
 800e6dc:	f023 0320 	bic.w	r3, r3, #32
 800e6e0:	6023      	str	r3, [r4, #0]
 800e6e2:	2310      	movs	r3, #16
 800e6e4:	e7b0      	b.n	800e648 <_printf_i+0xfc>
 800e6e6:	6823      	ldr	r3, [r4, #0]
 800e6e8:	f043 0320 	orr.w	r3, r3, #32
 800e6ec:	6023      	str	r3, [r4, #0]
 800e6ee:	2378      	movs	r3, #120	; 0x78
 800e6f0:	4828      	ldr	r0, [pc, #160]	; (800e794 <_printf_i+0x248>)
 800e6f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e6f6:	e7e3      	b.n	800e6c0 <_printf_i+0x174>
 800e6f8:	065e      	lsls	r6, r3, #25
 800e6fa:	bf48      	it	mi
 800e6fc:	b2ad      	uxthmi	r5, r5
 800e6fe:	e7e6      	b.n	800e6ce <_printf_i+0x182>
 800e700:	4616      	mov	r6, r2
 800e702:	e7bb      	b.n	800e67c <_printf_i+0x130>
 800e704:	680b      	ldr	r3, [r1, #0]
 800e706:	6826      	ldr	r6, [r4, #0]
 800e708:	6960      	ldr	r0, [r4, #20]
 800e70a:	1d1d      	adds	r5, r3, #4
 800e70c:	600d      	str	r5, [r1, #0]
 800e70e:	0635      	lsls	r5, r6, #24
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	d501      	bpl.n	800e718 <_printf_i+0x1cc>
 800e714:	6018      	str	r0, [r3, #0]
 800e716:	e002      	b.n	800e71e <_printf_i+0x1d2>
 800e718:	0671      	lsls	r1, r6, #25
 800e71a:	d5fb      	bpl.n	800e714 <_printf_i+0x1c8>
 800e71c:	8018      	strh	r0, [r3, #0]
 800e71e:	2300      	movs	r3, #0
 800e720:	6123      	str	r3, [r4, #16]
 800e722:	4616      	mov	r6, r2
 800e724:	e7ba      	b.n	800e69c <_printf_i+0x150>
 800e726:	680b      	ldr	r3, [r1, #0]
 800e728:	1d1a      	adds	r2, r3, #4
 800e72a:	600a      	str	r2, [r1, #0]
 800e72c:	681e      	ldr	r6, [r3, #0]
 800e72e:	6862      	ldr	r2, [r4, #4]
 800e730:	2100      	movs	r1, #0
 800e732:	4630      	mov	r0, r6
 800e734:	f7f1 fd54 	bl	80001e0 <memchr>
 800e738:	b108      	cbz	r0, 800e73e <_printf_i+0x1f2>
 800e73a:	1b80      	subs	r0, r0, r6
 800e73c:	6060      	str	r0, [r4, #4]
 800e73e:	6863      	ldr	r3, [r4, #4]
 800e740:	6123      	str	r3, [r4, #16]
 800e742:	2300      	movs	r3, #0
 800e744:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e748:	e7a8      	b.n	800e69c <_printf_i+0x150>
 800e74a:	6923      	ldr	r3, [r4, #16]
 800e74c:	4632      	mov	r2, r6
 800e74e:	4649      	mov	r1, r9
 800e750:	4640      	mov	r0, r8
 800e752:	47d0      	blx	sl
 800e754:	3001      	adds	r0, #1
 800e756:	d0ab      	beq.n	800e6b0 <_printf_i+0x164>
 800e758:	6823      	ldr	r3, [r4, #0]
 800e75a:	079b      	lsls	r3, r3, #30
 800e75c:	d413      	bmi.n	800e786 <_printf_i+0x23a>
 800e75e:	68e0      	ldr	r0, [r4, #12]
 800e760:	9b03      	ldr	r3, [sp, #12]
 800e762:	4298      	cmp	r0, r3
 800e764:	bfb8      	it	lt
 800e766:	4618      	movlt	r0, r3
 800e768:	e7a4      	b.n	800e6b4 <_printf_i+0x168>
 800e76a:	2301      	movs	r3, #1
 800e76c:	4632      	mov	r2, r6
 800e76e:	4649      	mov	r1, r9
 800e770:	4640      	mov	r0, r8
 800e772:	47d0      	blx	sl
 800e774:	3001      	adds	r0, #1
 800e776:	d09b      	beq.n	800e6b0 <_printf_i+0x164>
 800e778:	3501      	adds	r5, #1
 800e77a:	68e3      	ldr	r3, [r4, #12]
 800e77c:	9903      	ldr	r1, [sp, #12]
 800e77e:	1a5b      	subs	r3, r3, r1
 800e780:	42ab      	cmp	r3, r5
 800e782:	dcf2      	bgt.n	800e76a <_printf_i+0x21e>
 800e784:	e7eb      	b.n	800e75e <_printf_i+0x212>
 800e786:	2500      	movs	r5, #0
 800e788:	f104 0619 	add.w	r6, r4, #25
 800e78c:	e7f5      	b.n	800e77a <_printf_i+0x22e>
 800e78e:	bf00      	nop
 800e790:	080141ce 	.word	0x080141ce
 800e794:	080141df 	.word	0x080141df

0800e798 <_scanf_float>:
 800e798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e79c:	b087      	sub	sp, #28
 800e79e:	4617      	mov	r7, r2
 800e7a0:	9303      	str	r3, [sp, #12]
 800e7a2:	688b      	ldr	r3, [r1, #8]
 800e7a4:	1e5a      	subs	r2, r3, #1
 800e7a6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e7aa:	bf83      	ittte	hi
 800e7ac:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e7b0:	195b      	addhi	r3, r3, r5
 800e7b2:	9302      	strhi	r3, [sp, #8]
 800e7b4:	2300      	movls	r3, #0
 800e7b6:	bf86      	itte	hi
 800e7b8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e7bc:	608b      	strhi	r3, [r1, #8]
 800e7be:	9302      	strls	r3, [sp, #8]
 800e7c0:	680b      	ldr	r3, [r1, #0]
 800e7c2:	468b      	mov	fp, r1
 800e7c4:	2500      	movs	r5, #0
 800e7c6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e7ca:	f84b 3b1c 	str.w	r3, [fp], #28
 800e7ce:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e7d2:	4680      	mov	r8, r0
 800e7d4:	460c      	mov	r4, r1
 800e7d6:	465e      	mov	r6, fp
 800e7d8:	46aa      	mov	sl, r5
 800e7da:	46a9      	mov	r9, r5
 800e7dc:	9501      	str	r5, [sp, #4]
 800e7de:	68a2      	ldr	r2, [r4, #8]
 800e7e0:	b152      	cbz	r2, 800e7f8 <_scanf_float+0x60>
 800e7e2:	683b      	ldr	r3, [r7, #0]
 800e7e4:	781b      	ldrb	r3, [r3, #0]
 800e7e6:	2b4e      	cmp	r3, #78	; 0x4e
 800e7e8:	d864      	bhi.n	800e8b4 <_scanf_float+0x11c>
 800e7ea:	2b40      	cmp	r3, #64	; 0x40
 800e7ec:	d83c      	bhi.n	800e868 <_scanf_float+0xd0>
 800e7ee:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800e7f2:	b2c8      	uxtb	r0, r1
 800e7f4:	280e      	cmp	r0, #14
 800e7f6:	d93a      	bls.n	800e86e <_scanf_float+0xd6>
 800e7f8:	f1b9 0f00 	cmp.w	r9, #0
 800e7fc:	d003      	beq.n	800e806 <_scanf_float+0x6e>
 800e7fe:	6823      	ldr	r3, [r4, #0]
 800e800:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e804:	6023      	str	r3, [r4, #0]
 800e806:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e80a:	f1ba 0f01 	cmp.w	sl, #1
 800e80e:	f200 8113 	bhi.w	800ea38 <_scanf_float+0x2a0>
 800e812:	455e      	cmp	r6, fp
 800e814:	f200 8105 	bhi.w	800ea22 <_scanf_float+0x28a>
 800e818:	2501      	movs	r5, #1
 800e81a:	4628      	mov	r0, r5
 800e81c:	b007      	add	sp, #28
 800e81e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e822:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800e826:	2a0d      	cmp	r2, #13
 800e828:	d8e6      	bhi.n	800e7f8 <_scanf_float+0x60>
 800e82a:	a101      	add	r1, pc, #4	; (adr r1, 800e830 <_scanf_float+0x98>)
 800e82c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e830:	0800e96f 	.word	0x0800e96f
 800e834:	0800e7f9 	.word	0x0800e7f9
 800e838:	0800e7f9 	.word	0x0800e7f9
 800e83c:	0800e7f9 	.word	0x0800e7f9
 800e840:	0800e9cf 	.word	0x0800e9cf
 800e844:	0800e9a7 	.word	0x0800e9a7
 800e848:	0800e7f9 	.word	0x0800e7f9
 800e84c:	0800e7f9 	.word	0x0800e7f9
 800e850:	0800e97d 	.word	0x0800e97d
 800e854:	0800e7f9 	.word	0x0800e7f9
 800e858:	0800e7f9 	.word	0x0800e7f9
 800e85c:	0800e7f9 	.word	0x0800e7f9
 800e860:	0800e7f9 	.word	0x0800e7f9
 800e864:	0800e935 	.word	0x0800e935
 800e868:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800e86c:	e7db      	b.n	800e826 <_scanf_float+0x8e>
 800e86e:	290e      	cmp	r1, #14
 800e870:	d8c2      	bhi.n	800e7f8 <_scanf_float+0x60>
 800e872:	a001      	add	r0, pc, #4	; (adr r0, 800e878 <_scanf_float+0xe0>)
 800e874:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e878:	0800e927 	.word	0x0800e927
 800e87c:	0800e7f9 	.word	0x0800e7f9
 800e880:	0800e927 	.word	0x0800e927
 800e884:	0800e9bb 	.word	0x0800e9bb
 800e888:	0800e7f9 	.word	0x0800e7f9
 800e88c:	0800e8d5 	.word	0x0800e8d5
 800e890:	0800e911 	.word	0x0800e911
 800e894:	0800e911 	.word	0x0800e911
 800e898:	0800e911 	.word	0x0800e911
 800e89c:	0800e911 	.word	0x0800e911
 800e8a0:	0800e911 	.word	0x0800e911
 800e8a4:	0800e911 	.word	0x0800e911
 800e8a8:	0800e911 	.word	0x0800e911
 800e8ac:	0800e911 	.word	0x0800e911
 800e8b0:	0800e911 	.word	0x0800e911
 800e8b4:	2b6e      	cmp	r3, #110	; 0x6e
 800e8b6:	d809      	bhi.n	800e8cc <_scanf_float+0x134>
 800e8b8:	2b60      	cmp	r3, #96	; 0x60
 800e8ba:	d8b2      	bhi.n	800e822 <_scanf_float+0x8a>
 800e8bc:	2b54      	cmp	r3, #84	; 0x54
 800e8be:	d077      	beq.n	800e9b0 <_scanf_float+0x218>
 800e8c0:	2b59      	cmp	r3, #89	; 0x59
 800e8c2:	d199      	bne.n	800e7f8 <_scanf_float+0x60>
 800e8c4:	2d07      	cmp	r5, #7
 800e8c6:	d197      	bne.n	800e7f8 <_scanf_float+0x60>
 800e8c8:	2508      	movs	r5, #8
 800e8ca:	e029      	b.n	800e920 <_scanf_float+0x188>
 800e8cc:	2b74      	cmp	r3, #116	; 0x74
 800e8ce:	d06f      	beq.n	800e9b0 <_scanf_float+0x218>
 800e8d0:	2b79      	cmp	r3, #121	; 0x79
 800e8d2:	e7f6      	b.n	800e8c2 <_scanf_float+0x12a>
 800e8d4:	6821      	ldr	r1, [r4, #0]
 800e8d6:	05c8      	lsls	r0, r1, #23
 800e8d8:	d51a      	bpl.n	800e910 <_scanf_float+0x178>
 800e8da:	9b02      	ldr	r3, [sp, #8]
 800e8dc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e8e0:	6021      	str	r1, [r4, #0]
 800e8e2:	f109 0901 	add.w	r9, r9, #1
 800e8e6:	b11b      	cbz	r3, 800e8f0 <_scanf_float+0x158>
 800e8e8:	3b01      	subs	r3, #1
 800e8ea:	3201      	adds	r2, #1
 800e8ec:	9302      	str	r3, [sp, #8]
 800e8ee:	60a2      	str	r2, [r4, #8]
 800e8f0:	68a3      	ldr	r3, [r4, #8]
 800e8f2:	3b01      	subs	r3, #1
 800e8f4:	60a3      	str	r3, [r4, #8]
 800e8f6:	6923      	ldr	r3, [r4, #16]
 800e8f8:	3301      	adds	r3, #1
 800e8fa:	6123      	str	r3, [r4, #16]
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	3b01      	subs	r3, #1
 800e900:	2b00      	cmp	r3, #0
 800e902:	607b      	str	r3, [r7, #4]
 800e904:	f340 8084 	ble.w	800ea10 <_scanf_float+0x278>
 800e908:	683b      	ldr	r3, [r7, #0]
 800e90a:	3301      	adds	r3, #1
 800e90c:	603b      	str	r3, [r7, #0]
 800e90e:	e766      	b.n	800e7de <_scanf_float+0x46>
 800e910:	eb1a 0f05 	cmn.w	sl, r5
 800e914:	f47f af70 	bne.w	800e7f8 <_scanf_float+0x60>
 800e918:	6822      	ldr	r2, [r4, #0]
 800e91a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800e91e:	6022      	str	r2, [r4, #0]
 800e920:	f806 3b01 	strb.w	r3, [r6], #1
 800e924:	e7e4      	b.n	800e8f0 <_scanf_float+0x158>
 800e926:	6822      	ldr	r2, [r4, #0]
 800e928:	0610      	lsls	r0, r2, #24
 800e92a:	f57f af65 	bpl.w	800e7f8 <_scanf_float+0x60>
 800e92e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e932:	e7f4      	b.n	800e91e <_scanf_float+0x186>
 800e934:	f1ba 0f00 	cmp.w	sl, #0
 800e938:	d10e      	bne.n	800e958 <_scanf_float+0x1c0>
 800e93a:	f1b9 0f00 	cmp.w	r9, #0
 800e93e:	d10e      	bne.n	800e95e <_scanf_float+0x1c6>
 800e940:	6822      	ldr	r2, [r4, #0]
 800e942:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e946:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e94a:	d108      	bne.n	800e95e <_scanf_float+0x1c6>
 800e94c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e950:	6022      	str	r2, [r4, #0]
 800e952:	f04f 0a01 	mov.w	sl, #1
 800e956:	e7e3      	b.n	800e920 <_scanf_float+0x188>
 800e958:	f1ba 0f02 	cmp.w	sl, #2
 800e95c:	d055      	beq.n	800ea0a <_scanf_float+0x272>
 800e95e:	2d01      	cmp	r5, #1
 800e960:	d002      	beq.n	800e968 <_scanf_float+0x1d0>
 800e962:	2d04      	cmp	r5, #4
 800e964:	f47f af48 	bne.w	800e7f8 <_scanf_float+0x60>
 800e968:	3501      	adds	r5, #1
 800e96a:	b2ed      	uxtb	r5, r5
 800e96c:	e7d8      	b.n	800e920 <_scanf_float+0x188>
 800e96e:	f1ba 0f01 	cmp.w	sl, #1
 800e972:	f47f af41 	bne.w	800e7f8 <_scanf_float+0x60>
 800e976:	f04f 0a02 	mov.w	sl, #2
 800e97a:	e7d1      	b.n	800e920 <_scanf_float+0x188>
 800e97c:	b97d      	cbnz	r5, 800e99e <_scanf_float+0x206>
 800e97e:	f1b9 0f00 	cmp.w	r9, #0
 800e982:	f47f af3c 	bne.w	800e7fe <_scanf_float+0x66>
 800e986:	6822      	ldr	r2, [r4, #0]
 800e988:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e98c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e990:	f47f af39 	bne.w	800e806 <_scanf_float+0x6e>
 800e994:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e998:	6022      	str	r2, [r4, #0]
 800e99a:	2501      	movs	r5, #1
 800e99c:	e7c0      	b.n	800e920 <_scanf_float+0x188>
 800e99e:	2d03      	cmp	r5, #3
 800e9a0:	d0e2      	beq.n	800e968 <_scanf_float+0x1d0>
 800e9a2:	2d05      	cmp	r5, #5
 800e9a4:	e7de      	b.n	800e964 <_scanf_float+0x1cc>
 800e9a6:	2d02      	cmp	r5, #2
 800e9a8:	f47f af26 	bne.w	800e7f8 <_scanf_float+0x60>
 800e9ac:	2503      	movs	r5, #3
 800e9ae:	e7b7      	b.n	800e920 <_scanf_float+0x188>
 800e9b0:	2d06      	cmp	r5, #6
 800e9b2:	f47f af21 	bne.w	800e7f8 <_scanf_float+0x60>
 800e9b6:	2507      	movs	r5, #7
 800e9b8:	e7b2      	b.n	800e920 <_scanf_float+0x188>
 800e9ba:	6822      	ldr	r2, [r4, #0]
 800e9bc:	0591      	lsls	r1, r2, #22
 800e9be:	f57f af1b 	bpl.w	800e7f8 <_scanf_float+0x60>
 800e9c2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800e9c6:	6022      	str	r2, [r4, #0]
 800e9c8:	f8cd 9004 	str.w	r9, [sp, #4]
 800e9cc:	e7a8      	b.n	800e920 <_scanf_float+0x188>
 800e9ce:	6822      	ldr	r2, [r4, #0]
 800e9d0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800e9d4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e9d8:	d006      	beq.n	800e9e8 <_scanf_float+0x250>
 800e9da:	0550      	lsls	r0, r2, #21
 800e9dc:	f57f af0c 	bpl.w	800e7f8 <_scanf_float+0x60>
 800e9e0:	f1b9 0f00 	cmp.w	r9, #0
 800e9e4:	f43f af0f 	beq.w	800e806 <_scanf_float+0x6e>
 800e9e8:	0591      	lsls	r1, r2, #22
 800e9ea:	bf58      	it	pl
 800e9ec:	9901      	ldrpl	r1, [sp, #4]
 800e9ee:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e9f2:	bf58      	it	pl
 800e9f4:	eba9 0101 	subpl.w	r1, r9, r1
 800e9f8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800e9fc:	bf58      	it	pl
 800e9fe:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ea02:	6022      	str	r2, [r4, #0]
 800ea04:	f04f 0900 	mov.w	r9, #0
 800ea08:	e78a      	b.n	800e920 <_scanf_float+0x188>
 800ea0a:	f04f 0a03 	mov.w	sl, #3
 800ea0e:	e787      	b.n	800e920 <_scanf_float+0x188>
 800ea10:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ea14:	4639      	mov	r1, r7
 800ea16:	4640      	mov	r0, r8
 800ea18:	4798      	blx	r3
 800ea1a:	2800      	cmp	r0, #0
 800ea1c:	f43f aedf 	beq.w	800e7de <_scanf_float+0x46>
 800ea20:	e6ea      	b.n	800e7f8 <_scanf_float+0x60>
 800ea22:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ea2a:	463a      	mov	r2, r7
 800ea2c:	4640      	mov	r0, r8
 800ea2e:	4798      	blx	r3
 800ea30:	6923      	ldr	r3, [r4, #16]
 800ea32:	3b01      	subs	r3, #1
 800ea34:	6123      	str	r3, [r4, #16]
 800ea36:	e6ec      	b.n	800e812 <_scanf_float+0x7a>
 800ea38:	1e6b      	subs	r3, r5, #1
 800ea3a:	2b06      	cmp	r3, #6
 800ea3c:	d825      	bhi.n	800ea8a <_scanf_float+0x2f2>
 800ea3e:	2d02      	cmp	r5, #2
 800ea40:	d836      	bhi.n	800eab0 <_scanf_float+0x318>
 800ea42:	455e      	cmp	r6, fp
 800ea44:	f67f aee8 	bls.w	800e818 <_scanf_float+0x80>
 800ea48:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea4c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ea50:	463a      	mov	r2, r7
 800ea52:	4640      	mov	r0, r8
 800ea54:	4798      	blx	r3
 800ea56:	6923      	ldr	r3, [r4, #16]
 800ea58:	3b01      	subs	r3, #1
 800ea5a:	6123      	str	r3, [r4, #16]
 800ea5c:	e7f1      	b.n	800ea42 <_scanf_float+0x2aa>
 800ea5e:	9802      	ldr	r0, [sp, #8]
 800ea60:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea64:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800ea68:	9002      	str	r0, [sp, #8]
 800ea6a:	463a      	mov	r2, r7
 800ea6c:	4640      	mov	r0, r8
 800ea6e:	4798      	blx	r3
 800ea70:	6923      	ldr	r3, [r4, #16]
 800ea72:	3b01      	subs	r3, #1
 800ea74:	6123      	str	r3, [r4, #16]
 800ea76:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ea7a:	fa5f fa8a 	uxtb.w	sl, sl
 800ea7e:	f1ba 0f02 	cmp.w	sl, #2
 800ea82:	d1ec      	bne.n	800ea5e <_scanf_float+0x2c6>
 800ea84:	3d03      	subs	r5, #3
 800ea86:	b2ed      	uxtb	r5, r5
 800ea88:	1b76      	subs	r6, r6, r5
 800ea8a:	6823      	ldr	r3, [r4, #0]
 800ea8c:	05da      	lsls	r2, r3, #23
 800ea8e:	d52f      	bpl.n	800eaf0 <_scanf_float+0x358>
 800ea90:	055b      	lsls	r3, r3, #21
 800ea92:	d510      	bpl.n	800eab6 <_scanf_float+0x31e>
 800ea94:	455e      	cmp	r6, fp
 800ea96:	f67f aebf 	bls.w	800e818 <_scanf_float+0x80>
 800ea9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800eaa2:	463a      	mov	r2, r7
 800eaa4:	4640      	mov	r0, r8
 800eaa6:	4798      	blx	r3
 800eaa8:	6923      	ldr	r3, [r4, #16]
 800eaaa:	3b01      	subs	r3, #1
 800eaac:	6123      	str	r3, [r4, #16]
 800eaae:	e7f1      	b.n	800ea94 <_scanf_float+0x2fc>
 800eab0:	46aa      	mov	sl, r5
 800eab2:	9602      	str	r6, [sp, #8]
 800eab4:	e7df      	b.n	800ea76 <_scanf_float+0x2de>
 800eab6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800eaba:	6923      	ldr	r3, [r4, #16]
 800eabc:	2965      	cmp	r1, #101	; 0x65
 800eabe:	f103 33ff 	add.w	r3, r3, #4294967295
 800eac2:	f106 35ff 	add.w	r5, r6, #4294967295
 800eac6:	6123      	str	r3, [r4, #16]
 800eac8:	d00c      	beq.n	800eae4 <_scanf_float+0x34c>
 800eaca:	2945      	cmp	r1, #69	; 0x45
 800eacc:	d00a      	beq.n	800eae4 <_scanf_float+0x34c>
 800eace:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ead2:	463a      	mov	r2, r7
 800ead4:	4640      	mov	r0, r8
 800ead6:	4798      	blx	r3
 800ead8:	6923      	ldr	r3, [r4, #16]
 800eada:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800eade:	3b01      	subs	r3, #1
 800eae0:	1eb5      	subs	r5, r6, #2
 800eae2:	6123      	str	r3, [r4, #16]
 800eae4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800eae8:	463a      	mov	r2, r7
 800eaea:	4640      	mov	r0, r8
 800eaec:	4798      	blx	r3
 800eaee:	462e      	mov	r6, r5
 800eaf0:	6825      	ldr	r5, [r4, #0]
 800eaf2:	f015 0510 	ands.w	r5, r5, #16
 800eaf6:	d158      	bne.n	800ebaa <_scanf_float+0x412>
 800eaf8:	7035      	strb	r5, [r6, #0]
 800eafa:	6823      	ldr	r3, [r4, #0]
 800eafc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800eb00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eb04:	d11c      	bne.n	800eb40 <_scanf_float+0x3a8>
 800eb06:	9b01      	ldr	r3, [sp, #4]
 800eb08:	454b      	cmp	r3, r9
 800eb0a:	eba3 0209 	sub.w	r2, r3, r9
 800eb0e:	d124      	bne.n	800eb5a <_scanf_float+0x3c2>
 800eb10:	2200      	movs	r2, #0
 800eb12:	4659      	mov	r1, fp
 800eb14:	4640      	mov	r0, r8
 800eb16:	f000 ff59 	bl	800f9cc <_strtod_r>
 800eb1a:	9b03      	ldr	r3, [sp, #12]
 800eb1c:	6821      	ldr	r1, [r4, #0]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	f011 0f02 	tst.w	r1, #2
 800eb24:	ec57 6b10 	vmov	r6, r7, d0
 800eb28:	f103 0204 	add.w	r2, r3, #4
 800eb2c:	d020      	beq.n	800eb70 <_scanf_float+0x3d8>
 800eb2e:	9903      	ldr	r1, [sp, #12]
 800eb30:	600a      	str	r2, [r1, #0]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	e9c3 6700 	strd	r6, r7, [r3]
 800eb38:	68e3      	ldr	r3, [r4, #12]
 800eb3a:	3301      	adds	r3, #1
 800eb3c:	60e3      	str	r3, [r4, #12]
 800eb3e:	e66c      	b.n	800e81a <_scanf_float+0x82>
 800eb40:	9b04      	ldr	r3, [sp, #16]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d0e4      	beq.n	800eb10 <_scanf_float+0x378>
 800eb46:	9905      	ldr	r1, [sp, #20]
 800eb48:	230a      	movs	r3, #10
 800eb4a:	462a      	mov	r2, r5
 800eb4c:	3101      	adds	r1, #1
 800eb4e:	4640      	mov	r0, r8
 800eb50:	f000 ffc6 	bl	800fae0 <_strtol_r>
 800eb54:	9b04      	ldr	r3, [sp, #16]
 800eb56:	9e05      	ldr	r6, [sp, #20]
 800eb58:	1ac2      	subs	r2, r0, r3
 800eb5a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800eb5e:	429e      	cmp	r6, r3
 800eb60:	bf28      	it	cs
 800eb62:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800eb66:	4912      	ldr	r1, [pc, #72]	; (800ebb0 <_scanf_float+0x418>)
 800eb68:	4630      	mov	r0, r6
 800eb6a:	f000 f8a5 	bl	800ecb8 <siprintf>
 800eb6e:	e7cf      	b.n	800eb10 <_scanf_float+0x378>
 800eb70:	f011 0f04 	tst.w	r1, #4
 800eb74:	9903      	ldr	r1, [sp, #12]
 800eb76:	600a      	str	r2, [r1, #0]
 800eb78:	d1db      	bne.n	800eb32 <_scanf_float+0x39a>
 800eb7a:	f8d3 8000 	ldr.w	r8, [r3]
 800eb7e:	ee10 2a10 	vmov	r2, s0
 800eb82:	ee10 0a10 	vmov	r0, s0
 800eb86:	463b      	mov	r3, r7
 800eb88:	4639      	mov	r1, r7
 800eb8a:	f7f1 ffcf 	bl	8000b2c <__aeabi_dcmpun>
 800eb8e:	b128      	cbz	r0, 800eb9c <_scanf_float+0x404>
 800eb90:	4808      	ldr	r0, [pc, #32]	; (800ebb4 <_scanf_float+0x41c>)
 800eb92:	f000 f88b 	bl	800ecac <nanf>
 800eb96:	ed88 0a00 	vstr	s0, [r8]
 800eb9a:	e7cd      	b.n	800eb38 <_scanf_float+0x3a0>
 800eb9c:	4630      	mov	r0, r6
 800eb9e:	4639      	mov	r1, r7
 800eba0:	f7f2 f822 	bl	8000be8 <__aeabi_d2f>
 800eba4:	f8c8 0000 	str.w	r0, [r8]
 800eba8:	e7c6      	b.n	800eb38 <_scanf_float+0x3a0>
 800ebaa:	2500      	movs	r5, #0
 800ebac:	e635      	b.n	800e81a <_scanf_float+0x82>
 800ebae:	bf00      	nop
 800ebb0:	080141f0 	.word	0x080141f0
 800ebb4:	08014608 	.word	0x08014608

0800ebb8 <cleanup_glue>:
 800ebb8:	b538      	push	{r3, r4, r5, lr}
 800ebba:	460c      	mov	r4, r1
 800ebbc:	6809      	ldr	r1, [r1, #0]
 800ebbe:	4605      	mov	r5, r0
 800ebc0:	b109      	cbz	r1, 800ebc6 <cleanup_glue+0xe>
 800ebc2:	f7ff fff9 	bl	800ebb8 <cleanup_glue>
 800ebc6:	4621      	mov	r1, r4
 800ebc8:	4628      	mov	r0, r5
 800ebca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ebce:	f002 bf5b 	b.w	8011a88 <_free_r>
	...

0800ebd4 <_reclaim_reent>:
 800ebd4:	4b2c      	ldr	r3, [pc, #176]	; (800ec88 <_reclaim_reent+0xb4>)
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	4283      	cmp	r3, r0
 800ebda:	b570      	push	{r4, r5, r6, lr}
 800ebdc:	4604      	mov	r4, r0
 800ebde:	d051      	beq.n	800ec84 <_reclaim_reent+0xb0>
 800ebe0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800ebe2:	b143      	cbz	r3, 800ebf6 <_reclaim_reent+0x22>
 800ebe4:	68db      	ldr	r3, [r3, #12]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d14a      	bne.n	800ec80 <_reclaim_reent+0xac>
 800ebea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ebec:	6819      	ldr	r1, [r3, #0]
 800ebee:	b111      	cbz	r1, 800ebf6 <_reclaim_reent+0x22>
 800ebf0:	4620      	mov	r0, r4
 800ebf2:	f002 ff49 	bl	8011a88 <_free_r>
 800ebf6:	6961      	ldr	r1, [r4, #20]
 800ebf8:	b111      	cbz	r1, 800ec00 <_reclaim_reent+0x2c>
 800ebfa:	4620      	mov	r0, r4
 800ebfc:	f002 ff44 	bl	8011a88 <_free_r>
 800ec00:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ec02:	b111      	cbz	r1, 800ec0a <_reclaim_reent+0x36>
 800ec04:	4620      	mov	r0, r4
 800ec06:	f002 ff3f 	bl	8011a88 <_free_r>
 800ec0a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ec0c:	b111      	cbz	r1, 800ec14 <_reclaim_reent+0x40>
 800ec0e:	4620      	mov	r0, r4
 800ec10:	f002 ff3a 	bl	8011a88 <_free_r>
 800ec14:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ec16:	b111      	cbz	r1, 800ec1e <_reclaim_reent+0x4a>
 800ec18:	4620      	mov	r0, r4
 800ec1a:	f002 ff35 	bl	8011a88 <_free_r>
 800ec1e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ec20:	b111      	cbz	r1, 800ec28 <_reclaim_reent+0x54>
 800ec22:	4620      	mov	r0, r4
 800ec24:	f002 ff30 	bl	8011a88 <_free_r>
 800ec28:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800ec2a:	b111      	cbz	r1, 800ec32 <_reclaim_reent+0x5e>
 800ec2c:	4620      	mov	r0, r4
 800ec2e:	f002 ff2b 	bl	8011a88 <_free_r>
 800ec32:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800ec34:	b111      	cbz	r1, 800ec3c <_reclaim_reent+0x68>
 800ec36:	4620      	mov	r0, r4
 800ec38:	f002 ff26 	bl	8011a88 <_free_r>
 800ec3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ec3e:	b111      	cbz	r1, 800ec46 <_reclaim_reent+0x72>
 800ec40:	4620      	mov	r0, r4
 800ec42:	f002 ff21 	bl	8011a88 <_free_r>
 800ec46:	69a3      	ldr	r3, [r4, #24]
 800ec48:	b1e3      	cbz	r3, 800ec84 <_reclaim_reent+0xb0>
 800ec4a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ec4c:	4620      	mov	r0, r4
 800ec4e:	4798      	blx	r3
 800ec50:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ec52:	b1b9      	cbz	r1, 800ec84 <_reclaim_reent+0xb0>
 800ec54:	4620      	mov	r0, r4
 800ec56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ec5a:	f7ff bfad 	b.w	800ebb8 <cleanup_glue>
 800ec5e:	5949      	ldr	r1, [r1, r5]
 800ec60:	b941      	cbnz	r1, 800ec74 <_reclaim_reent+0xa0>
 800ec62:	3504      	adds	r5, #4
 800ec64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec66:	2d80      	cmp	r5, #128	; 0x80
 800ec68:	68d9      	ldr	r1, [r3, #12]
 800ec6a:	d1f8      	bne.n	800ec5e <_reclaim_reent+0x8a>
 800ec6c:	4620      	mov	r0, r4
 800ec6e:	f002 ff0b 	bl	8011a88 <_free_r>
 800ec72:	e7ba      	b.n	800ebea <_reclaim_reent+0x16>
 800ec74:	680e      	ldr	r6, [r1, #0]
 800ec76:	4620      	mov	r0, r4
 800ec78:	f002 ff06 	bl	8011a88 <_free_r>
 800ec7c:	4631      	mov	r1, r6
 800ec7e:	e7ef      	b.n	800ec60 <_reclaim_reent+0x8c>
 800ec80:	2500      	movs	r5, #0
 800ec82:	e7ef      	b.n	800ec64 <_reclaim_reent+0x90>
 800ec84:	bd70      	pop	{r4, r5, r6, pc}
 800ec86:	bf00      	nop
 800ec88:	20000048 	.word	0x20000048

0800ec8c <_sbrk_r>:
 800ec8c:	b538      	push	{r3, r4, r5, lr}
 800ec8e:	4d06      	ldr	r5, [pc, #24]	; (800eca8 <_sbrk_r+0x1c>)
 800ec90:	2300      	movs	r3, #0
 800ec92:	4604      	mov	r4, r0
 800ec94:	4608      	mov	r0, r1
 800ec96:	602b      	str	r3, [r5, #0]
 800ec98:	f7f5 ff14 	bl	8004ac4 <_sbrk>
 800ec9c:	1c43      	adds	r3, r0, #1
 800ec9e:	d102      	bne.n	800eca6 <_sbrk_r+0x1a>
 800eca0:	682b      	ldr	r3, [r5, #0]
 800eca2:	b103      	cbz	r3, 800eca6 <_sbrk_r+0x1a>
 800eca4:	6023      	str	r3, [r4, #0]
 800eca6:	bd38      	pop	{r3, r4, r5, pc}
 800eca8:	200063e4 	.word	0x200063e4

0800ecac <nanf>:
 800ecac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ecb4 <nanf+0x8>
 800ecb0:	4770      	bx	lr
 800ecb2:	bf00      	nop
 800ecb4:	7fc00000 	.word	0x7fc00000

0800ecb8 <siprintf>:
 800ecb8:	b40e      	push	{r1, r2, r3}
 800ecba:	b500      	push	{lr}
 800ecbc:	b09c      	sub	sp, #112	; 0x70
 800ecbe:	ab1d      	add	r3, sp, #116	; 0x74
 800ecc0:	9002      	str	r0, [sp, #8]
 800ecc2:	9006      	str	r0, [sp, #24]
 800ecc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ecc8:	4809      	ldr	r0, [pc, #36]	; (800ecf0 <siprintf+0x38>)
 800ecca:	9107      	str	r1, [sp, #28]
 800eccc:	9104      	str	r1, [sp, #16]
 800ecce:	4909      	ldr	r1, [pc, #36]	; (800ecf4 <siprintf+0x3c>)
 800ecd0:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecd4:	9105      	str	r1, [sp, #20]
 800ecd6:	6800      	ldr	r0, [r0, #0]
 800ecd8:	9301      	str	r3, [sp, #4]
 800ecda:	a902      	add	r1, sp, #8
 800ecdc:	f002 ff80 	bl	8011be0 <_svfiprintf_r>
 800ece0:	9b02      	ldr	r3, [sp, #8]
 800ece2:	2200      	movs	r2, #0
 800ece4:	701a      	strb	r2, [r3, #0]
 800ece6:	b01c      	add	sp, #112	; 0x70
 800ece8:	f85d eb04 	ldr.w	lr, [sp], #4
 800ecec:	b003      	add	sp, #12
 800ecee:	4770      	bx	lr
 800ecf0:	20000048 	.word	0x20000048
 800ecf4:	ffff0208 	.word	0xffff0208

0800ecf8 <__sread>:
 800ecf8:	b510      	push	{r4, lr}
 800ecfa:	460c      	mov	r4, r1
 800ecfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed00:	f003 f86e 	bl	8011de0 <_read_r>
 800ed04:	2800      	cmp	r0, #0
 800ed06:	bfab      	itete	ge
 800ed08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ed0a:	89a3      	ldrhlt	r3, [r4, #12]
 800ed0c:	181b      	addge	r3, r3, r0
 800ed0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ed12:	bfac      	ite	ge
 800ed14:	6563      	strge	r3, [r4, #84]	; 0x54
 800ed16:	81a3      	strhlt	r3, [r4, #12]
 800ed18:	bd10      	pop	{r4, pc}

0800ed1a <__swrite>:
 800ed1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed1e:	461f      	mov	r7, r3
 800ed20:	898b      	ldrh	r3, [r1, #12]
 800ed22:	05db      	lsls	r3, r3, #23
 800ed24:	4605      	mov	r5, r0
 800ed26:	460c      	mov	r4, r1
 800ed28:	4616      	mov	r6, r2
 800ed2a:	d505      	bpl.n	800ed38 <__swrite+0x1e>
 800ed2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed30:	2302      	movs	r3, #2
 800ed32:	2200      	movs	r2, #0
 800ed34:	f002 f9a6 	bl	8011084 <_lseek_r>
 800ed38:	89a3      	ldrh	r3, [r4, #12]
 800ed3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ed42:	81a3      	strh	r3, [r4, #12]
 800ed44:	4632      	mov	r2, r6
 800ed46:	463b      	mov	r3, r7
 800ed48:	4628      	mov	r0, r5
 800ed4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ed4e:	f000 bec9 	b.w	800fae4 <_write_r>

0800ed52 <__sseek>:
 800ed52:	b510      	push	{r4, lr}
 800ed54:	460c      	mov	r4, r1
 800ed56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed5a:	f002 f993 	bl	8011084 <_lseek_r>
 800ed5e:	1c43      	adds	r3, r0, #1
 800ed60:	89a3      	ldrh	r3, [r4, #12]
 800ed62:	bf15      	itete	ne
 800ed64:	6560      	strne	r0, [r4, #84]	; 0x54
 800ed66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ed6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ed6e:	81a3      	strheq	r3, [r4, #12]
 800ed70:	bf18      	it	ne
 800ed72:	81a3      	strhne	r3, [r4, #12]
 800ed74:	bd10      	pop	{r4, pc}

0800ed76 <__sclose>:
 800ed76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed7a:	f000 bec5 	b.w	800fb08 <_close_r>

0800ed7e <sulp>:
 800ed7e:	b570      	push	{r4, r5, r6, lr}
 800ed80:	4604      	mov	r4, r0
 800ed82:	460d      	mov	r5, r1
 800ed84:	ec45 4b10 	vmov	d0, r4, r5
 800ed88:	4616      	mov	r6, r2
 800ed8a:	f002 fd1f 	bl	80117cc <__ulp>
 800ed8e:	ec51 0b10 	vmov	r0, r1, d0
 800ed92:	b17e      	cbz	r6, 800edb4 <sulp+0x36>
 800ed94:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ed98:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	dd09      	ble.n	800edb4 <sulp+0x36>
 800eda0:	051b      	lsls	r3, r3, #20
 800eda2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800eda6:	2400      	movs	r4, #0
 800eda8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800edac:	4622      	mov	r2, r4
 800edae:	462b      	mov	r3, r5
 800edb0:	f7f1 fc22 	bl	80005f8 <__aeabi_dmul>
 800edb4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800edb8 <_strtod_l>:
 800edb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edbc:	b0a3      	sub	sp, #140	; 0x8c
 800edbe:	461f      	mov	r7, r3
 800edc0:	2300      	movs	r3, #0
 800edc2:	931e      	str	r3, [sp, #120]	; 0x78
 800edc4:	4ba4      	ldr	r3, [pc, #656]	; (800f058 <_strtod_l+0x2a0>)
 800edc6:	9219      	str	r2, [sp, #100]	; 0x64
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	9307      	str	r3, [sp, #28]
 800edcc:	4604      	mov	r4, r0
 800edce:	4618      	mov	r0, r3
 800edd0:	4688      	mov	r8, r1
 800edd2:	f7f1 f9fd 	bl	80001d0 <strlen>
 800edd6:	f04f 0a00 	mov.w	sl, #0
 800edda:	4605      	mov	r5, r0
 800eddc:	f04f 0b00 	mov.w	fp, #0
 800ede0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800ede4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ede6:	781a      	ldrb	r2, [r3, #0]
 800ede8:	2a2b      	cmp	r2, #43	; 0x2b
 800edea:	d04c      	beq.n	800ee86 <_strtod_l+0xce>
 800edec:	d839      	bhi.n	800ee62 <_strtod_l+0xaa>
 800edee:	2a0d      	cmp	r2, #13
 800edf0:	d832      	bhi.n	800ee58 <_strtod_l+0xa0>
 800edf2:	2a08      	cmp	r2, #8
 800edf4:	d832      	bhi.n	800ee5c <_strtod_l+0xa4>
 800edf6:	2a00      	cmp	r2, #0
 800edf8:	d03c      	beq.n	800ee74 <_strtod_l+0xbc>
 800edfa:	2300      	movs	r3, #0
 800edfc:	930e      	str	r3, [sp, #56]	; 0x38
 800edfe:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800ee00:	7833      	ldrb	r3, [r6, #0]
 800ee02:	2b30      	cmp	r3, #48	; 0x30
 800ee04:	f040 80b4 	bne.w	800ef70 <_strtod_l+0x1b8>
 800ee08:	7873      	ldrb	r3, [r6, #1]
 800ee0a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ee0e:	2b58      	cmp	r3, #88	; 0x58
 800ee10:	d16c      	bne.n	800eeec <_strtod_l+0x134>
 800ee12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ee14:	9301      	str	r3, [sp, #4]
 800ee16:	ab1e      	add	r3, sp, #120	; 0x78
 800ee18:	9702      	str	r7, [sp, #8]
 800ee1a:	9300      	str	r3, [sp, #0]
 800ee1c:	4a8f      	ldr	r2, [pc, #572]	; (800f05c <_strtod_l+0x2a4>)
 800ee1e:	ab1f      	add	r3, sp, #124	; 0x7c
 800ee20:	a91d      	add	r1, sp, #116	; 0x74
 800ee22:	4620      	mov	r0, r4
 800ee24:	f001 fe22 	bl	8010a6c <__gethex>
 800ee28:	f010 0707 	ands.w	r7, r0, #7
 800ee2c:	4605      	mov	r5, r0
 800ee2e:	d005      	beq.n	800ee3c <_strtod_l+0x84>
 800ee30:	2f06      	cmp	r7, #6
 800ee32:	d12a      	bne.n	800ee8a <_strtod_l+0xd2>
 800ee34:	3601      	adds	r6, #1
 800ee36:	2300      	movs	r3, #0
 800ee38:	961d      	str	r6, [sp, #116]	; 0x74
 800ee3a:	930e      	str	r3, [sp, #56]	; 0x38
 800ee3c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	f040 8596 	bne.w	800f970 <_strtod_l+0xbb8>
 800ee44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ee46:	b1db      	cbz	r3, 800ee80 <_strtod_l+0xc8>
 800ee48:	4652      	mov	r2, sl
 800ee4a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ee4e:	ec43 2b10 	vmov	d0, r2, r3
 800ee52:	b023      	add	sp, #140	; 0x8c
 800ee54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee58:	2a20      	cmp	r2, #32
 800ee5a:	d1ce      	bne.n	800edfa <_strtod_l+0x42>
 800ee5c:	3301      	adds	r3, #1
 800ee5e:	931d      	str	r3, [sp, #116]	; 0x74
 800ee60:	e7c0      	b.n	800ede4 <_strtod_l+0x2c>
 800ee62:	2a2d      	cmp	r2, #45	; 0x2d
 800ee64:	d1c9      	bne.n	800edfa <_strtod_l+0x42>
 800ee66:	2201      	movs	r2, #1
 800ee68:	920e      	str	r2, [sp, #56]	; 0x38
 800ee6a:	1c5a      	adds	r2, r3, #1
 800ee6c:	921d      	str	r2, [sp, #116]	; 0x74
 800ee6e:	785b      	ldrb	r3, [r3, #1]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d1c4      	bne.n	800edfe <_strtod_l+0x46>
 800ee74:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ee76:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	f040 8576 	bne.w	800f96c <_strtod_l+0xbb4>
 800ee80:	4652      	mov	r2, sl
 800ee82:	465b      	mov	r3, fp
 800ee84:	e7e3      	b.n	800ee4e <_strtod_l+0x96>
 800ee86:	2200      	movs	r2, #0
 800ee88:	e7ee      	b.n	800ee68 <_strtod_l+0xb0>
 800ee8a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ee8c:	b13a      	cbz	r2, 800ee9e <_strtod_l+0xe6>
 800ee8e:	2135      	movs	r1, #53	; 0x35
 800ee90:	a820      	add	r0, sp, #128	; 0x80
 800ee92:	f002 fda6 	bl	80119e2 <__copybits>
 800ee96:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ee98:	4620      	mov	r0, r4
 800ee9a:	f002 f96b 	bl	8011174 <_Bfree>
 800ee9e:	3f01      	subs	r7, #1
 800eea0:	2f05      	cmp	r7, #5
 800eea2:	d807      	bhi.n	800eeb4 <_strtod_l+0xfc>
 800eea4:	e8df f007 	tbb	[pc, r7]
 800eea8:	1d180b0e 	.word	0x1d180b0e
 800eeac:	030e      	.short	0x030e
 800eeae:	f04f 0b00 	mov.w	fp, #0
 800eeb2:	46da      	mov	sl, fp
 800eeb4:	0728      	lsls	r0, r5, #28
 800eeb6:	d5c1      	bpl.n	800ee3c <_strtod_l+0x84>
 800eeb8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800eebc:	e7be      	b.n	800ee3c <_strtod_l+0x84>
 800eebe:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800eec2:	e7f7      	b.n	800eeb4 <_strtod_l+0xfc>
 800eec4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800eec8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800eeca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800eece:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800eed2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800eed6:	e7ed      	b.n	800eeb4 <_strtod_l+0xfc>
 800eed8:	f8df b184 	ldr.w	fp, [pc, #388]	; 800f060 <_strtod_l+0x2a8>
 800eedc:	f04f 0a00 	mov.w	sl, #0
 800eee0:	e7e8      	b.n	800eeb4 <_strtod_l+0xfc>
 800eee2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800eee6:	f04f 3aff 	mov.w	sl, #4294967295
 800eeea:	e7e3      	b.n	800eeb4 <_strtod_l+0xfc>
 800eeec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eeee:	1c5a      	adds	r2, r3, #1
 800eef0:	921d      	str	r2, [sp, #116]	; 0x74
 800eef2:	785b      	ldrb	r3, [r3, #1]
 800eef4:	2b30      	cmp	r3, #48	; 0x30
 800eef6:	d0f9      	beq.n	800eeec <_strtod_l+0x134>
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d09f      	beq.n	800ee3c <_strtod_l+0x84>
 800eefc:	2301      	movs	r3, #1
 800eefe:	f04f 0900 	mov.w	r9, #0
 800ef02:	9304      	str	r3, [sp, #16]
 800ef04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ef06:	930a      	str	r3, [sp, #40]	; 0x28
 800ef08:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800ef0c:	464f      	mov	r7, r9
 800ef0e:	220a      	movs	r2, #10
 800ef10:	981d      	ldr	r0, [sp, #116]	; 0x74
 800ef12:	7806      	ldrb	r6, [r0, #0]
 800ef14:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800ef18:	b2d9      	uxtb	r1, r3
 800ef1a:	2909      	cmp	r1, #9
 800ef1c:	d92a      	bls.n	800ef74 <_strtod_l+0x1bc>
 800ef1e:	9907      	ldr	r1, [sp, #28]
 800ef20:	462a      	mov	r2, r5
 800ef22:	f002 ff79 	bl	8011e18 <strncmp>
 800ef26:	b398      	cbz	r0, 800ef90 <_strtod_l+0x1d8>
 800ef28:	2000      	movs	r0, #0
 800ef2a:	4633      	mov	r3, r6
 800ef2c:	463d      	mov	r5, r7
 800ef2e:	9007      	str	r0, [sp, #28]
 800ef30:	4602      	mov	r2, r0
 800ef32:	2b65      	cmp	r3, #101	; 0x65
 800ef34:	d001      	beq.n	800ef3a <_strtod_l+0x182>
 800ef36:	2b45      	cmp	r3, #69	; 0x45
 800ef38:	d118      	bne.n	800ef6c <_strtod_l+0x1b4>
 800ef3a:	b91d      	cbnz	r5, 800ef44 <_strtod_l+0x18c>
 800ef3c:	9b04      	ldr	r3, [sp, #16]
 800ef3e:	4303      	orrs	r3, r0
 800ef40:	d098      	beq.n	800ee74 <_strtod_l+0xbc>
 800ef42:	2500      	movs	r5, #0
 800ef44:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800ef48:	f108 0301 	add.w	r3, r8, #1
 800ef4c:	931d      	str	r3, [sp, #116]	; 0x74
 800ef4e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ef52:	2b2b      	cmp	r3, #43	; 0x2b
 800ef54:	d075      	beq.n	800f042 <_strtod_l+0x28a>
 800ef56:	2b2d      	cmp	r3, #45	; 0x2d
 800ef58:	d07b      	beq.n	800f052 <_strtod_l+0x29a>
 800ef5a:	f04f 0c00 	mov.w	ip, #0
 800ef5e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ef62:	2909      	cmp	r1, #9
 800ef64:	f240 8082 	bls.w	800f06c <_strtod_l+0x2b4>
 800ef68:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800ef6c:	2600      	movs	r6, #0
 800ef6e:	e09d      	b.n	800f0ac <_strtod_l+0x2f4>
 800ef70:	2300      	movs	r3, #0
 800ef72:	e7c4      	b.n	800eefe <_strtod_l+0x146>
 800ef74:	2f08      	cmp	r7, #8
 800ef76:	bfd8      	it	le
 800ef78:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800ef7a:	f100 0001 	add.w	r0, r0, #1
 800ef7e:	bfda      	itte	le
 800ef80:	fb02 3301 	mlale	r3, r2, r1, r3
 800ef84:	9309      	strle	r3, [sp, #36]	; 0x24
 800ef86:	fb02 3909 	mlagt	r9, r2, r9, r3
 800ef8a:	3701      	adds	r7, #1
 800ef8c:	901d      	str	r0, [sp, #116]	; 0x74
 800ef8e:	e7bf      	b.n	800ef10 <_strtod_l+0x158>
 800ef90:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ef92:	195a      	adds	r2, r3, r5
 800ef94:	921d      	str	r2, [sp, #116]	; 0x74
 800ef96:	5d5b      	ldrb	r3, [r3, r5]
 800ef98:	2f00      	cmp	r7, #0
 800ef9a:	d037      	beq.n	800f00c <_strtod_l+0x254>
 800ef9c:	9007      	str	r0, [sp, #28]
 800ef9e:	463d      	mov	r5, r7
 800efa0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800efa4:	2a09      	cmp	r2, #9
 800efa6:	d912      	bls.n	800efce <_strtod_l+0x216>
 800efa8:	2201      	movs	r2, #1
 800efaa:	e7c2      	b.n	800ef32 <_strtod_l+0x17a>
 800efac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800efae:	1c5a      	adds	r2, r3, #1
 800efb0:	921d      	str	r2, [sp, #116]	; 0x74
 800efb2:	785b      	ldrb	r3, [r3, #1]
 800efb4:	3001      	adds	r0, #1
 800efb6:	2b30      	cmp	r3, #48	; 0x30
 800efb8:	d0f8      	beq.n	800efac <_strtod_l+0x1f4>
 800efba:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800efbe:	2a08      	cmp	r2, #8
 800efc0:	f200 84db 	bhi.w	800f97a <_strtod_l+0xbc2>
 800efc4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800efc6:	9007      	str	r0, [sp, #28]
 800efc8:	2000      	movs	r0, #0
 800efca:	920a      	str	r2, [sp, #40]	; 0x28
 800efcc:	4605      	mov	r5, r0
 800efce:	3b30      	subs	r3, #48	; 0x30
 800efd0:	f100 0201 	add.w	r2, r0, #1
 800efd4:	d014      	beq.n	800f000 <_strtod_l+0x248>
 800efd6:	9907      	ldr	r1, [sp, #28]
 800efd8:	4411      	add	r1, r2
 800efda:	9107      	str	r1, [sp, #28]
 800efdc:	462a      	mov	r2, r5
 800efde:	eb00 0e05 	add.w	lr, r0, r5
 800efe2:	210a      	movs	r1, #10
 800efe4:	4572      	cmp	r2, lr
 800efe6:	d113      	bne.n	800f010 <_strtod_l+0x258>
 800efe8:	182a      	adds	r2, r5, r0
 800efea:	2a08      	cmp	r2, #8
 800efec:	f105 0501 	add.w	r5, r5, #1
 800eff0:	4405      	add	r5, r0
 800eff2:	dc1c      	bgt.n	800f02e <_strtod_l+0x276>
 800eff4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eff6:	220a      	movs	r2, #10
 800eff8:	fb02 3301 	mla	r3, r2, r1, r3
 800effc:	9309      	str	r3, [sp, #36]	; 0x24
 800effe:	2200      	movs	r2, #0
 800f000:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f002:	1c59      	adds	r1, r3, #1
 800f004:	911d      	str	r1, [sp, #116]	; 0x74
 800f006:	785b      	ldrb	r3, [r3, #1]
 800f008:	4610      	mov	r0, r2
 800f00a:	e7c9      	b.n	800efa0 <_strtod_l+0x1e8>
 800f00c:	4638      	mov	r0, r7
 800f00e:	e7d2      	b.n	800efb6 <_strtod_l+0x1fe>
 800f010:	2a08      	cmp	r2, #8
 800f012:	dc04      	bgt.n	800f01e <_strtod_l+0x266>
 800f014:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800f016:	434e      	muls	r6, r1
 800f018:	9609      	str	r6, [sp, #36]	; 0x24
 800f01a:	3201      	adds	r2, #1
 800f01c:	e7e2      	b.n	800efe4 <_strtod_l+0x22c>
 800f01e:	f102 0c01 	add.w	ip, r2, #1
 800f022:	f1bc 0f10 	cmp.w	ip, #16
 800f026:	bfd8      	it	le
 800f028:	fb01 f909 	mulle.w	r9, r1, r9
 800f02c:	e7f5      	b.n	800f01a <_strtod_l+0x262>
 800f02e:	2d10      	cmp	r5, #16
 800f030:	bfdc      	itt	le
 800f032:	220a      	movle	r2, #10
 800f034:	fb02 3909 	mlale	r9, r2, r9, r3
 800f038:	e7e1      	b.n	800effe <_strtod_l+0x246>
 800f03a:	2300      	movs	r3, #0
 800f03c:	9307      	str	r3, [sp, #28]
 800f03e:	2201      	movs	r2, #1
 800f040:	e77c      	b.n	800ef3c <_strtod_l+0x184>
 800f042:	f04f 0c00 	mov.w	ip, #0
 800f046:	f108 0302 	add.w	r3, r8, #2
 800f04a:	931d      	str	r3, [sp, #116]	; 0x74
 800f04c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800f050:	e785      	b.n	800ef5e <_strtod_l+0x1a6>
 800f052:	f04f 0c01 	mov.w	ip, #1
 800f056:	e7f6      	b.n	800f046 <_strtod_l+0x28e>
 800f058:	08014448 	.word	0x08014448
 800f05c:	080141f8 	.word	0x080141f8
 800f060:	7ff00000 	.word	0x7ff00000
 800f064:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f066:	1c59      	adds	r1, r3, #1
 800f068:	911d      	str	r1, [sp, #116]	; 0x74
 800f06a:	785b      	ldrb	r3, [r3, #1]
 800f06c:	2b30      	cmp	r3, #48	; 0x30
 800f06e:	d0f9      	beq.n	800f064 <_strtod_l+0x2ac>
 800f070:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800f074:	2908      	cmp	r1, #8
 800f076:	f63f af79 	bhi.w	800ef6c <_strtod_l+0x1b4>
 800f07a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800f07e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f080:	9308      	str	r3, [sp, #32]
 800f082:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f084:	1c59      	adds	r1, r3, #1
 800f086:	911d      	str	r1, [sp, #116]	; 0x74
 800f088:	785b      	ldrb	r3, [r3, #1]
 800f08a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800f08e:	2e09      	cmp	r6, #9
 800f090:	d937      	bls.n	800f102 <_strtod_l+0x34a>
 800f092:	9e08      	ldr	r6, [sp, #32]
 800f094:	1b89      	subs	r1, r1, r6
 800f096:	2908      	cmp	r1, #8
 800f098:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800f09c:	dc02      	bgt.n	800f0a4 <_strtod_l+0x2ec>
 800f09e:	4576      	cmp	r6, lr
 800f0a0:	bfa8      	it	ge
 800f0a2:	4676      	movge	r6, lr
 800f0a4:	f1bc 0f00 	cmp.w	ip, #0
 800f0a8:	d000      	beq.n	800f0ac <_strtod_l+0x2f4>
 800f0aa:	4276      	negs	r6, r6
 800f0ac:	2d00      	cmp	r5, #0
 800f0ae:	d14f      	bne.n	800f150 <_strtod_l+0x398>
 800f0b0:	9904      	ldr	r1, [sp, #16]
 800f0b2:	4301      	orrs	r1, r0
 800f0b4:	f47f aec2 	bne.w	800ee3c <_strtod_l+0x84>
 800f0b8:	2a00      	cmp	r2, #0
 800f0ba:	f47f aedb 	bne.w	800ee74 <_strtod_l+0xbc>
 800f0be:	2b69      	cmp	r3, #105	; 0x69
 800f0c0:	d027      	beq.n	800f112 <_strtod_l+0x35a>
 800f0c2:	dc24      	bgt.n	800f10e <_strtod_l+0x356>
 800f0c4:	2b49      	cmp	r3, #73	; 0x49
 800f0c6:	d024      	beq.n	800f112 <_strtod_l+0x35a>
 800f0c8:	2b4e      	cmp	r3, #78	; 0x4e
 800f0ca:	f47f aed3 	bne.w	800ee74 <_strtod_l+0xbc>
 800f0ce:	499e      	ldr	r1, [pc, #632]	; (800f348 <_strtod_l+0x590>)
 800f0d0:	a81d      	add	r0, sp, #116	; 0x74
 800f0d2:	f001 ff23 	bl	8010f1c <__match>
 800f0d6:	2800      	cmp	r0, #0
 800f0d8:	f43f aecc 	beq.w	800ee74 <_strtod_l+0xbc>
 800f0dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f0de:	781b      	ldrb	r3, [r3, #0]
 800f0e0:	2b28      	cmp	r3, #40	; 0x28
 800f0e2:	d12d      	bne.n	800f140 <_strtod_l+0x388>
 800f0e4:	4999      	ldr	r1, [pc, #612]	; (800f34c <_strtod_l+0x594>)
 800f0e6:	aa20      	add	r2, sp, #128	; 0x80
 800f0e8:	a81d      	add	r0, sp, #116	; 0x74
 800f0ea:	f001 ff2b 	bl	8010f44 <__hexnan>
 800f0ee:	2805      	cmp	r0, #5
 800f0f0:	d126      	bne.n	800f140 <_strtod_l+0x388>
 800f0f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f0f4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800f0f8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800f0fc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800f100:	e69c      	b.n	800ee3c <_strtod_l+0x84>
 800f102:	210a      	movs	r1, #10
 800f104:	fb01 3e0e 	mla	lr, r1, lr, r3
 800f108:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800f10c:	e7b9      	b.n	800f082 <_strtod_l+0x2ca>
 800f10e:	2b6e      	cmp	r3, #110	; 0x6e
 800f110:	e7db      	b.n	800f0ca <_strtod_l+0x312>
 800f112:	498f      	ldr	r1, [pc, #572]	; (800f350 <_strtod_l+0x598>)
 800f114:	a81d      	add	r0, sp, #116	; 0x74
 800f116:	f001 ff01 	bl	8010f1c <__match>
 800f11a:	2800      	cmp	r0, #0
 800f11c:	f43f aeaa 	beq.w	800ee74 <_strtod_l+0xbc>
 800f120:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f122:	498c      	ldr	r1, [pc, #560]	; (800f354 <_strtod_l+0x59c>)
 800f124:	3b01      	subs	r3, #1
 800f126:	a81d      	add	r0, sp, #116	; 0x74
 800f128:	931d      	str	r3, [sp, #116]	; 0x74
 800f12a:	f001 fef7 	bl	8010f1c <__match>
 800f12e:	b910      	cbnz	r0, 800f136 <_strtod_l+0x37e>
 800f130:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f132:	3301      	adds	r3, #1
 800f134:	931d      	str	r3, [sp, #116]	; 0x74
 800f136:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800f364 <_strtod_l+0x5ac>
 800f13a:	f04f 0a00 	mov.w	sl, #0
 800f13e:	e67d      	b.n	800ee3c <_strtod_l+0x84>
 800f140:	4885      	ldr	r0, [pc, #532]	; (800f358 <_strtod_l+0x5a0>)
 800f142:	f002 fe61 	bl	8011e08 <nan>
 800f146:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f14a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800f14e:	e675      	b.n	800ee3c <_strtod_l+0x84>
 800f150:	9b07      	ldr	r3, [sp, #28]
 800f152:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f154:	1af3      	subs	r3, r6, r3
 800f156:	2f00      	cmp	r7, #0
 800f158:	bf08      	it	eq
 800f15a:	462f      	moveq	r7, r5
 800f15c:	2d10      	cmp	r5, #16
 800f15e:	9308      	str	r3, [sp, #32]
 800f160:	46a8      	mov	r8, r5
 800f162:	bfa8      	it	ge
 800f164:	f04f 0810 	movge.w	r8, #16
 800f168:	f7f1 f9cc 	bl	8000504 <__aeabi_ui2d>
 800f16c:	2d09      	cmp	r5, #9
 800f16e:	4682      	mov	sl, r0
 800f170:	468b      	mov	fp, r1
 800f172:	dd13      	ble.n	800f19c <_strtod_l+0x3e4>
 800f174:	4b79      	ldr	r3, [pc, #484]	; (800f35c <_strtod_l+0x5a4>)
 800f176:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f17a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800f17e:	f7f1 fa3b 	bl	80005f8 <__aeabi_dmul>
 800f182:	4682      	mov	sl, r0
 800f184:	4648      	mov	r0, r9
 800f186:	468b      	mov	fp, r1
 800f188:	f7f1 f9bc 	bl	8000504 <__aeabi_ui2d>
 800f18c:	4602      	mov	r2, r0
 800f18e:	460b      	mov	r3, r1
 800f190:	4650      	mov	r0, sl
 800f192:	4659      	mov	r1, fp
 800f194:	f7f1 f87a 	bl	800028c <__adddf3>
 800f198:	4682      	mov	sl, r0
 800f19a:	468b      	mov	fp, r1
 800f19c:	2d0f      	cmp	r5, #15
 800f19e:	dc38      	bgt.n	800f212 <_strtod_l+0x45a>
 800f1a0:	9b08      	ldr	r3, [sp, #32]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	f43f ae4a 	beq.w	800ee3c <_strtod_l+0x84>
 800f1a8:	dd24      	ble.n	800f1f4 <_strtod_l+0x43c>
 800f1aa:	2b16      	cmp	r3, #22
 800f1ac:	dc0b      	bgt.n	800f1c6 <_strtod_l+0x40e>
 800f1ae:	4d6b      	ldr	r5, [pc, #428]	; (800f35c <_strtod_l+0x5a4>)
 800f1b0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800f1b4:	e9d5 0100 	ldrd	r0, r1, [r5]
 800f1b8:	4652      	mov	r2, sl
 800f1ba:	465b      	mov	r3, fp
 800f1bc:	f7f1 fa1c 	bl	80005f8 <__aeabi_dmul>
 800f1c0:	4682      	mov	sl, r0
 800f1c2:	468b      	mov	fp, r1
 800f1c4:	e63a      	b.n	800ee3c <_strtod_l+0x84>
 800f1c6:	9a08      	ldr	r2, [sp, #32]
 800f1c8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800f1cc:	4293      	cmp	r3, r2
 800f1ce:	db20      	blt.n	800f212 <_strtod_l+0x45a>
 800f1d0:	4c62      	ldr	r4, [pc, #392]	; (800f35c <_strtod_l+0x5a4>)
 800f1d2:	f1c5 050f 	rsb	r5, r5, #15
 800f1d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f1da:	4652      	mov	r2, sl
 800f1dc:	465b      	mov	r3, fp
 800f1de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f1e2:	f7f1 fa09 	bl	80005f8 <__aeabi_dmul>
 800f1e6:	9b08      	ldr	r3, [sp, #32]
 800f1e8:	1b5d      	subs	r5, r3, r5
 800f1ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f1ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f1f2:	e7e3      	b.n	800f1bc <_strtod_l+0x404>
 800f1f4:	9b08      	ldr	r3, [sp, #32]
 800f1f6:	3316      	adds	r3, #22
 800f1f8:	db0b      	blt.n	800f212 <_strtod_l+0x45a>
 800f1fa:	9b07      	ldr	r3, [sp, #28]
 800f1fc:	4a57      	ldr	r2, [pc, #348]	; (800f35c <_strtod_l+0x5a4>)
 800f1fe:	1b9e      	subs	r6, r3, r6
 800f200:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800f204:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f208:	4650      	mov	r0, sl
 800f20a:	4659      	mov	r1, fp
 800f20c:	f7f1 fb1e 	bl	800084c <__aeabi_ddiv>
 800f210:	e7d6      	b.n	800f1c0 <_strtod_l+0x408>
 800f212:	9b08      	ldr	r3, [sp, #32]
 800f214:	eba5 0808 	sub.w	r8, r5, r8
 800f218:	4498      	add	r8, r3
 800f21a:	f1b8 0f00 	cmp.w	r8, #0
 800f21e:	dd71      	ble.n	800f304 <_strtod_l+0x54c>
 800f220:	f018 030f 	ands.w	r3, r8, #15
 800f224:	d00a      	beq.n	800f23c <_strtod_l+0x484>
 800f226:	494d      	ldr	r1, [pc, #308]	; (800f35c <_strtod_l+0x5a4>)
 800f228:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f22c:	4652      	mov	r2, sl
 800f22e:	465b      	mov	r3, fp
 800f230:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f234:	f7f1 f9e0 	bl	80005f8 <__aeabi_dmul>
 800f238:	4682      	mov	sl, r0
 800f23a:	468b      	mov	fp, r1
 800f23c:	f038 080f 	bics.w	r8, r8, #15
 800f240:	d04d      	beq.n	800f2de <_strtod_l+0x526>
 800f242:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800f246:	dd22      	ble.n	800f28e <_strtod_l+0x4d6>
 800f248:	2500      	movs	r5, #0
 800f24a:	462e      	mov	r6, r5
 800f24c:	9509      	str	r5, [sp, #36]	; 0x24
 800f24e:	9507      	str	r5, [sp, #28]
 800f250:	2322      	movs	r3, #34	; 0x22
 800f252:	f8df b110 	ldr.w	fp, [pc, #272]	; 800f364 <_strtod_l+0x5ac>
 800f256:	6023      	str	r3, [r4, #0]
 800f258:	f04f 0a00 	mov.w	sl, #0
 800f25c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f25e:	2b00      	cmp	r3, #0
 800f260:	f43f adec 	beq.w	800ee3c <_strtod_l+0x84>
 800f264:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f266:	4620      	mov	r0, r4
 800f268:	f001 ff84 	bl	8011174 <_Bfree>
 800f26c:	9907      	ldr	r1, [sp, #28]
 800f26e:	4620      	mov	r0, r4
 800f270:	f001 ff80 	bl	8011174 <_Bfree>
 800f274:	4631      	mov	r1, r6
 800f276:	4620      	mov	r0, r4
 800f278:	f001 ff7c 	bl	8011174 <_Bfree>
 800f27c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f27e:	4620      	mov	r0, r4
 800f280:	f001 ff78 	bl	8011174 <_Bfree>
 800f284:	4629      	mov	r1, r5
 800f286:	4620      	mov	r0, r4
 800f288:	f001 ff74 	bl	8011174 <_Bfree>
 800f28c:	e5d6      	b.n	800ee3c <_strtod_l+0x84>
 800f28e:	2300      	movs	r3, #0
 800f290:	ea4f 1828 	mov.w	r8, r8, asr #4
 800f294:	4650      	mov	r0, sl
 800f296:	4659      	mov	r1, fp
 800f298:	4699      	mov	r9, r3
 800f29a:	f1b8 0f01 	cmp.w	r8, #1
 800f29e:	dc21      	bgt.n	800f2e4 <_strtod_l+0x52c>
 800f2a0:	b10b      	cbz	r3, 800f2a6 <_strtod_l+0x4ee>
 800f2a2:	4682      	mov	sl, r0
 800f2a4:	468b      	mov	fp, r1
 800f2a6:	4b2e      	ldr	r3, [pc, #184]	; (800f360 <_strtod_l+0x5a8>)
 800f2a8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800f2ac:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800f2b0:	4652      	mov	r2, sl
 800f2b2:	465b      	mov	r3, fp
 800f2b4:	e9d9 0100 	ldrd	r0, r1, [r9]
 800f2b8:	f7f1 f99e 	bl	80005f8 <__aeabi_dmul>
 800f2bc:	4b29      	ldr	r3, [pc, #164]	; (800f364 <_strtod_l+0x5ac>)
 800f2be:	460a      	mov	r2, r1
 800f2c0:	400b      	ands	r3, r1
 800f2c2:	4929      	ldr	r1, [pc, #164]	; (800f368 <_strtod_l+0x5b0>)
 800f2c4:	428b      	cmp	r3, r1
 800f2c6:	4682      	mov	sl, r0
 800f2c8:	d8be      	bhi.n	800f248 <_strtod_l+0x490>
 800f2ca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800f2ce:	428b      	cmp	r3, r1
 800f2d0:	bf86      	itte	hi
 800f2d2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800f36c <_strtod_l+0x5b4>
 800f2d6:	f04f 3aff 	movhi.w	sl, #4294967295
 800f2da:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800f2de:	2300      	movs	r3, #0
 800f2e0:	9304      	str	r3, [sp, #16]
 800f2e2:	e081      	b.n	800f3e8 <_strtod_l+0x630>
 800f2e4:	f018 0f01 	tst.w	r8, #1
 800f2e8:	d007      	beq.n	800f2fa <_strtod_l+0x542>
 800f2ea:	4b1d      	ldr	r3, [pc, #116]	; (800f360 <_strtod_l+0x5a8>)
 800f2ec:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800f2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2f4:	f7f1 f980 	bl	80005f8 <__aeabi_dmul>
 800f2f8:	2301      	movs	r3, #1
 800f2fa:	f109 0901 	add.w	r9, r9, #1
 800f2fe:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f302:	e7ca      	b.n	800f29a <_strtod_l+0x4e2>
 800f304:	d0eb      	beq.n	800f2de <_strtod_l+0x526>
 800f306:	f1c8 0800 	rsb	r8, r8, #0
 800f30a:	f018 020f 	ands.w	r2, r8, #15
 800f30e:	d00a      	beq.n	800f326 <_strtod_l+0x56e>
 800f310:	4b12      	ldr	r3, [pc, #72]	; (800f35c <_strtod_l+0x5a4>)
 800f312:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f316:	4650      	mov	r0, sl
 800f318:	4659      	mov	r1, fp
 800f31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f31e:	f7f1 fa95 	bl	800084c <__aeabi_ddiv>
 800f322:	4682      	mov	sl, r0
 800f324:	468b      	mov	fp, r1
 800f326:	ea5f 1828 	movs.w	r8, r8, asr #4
 800f32a:	d0d8      	beq.n	800f2de <_strtod_l+0x526>
 800f32c:	f1b8 0f1f 	cmp.w	r8, #31
 800f330:	dd1e      	ble.n	800f370 <_strtod_l+0x5b8>
 800f332:	2500      	movs	r5, #0
 800f334:	462e      	mov	r6, r5
 800f336:	9509      	str	r5, [sp, #36]	; 0x24
 800f338:	9507      	str	r5, [sp, #28]
 800f33a:	2322      	movs	r3, #34	; 0x22
 800f33c:	f04f 0a00 	mov.w	sl, #0
 800f340:	f04f 0b00 	mov.w	fp, #0
 800f344:	6023      	str	r3, [r4, #0]
 800f346:	e789      	b.n	800f25c <_strtod_l+0x4a4>
 800f348:	080141c9 	.word	0x080141c9
 800f34c:	0801420c 	.word	0x0801420c
 800f350:	080141c1 	.word	0x080141c1
 800f354:	0801434c 	.word	0x0801434c
 800f358:	08014608 	.word	0x08014608
 800f35c:	080144e8 	.word	0x080144e8
 800f360:	080144c0 	.word	0x080144c0
 800f364:	7ff00000 	.word	0x7ff00000
 800f368:	7ca00000 	.word	0x7ca00000
 800f36c:	7fefffff 	.word	0x7fefffff
 800f370:	f018 0310 	ands.w	r3, r8, #16
 800f374:	bf18      	it	ne
 800f376:	236a      	movne	r3, #106	; 0x6a
 800f378:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800f730 <_strtod_l+0x978>
 800f37c:	9304      	str	r3, [sp, #16]
 800f37e:	4650      	mov	r0, sl
 800f380:	4659      	mov	r1, fp
 800f382:	2300      	movs	r3, #0
 800f384:	f018 0f01 	tst.w	r8, #1
 800f388:	d004      	beq.n	800f394 <_strtod_l+0x5dc>
 800f38a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f38e:	f7f1 f933 	bl	80005f8 <__aeabi_dmul>
 800f392:	2301      	movs	r3, #1
 800f394:	ea5f 0868 	movs.w	r8, r8, asr #1
 800f398:	f109 0908 	add.w	r9, r9, #8
 800f39c:	d1f2      	bne.n	800f384 <_strtod_l+0x5cc>
 800f39e:	b10b      	cbz	r3, 800f3a4 <_strtod_l+0x5ec>
 800f3a0:	4682      	mov	sl, r0
 800f3a2:	468b      	mov	fp, r1
 800f3a4:	9b04      	ldr	r3, [sp, #16]
 800f3a6:	b1bb      	cbz	r3, 800f3d8 <_strtod_l+0x620>
 800f3a8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800f3ac:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	4659      	mov	r1, fp
 800f3b4:	dd10      	ble.n	800f3d8 <_strtod_l+0x620>
 800f3b6:	2b1f      	cmp	r3, #31
 800f3b8:	f340 8128 	ble.w	800f60c <_strtod_l+0x854>
 800f3bc:	2b34      	cmp	r3, #52	; 0x34
 800f3be:	bfde      	ittt	le
 800f3c0:	3b20      	suble	r3, #32
 800f3c2:	f04f 32ff 	movle.w	r2, #4294967295
 800f3c6:	fa02 f303 	lslle.w	r3, r2, r3
 800f3ca:	f04f 0a00 	mov.w	sl, #0
 800f3ce:	bfcc      	ite	gt
 800f3d0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800f3d4:	ea03 0b01 	andle.w	fp, r3, r1
 800f3d8:	2200      	movs	r2, #0
 800f3da:	2300      	movs	r3, #0
 800f3dc:	4650      	mov	r0, sl
 800f3de:	4659      	mov	r1, fp
 800f3e0:	f7f1 fb72 	bl	8000ac8 <__aeabi_dcmpeq>
 800f3e4:	2800      	cmp	r0, #0
 800f3e6:	d1a4      	bne.n	800f332 <_strtod_l+0x57a>
 800f3e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f3ea:	9300      	str	r3, [sp, #0]
 800f3ec:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f3ee:	462b      	mov	r3, r5
 800f3f0:	463a      	mov	r2, r7
 800f3f2:	4620      	mov	r0, r4
 800f3f4:	f001 ff2a 	bl	801124c <__s2b>
 800f3f8:	9009      	str	r0, [sp, #36]	; 0x24
 800f3fa:	2800      	cmp	r0, #0
 800f3fc:	f43f af24 	beq.w	800f248 <_strtod_l+0x490>
 800f400:	9b07      	ldr	r3, [sp, #28]
 800f402:	1b9e      	subs	r6, r3, r6
 800f404:	9b08      	ldr	r3, [sp, #32]
 800f406:	2b00      	cmp	r3, #0
 800f408:	bfb4      	ite	lt
 800f40a:	4633      	movlt	r3, r6
 800f40c:	2300      	movge	r3, #0
 800f40e:	9310      	str	r3, [sp, #64]	; 0x40
 800f410:	9b08      	ldr	r3, [sp, #32]
 800f412:	2500      	movs	r5, #0
 800f414:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f418:	9318      	str	r3, [sp, #96]	; 0x60
 800f41a:	462e      	mov	r6, r5
 800f41c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f41e:	4620      	mov	r0, r4
 800f420:	6859      	ldr	r1, [r3, #4]
 800f422:	f001 fe67 	bl	80110f4 <_Balloc>
 800f426:	9007      	str	r0, [sp, #28]
 800f428:	2800      	cmp	r0, #0
 800f42a:	f43f af11 	beq.w	800f250 <_strtod_l+0x498>
 800f42e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f430:	691a      	ldr	r2, [r3, #16]
 800f432:	3202      	adds	r2, #2
 800f434:	f103 010c 	add.w	r1, r3, #12
 800f438:	0092      	lsls	r2, r2, #2
 800f43a:	300c      	adds	r0, #12
 800f43c:	f7fe fcd1 	bl	800dde2 <memcpy>
 800f440:	ec4b ab10 	vmov	d0, sl, fp
 800f444:	aa20      	add	r2, sp, #128	; 0x80
 800f446:	a91f      	add	r1, sp, #124	; 0x7c
 800f448:	4620      	mov	r0, r4
 800f44a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800f44e:	f002 fa39 	bl	80118c4 <__d2b>
 800f452:	901e      	str	r0, [sp, #120]	; 0x78
 800f454:	2800      	cmp	r0, #0
 800f456:	f43f aefb 	beq.w	800f250 <_strtod_l+0x498>
 800f45a:	2101      	movs	r1, #1
 800f45c:	4620      	mov	r0, r4
 800f45e:	f001 ff8f 	bl	8011380 <__i2b>
 800f462:	4606      	mov	r6, r0
 800f464:	2800      	cmp	r0, #0
 800f466:	f43f aef3 	beq.w	800f250 <_strtod_l+0x498>
 800f46a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f46c:	9904      	ldr	r1, [sp, #16]
 800f46e:	2b00      	cmp	r3, #0
 800f470:	bfab      	itete	ge
 800f472:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800f474:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800f476:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800f478:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800f47c:	bfac      	ite	ge
 800f47e:	eb03 0902 	addge.w	r9, r3, r2
 800f482:	1ad7      	sublt	r7, r2, r3
 800f484:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f486:	eba3 0801 	sub.w	r8, r3, r1
 800f48a:	4490      	add	r8, r2
 800f48c:	4ba3      	ldr	r3, [pc, #652]	; (800f71c <_strtod_l+0x964>)
 800f48e:	f108 38ff 	add.w	r8, r8, #4294967295
 800f492:	4598      	cmp	r8, r3
 800f494:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f498:	f280 80cc 	bge.w	800f634 <_strtod_l+0x87c>
 800f49c:	eba3 0308 	sub.w	r3, r3, r8
 800f4a0:	2b1f      	cmp	r3, #31
 800f4a2:	eba2 0203 	sub.w	r2, r2, r3
 800f4a6:	f04f 0101 	mov.w	r1, #1
 800f4aa:	f300 80b6 	bgt.w	800f61a <_strtod_l+0x862>
 800f4ae:	fa01 f303 	lsl.w	r3, r1, r3
 800f4b2:	9311      	str	r3, [sp, #68]	; 0x44
 800f4b4:	2300      	movs	r3, #0
 800f4b6:	930c      	str	r3, [sp, #48]	; 0x30
 800f4b8:	eb09 0802 	add.w	r8, r9, r2
 800f4bc:	9b04      	ldr	r3, [sp, #16]
 800f4be:	45c1      	cmp	r9, r8
 800f4c0:	4417      	add	r7, r2
 800f4c2:	441f      	add	r7, r3
 800f4c4:	464b      	mov	r3, r9
 800f4c6:	bfa8      	it	ge
 800f4c8:	4643      	movge	r3, r8
 800f4ca:	42bb      	cmp	r3, r7
 800f4cc:	bfa8      	it	ge
 800f4ce:	463b      	movge	r3, r7
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	bfc2      	ittt	gt
 800f4d4:	eba8 0803 	subgt.w	r8, r8, r3
 800f4d8:	1aff      	subgt	r7, r7, r3
 800f4da:	eba9 0903 	subgt.w	r9, r9, r3
 800f4de:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	dd17      	ble.n	800f514 <_strtod_l+0x75c>
 800f4e4:	4631      	mov	r1, r6
 800f4e6:	461a      	mov	r2, r3
 800f4e8:	4620      	mov	r0, r4
 800f4ea:	f002 f805 	bl	80114f8 <__pow5mult>
 800f4ee:	4606      	mov	r6, r0
 800f4f0:	2800      	cmp	r0, #0
 800f4f2:	f43f aead 	beq.w	800f250 <_strtod_l+0x498>
 800f4f6:	4601      	mov	r1, r0
 800f4f8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f4fa:	4620      	mov	r0, r4
 800f4fc:	f001 ff56 	bl	80113ac <__multiply>
 800f500:	900f      	str	r0, [sp, #60]	; 0x3c
 800f502:	2800      	cmp	r0, #0
 800f504:	f43f aea4 	beq.w	800f250 <_strtod_l+0x498>
 800f508:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f50a:	4620      	mov	r0, r4
 800f50c:	f001 fe32 	bl	8011174 <_Bfree>
 800f510:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f512:	931e      	str	r3, [sp, #120]	; 0x78
 800f514:	f1b8 0f00 	cmp.w	r8, #0
 800f518:	f300 8091 	bgt.w	800f63e <_strtod_l+0x886>
 800f51c:	9b08      	ldr	r3, [sp, #32]
 800f51e:	2b00      	cmp	r3, #0
 800f520:	dd08      	ble.n	800f534 <_strtod_l+0x77c>
 800f522:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f524:	9907      	ldr	r1, [sp, #28]
 800f526:	4620      	mov	r0, r4
 800f528:	f001 ffe6 	bl	80114f8 <__pow5mult>
 800f52c:	9007      	str	r0, [sp, #28]
 800f52e:	2800      	cmp	r0, #0
 800f530:	f43f ae8e 	beq.w	800f250 <_strtod_l+0x498>
 800f534:	2f00      	cmp	r7, #0
 800f536:	dd08      	ble.n	800f54a <_strtod_l+0x792>
 800f538:	9907      	ldr	r1, [sp, #28]
 800f53a:	463a      	mov	r2, r7
 800f53c:	4620      	mov	r0, r4
 800f53e:	f002 f835 	bl	80115ac <__lshift>
 800f542:	9007      	str	r0, [sp, #28]
 800f544:	2800      	cmp	r0, #0
 800f546:	f43f ae83 	beq.w	800f250 <_strtod_l+0x498>
 800f54a:	f1b9 0f00 	cmp.w	r9, #0
 800f54e:	dd08      	ble.n	800f562 <_strtod_l+0x7aa>
 800f550:	4631      	mov	r1, r6
 800f552:	464a      	mov	r2, r9
 800f554:	4620      	mov	r0, r4
 800f556:	f002 f829 	bl	80115ac <__lshift>
 800f55a:	4606      	mov	r6, r0
 800f55c:	2800      	cmp	r0, #0
 800f55e:	f43f ae77 	beq.w	800f250 <_strtod_l+0x498>
 800f562:	9a07      	ldr	r2, [sp, #28]
 800f564:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f566:	4620      	mov	r0, r4
 800f568:	f002 f8a8 	bl	80116bc <__mdiff>
 800f56c:	4605      	mov	r5, r0
 800f56e:	2800      	cmp	r0, #0
 800f570:	f43f ae6e 	beq.w	800f250 <_strtod_l+0x498>
 800f574:	68c3      	ldr	r3, [r0, #12]
 800f576:	930f      	str	r3, [sp, #60]	; 0x3c
 800f578:	2300      	movs	r3, #0
 800f57a:	60c3      	str	r3, [r0, #12]
 800f57c:	4631      	mov	r1, r6
 800f57e:	f002 f881 	bl	8011684 <__mcmp>
 800f582:	2800      	cmp	r0, #0
 800f584:	da65      	bge.n	800f652 <_strtod_l+0x89a>
 800f586:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f588:	ea53 030a 	orrs.w	r3, r3, sl
 800f58c:	f040 8087 	bne.w	800f69e <_strtod_l+0x8e6>
 800f590:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f594:	2b00      	cmp	r3, #0
 800f596:	f040 8082 	bne.w	800f69e <_strtod_l+0x8e6>
 800f59a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f59e:	0d1b      	lsrs	r3, r3, #20
 800f5a0:	051b      	lsls	r3, r3, #20
 800f5a2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f5a6:	d97a      	bls.n	800f69e <_strtod_l+0x8e6>
 800f5a8:	696b      	ldr	r3, [r5, #20]
 800f5aa:	b913      	cbnz	r3, 800f5b2 <_strtod_l+0x7fa>
 800f5ac:	692b      	ldr	r3, [r5, #16]
 800f5ae:	2b01      	cmp	r3, #1
 800f5b0:	dd75      	ble.n	800f69e <_strtod_l+0x8e6>
 800f5b2:	4629      	mov	r1, r5
 800f5b4:	2201      	movs	r2, #1
 800f5b6:	4620      	mov	r0, r4
 800f5b8:	f001 fff8 	bl	80115ac <__lshift>
 800f5bc:	4631      	mov	r1, r6
 800f5be:	4605      	mov	r5, r0
 800f5c0:	f002 f860 	bl	8011684 <__mcmp>
 800f5c4:	2800      	cmp	r0, #0
 800f5c6:	dd6a      	ble.n	800f69e <_strtod_l+0x8e6>
 800f5c8:	9904      	ldr	r1, [sp, #16]
 800f5ca:	4a55      	ldr	r2, [pc, #340]	; (800f720 <_strtod_l+0x968>)
 800f5cc:	465b      	mov	r3, fp
 800f5ce:	2900      	cmp	r1, #0
 800f5d0:	f000 8085 	beq.w	800f6de <_strtod_l+0x926>
 800f5d4:	ea02 010b 	and.w	r1, r2, fp
 800f5d8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f5dc:	dc7f      	bgt.n	800f6de <_strtod_l+0x926>
 800f5de:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f5e2:	f77f aeaa 	ble.w	800f33a <_strtod_l+0x582>
 800f5e6:	4a4f      	ldr	r2, [pc, #316]	; (800f724 <_strtod_l+0x96c>)
 800f5e8:	2300      	movs	r3, #0
 800f5ea:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800f5ee:	4650      	mov	r0, sl
 800f5f0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800f5f4:	4659      	mov	r1, fp
 800f5f6:	f7f0 ffff 	bl	80005f8 <__aeabi_dmul>
 800f5fa:	460b      	mov	r3, r1
 800f5fc:	4303      	orrs	r3, r0
 800f5fe:	bf08      	it	eq
 800f600:	2322      	moveq	r3, #34	; 0x22
 800f602:	4682      	mov	sl, r0
 800f604:	468b      	mov	fp, r1
 800f606:	bf08      	it	eq
 800f608:	6023      	streq	r3, [r4, #0]
 800f60a:	e62b      	b.n	800f264 <_strtod_l+0x4ac>
 800f60c:	f04f 32ff 	mov.w	r2, #4294967295
 800f610:	fa02 f303 	lsl.w	r3, r2, r3
 800f614:	ea03 0a0a 	and.w	sl, r3, sl
 800f618:	e6de      	b.n	800f3d8 <_strtod_l+0x620>
 800f61a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800f61e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800f622:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800f626:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800f62a:	fa01 f308 	lsl.w	r3, r1, r8
 800f62e:	930c      	str	r3, [sp, #48]	; 0x30
 800f630:	9111      	str	r1, [sp, #68]	; 0x44
 800f632:	e741      	b.n	800f4b8 <_strtod_l+0x700>
 800f634:	2300      	movs	r3, #0
 800f636:	930c      	str	r3, [sp, #48]	; 0x30
 800f638:	2301      	movs	r3, #1
 800f63a:	9311      	str	r3, [sp, #68]	; 0x44
 800f63c:	e73c      	b.n	800f4b8 <_strtod_l+0x700>
 800f63e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f640:	4642      	mov	r2, r8
 800f642:	4620      	mov	r0, r4
 800f644:	f001 ffb2 	bl	80115ac <__lshift>
 800f648:	901e      	str	r0, [sp, #120]	; 0x78
 800f64a:	2800      	cmp	r0, #0
 800f64c:	f47f af66 	bne.w	800f51c <_strtod_l+0x764>
 800f650:	e5fe      	b.n	800f250 <_strtod_l+0x498>
 800f652:	465f      	mov	r7, fp
 800f654:	d16e      	bne.n	800f734 <_strtod_l+0x97c>
 800f656:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f658:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f65c:	b342      	cbz	r2, 800f6b0 <_strtod_l+0x8f8>
 800f65e:	4a32      	ldr	r2, [pc, #200]	; (800f728 <_strtod_l+0x970>)
 800f660:	4293      	cmp	r3, r2
 800f662:	d128      	bne.n	800f6b6 <_strtod_l+0x8fe>
 800f664:	9b04      	ldr	r3, [sp, #16]
 800f666:	4650      	mov	r0, sl
 800f668:	b1eb      	cbz	r3, 800f6a6 <_strtod_l+0x8ee>
 800f66a:	4a2d      	ldr	r2, [pc, #180]	; (800f720 <_strtod_l+0x968>)
 800f66c:	403a      	ands	r2, r7
 800f66e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800f672:	f04f 31ff 	mov.w	r1, #4294967295
 800f676:	d819      	bhi.n	800f6ac <_strtod_l+0x8f4>
 800f678:	0d12      	lsrs	r2, r2, #20
 800f67a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f67e:	fa01 f303 	lsl.w	r3, r1, r3
 800f682:	4298      	cmp	r0, r3
 800f684:	d117      	bne.n	800f6b6 <_strtod_l+0x8fe>
 800f686:	4b29      	ldr	r3, [pc, #164]	; (800f72c <_strtod_l+0x974>)
 800f688:	429f      	cmp	r7, r3
 800f68a:	d102      	bne.n	800f692 <_strtod_l+0x8da>
 800f68c:	3001      	adds	r0, #1
 800f68e:	f43f addf 	beq.w	800f250 <_strtod_l+0x498>
 800f692:	4b23      	ldr	r3, [pc, #140]	; (800f720 <_strtod_l+0x968>)
 800f694:	403b      	ands	r3, r7
 800f696:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f69a:	f04f 0a00 	mov.w	sl, #0
 800f69e:	9b04      	ldr	r3, [sp, #16]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d1a0      	bne.n	800f5e6 <_strtod_l+0x82e>
 800f6a4:	e5de      	b.n	800f264 <_strtod_l+0x4ac>
 800f6a6:	f04f 33ff 	mov.w	r3, #4294967295
 800f6aa:	e7ea      	b.n	800f682 <_strtod_l+0x8ca>
 800f6ac:	460b      	mov	r3, r1
 800f6ae:	e7e8      	b.n	800f682 <_strtod_l+0x8ca>
 800f6b0:	ea53 030a 	orrs.w	r3, r3, sl
 800f6b4:	d088      	beq.n	800f5c8 <_strtod_l+0x810>
 800f6b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f6b8:	b1db      	cbz	r3, 800f6f2 <_strtod_l+0x93a>
 800f6ba:	423b      	tst	r3, r7
 800f6bc:	d0ef      	beq.n	800f69e <_strtod_l+0x8e6>
 800f6be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f6c0:	9a04      	ldr	r2, [sp, #16]
 800f6c2:	4650      	mov	r0, sl
 800f6c4:	4659      	mov	r1, fp
 800f6c6:	b1c3      	cbz	r3, 800f6fa <_strtod_l+0x942>
 800f6c8:	f7ff fb59 	bl	800ed7e <sulp>
 800f6cc:	4602      	mov	r2, r0
 800f6ce:	460b      	mov	r3, r1
 800f6d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f6d4:	f7f0 fdda 	bl	800028c <__adddf3>
 800f6d8:	4682      	mov	sl, r0
 800f6da:	468b      	mov	fp, r1
 800f6dc:	e7df      	b.n	800f69e <_strtod_l+0x8e6>
 800f6de:	4013      	ands	r3, r2
 800f6e0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f6e4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f6e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f6ec:	f04f 3aff 	mov.w	sl, #4294967295
 800f6f0:	e7d5      	b.n	800f69e <_strtod_l+0x8e6>
 800f6f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f6f4:	ea13 0f0a 	tst.w	r3, sl
 800f6f8:	e7e0      	b.n	800f6bc <_strtod_l+0x904>
 800f6fa:	f7ff fb40 	bl	800ed7e <sulp>
 800f6fe:	4602      	mov	r2, r0
 800f700:	460b      	mov	r3, r1
 800f702:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f706:	f7f0 fdbf 	bl	8000288 <__aeabi_dsub>
 800f70a:	2200      	movs	r2, #0
 800f70c:	2300      	movs	r3, #0
 800f70e:	4682      	mov	sl, r0
 800f710:	468b      	mov	fp, r1
 800f712:	f7f1 f9d9 	bl	8000ac8 <__aeabi_dcmpeq>
 800f716:	2800      	cmp	r0, #0
 800f718:	d0c1      	beq.n	800f69e <_strtod_l+0x8e6>
 800f71a:	e60e      	b.n	800f33a <_strtod_l+0x582>
 800f71c:	fffffc02 	.word	0xfffffc02
 800f720:	7ff00000 	.word	0x7ff00000
 800f724:	39500000 	.word	0x39500000
 800f728:	000fffff 	.word	0x000fffff
 800f72c:	7fefffff 	.word	0x7fefffff
 800f730:	08014220 	.word	0x08014220
 800f734:	4631      	mov	r1, r6
 800f736:	4628      	mov	r0, r5
 800f738:	f002 f920 	bl	801197c <__ratio>
 800f73c:	ec59 8b10 	vmov	r8, r9, d0
 800f740:	ee10 0a10 	vmov	r0, s0
 800f744:	2200      	movs	r2, #0
 800f746:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f74a:	4649      	mov	r1, r9
 800f74c:	f7f1 f9d0 	bl	8000af0 <__aeabi_dcmple>
 800f750:	2800      	cmp	r0, #0
 800f752:	d07c      	beq.n	800f84e <_strtod_l+0xa96>
 800f754:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f756:	2b00      	cmp	r3, #0
 800f758:	d04c      	beq.n	800f7f4 <_strtod_l+0xa3c>
 800f75a:	4b95      	ldr	r3, [pc, #596]	; (800f9b0 <_strtod_l+0xbf8>)
 800f75c:	2200      	movs	r2, #0
 800f75e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f762:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f9b0 <_strtod_l+0xbf8>
 800f766:	f04f 0800 	mov.w	r8, #0
 800f76a:	4b92      	ldr	r3, [pc, #584]	; (800f9b4 <_strtod_l+0xbfc>)
 800f76c:	403b      	ands	r3, r7
 800f76e:	9311      	str	r3, [sp, #68]	; 0x44
 800f770:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f772:	4b91      	ldr	r3, [pc, #580]	; (800f9b8 <_strtod_l+0xc00>)
 800f774:	429a      	cmp	r2, r3
 800f776:	f040 80b2 	bne.w	800f8de <_strtod_l+0xb26>
 800f77a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f77e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f782:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800f786:	ec4b ab10 	vmov	d0, sl, fp
 800f78a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800f78e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f792:	f002 f81b 	bl	80117cc <__ulp>
 800f796:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f79a:	ec53 2b10 	vmov	r2, r3, d0
 800f79e:	f7f0 ff2b 	bl	80005f8 <__aeabi_dmul>
 800f7a2:	4652      	mov	r2, sl
 800f7a4:	465b      	mov	r3, fp
 800f7a6:	f7f0 fd71 	bl	800028c <__adddf3>
 800f7aa:	460b      	mov	r3, r1
 800f7ac:	4981      	ldr	r1, [pc, #516]	; (800f9b4 <_strtod_l+0xbfc>)
 800f7ae:	4a83      	ldr	r2, [pc, #524]	; (800f9bc <_strtod_l+0xc04>)
 800f7b0:	4019      	ands	r1, r3
 800f7b2:	4291      	cmp	r1, r2
 800f7b4:	4682      	mov	sl, r0
 800f7b6:	d95e      	bls.n	800f876 <_strtod_l+0xabe>
 800f7b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f7ba:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f7be:	4293      	cmp	r3, r2
 800f7c0:	d103      	bne.n	800f7ca <_strtod_l+0xa12>
 800f7c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7c4:	3301      	adds	r3, #1
 800f7c6:	f43f ad43 	beq.w	800f250 <_strtod_l+0x498>
 800f7ca:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800f9c8 <_strtod_l+0xc10>
 800f7ce:	f04f 3aff 	mov.w	sl, #4294967295
 800f7d2:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f7d4:	4620      	mov	r0, r4
 800f7d6:	f001 fccd 	bl	8011174 <_Bfree>
 800f7da:	9907      	ldr	r1, [sp, #28]
 800f7dc:	4620      	mov	r0, r4
 800f7de:	f001 fcc9 	bl	8011174 <_Bfree>
 800f7e2:	4631      	mov	r1, r6
 800f7e4:	4620      	mov	r0, r4
 800f7e6:	f001 fcc5 	bl	8011174 <_Bfree>
 800f7ea:	4629      	mov	r1, r5
 800f7ec:	4620      	mov	r0, r4
 800f7ee:	f001 fcc1 	bl	8011174 <_Bfree>
 800f7f2:	e613      	b.n	800f41c <_strtod_l+0x664>
 800f7f4:	f1ba 0f00 	cmp.w	sl, #0
 800f7f8:	d11b      	bne.n	800f832 <_strtod_l+0xa7a>
 800f7fa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f7fe:	b9f3      	cbnz	r3, 800f83e <_strtod_l+0xa86>
 800f800:	4b6b      	ldr	r3, [pc, #428]	; (800f9b0 <_strtod_l+0xbf8>)
 800f802:	2200      	movs	r2, #0
 800f804:	4640      	mov	r0, r8
 800f806:	4649      	mov	r1, r9
 800f808:	f7f1 f968 	bl	8000adc <__aeabi_dcmplt>
 800f80c:	b9d0      	cbnz	r0, 800f844 <_strtod_l+0xa8c>
 800f80e:	4640      	mov	r0, r8
 800f810:	4649      	mov	r1, r9
 800f812:	4b6b      	ldr	r3, [pc, #428]	; (800f9c0 <_strtod_l+0xc08>)
 800f814:	2200      	movs	r2, #0
 800f816:	f7f0 feef 	bl	80005f8 <__aeabi_dmul>
 800f81a:	4680      	mov	r8, r0
 800f81c:	4689      	mov	r9, r1
 800f81e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f822:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800f826:	931b      	str	r3, [sp, #108]	; 0x6c
 800f828:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800f82c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f830:	e79b      	b.n	800f76a <_strtod_l+0x9b2>
 800f832:	f1ba 0f01 	cmp.w	sl, #1
 800f836:	d102      	bne.n	800f83e <_strtod_l+0xa86>
 800f838:	2f00      	cmp	r7, #0
 800f83a:	f43f ad7e 	beq.w	800f33a <_strtod_l+0x582>
 800f83e:	4b61      	ldr	r3, [pc, #388]	; (800f9c4 <_strtod_l+0xc0c>)
 800f840:	2200      	movs	r2, #0
 800f842:	e78c      	b.n	800f75e <_strtod_l+0x9a6>
 800f844:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800f9c0 <_strtod_l+0xc08>
 800f848:	f04f 0800 	mov.w	r8, #0
 800f84c:	e7e7      	b.n	800f81e <_strtod_l+0xa66>
 800f84e:	4b5c      	ldr	r3, [pc, #368]	; (800f9c0 <_strtod_l+0xc08>)
 800f850:	4640      	mov	r0, r8
 800f852:	4649      	mov	r1, r9
 800f854:	2200      	movs	r2, #0
 800f856:	f7f0 fecf 	bl	80005f8 <__aeabi_dmul>
 800f85a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f85c:	4680      	mov	r8, r0
 800f85e:	4689      	mov	r9, r1
 800f860:	b933      	cbnz	r3, 800f870 <_strtod_l+0xab8>
 800f862:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f866:	9012      	str	r0, [sp, #72]	; 0x48
 800f868:	9313      	str	r3, [sp, #76]	; 0x4c
 800f86a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800f86e:	e7dd      	b.n	800f82c <_strtod_l+0xa74>
 800f870:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800f874:	e7f9      	b.n	800f86a <_strtod_l+0xab2>
 800f876:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f87a:	9b04      	ldr	r3, [sp, #16]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d1a8      	bne.n	800f7d2 <_strtod_l+0xa1a>
 800f880:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f884:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f886:	0d1b      	lsrs	r3, r3, #20
 800f888:	051b      	lsls	r3, r3, #20
 800f88a:	429a      	cmp	r2, r3
 800f88c:	d1a1      	bne.n	800f7d2 <_strtod_l+0xa1a>
 800f88e:	4640      	mov	r0, r8
 800f890:	4649      	mov	r1, r9
 800f892:	f7f1 fa11 	bl	8000cb8 <__aeabi_d2lz>
 800f896:	f7f0 fe81 	bl	800059c <__aeabi_l2d>
 800f89a:	4602      	mov	r2, r0
 800f89c:	460b      	mov	r3, r1
 800f89e:	4640      	mov	r0, r8
 800f8a0:	4649      	mov	r1, r9
 800f8a2:	f7f0 fcf1 	bl	8000288 <__aeabi_dsub>
 800f8a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f8a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f8ac:	ea43 030a 	orr.w	r3, r3, sl
 800f8b0:	4313      	orrs	r3, r2
 800f8b2:	4680      	mov	r8, r0
 800f8b4:	4689      	mov	r9, r1
 800f8b6:	d053      	beq.n	800f960 <_strtod_l+0xba8>
 800f8b8:	a335      	add	r3, pc, #212	; (adr r3, 800f990 <_strtod_l+0xbd8>)
 800f8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8be:	f7f1 f90d 	bl	8000adc <__aeabi_dcmplt>
 800f8c2:	2800      	cmp	r0, #0
 800f8c4:	f47f acce 	bne.w	800f264 <_strtod_l+0x4ac>
 800f8c8:	a333      	add	r3, pc, #204	; (adr r3, 800f998 <_strtod_l+0xbe0>)
 800f8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8ce:	4640      	mov	r0, r8
 800f8d0:	4649      	mov	r1, r9
 800f8d2:	f7f1 f921 	bl	8000b18 <__aeabi_dcmpgt>
 800f8d6:	2800      	cmp	r0, #0
 800f8d8:	f43f af7b 	beq.w	800f7d2 <_strtod_l+0xa1a>
 800f8dc:	e4c2      	b.n	800f264 <_strtod_l+0x4ac>
 800f8de:	9b04      	ldr	r3, [sp, #16]
 800f8e0:	b333      	cbz	r3, 800f930 <_strtod_l+0xb78>
 800f8e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f8e4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f8e8:	d822      	bhi.n	800f930 <_strtod_l+0xb78>
 800f8ea:	a32d      	add	r3, pc, #180	; (adr r3, 800f9a0 <_strtod_l+0xbe8>)
 800f8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8f0:	4640      	mov	r0, r8
 800f8f2:	4649      	mov	r1, r9
 800f8f4:	f7f1 f8fc 	bl	8000af0 <__aeabi_dcmple>
 800f8f8:	b1a0      	cbz	r0, 800f924 <_strtod_l+0xb6c>
 800f8fa:	4649      	mov	r1, r9
 800f8fc:	4640      	mov	r0, r8
 800f8fe:	f7f1 f953 	bl	8000ba8 <__aeabi_d2uiz>
 800f902:	2801      	cmp	r0, #1
 800f904:	bf38      	it	cc
 800f906:	2001      	movcc	r0, #1
 800f908:	f7f0 fdfc 	bl	8000504 <__aeabi_ui2d>
 800f90c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f90e:	4680      	mov	r8, r0
 800f910:	4689      	mov	r9, r1
 800f912:	bb13      	cbnz	r3, 800f95a <_strtod_l+0xba2>
 800f914:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f918:	9014      	str	r0, [sp, #80]	; 0x50
 800f91a:	9315      	str	r3, [sp, #84]	; 0x54
 800f91c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f920:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f924:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f926:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f928:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f92c:	1a9b      	subs	r3, r3, r2
 800f92e:	930d      	str	r3, [sp, #52]	; 0x34
 800f930:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f934:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800f938:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f93c:	f001 ff46 	bl	80117cc <__ulp>
 800f940:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f944:	ec53 2b10 	vmov	r2, r3, d0
 800f948:	f7f0 fe56 	bl	80005f8 <__aeabi_dmul>
 800f94c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f950:	f7f0 fc9c 	bl	800028c <__adddf3>
 800f954:	4682      	mov	sl, r0
 800f956:	468b      	mov	fp, r1
 800f958:	e78f      	b.n	800f87a <_strtod_l+0xac2>
 800f95a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800f95e:	e7dd      	b.n	800f91c <_strtod_l+0xb64>
 800f960:	a311      	add	r3, pc, #68	; (adr r3, 800f9a8 <_strtod_l+0xbf0>)
 800f962:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f966:	f7f1 f8b9 	bl	8000adc <__aeabi_dcmplt>
 800f96a:	e7b4      	b.n	800f8d6 <_strtod_l+0xb1e>
 800f96c:	2300      	movs	r3, #0
 800f96e:	930e      	str	r3, [sp, #56]	; 0x38
 800f970:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f972:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f974:	6013      	str	r3, [r2, #0]
 800f976:	f7ff ba65 	b.w	800ee44 <_strtod_l+0x8c>
 800f97a:	2b65      	cmp	r3, #101	; 0x65
 800f97c:	f43f ab5d 	beq.w	800f03a <_strtod_l+0x282>
 800f980:	2b45      	cmp	r3, #69	; 0x45
 800f982:	f43f ab5a 	beq.w	800f03a <_strtod_l+0x282>
 800f986:	2201      	movs	r2, #1
 800f988:	f7ff bb92 	b.w	800f0b0 <_strtod_l+0x2f8>
 800f98c:	f3af 8000 	nop.w
 800f990:	94a03595 	.word	0x94a03595
 800f994:	3fdfffff 	.word	0x3fdfffff
 800f998:	35afe535 	.word	0x35afe535
 800f99c:	3fe00000 	.word	0x3fe00000
 800f9a0:	ffc00000 	.word	0xffc00000
 800f9a4:	41dfffff 	.word	0x41dfffff
 800f9a8:	94a03595 	.word	0x94a03595
 800f9ac:	3fcfffff 	.word	0x3fcfffff
 800f9b0:	3ff00000 	.word	0x3ff00000
 800f9b4:	7ff00000 	.word	0x7ff00000
 800f9b8:	7fe00000 	.word	0x7fe00000
 800f9bc:	7c9fffff 	.word	0x7c9fffff
 800f9c0:	3fe00000 	.word	0x3fe00000
 800f9c4:	bff00000 	.word	0xbff00000
 800f9c8:	7fefffff 	.word	0x7fefffff

0800f9cc <_strtod_r>:
 800f9cc:	4b01      	ldr	r3, [pc, #4]	; (800f9d4 <_strtod_r+0x8>)
 800f9ce:	f7ff b9f3 	b.w	800edb8 <_strtod_l>
 800f9d2:	bf00      	nop
 800f9d4:	200000b0 	.word	0x200000b0

0800f9d8 <_strtol_l.isra.0>:
 800f9d8:	2b01      	cmp	r3, #1
 800f9da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9de:	d001      	beq.n	800f9e4 <_strtol_l.isra.0+0xc>
 800f9e0:	2b24      	cmp	r3, #36	; 0x24
 800f9e2:	d906      	bls.n	800f9f2 <_strtol_l.isra.0+0x1a>
 800f9e4:	f7fe f8da 	bl	800db9c <__errno>
 800f9e8:	2316      	movs	r3, #22
 800f9ea:	6003      	str	r3, [r0, #0]
 800f9ec:	2000      	movs	r0, #0
 800f9ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9f2:	4f3a      	ldr	r7, [pc, #232]	; (800fadc <_strtol_l.isra.0+0x104>)
 800f9f4:	468e      	mov	lr, r1
 800f9f6:	4676      	mov	r6, lr
 800f9f8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800f9fc:	5de5      	ldrb	r5, [r4, r7]
 800f9fe:	f015 0508 	ands.w	r5, r5, #8
 800fa02:	d1f8      	bne.n	800f9f6 <_strtol_l.isra.0+0x1e>
 800fa04:	2c2d      	cmp	r4, #45	; 0x2d
 800fa06:	d134      	bne.n	800fa72 <_strtol_l.isra.0+0x9a>
 800fa08:	f89e 4000 	ldrb.w	r4, [lr]
 800fa0c:	f04f 0801 	mov.w	r8, #1
 800fa10:	f106 0e02 	add.w	lr, r6, #2
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d05c      	beq.n	800fad2 <_strtol_l.isra.0+0xfa>
 800fa18:	2b10      	cmp	r3, #16
 800fa1a:	d10c      	bne.n	800fa36 <_strtol_l.isra.0+0x5e>
 800fa1c:	2c30      	cmp	r4, #48	; 0x30
 800fa1e:	d10a      	bne.n	800fa36 <_strtol_l.isra.0+0x5e>
 800fa20:	f89e 4000 	ldrb.w	r4, [lr]
 800fa24:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800fa28:	2c58      	cmp	r4, #88	; 0x58
 800fa2a:	d14d      	bne.n	800fac8 <_strtol_l.isra.0+0xf0>
 800fa2c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800fa30:	2310      	movs	r3, #16
 800fa32:	f10e 0e02 	add.w	lr, lr, #2
 800fa36:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800fa3a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fa3e:	2600      	movs	r6, #0
 800fa40:	fbbc f9f3 	udiv	r9, ip, r3
 800fa44:	4635      	mov	r5, r6
 800fa46:	fb03 ca19 	mls	sl, r3, r9, ip
 800fa4a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800fa4e:	2f09      	cmp	r7, #9
 800fa50:	d818      	bhi.n	800fa84 <_strtol_l.isra.0+0xac>
 800fa52:	463c      	mov	r4, r7
 800fa54:	42a3      	cmp	r3, r4
 800fa56:	dd24      	ble.n	800faa2 <_strtol_l.isra.0+0xca>
 800fa58:	2e00      	cmp	r6, #0
 800fa5a:	db1f      	blt.n	800fa9c <_strtol_l.isra.0+0xc4>
 800fa5c:	45a9      	cmp	r9, r5
 800fa5e:	d31d      	bcc.n	800fa9c <_strtol_l.isra.0+0xc4>
 800fa60:	d101      	bne.n	800fa66 <_strtol_l.isra.0+0x8e>
 800fa62:	45a2      	cmp	sl, r4
 800fa64:	db1a      	blt.n	800fa9c <_strtol_l.isra.0+0xc4>
 800fa66:	fb05 4503 	mla	r5, r5, r3, r4
 800fa6a:	2601      	movs	r6, #1
 800fa6c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800fa70:	e7eb      	b.n	800fa4a <_strtol_l.isra.0+0x72>
 800fa72:	2c2b      	cmp	r4, #43	; 0x2b
 800fa74:	bf08      	it	eq
 800fa76:	f89e 4000 	ldrbeq.w	r4, [lr]
 800fa7a:	46a8      	mov	r8, r5
 800fa7c:	bf08      	it	eq
 800fa7e:	f106 0e02 	addeq.w	lr, r6, #2
 800fa82:	e7c7      	b.n	800fa14 <_strtol_l.isra.0+0x3c>
 800fa84:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800fa88:	2f19      	cmp	r7, #25
 800fa8a:	d801      	bhi.n	800fa90 <_strtol_l.isra.0+0xb8>
 800fa8c:	3c37      	subs	r4, #55	; 0x37
 800fa8e:	e7e1      	b.n	800fa54 <_strtol_l.isra.0+0x7c>
 800fa90:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800fa94:	2f19      	cmp	r7, #25
 800fa96:	d804      	bhi.n	800faa2 <_strtol_l.isra.0+0xca>
 800fa98:	3c57      	subs	r4, #87	; 0x57
 800fa9a:	e7db      	b.n	800fa54 <_strtol_l.isra.0+0x7c>
 800fa9c:	f04f 36ff 	mov.w	r6, #4294967295
 800faa0:	e7e4      	b.n	800fa6c <_strtol_l.isra.0+0x94>
 800faa2:	2e00      	cmp	r6, #0
 800faa4:	da05      	bge.n	800fab2 <_strtol_l.isra.0+0xda>
 800faa6:	2322      	movs	r3, #34	; 0x22
 800faa8:	6003      	str	r3, [r0, #0]
 800faaa:	4665      	mov	r5, ip
 800faac:	b942      	cbnz	r2, 800fac0 <_strtol_l.isra.0+0xe8>
 800faae:	4628      	mov	r0, r5
 800fab0:	e79d      	b.n	800f9ee <_strtol_l.isra.0+0x16>
 800fab2:	f1b8 0f00 	cmp.w	r8, #0
 800fab6:	d000      	beq.n	800faba <_strtol_l.isra.0+0xe2>
 800fab8:	426d      	negs	r5, r5
 800faba:	2a00      	cmp	r2, #0
 800fabc:	d0f7      	beq.n	800faae <_strtol_l.isra.0+0xd6>
 800fabe:	b10e      	cbz	r6, 800fac4 <_strtol_l.isra.0+0xec>
 800fac0:	f10e 31ff 	add.w	r1, lr, #4294967295
 800fac4:	6011      	str	r1, [r2, #0]
 800fac6:	e7f2      	b.n	800faae <_strtol_l.isra.0+0xd6>
 800fac8:	2430      	movs	r4, #48	; 0x30
 800faca:	2b00      	cmp	r3, #0
 800facc:	d1b3      	bne.n	800fa36 <_strtol_l.isra.0+0x5e>
 800face:	2308      	movs	r3, #8
 800fad0:	e7b1      	b.n	800fa36 <_strtol_l.isra.0+0x5e>
 800fad2:	2c30      	cmp	r4, #48	; 0x30
 800fad4:	d0a4      	beq.n	800fa20 <_strtol_l.isra.0+0x48>
 800fad6:	230a      	movs	r3, #10
 800fad8:	e7ad      	b.n	800fa36 <_strtol_l.isra.0+0x5e>
 800fada:	bf00      	nop
 800fadc:	08014249 	.word	0x08014249

0800fae0 <_strtol_r>:
 800fae0:	f7ff bf7a 	b.w	800f9d8 <_strtol_l.isra.0>

0800fae4 <_write_r>:
 800fae4:	b538      	push	{r3, r4, r5, lr}
 800fae6:	4d07      	ldr	r5, [pc, #28]	; (800fb04 <_write_r+0x20>)
 800fae8:	4604      	mov	r4, r0
 800faea:	4608      	mov	r0, r1
 800faec:	4611      	mov	r1, r2
 800faee:	2200      	movs	r2, #0
 800faf0:	602a      	str	r2, [r5, #0]
 800faf2:	461a      	mov	r2, r3
 800faf4:	f7f4 ff95 	bl	8004a22 <_write>
 800faf8:	1c43      	adds	r3, r0, #1
 800fafa:	d102      	bne.n	800fb02 <_write_r+0x1e>
 800fafc:	682b      	ldr	r3, [r5, #0]
 800fafe:	b103      	cbz	r3, 800fb02 <_write_r+0x1e>
 800fb00:	6023      	str	r3, [r4, #0]
 800fb02:	bd38      	pop	{r3, r4, r5, pc}
 800fb04:	200063e4 	.word	0x200063e4

0800fb08 <_close_r>:
 800fb08:	b538      	push	{r3, r4, r5, lr}
 800fb0a:	4d06      	ldr	r5, [pc, #24]	; (800fb24 <_close_r+0x1c>)
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	4604      	mov	r4, r0
 800fb10:	4608      	mov	r0, r1
 800fb12:	602b      	str	r3, [r5, #0]
 800fb14:	f7f4 ffa1 	bl	8004a5a <_close>
 800fb18:	1c43      	adds	r3, r0, #1
 800fb1a:	d102      	bne.n	800fb22 <_close_r+0x1a>
 800fb1c:	682b      	ldr	r3, [r5, #0]
 800fb1e:	b103      	cbz	r3, 800fb22 <_close_r+0x1a>
 800fb20:	6023      	str	r3, [r4, #0]
 800fb22:	bd38      	pop	{r3, r4, r5, pc}
 800fb24:	200063e4 	.word	0x200063e4

0800fb28 <quorem>:
 800fb28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb2c:	6903      	ldr	r3, [r0, #16]
 800fb2e:	690c      	ldr	r4, [r1, #16]
 800fb30:	42a3      	cmp	r3, r4
 800fb32:	4607      	mov	r7, r0
 800fb34:	f2c0 8081 	blt.w	800fc3a <quorem+0x112>
 800fb38:	3c01      	subs	r4, #1
 800fb3a:	f101 0814 	add.w	r8, r1, #20
 800fb3e:	f100 0514 	add.w	r5, r0, #20
 800fb42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fb46:	9301      	str	r3, [sp, #4]
 800fb48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fb4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fb50:	3301      	adds	r3, #1
 800fb52:	429a      	cmp	r2, r3
 800fb54:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800fb58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fb5c:	fbb2 f6f3 	udiv	r6, r2, r3
 800fb60:	d331      	bcc.n	800fbc6 <quorem+0x9e>
 800fb62:	f04f 0e00 	mov.w	lr, #0
 800fb66:	4640      	mov	r0, r8
 800fb68:	46ac      	mov	ip, r5
 800fb6a:	46f2      	mov	sl, lr
 800fb6c:	f850 2b04 	ldr.w	r2, [r0], #4
 800fb70:	b293      	uxth	r3, r2
 800fb72:	fb06 e303 	mla	r3, r6, r3, lr
 800fb76:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800fb7a:	b29b      	uxth	r3, r3
 800fb7c:	ebaa 0303 	sub.w	r3, sl, r3
 800fb80:	0c12      	lsrs	r2, r2, #16
 800fb82:	f8dc a000 	ldr.w	sl, [ip]
 800fb86:	fb06 e202 	mla	r2, r6, r2, lr
 800fb8a:	fa13 f38a 	uxtah	r3, r3, sl
 800fb8e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800fb92:	fa1f fa82 	uxth.w	sl, r2
 800fb96:	f8dc 2000 	ldr.w	r2, [ip]
 800fb9a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800fb9e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fba2:	b29b      	uxth	r3, r3
 800fba4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fba8:	4581      	cmp	r9, r0
 800fbaa:	f84c 3b04 	str.w	r3, [ip], #4
 800fbae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800fbb2:	d2db      	bcs.n	800fb6c <quorem+0x44>
 800fbb4:	f855 300b 	ldr.w	r3, [r5, fp]
 800fbb8:	b92b      	cbnz	r3, 800fbc6 <quorem+0x9e>
 800fbba:	9b01      	ldr	r3, [sp, #4]
 800fbbc:	3b04      	subs	r3, #4
 800fbbe:	429d      	cmp	r5, r3
 800fbc0:	461a      	mov	r2, r3
 800fbc2:	d32e      	bcc.n	800fc22 <quorem+0xfa>
 800fbc4:	613c      	str	r4, [r7, #16]
 800fbc6:	4638      	mov	r0, r7
 800fbc8:	f001 fd5c 	bl	8011684 <__mcmp>
 800fbcc:	2800      	cmp	r0, #0
 800fbce:	db24      	blt.n	800fc1a <quorem+0xf2>
 800fbd0:	3601      	adds	r6, #1
 800fbd2:	4628      	mov	r0, r5
 800fbd4:	f04f 0c00 	mov.w	ip, #0
 800fbd8:	f858 2b04 	ldr.w	r2, [r8], #4
 800fbdc:	f8d0 e000 	ldr.w	lr, [r0]
 800fbe0:	b293      	uxth	r3, r2
 800fbe2:	ebac 0303 	sub.w	r3, ip, r3
 800fbe6:	0c12      	lsrs	r2, r2, #16
 800fbe8:	fa13 f38e 	uxtah	r3, r3, lr
 800fbec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800fbf0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fbf4:	b29b      	uxth	r3, r3
 800fbf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fbfa:	45c1      	cmp	r9, r8
 800fbfc:	f840 3b04 	str.w	r3, [r0], #4
 800fc00:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fc04:	d2e8      	bcs.n	800fbd8 <quorem+0xb0>
 800fc06:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fc0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fc0e:	b922      	cbnz	r2, 800fc1a <quorem+0xf2>
 800fc10:	3b04      	subs	r3, #4
 800fc12:	429d      	cmp	r5, r3
 800fc14:	461a      	mov	r2, r3
 800fc16:	d30a      	bcc.n	800fc2e <quorem+0x106>
 800fc18:	613c      	str	r4, [r7, #16]
 800fc1a:	4630      	mov	r0, r6
 800fc1c:	b003      	add	sp, #12
 800fc1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc22:	6812      	ldr	r2, [r2, #0]
 800fc24:	3b04      	subs	r3, #4
 800fc26:	2a00      	cmp	r2, #0
 800fc28:	d1cc      	bne.n	800fbc4 <quorem+0x9c>
 800fc2a:	3c01      	subs	r4, #1
 800fc2c:	e7c7      	b.n	800fbbe <quorem+0x96>
 800fc2e:	6812      	ldr	r2, [r2, #0]
 800fc30:	3b04      	subs	r3, #4
 800fc32:	2a00      	cmp	r2, #0
 800fc34:	d1f0      	bne.n	800fc18 <quorem+0xf0>
 800fc36:	3c01      	subs	r4, #1
 800fc38:	e7eb      	b.n	800fc12 <quorem+0xea>
 800fc3a:	2000      	movs	r0, #0
 800fc3c:	e7ee      	b.n	800fc1c <quorem+0xf4>
	...

0800fc40 <_dtoa_r>:
 800fc40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc44:	ed2d 8b02 	vpush	{d8}
 800fc48:	ec57 6b10 	vmov	r6, r7, d0
 800fc4c:	b095      	sub	sp, #84	; 0x54
 800fc4e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fc50:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fc54:	9105      	str	r1, [sp, #20]
 800fc56:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800fc5a:	4604      	mov	r4, r0
 800fc5c:	9209      	str	r2, [sp, #36]	; 0x24
 800fc5e:	930f      	str	r3, [sp, #60]	; 0x3c
 800fc60:	b975      	cbnz	r5, 800fc80 <_dtoa_r+0x40>
 800fc62:	2010      	movs	r0, #16
 800fc64:	f001 fa20 	bl	80110a8 <malloc>
 800fc68:	4602      	mov	r2, r0
 800fc6a:	6260      	str	r0, [r4, #36]	; 0x24
 800fc6c:	b920      	cbnz	r0, 800fc78 <_dtoa_r+0x38>
 800fc6e:	4bb2      	ldr	r3, [pc, #712]	; (800ff38 <_dtoa_r+0x2f8>)
 800fc70:	21ea      	movs	r1, #234	; 0xea
 800fc72:	48b2      	ldr	r0, [pc, #712]	; (800ff3c <_dtoa_r+0x2fc>)
 800fc74:	f002 f8f0 	bl	8011e58 <__assert_func>
 800fc78:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fc7c:	6005      	str	r5, [r0, #0]
 800fc7e:	60c5      	str	r5, [r0, #12]
 800fc80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc82:	6819      	ldr	r1, [r3, #0]
 800fc84:	b151      	cbz	r1, 800fc9c <_dtoa_r+0x5c>
 800fc86:	685a      	ldr	r2, [r3, #4]
 800fc88:	604a      	str	r2, [r1, #4]
 800fc8a:	2301      	movs	r3, #1
 800fc8c:	4093      	lsls	r3, r2
 800fc8e:	608b      	str	r3, [r1, #8]
 800fc90:	4620      	mov	r0, r4
 800fc92:	f001 fa6f 	bl	8011174 <_Bfree>
 800fc96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc98:	2200      	movs	r2, #0
 800fc9a:	601a      	str	r2, [r3, #0]
 800fc9c:	1e3b      	subs	r3, r7, #0
 800fc9e:	bfb9      	ittee	lt
 800fca0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fca4:	9303      	strlt	r3, [sp, #12]
 800fca6:	2300      	movge	r3, #0
 800fca8:	f8c8 3000 	strge.w	r3, [r8]
 800fcac:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800fcb0:	4ba3      	ldr	r3, [pc, #652]	; (800ff40 <_dtoa_r+0x300>)
 800fcb2:	bfbc      	itt	lt
 800fcb4:	2201      	movlt	r2, #1
 800fcb6:	f8c8 2000 	strlt.w	r2, [r8]
 800fcba:	ea33 0309 	bics.w	r3, r3, r9
 800fcbe:	d11b      	bne.n	800fcf8 <_dtoa_r+0xb8>
 800fcc0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fcc2:	f242 730f 	movw	r3, #9999	; 0x270f
 800fcc6:	6013      	str	r3, [r2, #0]
 800fcc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fccc:	4333      	orrs	r3, r6
 800fcce:	f000 857a 	beq.w	80107c6 <_dtoa_r+0xb86>
 800fcd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fcd4:	b963      	cbnz	r3, 800fcf0 <_dtoa_r+0xb0>
 800fcd6:	4b9b      	ldr	r3, [pc, #620]	; (800ff44 <_dtoa_r+0x304>)
 800fcd8:	e024      	b.n	800fd24 <_dtoa_r+0xe4>
 800fcda:	4b9b      	ldr	r3, [pc, #620]	; (800ff48 <_dtoa_r+0x308>)
 800fcdc:	9300      	str	r3, [sp, #0]
 800fcde:	3308      	adds	r3, #8
 800fce0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fce2:	6013      	str	r3, [r2, #0]
 800fce4:	9800      	ldr	r0, [sp, #0]
 800fce6:	b015      	add	sp, #84	; 0x54
 800fce8:	ecbd 8b02 	vpop	{d8}
 800fcec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcf0:	4b94      	ldr	r3, [pc, #592]	; (800ff44 <_dtoa_r+0x304>)
 800fcf2:	9300      	str	r3, [sp, #0]
 800fcf4:	3303      	adds	r3, #3
 800fcf6:	e7f3      	b.n	800fce0 <_dtoa_r+0xa0>
 800fcf8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fcfc:	2200      	movs	r2, #0
 800fcfe:	ec51 0b17 	vmov	r0, r1, d7
 800fd02:	2300      	movs	r3, #0
 800fd04:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800fd08:	f7f0 fede 	bl	8000ac8 <__aeabi_dcmpeq>
 800fd0c:	4680      	mov	r8, r0
 800fd0e:	b158      	cbz	r0, 800fd28 <_dtoa_r+0xe8>
 800fd10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fd12:	2301      	movs	r3, #1
 800fd14:	6013      	str	r3, [r2, #0]
 800fd16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	f000 8551 	beq.w	80107c0 <_dtoa_r+0xb80>
 800fd1e:	488b      	ldr	r0, [pc, #556]	; (800ff4c <_dtoa_r+0x30c>)
 800fd20:	6018      	str	r0, [r3, #0]
 800fd22:	1e43      	subs	r3, r0, #1
 800fd24:	9300      	str	r3, [sp, #0]
 800fd26:	e7dd      	b.n	800fce4 <_dtoa_r+0xa4>
 800fd28:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800fd2c:	aa12      	add	r2, sp, #72	; 0x48
 800fd2e:	a913      	add	r1, sp, #76	; 0x4c
 800fd30:	4620      	mov	r0, r4
 800fd32:	f001 fdc7 	bl	80118c4 <__d2b>
 800fd36:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fd3a:	4683      	mov	fp, r0
 800fd3c:	2d00      	cmp	r5, #0
 800fd3e:	d07c      	beq.n	800fe3a <_dtoa_r+0x1fa>
 800fd40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd42:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800fd46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fd4a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800fd4e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800fd52:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800fd56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800fd5a:	4b7d      	ldr	r3, [pc, #500]	; (800ff50 <_dtoa_r+0x310>)
 800fd5c:	2200      	movs	r2, #0
 800fd5e:	4630      	mov	r0, r6
 800fd60:	4639      	mov	r1, r7
 800fd62:	f7f0 fa91 	bl	8000288 <__aeabi_dsub>
 800fd66:	a36e      	add	r3, pc, #440	; (adr r3, 800ff20 <_dtoa_r+0x2e0>)
 800fd68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd6c:	f7f0 fc44 	bl	80005f8 <__aeabi_dmul>
 800fd70:	a36d      	add	r3, pc, #436	; (adr r3, 800ff28 <_dtoa_r+0x2e8>)
 800fd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd76:	f7f0 fa89 	bl	800028c <__adddf3>
 800fd7a:	4606      	mov	r6, r0
 800fd7c:	4628      	mov	r0, r5
 800fd7e:	460f      	mov	r7, r1
 800fd80:	f7f0 fbd0 	bl	8000524 <__aeabi_i2d>
 800fd84:	a36a      	add	r3, pc, #424	; (adr r3, 800ff30 <_dtoa_r+0x2f0>)
 800fd86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd8a:	f7f0 fc35 	bl	80005f8 <__aeabi_dmul>
 800fd8e:	4602      	mov	r2, r0
 800fd90:	460b      	mov	r3, r1
 800fd92:	4630      	mov	r0, r6
 800fd94:	4639      	mov	r1, r7
 800fd96:	f7f0 fa79 	bl	800028c <__adddf3>
 800fd9a:	4606      	mov	r6, r0
 800fd9c:	460f      	mov	r7, r1
 800fd9e:	f7f0 fedb 	bl	8000b58 <__aeabi_d2iz>
 800fda2:	2200      	movs	r2, #0
 800fda4:	4682      	mov	sl, r0
 800fda6:	2300      	movs	r3, #0
 800fda8:	4630      	mov	r0, r6
 800fdaa:	4639      	mov	r1, r7
 800fdac:	f7f0 fe96 	bl	8000adc <__aeabi_dcmplt>
 800fdb0:	b148      	cbz	r0, 800fdc6 <_dtoa_r+0x186>
 800fdb2:	4650      	mov	r0, sl
 800fdb4:	f7f0 fbb6 	bl	8000524 <__aeabi_i2d>
 800fdb8:	4632      	mov	r2, r6
 800fdba:	463b      	mov	r3, r7
 800fdbc:	f7f0 fe84 	bl	8000ac8 <__aeabi_dcmpeq>
 800fdc0:	b908      	cbnz	r0, 800fdc6 <_dtoa_r+0x186>
 800fdc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fdc6:	f1ba 0f16 	cmp.w	sl, #22
 800fdca:	d854      	bhi.n	800fe76 <_dtoa_r+0x236>
 800fdcc:	4b61      	ldr	r3, [pc, #388]	; (800ff54 <_dtoa_r+0x314>)
 800fdce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fdd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdd6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fdda:	f7f0 fe7f 	bl	8000adc <__aeabi_dcmplt>
 800fdde:	2800      	cmp	r0, #0
 800fde0:	d04b      	beq.n	800fe7a <_dtoa_r+0x23a>
 800fde2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fde6:	2300      	movs	r3, #0
 800fde8:	930e      	str	r3, [sp, #56]	; 0x38
 800fdea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fdec:	1b5d      	subs	r5, r3, r5
 800fdee:	1e6b      	subs	r3, r5, #1
 800fdf0:	9304      	str	r3, [sp, #16]
 800fdf2:	bf43      	ittte	mi
 800fdf4:	2300      	movmi	r3, #0
 800fdf6:	f1c5 0801 	rsbmi	r8, r5, #1
 800fdfa:	9304      	strmi	r3, [sp, #16]
 800fdfc:	f04f 0800 	movpl.w	r8, #0
 800fe00:	f1ba 0f00 	cmp.w	sl, #0
 800fe04:	db3b      	blt.n	800fe7e <_dtoa_r+0x23e>
 800fe06:	9b04      	ldr	r3, [sp, #16]
 800fe08:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800fe0c:	4453      	add	r3, sl
 800fe0e:	9304      	str	r3, [sp, #16]
 800fe10:	2300      	movs	r3, #0
 800fe12:	9306      	str	r3, [sp, #24]
 800fe14:	9b05      	ldr	r3, [sp, #20]
 800fe16:	2b09      	cmp	r3, #9
 800fe18:	d869      	bhi.n	800feee <_dtoa_r+0x2ae>
 800fe1a:	2b05      	cmp	r3, #5
 800fe1c:	bfc4      	itt	gt
 800fe1e:	3b04      	subgt	r3, #4
 800fe20:	9305      	strgt	r3, [sp, #20]
 800fe22:	9b05      	ldr	r3, [sp, #20]
 800fe24:	f1a3 0302 	sub.w	r3, r3, #2
 800fe28:	bfcc      	ite	gt
 800fe2a:	2500      	movgt	r5, #0
 800fe2c:	2501      	movle	r5, #1
 800fe2e:	2b03      	cmp	r3, #3
 800fe30:	d869      	bhi.n	800ff06 <_dtoa_r+0x2c6>
 800fe32:	e8df f003 	tbb	[pc, r3]
 800fe36:	4e2c      	.short	0x4e2c
 800fe38:	5a4c      	.short	0x5a4c
 800fe3a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800fe3e:	441d      	add	r5, r3
 800fe40:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800fe44:	2b20      	cmp	r3, #32
 800fe46:	bfc1      	itttt	gt
 800fe48:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800fe4c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800fe50:	fa09 f303 	lslgt.w	r3, r9, r3
 800fe54:	fa26 f000 	lsrgt.w	r0, r6, r0
 800fe58:	bfda      	itte	le
 800fe5a:	f1c3 0320 	rsble	r3, r3, #32
 800fe5e:	fa06 f003 	lslle.w	r0, r6, r3
 800fe62:	4318      	orrgt	r0, r3
 800fe64:	f7f0 fb4e 	bl	8000504 <__aeabi_ui2d>
 800fe68:	2301      	movs	r3, #1
 800fe6a:	4606      	mov	r6, r0
 800fe6c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800fe70:	3d01      	subs	r5, #1
 800fe72:	9310      	str	r3, [sp, #64]	; 0x40
 800fe74:	e771      	b.n	800fd5a <_dtoa_r+0x11a>
 800fe76:	2301      	movs	r3, #1
 800fe78:	e7b6      	b.n	800fde8 <_dtoa_r+0x1a8>
 800fe7a:	900e      	str	r0, [sp, #56]	; 0x38
 800fe7c:	e7b5      	b.n	800fdea <_dtoa_r+0x1aa>
 800fe7e:	f1ca 0300 	rsb	r3, sl, #0
 800fe82:	9306      	str	r3, [sp, #24]
 800fe84:	2300      	movs	r3, #0
 800fe86:	eba8 080a 	sub.w	r8, r8, sl
 800fe8a:	930d      	str	r3, [sp, #52]	; 0x34
 800fe8c:	e7c2      	b.n	800fe14 <_dtoa_r+0x1d4>
 800fe8e:	2300      	movs	r3, #0
 800fe90:	9308      	str	r3, [sp, #32]
 800fe92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	dc39      	bgt.n	800ff0c <_dtoa_r+0x2cc>
 800fe98:	f04f 0901 	mov.w	r9, #1
 800fe9c:	f8cd 9004 	str.w	r9, [sp, #4]
 800fea0:	464b      	mov	r3, r9
 800fea2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800fea6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800fea8:	2200      	movs	r2, #0
 800feaa:	6042      	str	r2, [r0, #4]
 800feac:	2204      	movs	r2, #4
 800feae:	f102 0614 	add.w	r6, r2, #20
 800feb2:	429e      	cmp	r6, r3
 800feb4:	6841      	ldr	r1, [r0, #4]
 800feb6:	d92f      	bls.n	800ff18 <_dtoa_r+0x2d8>
 800feb8:	4620      	mov	r0, r4
 800feba:	f001 f91b 	bl	80110f4 <_Balloc>
 800febe:	9000      	str	r0, [sp, #0]
 800fec0:	2800      	cmp	r0, #0
 800fec2:	d14b      	bne.n	800ff5c <_dtoa_r+0x31c>
 800fec4:	4b24      	ldr	r3, [pc, #144]	; (800ff58 <_dtoa_r+0x318>)
 800fec6:	4602      	mov	r2, r0
 800fec8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fecc:	e6d1      	b.n	800fc72 <_dtoa_r+0x32>
 800fece:	2301      	movs	r3, #1
 800fed0:	e7de      	b.n	800fe90 <_dtoa_r+0x250>
 800fed2:	2300      	movs	r3, #0
 800fed4:	9308      	str	r3, [sp, #32]
 800fed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fed8:	eb0a 0903 	add.w	r9, sl, r3
 800fedc:	f109 0301 	add.w	r3, r9, #1
 800fee0:	2b01      	cmp	r3, #1
 800fee2:	9301      	str	r3, [sp, #4]
 800fee4:	bfb8      	it	lt
 800fee6:	2301      	movlt	r3, #1
 800fee8:	e7dd      	b.n	800fea6 <_dtoa_r+0x266>
 800feea:	2301      	movs	r3, #1
 800feec:	e7f2      	b.n	800fed4 <_dtoa_r+0x294>
 800feee:	2501      	movs	r5, #1
 800fef0:	2300      	movs	r3, #0
 800fef2:	9305      	str	r3, [sp, #20]
 800fef4:	9508      	str	r5, [sp, #32]
 800fef6:	f04f 39ff 	mov.w	r9, #4294967295
 800fefa:	2200      	movs	r2, #0
 800fefc:	f8cd 9004 	str.w	r9, [sp, #4]
 800ff00:	2312      	movs	r3, #18
 800ff02:	9209      	str	r2, [sp, #36]	; 0x24
 800ff04:	e7cf      	b.n	800fea6 <_dtoa_r+0x266>
 800ff06:	2301      	movs	r3, #1
 800ff08:	9308      	str	r3, [sp, #32]
 800ff0a:	e7f4      	b.n	800fef6 <_dtoa_r+0x2b6>
 800ff0c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800ff10:	f8cd 9004 	str.w	r9, [sp, #4]
 800ff14:	464b      	mov	r3, r9
 800ff16:	e7c6      	b.n	800fea6 <_dtoa_r+0x266>
 800ff18:	3101      	adds	r1, #1
 800ff1a:	6041      	str	r1, [r0, #4]
 800ff1c:	0052      	lsls	r2, r2, #1
 800ff1e:	e7c6      	b.n	800feae <_dtoa_r+0x26e>
 800ff20:	636f4361 	.word	0x636f4361
 800ff24:	3fd287a7 	.word	0x3fd287a7
 800ff28:	8b60c8b3 	.word	0x8b60c8b3
 800ff2c:	3fc68a28 	.word	0x3fc68a28
 800ff30:	509f79fb 	.word	0x509f79fb
 800ff34:	3fd34413 	.word	0x3fd34413
 800ff38:	08014356 	.word	0x08014356
 800ff3c:	0801436d 	.word	0x0801436d
 800ff40:	7ff00000 	.word	0x7ff00000
 800ff44:	08014352 	.word	0x08014352
 800ff48:	08014349 	.word	0x08014349
 800ff4c:	080141cd 	.word	0x080141cd
 800ff50:	3ff80000 	.word	0x3ff80000
 800ff54:	080144e8 	.word	0x080144e8
 800ff58:	080143cc 	.word	0x080143cc
 800ff5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ff5e:	9a00      	ldr	r2, [sp, #0]
 800ff60:	601a      	str	r2, [r3, #0]
 800ff62:	9b01      	ldr	r3, [sp, #4]
 800ff64:	2b0e      	cmp	r3, #14
 800ff66:	f200 80ad 	bhi.w	80100c4 <_dtoa_r+0x484>
 800ff6a:	2d00      	cmp	r5, #0
 800ff6c:	f000 80aa 	beq.w	80100c4 <_dtoa_r+0x484>
 800ff70:	f1ba 0f00 	cmp.w	sl, #0
 800ff74:	dd36      	ble.n	800ffe4 <_dtoa_r+0x3a4>
 800ff76:	4ac3      	ldr	r2, [pc, #780]	; (8010284 <_dtoa_r+0x644>)
 800ff78:	f00a 030f 	and.w	r3, sl, #15
 800ff7c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ff80:	ed93 7b00 	vldr	d7, [r3]
 800ff84:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800ff88:	ea4f 172a 	mov.w	r7, sl, asr #4
 800ff8c:	eeb0 8a47 	vmov.f32	s16, s14
 800ff90:	eef0 8a67 	vmov.f32	s17, s15
 800ff94:	d016      	beq.n	800ffc4 <_dtoa_r+0x384>
 800ff96:	4bbc      	ldr	r3, [pc, #752]	; (8010288 <_dtoa_r+0x648>)
 800ff98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ff9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ffa0:	f7f0 fc54 	bl	800084c <__aeabi_ddiv>
 800ffa4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ffa8:	f007 070f 	and.w	r7, r7, #15
 800ffac:	2503      	movs	r5, #3
 800ffae:	4eb6      	ldr	r6, [pc, #728]	; (8010288 <_dtoa_r+0x648>)
 800ffb0:	b957      	cbnz	r7, 800ffc8 <_dtoa_r+0x388>
 800ffb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ffb6:	ec53 2b18 	vmov	r2, r3, d8
 800ffba:	f7f0 fc47 	bl	800084c <__aeabi_ddiv>
 800ffbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ffc2:	e029      	b.n	8010018 <_dtoa_r+0x3d8>
 800ffc4:	2502      	movs	r5, #2
 800ffc6:	e7f2      	b.n	800ffae <_dtoa_r+0x36e>
 800ffc8:	07f9      	lsls	r1, r7, #31
 800ffca:	d508      	bpl.n	800ffde <_dtoa_r+0x39e>
 800ffcc:	ec51 0b18 	vmov	r0, r1, d8
 800ffd0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ffd4:	f7f0 fb10 	bl	80005f8 <__aeabi_dmul>
 800ffd8:	ec41 0b18 	vmov	d8, r0, r1
 800ffdc:	3501      	adds	r5, #1
 800ffde:	107f      	asrs	r7, r7, #1
 800ffe0:	3608      	adds	r6, #8
 800ffe2:	e7e5      	b.n	800ffb0 <_dtoa_r+0x370>
 800ffe4:	f000 80a6 	beq.w	8010134 <_dtoa_r+0x4f4>
 800ffe8:	f1ca 0600 	rsb	r6, sl, #0
 800ffec:	4ba5      	ldr	r3, [pc, #660]	; (8010284 <_dtoa_r+0x644>)
 800ffee:	4fa6      	ldr	r7, [pc, #664]	; (8010288 <_dtoa_r+0x648>)
 800fff0:	f006 020f 	and.w	r2, r6, #15
 800fff4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fffc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010000:	f7f0 fafa 	bl	80005f8 <__aeabi_dmul>
 8010004:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010008:	1136      	asrs	r6, r6, #4
 801000a:	2300      	movs	r3, #0
 801000c:	2502      	movs	r5, #2
 801000e:	2e00      	cmp	r6, #0
 8010010:	f040 8085 	bne.w	801011e <_dtoa_r+0x4de>
 8010014:	2b00      	cmp	r3, #0
 8010016:	d1d2      	bne.n	800ffbe <_dtoa_r+0x37e>
 8010018:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801001a:	2b00      	cmp	r3, #0
 801001c:	f000 808c 	beq.w	8010138 <_dtoa_r+0x4f8>
 8010020:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010024:	4b99      	ldr	r3, [pc, #612]	; (801028c <_dtoa_r+0x64c>)
 8010026:	2200      	movs	r2, #0
 8010028:	4630      	mov	r0, r6
 801002a:	4639      	mov	r1, r7
 801002c:	f7f0 fd56 	bl	8000adc <__aeabi_dcmplt>
 8010030:	2800      	cmp	r0, #0
 8010032:	f000 8081 	beq.w	8010138 <_dtoa_r+0x4f8>
 8010036:	9b01      	ldr	r3, [sp, #4]
 8010038:	2b00      	cmp	r3, #0
 801003a:	d07d      	beq.n	8010138 <_dtoa_r+0x4f8>
 801003c:	f1b9 0f00 	cmp.w	r9, #0
 8010040:	dd3c      	ble.n	80100bc <_dtoa_r+0x47c>
 8010042:	f10a 33ff 	add.w	r3, sl, #4294967295
 8010046:	9307      	str	r3, [sp, #28]
 8010048:	2200      	movs	r2, #0
 801004a:	4b91      	ldr	r3, [pc, #580]	; (8010290 <_dtoa_r+0x650>)
 801004c:	4630      	mov	r0, r6
 801004e:	4639      	mov	r1, r7
 8010050:	f7f0 fad2 	bl	80005f8 <__aeabi_dmul>
 8010054:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010058:	3501      	adds	r5, #1
 801005a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 801005e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010062:	4628      	mov	r0, r5
 8010064:	f7f0 fa5e 	bl	8000524 <__aeabi_i2d>
 8010068:	4632      	mov	r2, r6
 801006a:	463b      	mov	r3, r7
 801006c:	f7f0 fac4 	bl	80005f8 <__aeabi_dmul>
 8010070:	4b88      	ldr	r3, [pc, #544]	; (8010294 <_dtoa_r+0x654>)
 8010072:	2200      	movs	r2, #0
 8010074:	f7f0 f90a 	bl	800028c <__adddf3>
 8010078:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801007c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010080:	9303      	str	r3, [sp, #12]
 8010082:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010084:	2b00      	cmp	r3, #0
 8010086:	d15c      	bne.n	8010142 <_dtoa_r+0x502>
 8010088:	4b83      	ldr	r3, [pc, #524]	; (8010298 <_dtoa_r+0x658>)
 801008a:	2200      	movs	r2, #0
 801008c:	4630      	mov	r0, r6
 801008e:	4639      	mov	r1, r7
 8010090:	f7f0 f8fa 	bl	8000288 <__aeabi_dsub>
 8010094:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010098:	4606      	mov	r6, r0
 801009a:	460f      	mov	r7, r1
 801009c:	f7f0 fd3c 	bl	8000b18 <__aeabi_dcmpgt>
 80100a0:	2800      	cmp	r0, #0
 80100a2:	f040 8296 	bne.w	80105d2 <_dtoa_r+0x992>
 80100a6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80100aa:	4630      	mov	r0, r6
 80100ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80100b0:	4639      	mov	r1, r7
 80100b2:	f7f0 fd13 	bl	8000adc <__aeabi_dcmplt>
 80100b6:	2800      	cmp	r0, #0
 80100b8:	f040 8288 	bne.w	80105cc <_dtoa_r+0x98c>
 80100bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80100c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80100c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	f2c0 8158 	blt.w	801037c <_dtoa_r+0x73c>
 80100cc:	f1ba 0f0e 	cmp.w	sl, #14
 80100d0:	f300 8154 	bgt.w	801037c <_dtoa_r+0x73c>
 80100d4:	4b6b      	ldr	r3, [pc, #428]	; (8010284 <_dtoa_r+0x644>)
 80100d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80100da:	e9d3 8900 	ldrd	r8, r9, [r3]
 80100de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	f280 80e3 	bge.w	80102ac <_dtoa_r+0x66c>
 80100e6:	9b01      	ldr	r3, [sp, #4]
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	f300 80df 	bgt.w	80102ac <_dtoa_r+0x66c>
 80100ee:	f040 826d 	bne.w	80105cc <_dtoa_r+0x98c>
 80100f2:	4b69      	ldr	r3, [pc, #420]	; (8010298 <_dtoa_r+0x658>)
 80100f4:	2200      	movs	r2, #0
 80100f6:	4640      	mov	r0, r8
 80100f8:	4649      	mov	r1, r9
 80100fa:	f7f0 fa7d 	bl	80005f8 <__aeabi_dmul>
 80100fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010102:	f7f0 fcff 	bl	8000b04 <__aeabi_dcmpge>
 8010106:	9e01      	ldr	r6, [sp, #4]
 8010108:	4637      	mov	r7, r6
 801010a:	2800      	cmp	r0, #0
 801010c:	f040 8243 	bne.w	8010596 <_dtoa_r+0x956>
 8010110:	9d00      	ldr	r5, [sp, #0]
 8010112:	2331      	movs	r3, #49	; 0x31
 8010114:	f805 3b01 	strb.w	r3, [r5], #1
 8010118:	f10a 0a01 	add.w	sl, sl, #1
 801011c:	e23f      	b.n	801059e <_dtoa_r+0x95e>
 801011e:	07f2      	lsls	r2, r6, #31
 8010120:	d505      	bpl.n	801012e <_dtoa_r+0x4ee>
 8010122:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010126:	f7f0 fa67 	bl	80005f8 <__aeabi_dmul>
 801012a:	3501      	adds	r5, #1
 801012c:	2301      	movs	r3, #1
 801012e:	1076      	asrs	r6, r6, #1
 8010130:	3708      	adds	r7, #8
 8010132:	e76c      	b.n	801000e <_dtoa_r+0x3ce>
 8010134:	2502      	movs	r5, #2
 8010136:	e76f      	b.n	8010018 <_dtoa_r+0x3d8>
 8010138:	9b01      	ldr	r3, [sp, #4]
 801013a:	f8cd a01c 	str.w	sl, [sp, #28]
 801013e:	930c      	str	r3, [sp, #48]	; 0x30
 8010140:	e78d      	b.n	801005e <_dtoa_r+0x41e>
 8010142:	9900      	ldr	r1, [sp, #0]
 8010144:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010146:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010148:	4b4e      	ldr	r3, [pc, #312]	; (8010284 <_dtoa_r+0x644>)
 801014a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801014e:	4401      	add	r1, r0
 8010150:	9102      	str	r1, [sp, #8]
 8010152:	9908      	ldr	r1, [sp, #32]
 8010154:	eeb0 8a47 	vmov.f32	s16, s14
 8010158:	eef0 8a67 	vmov.f32	s17, s15
 801015c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010160:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010164:	2900      	cmp	r1, #0
 8010166:	d045      	beq.n	80101f4 <_dtoa_r+0x5b4>
 8010168:	494c      	ldr	r1, [pc, #304]	; (801029c <_dtoa_r+0x65c>)
 801016a:	2000      	movs	r0, #0
 801016c:	f7f0 fb6e 	bl	800084c <__aeabi_ddiv>
 8010170:	ec53 2b18 	vmov	r2, r3, d8
 8010174:	f7f0 f888 	bl	8000288 <__aeabi_dsub>
 8010178:	9d00      	ldr	r5, [sp, #0]
 801017a:	ec41 0b18 	vmov	d8, r0, r1
 801017e:	4639      	mov	r1, r7
 8010180:	4630      	mov	r0, r6
 8010182:	f7f0 fce9 	bl	8000b58 <__aeabi_d2iz>
 8010186:	900c      	str	r0, [sp, #48]	; 0x30
 8010188:	f7f0 f9cc 	bl	8000524 <__aeabi_i2d>
 801018c:	4602      	mov	r2, r0
 801018e:	460b      	mov	r3, r1
 8010190:	4630      	mov	r0, r6
 8010192:	4639      	mov	r1, r7
 8010194:	f7f0 f878 	bl	8000288 <__aeabi_dsub>
 8010198:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801019a:	3330      	adds	r3, #48	; 0x30
 801019c:	f805 3b01 	strb.w	r3, [r5], #1
 80101a0:	ec53 2b18 	vmov	r2, r3, d8
 80101a4:	4606      	mov	r6, r0
 80101a6:	460f      	mov	r7, r1
 80101a8:	f7f0 fc98 	bl	8000adc <__aeabi_dcmplt>
 80101ac:	2800      	cmp	r0, #0
 80101ae:	d165      	bne.n	801027c <_dtoa_r+0x63c>
 80101b0:	4632      	mov	r2, r6
 80101b2:	463b      	mov	r3, r7
 80101b4:	4935      	ldr	r1, [pc, #212]	; (801028c <_dtoa_r+0x64c>)
 80101b6:	2000      	movs	r0, #0
 80101b8:	f7f0 f866 	bl	8000288 <__aeabi_dsub>
 80101bc:	ec53 2b18 	vmov	r2, r3, d8
 80101c0:	f7f0 fc8c 	bl	8000adc <__aeabi_dcmplt>
 80101c4:	2800      	cmp	r0, #0
 80101c6:	f040 80b9 	bne.w	801033c <_dtoa_r+0x6fc>
 80101ca:	9b02      	ldr	r3, [sp, #8]
 80101cc:	429d      	cmp	r5, r3
 80101ce:	f43f af75 	beq.w	80100bc <_dtoa_r+0x47c>
 80101d2:	4b2f      	ldr	r3, [pc, #188]	; (8010290 <_dtoa_r+0x650>)
 80101d4:	ec51 0b18 	vmov	r0, r1, d8
 80101d8:	2200      	movs	r2, #0
 80101da:	f7f0 fa0d 	bl	80005f8 <__aeabi_dmul>
 80101de:	4b2c      	ldr	r3, [pc, #176]	; (8010290 <_dtoa_r+0x650>)
 80101e0:	ec41 0b18 	vmov	d8, r0, r1
 80101e4:	2200      	movs	r2, #0
 80101e6:	4630      	mov	r0, r6
 80101e8:	4639      	mov	r1, r7
 80101ea:	f7f0 fa05 	bl	80005f8 <__aeabi_dmul>
 80101ee:	4606      	mov	r6, r0
 80101f0:	460f      	mov	r7, r1
 80101f2:	e7c4      	b.n	801017e <_dtoa_r+0x53e>
 80101f4:	ec51 0b17 	vmov	r0, r1, d7
 80101f8:	f7f0 f9fe 	bl	80005f8 <__aeabi_dmul>
 80101fc:	9b02      	ldr	r3, [sp, #8]
 80101fe:	9d00      	ldr	r5, [sp, #0]
 8010200:	930c      	str	r3, [sp, #48]	; 0x30
 8010202:	ec41 0b18 	vmov	d8, r0, r1
 8010206:	4639      	mov	r1, r7
 8010208:	4630      	mov	r0, r6
 801020a:	f7f0 fca5 	bl	8000b58 <__aeabi_d2iz>
 801020e:	9011      	str	r0, [sp, #68]	; 0x44
 8010210:	f7f0 f988 	bl	8000524 <__aeabi_i2d>
 8010214:	4602      	mov	r2, r0
 8010216:	460b      	mov	r3, r1
 8010218:	4630      	mov	r0, r6
 801021a:	4639      	mov	r1, r7
 801021c:	f7f0 f834 	bl	8000288 <__aeabi_dsub>
 8010220:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010222:	3330      	adds	r3, #48	; 0x30
 8010224:	f805 3b01 	strb.w	r3, [r5], #1
 8010228:	9b02      	ldr	r3, [sp, #8]
 801022a:	429d      	cmp	r5, r3
 801022c:	4606      	mov	r6, r0
 801022e:	460f      	mov	r7, r1
 8010230:	f04f 0200 	mov.w	r2, #0
 8010234:	d134      	bne.n	80102a0 <_dtoa_r+0x660>
 8010236:	4b19      	ldr	r3, [pc, #100]	; (801029c <_dtoa_r+0x65c>)
 8010238:	ec51 0b18 	vmov	r0, r1, d8
 801023c:	f7f0 f826 	bl	800028c <__adddf3>
 8010240:	4602      	mov	r2, r0
 8010242:	460b      	mov	r3, r1
 8010244:	4630      	mov	r0, r6
 8010246:	4639      	mov	r1, r7
 8010248:	f7f0 fc66 	bl	8000b18 <__aeabi_dcmpgt>
 801024c:	2800      	cmp	r0, #0
 801024e:	d175      	bne.n	801033c <_dtoa_r+0x6fc>
 8010250:	ec53 2b18 	vmov	r2, r3, d8
 8010254:	4911      	ldr	r1, [pc, #68]	; (801029c <_dtoa_r+0x65c>)
 8010256:	2000      	movs	r0, #0
 8010258:	f7f0 f816 	bl	8000288 <__aeabi_dsub>
 801025c:	4602      	mov	r2, r0
 801025e:	460b      	mov	r3, r1
 8010260:	4630      	mov	r0, r6
 8010262:	4639      	mov	r1, r7
 8010264:	f7f0 fc3a 	bl	8000adc <__aeabi_dcmplt>
 8010268:	2800      	cmp	r0, #0
 801026a:	f43f af27 	beq.w	80100bc <_dtoa_r+0x47c>
 801026e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010270:	1e6b      	subs	r3, r5, #1
 8010272:	930c      	str	r3, [sp, #48]	; 0x30
 8010274:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010278:	2b30      	cmp	r3, #48	; 0x30
 801027a:	d0f8      	beq.n	801026e <_dtoa_r+0x62e>
 801027c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010280:	e04a      	b.n	8010318 <_dtoa_r+0x6d8>
 8010282:	bf00      	nop
 8010284:	080144e8 	.word	0x080144e8
 8010288:	080144c0 	.word	0x080144c0
 801028c:	3ff00000 	.word	0x3ff00000
 8010290:	40240000 	.word	0x40240000
 8010294:	401c0000 	.word	0x401c0000
 8010298:	40140000 	.word	0x40140000
 801029c:	3fe00000 	.word	0x3fe00000
 80102a0:	4baf      	ldr	r3, [pc, #700]	; (8010560 <_dtoa_r+0x920>)
 80102a2:	f7f0 f9a9 	bl	80005f8 <__aeabi_dmul>
 80102a6:	4606      	mov	r6, r0
 80102a8:	460f      	mov	r7, r1
 80102aa:	e7ac      	b.n	8010206 <_dtoa_r+0x5c6>
 80102ac:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80102b0:	9d00      	ldr	r5, [sp, #0]
 80102b2:	4642      	mov	r2, r8
 80102b4:	464b      	mov	r3, r9
 80102b6:	4630      	mov	r0, r6
 80102b8:	4639      	mov	r1, r7
 80102ba:	f7f0 fac7 	bl	800084c <__aeabi_ddiv>
 80102be:	f7f0 fc4b 	bl	8000b58 <__aeabi_d2iz>
 80102c2:	9002      	str	r0, [sp, #8]
 80102c4:	f7f0 f92e 	bl	8000524 <__aeabi_i2d>
 80102c8:	4642      	mov	r2, r8
 80102ca:	464b      	mov	r3, r9
 80102cc:	f7f0 f994 	bl	80005f8 <__aeabi_dmul>
 80102d0:	4602      	mov	r2, r0
 80102d2:	460b      	mov	r3, r1
 80102d4:	4630      	mov	r0, r6
 80102d6:	4639      	mov	r1, r7
 80102d8:	f7ef ffd6 	bl	8000288 <__aeabi_dsub>
 80102dc:	9e02      	ldr	r6, [sp, #8]
 80102de:	9f01      	ldr	r7, [sp, #4]
 80102e0:	3630      	adds	r6, #48	; 0x30
 80102e2:	f805 6b01 	strb.w	r6, [r5], #1
 80102e6:	9e00      	ldr	r6, [sp, #0]
 80102e8:	1bae      	subs	r6, r5, r6
 80102ea:	42b7      	cmp	r7, r6
 80102ec:	4602      	mov	r2, r0
 80102ee:	460b      	mov	r3, r1
 80102f0:	d137      	bne.n	8010362 <_dtoa_r+0x722>
 80102f2:	f7ef ffcb 	bl	800028c <__adddf3>
 80102f6:	4642      	mov	r2, r8
 80102f8:	464b      	mov	r3, r9
 80102fa:	4606      	mov	r6, r0
 80102fc:	460f      	mov	r7, r1
 80102fe:	f7f0 fc0b 	bl	8000b18 <__aeabi_dcmpgt>
 8010302:	b9c8      	cbnz	r0, 8010338 <_dtoa_r+0x6f8>
 8010304:	4642      	mov	r2, r8
 8010306:	464b      	mov	r3, r9
 8010308:	4630      	mov	r0, r6
 801030a:	4639      	mov	r1, r7
 801030c:	f7f0 fbdc 	bl	8000ac8 <__aeabi_dcmpeq>
 8010310:	b110      	cbz	r0, 8010318 <_dtoa_r+0x6d8>
 8010312:	9b02      	ldr	r3, [sp, #8]
 8010314:	07d9      	lsls	r1, r3, #31
 8010316:	d40f      	bmi.n	8010338 <_dtoa_r+0x6f8>
 8010318:	4620      	mov	r0, r4
 801031a:	4659      	mov	r1, fp
 801031c:	f000 ff2a 	bl	8011174 <_Bfree>
 8010320:	2300      	movs	r3, #0
 8010322:	702b      	strb	r3, [r5, #0]
 8010324:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010326:	f10a 0001 	add.w	r0, sl, #1
 801032a:	6018      	str	r0, [r3, #0]
 801032c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801032e:	2b00      	cmp	r3, #0
 8010330:	f43f acd8 	beq.w	800fce4 <_dtoa_r+0xa4>
 8010334:	601d      	str	r5, [r3, #0]
 8010336:	e4d5      	b.n	800fce4 <_dtoa_r+0xa4>
 8010338:	f8cd a01c 	str.w	sl, [sp, #28]
 801033c:	462b      	mov	r3, r5
 801033e:	461d      	mov	r5, r3
 8010340:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010344:	2a39      	cmp	r2, #57	; 0x39
 8010346:	d108      	bne.n	801035a <_dtoa_r+0x71a>
 8010348:	9a00      	ldr	r2, [sp, #0]
 801034a:	429a      	cmp	r2, r3
 801034c:	d1f7      	bne.n	801033e <_dtoa_r+0x6fe>
 801034e:	9a07      	ldr	r2, [sp, #28]
 8010350:	9900      	ldr	r1, [sp, #0]
 8010352:	3201      	adds	r2, #1
 8010354:	9207      	str	r2, [sp, #28]
 8010356:	2230      	movs	r2, #48	; 0x30
 8010358:	700a      	strb	r2, [r1, #0]
 801035a:	781a      	ldrb	r2, [r3, #0]
 801035c:	3201      	adds	r2, #1
 801035e:	701a      	strb	r2, [r3, #0]
 8010360:	e78c      	b.n	801027c <_dtoa_r+0x63c>
 8010362:	4b7f      	ldr	r3, [pc, #508]	; (8010560 <_dtoa_r+0x920>)
 8010364:	2200      	movs	r2, #0
 8010366:	f7f0 f947 	bl	80005f8 <__aeabi_dmul>
 801036a:	2200      	movs	r2, #0
 801036c:	2300      	movs	r3, #0
 801036e:	4606      	mov	r6, r0
 8010370:	460f      	mov	r7, r1
 8010372:	f7f0 fba9 	bl	8000ac8 <__aeabi_dcmpeq>
 8010376:	2800      	cmp	r0, #0
 8010378:	d09b      	beq.n	80102b2 <_dtoa_r+0x672>
 801037a:	e7cd      	b.n	8010318 <_dtoa_r+0x6d8>
 801037c:	9a08      	ldr	r2, [sp, #32]
 801037e:	2a00      	cmp	r2, #0
 8010380:	f000 80c4 	beq.w	801050c <_dtoa_r+0x8cc>
 8010384:	9a05      	ldr	r2, [sp, #20]
 8010386:	2a01      	cmp	r2, #1
 8010388:	f300 80a8 	bgt.w	80104dc <_dtoa_r+0x89c>
 801038c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801038e:	2a00      	cmp	r2, #0
 8010390:	f000 80a0 	beq.w	80104d4 <_dtoa_r+0x894>
 8010394:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010398:	9e06      	ldr	r6, [sp, #24]
 801039a:	4645      	mov	r5, r8
 801039c:	9a04      	ldr	r2, [sp, #16]
 801039e:	2101      	movs	r1, #1
 80103a0:	441a      	add	r2, r3
 80103a2:	4620      	mov	r0, r4
 80103a4:	4498      	add	r8, r3
 80103a6:	9204      	str	r2, [sp, #16]
 80103a8:	f000 ffea 	bl	8011380 <__i2b>
 80103ac:	4607      	mov	r7, r0
 80103ae:	2d00      	cmp	r5, #0
 80103b0:	dd0b      	ble.n	80103ca <_dtoa_r+0x78a>
 80103b2:	9b04      	ldr	r3, [sp, #16]
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	dd08      	ble.n	80103ca <_dtoa_r+0x78a>
 80103b8:	42ab      	cmp	r3, r5
 80103ba:	9a04      	ldr	r2, [sp, #16]
 80103bc:	bfa8      	it	ge
 80103be:	462b      	movge	r3, r5
 80103c0:	eba8 0803 	sub.w	r8, r8, r3
 80103c4:	1aed      	subs	r5, r5, r3
 80103c6:	1ad3      	subs	r3, r2, r3
 80103c8:	9304      	str	r3, [sp, #16]
 80103ca:	9b06      	ldr	r3, [sp, #24]
 80103cc:	b1fb      	cbz	r3, 801040e <_dtoa_r+0x7ce>
 80103ce:	9b08      	ldr	r3, [sp, #32]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	f000 809f 	beq.w	8010514 <_dtoa_r+0x8d4>
 80103d6:	2e00      	cmp	r6, #0
 80103d8:	dd11      	ble.n	80103fe <_dtoa_r+0x7be>
 80103da:	4639      	mov	r1, r7
 80103dc:	4632      	mov	r2, r6
 80103de:	4620      	mov	r0, r4
 80103e0:	f001 f88a 	bl	80114f8 <__pow5mult>
 80103e4:	465a      	mov	r2, fp
 80103e6:	4601      	mov	r1, r0
 80103e8:	4607      	mov	r7, r0
 80103ea:	4620      	mov	r0, r4
 80103ec:	f000 ffde 	bl	80113ac <__multiply>
 80103f0:	4659      	mov	r1, fp
 80103f2:	9007      	str	r0, [sp, #28]
 80103f4:	4620      	mov	r0, r4
 80103f6:	f000 febd 	bl	8011174 <_Bfree>
 80103fa:	9b07      	ldr	r3, [sp, #28]
 80103fc:	469b      	mov	fp, r3
 80103fe:	9b06      	ldr	r3, [sp, #24]
 8010400:	1b9a      	subs	r2, r3, r6
 8010402:	d004      	beq.n	801040e <_dtoa_r+0x7ce>
 8010404:	4659      	mov	r1, fp
 8010406:	4620      	mov	r0, r4
 8010408:	f001 f876 	bl	80114f8 <__pow5mult>
 801040c:	4683      	mov	fp, r0
 801040e:	2101      	movs	r1, #1
 8010410:	4620      	mov	r0, r4
 8010412:	f000 ffb5 	bl	8011380 <__i2b>
 8010416:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010418:	2b00      	cmp	r3, #0
 801041a:	4606      	mov	r6, r0
 801041c:	dd7c      	ble.n	8010518 <_dtoa_r+0x8d8>
 801041e:	461a      	mov	r2, r3
 8010420:	4601      	mov	r1, r0
 8010422:	4620      	mov	r0, r4
 8010424:	f001 f868 	bl	80114f8 <__pow5mult>
 8010428:	9b05      	ldr	r3, [sp, #20]
 801042a:	2b01      	cmp	r3, #1
 801042c:	4606      	mov	r6, r0
 801042e:	dd76      	ble.n	801051e <_dtoa_r+0x8de>
 8010430:	2300      	movs	r3, #0
 8010432:	9306      	str	r3, [sp, #24]
 8010434:	6933      	ldr	r3, [r6, #16]
 8010436:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801043a:	6918      	ldr	r0, [r3, #16]
 801043c:	f000 ff50 	bl	80112e0 <__hi0bits>
 8010440:	f1c0 0020 	rsb	r0, r0, #32
 8010444:	9b04      	ldr	r3, [sp, #16]
 8010446:	4418      	add	r0, r3
 8010448:	f010 001f 	ands.w	r0, r0, #31
 801044c:	f000 8086 	beq.w	801055c <_dtoa_r+0x91c>
 8010450:	f1c0 0320 	rsb	r3, r0, #32
 8010454:	2b04      	cmp	r3, #4
 8010456:	dd7f      	ble.n	8010558 <_dtoa_r+0x918>
 8010458:	f1c0 001c 	rsb	r0, r0, #28
 801045c:	9b04      	ldr	r3, [sp, #16]
 801045e:	4403      	add	r3, r0
 8010460:	4480      	add	r8, r0
 8010462:	4405      	add	r5, r0
 8010464:	9304      	str	r3, [sp, #16]
 8010466:	f1b8 0f00 	cmp.w	r8, #0
 801046a:	dd05      	ble.n	8010478 <_dtoa_r+0x838>
 801046c:	4659      	mov	r1, fp
 801046e:	4642      	mov	r2, r8
 8010470:	4620      	mov	r0, r4
 8010472:	f001 f89b 	bl	80115ac <__lshift>
 8010476:	4683      	mov	fp, r0
 8010478:	9b04      	ldr	r3, [sp, #16]
 801047a:	2b00      	cmp	r3, #0
 801047c:	dd05      	ble.n	801048a <_dtoa_r+0x84a>
 801047e:	4631      	mov	r1, r6
 8010480:	461a      	mov	r2, r3
 8010482:	4620      	mov	r0, r4
 8010484:	f001 f892 	bl	80115ac <__lshift>
 8010488:	4606      	mov	r6, r0
 801048a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801048c:	2b00      	cmp	r3, #0
 801048e:	d069      	beq.n	8010564 <_dtoa_r+0x924>
 8010490:	4631      	mov	r1, r6
 8010492:	4658      	mov	r0, fp
 8010494:	f001 f8f6 	bl	8011684 <__mcmp>
 8010498:	2800      	cmp	r0, #0
 801049a:	da63      	bge.n	8010564 <_dtoa_r+0x924>
 801049c:	2300      	movs	r3, #0
 801049e:	4659      	mov	r1, fp
 80104a0:	220a      	movs	r2, #10
 80104a2:	4620      	mov	r0, r4
 80104a4:	f000 fe88 	bl	80111b8 <__multadd>
 80104a8:	9b08      	ldr	r3, [sp, #32]
 80104aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80104ae:	4683      	mov	fp, r0
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	f000 818f 	beq.w	80107d4 <_dtoa_r+0xb94>
 80104b6:	4639      	mov	r1, r7
 80104b8:	2300      	movs	r3, #0
 80104ba:	220a      	movs	r2, #10
 80104bc:	4620      	mov	r0, r4
 80104be:	f000 fe7b 	bl	80111b8 <__multadd>
 80104c2:	f1b9 0f00 	cmp.w	r9, #0
 80104c6:	4607      	mov	r7, r0
 80104c8:	f300 808e 	bgt.w	80105e8 <_dtoa_r+0x9a8>
 80104cc:	9b05      	ldr	r3, [sp, #20]
 80104ce:	2b02      	cmp	r3, #2
 80104d0:	dc50      	bgt.n	8010574 <_dtoa_r+0x934>
 80104d2:	e089      	b.n	80105e8 <_dtoa_r+0x9a8>
 80104d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80104d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80104da:	e75d      	b.n	8010398 <_dtoa_r+0x758>
 80104dc:	9b01      	ldr	r3, [sp, #4]
 80104de:	1e5e      	subs	r6, r3, #1
 80104e0:	9b06      	ldr	r3, [sp, #24]
 80104e2:	42b3      	cmp	r3, r6
 80104e4:	bfbf      	itttt	lt
 80104e6:	9b06      	ldrlt	r3, [sp, #24]
 80104e8:	9606      	strlt	r6, [sp, #24]
 80104ea:	1af2      	sublt	r2, r6, r3
 80104ec:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80104ee:	bfb6      	itet	lt
 80104f0:	189b      	addlt	r3, r3, r2
 80104f2:	1b9e      	subge	r6, r3, r6
 80104f4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80104f6:	9b01      	ldr	r3, [sp, #4]
 80104f8:	bfb8      	it	lt
 80104fa:	2600      	movlt	r6, #0
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	bfb5      	itete	lt
 8010500:	eba8 0503 	sublt.w	r5, r8, r3
 8010504:	9b01      	ldrge	r3, [sp, #4]
 8010506:	2300      	movlt	r3, #0
 8010508:	4645      	movge	r5, r8
 801050a:	e747      	b.n	801039c <_dtoa_r+0x75c>
 801050c:	9e06      	ldr	r6, [sp, #24]
 801050e:	9f08      	ldr	r7, [sp, #32]
 8010510:	4645      	mov	r5, r8
 8010512:	e74c      	b.n	80103ae <_dtoa_r+0x76e>
 8010514:	9a06      	ldr	r2, [sp, #24]
 8010516:	e775      	b.n	8010404 <_dtoa_r+0x7c4>
 8010518:	9b05      	ldr	r3, [sp, #20]
 801051a:	2b01      	cmp	r3, #1
 801051c:	dc18      	bgt.n	8010550 <_dtoa_r+0x910>
 801051e:	9b02      	ldr	r3, [sp, #8]
 8010520:	b9b3      	cbnz	r3, 8010550 <_dtoa_r+0x910>
 8010522:	9b03      	ldr	r3, [sp, #12]
 8010524:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010528:	b9a3      	cbnz	r3, 8010554 <_dtoa_r+0x914>
 801052a:	9b03      	ldr	r3, [sp, #12]
 801052c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010530:	0d1b      	lsrs	r3, r3, #20
 8010532:	051b      	lsls	r3, r3, #20
 8010534:	b12b      	cbz	r3, 8010542 <_dtoa_r+0x902>
 8010536:	9b04      	ldr	r3, [sp, #16]
 8010538:	3301      	adds	r3, #1
 801053a:	9304      	str	r3, [sp, #16]
 801053c:	f108 0801 	add.w	r8, r8, #1
 8010540:	2301      	movs	r3, #1
 8010542:	9306      	str	r3, [sp, #24]
 8010544:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010546:	2b00      	cmp	r3, #0
 8010548:	f47f af74 	bne.w	8010434 <_dtoa_r+0x7f4>
 801054c:	2001      	movs	r0, #1
 801054e:	e779      	b.n	8010444 <_dtoa_r+0x804>
 8010550:	2300      	movs	r3, #0
 8010552:	e7f6      	b.n	8010542 <_dtoa_r+0x902>
 8010554:	9b02      	ldr	r3, [sp, #8]
 8010556:	e7f4      	b.n	8010542 <_dtoa_r+0x902>
 8010558:	d085      	beq.n	8010466 <_dtoa_r+0x826>
 801055a:	4618      	mov	r0, r3
 801055c:	301c      	adds	r0, #28
 801055e:	e77d      	b.n	801045c <_dtoa_r+0x81c>
 8010560:	40240000 	.word	0x40240000
 8010564:	9b01      	ldr	r3, [sp, #4]
 8010566:	2b00      	cmp	r3, #0
 8010568:	dc38      	bgt.n	80105dc <_dtoa_r+0x99c>
 801056a:	9b05      	ldr	r3, [sp, #20]
 801056c:	2b02      	cmp	r3, #2
 801056e:	dd35      	ble.n	80105dc <_dtoa_r+0x99c>
 8010570:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8010574:	f1b9 0f00 	cmp.w	r9, #0
 8010578:	d10d      	bne.n	8010596 <_dtoa_r+0x956>
 801057a:	4631      	mov	r1, r6
 801057c:	464b      	mov	r3, r9
 801057e:	2205      	movs	r2, #5
 8010580:	4620      	mov	r0, r4
 8010582:	f000 fe19 	bl	80111b8 <__multadd>
 8010586:	4601      	mov	r1, r0
 8010588:	4606      	mov	r6, r0
 801058a:	4658      	mov	r0, fp
 801058c:	f001 f87a 	bl	8011684 <__mcmp>
 8010590:	2800      	cmp	r0, #0
 8010592:	f73f adbd 	bgt.w	8010110 <_dtoa_r+0x4d0>
 8010596:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010598:	9d00      	ldr	r5, [sp, #0]
 801059a:	ea6f 0a03 	mvn.w	sl, r3
 801059e:	f04f 0800 	mov.w	r8, #0
 80105a2:	4631      	mov	r1, r6
 80105a4:	4620      	mov	r0, r4
 80105a6:	f000 fde5 	bl	8011174 <_Bfree>
 80105aa:	2f00      	cmp	r7, #0
 80105ac:	f43f aeb4 	beq.w	8010318 <_dtoa_r+0x6d8>
 80105b0:	f1b8 0f00 	cmp.w	r8, #0
 80105b4:	d005      	beq.n	80105c2 <_dtoa_r+0x982>
 80105b6:	45b8      	cmp	r8, r7
 80105b8:	d003      	beq.n	80105c2 <_dtoa_r+0x982>
 80105ba:	4641      	mov	r1, r8
 80105bc:	4620      	mov	r0, r4
 80105be:	f000 fdd9 	bl	8011174 <_Bfree>
 80105c2:	4639      	mov	r1, r7
 80105c4:	4620      	mov	r0, r4
 80105c6:	f000 fdd5 	bl	8011174 <_Bfree>
 80105ca:	e6a5      	b.n	8010318 <_dtoa_r+0x6d8>
 80105cc:	2600      	movs	r6, #0
 80105ce:	4637      	mov	r7, r6
 80105d0:	e7e1      	b.n	8010596 <_dtoa_r+0x956>
 80105d2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80105d4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80105d8:	4637      	mov	r7, r6
 80105da:	e599      	b.n	8010110 <_dtoa_r+0x4d0>
 80105dc:	9b08      	ldr	r3, [sp, #32]
 80105de:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	f000 80fd 	beq.w	80107e2 <_dtoa_r+0xba2>
 80105e8:	2d00      	cmp	r5, #0
 80105ea:	dd05      	ble.n	80105f8 <_dtoa_r+0x9b8>
 80105ec:	4639      	mov	r1, r7
 80105ee:	462a      	mov	r2, r5
 80105f0:	4620      	mov	r0, r4
 80105f2:	f000 ffdb 	bl	80115ac <__lshift>
 80105f6:	4607      	mov	r7, r0
 80105f8:	9b06      	ldr	r3, [sp, #24]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d05c      	beq.n	80106b8 <_dtoa_r+0xa78>
 80105fe:	6879      	ldr	r1, [r7, #4]
 8010600:	4620      	mov	r0, r4
 8010602:	f000 fd77 	bl	80110f4 <_Balloc>
 8010606:	4605      	mov	r5, r0
 8010608:	b928      	cbnz	r0, 8010616 <_dtoa_r+0x9d6>
 801060a:	4b80      	ldr	r3, [pc, #512]	; (801080c <_dtoa_r+0xbcc>)
 801060c:	4602      	mov	r2, r0
 801060e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010612:	f7ff bb2e 	b.w	800fc72 <_dtoa_r+0x32>
 8010616:	693a      	ldr	r2, [r7, #16]
 8010618:	3202      	adds	r2, #2
 801061a:	0092      	lsls	r2, r2, #2
 801061c:	f107 010c 	add.w	r1, r7, #12
 8010620:	300c      	adds	r0, #12
 8010622:	f7fd fbde 	bl	800dde2 <memcpy>
 8010626:	2201      	movs	r2, #1
 8010628:	4629      	mov	r1, r5
 801062a:	4620      	mov	r0, r4
 801062c:	f000 ffbe 	bl	80115ac <__lshift>
 8010630:	9b00      	ldr	r3, [sp, #0]
 8010632:	3301      	adds	r3, #1
 8010634:	9301      	str	r3, [sp, #4]
 8010636:	9b00      	ldr	r3, [sp, #0]
 8010638:	444b      	add	r3, r9
 801063a:	9307      	str	r3, [sp, #28]
 801063c:	9b02      	ldr	r3, [sp, #8]
 801063e:	f003 0301 	and.w	r3, r3, #1
 8010642:	46b8      	mov	r8, r7
 8010644:	9306      	str	r3, [sp, #24]
 8010646:	4607      	mov	r7, r0
 8010648:	9b01      	ldr	r3, [sp, #4]
 801064a:	4631      	mov	r1, r6
 801064c:	3b01      	subs	r3, #1
 801064e:	4658      	mov	r0, fp
 8010650:	9302      	str	r3, [sp, #8]
 8010652:	f7ff fa69 	bl	800fb28 <quorem>
 8010656:	4603      	mov	r3, r0
 8010658:	3330      	adds	r3, #48	; 0x30
 801065a:	9004      	str	r0, [sp, #16]
 801065c:	4641      	mov	r1, r8
 801065e:	4658      	mov	r0, fp
 8010660:	9308      	str	r3, [sp, #32]
 8010662:	f001 f80f 	bl	8011684 <__mcmp>
 8010666:	463a      	mov	r2, r7
 8010668:	4681      	mov	r9, r0
 801066a:	4631      	mov	r1, r6
 801066c:	4620      	mov	r0, r4
 801066e:	f001 f825 	bl	80116bc <__mdiff>
 8010672:	68c2      	ldr	r2, [r0, #12]
 8010674:	9b08      	ldr	r3, [sp, #32]
 8010676:	4605      	mov	r5, r0
 8010678:	bb02      	cbnz	r2, 80106bc <_dtoa_r+0xa7c>
 801067a:	4601      	mov	r1, r0
 801067c:	4658      	mov	r0, fp
 801067e:	f001 f801 	bl	8011684 <__mcmp>
 8010682:	9b08      	ldr	r3, [sp, #32]
 8010684:	4602      	mov	r2, r0
 8010686:	4629      	mov	r1, r5
 8010688:	4620      	mov	r0, r4
 801068a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801068e:	f000 fd71 	bl	8011174 <_Bfree>
 8010692:	9b05      	ldr	r3, [sp, #20]
 8010694:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010696:	9d01      	ldr	r5, [sp, #4]
 8010698:	ea43 0102 	orr.w	r1, r3, r2
 801069c:	9b06      	ldr	r3, [sp, #24]
 801069e:	430b      	orrs	r3, r1
 80106a0:	9b08      	ldr	r3, [sp, #32]
 80106a2:	d10d      	bne.n	80106c0 <_dtoa_r+0xa80>
 80106a4:	2b39      	cmp	r3, #57	; 0x39
 80106a6:	d029      	beq.n	80106fc <_dtoa_r+0xabc>
 80106a8:	f1b9 0f00 	cmp.w	r9, #0
 80106ac:	dd01      	ble.n	80106b2 <_dtoa_r+0xa72>
 80106ae:	9b04      	ldr	r3, [sp, #16]
 80106b0:	3331      	adds	r3, #49	; 0x31
 80106b2:	9a02      	ldr	r2, [sp, #8]
 80106b4:	7013      	strb	r3, [r2, #0]
 80106b6:	e774      	b.n	80105a2 <_dtoa_r+0x962>
 80106b8:	4638      	mov	r0, r7
 80106ba:	e7b9      	b.n	8010630 <_dtoa_r+0x9f0>
 80106bc:	2201      	movs	r2, #1
 80106be:	e7e2      	b.n	8010686 <_dtoa_r+0xa46>
 80106c0:	f1b9 0f00 	cmp.w	r9, #0
 80106c4:	db06      	blt.n	80106d4 <_dtoa_r+0xa94>
 80106c6:	9905      	ldr	r1, [sp, #20]
 80106c8:	ea41 0909 	orr.w	r9, r1, r9
 80106cc:	9906      	ldr	r1, [sp, #24]
 80106ce:	ea59 0101 	orrs.w	r1, r9, r1
 80106d2:	d120      	bne.n	8010716 <_dtoa_r+0xad6>
 80106d4:	2a00      	cmp	r2, #0
 80106d6:	ddec      	ble.n	80106b2 <_dtoa_r+0xa72>
 80106d8:	4659      	mov	r1, fp
 80106da:	2201      	movs	r2, #1
 80106dc:	4620      	mov	r0, r4
 80106de:	9301      	str	r3, [sp, #4]
 80106e0:	f000 ff64 	bl	80115ac <__lshift>
 80106e4:	4631      	mov	r1, r6
 80106e6:	4683      	mov	fp, r0
 80106e8:	f000 ffcc 	bl	8011684 <__mcmp>
 80106ec:	2800      	cmp	r0, #0
 80106ee:	9b01      	ldr	r3, [sp, #4]
 80106f0:	dc02      	bgt.n	80106f8 <_dtoa_r+0xab8>
 80106f2:	d1de      	bne.n	80106b2 <_dtoa_r+0xa72>
 80106f4:	07da      	lsls	r2, r3, #31
 80106f6:	d5dc      	bpl.n	80106b2 <_dtoa_r+0xa72>
 80106f8:	2b39      	cmp	r3, #57	; 0x39
 80106fa:	d1d8      	bne.n	80106ae <_dtoa_r+0xa6e>
 80106fc:	9a02      	ldr	r2, [sp, #8]
 80106fe:	2339      	movs	r3, #57	; 0x39
 8010700:	7013      	strb	r3, [r2, #0]
 8010702:	462b      	mov	r3, r5
 8010704:	461d      	mov	r5, r3
 8010706:	3b01      	subs	r3, #1
 8010708:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801070c:	2a39      	cmp	r2, #57	; 0x39
 801070e:	d050      	beq.n	80107b2 <_dtoa_r+0xb72>
 8010710:	3201      	adds	r2, #1
 8010712:	701a      	strb	r2, [r3, #0]
 8010714:	e745      	b.n	80105a2 <_dtoa_r+0x962>
 8010716:	2a00      	cmp	r2, #0
 8010718:	dd03      	ble.n	8010722 <_dtoa_r+0xae2>
 801071a:	2b39      	cmp	r3, #57	; 0x39
 801071c:	d0ee      	beq.n	80106fc <_dtoa_r+0xabc>
 801071e:	3301      	adds	r3, #1
 8010720:	e7c7      	b.n	80106b2 <_dtoa_r+0xa72>
 8010722:	9a01      	ldr	r2, [sp, #4]
 8010724:	9907      	ldr	r1, [sp, #28]
 8010726:	f802 3c01 	strb.w	r3, [r2, #-1]
 801072a:	428a      	cmp	r2, r1
 801072c:	d02a      	beq.n	8010784 <_dtoa_r+0xb44>
 801072e:	4659      	mov	r1, fp
 8010730:	2300      	movs	r3, #0
 8010732:	220a      	movs	r2, #10
 8010734:	4620      	mov	r0, r4
 8010736:	f000 fd3f 	bl	80111b8 <__multadd>
 801073a:	45b8      	cmp	r8, r7
 801073c:	4683      	mov	fp, r0
 801073e:	f04f 0300 	mov.w	r3, #0
 8010742:	f04f 020a 	mov.w	r2, #10
 8010746:	4641      	mov	r1, r8
 8010748:	4620      	mov	r0, r4
 801074a:	d107      	bne.n	801075c <_dtoa_r+0xb1c>
 801074c:	f000 fd34 	bl	80111b8 <__multadd>
 8010750:	4680      	mov	r8, r0
 8010752:	4607      	mov	r7, r0
 8010754:	9b01      	ldr	r3, [sp, #4]
 8010756:	3301      	adds	r3, #1
 8010758:	9301      	str	r3, [sp, #4]
 801075a:	e775      	b.n	8010648 <_dtoa_r+0xa08>
 801075c:	f000 fd2c 	bl	80111b8 <__multadd>
 8010760:	4639      	mov	r1, r7
 8010762:	4680      	mov	r8, r0
 8010764:	2300      	movs	r3, #0
 8010766:	220a      	movs	r2, #10
 8010768:	4620      	mov	r0, r4
 801076a:	f000 fd25 	bl	80111b8 <__multadd>
 801076e:	4607      	mov	r7, r0
 8010770:	e7f0      	b.n	8010754 <_dtoa_r+0xb14>
 8010772:	f1b9 0f00 	cmp.w	r9, #0
 8010776:	9a00      	ldr	r2, [sp, #0]
 8010778:	bfcc      	ite	gt
 801077a:	464d      	movgt	r5, r9
 801077c:	2501      	movle	r5, #1
 801077e:	4415      	add	r5, r2
 8010780:	f04f 0800 	mov.w	r8, #0
 8010784:	4659      	mov	r1, fp
 8010786:	2201      	movs	r2, #1
 8010788:	4620      	mov	r0, r4
 801078a:	9301      	str	r3, [sp, #4]
 801078c:	f000 ff0e 	bl	80115ac <__lshift>
 8010790:	4631      	mov	r1, r6
 8010792:	4683      	mov	fp, r0
 8010794:	f000 ff76 	bl	8011684 <__mcmp>
 8010798:	2800      	cmp	r0, #0
 801079a:	dcb2      	bgt.n	8010702 <_dtoa_r+0xac2>
 801079c:	d102      	bne.n	80107a4 <_dtoa_r+0xb64>
 801079e:	9b01      	ldr	r3, [sp, #4]
 80107a0:	07db      	lsls	r3, r3, #31
 80107a2:	d4ae      	bmi.n	8010702 <_dtoa_r+0xac2>
 80107a4:	462b      	mov	r3, r5
 80107a6:	461d      	mov	r5, r3
 80107a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80107ac:	2a30      	cmp	r2, #48	; 0x30
 80107ae:	d0fa      	beq.n	80107a6 <_dtoa_r+0xb66>
 80107b0:	e6f7      	b.n	80105a2 <_dtoa_r+0x962>
 80107b2:	9a00      	ldr	r2, [sp, #0]
 80107b4:	429a      	cmp	r2, r3
 80107b6:	d1a5      	bne.n	8010704 <_dtoa_r+0xac4>
 80107b8:	f10a 0a01 	add.w	sl, sl, #1
 80107bc:	2331      	movs	r3, #49	; 0x31
 80107be:	e779      	b.n	80106b4 <_dtoa_r+0xa74>
 80107c0:	4b13      	ldr	r3, [pc, #76]	; (8010810 <_dtoa_r+0xbd0>)
 80107c2:	f7ff baaf 	b.w	800fd24 <_dtoa_r+0xe4>
 80107c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	f47f aa86 	bne.w	800fcda <_dtoa_r+0x9a>
 80107ce:	4b11      	ldr	r3, [pc, #68]	; (8010814 <_dtoa_r+0xbd4>)
 80107d0:	f7ff baa8 	b.w	800fd24 <_dtoa_r+0xe4>
 80107d4:	f1b9 0f00 	cmp.w	r9, #0
 80107d8:	dc03      	bgt.n	80107e2 <_dtoa_r+0xba2>
 80107da:	9b05      	ldr	r3, [sp, #20]
 80107dc:	2b02      	cmp	r3, #2
 80107de:	f73f aec9 	bgt.w	8010574 <_dtoa_r+0x934>
 80107e2:	9d00      	ldr	r5, [sp, #0]
 80107e4:	4631      	mov	r1, r6
 80107e6:	4658      	mov	r0, fp
 80107e8:	f7ff f99e 	bl	800fb28 <quorem>
 80107ec:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80107f0:	f805 3b01 	strb.w	r3, [r5], #1
 80107f4:	9a00      	ldr	r2, [sp, #0]
 80107f6:	1aaa      	subs	r2, r5, r2
 80107f8:	4591      	cmp	r9, r2
 80107fa:	ddba      	ble.n	8010772 <_dtoa_r+0xb32>
 80107fc:	4659      	mov	r1, fp
 80107fe:	2300      	movs	r3, #0
 8010800:	220a      	movs	r2, #10
 8010802:	4620      	mov	r0, r4
 8010804:	f000 fcd8 	bl	80111b8 <__multadd>
 8010808:	4683      	mov	fp, r0
 801080a:	e7eb      	b.n	80107e4 <_dtoa_r+0xba4>
 801080c:	080143cc 	.word	0x080143cc
 8010810:	080141cc 	.word	0x080141cc
 8010814:	08014349 	.word	0x08014349

08010818 <__sflush_r>:
 8010818:	898a      	ldrh	r2, [r1, #12]
 801081a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801081e:	4605      	mov	r5, r0
 8010820:	0710      	lsls	r0, r2, #28
 8010822:	460c      	mov	r4, r1
 8010824:	d458      	bmi.n	80108d8 <__sflush_r+0xc0>
 8010826:	684b      	ldr	r3, [r1, #4]
 8010828:	2b00      	cmp	r3, #0
 801082a:	dc05      	bgt.n	8010838 <__sflush_r+0x20>
 801082c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801082e:	2b00      	cmp	r3, #0
 8010830:	dc02      	bgt.n	8010838 <__sflush_r+0x20>
 8010832:	2000      	movs	r0, #0
 8010834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010838:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801083a:	2e00      	cmp	r6, #0
 801083c:	d0f9      	beq.n	8010832 <__sflush_r+0x1a>
 801083e:	2300      	movs	r3, #0
 8010840:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010844:	682f      	ldr	r7, [r5, #0]
 8010846:	602b      	str	r3, [r5, #0]
 8010848:	d032      	beq.n	80108b0 <__sflush_r+0x98>
 801084a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801084c:	89a3      	ldrh	r3, [r4, #12]
 801084e:	075a      	lsls	r2, r3, #29
 8010850:	d505      	bpl.n	801085e <__sflush_r+0x46>
 8010852:	6863      	ldr	r3, [r4, #4]
 8010854:	1ac0      	subs	r0, r0, r3
 8010856:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010858:	b10b      	cbz	r3, 801085e <__sflush_r+0x46>
 801085a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801085c:	1ac0      	subs	r0, r0, r3
 801085e:	2300      	movs	r3, #0
 8010860:	4602      	mov	r2, r0
 8010862:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010864:	6a21      	ldr	r1, [r4, #32]
 8010866:	4628      	mov	r0, r5
 8010868:	47b0      	blx	r6
 801086a:	1c43      	adds	r3, r0, #1
 801086c:	89a3      	ldrh	r3, [r4, #12]
 801086e:	d106      	bne.n	801087e <__sflush_r+0x66>
 8010870:	6829      	ldr	r1, [r5, #0]
 8010872:	291d      	cmp	r1, #29
 8010874:	d82c      	bhi.n	80108d0 <__sflush_r+0xb8>
 8010876:	4a2a      	ldr	r2, [pc, #168]	; (8010920 <__sflush_r+0x108>)
 8010878:	40ca      	lsrs	r2, r1
 801087a:	07d6      	lsls	r6, r2, #31
 801087c:	d528      	bpl.n	80108d0 <__sflush_r+0xb8>
 801087e:	2200      	movs	r2, #0
 8010880:	6062      	str	r2, [r4, #4]
 8010882:	04d9      	lsls	r1, r3, #19
 8010884:	6922      	ldr	r2, [r4, #16]
 8010886:	6022      	str	r2, [r4, #0]
 8010888:	d504      	bpl.n	8010894 <__sflush_r+0x7c>
 801088a:	1c42      	adds	r2, r0, #1
 801088c:	d101      	bne.n	8010892 <__sflush_r+0x7a>
 801088e:	682b      	ldr	r3, [r5, #0]
 8010890:	b903      	cbnz	r3, 8010894 <__sflush_r+0x7c>
 8010892:	6560      	str	r0, [r4, #84]	; 0x54
 8010894:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010896:	602f      	str	r7, [r5, #0]
 8010898:	2900      	cmp	r1, #0
 801089a:	d0ca      	beq.n	8010832 <__sflush_r+0x1a>
 801089c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80108a0:	4299      	cmp	r1, r3
 80108a2:	d002      	beq.n	80108aa <__sflush_r+0x92>
 80108a4:	4628      	mov	r0, r5
 80108a6:	f001 f8ef 	bl	8011a88 <_free_r>
 80108aa:	2000      	movs	r0, #0
 80108ac:	6360      	str	r0, [r4, #52]	; 0x34
 80108ae:	e7c1      	b.n	8010834 <__sflush_r+0x1c>
 80108b0:	6a21      	ldr	r1, [r4, #32]
 80108b2:	2301      	movs	r3, #1
 80108b4:	4628      	mov	r0, r5
 80108b6:	47b0      	blx	r6
 80108b8:	1c41      	adds	r1, r0, #1
 80108ba:	d1c7      	bne.n	801084c <__sflush_r+0x34>
 80108bc:	682b      	ldr	r3, [r5, #0]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d0c4      	beq.n	801084c <__sflush_r+0x34>
 80108c2:	2b1d      	cmp	r3, #29
 80108c4:	d001      	beq.n	80108ca <__sflush_r+0xb2>
 80108c6:	2b16      	cmp	r3, #22
 80108c8:	d101      	bne.n	80108ce <__sflush_r+0xb6>
 80108ca:	602f      	str	r7, [r5, #0]
 80108cc:	e7b1      	b.n	8010832 <__sflush_r+0x1a>
 80108ce:	89a3      	ldrh	r3, [r4, #12]
 80108d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80108d4:	81a3      	strh	r3, [r4, #12]
 80108d6:	e7ad      	b.n	8010834 <__sflush_r+0x1c>
 80108d8:	690f      	ldr	r7, [r1, #16]
 80108da:	2f00      	cmp	r7, #0
 80108dc:	d0a9      	beq.n	8010832 <__sflush_r+0x1a>
 80108de:	0793      	lsls	r3, r2, #30
 80108e0:	680e      	ldr	r6, [r1, #0]
 80108e2:	bf08      	it	eq
 80108e4:	694b      	ldreq	r3, [r1, #20]
 80108e6:	600f      	str	r7, [r1, #0]
 80108e8:	bf18      	it	ne
 80108ea:	2300      	movne	r3, #0
 80108ec:	eba6 0807 	sub.w	r8, r6, r7
 80108f0:	608b      	str	r3, [r1, #8]
 80108f2:	f1b8 0f00 	cmp.w	r8, #0
 80108f6:	dd9c      	ble.n	8010832 <__sflush_r+0x1a>
 80108f8:	6a21      	ldr	r1, [r4, #32]
 80108fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80108fc:	4643      	mov	r3, r8
 80108fe:	463a      	mov	r2, r7
 8010900:	4628      	mov	r0, r5
 8010902:	47b0      	blx	r6
 8010904:	2800      	cmp	r0, #0
 8010906:	dc06      	bgt.n	8010916 <__sflush_r+0xfe>
 8010908:	89a3      	ldrh	r3, [r4, #12]
 801090a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801090e:	81a3      	strh	r3, [r4, #12]
 8010910:	f04f 30ff 	mov.w	r0, #4294967295
 8010914:	e78e      	b.n	8010834 <__sflush_r+0x1c>
 8010916:	4407      	add	r7, r0
 8010918:	eba8 0800 	sub.w	r8, r8, r0
 801091c:	e7e9      	b.n	80108f2 <__sflush_r+0xda>
 801091e:	bf00      	nop
 8010920:	20400001 	.word	0x20400001

08010924 <_fflush_r>:
 8010924:	b538      	push	{r3, r4, r5, lr}
 8010926:	690b      	ldr	r3, [r1, #16]
 8010928:	4605      	mov	r5, r0
 801092a:	460c      	mov	r4, r1
 801092c:	b913      	cbnz	r3, 8010934 <_fflush_r+0x10>
 801092e:	2500      	movs	r5, #0
 8010930:	4628      	mov	r0, r5
 8010932:	bd38      	pop	{r3, r4, r5, pc}
 8010934:	b118      	cbz	r0, 801093e <_fflush_r+0x1a>
 8010936:	6983      	ldr	r3, [r0, #24]
 8010938:	b90b      	cbnz	r3, 801093e <_fflush_r+0x1a>
 801093a:	f7fd f98d 	bl	800dc58 <__sinit>
 801093e:	4b14      	ldr	r3, [pc, #80]	; (8010990 <_fflush_r+0x6c>)
 8010940:	429c      	cmp	r4, r3
 8010942:	d11b      	bne.n	801097c <_fflush_r+0x58>
 8010944:	686c      	ldr	r4, [r5, #4]
 8010946:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801094a:	2b00      	cmp	r3, #0
 801094c:	d0ef      	beq.n	801092e <_fflush_r+0xa>
 801094e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010950:	07d0      	lsls	r0, r2, #31
 8010952:	d404      	bmi.n	801095e <_fflush_r+0x3a>
 8010954:	0599      	lsls	r1, r3, #22
 8010956:	d402      	bmi.n	801095e <_fflush_r+0x3a>
 8010958:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801095a:	f7fd fa40 	bl	800ddde <__retarget_lock_acquire_recursive>
 801095e:	4628      	mov	r0, r5
 8010960:	4621      	mov	r1, r4
 8010962:	f7ff ff59 	bl	8010818 <__sflush_r>
 8010966:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010968:	07da      	lsls	r2, r3, #31
 801096a:	4605      	mov	r5, r0
 801096c:	d4e0      	bmi.n	8010930 <_fflush_r+0xc>
 801096e:	89a3      	ldrh	r3, [r4, #12]
 8010970:	059b      	lsls	r3, r3, #22
 8010972:	d4dd      	bmi.n	8010930 <_fflush_r+0xc>
 8010974:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010976:	f7fd fa33 	bl	800dde0 <__retarget_lock_release_recursive>
 801097a:	e7d9      	b.n	8010930 <_fflush_r+0xc>
 801097c:	4b05      	ldr	r3, [pc, #20]	; (8010994 <_fflush_r+0x70>)
 801097e:	429c      	cmp	r4, r3
 8010980:	d101      	bne.n	8010986 <_fflush_r+0x62>
 8010982:	68ac      	ldr	r4, [r5, #8]
 8010984:	e7df      	b.n	8010946 <_fflush_r+0x22>
 8010986:	4b04      	ldr	r3, [pc, #16]	; (8010998 <_fflush_r+0x74>)
 8010988:	429c      	cmp	r4, r3
 801098a:	bf08      	it	eq
 801098c:	68ec      	ldreq	r4, [r5, #12]
 801098e:	e7da      	b.n	8010946 <_fflush_r+0x22>
 8010990:	08014178 	.word	0x08014178
 8010994:	08014198 	.word	0x08014198
 8010998:	08014158 	.word	0x08014158

0801099c <rshift>:
 801099c:	6903      	ldr	r3, [r0, #16]
 801099e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80109a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80109a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80109aa:	f100 0414 	add.w	r4, r0, #20
 80109ae:	dd45      	ble.n	8010a3c <rshift+0xa0>
 80109b0:	f011 011f 	ands.w	r1, r1, #31
 80109b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80109b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80109bc:	d10c      	bne.n	80109d8 <rshift+0x3c>
 80109be:	f100 0710 	add.w	r7, r0, #16
 80109c2:	4629      	mov	r1, r5
 80109c4:	42b1      	cmp	r1, r6
 80109c6:	d334      	bcc.n	8010a32 <rshift+0x96>
 80109c8:	1a9b      	subs	r3, r3, r2
 80109ca:	009b      	lsls	r3, r3, #2
 80109cc:	1eea      	subs	r2, r5, #3
 80109ce:	4296      	cmp	r6, r2
 80109d0:	bf38      	it	cc
 80109d2:	2300      	movcc	r3, #0
 80109d4:	4423      	add	r3, r4
 80109d6:	e015      	b.n	8010a04 <rshift+0x68>
 80109d8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80109dc:	f1c1 0820 	rsb	r8, r1, #32
 80109e0:	40cf      	lsrs	r7, r1
 80109e2:	f105 0e04 	add.w	lr, r5, #4
 80109e6:	46a1      	mov	r9, r4
 80109e8:	4576      	cmp	r6, lr
 80109ea:	46f4      	mov	ip, lr
 80109ec:	d815      	bhi.n	8010a1a <rshift+0x7e>
 80109ee:	1a9b      	subs	r3, r3, r2
 80109f0:	009a      	lsls	r2, r3, #2
 80109f2:	3a04      	subs	r2, #4
 80109f4:	3501      	adds	r5, #1
 80109f6:	42ae      	cmp	r6, r5
 80109f8:	bf38      	it	cc
 80109fa:	2200      	movcc	r2, #0
 80109fc:	18a3      	adds	r3, r4, r2
 80109fe:	50a7      	str	r7, [r4, r2]
 8010a00:	b107      	cbz	r7, 8010a04 <rshift+0x68>
 8010a02:	3304      	adds	r3, #4
 8010a04:	1b1a      	subs	r2, r3, r4
 8010a06:	42a3      	cmp	r3, r4
 8010a08:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010a0c:	bf08      	it	eq
 8010a0e:	2300      	moveq	r3, #0
 8010a10:	6102      	str	r2, [r0, #16]
 8010a12:	bf08      	it	eq
 8010a14:	6143      	streq	r3, [r0, #20]
 8010a16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010a1a:	f8dc c000 	ldr.w	ip, [ip]
 8010a1e:	fa0c fc08 	lsl.w	ip, ip, r8
 8010a22:	ea4c 0707 	orr.w	r7, ip, r7
 8010a26:	f849 7b04 	str.w	r7, [r9], #4
 8010a2a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010a2e:	40cf      	lsrs	r7, r1
 8010a30:	e7da      	b.n	80109e8 <rshift+0x4c>
 8010a32:	f851 cb04 	ldr.w	ip, [r1], #4
 8010a36:	f847 cf04 	str.w	ip, [r7, #4]!
 8010a3a:	e7c3      	b.n	80109c4 <rshift+0x28>
 8010a3c:	4623      	mov	r3, r4
 8010a3e:	e7e1      	b.n	8010a04 <rshift+0x68>

08010a40 <__hexdig_fun>:
 8010a40:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010a44:	2b09      	cmp	r3, #9
 8010a46:	d802      	bhi.n	8010a4e <__hexdig_fun+0xe>
 8010a48:	3820      	subs	r0, #32
 8010a4a:	b2c0      	uxtb	r0, r0
 8010a4c:	4770      	bx	lr
 8010a4e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010a52:	2b05      	cmp	r3, #5
 8010a54:	d801      	bhi.n	8010a5a <__hexdig_fun+0x1a>
 8010a56:	3847      	subs	r0, #71	; 0x47
 8010a58:	e7f7      	b.n	8010a4a <__hexdig_fun+0xa>
 8010a5a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010a5e:	2b05      	cmp	r3, #5
 8010a60:	d801      	bhi.n	8010a66 <__hexdig_fun+0x26>
 8010a62:	3827      	subs	r0, #39	; 0x27
 8010a64:	e7f1      	b.n	8010a4a <__hexdig_fun+0xa>
 8010a66:	2000      	movs	r0, #0
 8010a68:	4770      	bx	lr
	...

08010a6c <__gethex>:
 8010a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a70:	ed2d 8b02 	vpush	{d8}
 8010a74:	b089      	sub	sp, #36	; 0x24
 8010a76:	ee08 0a10 	vmov	s16, r0
 8010a7a:	9304      	str	r3, [sp, #16]
 8010a7c:	4bbc      	ldr	r3, [pc, #752]	; (8010d70 <__gethex+0x304>)
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	9301      	str	r3, [sp, #4]
 8010a82:	4618      	mov	r0, r3
 8010a84:	468b      	mov	fp, r1
 8010a86:	4690      	mov	r8, r2
 8010a88:	f7ef fba2 	bl	80001d0 <strlen>
 8010a8c:	9b01      	ldr	r3, [sp, #4]
 8010a8e:	f8db 2000 	ldr.w	r2, [fp]
 8010a92:	4403      	add	r3, r0
 8010a94:	4682      	mov	sl, r0
 8010a96:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010a9a:	9305      	str	r3, [sp, #20]
 8010a9c:	1c93      	adds	r3, r2, #2
 8010a9e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8010aa2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010aa6:	32fe      	adds	r2, #254	; 0xfe
 8010aa8:	18d1      	adds	r1, r2, r3
 8010aaa:	461f      	mov	r7, r3
 8010aac:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010ab0:	9100      	str	r1, [sp, #0]
 8010ab2:	2830      	cmp	r0, #48	; 0x30
 8010ab4:	d0f8      	beq.n	8010aa8 <__gethex+0x3c>
 8010ab6:	f7ff ffc3 	bl	8010a40 <__hexdig_fun>
 8010aba:	4604      	mov	r4, r0
 8010abc:	2800      	cmp	r0, #0
 8010abe:	d13a      	bne.n	8010b36 <__gethex+0xca>
 8010ac0:	9901      	ldr	r1, [sp, #4]
 8010ac2:	4652      	mov	r2, sl
 8010ac4:	4638      	mov	r0, r7
 8010ac6:	f001 f9a7 	bl	8011e18 <strncmp>
 8010aca:	4605      	mov	r5, r0
 8010acc:	2800      	cmp	r0, #0
 8010ace:	d168      	bne.n	8010ba2 <__gethex+0x136>
 8010ad0:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010ad4:	eb07 060a 	add.w	r6, r7, sl
 8010ad8:	f7ff ffb2 	bl	8010a40 <__hexdig_fun>
 8010adc:	2800      	cmp	r0, #0
 8010ade:	d062      	beq.n	8010ba6 <__gethex+0x13a>
 8010ae0:	4633      	mov	r3, r6
 8010ae2:	7818      	ldrb	r0, [r3, #0]
 8010ae4:	2830      	cmp	r0, #48	; 0x30
 8010ae6:	461f      	mov	r7, r3
 8010ae8:	f103 0301 	add.w	r3, r3, #1
 8010aec:	d0f9      	beq.n	8010ae2 <__gethex+0x76>
 8010aee:	f7ff ffa7 	bl	8010a40 <__hexdig_fun>
 8010af2:	2301      	movs	r3, #1
 8010af4:	fab0 f480 	clz	r4, r0
 8010af8:	0964      	lsrs	r4, r4, #5
 8010afa:	4635      	mov	r5, r6
 8010afc:	9300      	str	r3, [sp, #0]
 8010afe:	463a      	mov	r2, r7
 8010b00:	4616      	mov	r6, r2
 8010b02:	3201      	adds	r2, #1
 8010b04:	7830      	ldrb	r0, [r6, #0]
 8010b06:	f7ff ff9b 	bl	8010a40 <__hexdig_fun>
 8010b0a:	2800      	cmp	r0, #0
 8010b0c:	d1f8      	bne.n	8010b00 <__gethex+0x94>
 8010b0e:	9901      	ldr	r1, [sp, #4]
 8010b10:	4652      	mov	r2, sl
 8010b12:	4630      	mov	r0, r6
 8010b14:	f001 f980 	bl	8011e18 <strncmp>
 8010b18:	b980      	cbnz	r0, 8010b3c <__gethex+0xd0>
 8010b1a:	b94d      	cbnz	r5, 8010b30 <__gethex+0xc4>
 8010b1c:	eb06 050a 	add.w	r5, r6, sl
 8010b20:	462a      	mov	r2, r5
 8010b22:	4616      	mov	r6, r2
 8010b24:	3201      	adds	r2, #1
 8010b26:	7830      	ldrb	r0, [r6, #0]
 8010b28:	f7ff ff8a 	bl	8010a40 <__hexdig_fun>
 8010b2c:	2800      	cmp	r0, #0
 8010b2e:	d1f8      	bne.n	8010b22 <__gethex+0xb6>
 8010b30:	1bad      	subs	r5, r5, r6
 8010b32:	00ad      	lsls	r5, r5, #2
 8010b34:	e004      	b.n	8010b40 <__gethex+0xd4>
 8010b36:	2400      	movs	r4, #0
 8010b38:	4625      	mov	r5, r4
 8010b3a:	e7e0      	b.n	8010afe <__gethex+0x92>
 8010b3c:	2d00      	cmp	r5, #0
 8010b3e:	d1f7      	bne.n	8010b30 <__gethex+0xc4>
 8010b40:	7833      	ldrb	r3, [r6, #0]
 8010b42:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010b46:	2b50      	cmp	r3, #80	; 0x50
 8010b48:	d13b      	bne.n	8010bc2 <__gethex+0x156>
 8010b4a:	7873      	ldrb	r3, [r6, #1]
 8010b4c:	2b2b      	cmp	r3, #43	; 0x2b
 8010b4e:	d02c      	beq.n	8010baa <__gethex+0x13e>
 8010b50:	2b2d      	cmp	r3, #45	; 0x2d
 8010b52:	d02e      	beq.n	8010bb2 <__gethex+0x146>
 8010b54:	1c71      	adds	r1, r6, #1
 8010b56:	f04f 0900 	mov.w	r9, #0
 8010b5a:	7808      	ldrb	r0, [r1, #0]
 8010b5c:	f7ff ff70 	bl	8010a40 <__hexdig_fun>
 8010b60:	1e43      	subs	r3, r0, #1
 8010b62:	b2db      	uxtb	r3, r3
 8010b64:	2b18      	cmp	r3, #24
 8010b66:	d82c      	bhi.n	8010bc2 <__gethex+0x156>
 8010b68:	f1a0 0210 	sub.w	r2, r0, #16
 8010b6c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010b70:	f7ff ff66 	bl	8010a40 <__hexdig_fun>
 8010b74:	1e43      	subs	r3, r0, #1
 8010b76:	b2db      	uxtb	r3, r3
 8010b78:	2b18      	cmp	r3, #24
 8010b7a:	d91d      	bls.n	8010bb8 <__gethex+0x14c>
 8010b7c:	f1b9 0f00 	cmp.w	r9, #0
 8010b80:	d000      	beq.n	8010b84 <__gethex+0x118>
 8010b82:	4252      	negs	r2, r2
 8010b84:	4415      	add	r5, r2
 8010b86:	f8cb 1000 	str.w	r1, [fp]
 8010b8a:	b1e4      	cbz	r4, 8010bc6 <__gethex+0x15a>
 8010b8c:	9b00      	ldr	r3, [sp, #0]
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	bf14      	ite	ne
 8010b92:	2700      	movne	r7, #0
 8010b94:	2706      	moveq	r7, #6
 8010b96:	4638      	mov	r0, r7
 8010b98:	b009      	add	sp, #36	; 0x24
 8010b9a:	ecbd 8b02 	vpop	{d8}
 8010b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ba2:	463e      	mov	r6, r7
 8010ba4:	4625      	mov	r5, r4
 8010ba6:	2401      	movs	r4, #1
 8010ba8:	e7ca      	b.n	8010b40 <__gethex+0xd4>
 8010baa:	f04f 0900 	mov.w	r9, #0
 8010bae:	1cb1      	adds	r1, r6, #2
 8010bb0:	e7d3      	b.n	8010b5a <__gethex+0xee>
 8010bb2:	f04f 0901 	mov.w	r9, #1
 8010bb6:	e7fa      	b.n	8010bae <__gethex+0x142>
 8010bb8:	230a      	movs	r3, #10
 8010bba:	fb03 0202 	mla	r2, r3, r2, r0
 8010bbe:	3a10      	subs	r2, #16
 8010bc0:	e7d4      	b.n	8010b6c <__gethex+0x100>
 8010bc2:	4631      	mov	r1, r6
 8010bc4:	e7df      	b.n	8010b86 <__gethex+0x11a>
 8010bc6:	1bf3      	subs	r3, r6, r7
 8010bc8:	3b01      	subs	r3, #1
 8010bca:	4621      	mov	r1, r4
 8010bcc:	2b07      	cmp	r3, #7
 8010bce:	dc0b      	bgt.n	8010be8 <__gethex+0x17c>
 8010bd0:	ee18 0a10 	vmov	r0, s16
 8010bd4:	f000 fa8e 	bl	80110f4 <_Balloc>
 8010bd8:	4604      	mov	r4, r0
 8010bda:	b940      	cbnz	r0, 8010bee <__gethex+0x182>
 8010bdc:	4b65      	ldr	r3, [pc, #404]	; (8010d74 <__gethex+0x308>)
 8010bde:	4602      	mov	r2, r0
 8010be0:	21de      	movs	r1, #222	; 0xde
 8010be2:	4865      	ldr	r0, [pc, #404]	; (8010d78 <__gethex+0x30c>)
 8010be4:	f001 f938 	bl	8011e58 <__assert_func>
 8010be8:	3101      	adds	r1, #1
 8010bea:	105b      	asrs	r3, r3, #1
 8010bec:	e7ee      	b.n	8010bcc <__gethex+0x160>
 8010bee:	f100 0914 	add.w	r9, r0, #20
 8010bf2:	f04f 0b00 	mov.w	fp, #0
 8010bf6:	f1ca 0301 	rsb	r3, sl, #1
 8010bfa:	f8cd 9008 	str.w	r9, [sp, #8]
 8010bfe:	f8cd b000 	str.w	fp, [sp]
 8010c02:	9306      	str	r3, [sp, #24]
 8010c04:	42b7      	cmp	r7, r6
 8010c06:	d340      	bcc.n	8010c8a <__gethex+0x21e>
 8010c08:	9802      	ldr	r0, [sp, #8]
 8010c0a:	9b00      	ldr	r3, [sp, #0]
 8010c0c:	f840 3b04 	str.w	r3, [r0], #4
 8010c10:	eba0 0009 	sub.w	r0, r0, r9
 8010c14:	1080      	asrs	r0, r0, #2
 8010c16:	0146      	lsls	r6, r0, #5
 8010c18:	6120      	str	r0, [r4, #16]
 8010c1a:	4618      	mov	r0, r3
 8010c1c:	f000 fb60 	bl	80112e0 <__hi0bits>
 8010c20:	1a30      	subs	r0, r6, r0
 8010c22:	f8d8 6000 	ldr.w	r6, [r8]
 8010c26:	42b0      	cmp	r0, r6
 8010c28:	dd63      	ble.n	8010cf2 <__gethex+0x286>
 8010c2a:	1b87      	subs	r7, r0, r6
 8010c2c:	4639      	mov	r1, r7
 8010c2e:	4620      	mov	r0, r4
 8010c30:	f000 fefa 	bl	8011a28 <__any_on>
 8010c34:	4682      	mov	sl, r0
 8010c36:	b1a8      	cbz	r0, 8010c64 <__gethex+0x1f8>
 8010c38:	1e7b      	subs	r3, r7, #1
 8010c3a:	1159      	asrs	r1, r3, #5
 8010c3c:	f003 021f 	and.w	r2, r3, #31
 8010c40:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010c44:	f04f 0a01 	mov.w	sl, #1
 8010c48:	fa0a f202 	lsl.w	r2, sl, r2
 8010c4c:	420a      	tst	r2, r1
 8010c4e:	d009      	beq.n	8010c64 <__gethex+0x1f8>
 8010c50:	4553      	cmp	r3, sl
 8010c52:	dd05      	ble.n	8010c60 <__gethex+0x1f4>
 8010c54:	1eb9      	subs	r1, r7, #2
 8010c56:	4620      	mov	r0, r4
 8010c58:	f000 fee6 	bl	8011a28 <__any_on>
 8010c5c:	2800      	cmp	r0, #0
 8010c5e:	d145      	bne.n	8010cec <__gethex+0x280>
 8010c60:	f04f 0a02 	mov.w	sl, #2
 8010c64:	4639      	mov	r1, r7
 8010c66:	4620      	mov	r0, r4
 8010c68:	f7ff fe98 	bl	801099c <rshift>
 8010c6c:	443d      	add	r5, r7
 8010c6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010c72:	42ab      	cmp	r3, r5
 8010c74:	da4c      	bge.n	8010d10 <__gethex+0x2a4>
 8010c76:	ee18 0a10 	vmov	r0, s16
 8010c7a:	4621      	mov	r1, r4
 8010c7c:	f000 fa7a 	bl	8011174 <_Bfree>
 8010c80:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010c82:	2300      	movs	r3, #0
 8010c84:	6013      	str	r3, [r2, #0]
 8010c86:	27a3      	movs	r7, #163	; 0xa3
 8010c88:	e785      	b.n	8010b96 <__gethex+0x12a>
 8010c8a:	1e73      	subs	r3, r6, #1
 8010c8c:	9a05      	ldr	r2, [sp, #20]
 8010c8e:	9303      	str	r3, [sp, #12]
 8010c90:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010c94:	4293      	cmp	r3, r2
 8010c96:	d019      	beq.n	8010ccc <__gethex+0x260>
 8010c98:	f1bb 0f20 	cmp.w	fp, #32
 8010c9c:	d107      	bne.n	8010cae <__gethex+0x242>
 8010c9e:	9b02      	ldr	r3, [sp, #8]
 8010ca0:	9a00      	ldr	r2, [sp, #0]
 8010ca2:	f843 2b04 	str.w	r2, [r3], #4
 8010ca6:	9302      	str	r3, [sp, #8]
 8010ca8:	2300      	movs	r3, #0
 8010caa:	9300      	str	r3, [sp, #0]
 8010cac:	469b      	mov	fp, r3
 8010cae:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010cb2:	f7ff fec5 	bl	8010a40 <__hexdig_fun>
 8010cb6:	9b00      	ldr	r3, [sp, #0]
 8010cb8:	f000 000f 	and.w	r0, r0, #15
 8010cbc:	fa00 f00b 	lsl.w	r0, r0, fp
 8010cc0:	4303      	orrs	r3, r0
 8010cc2:	9300      	str	r3, [sp, #0]
 8010cc4:	f10b 0b04 	add.w	fp, fp, #4
 8010cc8:	9b03      	ldr	r3, [sp, #12]
 8010cca:	e00d      	b.n	8010ce8 <__gethex+0x27c>
 8010ccc:	9b03      	ldr	r3, [sp, #12]
 8010cce:	9a06      	ldr	r2, [sp, #24]
 8010cd0:	4413      	add	r3, r2
 8010cd2:	42bb      	cmp	r3, r7
 8010cd4:	d3e0      	bcc.n	8010c98 <__gethex+0x22c>
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	9901      	ldr	r1, [sp, #4]
 8010cda:	9307      	str	r3, [sp, #28]
 8010cdc:	4652      	mov	r2, sl
 8010cde:	f001 f89b 	bl	8011e18 <strncmp>
 8010ce2:	9b07      	ldr	r3, [sp, #28]
 8010ce4:	2800      	cmp	r0, #0
 8010ce6:	d1d7      	bne.n	8010c98 <__gethex+0x22c>
 8010ce8:	461e      	mov	r6, r3
 8010cea:	e78b      	b.n	8010c04 <__gethex+0x198>
 8010cec:	f04f 0a03 	mov.w	sl, #3
 8010cf0:	e7b8      	b.n	8010c64 <__gethex+0x1f8>
 8010cf2:	da0a      	bge.n	8010d0a <__gethex+0x29e>
 8010cf4:	1a37      	subs	r7, r6, r0
 8010cf6:	4621      	mov	r1, r4
 8010cf8:	ee18 0a10 	vmov	r0, s16
 8010cfc:	463a      	mov	r2, r7
 8010cfe:	f000 fc55 	bl	80115ac <__lshift>
 8010d02:	1bed      	subs	r5, r5, r7
 8010d04:	4604      	mov	r4, r0
 8010d06:	f100 0914 	add.w	r9, r0, #20
 8010d0a:	f04f 0a00 	mov.w	sl, #0
 8010d0e:	e7ae      	b.n	8010c6e <__gethex+0x202>
 8010d10:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010d14:	42a8      	cmp	r0, r5
 8010d16:	dd72      	ble.n	8010dfe <__gethex+0x392>
 8010d18:	1b45      	subs	r5, r0, r5
 8010d1a:	42ae      	cmp	r6, r5
 8010d1c:	dc36      	bgt.n	8010d8c <__gethex+0x320>
 8010d1e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010d22:	2b02      	cmp	r3, #2
 8010d24:	d02a      	beq.n	8010d7c <__gethex+0x310>
 8010d26:	2b03      	cmp	r3, #3
 8010d28:	d02c      	beq.n	8010d84 <__gethex+0x318>
 8010d2a:	2b01      	cmp	r3, #1
 8010d2c:	d115      	bne.n	8010d5a <__gethex+0x2ee>
 8010d2e:	42ae      	cmp	r6, r5
 8010d30:	d113      	bne.n	8010d5a <__gethex+0x2ee>
 8010d32:	2e01      	cmp	r6, #1
 8010d34:	d10b      	bne.n	8010d4e <__gethex+0x2e2>
 8010d36:	9a04      	ldr	r2, [sp, #16]
 8010d38:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010d3c:	6013      	str	r3, [r2, #0]
 8010d3e:	2301      	movs	r3, #1
 8010d40:	6123      	str	r3, [r4, #16]
 8010d42:	f8c9 3000 	str.w	r3, [r9]
 8010d46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010d48:	2762      	movs	r7, #98	; 0x62
 8010d4a:	601c      	str	r4, [r3, #0]
 8010d4c:	e723      	b.n	8010b96 <__gethex+0x12a>
 8010d4e:	1e71      	subs	r1, r6, #1
 8010d50:	4620      	mov	r0, r4
 8010d52:	f000 fe69 	bl	8011a28 <__any_on>
 8010d56:	2800      	cmp	r0, #0
 8010d58:	d1ed      	bne.n	8010d36 <__gethex+0x2ca>
 8010d5a:	ee18 0a10 	vmov	r0, s16
 8010d5e:	4621      	mov	r1, r4
 8010d60:	f000 fa08 	bl	8011174 <_Bfree>
 8010d64:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010d66:	2300      	movs	r3, #0
 8010d68:	6013      	str	r3, [r2, #0]
 8010d6a:	2750      	movs	r7, #80	; 0x50
 8010d6c:	e713      	b.n	8010b96 <__gethex+0x12a>
 8010d6e:	bf00      	nop
 8010d70:	08014448 	.word	0x08014448
 8010d74:	080143cc 	.word	0x080143cc
 8010d78:	080143dd 	.word	0x080143dd
 8010d7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d1eb      	bne.n	8010d5a <__gethex+0x2ee>
 8010d82:	e7d8      	b.n	8010d36 <__gethex+0x2ca>
 8010d84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d1d5      	bne.n	8010d36 <__gethex+0x2ca>
 8010d8a:	e7e6      	b.n	8010d5a <__gethex+0x2ee>
 8010d8c:	1e6f      	subs	r7, r5, #1
 8010d8e:	f1ba 0f00 	cmp.w	sl, #0
 8010d92:	d131      	bne.n	8010df8 <__gethex+0x38c>
 8010d94:	b127      	cbz	r7, 8010da0 <__gethex+0x334>
 8010d96:	4639      	mov	r1, r7
 8010d98:	4620      	mov	r0, r4
 8010d9a:	f000 fe45 	bl	8011a28 <__any_on>
 8010d9e:	4682      	mov	sl, r0
 8010da0:	117b      	asrs	r3, r7, #5
 8010da2:	2101      	movs	r1, #1
 8010da4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010da8:	f007 071f 	and.w	r7, r7, #31
 8010dac:	fa01 f707 	lsl.w	r7, r1, r7
 8010db0:	421f      	tst	r7, r3
 8010db2:	4629      	mov	r1, r5
 8010db4:	4620      	mov	r0, r4
 8010db6:	bf18      	it	ne
 8010db8:	f04a 0a02 	orrne.w	sl, sl, #2
 8010dbc:	1b76      	subs	r6, r6, r5
 8010dbe:	f7ff fded 	bl	801099c <rshift>
 8010dc2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010dc6:	2702      	movs	r7, #2
 8010dc8:	f1ba 0f00 	cmp.w	sl, #0
 8010dcc:	d048      	beq.n	8010e60 <__gethex+0x3f4>
 8010dce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010dd2:	2b02      	cmp	r3, #2
 8010dd4:	d015      	beq.n	8010e02 <__gethex+0x396>
 8010dd6:	2b03      	cmp	r3, #3
 8010dd8:	d017      	beq.n	8010e0a <__gethex+0x39e>
 8010dda:	2b01      	cmp	r3, #1
 8010ddc:	d109      	bne.n	8010df2 <__gethex+0x386>
 8010dde:	f01a 0f02 	tst.w	sl, #2
 8010de2:	d006      	beq.n	8010df2 <__gethex+0x386>
 8010de4:	f8d9 0000 	ldr.w	r0, [r9]
 8010de8:	ea4a 0a00 	orr.w	sl, sl, r0
 8010dec:	f01a 0f01 	tst.w	sl, #1
 8010df0:	d10e      	bne.n	8010e10 <__gethex+0x3a4>
 8010df2:	f047 0710 	orr.w	r7, r7, #16
 8010df6:	e033      	b.n	8010e60 <__gethex+0x3f4>
 8010df8:	f04f 0a01 	mov.w	sl, #1
 8010dfc:	e7d0      	b.n	8010da0 <__gethex+0x334>
 8010dfe:	2701      	movs	r7, #1
 8010e00:	e7e2      	b.n	8010dc8 <__gethex+0x35c>
 8010e02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010e04:	f1c3 0301 	rsb	r3, r3, #1
 8010e08:	9315      	str	r3, [sp, #84]	; 0x54
 8010e0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d0f0      	beq.n	8010df2 <__gethex+0x386>
 8010e10:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010e14:	f104 0314 	add.w	r3, r4, #20
 8010e18:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010e1c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010e20:	f04f 0c00 	mov.w	ip, #0
 8010e24:	4618      	mov	r0, r3
 8010e26:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e2a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010e2e:	d01c      	beq.n	8010e6a <__gethex+0x3fe>
 8010e30:	3201      	adds	r2, #1
 8010e32:	6002      	str	r2, [r0, #0]
 8010e34:	2f02      	cmp	r7, #2
 8010e36:	f104 0314 	add.w	r3, r4, #20
 8010e3a:	d13f      	bne.n	8010ebc <__gethex+0x450>
 8010e3c:	f8d8 2000 	ldr.w	r2, [r8]
 8010e40:	3a01      	subs	r2, #1
 8010e42:	42b2      	cmp	r2, r6
 8010e44:	d10a      	bne.n	8010e5c <__gethex+0x3f0>
 8010e46:	1171      	asrs	r1, r6, #5
 8010e48:	2201      	movs	r2, #1
 8010e4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010e4e:	f006 061f 	and.w	r6, r6, #31
 8010e52:	fa02 f606 	lsl.w	r6, r2, r6
 8010e56:	421e      	tst	r6, r3
 8010e58:	bf18      	it	ne
 8010e5a:	4617      	movne	r7, r2
 8010e5c:	f047 0720 	orr.w	r7, r7, #32
 8010e60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010e62:	601c      	str	r4, [r3, #0]
 8010e64:	9b04      	ldr	r3, [sp, #16]
 8010e66:	601d      	str	r5, [r3, #0]
 8010e68:	e695      	b.n	8010b96 <__gethex+0x12a>
 8010e6a:	4299      	cmp	r1, r3
 8010e6c:	f843 cc04 	str.w	ip, [r3, #-4]
 8010e70:	d8d8      	bhi.n	8010e24 <__gethex+0x3b8>
 8010e72:	68a3      	ldr	r3, [r4, #8]
 8010e74:	459b      	cmp	fp, r3
 8010e76:	db19      	blt.n	8010eac <__gethex+0x440>
 8010e78:	6861      	ldr	r1, [r4, #4]
 8010e7a:	ee18 0a10 	vmov	r0, s16
 8010e7e:	3101      	adds	r1, #1
 8010e80:	f000 f938 	bl	80110f4 <_Balloc>
 8010e84:	4681      	mov	r9, r0
 8010e86:	b918      	cbnz	r0, 8010e90 <__gethex+0x424>
 8010e88:	4b1a      	ldr	r3, [pc, #104]	; (8010ef4 <__gethex+0x488>)
 8010e8a:	4602      	mov	r2, r0
 8010e8c:	2184      	movs	r1, #132	; 0x84
 8010e8e:	e6a8      	b.n	8010be2 <__gethex+0x176>
 8010e90:	6922      	ldr	r2, [r4, #16]
 8010e92:	3202      	adds	r2, #2
 8010e94:	f104 010c 	add.w	r1, r4, #12
 8010e98:	0092      	lsls	r2, r2, #2
 8010e9a:	300c      	adds	r0, #12
 8010e9c:	f7fc ffa1 	bl	800dde2 <memcpy>
 8010ea0:	4621      	mov	r1, r4
 8010ea2:	ee18 0a10 	vmov	r0, s16
 8010ea6:	f000 f965 	bl	8011174 <_Bfree>
 8010eaa:	464c      	mov	r4, r9
 8010eac:	6923      	ldr	r3, [r4, #16]
 8010eae:	1c5a      	adds	r2, r3, #1
 8010eb0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010eb4:	6122      	str	r2, [r4, #16]
 8010eb6:	2201      	movs	r2, #1
 8010eb8:	615a      	str	r2, [r3, #20]
 8010eba:	e7bb      	b.n	8010e34 <__gethex+0x3c8>
 8010ebc:	6922      	ldr	r2, [r4, #16]
 8010ebe:	455a      	cmp	r2, fp
 8010ec0:	dd0b      	ble.n	8010eda <__gethex+0x46e>
 8010ec2:	2101      	movs	r1, #1
 8010ec4:	4620      	mov	r0, r4
 8010ec6:	f7ff fd69 	bl	801099c <rshift>
 8010eca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010ece:	3501      	adds	r5, #1
 8010ed0:	42ab      	cmp	r3, r5
 8010ed2:	f6ff aed0 	blt.w	8010c76 <__gethex+0x20a>
 8010ed6:	2701      	movs	r7, #1
 8010ed8:	e7c0      	b.n	8010e5c <__gethex+0x3f0>
 8010eda:	f016 061f 	ands.w	r6, r6, #31
 8010ede:	d0fa      	beq.n	8010ed6 <__gethex+0x46a>
 8010ee0:	449a      	add	sl, r3
 8010ee2:	f1c6 0620 	rsb	r6, r6, #32
 8010ee6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8010eea:	f000 f9f9 	bl	80112e0 <__hi0bits>
 8010eee:	42b0      	cmp	r0, r6
 8010ef0:	dbe7      	blt.n	8010ec2 <__gethex+0x456>
 8010ef2:	e7f0      	b.n	8010ed6 <__gethex+0x46a>
 8010ef4:	080143cc 	.word	0x080143cc

08010ef8 <L_shift>:
 8010ef8:	f1c2 0208 	rsb	r2, r2, #8
 8010efc:	0092      	lsls	r2, r2, #2
 8010efe:	b570      	push	{r4, r5, r6, lr}
 8010f00:	f1c2 0620 	rsb	r6, r2, #32
 8010f04:	6843      	ldr	r3, [r0, #4]
 8010f06:	6804      	ldr	r4, [r0, #0]
 8010f08:	fa03 f506 	lsl.w	r5, r3, r6
 8010f0c:	432c      	orrs	r4, r5
 8010f0e:	40d3      	lsrs	r3, r2
 8010f10:	6004      	str	r4, [r0, #0]
 8010f12:	f840 3f04 	str.w	r3, [r0, #4]!
 8010f16:	4288      	cmp	r0, r1
 8010f18:	d3f4      	bcc.n	8010f04 <L_shift+0xc>
 8010f1a:	bd70      	pop	{r4, r5, r6, pc}

08010f1c <__match>:
 8010f1c:	b530      	push	{r4, r5, lr}
 8010f1e:	6803      	ldr	r3, [r0, #0]
 8010f20:	3301      	adds	r3, #1
 8010f22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010f26:	b914      	cbnz	r4, 8010f2e <__match+0x12>
 8010f28:	6003      	str	r3, [r0, #0]
 8010f2a:	2001      	movs	r0, #1
 8010f2c:	bd30      	pop	{r4, r5, pc}
 8010f2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010f32:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010f36:	2d19      	cmp	r5, #25
 8010f38:	bf98      	it	ls
 8010f3a:	3220      	addls	r2, #32
 8010f3c:	42a2      	cmp	r2, r4
 8010f3e:	d0f0      	beq.n	8010f22 <__match+0x6>
 8010f40:	2000      	movs	r0, #0
 8010f42:	e7f3      	b.n	8010f2c <__match+0x10>

08010f44 <__hexnan>:
 8010f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f48:	680b      	ldr	r3, [r1, #0]
 8010f4a:	6801      	ldr	r1, [r0, #0]
 8010f4c:	115e      	asrs	r6, r3, #5
 8010f4e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010f52:	f013 031f 	ands.w	r3, r3, #31
 8010f56:	b087      	sub	sp, #28
 8010f58:	bf18      	it	ne
 8010f5a:	3604      	addne	r6, #4
 8010f5c:	2500      	movs	r5, #0
 8010f5e:	1f37      	subs	r7, r6, #4
 8010f60:	4682      	mov	sl, r0
 8010f62:	4690      	mov	r8, r2
 8010f64:	9301      	str	r3, [sp, #4]
 8010f66:	f846 5c04 	str.w	r5, [r6, #-4]
 8010f6a:	46b9      	mov	r9, r7
 8010f6c:	463c      	mov	r4, r7
 8010f6e:	9502      	str	r5, [sp, #8]
 8010f70:	46ab      	mov	fp, r5
 8010f72:	784a      	ldrb	r2, [r1, #1]
 8010f74:	1c4b      	adds	r3, r1, #1
 8010f76:	9303      	str	r3, [sp, #12]
 8010f78:	b342      	cbz	r2, 8010fcc <__hexnan+0x88>
 8010f7a:	4610      	mov	r0, r2
 8010f7c:	9105      	str	r1, [sp, #20]
 8010f7e:	9204      	str	r2, [sp, #16]
 8010f80:	f7ff fd5e 	bl	8010a40 <__hexdig_fun>
 8010f84:	2800      	cmp	r0, #0
 8010f86:	d14f      	bne.n	8011028 <__hexnan+0xe4>
 8010f88:	9a04      	ldr	r2, [sp, #16]
 8010f8a:	9905      	ldr	r1, [sp, #20]
 8010f8c:	2a20      	cmp	r2, #32
 8010f8e:	d818      	bhi.n	8010fc2 <__hexnan+0x7e>
 8010f90:	9b02      	ldr	r3, [sp, #8]
 8010f92:	459b      	cmp	fp, r3
 8010f94:	dd13      	ble.n	8010fbe <__hexnan+0x7a>
 8010f96:	454c      	cmp	r4, r9
 8010f98:	d206      	bcs.n	8010fa8 <__hexnan+0x64>
 8010f9a:	2d07      	cmp	r5, #7
 8010f9c:	dc04      	bgt.n	8010fa8 <__hexnan+0x64>
 8010f9e:	462a      	mov	r2, r5
 8010fa0:	4649      	mov	r1, r9
 8010fa2:	4620      	mov	r0, r4
 8010fa4:	f7ff ffa8 	bl	8010ef8 <L_shift>
 8010fa8:	4544      	cmp	r4, r8
 8010faa:	d950      	bls.n	801104e <__hexnan+0x10a>
 8010fac:	2300      	movs	r3, #0
 8010fae:	f1a4 0904 	sub.w	r9, r4, #4
 8010fb2:	f844 3c04 	str.w	r3, [r4, #-4]
 8010fb6:	f8cd b008 	str.w	fp, [sp, #8]
 8010fba:	464c      	mov	r4, r9
 8010fbc:	461d      	mov	r5, r3
 8010fbe:	9903      	ldr	r1, [sp, #12]
 8010fc0:	e7d7      	b.n	8010f72 <__hexnan+0x2e>
 8010fc2:	2a29      	cmp	r2, #41	; 0x29
 8010fc4:	d156      	bne.n	8011074 <__hexnan+0x130>
 8010fc6:	3102      	adds	r1, #2
 8010fc8:	f8ca 1000 	str.w	r1, [sl]
 8010fcc:	f1bb 0f00 	cmp.w	fp, #0
 8010fd0:	d050      	beq.n	8011074 <__hexnan+0x130>
 8010fd2:	454c      	cmp	r4, r9
 8010fd4:	d206      	bcs.n	8010fe4 <__hexnan+0xa0>
 8010fd6:	2d07      	cmp	r5, #7
 8010fd8:	dc04      	bgt.n	8010fe4 <__hexnan+0xa0>
 8010fda:	462a      	mov	r2, r5
 8010fdc:	4649      	mov	r1, r9
 8010fde:	4620      	mov	r0, r4
 8010fe0:	f7ff ff8a 	bl	8010ef8 <L_shift>
 8010fe4:	4544      	cmp	r4, r8
 8010fe6:	d934      	bls.n	8011052 <__hexnan+0x10e>
 8010fe8:	f1a8 0204 	sub.w	r2, r8, #4
 8010fec:	4623      	mov	r3, r4
 8010fee:	f853 1b04 	ldr.w	r1, [r3], #4
 8010ff2:	f842 1f04 	str.w	r1, [r2, #4]!
 8010ff6:	429f      	cmp	r7, r3
 8010ff8:	d2f9      	bcs.n	8010fee <__hexnan+0xaa>
 8010ffa:	1b3b      	subs	r3, r7, r4
 8010ffc:	f023 0303 	bic.w	r3, r3, #3
 8011000:	3304      	adds	r3, #4
 8011002:	3401      	adds	r4, #1
 8011004:	3e03      	subs	r6, #3
 8011006:	42b4      	cmp	r4, r6
 8011008:	bf88      	it	hi
 801100a:	2304      	movhi	r3, #4
 801100c:	4443      	add	r3, r8
 801100e:	2200      	movs	r2, #0
 8011010:	f843 2b04 	str.w	r2, [r3], #4
 8011014:	429f      	cmp	r7, r3
 8011016:	d2fb      	bcs.n	8011010 <__hexnan+0xcc>
 8011018:	683b      	ldr	r3, [r7, #0]
 801101a:	b91b      	cbnz	r3, 8011024 <__hexnan+0xe0>
 801101c:	4547      	cmp	r7, r8
 801101e:	d127      	bne.n	8011070 <__hexnan+0x12c>
 8011020:	2301      	movs	r3, #1
 8011022:	603b      	str	r3, [r7, #0]
 8011024:	2005      	movs	r0, #5
 8011026:	e026      	b.n	8011076 <__hexnan+0x132>
 8011028:	3501      	adds	r5, #1
 801102a:	2d08      	cmp	r5, #8
 801102c:	f10b 0b01 	add.w	fp, fp, #1
 8011030:	dd06      	ble.n	8011040 <__hexnan+0xfc>
 8011032:	4544      	cmp	r4, r8
 8011034:	d9c3      	bls.n	8010fbe <__hexnan+0x7a>
 8011036:	2300      	movs	r3, #0
 8011038:	f844 3c04 	str.w	r3, [r4, #-4]
 801103c:	2501      	movs	r5, #1
 801103e:	3c04      	subs	r4, #4
 8011040:	6822      	ldr	r2, [r4, #0]
 8011042:	f000 000f 	and.w	r0, r0, #15
 8011046:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801104a:	6022      	str	r2, [r4, #0]
 801104c:	e7b7      	b.n	8010fbe <__hexnan+0x7a>
 801104e:	2508      	movs	r5, #8
 8011050:	e7b5      	b.n	8010fbe <__hexnan+0x7a>
 8011052:	9b01      	ldr	r3, [sp, #4]
 8011054:	2b00      	cmp	r3, #0
 8011056:	d0df      	beq.n	8011018 <__hexnan+0xd4>
 8011058:	f04f 32ff 	mov.w	r2, #4294967295
 801105c:	f1c3 0320 	rsb	r3, r3, #32
 8011060:	fa22 f303 	lsr.w	r3, r2, r3
 8011064:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011068:	401a      	ands	r2, r3
 801106a:	f846 2c04 	str.w	r2, [r6, #-4]
 801106e:	e7d3      	b.n	8011018 <__hexnan+0xd4>
 8011070:	3f04      	subs	r7, #4
 8011072:	e7d1      	b.n	8011018 <__hexnan+0xd4>
 8011074:	2004      	movs	r0, #4
 8011076:	b007      	add	sp, #28
 8011078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801107c <_localeconv_r>:
 801107c:	4800      	ldr	r0, [pc, #0]	; (8011080 <_localeconv_r+0x4>)
 801107e:	4770      	bx	lr
 8011080:	200001a0 	.word	0x200001a0

08011084 <_lseek_r>:
 8011084:	b538      	push	{r3, r4, r5, lr}
 8011086:	4d07      	ldr	r5, [pc, #28]	; (80110a4 <_lseek_r+0x20>)
 8011088:	4604      	mov	r4, r0
 801108a:	4608      	mov	r0, r1
 801108c:	4611      	mov	r1, r2
 801108e:	2200      	movs	r2, #0
 8011090:	602a      	str	r2, [r5, #0]
 8011092:	461a      	mov	r2, r3
 8011094:	f7f3 fd08 	bl	8004aa8 <_lseek>
 8011098:	1c43      	adds	r3, r0, #1
 801109a:	d102      	bne.n	80110a2 <_lseek_r+0x1e>
 801109c:	682b      	ldr	r3, [r5, #0]
 801109e:	b103      	cbz	r3, 80110a2 <_lseek_r+0x1e>
 80110a0:	6023      	str	r3, [r4, #0]
 80110a2:	bd38      	pop	{r3, r4, r5, pc}
 80110a4:	200063e4 	.word	0x200063e4

080110a8 <malloc>:
 80110a8:	4b02      	ldr	r3, [pc, #8]	; (80110b4 <malloc+0xc>)
 80110aa:	4601      	mov	r1, r0
 80110ac:	6818      	ldr	r0, [r3, #0]
 80110ae:	f7fc beaf 	b.w	800de10 <_malloc_r>
 80110b2:	bf00      	nop
 80110b4:	20000048 	.word	0x20000048

080110b8 <__ascii_mbtowc>:
 80110b8:	b082      	sub	sp, #8
 80110ba:	b901      	cbnz	r1, 80110be <__ascii_mbtowc+0x6>
 80110bc:	a901      	add	r1, sp, #4
 80110be:	b142      	cbz	r2, 80110d2 <__ascii_mbtowc+0x1a>
 80110c0:	b14b      	cbz	r3, 80110d6 <__ascii_mbtowc+0x1e>
 80110c2:	7813      	ldrb	r3, [r2, #0]
 80110c4:	600b      	str	r3, [r1, #0]
 80110c6:	7812      	ldrb	r2, [r2, #0]
 80110c8:	1e10      	subs	r0, r2, #0
 80110ca:	bf18      	it	ne
 80110cc:	2001      	movne	r0, #1
 80110ce:	b002      	add	sp, #8
 80110d0:	4770      	bx	lr
 80110d2:	4610      	mov	r0, r2
 80110d4:	e7fb      	b.n	80110ce <__ascii_mbtowc+0x16>
 80110d6:	f06f 0001 	mvn.w	r0, #1
 80110da:	e7f8      	b.n	80110ce <__ascii_mbtowc+0x16>

080110dc <__malloc_lock>:
 80110dc:	4801      	ldr	r0, [pc, #4]	; (80110e4 <__malloc_lock+0x8>)
 80110de:	f7fc be7e 	b.w	800ddde <__retarget_lock_acquire_recursive>
 80110e2:	bf00      	nop
 80110e4:	200063dc 	.word	0x200063dc

080110e8 <__malloc_unlock>:
 80110e8:	4801      	ldr	r0, [pc, #4]	; (80110f0 <__malloc_unlock+0x8>)
 80110ea:	f7fc be79 	b.w	800dde0 <__retarget_lock_release_recursive>
 80110ee:	bf00      	nop
 80110f0:	200063dc 	.word	0x200063dc

080110f4 <_Balloc>:
 80110f4:	b570      	push	{r4, r5, r6, lr}
 80110f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80110f8:	4604      	mov	r4, r0
 80110fa:	460d      	mov	r5, r1
 80110fc:	b976      	cbnz	r6, 801111c <_Balloc+0x28>
 80110fe:	2010      	movs	r0, #16
 8011100:	f7ff ffd2 	bl	80110a8 <malloc>
 8011104:	4602      	mov	r2, r0
 8011106:	6260      	str	r0, [r4, #36]	; 0x24
 8011108:	b920      	cbnz	r0, 8011114 <_Balloc+0x20>
 801110a:	4b18      	ldr	r3, [pc, #96]	; (801116c <_Balloc+0x78>)
 801110c:	4818      	ldr	r0, [pc, #96]	; (8011170 <_Balloc+0x7c>)
 801110e:	2166      	movs	r1, #102	; 0x66
 8011110:	f000 fea2 	bl	8011e58 <__assert_func>
 8011114:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011118:	6006      	str	r6, [r0, #0]
 801111a:	60c6      	str	r6, [r0, #12]
 801111c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801111e:	68f3      	ldr	r3, [r6, #12]
 8011120:	b183      	cbz	r3, 8011144 <_Balloc+0x50>
 8011122:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011124:	68db      	ldr	r3, [r3, #12]
 8011126:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801112a:	b9b8      	cbnz	r0, 801115c <_Balloc+0x68>
 801112c:	2101      	movs	r1, #1
 801112e:	fa01 f605 	lsl.w	r6, r1, r5
 8011132:	1d72      	adds	r2, r6, #5
 8011134:	0092      	lsls	r2, r2, #2
 8011136:	4620      	mov	r0, r4
 8011138:	f000 fc97 	bl	8011a6a <_calloc_r>
 801113c:	b160      	cbz	r0, 8011158 <_Balloc+0x64>
 801113e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011142:	e00e      	b.n	8011162 <_Balloc+0x6e>
 8011144:	2221      	movs	r2, #33	; 0x21
 8011146:	2104      	movs	r1, #4
 8011148:	4620      	mov	r0, r4
 801114a:	f000 fc8e 	bl	8011a6a <_calloc_r>
 801114e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011150:	60f0      	str	r0, [r6, #12]
 8011152:	68db      	ldr	r3, [r3, #12]
 8011154:	2b00      	cmp	r3, #0
 8011156:	d1e4      	bne.n	8011122 <_Balloc+0x2e>
 8011158:	2000      	movs	r0, #0
 801115a:	bd70      	pop	{r4, r5, r6, pc}
 801115c:	6802      	ldr	r2, [r0, #0]
 801115e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011162:	2300      	movs	r3, #0
 8011164:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011168:	e7f7      	b.n	801115a <_Balloc+0x66>
 801116a:	bf00      	nop
 801116c:	08014356 	.word	0x08014356
 8011170:	0801445c 	.word	0x0801445c

08011174 <_Bfree>:
 8011174:	b570      	push	{r4, r5, r6, lr}
 8011176:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011178:	4605      	mov	r5, r0
 801117a:	460c      	mov	r4, r1
 801117c:	b976      	cbnz	r6, 801119c <_Bfree+0x28>
 801117e:	2010      	movs	r0, #16
 8011180:	f7ff ff92 	bl	80110a8 <malloc>
 8011184:	4602      	mov	r2, r0
 8011186:	6268      	str	r0, [r5, #36]	; 0x24
 8011188:	b920      	cbnz	r0, 8011194 <_Bfree+0x20>
 801118a:	4b09      	ldr	r3, [pc, #36]	; (80111b0 <_Bfree+0x3c>)
 801118c:	4809      	ldr	r0, [pc, #36]	; (80111b4 <_Bfree+0x40>)
 801118e:	218a      	movs	r1, #138	; 0x8a
 8011190:	f000 fe62 	bl	8011e58 <__assert_func>
 8011194:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011198:	6006      	str	r6, [r0, #0]
 801119a:	60c6      	str	r6, [r0, #12]
 801119c:	b13c      	cbz	r4, 80111ae <_Bfree+0x3a>
 801119e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80111a0:	6862      	ldr	r2, [r4, #4]
 80111a2:	68db      	ldr	r3, [r3, #12]
 80111a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80111a8:	6021      	str	r1, [r4, #0]
 80111aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80111ae:	bd70      	pop	{r4, r5, r6, pc}
 80111b0:	08014356 	.word	0x08014356
 80111b4:	0801445c 	.word	0x0801445c

080111b8 <__multadd>:
 80111b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111bc:	690e      	ldr	r6, [r1, #16]
 80111be:	4607      	mov	r7, r0
 80111c0:	4698      	mov	r8, r3
 80111c2:	460c      	mov	r4, r1
 80111c4:	f101 0014 	add.w	r0, r1, #20
 80111c8:	2300      	movs	r3, #0
 80111ca:	6805      	ldr	r5, [r0, #0]
 80111cc:	b2a9      	uxth	r1, r5
 80111ce:	fb02 8101 	mla	r1, r2, r1, r8
 80111d2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80111d6:	0c2d      	lsrs	r5, r5, #16
 80111d8:	fb02 c505 	mla	r5, r2, r5, ip
 80111dc:	b289      	uxth	r1, r1
 80111de:	3301      	adds	r3, #1
 80111e0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80111e4:	429e      	cmp	r6, r3
 80111e6:	f840 1b04 	str.w	r1, [r0], #4
 80111ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80111ee:	dcec      	bgt.n	80111ca <__multadd+0x12>
 80111f0:	f1b8 0f00 	cmp.w	r8, #0
 80111f4:	d022      	beq.n	801123c <__multadd+0x84>
 80111f6:	68a3      	ldr	r3, [r4, #8]
 80111f8:	42b3      	cmp	r3, r6
 80111fa:	dc19      	bgt.n	8011230 <__multadd+0x78>
 80111fc:	6861      	ldr	r1, [r4, #4]
 80111fe:	4638      	mov	r0, r7
 8011200:	3101      	adds	r1, #1
 8011202:	f7ff ff77 	bl	80110f4 <_Balloc>
 8011206:	4605      	mov	r5, r0
 8011208:	b928      	cbnz	r0, 8011216 <__multadd+0x5e>
 801120a:	4602      	mov	r2, r0
 801120c:	4b0d      	ldr	r3, [pc, #52]	; (8011244 <__multadd+0x8c>)
 801120e:	480e      	ldr	r0, [pc, #56]	; (8011248 <__multadd+0x90>)
 8011210:	21b5      	movs	r1, #181	; 0xb5
 8011212:	f000 fe21 	bl	8011e58 <__assert_func>
 8011216:	6922      	ldr	r2, [r4, #16]
 8011218:	3202      	adds	r2, #2
 801121a:	f104 010c 	add.w	r1, r4, #12
 801121e:	0092      	lsls	r2, r2, #2
 8011220:	300c      	adds	r0, #12
 8011222:	f7fc fdde 	bl	800dde2 <memcpy>
 8011226:	4621      	mov	r1, r4
 8011228:	4638      	mov	r0, r7
 801122a:	f7ff ffa3 	bl	8011174 <_Bfree>
 801122e:	462c      	mov	r4, r5
 8011230:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8011234:	3601      	adds	r6, #1
 8011236:	f8c3 8014 	str.w	r8, [r3, #20]
 801123a:	6126      	str	r6, [r4, #16]
 801123c:	4620      	mov	r0, r4
 801123e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011242:	bf00      	nop
 8011244:	080143cc 	.word	0x080143cc
 8011248:	0801445c 	.word	0x0801445c

0801124c <__s2b>:
 801124c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011250:	460c      	mov	r4, r1
 8011252:	4615      	mov	r5, r2
 8011254:	461f      	mov	r7, r3
 8011256:	2209      	movs	r2, #9
 8011258:	3308      	adds	r3, #8
 801125a:	4606      	mov	r6, r0
 801125c:	fb93 f3f2 	sdiv	r3, r3, r2
 8011260:	2100      	movs	r1, #0
 8011262:	2201      	movs	r2, #1
 8011264:	429a      	cmp	r2, r3
 8011266:	db09      	blt.n	801127c <__s2b+0x30>
 8011268:	4630      	mov	r0, r6
 801126a:	f7ff ff43 	bl	80110f4 <_Balloc>
 801126e:	b940      	cbnz	r0, 8011282 <__s2b+0x36>
 8011270:	4602      	mov	r2, r0
 8011272:	4b19      	ldr	r3, [pc, #100]	; (80112d8 <__s2b+0x8c>)
 8011274:	4819      	ldr	r0, [pc, #100]	; (80112dc <__s2b+0x90>)
 8011276:	21ce      	movs	r1, #206	; 0xce
 8011278:	f000 fdee 	bl	8011e58 <__assert_func>
 801127c:	0052      	lsls	r2, r2, #1
 801127e:	3101      	adds	r1, #1
 8011280:	e7f0      	b.n	8011264 <__s2b+0x18>
 8011282:	9b08      	ldr	r3, [sp, #32]
 8011284:	6143      	str	r3, [r0, #20]
 8011286:	2d09      	cmp	r5, #9
 8011288:	f04f 0301 	mov.w	r3, #1
 801128c:	6103      	str	r3, [r0, #16]
 801128e:	dd16      	ble.n	80112be <__s2b+0x72>
 8011290:	f104 0909 	add.w	r9, r4, #9
 8011294:	46c8      	mov	r8, r9
 8011296:	442c      	add	r4, r5
 8011298:	f818 3b01 	ldrb.w	r3, [r8], #1
 801129c:	4601      	mov	r1, r0
 801129e:	3b30      	subs	r3, #48	; 0x30
 80112a0:	220a      	movs	r2, #10
 80112a2:	4630      	mov	r0, r6
 80112a4:	f7ff ff88 	bl	80111b8 <__multadd>
 80112a8:	45a0      	cmp	r8, r4
 80112aa:	d1f5      	bne.n	8011298 <__s2b+0x4c>
 80112ac:	f1a5 0408 	sub.w	r4, r5, #8
 80112b0:	444c      	add	r4, r9
 80112b2:	1b2d      	subs	r5, r5, r4
 80112b4:	1963      	adds	r3, r4, r5
 80112b6:	42bb      	cmp	r3, r7
 80112b8:	db04      	blt.n	80112c4 <__s2b+0x78>
 80112ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112be:	340a      	adds	r4, #10
 80112c0:	2509      	movs	r5, #9
 80112c2:	e7f6      	b.n	80112b2 <__s2b+0x66>
 80112c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80112c8:	4601      	mov	r1, r0
 80112ca:	3b30      	subs	r3, #48	; 0x30
 80112cc:	220a      	movs	r2, #10
 80112ce:	4630      	mov	r0, r6
 80112d0:	f7ff ff72 	bl	80111b8 <__multadd>
 80112d4:	e7ee      	b.n	80112b4 <__s2b+0x68>
 80112d6:	bf00      	nop
 80112d8:	080143cc 	.word	0x080143cc
 80112dc:	0801445c 	.word	0x0801445c

080112e0 <__hi0bits>:
 80112e0:	0c03      	lsrs	r3, r0, #16
 80112e2:	041b      	lsls	r3, r3, #16
 80112e4:	b9d3      	cbnz	r3, 801131c <__hi0bits+0x3c>
 80112e6:	0400      	lsls	r0, r0, #16
 80112e8:	2310      	movs	r3, #16
 80112ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80112ee:	bf04      	itt	eq
 80112f0:	0200      	lsleq	r0, r0, #8
 80112f2:	3308      	addeq	r3, #8
 80112f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80112f8:	bf04      	itt	eq
 80112fa:	0100      	lsleq	r0, r0, #4
 80112fc:	3304      	addeq	r3, #4
 80112fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011302:	bf04      	itt	eq
 8011304:	0080      	lsleq	r0, r0, #2
 8011306:	3302      	addeq	r3, #2
 8011308:	2800      	cmp	r0, #0
 801130a:	db05      	blt.n	8011318 <__hi0bits+0x38>
 801130c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011310:	f103 0301 	add.w	r3, r3, #1
 8011314:	bf08      	it	eq
 8011316:	2320      	moveq	r3, #32
 8011318:	4618      	mov	r0, r3
 801131a:	4770      	bx	lr
 801131c:	2300      	movs	r3, #0
 801131e:	e7e4      	b.n	80112ea <__hi0bits+0xa>

08011320 <__lo0bits>:
 8011320:	6803      	ldr	r3, [r0, #0]
 8011322:	f013 0207 	ands.w	r2, r3, #7
 8011326:	4601      	mov	r1, r0
 8011328:	d00b      	beq.n	8011342 <__lo0bits+0x22>
 801132a:	07da      	lsls	r2, r3, #31
 801132c:	d424      	bmi.n	8011378 <__lo0bits+0x58>
 801132e:	0798      	lsls	r0, r3, #30
 8011330:	bf49      	itett	mi
 8011332:	085b      	lsrmi	r3, r3, #1
 8011334:	089b      	lsrpl	r3, r3, #2
 8011336:	2001      	movmi	r0, #1
 8011338:	600b      	strmi	r3, [r1, #0]
 801133a:	bf5c      	itt	pl
 801133c:	600b      	strpl	r3, [r1, #0]
 801133e:	2002      	movpl	r0, #2
 8011340:	4770      	bx	lr
 8011342:	b298      	uxth	r0, r3
 8011344:	b9b0      	cbnz	r0, 8011374 <__lo0bits+0x54>
 8011346:	0c1b      	lsrs	r3, r3, #16
 8011348:	2010      	movs	r0, #16
 801134a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801134e:	bf04      	itt	eq
 8011350:	0a1b      	lsreq	r3, r3, #8
 8011352:	3008      	addeq	r0, #8
 8011354:	071a      	lsls	r2, r3, #28
 8011356:	bf04      	itt	eq
 8011358:	091b      	lsreq	r3, r3, #4
 801135a:	3004      	addeq	r0, #4
 801135c:	079a      	lsls	r2, r3, #30
 801135e:	bf04      	itt	eq
 8011360:	089b      	lsreq	r3, r3, #2
 8011362:	3002      	addeq	r0, #2
 8011364:	07da      	lsls	r2, r3, #31
 8011366:	d403      	bmi.n	8011370 <__lo0bits+0x50>
 8011368:	085b      	lsrs	r3, r3, #1
 801136a:	f100 0001 	add.w	r0, r0, #1
 801136e:	d005      	beq.n	801137c <__lo0bits+0x5c>
 8011370:	600b      	str	r3, [r1, #0]
 8011372:	4770      	bx	lr
 8011374:	4610      	mov	r0, r2
 8011376:	e7e8      	b.n	801134a <__lo0bits+0x2a>
 8011378:	2000      	movs	r0, #0
 801137a:	4770      	bx	lr
 801137c:	2020      	movs	r0, #32
 801137e:	4770      	bx	lr

08011380 <__i2b>:
 8011380:	b510      	push	{r4, lr}
 8011382:	460c      	mov	r4, r1
 8011384:	2101      	movs	r1, #1
 8011386:	f7ff feb5 	bl	80110f4 <_Balloc>
 801138a:	4602      	mov	r2, r0
 801138c:	b928      	cbnz	r0, 801139a <__i2b+0x1a>
 801138e:	4b05      	ldr	r3, [pc, #20]	; (80113a4 <__i2b+0x24>)
 8011390:	4805      	ldr	r0, [pc, #20]	; (80113a8 <__i2b+0x28>)
 8011392:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011396:	f000 fd5f 	bl	8011e58 <__assert_func>
 801139a:	2301      	movs	r3, #1
 801139c:	6144      	str	r4, [r0, #20]
 801139e:	6103      	str	r3, [r0, #16]
 80113a0:	bd10      	pop	{r4, pc}
 80113a2:	bf00      	nop
 80113a4:	080143cc 	.word	0x080143cc
 80113a8:	0801445c 	.word	0x0801445c

080113ac <__multiply>:
 80113ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113b0:	4614      	mov	r4, r2
 80113b2:	690a      	ldr	r2, [r1, #16]
 80113b4:	6923      	ldr	r3, [r4, #16]
 80113b6:	429a      	cmp	r2, r3
 80113b8:	bfb8      	it	lt
 80113ba:	460b      	movlt	r3, r1
 80113bc:	460d      	mov	r5, r1
 80113be:	bfbc      	itt	lt
 80113c0:	4625      	movlt	r5, r4
 80113c2:	461c      	movlt	r4, r3
 80113c4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80113c8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80113cc:	68ab      	ldr	r3, [r5, #8]
 80113ce:	6869      	ldr	r1, [r5, #4]
 80113d0:	eb0a 0709 	add.w	r7, sl, r9
 80113d4:	42bb      	cmp	r3, r7
 80113d6:	b085      	sub	sp, #20
 80113d8:	bfb8      	it	lt
 80113da:	3101      	addlt	r1, #1
 80113dc:	f7ff fe8a 	bl	80110f4 <_Balloc>
 80113e0:	b930      	cbnz	r0, 80113f0 <__multiply+0x44>
 80113e2:	4602      	mov	r2, r0
 80113e4:	4b42      	ldr	r3, [pc, #264]	; (80114f0 <__multiply+0x144>)
 80113e6:	4843      	ldr	r0, [pc, #268]	; (80114f4 <__multiply+0x148>)
 80113e8:	f240 115d 	movw	r1, #349	; 0x15d
 80113ec:	f000 fd34 	bl	8011e58 <__assert_func>
 80113f0:	f100 0614 	add.w	r6, r0, #20
 80113f4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80113f8:	4633      	mov	r3, r6
 80113fa:	2200      	movs	r2, #0
 80113fc:	4543      	cmp	r3, r8
 80113fe:	d31e      	bcc.n	801143e <__multiply+0x92>
 8011400:	f105 0c14 	add.w	ip, r5, #20
 8011404:	f104 0314 	add.w	r3, r4, #20
 8011408:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801140c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8011410:	9202      	str	r2, [sp, #8]
 8011412:	ebac 0205 	sub.w	r2, ip, r5
 8011416:	3a15      	subs	r2, #21
 8011418:	f022 0203 	bic.w	r2, r2, #3
 801141c:	3204      	adds	r2, #4
 801141e:	f105 0115 	add.w	r1, r5, #21
 8011422:	458c      	cmp	ip, r1
 8011424:	bf38      	it	cc
 8011426:	2204      	movcc	r2, #4
 8011428:	9201      	str	r2, [sp, #4]
 801142a:	9a02      	ldr	r2, [sp, #8]
 801142c:	9303      	str	r3, [sp, #12]
 801142e:	429a      	cmp	r2, r3
 8011430:	d808      	bhi.n	8011444 <__multiply+0x98>
 8011432:	2f00      	cmp	r7, #0
 8011434:	dc55      	bgt.n	80114e2 <__multiply+0x136>
 8011436:	6107      	str	r7, [r0, #16]
 8011438:	b005      	add	sp, #20
 801143a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801143e:	f843 2b04 	str.w	r2, [r3], #4
 8011442:	e7db      	b.n	80113fc <__multiply+0x50>
 8011444:	f8b3 a000 	ldrh.w	sl, [r3]
 8011448:	f1ba 0f00 	cmp.w	sl, #0
 801144c:	d020      	beq.n	8011490 <__multiply+0xe4>
 801144e:	f105 0e14 	add.w	lr, r5, #20
 8011452:	46b1      	mov	r9, r6
 8011454:	2200      	movs	r2, #0
 8011456:	f85e 4b04 	ldr.w	r4, [lr], #4
 801145a:	f8d9 b000 	ldr.w	fp, [r9]
 801145e:	b2a1      	uxth	r1, r4
 8011460:	fa1f fb8b 	uxth.w	fp, fp
 8011464:	fb0a b101 	mla	r1, sl, r1, fp
 8011468:	4411      	add	r1, r2
 801146a:	f8d9 2000 	ldr.w	r2, [r9]
 801146e:	0c24      	lsrs	r4, r4, #16
 8011470:	0c12      	lsrs	r2, r2, #16
 8011472:	fb0a 2404 	mla	r4, sl, r4, r2
 8011476:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801147a:	b289      	uxth	r1, r1
 801147c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8011480:	45f4      	cmp	ip, lr
 8011482:	f849 1b04 	str.w	r1, [r9], #4
 8011486:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801148a:	d8e4      	bhi.n	8011456 <__multiply+0xaa>
 801148c:	9901      	ldr	r1, [sp, #4]
 801148e:	5072      	str	r2, [r6, r1]
 8011490:	9a03      	ldr	r2, [sp, #12]
 8011492:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011496:	3304      	adds	r3, #4
 8011498:	f1b9 0f00 	cmp.w	r9, #0
 801149c:	d01f      	beq.n	80114de <__multiply+0x132>
 801149e:	6834      	ldr	r4, [r6, #0]
 80114a0:	f105 0114 	add.w	r1, r5, #20
 80114a4:	46b6      	mov	lr, r6
 80114a6:	f04f 0a00 	mov.w	sl, #0
 80114aa:	880a      	ldrh	r2, [r1, #0]
 80114ac:	f8be b002 	ldrh.w	fp, [lr, #2]
 80114b0:	fb09 b202 	mla	r2, r9, r2, fp
 80114b4:	4492      	add	sl, r2
 80114b6:	b2a4      	uxth	r4, r4
 80114b8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80114bc:	f84e 4b04 	str.w	r4, [lr], #4
 80114c0:	f851 4b04 	ldr.w	r4, [r1], #4
 80114c4:	f8be 2000 	ldrh.w	r2, [lr]
 80114c8:	0c24      	lsrs	r4, r4, #16
 80114ca:	fb09 2404 	mla	r4, r9, r4, r2
 80114ce:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80114d2:	458c      	cmp	ip, r1
 80114d4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80114d8:	d8e7      	bhi.n	80114aa <__multiply+0xfe>
 80114da:	9a01      	ldr	r2, [sp, #4]
 80114dc:	50b4      	str	r4, [r6, r2]
 80114de:	3604      	adds	r6, #4
 80114e0:	e7a3      	b.n	801142a <__multiply+0x7e>
 80114e2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d1a5      	bne.n	8011436 <__multiply+0x8a>
 80114ea:	3f01      	subs	r7, #1
 80114ec:	e7a1      	b.n	8011432 <__multiply+0x86>
 80114ee:	bf00      	nop
 80114f0:	080143cc 	.word	0x080143cc
 80114f4:	0801445c 	.word	0x0801445c

080114f8 <__pow5mult>:
 80114f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80114fc:	4615      	mov	r5, r2
 80114fe:	f012 0203 	ands.w	r2, r2, #3
 8011502:	4606      	mov	r6, r0
 8011504:	460f      	mov	r7, r1
 8011506:	d007      	beq.n	8011518 <__pow5mult+0x20>
 8011508:	4c25      	ldr	r4, [pc, #148]	; (80115a0 <__pow5mult+0xa8>)
 801150a:	3a01      	subs	r2, #1
 801150c:	2300      	movs	r3, #0
 801150e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011512:	f7ff fe51 	bl	80111b8 <__multadd>
 8011516:	4607      	mov	r7, r0
 8011518:	10ad      	asrs	r5, r5, #2
 801151a:	d03d      	beq.n	8011598 <__pow5mult+0xa0>
 801151c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801151e:	b97c      	cbnz	r4, 8011540 <__pow5mult+0x48>
 8011520:	2010      	movs	r0, #16
 8011522:	f7ff fdc1 	bl	80110a8 <malloc>
 8011526:	4602      	mov	r2, r0
 8011528:	6270      	str	r0, [r6, #36]	; 0x24
 801152a:	b928      	cbnz	r0, 8011538 <__pow5mult+0x40>
 801152c:	4b1d      	ldr	r3, [pc, #116]	; (80115a4 <__pow5mult+0xac>)
 801152e:	481e      	ldr	r0, [pc, #120]	; (80115a8 <__pow5mult+0xb0>)
 8011530:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011534:	f000 fc90 	bl	8011e58 <__assert_func>
 8011538:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801153c:	6004      	str	r4, [r0, #0]
 801153e:	60c4      	str	r4, [r0, #12]
 8011540:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011544:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011548:	b94c      	cbnz	r4, 801155e <__pow5mult+0x66>
 801154a:	f240 2171 	movw	r1, #625	; 0x271
 801154e:	4630      	mov	r0, r6
 8011550:	f7ff ff16 	bl	8011380 <__i2b>
 8011554:	2300      	movs	r3, #0
 8011556:	f8c8 0008 	str.w	r0, [r8, #8]
 801155a:	4604      	mov	r4, r0
 801155c:	6003      	str	r3, [r0, #0]
 801155e:	f04f 0900 	mov.w	r9, #0
 8011562:	07eb      	lsls	r3, r5, #31
 8011564:	d50a      	bpl.n	801157c <__pow5mult+0x84>
 8011566:	4639      	mov	r1, r7
 8011568:	4622      	mov	r2, r4
 801156a:	4630      	mov	r0, r6
 801156c:	f7ff ff1e 	bl	80113ac <__multiply>
 8011570:	4639      	mov	r1, r7
 8011572:	4680      	mov	r8, r0
 8011574:	4630      	mov	r0, r6
 8011576:	f7ff fdfd 	bl	8011174 <_Bfree>
 801157a:	4647      	mov	r7, r8
 801157c:	106d      	asrs	r5, r5, #1
 801157e:	d00b      	beq.n	8011598 <__pow5mult+0xa0>
 8011580:	6820      	ldr	r0, [r4, #0]
 8011582:	b938      	cbnz	r0, 8011594 <__pow5mult+0x9c>
 8011584:	4622      	mov	r2, r4
 8011586:	4621      	mov	r1, r4
 8011588:	4630      	mov	r0, r6
 801158a:	f7ff ff0f 	bl	80113ac <__multiply>
 801158e:	6020      	str	r0, [r4, #0]
 8011590:	f8c0 9000 	str.w	r9, [r0]
 8011594:	4604      	mov	r4, r0
 8011596:	e7e4      	b.n	8011562 <__pow5mult+0x6a>
 8011598:	4638      	mov	r0, r7
 801159a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801159e:	bf00      	nop
 80115a0:	080145b0 	.word	0x080145b0
 80115a4:	08014356 	.word	0x08014356
 80115a8:	0801445c 	.word	0x0801445c

080115ac <__lshift>:
 80115ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115b0:	460c      	mov	r4, r1
 80115b2:	6849      	ldr	r1, [r1, #4]
 80115b4:	6923      	ldr	r3, [r4, #16]
 80115b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80115ba:	68a3      	ldr	r3, [r4, #8]
 80115bc:	4607      	mov	r7, r0
 80115be:	4691      	mov	r9, r2
 80115c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80115c4:	f108 0601 	add.w	r6, r8, #1
 80115c8:	42b3      	cmp	r3, r6
 80115ca:	db0b      	blt.n	80115e4 <__lshift+0x38>
 80115cc:	4638      	mov	r0, r7
 80115ce:	f7ff fd91 	bl	80110f4 <_Balloc>
 80115d2:	4605      	mov	r5, r0
 80115d4:	b948      	cbnz	r0, 80115ea <__lshift+0x3e>
 80115d6:	4602      	mov	r2, r0
 80115d8:	4b28      	ldr	r3, [pc, #160]	; (801167c <__lshift+0xd0>)
 80115da:	4829      	ldr	r0, [pc, #164]	; (8011680 <__lshift+0xd4>)
 80115dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80115e0:	f000 fc3a 	bl	8011e58 <__assert_func>
 80115e4:	3101      	adds	r1, #1
 80115e6:	005b      	lsls	r3, r3, #1
 80115e8:	e7ee      	b.n	80115c8 <__lshift+0x1c>
 80115ea:	2300      	movs	r3, #0
 80115ec:	f100 0114 	add.w	r1, r0, #20
 80115f0:	f100 0210 	add.w	r2, r0, #16
 80115f4:	4618      	mov	r0, r3
 80115f6:	4553      	cmp	r3, sl
 80115f8:	db33      	blt.n	8011662 <__lshift+0xb6>
 80115fa:	6920      	ldr	r0, [r4, #16]
 80115fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011600:	f104 0314 	add.w	r3, r4, #20
 8011604:	f019 091f 	ands.w	r9, r9, #31
 8011608:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801160c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011610:	d02b      	beq.n	801166a <__lshift+0xbe>
 8011612:	f1c9 0e20 	rsb	lr, r9, #32
 8011616:	468a      	mov	sl, r1
 8011618:	2200      	movs	r2, #0
 801161a:	6818      	ldr	r0, [r3, #0]
 801161c:	fa00 f009 	lsl.w	r0, r0, r9
 8011620:	4302      	orrs	r2, r0
 8011622:	f84a 2b04 	str.w	r2, [sl], #4
 8011626:	f853 2b04 	ldr.w	r2, [r3], #4
 801162a:	459c      	cmp	ip, r3
 801162c:	fa22 f20e 	lsr.w	r2, r2, lr
 8011630:	d8f3      	bhi.n	801161a <__lshift+0x6e>
 8011632:	ebac 0304 	sub.w	r3, ip, r4
 8011636:	3b15      	subs	r3, #21
 8011638:	f023 0303 	bic.w	r3, r3, #3
 801163c:	3304      	adds	r3, #4
 801163e:	f104 0015 	add.w	r0, r4, #21
 8011642:	4584      	cmp	ip, r0
 8011644:	bf38      	it	cc
 8011646:	2304      	movcc	r3, #4
 8011648:	50ca      	str	r2, [r1, r3]
 801164a:	b10a      	cbz	r2, 8011650 <__lshift+0xa4>
 801164c:	f108 0602 	add.w	r6, r8, #2
 8011650:	3e01      	subs	r6, #1
 8011652:	4638      	mov	r0, r7
 8011654:	612e      	str	r6, [r5, #16]
 8011656:	4621      	mov	r1, r4
 8011658:	f7ff fd8c 	bl	8011174 <_Bfree>
 801165c:	4628      	mov	r0, r5
 801165e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011662:	f842 0f04 	str.w	r0, [r2, #4]!
 8011666:	3301      	adds	r3, #1
 8011668:	e7c5      	b.n	80115f6 <__lshift+0x4a>
 801166a:	3904      	subs	r1, #4
 801166c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011670:	f841 2f04 	str.w	r2, [r1, #4]!
 8011674:	459c      	cmp	ip, r3
 8011676:	d8f9      	bhi.n	801166c <__lshift+0xc0>
 8011678:	e7ea      	b.n	8011650 <__lshift+0xa4>
 801167a:	bf00      	nop
 801167c:	080143cc 	.word	0x080143cc
 8011680:	0801445c 	.word	0x0801445c

08011684 <__mcmp>:
 8011684:	b530      	push	{r4, r5, lr}
 8011686:	6902      	ldr	r2, [r0, #16]
 8011688:	690c      	ldr	r4, [r1, #16]
 801168a:	1b12      	subs	r2, r2, r4
 801168c:	d10e      	bne.n	80116ac <__mcmp+0x28>
 801168e:	f100 0314 	add.w	r3, r0, #20
 8011692:	3114      	adds	r1, #20
 8011694:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011698:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801169c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80116a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80116a4:	42a5      	cmp	r5, r4
 80116a6:	d003      	beq.n	80116b0 <__mcmp+0x2c>
 80116a8:	d305      	bcc.n	80116b6 <__mcmp+0x32>
 80116aa:	2201      	movs	r2, #1
 80116ac:	4610      	mov	r0, r2
 80116ae:	bd30      	pop	{r4, r5, pc}
 80116b0:	4283      	cmp	r3, r0
 80116b2:	d3f3      	bcc.n	801169c <__mcmp+0x18>
 80116b4:	e7fa      	b.n	80116ac <__mcmp+0x28>
 80116b6:	f04f 32ff 	mov.w	r2, #4294967295
 80116ba:	e7f7      	b.n	80116ac <__mcmp+0x28>

080116bc <__mdiff>:
 80116bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116c0:	460c      	mov	r4, r1
 80116c2:	4606      	mov	r6, r0
 80116c4:	4611      	mov	r1, r2
 80116c6:	4620      	mov	r0, r4
 80116c8:	4617      	mov	r7, r2
 80116ca:	f7ff ffdb 	bl	8011684 <__mcmp>
 80116ce:	1e05      	subs	r5, r0, #0
 80116d0:	d110      	bne.n	80116f4 <__mdiff+0x38>
 80116d2:	4629      	mov	r1, r5
 80116d4:	4630      	mov	r0, r6
 80116d6:	f7ff fd0d 	bl	80110f4 <_Balloc>
 80116da:	b930      	cbnz	r0, 80116ea <__mdiff+0x2e>
 80116dc:	4b39      	ldr	r3, [pc, #228]	; (80117c4 <__mdiff+0x108>)
 80116de:	4602      	mov	r2, r0
 80116e0:	f240 2132 	movw	r1, #562	; 0x232
 80116e4:	4838      	ldr	r0, [pc, #224]	; (80117c8 <__mdiff+0x10c>)
 80116e6:	f000 fbb7 	bl	8011e58 <__assert_func>
 80116ea:	2301      	movs	r3, #1
 80116ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80116f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116f4:	bfa4      	itt	ge
 80116f6:	463b      	movge	r3, r7
 80116f8:	4627      	movge	r7, r4
 80116fa:	4630      	mov	r0, r6
 80116fc:	6879      	ldr	r1, [r7, #4]
 80116fe:	bfa6      	itte	ge
 8011700:	461c      	movge	r4, r3
 8011702:	2500      	movge	r5, #0
 8011704:	2501      	movlt	r5, #1
 8011706:	f7ff fcf5 	bl	80110f4 <_Balloc>
 801170a:	b920      	cbnz	r0, 8011716 <__mdiff+0x5a>
 801170c:	4b2d      	ldr	r3, [pc, #180]	; (80117c4 <__mdiff+0x108>)
 801170e:	4602      	mov	r2, r0
 8011710:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011714:	e7e6      	b.n	80116e4 <__mdiff+0x28>
 8011716:	693e      	ldr	r6, [r7, #16]
 8011718:	60c5      	str	r5, [r0, #12]
 801171a:	6925      	ldr	r5, [r4, #16]
 801171c:	f107 0114 	add.w	r1, r7, #20
 8011720:	f104 0914 	add.w	r9, r4, #20
 8011724:	f100 0e14 	add.w	lr, r0, #20
 8011728:	f107 0210 	add.w	r2, r7, #16
 801172c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8011730:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8011734:	46f2      	mov	sl, lr
 8011736:	2700      	movs	r7, #0
 8011738:	f859 3b04 	ldr.w	r3, [r9], #4
 801173c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011740:	fa1f f883 	uxth.w	r8, r3
 8011744:	fa17 f78b 	uxtah	r7, r7, fp
 8011748:	0c1b      	lsrs	r3, r3, #16
 801174a:	eba7 0808 	sub.w	r8, r7, r8
 801174e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011752:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011756:	fa1f f888 	uxth.w	r8, r8
 801175a:	141f      	asrs	r7, r3, #16
 801175c:	454d      	cmp	r5, r9
 801175e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011762:	f84a 3b04 	str.w	r3, [sl], #4
 8011766:	d8e7      	bhi.n	8011738 <__mdiff+0x7c>
 8011768:	1b2b      	subs	r3, r5, r4
 801176a:	3b15      	subs	r3, #21
 801176c:	f023 0303 	bic.w	r3, r3, #3
 8011770:	3304      	adds	r3, #4
 8011772:	3415      	adds	r4, #21
 8011774:	42a5      	cmp	r5, r4
 8011776:	bf38      	it	cc
 8011778:	2304      	movcc	r3, #4
 801177a:	4419      	add	r1, r3
 801177c:	4473      	add	r3, lr
 801177e:	469e      	mov	lr, r3
 8011780:	460d      	mov	r5, r1
 8011782:	4565      	cmp	r5, ip
 8011784:	d30e      	bcc.n	80117a4 <__mdiff+0xe8>
 8011786:	f10c 0203 	add.w	r2, ip, #3
 801178a:	1a52      	subs	r2, r2, r1
 801178c:	f022 0203 	bic.w	r2, r2, #3
 8011790:	3903      	subs	r1, #3
 8011792:	458c      	cmp	ip, r1
 8011794:	bf38      	it	cc
 8011796:	2200      	movcc	r2, #0
 8011798:	441a      	add	r2, r3
 801179a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801179e:	b17b      	cbz	r3, 80117c0 <__mdiff+0x104>
 80117a0:	6106      	str	r6, [r0, #16]
 80117a2:	e7a5      	b.n	80116f0 <__mdiff+0x34>
 80117a4:	f855 8b04 	ldr.w	r8, [r5], #4
 80117a8:	fa17 f488 	uxtah	r4, r7, r8
 80117ac:	1422      	asrs	r2, r4, #16
 80117ae:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80117b2:	b2a4      	uxth	r4, r4
 80117b4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80117b8:	f84e 4b04 	str.w	r4, [lr], #4
 80117bc:	1417      	asrs	r7, r2, #16
 80117be:	e7e0      	b.n	8011782 <__mdiff+0xc6>
 80117c0:	3e01      	subs	r6, #1
 80117c2:	e7ea      	b.n	801179a <__mdiff+0xde>
 80117c4:	080143cc 	.word	0x080143cc
 80117c8:	0801445c 	.word	0x0801445c

080117cc <__ulp>:
 80117cc:	b082      	sub	sp, #8
 80117ce:	ed8d 0b00 	vstr	d0, [sp]
 80117d2:	9b01      	ldr	r3, [sp, #4]
 80117d4:	4912      	ldr	r1, [pc, #72]	; (8011820 <__ulp+0x54>)
 80117d6:	4019      	ands	r1, r3
 80117d8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80117dc:	2900      	cmp	r1, #0
 80117de:	dd05      	ble.n	80117ec <__ulp+0x20>
 80117e0:	2200      	movs	r2, #0
 80117e2:	460b      	mov	r3, r1
 80117e4:	ec43 2b10 	vmov	d0, r2, r3
 80117e8:	b002      	add	sp, #8
 80117ea:	4770      	bx	lr
 80117ec:	4249      	negs	r1, r1
 80117ee:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80117f2:	ea4f 5021 	mov.w	r0, r1, asr #20
 80117f6:	f04f 0200 	mov.w	r2, #0
 80117fa:	f04f 0300 	mov.w	r3, #0
 80117fe:	da04      	bge.n	801180a <__ulp+0x3e>
 8011800:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8011804:	fa41 f300 	asr.w	r3, r1, r0
 8011808:	e7ec      	b.n	80117e4 <__ulp+0x18>
 801180a:	f1a0 0114 	sub.w	r1, r0, #20
 801180e:	291e      	cmp	r1, #30
 8011810:	bfda      	itte	le
 8011812:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8011816:	fa20 f101 	lsrle.w	r1, r0, r1
 801181a:	2101      	movgt	r1, #1
 801181c:	460a      	mov	r2, r1
 801181e:	e7e1      	b.n	80117e4 <__ulp+0x18>
 8011820:	7ff00000 	.word	0x7ff00000

08011824 <__b2d>:
 8011824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011826:	6905      	ldr	r5, [r0, #16]
 8011828:	f100 0714 	add.w	r7, r0, #20
 801182c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8011830:	1f2e      	subs	r6, r5, #4
 8011832:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8011836:	4620      	mov	r0, r4
 8011838:	f7ff fd52 	bl	80112e0 <__hi0bits>
 801183c:	f1c0 0320 	rsb	r3, r0, #32
 8011840:	280a      	cmp	r0, #10
 8011842:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80118c0 <__b2d+0x9c>
 8011846:	600b      	str	r3, [r1, #0]
 8011848:	dc14      	bgt.n	8011874 <__b2d+0x50>
 801184a:	f1c0 0e0b 	rsb	lr, r0, #11
 801184e:	fa24 f10e 	lsr.w	r1, r4, lr
 8011852:	42b7      	cmp	r7, r6
 8011854:	ea41 030c 	orr.w	r3, r1, ip
 8011858:	bf34      	ite	cc
 801185a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801185e:	2100      	movcs	r1, #0
 8011860:	3015      	adds	r0, #21
 8011862:	fa04 f000 	lsl.w	r0, r4, r0
 8011866:	fa21 f10e 	lsr.w	r1, r1, lr
 801186a:	ea40 0201 	orr.w	r2, r0, r1
 801186e:	ec43 2b10 	vmov	d0, r2, r3
 8011872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011874:	42b7      	cmp	r7, r6
 8011876:	bf3a      	itte	cc
 8011878:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801187c:	f1a5 0608 	subcc.w	r6, r5, #8
 8011880:	2100      	movcs	r1, #0
 8011882:	380b      	subs	r0, #11
 8011884:	d017      	beq.n	80118b6 <__b2d+0x92>
 8011886:	f1c0 0c20 	rsb	ip, r0, #32
 801188a:	fa04 f500 	lsl.w	r5, r4, r0
 801188e:	42be      	cmp	r6, r7
 8011890:	fa21 f40c 	lsr.w	r4, r1, ip
 8011894:	ea45 0504 	orr.w	r5, r5, r4
 8011898:	bf8c      	ite	hi
 801189a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801189e:	2400      	movls	r4, #0
 80118a0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80118a4:	fa01 f000 	lsl.w	r0, r1, r0
 80118a8:	fa24 f40c 	lsr.w	r4, r4, ip
 80118ac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80118b0:	ea40 0204 	orr.w	r2, r0, r4
 80118b4:	e7db      	b.n	801186e <__b2d+0x4a>
 80118b6:	ea44 030c 	orr.w	r3, r4, ip
 80118ba:	460a      	mov	r2, r1
 80118bc:	e7d7      	b.n	801186e <__b2d+0x4a>
 80118be:	bf00      	nop
 80118c0:	3ff00000 	.word	0x3ff00000

080118c4 <__d2b>:
 80118c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80118c8:	4689      	mov	r9, r1
 80118ca:	2101      	movs	r1, #1
 80118cc:	ec57 6b10 	vmov	r6, r7, d0
 80118d0:	4690      	mov	r8, r2
 80118d2:	f7ff fc0f 	bl	80110f4 <_Balloc>
 80118d6:	4604      	mov	r4, r0
 80118d8:	b930      	cbnz	r0, 80118e8 <__d2b+0x24>
 80118da:	4602      	mov	r2, r0
 80118dc:	4b25      	ldr	r3, [pc, #148]	; (8011974 <__d2b+0xb0>)
 80118de:	4826      	ldr	r0, [pc, #152]	; (8011978 <__d2b+0xb4>)
 80118e0:	f240 310a 	movw	r1, #778	; 0x30a
 80118e4:	f000 fab8 	bl	8011e58 <__assert_func>
 80118e8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80118ec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80118f0:	bb35      	cbnz	r5, 8011940 <__d2b+0x7c>
 80118f2:	2e00      	cmp	r6, #0
 80118f4:	9301      	str	r3, [sp, #4]
 80118f6:	d028      	beq.n	801194a <__d2b+0x86>
 80118f8:	4668      	mov	r0, sp
 80118fa:	9600      	str	r6, [sp, #0]
 80118fc:	f7ff fd10 	bl	8011320 <__lo0bits>
 8011900:	9900      	ldr	r1, [sp, #0]
 8011902:	b300      	cbz	r0, 8011946 <__d2b+0x82>
 8011904:	9a01      	ldr	r2, [sp, #4]
 8011906:	f1c0 0320 	rsb	r3, r0, #32
 801190a:	fa02 f303 	lsl.w	r3, r2, r3
 801190e:	430b      	orrs	r3, r1
 8011910:	40c2      	lsrs	r2, r0
 8011912:	6163      	str	r3, [r4, #20]
 8011914:	9201      	str	r2, [sp, #4]
 8011916:	9b01      	ldr	r3, [sp, #4]
 8011918:	61a3      	str	r3, [r4, #24]
 801191a:	2b00      	cmp	r3, #0
 801191c:	bf14      	ite	ne
 801191e:	2202      	movne	r2, #2
 8011920:	2201      	moveq	r2, #1
 8011922:	6122      	str	r2, [r4, #16]
 8011924:	b1d5      	cbz	r5, 801195c <__d2b+0x98>
 8011926:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801192a:	4405      	add	r5, r0
 801192c:	f8c9 5000 	str.w	r5, [r9]
 8011930:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011934:	f8c8 0000 	str.w	r0, [r8]
 8011938:	4620      	mov	r0, r4
 801193a:	b003      	add	sp, #12
 801193c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011940:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011944:	e7d5      	b.n	80118f2 <__d2b+0x2e>
 8011946:	6161      	str	r1, [r4, #20]
 8011948:	e7e5      	b.n	8011916 <__d2b+0x52>
 801194a:	a801      	add	r0, sp, #4
 801194c:	f7ff fce8 	bl	8011320 <__lo0bits>
 8011950:	9b01      	ldr	r3, [sp, #4]
 8011952:	6163      	str	r3, [r4, #20]
 8011954:	2201      	movs	r2, #1
 8011956:	6122      	str	r2, [r4, #16]
 8011958:	3020      	adds	r0, #32
 801195a:	e7e3      	b.n	8011924 <__d2b+0x60>
 801195c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011960:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011964:	f8c9 0000 	str.w	r0, [r9]
 8011968:	6918      	ldr	r0, [r3, #16]
 801196a:	f7ff fcb9 	bl	80112e0 <__hi0bits>
 801196e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011972:	e7df      	b.n	8011934 <__d2b+0x70>
 8011974:	080143cc 	.word	0x080143cc
 8011978:	0801445c 	.word	0x0801445c

0801197c <__ratio>:
 801197c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011980:	4688      	mov	r8, r1
 8011982:	4669      	mov	r1, sp
 8011984:	4681      	mov	r9, r0
 8011986:	f7ff ff4d 	bl	8011824 <__b2d>
 801198a:	a901      	add	r1, sp, #4
 801198c:	4640      	mov	r0, r8
 801198e:	ec55 4b10 	vmov	r4, r5, d0
 8011992:	f7ff ff47 	bl	8011824 <__b2d>
 8011996:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801199a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801199e:	eba3 0c02 	sub.w	ip, r3, r2
 80119a2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80119a6:	1a9b      	subs	r3, r3, r2
 80119a8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80119ac:	ec51 0b10 	vmov	r0, r1, d0
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	bfd6      	itet	le
 80119b4:	460a      	movle	r2, r1
 80119b6:	462a      	movgt	r2, r5
 80119b8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80119bc:	468b      	mov	fp, r1
 80119be:	462f      	mov	r7, r5
 80119c0:	bfd4      	ite	le
 80119c2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80119c6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80119ca:	4620      	mov	r0, r4
 80119cc:	ee10 2a10 	vmov	r2, s0
 80119d0:	465b      	mov	r3, fp
 80119d2:	4639      	mov	r1, r7
 80119d4:	f7ee ff3a 	bl	800084c <__aeabi_ddiv>
 80119d8:	ec41 0b10 	vmov	d0, r0, r1
 80119dc:	b003      	add	sp, #12
 80119de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080119e2 <__copybits>:
 80119e2:	3901      	subs	r1, #1
 80119e4:	b570      	push	{r4, r5, r6, lr}
 80119e6:	1149      	asrs	r1, r1, #5
 80119e8:	6914      	ldr	r4, [r2, #16]
 80119ea:	3101      	adds	r1, #1
 80119ec:	f102 0314 	add.w	r3, r2, #20
 80119f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80119f4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80119f8:	1f05      	subs	r5, r0, #4
 80119fa:	42a3      	cmp	r3, r4
 80119fc:	d30c      	bcc.n	8011a18 <__copybits+0x36>
 80119fe:	1aa3      	subs	r3, r4, r2
 8011a00:	3b11      	subs	r3, #17
 8011a02:	f023 0303 	bic.w	r3, r3, #3
 8011a06:	3211      	adds	r2, #17
 8011a08:	42a2      	cmp	r2, r4
 8011a0a:	bf88      	it	hi
 8011a0c:	2300      	movhi	r3, #0
 8011a0e:	4418      	add	r0, r3
 8011a10:	2300      	movs	r3, #0
 8011a12:	4288      	cmp	r0, r1
 8011a14:	d305      	bcc.n	8011a22 <__copybits+0x40>
 8011a16:	bd70      	pop	{r4, r5, r6, pc}
 8011a18:	f853 6b04 	ldr.w	r6, [r3], #4
 8011a1c:	f845 6f04 	str.w	r6, [r5, #4]!
 8011a20:	e7eb      	b.n	80119fa <__copybits+0x18>
 8011a22:	f840 3b04 	str.w	r3, [r0], #4
 8011a26:	e7f4      	b.n	8011a12 <__copybits+0x30>

08011a28 <__any_on>:
 8011a28:	f100 0214 	add.w	r2, r0, #20
 8011a2c:	6900      	ldr	r0, [r0, #16]
 8011a2e:	114b      	asrs	r3, r1, #5
 8011a30:	4298      	cmp	r0, r3
 8011a32:	b510      	push	{r4, lr}
 8011a34:	db11      	blt.n	8011a5a <__any_on+0x32>
 8011a36:	dd0a      	ble.n	8011a4e <__any_on+0x26>
 8011a38:	f011 011f 	ands.w	r1, r1, #31
 8011a3c:	d007      	beq.n	8011a4e <__any_on+0x26>
 8011a3e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011a42:	fa24 f001 	lsr.w	r0, r4, r1
 8011a46:	fa00 f101 	lsl.w	r1, r0, r1
 8011a4a:	428c      	cmp	r4, r1
 8011a4c:	d10b      	bne.n	8011a66 <__any_on+0x3e>
 8011a4e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011a52:	4293      	cmp	r3, r2
 8011a54:	d803      	bhi.n	8011a5e <__any_on+0x36>
 8011a56:	2000      	movs	r0, #0
 8011a58:	bd10      	pop	{r4, pc}
 8011a5a:	4603      	mov	r3, r0
 8011a5c:	e7f7      	b.n	8011a4e <__any_on+0x26>
 8011a5e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011a62:	2900      	cmp	r1, #0
 8011a64:	d0f5      	beq.n	8011a52 <__any_on+0x2a>
 8011a66:	2001      	movs	r0, #1
 8011a68:	e7f6      	b.n	8011a58 <__any_on+0x30>

08011a6a <_calloc_r>:
 8011a6a:	b513      	push	{r0, r1, r4, lr}
 8011a6c:	434a      	muls	r2, r1
 8011a6e:	4611      	mov	r1, r2
 8011a70:	9201      	str	r2, [sp, #4]
 8011a72:	f7fc f9cd 	bl	800de10 <_malloc_r>
 8011a76:	4604      	mov	r4, r0
 8011a78:	b118      	cbz	r0, 8011a82 <_calloc_r+0x18>
 8011a7a:	9a01      	ldr	r2, [sp, #4]
 8011a7c:	2100      	movs	r1, #0
 8011a7e:	f7fc f9be 	bl	800ddfe <memset>
 8011a82:	4620      	mov	r0, r4
 8011a84:	b002      	add	sp, #8
 8011a86:	bd10      	pop	{r4, pc}

08011a88 <_free_r>:
 8011a88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011a8a:	2900      	cmp	r1, #0
 8011a8c:	d048      	beq.n	8011b20 <_free_r+0x98>
 8011a8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a92:	9001      	str	r0, [sp, #4]
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	f1a1 0404 	sub.w	r4, r1, #4
 8011a9a:	bfb8      	it	lt
 8011a9c:	18e4      	addlt	r4, r4, r3
 8011a9e:	f7ff fb1d 	bl	80110dc <__malloc_lock>
 8011aa2:	4a20      	ldr	r2, [pc, #128]	; (8011b24 <_free_r+0x9c>)
 8011aa4:	9801      	ldr	r0, [sp, #4]
 8011aa6:	6813      	ldr	r3, [r2, #0]
 8011aa8:	4615      	mov	r5, r2
 8011aaa:	b933      	cbnz	r3, 8011aba <_free_r+0x32>
 8011aac:	6063      	str	r3, [r4, #4]
 8011aae:	6014      	str	r4, [r2, #0]
 8011ab0:	b003      	add	sp, #12
 8011ab2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011ab6:	f7ff bb17 	b.w	80110e8 <__malloc_unlock>
 8011aba:	42a3      	cmp	r3, r4
 8011abc:	d90b      	bls.n	8011ad6 <_free_r+0x4e>
 8011abe:	6821      	ldr	r1, [r4, #0]
 8011ac0:	1862      	adds	r2, r4, r1
 8011ac2:	4293      	cmp	r3, r2
 8011ac4:	bf04      	itt	eq
 8011ac6:	681a      	ldreq	r2, [r3, #0]
 8011ac8:	685b      	ldreq	r3, [r3, #4]
 8011aca:	6063      	str	r3, [r4, #4]
 8011acc:	bf04      	itt	eq
 8011ace:	1852      	addeq	r2, r2, r1
 8011ad0:	6022      	streq	r2, [r4, #0]
 8011ad2:	602c      	str	r4, [r5, #0]
 8011ad4:	e7ec      	b.n	8011ab0 <_free_r+0x28>
 8011ad6:	461a      	mov	r2, r3
 8011ad8:	685b      	ldr	r3, [r3, #4]
 8011ada:	b10b      	cbz	r3, 8011ae0 <_free_r+0x58>
 8011adc:	42a3      	cmp	r3, r4
 8011ade:	d9fa      	bls.n	8011ad6 <_free_r+0x4e>
 8011ae0:	6811      	ldr	r1, [r2, #0]
 8011ae2:	1855      	adds	r5, r2, r1
 8011ae4:	42a5      	cmp	r5, r4
 8011ae6:	d10b      	bne.n	8011b00 <_free_r+0x78>
 8011ae8:	6824      	ldr	r4, [r4, #0]
 8011aea:	4421      	add	r1, r4
 8011aec:	1854      	adds	r4, r2, r1
 8011aee:	42a3      	cmp	r3, r4
 8011af0:	6011      	str	r1, [r2, #0]
 8011af2:	d1dd      	bne.n	8011ab0 <_free_r+0x28>
 8011af4:	681c      	ldr	r4, [r3, #0]
 8011af6:	685b      	ldr	r3, [r3, #4]
 8011af8:	6053      	str	r3, [r2, #4]
 8011afa:	4421      	add	r1, r4
 8011afc:	6011      	str	r1, [r2, #0]
 8011afe:	e7d7      	b.n	8011ab0 <_free_r+0x28>
 8011b00:	d902      	bls.n	8011b08 <_free_r+0x80>
 8011b02:	230c      	movs	r3, #12
 8011b04:	6003      	str	r3, [r0, #0]
 8011b06:	e7d3      	b.n	8011ab0 <_free_r+0x28>
 8011b08:	6825      	ldr	r5, [r4, #0]
 8011b0a:	1961      	adds	r1, r4, r5
 8011b0c:	428b      	cmp	r3, r1
 8011b0e:	bf04      	itt	eq
 8011b10:	6819      	ldreq	r1, [r3, #0]
 8011b12:	685b      	ldreq	r3, [r3, #4]
 8011b14:	6063      	str	r3, [r4, #4]
 8011b16:	bf04      	itt	eq
 8011b18:	1949      	addeq	r1, r1, r5
 8011b1a:	6021      	streq	r1, [r4, #0]
 8011b1c:	6054      	str	r4, [r2, #4]
 8011b1e:	e7c7      	b.n	8011ab0 <_free_r+0x28>
 8011b20:	b003      	add	sp, #12
 8011b22:	bd30      	pop	{r4, r5, pc}
 8011b24:	20005990 	.word	0x20005990

08011b28 <__ssputs_r>:
 8011b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011b2c:	688e      	ldr	r6, [r1, #8]
 8011b2e:	429e      	cmp	r6, r3
 8011b30:	4682      	mov	sl, r0
 8011b32:	460c      	mov	r4, r1
 8011b34:	4690      	mov	r8, r2
 8011b36:	461f      	mov	r7, r3
 8011b38:	d838      	bhi.n	8011bac <__ssputs_r+0x84>
 8011b3a:	898a      	ldrh	r2, [r1, #12]
 8011b3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011b40:	d032      	beq.n	8011ba8 <__ssputs_r+0x80>
 8011b42:	6825      	ldr	r5, [r4, #0]
 8011b44:	6909      	ldr	r1, [r1, #16]
 8011b46:	eba5 0901 	sub.w	r9, r5, r1
 8011b4a:	6965      	ldr	r5, [r4, #20]
 8011b4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011b50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011b54:	3301      	adds	r3, #1
 8011b56:	444b      	add	r3, r9
 8011b58:	106d      	asrs	r5, r5, #1
 8011b5a:	429d      	cmp	r5, r3
 8011b5c:	bf38      	it	cc
 8011b5e:	461d      	movcc	r5, r3
 8011b60:	0553      	lsls	r3, r2, #21
 8011b62:	d531      	bpl.n	8011bc8 <__ssputs_r+0xa0>
 8011b64:	4629      	mov	r1, r5
 8011b66:	f7fc f953 	bl	800de10 <_malloc_r>
 8011b6a:	4606      	mov	r6, r0
 8011b6c:	b950      	cbnz	r0, 8011b84 <__ssputs_r+0x5c>
 8011b6e:	230c      	movs	r3, #12
 8011b70:	f8ca 3000 	str.w	r3, [sl]
 8011b74:	89a3      	ldrh	r3, [r4, #12]
 8011b76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011b7a:	81a3      	strh	r3, [r4, #12]
 8011b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8011b80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b84:	6921      	ldr	r1, [r4, #16]
 8011b86:	464a      	mov	r2, r9
 8011b88:	f7fc f92b 	bl	800dde2 <memcpy>
 8011b8c:	89a3      	ldrh	r3, [r4, #12]
 8011b8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011b92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b96:	81a3      	strh	r3, [r4, #12]
 8011b98:	6126      	str	r6, [r4, #16]
 8011b9a:	6165      	str	r5, [r4, #20]
 8011b9c:	444e      	add	r6, r9
 8011b9e:	eba5 0509 	sub.w	r5, r5, r9
 8011ba2:	6026      	str	r6, [r4, #0]
 8011ba4:	60a5      	str	r5, [r4, #8]
 8011ba6:	463e      	mov	r6, r7
 8011ba8:	42be      	cmp	r6, r7
 8011baa:	d900      	bls.n	8011bae <__ssputs_r+0x86>
 8011bac:	463e      	mov	r6, r7
 8011bae:	4632      	mov	r2, r6
 8011bb0:	6820      	ldr	r0, [r4, #0]
 8011bb2:	4641      	mov	r1, r8
 8011bb4:	f000 f980 	bl	8011eb8 <memmove>
 8011bb8:	68a3      	ldr	r3, [r4, #8]
 8011bba:	6822      	ldr	r2, [r4, #0]
 8011bbc:	1b9b      	subs	r3, r3, r6
 8011bbe:	4432      	add	r2, r6
 8011bc0:	60a3      	str	r3, [r4, #8]
 8011bc2:	6022      	str	r2, [r4, #0]
 8011bc4:	2000      	movs	r0, #0
 8011bc6:	e7db      	b.n	8011b80 <__ssputs_r+0x58>
 8011bc8:	462a      	mov	r2, r5
 8011bca:	f000 f98f 	bl	8011eec <_realloc_r>
 8011bce:	4606      	mov	r6, r0
 8011bd0:	2800      	cmp	r0, #0
 8011bd2:	d1e1      	bne.n	8011b98 <__ssputs_r+0x70>
 8011bd4:	6921      	ldr	r1, [r4, #16]
 8011bd6:	4650      	mov	r0, sl
 8011bd8:	f7ff ff56 	bl	8011a88 <_free_r>
 8011bdc:	e7c7      	b.n	8011b6e <__ssputs_r+0x46>
	...

08011be0 <_svfiprintf_r>:
 8011be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011be4:	4698      	mov	r8, r3
 8011be6:	898b      	ldrh	r3, [r1, #12]
 8011be8:	061b      	lsls	r3, r3, #24
 8011bea:	b09d      	sub	sp, #116	; 0x74
 8011bec:	4607      	mov	r7, r0
 8011bee:	460d      	mov	r5, r1
 8011bf0:	4614      	mov	r4, r2
 8011bf2:	d50e      	bpl.n	8011c12 <_svfiprintf_r+0x32>
 8011bf4:	690b      	ldr	r3, [r1, #16]
 8011bf6:	b963      	cbnz	r3, 8011c12 <_svfiprintf_r+0x32>
 8011bf8:	2140      	movs	r1, #64	; 0x40
 8011bfa:	f7fc f909 	bl	800de10 <_malloc_r>
 8011bfe:	6028      	str	r0, [r5, #0]
 8011c00:	6128      	str	r0, [r5, #16]
 8011c02:	b920      	cbnz	r0, 8011c0e <_svfiprintf_r+0x2e>
 8011c04:	230c      	movs	r3, #12
 8011c06:	603b      	str	r3, [r7, #0]
 8011c08:	f04f 30ff 	mov.w	r0, #4294967295
 8011c0c:	e0d1      	b.n	8011db2 <_svfiprintf_r+0x1d2>
 8011c0e:	2340      	movs	r3, #64	; 0x40
 8011c10:	616b      	str	r3, [r5, #20]
 8011c12:	2300      	movs	r3, #0
 8011c14:	9309      	str	r3, [sp, #36]	; 0x24
 8011c16:	2320      	movs	r3, #32
 8011c18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011c1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8011c20:	2330      	movs	r3, #48	; 0x30
 8011c22:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011dcc <_svfiprintf_r+0x1ec>
 8011c26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011c2a:	f04f 0901 	mov.w	r9, #1
 8011c2e:	4623      	mov	r3, r4
 8011c30:	469a      	mov	sl, r3
 8011c32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011c36:	b10a      	cbz	r2, 8011c3c <_svfiprintf_r+0x5c>
 8011c38:	2a25      	cmp	r2, #37	; 0x25
 8011c3a:	d1f9      	bne.n	8011c30 <_svfiprintf_r+0x50>
 8011c3c:	ebba 0b04 	subs.w	fp, sl, r4
 8011c40:	d00b      	beq.n	8011c5a <_svfiprintf_r+0x7a>
 8011c42:	465b      	mov	r3, fp
 8011c44:	4622      	mov	r2, r4
 8011c46:	4629      	mov	r1, r5
 8011c48:	4638      	mov	r0, r7
 8011c4a:	f7ff ff6d 	bl	8011b28 <__ssputs_r>
 8011c4e:	3001      	adds	r0, #1
 8011c50:	f000 80aa 	beq.w	8011da8 <_svfiprintf_r+0x1c8>
 8011c54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011c56:	445a      	add	r2, fp
 8011c58:	9209      	str	r2, [sp, #36]	; 0x24
 8011c5a:	f89a 3000 	ldrb.w	r3, [sl]
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	f000 80a2 	beq.w	8011da8 <_svfiprintf_r+0x1c8>
 8011c64:	2300      	movs	r3, #0
 8011c66:	f04f 32ff 	mov.w	r2, #4294967295
 8011c6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011c6e:	f10a 0a01 	add.w	sl, sl, #1
 8011c72:	9304      	str	r3, [sp, #16]
 8011c74:	9307      	str	r3, [sp, #28]
 8011c76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011c7a:	931a      	str	r3, [sp, #104]	; 0x68
 8011c7c:	4654      	mov	r4, sl
 8011c7e:	2205      	movs	r2, #5
 8011c80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c84:	4851      	ldr	r0, [pc, #324]	; (8011dcc <_svfiprintf_r+0x1ec>)
 8011c86:	f7ee faab 	bl	80001e0 <memchr>
 8011c8a:	9a04      	ldr	r2, [sp, #16]
 8011c8c:	b9d8      	cbnz	r0, 8011cc6 <_svfiprintf_r+0xe6>
 8011c8e:	06d0      	lsls	r0, r2, #27
 8011c90:	bf44      	itt	mi
 8011c92:	2320      	movmi	r3, #32
 8011c94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011c98:	0711      	lsls	r1, r2, #28
 8011c9a:	bf44      	itt	mi
 8011c9c:	232b      	movmi	r3, #43	; 0x2b
 8011c9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011ca2:	f89a 3000 	ldrb.w	r3, [sl]
 8011ca6:	2b2a      	cmp	r3, #42	; 0x2a
 8011ca8:	d015      	beq.n	8011cd6 <_svfiprintf_r+0xf6>
 8011caa:	9a07      	ldr	r2, [sp, #28]
 8011cac:	4654      	mov	r4, sl
 8011cae:	2000      	movs	r0, #0
 8011cb0:	f04f 0c0a 	mov.w	ip, #10
 8011cb4:	4621      	mov	r1, r4
 8011cb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011cba:	3b30      	subs	r3, #48	; 0x30
 8011cbc:	2b09      	cmp	r3, #9
 8011cbe:	d94e      	bls.n	8011d5e <_svfiprintf_r+0x17e>
 8011cc0:	b1b0      	cbz	r0, 8011cf0 <_svfiprintf_r+0x110>
 8011cc2:	9207      	str	r2, [sp, #28]
 8011cc4:	e014      	b.n	8011cf0 <_svfiprintf_r+0x110>
 8011cc6:	eba0 0308 	sub.w	r3, r0, r8
 8011cca:	fa09 f303 	lsl.w	r3, r9, r3
 8011cce:	4313      	orrs	r3, r2
 8011cd0:	9304      	str	r3, [sp, #16]
 8011cd2:	46a2      	mov	sl, r4
 8011cd4:	e7d2      	b.n	8011c7c <_svfiprintf_r+0x9c>
 8011cd6:	9b03      	ldr	r3, [sp, #12]
 8011cd8:	1d19      	adds	r1, r3, #4
 8011cda:	681b      	ldr	r3, [r3, #0]
 8011cdc:	9103      	str	r1, [sp, #12]
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	bfbb      	ittet	lt
 8011ce2:	425b      	neglt	r3, r3
 8011ce4:	f042 0202 	orrlt.w	r2, r2, #2
 8011ce8:	9307      	strge	r3, [sp, #28]
 8011cea:	9307      	strlt	r3, [sp, #28]
 8011cec:	bfb8      	it	lt
 8011cee:	9204      	strlt	r2, [sp, #16]
 8011cf0:	7823      	ldrb	r3, [r4, #0]
 8011cf2:	2b2e      	cmp	r3, #46	; 0x2e
 8011cf4:	d10c      	bne.n	8011d10 <_svfiprintf_r+0x130>
 8011cf6:	7863      	ldrb	r3, [r4, #1]
 8011cf8:	2b2a      	cmp	r3, #42	; 0x2a
 8011cfa:	d135      	bne.n	8011d68 <_svfiprintf_r+0x188>
 8011cfc:	9b03      	ldr	r3, [sp, #12]
 8011cfe:	1d1a      	adds	r2, r3, #4
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	9203      	str	r2, [sp, #12]
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	bfb8      	it	lt
 8011d08:	f04f 33ff 	movlt.w	r3, #4294967295
 8011d0c:	3402      	adds	r4, #2
 8011d0e:	9305      	str	r3, [sp, #20]
 8011d10:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011ddc <_svfiprintf_r+0x1fc>
 8011d14:	7821      	ldrb	r1, [r4, #0]
 8011d16:	2203      	movs	r2, #3
 8011d18:	4650      	mov	r0, sl
 8011d1a:	f7ee fa61 	bl	80001e0 <memchr>
 8011d1e:	b140      	cbz	r0, 8011d32 <_svfiprintf_r+0x152>
 8011d20:	2340      	movs	r3, #64	; 0x40
 8011d22:	eba0 000a 	sub.w	r0, r0, sl
 8011d26:	fa03 f000 	lsl.w	r0, r3, r0
 8011d2a:	9b04      	ldr	r3, [sp, #16]
 8011d2c:	4303      	orrs	r3, r0
 8011d2e:	3401      	adds	r4, #1
 8011d30:	9304      	str	r3, [sp, #16]
 8011d32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d36:	4826      	ldr	r0, [pc, #152]	; (8011dd0 <_svfiprintf_r+0x1f0>)
 8011d38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011d3c:	2206      	movs	r2, #6
 8011d3e:	f7ee fa4f 	bl	80001e0 <memchr>
 8011d42:	2800      	cmp	r0, #0
 8011d44:	d038      	beq.n	8011db8 <_svfiprintf_r+0x1d8>
 8011d46:	4b23      	ldr	r3, [pc, #140]	; (8011dd4 <_svfiprintf_r+0x1f4>)
 8011d48:	bb1b      	cbnz	r3, 8011d92 <_svfiprintf_r+0x1b2>
 8011d4a:	9b03      	ldr	r3, [sp, #12]
 8011d4c:	3307      	adds	r3, #7
 8011d4e:	f023 0307 	bic.w	r3, r3, #7
 8011d52:	3308      	adds	r3, #8
 8011d54:	9303      	str	r3, [sp, #12]
 8011d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d58:	4433      	add	r3, r6
 8011d5a:	9309      	str	r3, [sp, #36]	; 0x24
 8011d5c:	e767      	b.n	8011c2e <_svfiprintf_r+0x4e>
 8011d5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8011d62:	460c      	mov	r4, r1
 8011d64:	2001      	movs	r0, #1
 8011d66:	e7a5      	b.n	8011cb4 <_svfiprintf_r+0xd4>
 8011d68:	2300      	movs	r3, #0
 8011d6a:	3401      	adds	r4, #1
 8011d6c:	9305      	str	r3, [sp, #20]
 8011d6e:	4619      	mov	r1, r3
 8011d70:	f04f 0c0a 	mov.w	ip, #10
 8011d74:	4620      	mov	r0, r4
 8011d76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011d7a:	3a30      	subs	r2, #48	; 0x30
 8011d7c:	2a09      	cmp	r2, #9
 8011d7e:	d903      	bls.n	8011d88 <_svfiprintf_r+0x1a8>
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d0c5      	beq.n	8011d10 <_svfiprintf_r+0x130>
 8011d84:	9105      	str	r1, [sp, #20]
 8011d86:	e7c3      	b.n	8011d10 <_svfiprintf_r+0x130>
 8011d88:	fb0c 2101 	mla	r1, ip, r1, r2
 8011d8c:	4604      	mov	r4, r0
 8011d8e:	2301      	movs	r3, #1
 8011d90:	e7f0      	b.n	8011d74 <_svfiprintf_r+0x194>
 8011d92:	ab03      	add	r3, sp, #12
 8011d94:	9300      	str	r3, [sp, #0]
 8011d96:	462a      	mov	r2, r5
 8011d98:	4b0f      	ldr	r3, [pc, #60]	; (8011dd8 <_svfiprintf_r+0x1f8>)
 8011d9a:	a904      	add	r1, sp, #16
 8011d9c:	4638      	mov	r0, r7
 8011d9e:	f7fc f931 	bl	800e004 <_printf_float>
 8011da2:	1c42      	adds	r2, r0, #1
 8011da4:	4606      	mov	r6, r0
 8011da6:	d1d6      	bne.n	8011d56 <_svfiprintf_r+0x176>
 8011da8:	89ab      	ldrh	r3, [r5, #12]
 8011daa:	065b      	lsls	r3, r3, #25
 8011dac:	f53f af2c 	bmi.w	8011c08 <_svfiprintf_r+0x28>
 8011db0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011db2:	b01d      	add	sp, #116	; 0x74
 8011db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011db8:	ab03      	add	r3, sp, #12
 8011dba:	9300      	str	r3, [sp, #0]
 8011dbc:	462a      	mov	r2, r5
 8011dbe:	4b06      	ldr	r3, [pc, #24]	; (8011dd8 <_svfiprintf_r+0x1f8>)
 8011dc0:	a904      	add	r1, sp, #16
 8011dc2:	4638      	mov	r0, r7
 8011dc4:	f7fc fbc2 	bl	800e54c <_printf_i>
 8011dc8:	e7eb      	b.n	8011da2 <_svfiprintf_r+0x1c2>
 8011dca:	bf00      	nop
 8011dcc:	080145bc 	.word	0x080145bc
 8011dd0:	080145c6 	.word	0x080145c6
 8011dd4:	0800e005 	.word	0x0800e005
 8011dd8:	08011b29 	.word	0x08011b29
 8011ddc:	080145c2 	.word	0x080145c2

08011de0 <_read_r>:
 8011de0:	b538      	push	{r3, r4, r5, lr}
 8011de2:	4d07      	ldr	r5, [pc, #28]	; (8011e00 <_read_r+0x20>)
 8011de4:	4604      	mov	r4, r0
 8011de6:	4608      	mov	r0, r1
 8011de8:	4611      	mov	r1, r2
 8011dea:	2200      	movs	r2, #0
 8011dec:	602a      	str	r2, [r5, #0]
 8011dee:	461a      	mov	r2, r3
 8011df0:	f7f2 fdfa 	bl	80049e8 <_read>
 8011df4:	1c43      	adds	r3, r0, #1
 8011df6:	d102      	bne.n	8011dfe <_read_r+0x1e>
 8011df8:	682b      	ldr	r3, [r5, #0]
 8011dfa:	b103      	cbz	r3, 8011dfe <_read_r+0x1e>
 8011dfc:	6023      	str	r3, [r4, #0]
 8011dfe:	bd38      	pop	{r3, r4, r5, pc}
 8011e00:	200063e4 	.word	0x200063e4
 8011e04:	00000000 	.word	0x00000000

08011e08 <nan>:
 8011e08:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011e10 <nan+0x8>
 8011e0c:	4770      	bx	lr
 8011e0e:	bf00      	nop
 8011e10:	00000000 	.word	0x00000000
 8011e14:	7ff80000 	.word	0x7ff80000

08011e18 <strncmp>:
 8011e18:	b510      	push	{r4, lr}
 8011e1a:	b16a      	cbz	r2, 8011e38 <strncmp+0x20>
 8011e1c:	3901      	subs	r1, #1
 8011e1e:	1884      	adds	r4, r0, r2
 8011e20:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011e24:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011e28:	4293      	cmp	r3, r2
 8011e2a:	d103      	bne.n	8011e34 <strncmp+0x1c>
 8011e2c:	42a0      	cmp	r0, r4
 8011e2e:	d001      	beq.n	8011e34 <strncmp+0x1c>
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d1f5      	bne.n	8011e20 <strncmp+0x8>
 8011e34:	1a98      	subs	r0, r3, r2
 8011e36:	bd10      	pop	{r4, pc}
 8011e38:	4610      	mov	r0, r2
 8011e3a:	e7fc      	b.n	8011e36 <strncmp+0x1e>

08011e3c <__ascii_wctomb>:
 8011e3c:	b149      	cbz	r1, 8011e52 <__ascii_wctomb+0x16>
 8011e3e:	2aff      	cmp	r2, #255	; 0xff
 8011e40:	bf85      	ittet	hi
 8011e42:	238a      	movhi	r3, #138	; 0x8a
 8011e44:	6003      	strhi	r3, [r0, #0]
 8011e46:	700a      	strbls	r2, [r1, #0]
 8011e48:	f04f 30ff 	movhi.w	r0, #4294967295
 8011e4c:	bf98      	it	ls
 8011e4e:	2001      	movls	r0, #1
 8011e50:	4770      	bx	lr
 8011e52:	4608      	mov	r0, r1
 8011e54:	4770      	bx	lr
	...

08011e58 <__assert_func>:
 8011e58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011e5a:	4614      	mov	r4, r2
 8011e5c:	461a      	mov	r2, r3
 8011e5e:	4b09      	ldr	r3, [pc, #36]	; (8011e84 <__assert_func+0x2c>)
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	4605      	mov	r5, r0
 8011e64:	68d8      	ldr	r0, [r3, #12]
 8011e66:	b14c      	cbz	r4, 8011e7c <__assert_func+0x24>
 8011e68:	4b07      	ldr	r3, [pc, #28]	; (8011e88 <__assert_func+0x30>)
 8011e6a:	9100      	str	r1, [sp, #0]
 8011e6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011e70:	4906      	ldr	r1, [pc, #24]	; (8011e8c <__assert_func+0x34>)
 8011e72:	462b      	mov	r3, r5
 8011e74:	f000 f80e 	bl	8011e94 <fiprintf>
 8011e78:	f000 fa78 	bl	801236c <abort>
 8011e7c:	4b04      	ldr	r3, [pc, #16]	; (8011e90 <__assert_func+0x38>)
 8011e7e:	461c      	mov	r4, r3
 8011e80:	e7f3      	b.n	8011e6a <__assert_func+0x12>
 8011e82:	bf00      	nop
 8011e84:	20000048 	.word	0x20000048
 8011e88:	080145cd 	.word	0x080145cd
 8011e8c:	080145da 	.word	0x080145da
 8011e90:	08014608 	.word	0x08014608

08011e94 <fiprintf>:
 8011e94:	b40e      	push	{r1, r2, r3}
 8011e96:	b503      	push	{r0, r1, lr}
 8011e98:	4601      	mov	r1, r0
 8011e9a:	ab03      	add	r3, sp, #12
 8011e9c:	4805      	ldr	r0, [pc, #20]	; (8011eb4 <fiprintf+0x20>)
 8011e9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ea2:	6800      	ldr	r0, [r0, #0]
 8011ea4:	9301      	str	r3, [sp, #4]
 8011ea6:	f000 f871 	bl	8011f8c <_vfiprintf_r>
 8011eaa:	b002      	add	sp, #8
 8011eac:	f85d eb04 	ldr.w	lr, [sp], #4
 8011eb0:	b003      	add	sp, #12
 8011eb2:	4770      	bx	lr
 8011eb4:	20000048 	.word	0x20000048

08011eb8 <memmove>:
 8011eb8:	4288      	cmp	r0, r1
 8011eba:	b510      	push	{r4, lr}
 8011ebc:	eb01 0402 	add.w	r4, r1, r2
 8011ec0:	d902      	bls.n	8011ec8 <memmove+0x10>
 8011ec2:	4284      	cmp	r4, r0
 8011ec4:	4623      	mov	r3, r4
 8011ec6:	d807      	bhi.n	8011ed8 <memmove+0x20>
 8011ec8:	1e43      	subs	r3, r0, #1
 8011eca:	42a1      	cmp	r1, r4
 8011ecc:	d008      	beq.n	8011ee0 <memmove+0x28>
 8011ece:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011ed2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011ed6:	e7f8      	b.n	8011eca <memmove+0x12>
 8011ed8:	4402      	add	r2, r0
 8011eda:	4601      	mov	r1, r0
 8011edc:	428a      	cmp	r2, r1
 8011ede:	d100      	bne.n	8011ee2 <memmove+0x2a>
 8011ee0:	bd10      	pop	{r4, pc}
 8011ee2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011ee6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011eea:	e7f7      	b.n	8011edc <memmove+0x24>

08011eec <_realloc_r>:
 8011eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011eee:	4607      	mov	r7, r0
 8011ef0:	4614      	mov	r4, r2
 8011ef2:	460e      	mov	r6, r1
 8011ef4:	b921      	cbnz	r1, 8011f00 <_realloc_r+0x14>
 8011ef6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011efa:	4611      	mov	r1, r2
 8011efc:	f7fb bf88 	b.w	800de10 <_malloc_r>
 8011f00:	b922      	cbnz	r2, 8011f0c <_realloc_r+0x20>
 8011f02:	f7ff fdc1 	bl	8011a88 <_free_r>
 8011f06:	4625      	mov	r5, r4
 8011f08:	4628      	mov	r0, r5
 8011f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011f0c:	f000 fa9a 	bl	8012444 <_malloc_usable_size_r>
 8011f10:	42a0      	cmp	r0, r4
 8011f12:	d20f      	bcs.n	8011f34 <_realloc_r+0x48>
 8011f14:	4621      	mov	r1, r4
 8011f16:	4638      	mov	r0, r7
 8011f18:	f7fb ff7a 	bl	800de10 <_malloc_r>
 8011f1c:	4605      	mov	r5, r0
 8011f1e:	2800      	cmp	r0, #0
 8011f20:	d0f2      	beq.n	8011f08 <_realloc_r+0x1c>
 8011f22:	4631      	mov	r1, r6
 8011f24:	4622      	mov	r2, r4
 8011f26:	f7fb ff5c 	bl	800dde2 <memcpy>
 8011f2a:	4631      	mov	r1, r6
 8011f2c:	4638      	mov	r0, r7
 8011f2e:	f7ff fdab 	bl	8011a88 <_free_r>
 8011f32:	e7e9      	b.n	8011f08 <_realloc_r+0x1c>
 8011f34:	4635      	mov	r5, r6
 8011f36:	e7e7      	b.n	8011f08 <_realloc_r+0x1c>

08011f38 <__sfputc_r>:
 8011f38:	6893      	ldr	r3, [r2, #8]
 8011f3a:	3b01      	subs	r3, #1
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	b410      	push	{r4}
 8011f40:	6093      	str	r3, [r2, #8]
 8011f42:	da08      	bge.n	8011f56 <__sfputc_r+0x1e>
 8011f44:	6994      	ldr	r4, [r2, #24]
 8011f46:	42a3      	cmp	r3, r4
 8011f48:	db01      	blt.n	8011f4e <__sfputc_r+0x16>
 8011f4a:	290a      	cmp	r1, #10
 8011f4c:	d103      	bne.n	8011f56 <__sfputc_r+0x1e>
 8011f4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f52:	f000 b94b 	b.w	80121ec <__swbuf_r>
 8011f56:	6813      	ldr	r3, [r2, #0]
 8011f58:	1c58      	adds	r0, r3, #1
 8011f5a:	6010      	str	r0, [r2, #0]
 8011f5c:	7019      	strb	r1, [r3, #0]
 8011f5e:	4608      	mov	r0, r1
 8011f60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f64:	4770      	bx	lr

08011f66 <__sfputs_r>:
 8011f66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f68:	4606      	mov	r6, r0
 8011f6a:	460f      	mov	r7, r1
 8011f6c:	4614      	mov	r4, r2
 8011f6e:	18d5      	adds	r5, r2, r3
 8011f70:	42ac      	cmp	r4, r5
 8011f72:	d101      	bne.n	8011f78 <__sfputs_r+0x12>
 8011f74:	2000      	movs	r0, #0
 8011f76:	e007      	b.n	8011f88 <__sfputs_r+0x22>
 8011f78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f7c:	463a      	mov	r2, r7
 8011f7e:	4630      	mov	r0, r6
 8011f80:	f7ff ffda 	bl	8011f38 <__sfputc_r>
 8011f84:	1c43      	adds	r3, r0, #1
 8011f86:	d1f3      	bne.n	8011f70 <__sfputs_r+0xa>
 8011f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011f8c <_vfiprintf_r>:
 8011f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f90:	460d      	mov	r5, r1
 8011f92:	b09d      	sub	sp, #116	; 0x74
 8011f94:	4614      	mov	r4, r2
 8011f96:	4698      	mov	r8, r3
 8011f98:	4606      	mov	r6, r0
 8011f9a:	b118      	cbz	r0, 8011fa4 <_vfiprintf_r+0x18>
 8011f9c:	6983      	ldr	r3, [r0, #24]
 8011f9e:	b90b      	cbnz	r3, 8011fa4 <_vfiprintf_r+0x18>
 8011fa0:	f7fb fe5a 	bl	800dc58 <__sinit>
 8011fa4:	4b89      	ldr	r3, [pc, #548]	; (80121cc <_vfiprintf_r+0x240>)
 8011fa6:	429d      	cmp	r5, r3
 8011fa8:	d11b      	bne.n	8011fe2 <_vfiprintf_r+0x56>
 8011faa:	6875      	ldr	r5, [r6, #4]
 8011fac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011fae:	07d9      	lsls	r1, r3, #31
 8011fb0:	d405      	bmi.n	8011fbe <_vfiprintf_r+0x32>
 8011fb2:	89ab      	ldrh	r3, [r5, #12]
 8011fb4:	059a      	lsls	r2, r3, #22
 8011fb6:	d402      	bmi.n	8011fbe <_vfiprintf_r+0x32>
 8011fb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011fba:	f7fb ff10 	bl	800ddde <__retarget_lock_acquire_recursive>
 8011fbe:	89ab      	ldrh	r3, [r5, #12]
 8011fc0:	071b      	lsls	r3, r3, #28
 8011fc2:	d501      	bpl.n	8011fc8 <_vfiprintf_r+0x3c>
 8011fc4:	692b      	ldr	r3, [r5, #16]
 8011fc6:	b9eb      	cbnz	r3, 8012004 <_vfiprintf_r+0x78>
 8011fc8:	4629      	mov	r1, r5
 8011fca:	4630      	mov	r0, r6
 8011fcc:	f000 f960 	bl	8012290 <__swsetup_r>
 8011fd0:	b1c0      	cbz	r0, 8012004 <_vfiprintf_r+0x78>
 8011fd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011fd4:	07dc      	lsls	r4, r3, #31
 8011fd6:	d50e      	bpl.n	8011ff6 <_vfiprintf_r+0x6a>
 8011fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8011fdc:	b01d      	add	sp, #116	; 0x74
 8011fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fe2:	4b7b      	ldr	r3, [pc, #492]	; (80121d0 <_vfiprintf_r+0x244>)
 8011fe4:	429d      	cmp	r5, r3
 8011fe6:	d101      	bne.n	8011fec <_vfiprintf_r+0x60>
 8011fe8:	68b5      	ldr	r5, [r6, #8]
 8011fea:	e7df      	b.n	8011fac <_vfiprintf_r+0x20>
 8011fec:	4b79      	ldr	r3, [pc, #484]	; (80121d4 <_vfiprintf_r+0x248>)
 8011fee:	429d      	cmp	r5, r3
 8011ff0:	bf08      	it	eq
 8011ff2:	68f5      	ldreq	r5, [r6, #12]
 8011ff4:	e7da      	b.n	8011fac <_vfiprintf_r+0x20>
 8011ff6:	89ab      	ldrh	r3, [r5, #12]
 8011ff8:	0598      	lsls	r0, r3, #22
 8011ffa:	d4ed      	bmi.n	8011fd8 <_vfiprintf_r+0x4c>
 8011ffc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011ffe:	f7fb feef 	bl	800dde0 <__retarget_lock_release_recursive>
 8012002:	e7e9      	b.n	8011fd8 <_vfiprintf_r+0x4c>
 8012004:	2300      	movs	r3, #0
 8012006:	9309      	str	r3, [sp, #36]	; 0x24
 8012008:	2320      	movs	r3, #32
 801200a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801200e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012012:	2330      	movs	r3, #48	; 0x30
 8012014:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80121d8 <_vfiprintf_r+0x24c>
 8012018:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801201c:	f04f 0901 	mov.w	r9, #1
 8012020:	4623      	mov	r3, r4
 8012022:	469a      	mov	sl, r3
 8012024:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012028:	b10a      	cbz	r2, 801202e <_vfiprintf_r+0xa2>
 801202a:	2a25      	cmp	r2, #37	; 0x25
 801202c:	d1f9      	bne.n	8012022 <_vfiprintf_r+0x96>
 801202e:	ebba 0b04 	subs.w	fp, sl, r4
 8012032:	d00b      	beq.n	801204c <_vfiprintf_r+0xc0>
 8012034:	465b      	mov	r3, fp
 8012036:	4622      	mov	r2, r4
 8012038:	4629      	mov	r1, r5
 801203a:	4630      	mov	r0, r6
 801203c:	f7ff ff93 	bl	8011f66 <__sfputs_r>
 8012040:	3001      	adds	r0, #1
 8012042:	f000 80aa 	beq.w	801219a <_vfiprintf_r+0x20e>
 8012046:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012048:	445a      	add	r2, fp
 801204a:	9209      	str	r2, [sp, #36]	; 0x24
 801204c:	f89a 3000 	ldrb.w	r3, [sl]
 8012050:	2b00      	cmp	r3, #0
 8012052:	f000 80a2 	beq.w	801219a <_vfiprintf_r+0x20e>
 8012056:	2300      	movs	r3, #0
 8012058:	f04f 32ff 	mov.w	r2, #4294967295
 801205c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012060:	f10a 0a01 	add.w	sl, sl, #1
 8012064:	9304      	str	r3, [sp, #16]
 8012066:	9307      	str	r3, [sp, #28]
 8012068:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801206c:	931a      	str	r3, [sp, #104]	; 0x68
 801206e:	4654      	mov	r4, sl
 8012070:	2205      	movs	r2, #5
 8012072:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012076:	4858      	ldr	r0, [pc, #352]	; (80121d8 <_vfiprintf_r+0x24c>)
 8012078:	f7ee f8b2 	bl	80001e0 <memchr>
 801207c:	9a04      	ldr	r2, [sp, #16]
 801207e:	b9d8      	cbnz	r0, 80120b8 <_vfiprintf_r+0x12c>
 8012080:	06d1      	lsls	r1, r2, #27
 8012082:	bf44      	itt	mi
 8012084:	2320      	movmi	r3, #32
 8012086:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801208a:	0713      	lsls	r3, r2, #28
 801208c:	bf44      	itt	mi
 801208e:	232b      	movmi	r3, #43	; 0x2b
 8012090:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012094:	f89a 3000 	ldrb.w	r3, [sl]
 8012098:	2b2a      	cmp	r3, #42	; 0x2a
 801209a:	d015      	beq.n	80120c8 <_vfiprintf_r+0x13c>
 801209c:	9a07      	ldr	r2, [sp, #28]
 801209e:	4654      	mov	r4, sl
 80120a0:	2000      	movs	r0, #0
 80120a2:	f04f 0c0a 	mov.w	ip, #10
 80120a6:	4621      	mov	r1, r4
 80120a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80120ac:	3b30      	subs	r3, #48	; 0x30
 80120ae:	2b09      	cmp	r3, #9
 80120b0:	d94e      	bls.n	8012150 <_vfiprintf_r+0x1c4>
 80120b2:	b1b0      	cbz	r0, 80120e2 <_vfiprintf_r+0x156>
 80120b4:	9207      	str	r2, [sp, #28]
 80120b6:	e014      	b.n	80120e2 <_vfiprintf_r+0x156>
 80120b8:	eba0 0308 	sub.w	r3, r0, r8
 80120bc:	fa09 f303 	lsl.w	r3, r9, r3
 80120c0:	4313      	orrs	r3, r2
 80120c2:	9304      	str	r3, [sp, #16]
 80120c4:	46a2      	mov	sl, r4
 80120c6:	e7d2      	b.n	801206e <_vfiprintf_r+0xe2>
 80120c8:	9b03      	ldr	r3, [sp, #12]
 80120ca:	1d19      	adds	r1, r3, #4
 80120cc:	681b      	ldr	r3, [r3, #0]
 80120ce:	9103      	str	r1, [sp, #12]
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	bfbb      	ittet	lt
 80120d4:	425b      	neglt	r3, r3
 80120d6:	f042 0202 	orrlt.w	r2, r2, #2
 80120da:	9307      	strge	r3, [sp, #28]
 80120dc:	9307      	strlt	r3, [sp, #28]
 80120de:	bfb8      	it	lt
 80120e0:	9204      	strlt	r2, [sp, #16]
 80120e2:	7823      	ldrb	r3, [r4, #0]
 80120e4:	2b2e      	cmp	r3, #46	; 0x2e
 80120e6:	d10c      	bne.n	8012102 <_vfiprintf_r+0x176>
 80120e8:	7863      	ldrb	r3, [r4, #1]
 80120ea:	2b2a      	cmp	r3, #42	; 0x2a
 80120ec:	d135      	bne.n	801215a <_vfiprintf_r+0x1ce>
 80120ee:	9b03      	ldr	r3, [sp, #12]
 80120f0:	1d1a      	adds	r2, r3, #4
 80120f2:	681b      	ldr	r3, [r3, #0]
 80120f4:	9203      	str	r2, [sp, #12]
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	bfb8      	it	lt
 80120fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80120fe:	3402      	adds	r4, #2
 8012100:	9305      	str	r3, [sp, #20]
 8012102:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80121e8 <_vfiprintf_r+0x25c>
 8012106:	7821      	ldrb	r1, [r4, #0]
 8012108:	2203      	movs	r2, #3
 801210a:	4650      	mov	r0, sl
 801210c:	f7ee f868 	bl	80001e0 <memchr>
 8012110:	b140      	cbz	r0, 8012124 <_vfiprintf_r+0x198>
 8012112:	2340      	movs	r3, #64	; 0x40
 8012114:	eba0 000a 	sub.w	r0, r0, sl
 8012118:	fa03 f000 	lsl.w	r0, r3, r0
 801211c:	9b04      	ldr	r3, [sp, #16]
 801211e:	4303      	orrs	r3, r0
 8012120:	3401      	adds	r4, #1
 8012122:	9304      	str	r3, [sp, #16]
 8012124:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012128:	482c      	ldr	r0, [pc, #176]	; (80121dc <_vfiprintf_r+0x250>)
 801212a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801212e:	2206      	movs	r2, #6
 8012130:	f7ee f856 	bl	80001e0 <memchr>
 8012134:	2800      	cmp	r0, #0
 8012136:	d03f      	beq.n	80121b8 <_vfiprintf_r+0x22c>
 8012138:	4b29      	ldr	r3, [pc, #164]	; (80121e0 <_vfiprintf_r+0x254>)
 801213a:	bb1b      	cbnz	r3, 8012184 <_vfiprintf_r+0x1f8>
 801213c:	9b03      	ldr	r3, [sp, #12]
 801213e:	3307      	adds	r3, #7
 8012140:	f023 0307 	bic.w	r3, r3, #7
 8012144:	3308      	adds	r3, #8
 8012146:	9303      	str	r3, [sp, #12]
 8012148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801214a:	443b      	add	r3, r7
 801214c:	9309      	str	r3, [sp, #36]	; 0x24
 801214e:	e767      	b.n	8012020 <_vfiprintf_r+0x94>
 8012150:	fb0c 3202 	mla	r2, ip, r2, r3
 8012154:	460c      	mov	r4, r1
 8012156:	2001      	movs	r0, #1
 8012158:	e7a5      	b.n	80120a6 <_vfiprintf_r+0x11a>
 801215a:	2300      	movs	r3, #0
 801215c:	3401      	adds	r4, #1
 801215e:	9305      	str	r3, [sp, #20]
 8012160:	4619      	mov	r1, r3
 8012162:	f04f 0c0a 	mov.w	ip, #10
 8012166:	4620      	mov	r0, r4
 8012168:	f810 2b01 	ldrb.w	r2, [r0], #1
 801216c:	3a30      	subs	r2, #48	; 0x30
 801216e:	2a09      	cmp	r2, #9
 8012170:	d903      	bls.n	801217a <_vfiprintf_r+0x1ee>
 8012172:	2b00      	cmp	r3, #0
 8012174:	d0c5      	beq.n	8012102 <_vfiprintf_r+0x176>
 8012176:	9105      	str	r1, [sp, #20]
 8012178:	e7c3      	b.n	8012102 <_vfiprintf_r+0x176>
 801217a:	fb0c 2101 	mla	r1, ip, r1, r2
 801217e:	4604      	mov	r4, r0
 8012180:	2301      	movs	r3, #1
 8012182:	e7f0      	b.n	8012166 <_vfiprintf_r+0x1da>
 8012184:	ab03      	add	r3, sp, #12
 8012186:	9300      	str	r3, [sp, #0]
 8012188:	462a      	mov	r2, r5
 801218a:	4b16      	ldr	r3, [pc, #88]	; (80121e4 <_vfiprintf_r+0x258>)
 801218c:	a904      	add	r1, sp, #16
 801218e:	4630      	mov	r0, r6
 8012190:	f7fb ff38 	bl	800e004 <_printf_float>
 8012194:	4607      	mov	r7, r0
 8012196:	1c78      	adds	r0, r7, #1
 8012198:	d1d6      	bne.n	8012148 <_vfiprintf_r+0x1bc>
 801219a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801219c:	07d9      	lsls	r1, r3, #31
 801219e:	d405      	bmi.n	80121ac <_vfiprintf_r+0x220>
 80121a0:	89ab      	ldrh	r3, [r5, #12]
 80121a2:	059a      	lsls	r2, r3, #22
 80121a4:	d402      	bmi.n	80121ac <_vfiprintf_r+0x220>
 80121a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80121a8:	f7fb fe1a 	bl	800dde0 <__retarget_lock_release_recursive>
 80121ac:	89ab      	ldrh	r3, [r5, #12]
 80121ae:	065b      	lsls	r3, r3, #25
 80121b0:	f53f af12 	bmi.w	8011fd8 <_vfiprintf_r+0x4c>
 80121b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80121b6:	e711      	b.n	8011fdc <_vfiprintf_r+0x50>
 80121b8:	ab03      	add	r3, sp, #12
 80121ba:	9300      	str	r3, [sp, #0]
 80121bc:	462a      	mov	r2, r5
 80121be:	4b09      	ldr	r3, [pc, #36]	; (80121e4 <_vfiprintf_r+0x258>)
 80121c0:	a904      	add	r1, sp, #16
 80121c2:	4630      	mov	r0, r6
 80121c4:	f7fc f9c2 	bl	800e54c <_printf_i>
 80121c8:	e7e4      	b.n	8012194 <_vfiprintf_r+0x208>
 80121ca:	bf00      	nop
 80121cc:	08014178 	.word	0x08014178
 80121d0:	08014198 	.word	0x08014198
 80121d4:	08014158 	.word	0x08014158
 80121d8:	080145bc 	.word	0x080145bc
 80121dc:	080145c6 	.word	0x080145c6
 80121e0:	0800e005 	.word	0x0800e005
 80121e4:	08011f67 	.word	0x08011f67
 80121e8:	080145c2 	.word	0x080145c2

080121ec <__swbuf_r>:
 80121ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121ee:	460e      	mov	r6, r1
 80121f0:	4614      	mov	r4, r2
 80121f2:	4605      	mov	r5, r0
 80121f4:	b118      	cbz	r0, 80121fe <__swbuf_r+0x12>
 80121f6:	6983      	ldr	r3, [r0, #24]
 80121f8:	b90b      	cbnz	r3, 80121fe <__swbuf_r+0x12>
 80121fa:	f7fb fd2d 	bl	800dc58 <__sinit>
 80121fe:	4b21      	ldr	r3, [pc, #132]	; (8012284 <__swbuf_r+0x98>)
 8012200:	429c      	cmp	r4, r3
 8012202:	d12b      	bne.n	801225c <__swbuf_r+0x70>
 8012204:	686c      	ldr	r4, [r5, #4]
 8012206:	69a3      	ldr	r3, [r4, #24]
 8012208:	60a3      	str	r3, [r4, #8]
 801220a:	89a3      	ldrh	r3, [r4, #12]
 801220c:	071a      	lsls	r2, r3, #28
 801220e:	d52f      	bpl.n	8012270 <__swbuf_r+0x84>
 8012210:	6923      	ldr	r3, [r4, #16]
 8012212:	b36b      	cbz	r3, 8012270 <__swbuf_r+0x84>
 8012214:	6923      	ldr	r3, [r4, #16]
 8012216:	6820      	ldr	r0, [r4, #0]
 8012218:	1ac0      	subs	r0, r0, r3
 801221a:	6963      	ldr	r3, [r4, #20]
 801221c:	b2f6      	uxtb	r6, r6
 801221e:	4283      	cmp	r3, r0
 8012220:	4637      	mov	r7, r6
 8012222:	dc04      	bgt.n	801222e <__swbuf_r+0x42>
 8012224:	4621      	mov	r1, r4
 8012226:	4628      	mov	r0, r5
 8012228:	f7fe fb7c 	bl	8010924 <_fflush_r>
 801222c:	bb30      	cbnz	r0, 801227c <__swbuf_r+0x90>
 801222e:	68a3      	ldr	r3, [r4, #8]
 8012230:	3b01      	subs	r3, #1
 8012232:	60a3      	str	r3, [r4, #8]
 8012234:	6823      	ldr	r3, [r4, #0]
 8012236:	1c5a      	adds	r2, r3, #1
 8012238:	6022      	str	r2, [r4, #0]
 801223a:	701e      	strb	r6, [r3, #0]
 801223c:	6963      	ldr	r3, [r4, #20]
 801223e:	3001      	adds	r0, #1
 8012240:	4283      	cmp	r3, r0
 8012242:	d004      	beq.n	801224e <__swbuf_r+0x62>
 8012244:	89a3      	ldrh	r3, [r4, #12]
 8012246:	07db      	lsls	r3, r3, #31
 8012248:	d506      	bpl.n	8012258 <__swbuf_r+0x6c>
 801224a:	2e0a      	cmp	r6, #10
 801224c:	d104      	bne.n	8012258 <__swbuf_r+0x6c>
 801224e:	4621      	mov	r1, r4
 8012250:	4628      	mov	r0, r5
 8012252:	f7fe fb67 	bl	8010924 <_fflush_r>
 8012256:	b988      	cbnz	r0, 801227c <__swbuf_r+0x90>
 8012258:	4638      	mov	r0, r7
 801225a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801225c:	4b0a      	ldr	r3, [pc, #40]	; (8012288 <__swbuf_r+0x9c>)
 801225e:	429c      	cmp	r4, r3
 8012260:	d101      	bne.n	8012266 <__swbuf_r+0x7a>
 8012262:	68ac      	ldr	r4, [r5, #8]
 8012264:	e7cf      	b.n	8012206 <__swbuf_r+0x1a>
 8012266:	4b09      	ldr	r3, [pc, #36]	; (801228c <__swbuf_r+0xa0>)
 8012268:	429c      	cmp	r4, r3
 801226a:	bf08      	it	eq
 801226c:	68ec      	ldreq	r4, [r5, #12]
 801226e:	e7ca      	b.n	8012206 <__swbuf_r+0x1a>
 8012270:	4621      	mov	r1, r4
 8012272:	4628      	mov	r0, r5
 8012274:	f000 f80c 	bl	8012290 <__swsetup_r>
 8012278:	2800      	cmp	r0, #0
 801227a:	d0cb      	beq.n	8012214 <__swbuf_r+0x28>
 801227c:	f04f 37ff 	mov.w	r7, #4294967295
 8012280:	e7ea      	b.n	8012258 <__swbuf_r+0x6c>
 8012282:	bf00      	nop
 8012284:	08014178 	.word	0x08014178
 8012288:	08014198 	.word	0x08014198
 801228c:	08014158 	.word	0x08014158

08012290 <__swsetup_r>:
 8012290:	4b32      	ldr	r3, [pc, #200]	; (801235c <__swsetup_r+0xcc>)
 8012292:	b570      	push	{r4, r5, r6, lr}
 8012294:	681d      	ldr	r5, [r3, #0]
 8012296:	4606      	mov	r6, r0
 8012298:	460c      	mov	r4, r1
 801229a:	b125      	cbz	r5, 80122a6 <__swsetup_r+0x16>
 801229c:	69ab      	ldr	r3, [r5, #24]
 801229e:	b913      	cbnz	r3, 80122a6 <__swsetup_r+0x16>
 80122a0:	4628      	mov	r0, r5
 80122a2:	f7fb fcd9 	bl	800dc58 <__sinit>
 80122a6:	4b2e      	ldr	r3, [pc, #184]	; (8012360 <__swsetup_r+0xd0>)
 80122a8:	429c      	cmp	r4, r3
 80122aa:	d10f      	bne.n	80122cc <__swsetup_r+0x3c>
 80122ac:	686c      	ldr	r4, [r5, #4]
 80122ae:	89a3      	ldrh	r3, [r4, #12]
 80122b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80122b4:	0719      	lsls	r1, r3, #28
 80122b6:	d42c      	bmi.n	8012312 <__swsetup_r+0x82>
 80122b8:	06dd      	lsls	r5, r3, #27
 80122ba:	d411      	bmi.n	80122e0 <__swsetup_r+0x50>
 80122bc:	2309      	movs	r3, #9
 80122be:	6033      	str	r3, [r6, #0]
 80122c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80122c4:	81a3      	strh	r3, [r4, #12]
 80122c6:	f04f 30ff 	mov.w	r0, #4294967295
 80122ca:	e03e      	b.n	801234a <__swsetup_r+0xba>
 80122cc:	4b25      	ldr	r3, [pc, #148]	; (8012364 <__swsetup_r+0xd4>)
 80122ce:	429c      	cmp	r4, r3
 80122d0:	d101      	bne.n	80122d6 <__swsetup_r+0x46>
 80122d2:	68ac      	ldr	r4, [r5, #8]
 80122d4:	e7eb      	b.n	80122ae <__swsetup_r+0x1e>
 80122d6:	4b24      	ldr	r3, [pc, #144]	; (8012368 <__swsetup_r+0xd8>)
 80122d8:	429c      	cmp	r4, r3
 80122da:	bf08      	it	eq
 80122dc:	68ec      	ldreq	r4, [r5, #12]
 80122de:	e7e6      	b.n	80122ae <__swsetup_r+0x1e>
 80122e0:	0758      	lsls	r0, r3, #29
 80122e2:	d512      	bpl.n	801230a <__swsetup_r+0x7a>
 80122e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80122e6:	b141      	cbz	r1, 80122fa <__swsetup_r+0x6a>
 80122e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80122ec:	4299      	cmp	r1, r3
 80122ee:	d002      	beq.n	80122f6 <__swsetup_r+0x66>
 80122f0:	4630      	mov	r0, r6
 80122f2:	f7ff fbc9 	bl	8011a88 <_free_r>
 80122f6:	2300      	movs	r3, #0
 80122f8:	6363      	str	r3, [r4, #52]	; 0x34
 80122fa:	89a3      	ldrh	r3, [r4, #12]
 80122fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012300:	81a3      	strh	r3, [r4, #12]
 8012302:	2300      	movs	r3, #0
 8012304:	6063      	str	r3, [r4, #4]
 8012306:	6923      	ldr	r3, [r4, #16]
 8012308:	6023      	str	r3, [r4, #0]
 801230a:	89a3      	ldrh	r3, [r4, #12]
 801230c:	f043 0308 	orr.w	r3, r3, #8
 8012310:	81a3      	strh	r3, [r4, #12]
 8012312:	6923      	ldr	r3, [r4, #16]
 8012314:	b94b      	cbnz	r3, 801232a <__swsetup_r+0x9a>
 8012316:	89a3      	ldrh	r3, [r4, #12]
 8012318:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801231c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012320:	d003      	beq.n	801232a <__swsetup_r+0x9a>
 8012322:	4621      	mov	r1, r4
 8012324:	4630      	mov	r0, r6
 8012326:	f000 f84d 	bl	80123c4 <__smakebuf_r>
 801232a:	89a0      	ldrh	r0, [r4, #12]
 801232c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012330:	f010 0301 	ands.w	r3, r0, #1
 8012334:	d00a      	beq.n	801234c <__swsetup_r+0xbc>
 8012336:	2300      	movs	r3, #0
 8012338:	60a3      	str	r3, [r4, #8]
 801233a:	6963      	ldr	r3, [r4, #20]
 801233c:	425b      	negs	r3, r3
 801233e:	61a3      	str	r3, [r4, #24]
 8012340:	6923      	ldr	r3, [r4, #16]
 8012342:	b943      	cbnz	r3, 8012356 <__swsetup_r+0xc6>
 8012344:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012348:	d1ba      	bne.n	80122c0 <__swsetup_r+0x30>
 801234a:	bd70      	pop	{r4, r5, r6, pc}
 801234c:	0781      	lsls	r1, r0, #30
 801234e:	bf58      	it	pl
 8012350:	6963      	ldrpl	r3, [r4, #20]
 8012352:	60a3      	str	r3, [r4, #8]
 8012354:	e7f4      	b.n	8012340 <__swsetup_r+0xb0>
 8012356:	2000      	movs	r0, #0
 8012358:	e7f7      	b.n	801234a <__swsetup_r+0xba>
 801235a:	bf00      	nop
 801235c:	20000048 	.word	0x20000048
 8012360:	08014178 	.word	0x08014178
 8012364:	08014198 	.word	0x08014198
 8012368:	08014158 	.word	0x08014158

0801236c <abort>:
 801236c:	b508      	push	{r3, lr}
 801236e:	2006      	movs	r0, #6
 8012370:	f000 f898 	bl	80124a4 <raise>
 8012374:	2001      	movs	r0, #1
 8012376:	f7f2 fb2d 	bl	80049d4 <_exit>

0801237a <__swhatbuf_r>:
 801237a:	b570      	push	{r4, r5, r6, lr}
 801237c:	460e      	mov	r6, r1
 801237e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012382:	2900      	cmp	r1, #0
 8012384:	b096      	sub	sp, #88	; 0x58
 8012386:	4614      	mov	r4, r2
 8012388:	461d      	mov	r5, r3
 801238a:	da07      	bge.n	801239c <__swhatbuf_r+0x22>
 801238c:	2300      	movs	r3, #0
 801238e:	602b      	str	r3, [r5, #0]
 8012390:	89b3      	ldrh	r3, [r6, #12]
 8012392:	061a      	lsls	r2, r3, #24
 8012394:	d410      	bmi.n	80123b8 <__swhatbuf_r+0x3e>
 8012396:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801239a:	e00e      	b.n	80123ba <__swhatbuf_r+0x40>
 801239c:	466a      	mov	r2, sp
 801239e:	f000 f89d 	bl	80124dc <_fstat_r>
 80123a2:	2800      	cmp	r0, #0
 80123a4:	dbf2      	blt.n	801238c <__swhatbuf_r+0x12>
 80123a6:	9a01      	ldr	r2, [sp, #4]
 80123a8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80123ac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80123b0:	425a      	negs	r2, r3
 80123b2:	415a      	adcs	r2, r3
 80123b4:	602a      	str	r2, [r5, #0]
 80123b6:	e7ee      	b.n	8012396 <__swhatbuf_r+0x1c>
 80123b8:	2340      	movs	r3, #64	; 0x40
 80123ba:	2000      	movs	r0, #0
 80123bc:	6023      	str	r3, [r4, #0]
 80123be:	b016      	add	sp, #88	; 0x58
 80123c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080123c4 <__smakebuf_r>:
 80123c4:	898b      	ldrh	r3, [r1, #12]
 80123c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80123c8:	079d      	lsls	r5, r3, #30
 80123ca:	4606      	mov	r6, r0
 80123cc:	460c      	mov	r4, r1
 80123ce:	d507      	bpl.n	80123e0 <__smakebuf_r+0x1c>
 80123d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80123d4:	6023      	str	r3, [r4, #0]
 80123d6:	6123      	str	r3, [r4, #16]
 80123d8:	2301      	movs	r3, #1
 80123da:	6163      	str	r3, [r4, #20]
 80123dc:	b002      	add	sp, #8
 80123de:	bd70      	pop	{r4, r5, r6, pc}
 80123e0:	ab01      	add	r3, sp, #4
 80123e2:	466a      	mov	r2, sp
 80123e4:	f7ff ffc9 	bl	801237a <__swhatbuf_r>
 80123e8:	9900      	ldr	r1, [sp, #0]
 80123ea:	4605      	mov	r5, r0
 80123ec:	4630      	mov	r0, r6
 80123ee:	f7fb fd0f 	bl	800de10 <_malloc_r>
 80123f2:	b948      	cbnz	r0, 8012408 <__smakebuf_r+0x44>
 80123f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80123f8:	059a      	lsls	r2, r3, #22
 80123fa:	d4ef      	bmi.n	80123dc <__smakebuf_r+0x18>
 80123fc:	f023 0303 	bic.w	r3, r3, #3
 8012400:	f043 0302 	orr.w	r3, r3, #2
 8012404:	81a3      	strh	r3, [r4, #12]
 8012406:	e7e3      	b.n	80123d0 <__smakebuf_r+0xc>
 8012408:	4b0d      	ldr	r3, [pc, #52]	; (8012440 <__smakebuf_r+0x7c>)
 801240a:	62b3      	str	r3, [r6, #40]	; 0x28
 801240c:	89a3      	ldrh	r3, [r4, #12]
 801240e:	6020      	str	r0, [r4, #0]
 8012410:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012414:	81a3      	strh	r3, [r4, #12]
 8012416:	9b00      	ldr	r3, [sp, #0]
 8012418:	6163      	str	r3, [r4, #20]
 801241a:	9b01      	ldr	r3, [sp, #4]
 801241c:	6120      	str	r0, [r4, #16]
 801241e:	b15b      	cbz	r3, 8012438 <__smakebuf_r+0x74>
 8012420:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012424:	4630      	mov	r0, r6
 8012426:	f000 f86b 	bl	8012500 <_isatty_r>
 801242a:	b128      	cbz	r0, 8012438 <__smakebuf_r+0x74>
 801242c:	89a3      	ldrh	r3, [r4, #12]
 801242e:	f023 0303 	bic.w	r3, r3, #3
 8012432:	f043 0301 	orr.w	r3, r3, #1
 8012436:	81a3      	strh	r3, [r4, #12]
 8012438:	89a0      	ldrh	r0, [r4, #12]
 801243a:	4305      	orrs	r5, r0
 801243c:	81a5      	strh	r5, [r4, #12]
 801243e:	e7cd      	b.n	80123dc <__smakebuf_r+0x18>
 8012440:	0800dbf1 	.word	0x0800dbf1

08012444 <_malloc_usable_size_r>:
 8012444:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012448:	1f18      	subs	r0, r3, #4
 801244a:	2b00      	cmp	r3, #0
 801244c:	bfbc      	itt	lt
 801244e:	580b      	ldrlt	r3, [r1, r0]
 8012450:	18c0      	addlt	r0, r0, r3
 8012452:	4770      	bx	lr

08012454 <_raise_r>:
 8012454:	291f      	cmp	r1, #31
 8012456:	b538      	push	{r3, r4, r5, lr}
 8012458:	4604      	mov	r4, r0
 801245a:	460d      	mov	r5, r1
 801245c:	d904      	bls.n	8012468 <_raise_r+0x14>
 801245e:	2316      	movs	r3, #22
 8012460:	6003      	str	r3, [r0, #0]
 8012462:	f04f 30ff 	mov.w	r0, #4294967295
 8012466:	bd38      	pop	{r3, r4, r5, pc}
 8012468:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801246a:	b112      	cbz	r2, 8012472 <_raise_r+0x1e>
 801246c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012470:	b94b      	cbnz	r3, 8012486 <_raise_r+0x32>
 8012472:	4620      	mov	r0, r4
 8012474:	f000 f830 	bl	80124d8 <_getpid_r>
 8012478:	462a      	mov	r2, r5
 801247a:	4601      	mov	r1, r0
 801247c:	4620      	mov	r0, r4
 801247e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012482:	f000 b817 	b.w	80124b4 <_kill_r>
 8012486:	2b01      	cmp	r3, #1
 8012488:	d00a      	beq.n	80124a0 <_raise_r+0x4c>
 801248a:	1c59      	adds	r1, r3, #1
 801248c:	d103      	bne.n	8012496 <_raise_r+0x42>
 801248e:	2316      	movs	r3, #22
 8012490:	6003      	str	r3, [r0, #0]
 8012492:	2001      	movs	r0, #1
 8012494:	e7e7      	b.n	8012466 <_raise_r+0x12>
 8012496:	2400      	movs	r4, #0
 8012498:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801249c:	4628      	mov	r0, r5
 801249e:	4798      	blx	r3
 80124a0:	2000      	movs	r0, #0
 80124a2:	e7e0      	b.n	8012466 <_raise_r+0x12>

080124a4 <raise>:
 80124a4:	4b02      	ldr	r3, [pc, #8]	; (80124b0 <raise+0xc>)
 80124a6:	4601      	mov	r1, r0
 80124a8:	6818      	ldr	r0, [r3, #0]
 80124aa:	f7ff bfd3 	b.w	8012454 <_raise_r>
 80124ae:	bf00      	nop
 80124b0:	20000048 	.word	0x20000048

080124b4 <_kill_r>:
 80124b4:	b538      	push	{r3, r4, r5, lr}
 80124b6:	4d07      	ldr	r5, [pc, #28]	; (80124d4 <_kill_r+0x20>)
 80124b8:	2300      	movs	r3, #0
 80124ba:	4604      	mov	r4, r0
 80124bc:	4608      	mov	r0, r1
 80124be:	4611      	mov	r1, r2
 80124c0:	602b      	str	r3, [r5, #0]
 80124c2:	f7f2 fa77 	bl	80049b4 <_kill>
 80124c6:	1c43      	adds	r3, r0, #1
 80124c8:	d102      	bne.n	80124d0 <_kill_r+0x1c>
 80124ca:	682b      	ldr	r3, [r5, #0]
 80124cc:	b103      	cbz	r3, 80124d0 <_kill_r+0x1c>
 80124ce:	6023      	str	r3, [r4, #0]
 80124d0:	bd38      	pop	{r3, r4, r5, pc}
 80124d2:	bf00      	nop
 80124d4:	200063e4 	.word	0x200063e4

080124d8 <_getpid_r>:
 80124d8:	f7f2 ba64 	b.w	80049a4 <_getpid>

080124dc <_fstat_r>:
 80124dc:	b538      	push	{r3, r4, r5, lr}
 80124de:	4d07      	ldr	r5, [pc, #28]	; (80124fc <_fstat_r+0x20>)
 80124e0:	2300      	movs	r3, #0
 80124e2:	4604      	mov	r4, r0
 80124e4:	4608      	mov	r0, r1
 80124e6:	4611      	mov	r1, r2
 80124e8:	602b      	str	r3, [r5, #0]
 80124ea:	f7f2 fac2 	bl	8004a72 <_fstat>
 80124ee:	1c43      	adds	r3, r0, #1
 80124f0:	d102      	bne.n	80124f8 <_fstat_r+0x1c>
 80124f2:	682b      	ldr	r3, [r5, #0]
 80124f4:	b103      	cbz	r3, 80124f8 <_fstat_r+0x1c>
 80124f6:	6023      	str	r3, [r4, #0]
 80124f8:	bd38      	pop	{r3, r4, r5, pc}
 80124fa:	bf00      	nop
 80124fc:	200063e4 	.word	0x200063e4

08012500 <_isatty_r>:
 8012500:	b538      	push	{r3, r4, r5, lr}
 8012502:	4d06      	ldr	r5, [pc, #24]	; (801251c <_isatty_r+0x1c>)
 8012504:	2300      	movs	r3, #0
 8012506:	4604      	mov	r4, r0
 8012508:	4608      	mov	r0, r1
 801250a:	602b      	str	r3, [r5, #0]
 801250c:	f7f2 fac1 	bl	8004a92 <_isatty>
 8012510:	1c43      	adds	r3, r0, #1
 8012512:	d102      	bne.n	801251a <_isatty_r+0x1a>
 8012514:	682b      	ldr	r3, [r5, #0]
 8012516:	b103      	cbz	r3, 801251a <_isatty_r+0x1a>
 8012518:	6023      	str	r3, [r4, #0]
 801251a:	bd38      	pop	{r3, r4, r5, pc}
 801251c:	200063e4 	.word	0x200063e4

08012520 <pow>:
 8012520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012524:	ec59 8b10 	vmov	r8, r9, d0
 8012528:	ec57 6b11 	vmov	r6, r7, d1
 801252c:	f000 f8a8 	bl	8012680 <__ieee754_pow>
 8012530:	4b4e      	ldr	r3, [pc, #312]	; (801266c <pow+0x14c>)
 8012532:	f993 3000 	ldrsb.w	r3, [r3]
 8012536:	3301      	adds	r3, #1
 8012538:	ec55 4b10 	vmov	r4, r5, d0
 801253c:	d015      	beq.n	801256a <pow+0x4a>
 801253e:	4632      	mov	r2, r6
 8012540:	463b      	mov	r3, r7
 8012542:	4630      	mov	r0, r6
 8012544:	4639      	mov	r1, r7
 8012546:	f7ee faf1 	bl	8000b2c <__aeabi_dcmpun>
 801254a:	b970      	cbnz	r0, 801256a <pow+0x4a>
 801254c:	4642      	mov	r2, r8
 801254e:	464b      	mov	r3, r9
 8012550:	4640      	mov	r0, r8
 8012552:	4649      	mov	r1, r9
 8012554:	f7ee faea 	bl	8000b2c <__aeabi_dcmpun>
 8012558:	2200      	movs	r2, #0
 801255a:	2300      	movs	r3, #0
 801255c:	b148      	cbz	r0, 8012572 <pow+0x52>
 801255e:	4630      	mov	r0, r6
 8012560:	4639      	mov	r1, r7
 8012562:	f7ee fab1 	bl	8000ac8 <__aeabi_dcmpeq>
 8012566:	2800      	cmp	r0, #0
 8012568:	d17d      	bne.n	8012666 <pow+0x146>
 801256a:	ec45 4b10 	vmov	d0, r4, r5
 801256e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012572:	4640      	mov	r0, r8
 8012574:	4649      	mov	r1, r9
 8012576:	f7ee faa7 	bl	8000ac8 <__aeabi_dcmpeq>
 801257a:	b1e0      	cbz	r0, 80125b6 <pow+0x96>
 801257c:	2200      	movs	r2, #0
 801257e:	2300      	movs	r3, #0
 8012580:	4630      	mov	r0, r6
 8012582:	4639      	mov	r1, r7
 8012584:	f7ee faa0 	bl	8000ac8 <__aeabi_dcmpeq>
 8012588:	2800      	cmp	r0, #0
 801258a:	d16c      	bne.n	8012666 <pow+0x146>
 801258c:	ec47 6b10 	vmov	d0, r6, r7
 8012590:	f000 fe55 	bl	801323e <finite>
 8012594:	2800      	cmp	r0, #0
 8012596:	d0e8      	beq.n	801256a <pow+0x4a>
 8012598:	2200      	movs	r2, #0
 801259a:	2300      	movs	r3, #0
 801259c:	4630      	mov	r0, r6
 801259e:	4639      	mov	r1, r7
 80125a0:	f7ee fa9c 	bl	8000adc <__aeabi_dcmplt>
 80125a4:	2800      	cmp	r0, #0
 80125a6:	d0e0      	beq.n	801256a <pow+0x4a>
 80125a8:	f7fb faf8 	bl	800db9c <__errno>
 80125ac:	2321      	movs	r3, #33	; 0x21
 80125ae:	6003      	str	r3, [r0, #0]
 80125b0:	2400      	movs	r4, #0
 80125b2:	4d2f      	ldr	r5, [pc, #188]	; (8012670 <pow+0x150>)
 80125b4:	e7d9      	b.n	801256a <pow+0x4a>
 80125b6:	ec45 4b10 	vmov	d0, r4, r5
 80125ba:	f000 fe40 	bl	801323e <finite>
 80125be:	bbb8      	cbnz	r0, 8012630 <pow+0x110>
 80125c0:	ec49 8b10 	vmov	d0, r8, r9
 80125c4:	f000 fe3b 	bl	801323e <finite>
 80125c8:	b390      	cbz	r0, 8012630 <pow+0x110>
 80125ca:	ec47 6b10 	vmov	d0, r6, r7
 80125ce:	f000 fe36 	bl	801323e <finite>
 80125d2:	b368      	cbz	r0, 8012630 <pow+0x110>
 80125d4:	4622      	mov	r2, r4
 80125d6:	462b      	mov	r3, r5
 80125d8:	4620      	mov	r0, r4
 80125da:	4629      	mov	r1, r5
 80125dc:	f7ee faa6 	bl	8000b2c <__aeabi_dcmpun>
 80125e0:	b160      	cbz	r0, 80125fc <pow+0xdc>
 80125e2:	f7fb fadb 	bl	800db9c <__errno>
 80125e6:	2321      	movs	r3, #33	; 0x21
 80125e8:	6003      	str	r3, [r0, #0]
 80125ea:	2200      	movs	r2, #0
 80125ec:	2300      	movs	r3, #0
 80125ee:	4610      	mov	r0, r2
 80125f0:	4619      	mov	r1, r3
 80125f2:	f7ee f92b 	bl	800084c <__aeabi_ddiv>
 80125f6:	4604      	mov	r4, r0
 80125f8:	460d      	mov	r5, r1
 80125fa:	e7b6      	b.n	801256a <pow+0x4a>
 80125fc:	f7fb face 	bl	800db9c <__errno>
 8012600:	2322      	movs	r3, #34	; 0x22
 8012602:	6003      	str	r3, [r0, #0]
 8012604:	2200      	movs	r2, #0
 8012606:	2300      	movs	r3, #0
 8012608:	4640      	mov	r0, r8
 801260a:	4649      	mov	r1, r9
 801260c:	f7ee fa66 	bl	8000adc <__aeabi_dcmplt>
 8012610:	2400      	movs	r4, #0
 8012612:	b158      	cbz	r0, 801262c <pow+0x10c>
 8012614:	ec47 6b10 	vmov	d0, r6, r7
 8012618:	f000 fe1c 	bl	8013254 <rint>
 801261c:	4632      	mov	r2, r6
 801261e:	ec51 0b10 	vmov	r0, r1, d0
 8012622:	463b      	mov	r3, r7
 8012624:	f7ee fa50 	bl	8000ac8 <__aeabi_dcmpeq>
 8012628:	2800      	cmp	r0, #0
 801262a:	d0c2      	beq.n	80125b2 <pow+0x92>
 801262c:	4d11      	ldr	r5, [pc, #68]	; (8012674 <pow+0x154>)
 801262e:	e79c      	b.n	801256a <pow+0x4a>
 8012630:	2200      	movs	r2, #0
 8012632:	2300      	movs	r3, #0
 8012634:	4620      	mov	r0, r4
 8012636:	4629      	mov	r1, r5
 8012638:	f7ee fa46 	bl	8000ac8 <__aeabi_dcmpeq>
 801263c:	2800      	cmp	r0, #0
 801263e:	d094      	beq.n	801256a <pow+0x4a>
 8012640:	ec49 8b10 	vmov	d0, r8, r9
 8012644:	f000 fdfb 	bl	801323e <finite>
 8012648:	2800      	cmp	r0, #0
 801264a:	d08e      	beq.n	801256a <pow+0x4a>
 801264c:	ec47 6b10 	vmov	d0, r6, r7
 8012650:	f000 fdf5 	bl	801323e <finite>
 8012654:	2800      	cmp	r0, #0
 8012656:	d088      	beq.n	801256a <pow+0x4a>
 8012658:	f7fb faa0 	bl	800db9c <__errno>
 801265c:	2322      	movs	r3, #34	; 0x22
 801265e:	6003      	str	r3, [r0, #0]
 8012660:	2400      	movs	r4, #0
 8012662:	2500      	movs	r5, #0
 8012664:	e781      	b.n	801256a <pow+0x4a>
 8012666:	4d04      	ldr	r5, [pc, #16]	; (8012678 <pow+0x158>)
 8012668:	2400      	movs	r4, #0
 801266a:	e77e      	b.n	801256a <pow+0x4a>
 801266c:	2000021c 	.word	0x2000021c
 8012670:	fff00000 	.word	0xfff00000
 8012674:	7ff00000 	.word	0x7ff00000
 8012678:	3ff00000 	.word	0x3ff00000
 801267c:	00000000 	.word	0x00000000

08012680 <__ieee754_pow>:
 8012680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012684:	ed2d 8b06 	vpush	{d8-d10}
 8012688:	b08d      	sub	sp, #52	; 0x34
 801268a:	ed8d 1b02 	vstr	d1, [sp, #8]
 801268e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8012692:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8012696:	ea56 0100 	orrs.w	r1, r6, r0
 801269a:	ec53 2b10 	vmov	r2, r3, d0
 801269e:	f000 84d1 	beq.w	8013044 <__ieee754_pow+0x9c4>
 80126a2:	497f      	ldr	r1, [pc, #508]	; (80128a0 <__ieee754_pow+0x220>)
 80126a4:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80126a8:	428c      	cmp	r4, r1
 80126aa:	ee10 8a10 	vmov	r8, s0
 80126ae:	4699      	mov	r9, r3
 80126b0:	dc09      	bgt.n	80126c6 <__ieee754_pow+0x46>
 80126b2:	d103      	bne.n	80126bc <__ieee754_pow+0x3c>
 80126b4:	b97a      	cbnz	r2, 80126d6 <__ieee754_pow+0x56>
 80126b6:	42a6      	cmp	r6, r4
 80126b8:	dd02      	ble.n	80126c0 <__ieee754_pow+0x40>
 80126ba:	e00c      	b.n	80126d6 <__ieee754_pow+0x56>
 80126bc:	428e      	cmp	r6, r1
 80126be:	dc02      	bgt.n	80126c6 <__ieee754_pow+0x46>
 80126c0:	428e      	cmp	r6, r1
 80126c2:	d110      	bne.n	80126e6 <__ieee754_pow+0x66>
 80126c4:	b178      	cbz	r0, 80126e6 <__ieee754_pow+0x66>
 80126c6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80126ca:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80126ce:	ea54 0308 	orrs.w	r3, r4, r8
 80126d2:	f000 84b7 	beq.w	8013044 <__ieee754_pow+0x9c4>
 80126d6:	4873      	ldr	r0, [pc, #460]	; (80128a4 <__ieee754_pow+0x224>)
 80126d8:	b00d      	add	sp, #52	; 0x34
 80126da:	ecbd 8b06 	vpop	{d8-d10}
 80126de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126e2:	f7ff bb91 	b.w	8011e08 <nan>
 80126e6:	f1b9 0f00 	cmp.w	r9, #0
 80126ea:	da36      	bge.n	801275a <__ieee754_pow+0xda>
 80126ec:	496e      	ldr	r1, [pc, #440]	; (80128a8 <__ieee754_pow+0x228>)
 80126ee:	428e      	cmp	r6, r1
 80126f0:	dc51      	bgt.n	8012796 <__ieee754_pow+0x116>
 80126f2:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 80126f6:	428e      	cmp	r6, r1
 80126f8:	f340 84af 	ble.w	801305a <__ieee754_pow+0x9da>
 80126fc:	1531      	asrs	r1, r6, #20
 80126fe:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8012702:	2914      	cmp	r1, #20
 8012704:	dd0f      	ble.n	8012726 <__ieee754_pow+0xa6>
 8012706:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 801270a:	fa20 fc01 	lsr.w	ip, r0, r1
 801270e:	fa0c f101 	lsl.w	r1, ip, r1
 8012712:	4281      	cmp	r1, r0
 8012714:	f040 84a1 	bne.w	801305a <__ieee754_pow+0x9da>
 8012718:	f00c 0c01 	and.w	ip, ip, #1
 801271c:	f1cc 0102 	rsb	r1, ip, #2
 8012720:	9100      	str	r1, [sp, #0]
 8012722:	b180      	cbz	r0, 8012746 <__ieee754_pow+0xc6>
 8012724:	e059      	b.n	80127da <__ieee754_pow+0x15a>
 8012726:	2800      	cmp	r0, #0
 8012728:	d155      	bne.n	80127d6 <__ieee754_pow+0x156>
 801272a:	f1c1 0114 	rsb	r1, r1, #20
 801272e:	fa46 fc01 	asr.w	ip, r6, r1
 8012732:	fa0c f101 	lsl.w	r1, ip, r1
 8012736:	42b1      	cmp	r1, r6
 8012738:	f040 848c 	bne.w	8013054 <__ieee754_pow+0x9d4>
 801273c:	f00c 0c01 	and.w	ip, ip, #1
 8012740:	f1cc 0102 	rsb	r1, ip, #2
 8012744:	9100      	str	r1, [sp, #0]
 8012746:	4959      	ldr	r1, [pc, #356]	; (80128ac <__ieee754_pow+0x22c>)
 8012748:	428e      	cmp	r6, r1
 801274a:	d12d      	bne.n	80127a8 <__ieee754_pow+0x128>
 801274c:	2f00      	cmp	r7, #0
 801274e:	da79      	bge.n	8012844 <__ieee754_pow+0x1c4>
 8012750:	4956      	ldr	r1, [pc, #344]	; (80128ac <__ieee754_pow+0x22c>)
 8012752:	2000      	movs	r0, #0
 8012754:	f7ee f87a 	bl	800084c <__aeabi_ddiv>
 8012758:	e016      	b.n	8012788 <__ieee754_pow+0x108>
 801275a:	2100      	movs	r1, #0
 801275c:	9100      	str	r1, [sp, #0]
 801275e:	2800      	cmp	r0, #0
 8012760:	d13b      	bne.n	80127da <__ieee754_pow+0x15a>
 8012762:	494f      	ldr	r1, [pc, #316]	; (80128a0 <__ieee754_pow+0x220>)
 8012764:	428e      	cmp	r6, r1
 8012766:	d1ee      	bne.n	8012746 <__ieee754_pow+0xc6>
 8012768:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801276c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8012770:	ea53 0308 	orrs.w	r3, r3, r8
 8012774:	f000 8466 	beq.w	8013044 <__ieee754_pow+0x9c4>
 8012778:	4b4d      	ldr	r3, [pc, #308]	; (80128b0 <__ieee754_pow+0x230>)
 801277a:	429c      	cmp	r4, r3
 801277c:	dd0d      	ble.n	801279a <__ieee754_pow+0x11a>
 801277e:	2f00      	cmp	r7, #0
 8012780:	f280 8464 	bge.w	801304c <__ieee754_pow+0x9cc>
 8012784:	2000      	movs	r0, #0
 8012786:	2100      	movs	r1, #0
 8012788:	ec41 0b10 	vmov	d0, r0, r1
 801278c:	b00d      	add	sp, #52	; 0x34
 801278e:	ecbd 8b06 	vpop	{d8-d10}
 8012792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012796:	2102      	movs	r1, #2
 8012798:	e7e0      	b.n	801275c <__ieee754_pow+0xdc>
 801279a:	2f00      	cmp	r7, #0
 801279c:	daf2      	bge.n	8012784 <__ieee754_pow+0x104>
 801279e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 80127a2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80127a6:	e7ef      	b.n	8012788 <__ieee754_pow+0x108>
 80127a8:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 80127ac:	d104      	bne.n	80127b8 <__ieee754_pow+0x138>
 80127ae:	4610      	mov	r0, r2
 80127b0:	4619      	mov	r1, r3
 80127b2:	f7ed ff21 	bl	80005f8 <__aeabi_dmul>
 80127b6:	e7e7      	b.n	8012788 <__ieee754_pow+0x108>
 80127b8:	493e      	ldr	r1, [pc, #248]	; (80128b4 <__ieee754_pow+0x234>)
 80127ba:	428f      	cmp	r7, r1
 80127bc:	d10d      	bne.n	80127da <__ieee754_pow+0x15a>
 80127be:	f1b9 0f00 	cmp.w	r9, #0
 80127c2:	db0a      	blt.n	80127da <__ieee754_pow+0x15a>
 80127c4:	ec43 2b10 	vmov	d0, r2, r3
 80127c8:	b00d      	add	sp, #52	; 0x34
 80127ca:	ecbd 8b06 	vpop	{d8-d10}
 80127ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127d2:	f000 bc77 	b.w	80130c4 <__ieee754_sqrt>
 80127d6:	2100      	movs	r1, #0
 80127d8:	9100      	str	r1, [sp, #0]
 80127da:	ec43 2b10 	vmov	d0, r2, r3
 80127de:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80127e2:	f000 fd23 	bl	801322c <fabs>
 80127e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80127ea:	ec51 0b10 	vmov	r0, r1, d0
 80127ee:	f1b8 0f00 	cmp.w	r8, #0
 80127f2:	d12a      	bne.n	801284a <__ieee754_pow+0x1ca>
 80127f4:	b12c      	cbz	r4, 8012802 <__ieee754_pow+0x182>
 80127f6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 80128ac <__ieee754_pow+0x22c>
 80127fa:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 80127fe:	45e6      	cmp	lr, ip
 8012800:	d123      	bne.n	801284a <__ieee754_pow+0x1ca>
 8012802:	2f00      	cmp	r7, #0
 8012804:	da05      	bge.n	8012812 <__ieee754_pow+0x192>
 8012806:	4602      	mov	r2, r0
 8012808:	460b      	mov	r3, r1
 801280a:	2000      	movs	r0, #0
 801280c:	4927      	ldr	r1, [pc, #156]	; (80128ac <__ieee754_pow+0x22c>)
 801280e:	f7ee f81d 	bl	800084c <__aeabi_ddiv>
 8012812:	f1b9 0f00 	cmp.w	r9, #0
 8012816:	dab7      	bge.n	8012788 <__ieee754_pow+0x108>
 8012818:	9b00      	ldr	r3, [sp, #0]
 801281a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801281e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8012822:	4323      	orrs	r3, r4
 8012824:	d108      	bne.n	8012838 <__ieee754_pow+0x1b8>
 8012826:	4602      	mov	r2, r0
 8012828:	460b      	mov	r3, r1
 801282a:	4610      	mov	r0, r2
 801282c:	4619      	mov	r1, r3
 801282e:	f7ed fd2b 	bl	8000288 <__aeabi_dsub>
 8012832:	4602      	mov	r2, r0
 8012834:	460b      	mov	r3, r1
 8012836:	e78d      	b.n	8012754 <__ieee754_pow+0xd4>
 8012838:	9b00      	ldr	r3, [sp, #0]
 801283a:	2b01      	cmp	r3, #1
 801283c:	d1a4      	bne.n	8012788 <__ieee754_pow+0x108>
 801283e:	4602      	mov	r2, r0
 8012840:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012844:	4610      	mov	r0, r2
 8012846:	4619      	mov	r1, r3
 8012848:	e79e      	b.n	8012788 <__ieee754_pow+0x108>
 801284a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 801284e:	f10c 35ff 	add.w	r5, ip, #4294967295
 8012852:	950a      	str	r5, [sp, #40]	; 0x28
 8012854:	9d00      	ldr	r5, [sp, #0]
 8012856:	46ac      	mov	ip, r5
 8012858:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801285a:	ea5c 0505 	orrs.w	r5, ip, r5
 801285e:	d0e4      	beq.n	801282a <__ieee754_pow+0x1aa>
 8012860:	4b15      	ldr	r3, [pc, #84]	; (80128b8 <__ieee754_pow+0x238>)
 8012862:	429e      	cmp	r6, r3
 8012864:	f340 80fc 	ble.w	8012a60 <__ieee754_pow+0x3e0>
 8012868:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801286c:	429e      	cmp	r6, r3
 801286e:	4b10      	ldr	r3, [pc, #64]	; (80128b0 <__ieee754_pow+0x230>)
 8012870:	dd07      	ble.n	8012882 <__ieee754_pow+0x202>
 8012872:	429c      	cmp	r4, r3
 8012874:	dc0a      	bgt.n	801288c <__ieee754_pow+0x20c>
 8012876:	2f00      	cmp	r7, #0
 8012878:	da84      	bge.n	8012784 <__ieee754_pow+0x104>
 801287a:	a307      	add	r3, pc, #28	; (adr r3, 8012898 <__ieee754_pow+0x218>)
 801287c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012880:	e795      	b.n	80127ae <__ieee754_pow+0x12e>
 8012882:	429c      	cmp	r4, r3
 8012884:	dbf7      	blt.n	8012876 <__ieee754_pow+0x1f6>
 8012886:	4b09      	ldr	r3, [pc, #36]	; (80128ac <__ieee754_pow+0x22c>)
 8012888:	429c      	cmp	r4, r3
 801288a:	dd17      	ble.n	80128bc <__ieee754_pow+0x23c>
 801288c:	2f00      	cmp	r7, #0
 801288e:	dcf4      	bgt.n	801287a <__ieee754_pow+0x1fa>
 8012890:	e778      	b.n	8012784 <__ieee754_pow+0x104>
 8012892:	bf00      	nop
 8012894:	f3af 8000 	nop.w
 8012898:	8800759c 	.word	0x8800759c
 801289c:	7e37e43c 	.word	0x7e37e43c
 80128a0:	7ff00000 	.word	0x7ff00000
 80128a4:	08014608 	.word	0x08014608
 80128a8:	433fffff 	.word	0x433fffff
 80128ac:	3ff00000 	.word	0x3ff00000
 80128b0:	3fefffff 	.word	0x3fefffff
 80128b4:	3fe00000 	.word	0x3fe00000
 80128b8:	41e00000 	.word	0x41e00000
 80128bc:	4b64      	ldr	r3, [pc, #400]	; (8012a50 <__ieee754_pow+0x3d0>)
 80128be:	2200      	movs	r2, #0
 80128c0:	f7ed fce2 	bl	8000288 <__aeabi_dsub>
 80128c4:	a356      	add	r3, pc, #344	; (adr r3, 8012a20 <__ieee754_pow+0x3a0>)
 80128c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ca:	4604      	mov	r4, r0
 80128cc:	460d      	mov	r5, r1
 80128ce:	f7ed fe93 	bl	80005f8 <__aeabi_dmul>
 80128d2:	a355      	add	r3, pc, #340	; (adr r3, 8012a28 <__ieee754_pow+0x3a8>)
 80128d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128d8:	4606      	mov	r6, r0
 80128da:	460f      	mov	r7, r1
 80128dc:	4620      	mov	r0, r4
 80128de:	4629      	mov	r1, r5
 80128e0:	f7ed fe8a 	bl	80005f8 <__aeabi_dmul>
 80128e4:	4b5b      	ldr	r3, [pc, #364]	; (8012a54 <__ieee754_pow+0x3d4>)
 80128e6:	4682      	mov	sl, r0
 80128e8:	468b      	mov	fp, r1
 80128ea:	2200      	movs	r2, #0
 80128ec:	4620      	mov	r0, r4
 80128ee:	4629      	mov	r1, r5
 80128f0:	f7ed fe82 	bl	80005f8 <__aeabi_dmul>
 80128f4:	4602      	mov	r2, r0
 80128f6:	460b      	mov	r3, r1
 80128f8:	a14d      	add	r1, pc, #308	; (adr r1, 8012a30 <__ieee754_pow+0x3b0>)
 80128fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80128fe:	f7ed fcc3 	bl	8000288 <__aeabi_dsub>
 8012902:	4622      	mov	r2, r4
 8012904:	462b      	mov	r3, r5
 8012906:	f7ed fe77 	bl	80005f8 <__aeabi_dmul>
 801290a:	4602      	mov	r2, r0
 801290c:	460b      	mov	r3, r1
 801290e:	2000      	movs	r0, #0
 8012910:	4951      	ldr	r1, [pc, #324]	; (8012a58 <__ieee754_pow+0x3d8>)
 8012912:	f7ed fcb9 	bl	8000288 <__aeabi_dsub>
 8012916:	4622      	mov	r2, r4
 8012918:	4680      	mov	r8, r0
 801291a:	4689      	mov	r9, r1
 801291c:	462b      	mov	r3, r5
 801291e:	4620      	mov	r0, r4
 8012920:	4629      	mov	r1, r5
 8012922:	f7ed fe69 	bl	80005f8 <__aeabi_dmul>
 8012926:	4602      	mov	r2, r0
 8012928:	460b      	mov	r3, r1
 801292a:	4640      	mov	r0, r8
 801292c:	4649      	mov	r1, r9
 801292e:	f7ed fe63 	bl	80005f8 <__aeabi_dmul>
 8012932:	a341      	add	r3, pc, #260	; (adr r3, 8012a38 <__ieee754_pow+0x3b8>)
 8012934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012938:	f7ed fe5e 	bl	80005f8 <__aeabi_dmul>
 801293c:	4602      	mov	r2, r0
 801293e:	460b      	mov	r3, r1
 8012940:	4650      	mov	r0, sl
 8012942:	4659      	mov	r1, fp
 8012944:	f7ed fca0 	bl	8000288 <__aeabi_dsub>
 8012948:	4602      	mov	r2, r0
 801294a:	460b      	mov	r3, r1
 801294c:	4680      	mov	r8, r0
 801294e:	4689      	mov	r9, r1
 8012950:	4630      	mov	r0, r6
 8012952:	4639      	mov	r1, r7
 8012954:	f7ed fc9a 	bl	800028c <__adddf3>
 8012958:	2400      	movs	r4, #0
 801295a:	4632      	mov	r2, r6
 801295c:	463b      	mov	r3, r7
 801295e:	4620      	mov	r0, r4
 8012960:	460d      	mov	r5, r1
 8012962:	f7ed fc91 	bl	8000288 <__aeabi_dsub>
 8012966:	4602      	mov	r2, r0
 8012968:	460b      	mov	r3, r1
 801296a:	4640      	mov	r0, r8
 801296c:	4649      	mov	r1, r9
 801296e:	f7ed fc8b 	bl	8000288 <__aeabi_dsub>
 8012972:	9b00      	ldr	r3, [sp, #0]
 8012974:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012976:	3b01      	subs	r3, #1
 8012978:	4313      	orrs	r3, r2
 801297a:	4682      	mov	sl, r0
 801297c:	468b      	mov	fp, r1
 801297e:	f040 81f1 	bne.w	8012d64 <__ieee754_pow+0x6e4>
 8012982:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8012a40 <__ieee754_pow+0x3c0>
 8012986:	eeb0 8a47 	vmov.f32	s16, s14
 801298a:	eef0 8a67 	vmov.f32	s17, s15
 801298e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012992:	2600      	movs	r6, #0
 8012994:	4632      	mov	r2, r6
 8012996:	463b      	mov	r3, r7
 8012998:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801299c:	f7ed fc74 	bl	8000288 <__aeabi_dsub>
 80129a0:	4622      	mov	r2, r4
 80129a2:	462b      	mov	r3, r5
 80129a4:	f7ed fe28 	bl	80005f8 <__aeabi_dmul>
 80129a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80129ac:	4680      	mov	r8, r0
 80129ae:	4689      	mov	r9, r1
 80129b0:	4650      	mov	r0, sl
 80129b2:	4659      	mov	r1, fp
 80129b4:	f7ed fe20 	bl	80005f8 <__aeabi_dmul>
 80129b8:	4602      	mov	r2, r0
 80129ba:	460b      	mov	r3, r1
 80129bc:	4640      	mov	r0, r8
 80129be:	4649      	mov	r1, r9
 80129c0:	f7ed fc64 	bl	800028c <__adddf3>
 80129c4:	4632      	mov	r2, r6
 80129c6:	463b      	mov	r3, r7
 80129c8:	4680      	mov	r8, r0
 80129ca:	4689      	mov	r9, r1
 80129cc:	4620      	mov	r0, r4
 80129ce:	4629      	mov	r1, r5
 80129d0:	f7ed fe12 	bl	80005f8 <__aeabi_dmul>
 80129d4:	460b      	mov	r3, r1
 80129d6:	4604      	mov	r4, r0
 80129d8:	460d      	mov	r5, r1
 80129da:	4602      	mov	r2, r0
 80129dc:	4649      	mov	r1, r9
 80129de:	4640      	mov	r0, r8
 80129e0:	f7ed fc54 	bl	800028c <__adddf3>
 80129e4:	4b1d      	ldr	r3, [pc, #116]	; (8012a5c <__ieee754_pow+0x3dc>)
 80129e6:	4299      	cmp	r1, r3
 80129e8:	ec45 4b19 	vmov	d9, r4, r5
 80129ec:	4606      	mov	r6, r0
 80129ee:	460f      	mov	r7, r1
 80129f0:	468b      	mov	fp, r1
 80129f2:	f340 82fe 	ble.w	8012ff2 <__ieee754_pow+0x972>
 80129f6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80129fa:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80129fe:	4303      	orrs	r3, r0
 8012a00:	f000 81f0 	beq.w	8012de4 <__ieee754_pow+0x764>
 8012a04:	a310      	add	r3, pc, #64	; (adr r3, 8012a48 <__ieee754_pow+0x3c8>)
 8012a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a0a:	ec51 0b18 	vmov	r0, r1, d8
 8012a0e:	f7ed fdf3 	bl	80005f8 <__aeabi_dmul>
 8012a12:	a30d      	add	r3, pc, #52	; (adr r3, 8012a48 <__ieee754_pow+0x3c8>)
 8012a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a18:	e6cb      	b.n	80127b2 <__ieee754_pow+0x132>
 8012a1a:	bf00      	nop
 8012a1c:	f3af 8000 	nop.w
 8012a20:	60000000 	.word	0x60000000
 8012a24:	3ff71547 	.word	0x3ff71547
 8012a28:	f85ddf44 	.word	0xf85ddf44
 8012a2c:	3e54ae0b 	.word	0x3e54ae0b
 8012a30:	55555555 	.word	0x55555555
 8012a34:	3fd55555 	.word	0x3fd55555
 8012a38:	652b82fe 	.word	0x652b82fe
 8012a3c:	3ff71547 	.word	0x3ff71547
 8012a40:	00000000 	.word	0x00000000
 8012a44:	bff00000 	.word	0xbff00000
 8012a48:	8800759c 	.word	0x8800759c
 8012a4c:	7e37e43c 	.word	0x7e37e43c
 8012a50:	3ff00000 	.word	0x3ff00000
 8012a54:	3fd00000 	.word	0x3fd00000
 8012a58:	3fe00000 	.word	0x3fe00000
 8012a5c:	408fffff 	.word	0x408fffff
 8012a60:	4bd7      	ldr	r3, [pc, #860]	; (8012dc0 <__ieee754_pow+0x740>)
 8012a62:	ea03 0309 	and.w	r3, r3, r9
 8012a66:	2200      	movs	r2, #0
 8012a68:	b92b      	cbnz	r3, 8012a76 <__ieee754_pow+0x3f6>
 8012a6a:	4bd6      	ldr	r3, [pc, #856]	; (8012dc4 <__ieee754_pow+0x744>)
 8012a6c:	f7ed fdc4 	bl	80005f8 <__aeabi_dmul>
 8012a70:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8012a74:	460c      	mov	r4, r1
 8012a76:	1523      	asrs	r3, r4, #20
 8012a78:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012a7c:	4413      	add	r3, r2
 8012a7e:	9309      	str	r3, [sp, #36]	; 0x24
 8012a80:	4bd1      	ldr	r3, [pc, #836]	; (8012dc8 <__ieee754_pow+0x748>)
 8012a82:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012a86:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8012a8a:	429c      	cmp	r4, r3
 8012a8c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8012a90:	dd08      	ble.n	8012aa4 <__ieee754_pow+0x424>
 8012a92:	4bce      	ldr	r3, [pc, #824]	; (8012dcc <__ieee754_pow+0x74c>)
 8012a94:	429c      	cmp	r4, r3
 8012a96:	f340 8163 	ble.w	8012d60 <__ieee754_pow+0x6e0>
 8012a9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a9c:	3301      	adds	r3, #1
 8012a9e:	9309      	str	r3, [sp, #36]	; 0x24
 8012aa0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8012aa4:	2400      	movs	r4, #0
 8012aa6:	00e3      	lsls	r3, r4, #3
 8012aa8:	930b      	str	r3, [sp, #44]	; 0x2c
 8012aaa:	4bc9      	ldr	r3, [pc, #804]	; (8012dd0 <__ieee754_pow+0x750>)
 8012aac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012ab0:	ed93 7b00 	vldr	d7, [r3]
 8012ab4:	4629      	mov	r1, r5
 8012ab6:	ec53 2b17 	vmov	r2, r3, d7
 8012aba:	eeb0 8a47 	vmov.f32	s16, s14
 8012abe:	eef0 8a67 	vmov.f32	s17, s15
 8012ac2:	4682      	mov	sl, r0
 8012ac4:	f7ed fbe0 	bl	8000288 <__aeabi_dsub>
 8012ac8:	4652      	mov	r2, sl
 8012aca:	4606      	mov	r6, r0
 8012acc:	460f      	mov	r7, r1
 8012ace:	462b      	mov	r3, r5
 8012ad0:	ec51 0b18 	vmov	r0, r1, d8
 8012ad4:	f7ed fbda 	bl	800028c <__adddf3>
 8012ad8:	4602      	mov	r2, r0
 8012ada:	460b      	mov	r3, r1
 8012adc:	2000      	movs	r0, #0
 8012ade:	49bd      	ldr	r1, [pc, #756]	; (8012dd4 <__ieee754_pow+0x754>)
 8012ae0:	f7ed feb4 	bl	800084c <__aeabi_ddiv>
 8012ae4:	ec41 0b19 	vmov	d9, r0, r1
 8012ae8:	4602      	mov	r2, r0
 8012aea:	460b      	mov	r3, r1
 8012aec:	4630      	mov	r0, r6
 8012aee:	4639      	mov	r1, r7
 8012af0:	f7ed fd82 	bl	80005f8 <__aeabi_dmul>
 8012af4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012af8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012afc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012b00:	2300      	movs	r3, #0
 8012b02:	9304      	str	r3, [sp, #16]
 8012b04:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8012b08:	46ab      	mov	fp, r5
 8012b0a:	106d      	asrs	r5, r5, #1
 8012b0c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8012b10:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8012b14:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8012b18:	2200      	movs	r2, #0
 8012b1a:	4640      	mov	r0, r8
 8012b1c:	4649      	mov	r1, r9
 8012b1e:	4614      	mov	r4, r2
 8012b20:	461d      	mov	r5, r3
 8012b22:	f7ed fd69 	bl	80005f8 <__aeabi_dmul>
 8012b26:	4602      	mov	r2, r0
 8012b28:	460b      	mov	r3, r1
 8012b2a:	4630      	mov	r0, r6
 8012b2c:	4639      	mov	r1, r7
 8012b2e:	f7ed fbab 	bl	8000288 <__aeabi_dsub>
 8012b32:	ec53 2b18 	vmov	r2, r3, d8
 8012b36:	4606      	mov	r6, r0
 8012b38:	460f      	mov	r7, r1
 8012b3a:	4620      	mov	r0, r4
 8012b3c:	4629      	mov	r1, r5
 8012b3e:	f7ed fba3 	bl	8000288 <__aeabi_dsub>
 8012b42:	4602      	mov	r2, r0
 8012b44:	460b      	mov	r3, r1
 8012b46:	4650      	mov	r0, sl
 8012b48:	4659      	mov	r1, fp
 8012b4a:	f7ed fb9d 	bl	8000288 <__aeabi_dsub>
 8012b4e:	4642      	mov	r2, r8
 8012b50:	464b      	mov	r3, r9
 8012b52:	f7ed fd51 	bl	80005f8 <__aeabi_dmul>
 8012b56:	4602      	mov	r2, r0
 8012b58:	460b      	mov	r3, r1
 8012b5a:	4630      	mov	r0, r6
 8012b5c:	4639      	mov	r1, r7
 8012b5e:	f7ed fb93 	bl	8000288 <__aeabi_dsub>
 8012b62:	ec53 2b19 	vmov	r2, r3, d9
 8012b66:	f7ed fd47 	bl	80005f8 <__aeabi_dmul>
 8012b6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012b6e:	ec41 0b18 	vmov	d8, r0, r1
 8012b72:	4610      	mov	r0, r2
 8012b74:	4619      	mov	r1, r3
 8012b76:	f7ed fd3f 	bl	80005f8 <__aeabi_dmul>
 8012b7a:	a37d      	add	r3, pc, #500	; (adr r3, 8012d70 <__ieee754_pow+0x6f0>)
 8012b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b80:	4604      	mov	r4, r0
 8012b82:	460d      	mov	r5, r1
 8012b84:	f7ed fd38 	bl	80005f8 <__aeabi_dmul>
 8012b88:	a37b      	add	r3, pc, #492	; (adr r3, 8012d78 <__ieee754_pow+0x6f8>)
 8012b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b8e:	f7ed fb7d 	bl	800028c <__adddf3>
 8012b92:	4622      	mov	r2, r4
 8012b94:	462b      	mov	r3, r5
 8012b96:	f7ed fd2f 	bl	80005f8 <__aeabi_dmul>
 8012b9a:	a379      	add	r3, pc, #484	; (adr r3, 8012d80 <__ieee754_pow+0x700>)
 8012b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ba0:	f7ed fb74 	bl	800028c <__adddf3>
 8012ba4:	4622      	mov	r2, r4
 8012ba6:	462b      	mov	r3, r5
 8012ba8:	f7ed fd26 	bl	80005f8 <__aeabi_dmul>
 8012bac:	a376      	add	r3, pc, #472	; (adr r3, 8012d88 <__ieee754_pow+0x708>)
 8012bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bb2:	f7ed fb6b 	bl	800028c <__adddf3>
 8012bb6:	4622      	mov	r2, r4
 8012bb8:	462b      	mov	r3, r5
 8012bba:	f7ed fd1d 	bl	80005f8 <__aeabi_dmul>
 8012bbe:	a374      	add	r3, pc, #464	; (adr r3, 8012d90 <__ieee754_pow+0x710>)
 8012bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bc4:	f7ed fb62 	bl	800028c <__adddf3>
 8012bc8:	4622      	mov	r2, r4
 8012bca:	462b      	mov	r3, r5
 8012bcc:	f7ed fd14 	bl	80005f8 <__aeabi_dmul>
 8012bd0:	a371      	add	r3, pc, #452	; (adr r3, 8012d98 <__ieee754_pow+0x718>)
 8012bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bd6:	f7ed fb59 	bl	800028c <__adddf3>
 8012bda:	4622      	mov	r2, r4
 8012bdc:	4606      	mov	r6, r0
 8012bde:	460f      	mov	r7, r1
 8012be0:	462b      	mov	r3, r5
 8012be2:	4620      	mov	r0, r4
 8012be4:	4629      	mov	r1, r5
 8012be6:	f7ed fd07 	bl	80005f8 <__aeabi_dmul>
 8012bea:	4602      	mov	r2, r0
 8012bec:	460b      	mov	r3, r1
 8012bee:	4630      	mov	r0, r6
 8012bf0:	4639      	mov	r1, r7
 8012bf2:	f7ed fd01 	bl	80005f8 <__aeabi_dmul>
 8012bf6:	4642      	mov	r2, r8
 8012bf8:	4604      	mov	r4, r0
 8012bfa:	460d      	mov	r5, r1
 8012bfc:	464b      	mov	r3, r9
 8012bfe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012c02:	f7ed fb43 	bl	800028c <__adddf3>
 8012c06:	ec53 2b18 	vmov	r2, r3, d8
 8012c0a:	f7ed fcf5 	bl	80005f8 <__aeabi_dmul>
 8012c0e:	4622      	mov	r2, r4
 8012c10:	462b      	mov	r3, r5
 8012c12:	f7ed fb3b 	bl	800028c <__adddf3>
 8012c16:	4642      	mov	r2, r8
 8012c18:	4682      	mov	sl, r0
 8012c1a:	468b      	mov	fp, r1
 8012c1c:	464b      	mov	r3, r9
 8012c1e:	4640      	mov	r0, r8
 8012c20:	4649      	mov	r1, r9
 8012c22:	f7ed fce9 	bl	80005f8 <__aeabi_dmul>
 8012c26:	4b6c      	ldr	r3, [pc, #432]	; (8012dd8 <__ieee754_pow+0x758>)
 8012c28:	2200      	movs	r2, #0
 8012c2a:	4606      	mov	r6, r0
 8012c2c:	460f      	mov	r7, r1
 8012c2e:	f7ed fb2d 	bl	800028c <__adddf3>
 8012c32:	4652      	mov	r2, sl
 8012c34:	465b      	mov	r3, fp
 8012c36:	f7ed fb29 	bl	800028c <__adddf3>
 8012c3a:	9c04      	ldr	r4, [sp, #16]
 8012c3c:	460d      	mov	r5, r1
 8012c3e:	4622      	mov	r2, r4
 8012c40:	460b      	mov	r3, r1
 8012c42:	4640      	mov	r0, r8
 8012c44:	4649      	mov	r1, r9
 8012c46:	f7ed fcd7 	bl	80005f8 <__aeabi_dmul>
 8012c4a:	4b63      	ldr	r3, [pc, #396]	; (8012dd8 <__ieee754_pow+0x758>)
 8012c4c:	4680      	mov	r8, r0
 8012c4e:	4689      	mov	r9, r1
 8012c50:	2200      	movs	r2, #0
 8012c52:	4620      	mov	r0, r4
 8012c54:	4629      	mov	r1, r5
 8012c56:	f7ed fb17 	bl	8000288 <__aeabi_dsub>
 8012c5a:	4632      	mov	r2, r6
 8012c5c:	463b      	mov	r3, r7
 8012c5e:	f7ed fb13 	bl	8000288 <__aeabi_dsub>
 8012c62:	4602      	mov	r2, r0
 8012c64:	460b      	mov	r3, r1
 8012c66:	4650      	mov	r0, sl
 8012c68:	4659      	mov	r1, fp
 8012c6a:	f7ed fb0d 	bl	8000288 <__aeabi_dsub>
 8012c6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012c72:	f7ed fcc1 	bl	80005f8 <__aeabi_dmul>
 8012c76:	4622      	mov	r2, r4
 8012c78:	4606      	mov	r6, r0
 8012c7a:	460f      	mov	r7, r1
 8012c7c:	462b      	mov	r3, r5
 8012c7e:	ec51 0b18 	vmov	r0, r1, d8
 8012c82:	f7ed fcb9 	bl	80005f8 <__aeabi_dmul>
 8012c86:	4602      	mov	r2, r0
 8012c88:	460b      	mov	r3, r1
 8012c8a:	4630      	mov	r0, r6
 8012c8c:	4639      	mov	r1, r7
 8012c8e:	f7ed fafd 	bl	800028c <__adddf3>
 8012c92:	4606      	mov	r6, r0
 8012c94:	460f      	mov	r7, r1
 8012c96:	4602      	mov	r2, r0
 8012c98:	460b      	mov	r3, r1
 8012c9a:	4640      	mov	r0, r8
 8012c9c:	4649      	mov	r1, r9
 8012c9e:	f7ed faf5 	bl	800028c <__adddf3>
 8012ca2:	9c04      	ldr	r4, [sp, #16]
 8012ca4:	a33e      	add	r3, pc, #248	; (adr r3, 8012da0 <__ieee754_pow+0x720>)
 8012ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012caa:	4620      	mov	r0, r4
 8012cac:	460d      	mov	r5, r1
 8012cae:	f7ed fca3 	bl	80005f8 <__aeabi_dmul>
 8012cb2:	4642      	mov	r2, r8
 8012cb4:	ec41 0b18 	vmov	d8, r0, r1
 8012cb8:	464b      	mov	r3, r9
 8012cba:	4620      	mov	r0, r4
 8012cbc:	4629      	mov	r1, r5
 8012cbe:	f7ed fae3 	bl	8000288 <__aeabi_dsub>
 8012cc2:	4602      	mov	r2, r0
 8012cc4:	460b      	mov	r3, r1
 8012cc6:	4630      	mov	r0, r6
 8012cc8:	4639      	mov	r1, r7
 8012cca:	f7ed fadd 	bl	8000288 <__aeabi_dsub>
 8012cce:	a336      	add	r3, pc, #216	; (adr r3, 8012da8 <__ieee754_pow+0x728>)
 8012cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cd4:	f7ed fc90 	bl	80005f8 <__aeabi_dmul>
 8012cd8:	a335      	add	r3, pc, #212	; (adr r3, 8012db0 <__ieee754_pow+0x730>)
 8012cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cde:	4606      	mov	r6, r0
 8012ce0:	460f      	mov	r7, r1
 8012ce2:	4620      	mov	r0, r4
 8012ce4:	4629      	mov	r1, r5
 8012ce6:	f7ed fc87 	bl	80005f8 <__aeabi_dmul>
 8012cea:	4602      	mov	r2, r0
 8012cec:	460b      	mov	r3, r1
 8012cee:	4630      	mov	r0, r6
 8012cf0:	4639      	mov	r1, r7
 8012cf2:	f7ed facb 	bl	800028c <__adddf3>
 8012cf6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012cf8:	4b38      	ldr	r3, [pc, #224]	; (8012ddc <__ieee754_pow+0x75c>)
 8012cfa:	4413      	add	r3, r2
 8012cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d00:	f7ed fac4 	bl	800028c <__adddf3>
 8012d04:	4682      	mov	sl, r0
 8012d06:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012d08:	468b      	mov	fp, r1
 8012d0a:	f7ed fc0b 	bl	8000524 <__aeabi_i2d>
 8012d0e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012d10:	4b33      	ldr	r3, [pc, #204]	; (8012de0 <__ieee754_pow+0x760>)
 8012d12:	4413      	add	r3, r2
 8012d14:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012d18:	4606      	mov	r6, r0
 8012d1a:	460f      	mov	r7, r1
 8012d1c:	4652      	mov	r2, sl
 8012d1e:	465b      	mov	r3, fp
 8012d20:	ec51 0b18 	vmov	r0, r1, d8
 8012d24:	f7ed fab2 	bl	800028c <__adddf3>
 8012d28:	4642      	mov	r2, r8
 8012d2a:	464b      	mov	r3, r9
 8012d2c:	f7ed faae 	bl	800028c <__adddf3>
 8012d30:	4632      	mov	r2, r6
 8012d32:	463b      	mov	r3, r7
 8012d34:	f7ed faaa 	bl	800028c <__adddf3>
 8012d38:	9c04      	ldr	r4, [sp, #16]
 8012d3a:	4632      	mov	r2, r6
 8012d3c:	463b      	mov	r3, r7
 8012d3e:	4620      	mov	r0, r4
 8012d40:	460d      	mov	r5, r1
 8012d42:	f7ed faa1 	bl	8000288 <__aeabi_dsub>
 8012d46:	4642      	mov	r2, r8
 8012d48:	464b      	mov	r3, r9
 8012d4a:	f7ed fa9d 	bl	8000288 <__aeabi_dsub>
 8012d4e:	ec53 2b18 	vmov	r2, r3, d8
 8012d52:	f7ed fa99 	bl	8000288 <__aeabi_dsub>
 8012d56:	4602      	mov	r2, r0
 8012d58:	460b      	mov	r3, r1
 8012d5a:	4650      	mov	r0, sl
 8012d5c:	4659      	mov	r1, fp
 8012d5e:	e606      	b.n	801296e <__ieee754_pow+0x2ee>
 8012d60:	2401      	movs	r4, #1
 8012d62:	e6a0      	b.n	8012aa6 <__ieee754_pow+0x426>
 8012d64:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8012db8 <__ieee754_pow+0x738>
 8012d68:	e60d      	b.n	8012986 <__ieee754_pow+0x306>
 8012d6a:	bf00      	nop
 8012d6c:	f3af 8000 	nop.w
 8012d70:	4a454eef 	.word	0x4a454eef
 8012d74:	3fca7e28 	.word	0x3fca7e28
 8012d78:	93c9db65 	.word	0x93c9db65
 8012d7c:	3fcd864a 	.word	0x3fcd864a
 8012d80:	a91d4101 	.word	0xa91d4101
 8012d84:	3fd17460 	.word	0x3fd17460
 8012d88:	518f264d 	.word	0x518f264d
 8012d8c:	3fd55555 	.word	0x3fd55555
 8012d90:	db6fabff 	.word	0xdb6fabff
 8012d94:	3fdb6db6 	.word	0x3fdb6db6
 8012d98:	33333303 	.word	0x33333303
 8012d9c:	3fe33333 	.word	0x3fe33333
 8012da0:	e0000000 	.word	0xe0000000
 8012da4:	3feec709 	.word	0x3feec709
 8012da8:	dc3a03fd 	.word	0xdc3a03fd
 8012dac:	3feec709 	.word	0x3feec709
 8012db0:	145b01f5 	.word	0x145b01f5
 8012db4:	be3e2fe0 	.word	0xbe3e2fe0
 8012db8:	00000000 	.word	0x00000000
 8012dbc:	3ff00000 	.word	0x3ff00000
 8012dc0:	7ff00000 	.word	0x7ff00000
 8012dc4:	43400000 	.word	0x43400000
 8012dc8:	0003988e 	.word	0x0003988e
 8012dcc:	000bb679 	.word	0x000bb679
 8012dd0:	08014610 	.word	0x08014610
 8012dd4:	3ff00000 	.word	0x3ff00000
 8012dd8:	40080000 	.word	0x40080000
 8012ddc:	08014630 	.word	0x08014630
 8012de0:	08014620 	.word	0x08014620
 8012de4:	a3b5      	add	r3, pc, #724	; (adr r3, 80130bc <__ieee754_pow+0xa3c>)
 8012de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dea:	4640      	mov	r0, r8
 8012dec:	4649      	mov	r1, r9
 8012dee:	f7ed fa4d 	bl	800028c <__adddf3>
 8012df2:	4622      	mov	r2, r4
 8012df4:	ec41 0b1a 	vmov	d10, r0, r1
 8012df8:	462b      	mov	r3, r5
 8012dfa:	4630      	mov	r0, r6
 8012dfc:	4639      	mov	r1, r7
 8012dfe:	f7ed fa43 	bl	8000288 <__aeabi_dsub>
 8012e02:	4602      	mov	r2, r0
 8012e04:	460b      	mov	r3, r1
 8012e06:	ec51 0b1a 	vmov	r0, r1, d10
 8012e0a:	f7ed fe85 	bl	8000b18 <__aeabi_dcmpgt>
 8012e0e:	2800      	cmp	r0, #0
 8012e10:	f47f adf8 	bne.w	8012a04 <__ieee754_pow+0x384>
 8012e14:	4aa4      	ldr	r2, [pc, #656]	; (80130a8 <__ieee754_pow+0xa28>)
 8012e16:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012e1a:	4293      	cmp	r3, r2
 8012e1c:	f340 810b 	ble.w	8013036 <__ieee754_pow+0x9b6>
 8012e20:	151b      	asrs	r3, r3, #20
 8012e22:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8012e26:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8012e2a:	fa4a f303 	asr.w	r3, sl, r3
 8012e2e:	445b      	add	r3, fp
 8012e30:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8012e34:	4e9d      	ldr	r6, [pc, #628]	; (80130ac <__ieee754_pow+0xa2c>)
 8012e36:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8012e3a:	4116      	asrs	r6, r2
 8012e3c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8012e40:	2000      	movs	r0, #0
 8012e42:	ea23 0106 	bic.w	r1, r3, r6
 8012e46:	f1c2 0214 	rsb	r2, r2, #20
 8012e4a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8012e4e:	fa4a fa02 	asr.w	sl, sl, r2
 8012e52:	f1bb 0f00 	cmp.w	fp, #0
 8012e56:	4602      	mov	r2, r0
 8012e58:	460b      	mov	r3, r1
 8012e5a:	4620      	mov	r0, r4
 8012e5c:	4629      	mov	r1, r5
 8012e5e:	bfb8      	it	lt
 8012e60:	f1ca 0a00 	rsblt	sl, sl, #0
 8012e64:	f7ed fa10 	bl	8000288 <__aeabi_dsub>
 8012e68:	ec41 0b19 	vmov	d9, r0, r1
 8012e6c:	4642      	mov	r2, r8
 8012e6e:	464b      	mov	r3, r9
 8012e70:	ec51 0b19 	vmov	r0, r1, d9
 8012e74:	f7ed fa0a 	bl	800028c <__adddf3>
 8012e78:	2400      	movs	r4, #0
 8012e7a:	a379      	add	r3, pc, #484	; (adr r3, 8013060 <__ieee754_pow+0x9e0>)
 8012e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e80:	4620      	mov	r0, r4
 8012e82:	460d      	mov	r5, r1
 8012e84:	f7ed fbb8 	bl	80005f8 <__aeabi_dmul>
 8012e88:	ec53 2b19 	vmov	r2, r3, d9
 8012e8c:	4606      	mov	r6, r0
 8012e8e:	460f      	mov	r7, r1
 8012e90:	4620      	mov	r0, r4
 8012e92:	4629      	mov	r1, r5
 8012e94:	f7ed f9f8 	bl	8000288 <__aeabi_dsub>
 8012e98:	4602      	mov	r2, r0
 8012e9a:	460b      	mov	r3, r1
 8012e9c:	4640      	mov	r0, r8
 8012e9e:	4649      	mov	r1, r9
 8012ea0:	f7ed f9f2 	bl	8000288 <__aeabi_dsub>
 8012ea4:	a370      	add	r3, pc, #448	; (adr r3, 8013068 <__ieee754_pow+0x9e8>)
 8012ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eaa:	f7ed fba5 	bl	80005f8 <__aeabi_dmul>
 8012eae:	a370      	add	r3, pc, #448	; (adr r3, 8013070 <__ieee754_pow+0x9f0>)
 8012eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eb4:	4680      	mov	r8, r0
 8012eb6:	4689      	mov	r9, r1
 8012eb8:	4620      	mov	r0, r4
 8012eba:	4629      	mov	r1, r5
 8012ebc:	f7ed fb9c 	bl	80005f8 <__aeabi_dmul>
 8012ec0:	4602      	mov	r2, r0
 8012ec2:	460b      	mov	r3, r1
 8012ec4:	4640      	mov	r0, r8
 8012ec6:	4649      	mov	r1, r9
 8012ec8:	f7ed f9e0 	bl	800028c <__adddf3>
 8012ecc:	4604      	mov	r4, r0
 8012ece:	460d      	mov	r5, r1
 8012ed0:	4602      	mov	r2, r0
 8012ed2:	460b      	mov	r3, r1
 8012ed4:	4630      	mov	r0, r6
 8012ed6:	4639      	mov	r1, r7
 8012ed8:	f7ed f9d8 	bl	800028c <__adddf3>
 8012edc:	4632      	mov	r2, r6
 8012ede:	463b      	mov	r3, r7
 8012ee0:	4680      	mov	r8, r0
 8012ee2:	4689      	mov	r9, r1
 8012ee4:	f7ed f9d0 	bl	8000288 <__aeabi_dsub>
 8012ee8:	4602      	mov	r2, r0
 8012eea:	460b      	mov	r3, r1
 8012eec:	4620      	mov	r0, r4
 8012eee:	4629      	mov	r1, r5
 8012ef0:	f7ed f9ca 	bl	8000288 <__aeabi_dsub>
 8012ef4:	4642      	mov	r2, r8
 8012ef6:	4606      	mov	r6, r0
 8012ef8:	460f      	mov	r7, r1
 8012efa:	464b      	mov	r3, r9
 8012efc:	4640      	mov	r0, r8
 8012efe:	4649      	mov	r1, r9
 8012f00:	f7ed fb7a 	bl	80005f8 <__aeabi_dmul>
 8012f04:	a35c      	add	r3, pc, #368	; (adr r3, 8013078 <__ieee754_pow+0x9f8>)
 8012f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f0a:	4604      	mov	r4, r0
 8012f0c:	460d      	mov	r5, r1
 8012f0e:	f7ed fb73 	bl	80005f8 <__aeabi_dmul>
 8012f12:	a35b      	add	r3, pc, #364	; (adr r3, 8013080 <__ieee754_pow+0xa00>)
 8012f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f18:	f7ed f9b6 	bl	8000288 <__aeabi_dsub>
 8012f1c:	4622      	mov	r2, r4
 8012f1e:	462b      	mov	r3, r5
 8012f20:	f7ed fb6a 	bl	80005f8 <__aeabi_dmul>
 8012f24:	a358      	add	r3, pc, #352	; (adr r3, 8013088 <__ieee754_pow+0xa08>)
 8012f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f2a:	f7ed f9af 	bl	800028c <__adddf3>
 8012f2e:	4622      	mov	r2, r4
 8012f30:	462b      	mov	r3, r5
 8012f32:	f7ed fb61 	bl	80005f8 <__aeabi_dmul>
 8012f36:	a356      	add	r3, pc, #344	; (adr r3, 8013090 <__ieee754_pow+0xa10>)
 8012f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f3c:	f7ed f9a4 	bl	8000288 <__aeabi_dsub>
 8012f40:	4622      	mov	r2, r4
 8012f42:	462b      	mov	r3, r5
 8012f44:	f7ed fb58 	bl	80005f8 <__aeabi_dmul>
 8012f48:	a353      	add	r3, pc, #332	; (adr r3, 8013098 <__ieee754_pow+0xa18>)
 8012f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f4e:	f7ed f99d 	bl	800028c <__adddf3>
 8012f52:	4622      	mov	r2, r4
 8012f54:	462b      	mov	r3, r5
 8012f56:	f7ed fb4f 	bl	80005f8 <__aeabi_dmul>
 8012f5a:	4602      	mov	r2, r0
 8012f5c:	460b      	mov	r3, r1
 8012f5e:	4640      	mov	r0, r8
 8012f60:	4649      	mov	r1, r9
 8012f62:	f7ed f991 	bl	8000288 <__aeabi_dsub>
 8012f66:	4604      	mov	r4, r0
 8012f68:	460d      	mov	r5, r1
 8012f6a:	4602      	mov	r2, r0
 8012f6c:	460b      	mov	r3, r1
 8012f6e:	4640      	mov	r0, r8
 8012f70:	4649      	mov	r1, r9
 8012f72:	f7ed fb41 	bl	80005f8 <__aeabi_dmul>
 8012f76:	2200      	movs	r2, #0
 8012f78:	ec41 0b19 	vmov	d9, r0, r1
 8012f7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012f80:	4620      	mov	r0, r4
 8012f82:	4629      	mov	r1, r5
 8012f84:	f7ed f980 	bl	8000288 <__aeabi_dsub>
 8012f88:	4602      	mov	r2, r0
 8012f8a:	460b      	mov	r3, r1
 8012f8c:	ec51 0b19 	vmov	r0, r1, d9
 8012f90:	f7ed fc5c 	bl	800084c <__aeabi_ddiv>
 8012f94:	4632      	mov	r2, r6
 8012f96:	4604      	mov	r4, r0
 8012f98:	460d      	mov	r5, r1
 8012f9a:	463b      	mov	r3, r7
 8012f9c:	4640      	mov	r0, r8
 8012f9e:	4649      	mov	r1, r9
 8012fa0:	f7ed fb2a 	bl	80005f8 <__aeabi_dmul>
 8012fa4:	4632      	mov	r2, r6
 8012fa6:	463b      	mov	r3, r7
 8012fa8:	f7ed f970 	bl	800028c <__adddf3>
 8012fac:	4602      	mov	r2, r0
 8012fae:	460b      	mov	r3, r1
 8012fb0:	4620      	mov	r0, r4
 8012fb2:	4629      	mov	r1, r5
 8012fb4:	f7ed f968 	bl	8000288 <__aeabi_dsub>
 8012fb8:	4642      	mov	r2, r8
 8012fba:	464b      	mov	r3, r9
 8012fbc:	f7ed f964 	bl	8000288 <__aeabi_dsub>
 8012fc0:	460b      	mov	r3, r1
 8012fc2:	4602      	mov	r2, r0
 8012fc4:	493a      	ldr	r1, [pc, #232]	; (80130b0 <__ieee754_pow+0xa30>)
 8012fc6:	2000      	movs	r0, #0
 8012fc8:	f7ed f95e 	bl	8000288 <__aeabi_dsub>
 8012fcc:	e9cd 0100 	strd	r0, r1, [sp]
 8012fd0:	9b01      	ldr	r3, [sp, #4]
 8012fd2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8012fd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012fda:	da2f      	bge.n	801303c <__ieee754_pow+0x9bc>
 8012fdc:	4650      	mov	r0, sl
 8012fde:	ed9d 0b00 	vldr	d0, [sp]
 8012fe2:	f000 f9c1 	bl	8013368 <scalbn>
 8012fe6:	ec51 0b10 	vmov	r0, r1, d0
 8012fea:	ec53 2b18 	vmov	r2, r3, d8
 8012fee:	f7ff bbe0 	b.w	80127b2 <__ieee754_pow+0x132>
 8012ff2:	4b30      	ldr	r3, [pc, #192]	; (80130b4 <__ieee754_pow+0xa34>)
 8012ff4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8012ff8:	429e      	cmp	r6, r3
 8012ffa:	f77f af0b 	ble.w	8012e14 <__ieee754_pow+0x794>
 8012ffe:	4b2e      	ldr	r3, [pc, #184]	; (80130b8 <__ieee754_pow+0xa38>)
 8013000:	440b      	add	r3, r1
 8013002:	4303      	orrs	r3, r0
 8013004:	d00b      	beq.n	801301e <__ieee754_pow+0x99e>
 8013006:	a326      	add	r3, pc, #152	; (adr r3, 80130a0 <__ieee754_pow+0xa20>)
 8013008:	e9d3 2300 	ldrd	r2, r3, [r3]
 801300c:	ec51 0b18 	vmov	r0, r1, d8
 8013010:	f7ed faf2 	bl	80005f8 <__aeabi_dmul>
 8013014:	a322      	add	r3, pc, #136	; (adr r3, 80130a0 <__ieee754_pow+0xa20>)
 8013016:	e9d3 2300 	ldrd	r2, r3, [r3]
 801301a:	f7ff bbca 	b.w	80127b2 <__ieee754_pow+0x132>
 801301e:	4622      	mov	r2, r4
 8013020:	462b      	mov	r3, r5
 8013022:	f7ed f931 	bl	8000288 <__aeabi_dsub>
 8013026:	4642      	mov	r2, r8
 8013028:	464b      	mov	r3, r9
 801302a:	f7ed fd6b 	bl	8000b04 <__aeabi_dcmpge>
 801302e:	2800      	cmp	r0, #0
 8013030:	f43f aef0 	beq.w	8012e14 <__ieee754_pow+0x794>
 8013034:	e7e7      	b.n	8013006 <__ieee754_pow+0x986>
 8013036:	f04f 0a00 	mov.w	sl, #0
 801303a:	e717      	b.n	8012e6c <__ieee754_pow+0x7ec>
 801303c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013040:	4619      	mov	r1, r3
 8013042:	e7d2      	b.n	8012fea <__ieee754_pow+0x96a>
 8013044:	491a      	ldr	r1, [pc, #104]	; (80130b0 <__ieee754_pow+0xa30>)
 8013046:	2000      	movs	r0, #0
 8013048:	f7ff bb9e 	b.w	8012788 <__ieee754_pow+0x108>
 801304c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013050:	f7ff bb9a 	b.w	8012788 <__ieee754_pow+0x108>
 8013054:	9000      	str	r0, [sp, #0]
 8013056:	f7ff bb76 	b.w	8012746 <__ieee754_pow+0xc6>
 801305a:	2100      	movs	r1, #0
 801305c:	f7ff bb60 	b.w	8012720 <__ieee754_pow+0xa0>
 8013060:	00000000 	.word	0x00000000
 8013064:	3fe62e43 	.word	0x3fe62e43
 8013068:	fefa39ef 	.word	0xfefa39ef
 801306c:	3fe62e42 	.word	0x3fe62e42
 8013070:	0ca86c39 	.word	0x0ca86c39
 8013074:	be205c61 	.word	0xbe205c61
 8013078:	72bea4d0 	.word	0x72bea4d0
 801307c:	3e663769 	.word	0x3e663769
 8013080:	c5d26bf1 	.word	0xc5d26bf1
 8013084:	3ebbbd41 	.word	0x3ebbbd41
 8013088:	af25de2c 	.word	0xaf25de2c
 801308c:	3f11566a 	.word	0x3f11566a
 8013090:	16bebd93 	.word	0x16bebd93
 8013094:	3f66c16c 	.word	0x3f66c16c
 8013098:	5555553e 	.word	0x5555553e
 801309c:	3fc55555 	.word	0x3fc55555
 80130a0:	c2f8f359 	.word	0xc2f8f359
 80130a4:	01a56e1f 	.word	0x01a56e1f
 80130a8:	3fe00000 	.word	0x3fe00000
 80130ac:	000fffff 	.word	0x000fffff
 80130b0:	3ff00000 	.word	0x3ff00000
 80130b4:	4090cbff 	.word	0x4090cbff
 80130b8:	3f6f3400 	.word	0x3f6f3400
 80130bc:	652b82fe 	.word	0x652b82fe
 80130c0:	3c971547 	.word	0x3c971547

080130c4 <__ieee754_sqrt>:
 80130c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130c8:	ec55 4b10 	vmov	r4, r5, d0
 80130cc:	4e56      	ldr	r6, [pc, #344]	; (8013228 <__ieee754_sqrt+0x164>)
 80130ce:	43ae      	bics	r6, r5
 80130d0:	ee10 0a10 	vmov	r0, s0
 80130d4:	ee10 3a10 	vmov	r3, s0
 80130d8:	4629      	mov	r1, r5
 80130da:	462a      	mov	r2, r5
 80130dc:	d110      	bne.n	8013100 <__ieee754_sqrt+0x3c>
 80130de:	ee10 2a10 	vmov	r2, s0
 80130e2:	462b      	mov	r3, r5
 80130e4:	f7ed fa88 	bl	80005f8 <__aeabi_dmul>
 80130e8:	4602      	mov	r2, r0
 80130ea:	460b      	mov	r3, r1
 80130ec:	4620      	mov	r0, r4
 80130ee:	4629      	mov	r1, r5
 80130f0:	f7ed f8cc 	bl	800028c <__adddf3>
 80130f4:	4604      	mov	r4, r0
 80130f6:	460d      	mov	r5, r1
 80130f8:	ec45 4b10 	vmov	d0, r4, r5
 80130fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013100:	2d00      	cmp	r5, #0
 8013102:	dc10      	bgt.n	8013126 <__ieee754_sqrt+0x62>
 8013104:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8013108:	4330      	orrs	r0, r6
 801310a:	d0f5      	beq.n	80130f8 <__ieee754_sqrt+0x34>
 801310c:	b15d      	cbz	r5, 8013126 <__ieee754_sqrt+0x62>
 801310e:	ee10 2a10 	vmov	r2, s0
 8013112:	462b      	mov	r3, r5
 8013114:	ee10 0a10 	vmov	r0, s0
 8013118:	f7ed f8b6 	bl	8000288 <__aeabi_dsub>
 801311c:	4602      	mov	r2, r0
 801311e:	460b      	mov	r3, r1
 8013120:	f7ed fb94 	bl	800084c <__aeabi_ddiv>
 8013124:	e7e6      	b.n	80130f4 <__ieee754_sqrt+0x30>
 8013126:	1509      	asrs	r1, r1, #20
 8013128:	d076      	beq.n	8013218 <__ieee754_sqrt+0x154>
 801312a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801312e:	07ce      	lsls	r6, r1, #31
 8013130:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8013134:	bf5e      	ittt	pl
 8013136:	0fda      	lsrpl	r2, r3, #31
 8013138:	005b      	lslpl	r3, r3, #1
 801313a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801313e:	0fda      	lsrs	r2, r3, #31
 8013140:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8013144:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8013148:	2000      	movs	r0, #0
 801314a:	106d      	asrs	r5, r5, #1
 801314c:	005b      	lsls	r3, r3, #1
 801314e:	f04f 0e16 	mov.w	lr, #22
 8013152:	4684      	mov	ip, r0
 8013154:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8013158:	eb0c 0401 	add.w	r4, ip, r1
 801315c:	4294      	cmp	r4, r2
 801315e:	bfde      	ittt	le
 8013160:	1b12      	suble	r2, r2, r4
 8013162:	eb04 0c01 	addle.w	ip, r4, r1
 8013166:	1840      	addle	r0, r0, r1
 8013168:	0052      	lsls	r2, r2, #1
 801316a:	f1be 0e01 	subs.w	lr, lr, #1
 801316e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8013172:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8013176:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801317a:	d1ed      	bne.n	8013158 <__ieee754_sqrt+0x94>
 801317c:	4671      	mov	r1, lr
 801317e:	2720      	movs	r7, #32
 8013180:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8013184:	4562      	cmp	r2, ip
 8013186:	eb04 060e 	add.w	r6, r4, lr
 801318a:	dc02      	bgt.n	8013192 <__ieee754_sqrt+0xce>
 801318c:	d113      	bne.n	80131b6 <__ieee754_sqrt+0xf2>
 801318e:	429e      	cmp	r6, r3
 8013190:	d811      	bhi.n	80131b6 <__ieee754_sqrt+0xf2>
 8013192:	2e00      	cmp	r6, #0
 8013194:	eb06 0e04 	add.w	lr, r6, r4
 8013198:	da43      	bge.n	8013222 <__ieee754_sqrt+0x15e>
 801319a:	f1be 0f00 	cmp.w	lr, #0
 801319e:	db40      	blt.n	8013222 <__ieee754_sqrt+0x15e>
 80131a0:	f10c 0801 	add.w	r8, ip, #1
 80131a4:	eba2 020c 	sub.w	r2, r2, ip
 80131a8:	429e      	cmp	r6, r3
 80131aa:	bf88      	it	hi
 80131ac:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80131b0:	1b9b      	subs	r3, r3, r6
 80131b2:	4421      	add	r1, r4
 80131b4:	46c4      	mov	ip, r8
 80131b6:	0052      	lsls	r2, r2, #1
 80131b8:	3f01      	subs	r7, #1
 80131ba:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80131be:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80131c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80131c6:	d1dd      	bne.n	8013184 <__ieee754_sqrt+0xc0>
 80131c8:	4313      	orrs	r3, r2
 80131ca:	d006      	beq.n	80131da <__ieee754_sqrt+0x116>
 80131cc:	1c4c      	adds	r4, r1, #1
 80131ce:	bf13      	iteet	ne
 80131d0:	3101      	addne	r1, #1
 80131d2:	3001      	addeq	r0, #1
 80131d4:	4639      	moveq	r1, r7
 80131d6:	f021 0101 	bicne.w	r1, r1, #1
 80131da:	1043      	asrs	r3, r0, #1
 80131dc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80131e0:	0849      	lsrs	r1, r1, #1
 80131e2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80131e6:	07c2      	lsls	r2, r0, #31
 80131e8:	bf48      	it	mi
 80131ea:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80131ee:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 80131f2:	460c      	mov	r4, r1
 80131f4:	463d      	mov	r5, r7
 80131f6:	e77f      	b.n	80130f8 <__ieee754_sqrt+0x34>
 80131f8:	0ada      	lsrs	r2, r3, #11
 80131fa:	3815      	subs	r0, #21
 80131fc:	055b      	lsls	r3, r3, #21
 80131fe:	2a00      	cmp	r2, #0
 8013200:	d0fa      	beq.n	80131f8 <__ieee754_sqrt+0x134>
 8013202:	02d7      	lsls	r7, r2, #11
 8013204:	d50a      	bpl.n	801321c <__ieee754_sqrt+0x158>
 8013206:	f1c1 0420 	rsb	r4, r1, #32
 801320a:	fa23 f404 	lsr.w	r4, r3, r4
 801320e:	1e4d      	subs	r5, r1, #1
 8013210:	408b      	lsls	r3, r1
 8013212:	4322      	orrs	r2, r4
 8013214:	1b41      	subs	r1, r0, r5
 8013216:	e788      	b.n	801312a <__ieee754_sqrt+0x66>
 8013218:	4608      	mov	r0, r1
 801321a:	e7f0      	b.n	80131fe <__ieee754_sqrt+0x13a>
 801321c:	0052      	lsls	r2, r2, #1
 801321e:	3101      	adds	r1, #1
 8013220:	e7ef      	b.n	8013202 <__ieee754_sqrt+0x13e>
 8013222:	46e0      	mov	r8, ip
 8013224:	e7be      	b.n	80131a4 <__ieee754_sqrt+0xe0>
 8013226:	bf00      	nop
 8013228:	7ff00000 	.word	0x7ff00000

0801322c <fabs>:
 801322c:	ec51 0b10 	vmov	r0, r1, d0
 8013230:	ee10 2a10 	vmov	r2, s0
 8013234:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013238:	ec43 2b10 	vmov	d0, r2, r3
 801323c:	4770      	bx	lr

0801323e <finite>:
 801323e:	b082      	sub	sp, #8
 8013240:	ed8d 0b00 	vstr	d0, [sp]
 8013244:	9801      	ldr	r0, [sp, #4]
 8013246:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801324a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801324e:	0fc0      	lsrs	r0, r0, #31
 8013250:	b002      	add	sp, #8
 8013252:	4770      	bx	lr

08013254 <rint>:
 8013254:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013256:	ec51 0b10 	vmov	r0, r1, d0
 801325a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801325e:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8013262:	2e13      	cmp	r6, #19
 8013264:	ee10 4a10 	vmov	r4, s0
 8013268:	460b      	mov	r3, r1
 801326a:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801326e:	dc58      	bgt.n	8013322 <rint+0xce>
 8013270:	2e00      	cmp	r6, #0
 8013272:	da2b      	bge.n	80132cc <rint+0x78>
 8013274:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8013278:	4302      	orrs	r2, r0
 801327a:	d023      	beq.n	80132c4 <rint+0x70>
 801327c:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8013280:	4302      	orrs	r2, r0
 8013282:	4254      	negs	r4, r2
 8013284:	4314      	orrs	r4, r2
 8013286:	0c4b      	lsrs	r3, r1, #17
 8013288:	0b24      	lsrs	r4, r4, #12
 801328a:	045b      	lsls	r3, r3, #17
 801328c:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8013290:	ea44 0103 	orr.w	r1, r4, r3
 8013294:	4b32      	ldr	r3, [pc, #200]	; (8013360 <rint+0x10c>)
 8013296:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801329a:	e9d3 6700 	ldrd	r6, r7, [r3]
 801329e:	4602      	mov	r2, r0
 80132a0:	460b      	mov	r3, r1
 80132a2:	4630      	mov	r0, r6
 80132a4:	4639      	mov	r1, r7
 80132a6:	f7ec fff1 	bl	800028c <__adddf3>
 80132aa:	e9cd 0100 	strd	r0, r1, [sp]
 80132ae:	463b      	mov	r3, r7
 80132b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80132b4:	4632      	mov	r2, r6
 80132b6:	f7ec ffe7 	bl	8000288 <__aeabi_dsub>
 80132ba:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80132be:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80132c2:	4639      	mov	r1, r7
 80132c4:	ec41 0b10 	vmov	d0, r0, r1
 80132c8:	b003      	add	sp, #12
 80132ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80132cc:	4a25      	ldr	r2, [pc, #148]	; (8013364 <rint+0x110>)
 80132ce:	4132      	asrs	r2, r6
 80132d0:	ea01 0702 	and.w	r7, r1, r2
 80132d4:	4307      	orrs	r7, r0
 80132d6:	d0f5      	beq.n	80132c4 <rint+0x70>
 80132d8:	0851      	lsrs	r1, r2, #1
 80132da:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 80132de:	4314      	orrs	r4, r2
 80132e0:	d00c      	beq.n	80132fc <rint+0xa8>
 80132e2:	ea23 0201 	bic.w	r2, r3, r1
 80132e6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80132ea:	2e13      	cmp	r6, #19
 80132ec:	fa43 f606 	asr.w	r6, r3, r6
 80132f0:	bf0c      	ite	eq
 80132f2:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80132f6:	2400      	movne	r4, #0
 80132f8:	ea42 0306 	orr.w	r3, r2, r6
 80132fc:	4918      	ldr	r1, [pc, #96]	; (8013360 <rint+0x10c>)
 80132fe:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8013302:	4622      	mov	r2, r4
 8013304:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013308:	4620      	mov	r0, r4
 801330a:	4629      	mov	r1, r5
 801330c:	f7ec ffbe 	bl	800028c <__adddf3>
 8013310:	e9cd 0100 	strd	r0, r1, [sp]
 8013314:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013318:	4622      	mov	r2, r4
 801331a:	462b      	mov	r3, r5
 801331c:	f7ec ffb4 	bl	8000288 <__aeabi_dsub>
 8013320:	e7d0      	b.n	80132c4 <rint+0x70>
 8013322:	2e33      	cmp	r6, #51	; 0x33
 8013324:	dd07      	ble.n	8013336 <rint+0xe2>
 8013326:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801332a:	d1cb      	bne.n	80132c4 <rint+0x70>
 801332c:	ee10 2a10 	vmov	r2, s0
 8013330:	f7ec ffac 	bl	800028c <__adddf3>
 8013334:	e7c6      	b.n	80132c4 <rint+0x70>
 8013336:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 801333a:	f04f 36ff 	mov.w	r6, #4294967295
 801333e:	40d6      	lsrs	r6, r2
 8013340:	4230      	tst	r0, r6
 8013342:	d0bf      	beq.n	80132c4 <rint+0x70>
 8013344:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8013348:	ea4f 0156 	mov.w	r1, r6, lsr #1
 801334c:	bf1f      	itttt	ne
 801334e:	ea24 0101 	bicne.w	r1, r4, r1
 8013352:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8013356:	fa44 f202 	asrne.w	r2, r4, r2
 801335a:	ea41 0402 	orrne.w	r4, r1, r2
 801335e:	e7cd      	b.n	80132fc <rint+0xa8>
 8013360:	08014640 	.word	0x08014640
 8013364:	000fffff 	.word	0x000fffff

08013368 <scalbn>:
 8013368:	b570      	push	{r4, r5, r6, lr}
 801336a:	ec55 4b10 	vmov	r4, r5, d0
 801336e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8013372:	4606      	mov	r6, r0
 8013374:	462b      	mov	r3, r5
 8013376:	b99a      	cbnz	r2, 80133a0 <scalbn+0x38>
 8013378:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801337c:	4323      	orrs	r3, r4
 801337e:	d036      	beq.n	80133ee <scalbn+0x86>
 8013380:	4b39      	ldr	r3, [pc, #228]	; (8013468 <scalbn+0x100>)
 8013382:	4629      	mov	r1, r5
 8013384:	ee10 0a10 	vmov	r0, s0
 8013388:	2200      	movs	r2, #0
 801338a:	f7ed f935 	bl	80005f8 <__aeabi_dmul>
 801338e:	4b37      	ldr	r3, [pc, #220]	; (801346c <scalbn+0x104>)
 8013390:	429e      	cmp	r6, r3
 8013392:	4604      	mov	r4, r0
 8013394:	460d      	mov	r5, r1
 8013396:	da10      	bge.n	80133ba <scalbn+0x52>
 8013398:	a32b      	add	r3, pc, #172	; (adr r3, 8013448 <scalbn+0xe0>)
 801339a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801339e:	e03a      	b.n	8013416 <scalbn+0xae>
 80133a0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80133a4:	428a      	cmp	r2, r1
 80133a6:	d10c      	bne.n	80133c2 <scalbn+0x5a>
 80133a8:	ee10 2a10 	vmov	r2, s0
 80133ac:	4620      	mov	r0, r4
 80133ae:	4629      	mov	r1, r5
 80133b0:	f7ec ff6c 	bl	800028c <__adddf3>
 80133b4:	4604      	mov	r4, r0
 80133b6:	460d      	mov	r5, r1
 80133b8:	e019      	b.n	80133ee <scalbn+0x86>
 80133ba:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80133be:	460b      	mov	r3, r1
 80133c0:	3a36      	subs	r2, #54	; 0x36
 80133c2:	4432      	add	r2, r6
 80133c4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80133c8:	428a      	cmp	r2, r1
 80133ca:	dd08      	ble.n	80133de <scalbn+0x76>
 80133cc:	2d00      	cmp	r5, #0
 80133ce:	a120      	add	r1, pc, #128	; (adr r1, 8013450 <scalbn+0xe8>)
 80133d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80133d4:	da1c      	bge.n	8013410 <scalbn+0xa8>
 80133d6:	a120      	add	r1, pc, #128	; (adr r1, 8013458 <scalbn+0xf0>)
 80133d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80133dc:	e018      	b.n	8013410 <scalbn+0xa8>
 80133de:	2a00      	cmp	r2, #0
 80133e0:	dd08      	ble.n	80133f4 <scalbn+0x8c>
 80133e2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80133e6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80133ea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80133ee:	ec45 4b10 	vmov	d0, r4, r5
 80133f2:	bd70      	pop	{r4, r5, r6, pc}
 80133f4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80133f8:	da19      	bge.n	801342e <scalbn+0xc6>
 80133fa:	f24c 3350 	movw	r3, #50000	; 0xc350
 80133fe:	429e      	cmp	r6, r3
 8013400:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8013404:	dd0a      	ble.n	801341c <scalbn+0xb4>
 8013406:	a112      	add	r1, pc, #72	; (adr r1, 8013450 <scalbn+0xe8>)
 8013408:	e9d1 0100 	ldrd	r0, r1, [r1]
 801340c:	2b00      	cmp	r3, #0
 801340e:	d1e2      	bne.n	80133d6 <scalbn+0x6e>
 8013410:	a30f      	add	r3, pc, #60	; (adr r3, 8013450 <scalbn+0xe8>)
 8013412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013416:	f7ed f8ef 	bl	80005f8 <__aeabi_dmul>
 801341a:	e7cb      	b.n	80133b4 <scalbn+0x4c>
 801341c:	a10a      	add	r1, pc, #40	; (adr r1, 8013448 <scalbn+0xe0>)
 801341e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013422:	2b00      	cmp	r3, #0
 8013424:	d0b8      	beq.n	8013398 <scalbn+0x30>
 8013426:	a10e      	add	r1, pc, #56	; (adr r1, 8013460 <scalbn+0xf8>)
 8013428:	e9d1 0100 	ldrd	r0, r1, [r1]
 801342c:	e7b4      	b.n	8013398 <scalbn+0x30>
 801342e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013432:	3236      	adds	r2, #54	; 0x36
 8013434:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013438:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801343c:	4620      	mov	r0, r4
 801343e:	4b0c      	ldr	r3, [pc, #48]	; (8013470 <scalbn+0x108>)
 8013440:	2200      	movs	r2, #0
 8013442:	e7e8      	b.n	8013416 <scalbn+0xae>
 8013444:	f3af 8000 	nop.w
 8013448:	c2f8f359 	.word	0xc2f8f359
 801344c:	01a56e1f 	.word	0x01a56e1f
 8013450:	8800759c 	.word	0x8800759c
 8013454:	7e37e43c 	.word	0x7e37e43c
 8013458:	8800759c 	.word	0x8800759c
 801345c:	fe37e43c 	.word	0xfe37e43c
 8013460:	c2f8f359 	.word	0xc2f8f359
 8013464:	81a56e1f 	.word	0x81a56e1f
 8013468:	43500000 	.word	0x43500000
 801346c:	ffff3cb0 	.word	0xffff3cb0
 8013470:	3c900000 	.word	0x3c900000

08013474 <_init>:
 8013474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013476:	bf00      	nop
 8013478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801347a:	bc08      	pop	{r3}
 801347c:	469e      	mov	lr, r3
 801347e:	4770      	bx	lr

08013480 <_fini>:
 8013480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013482:	bf00      	nop
 8013484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013486:	bc08      	pop	{r3}
 8013488:	469e      	mov	lr, r3
 801348a:	4770      	bx	lr
