
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Mon May 17 08:10:41 2021
# Target Board:  Custom
# Family:    spartan6
# Device:    xc6slx45
# Package:   fgg676
# Speed Grade:  -2
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT CLK_P = CLK, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 50000000
 PORT CLK_N = CLK, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 50000000
 PORT dip_gpio_GPIO_IO_pin = dip_gpio_GPIO_IO, DIR = IO, VEC = [7:0]
 PORT push_gpio_GPIO_IO_pin = push_gpio_GPIO_IO, DIR = IO, VEC = [4:0]
 PORT led_gpio_GPIO_IO_pin = led_gpio_GPIO_IO, DIR = IO, VEC = [7:0]
 PORT axi_s6_ddrx_0_mcbx_dram_addr_pin = axi_s6_ddrx_0_mcbx_dram_addr, DIR = O, VEC = [13:0]
 PORT axi_s6_ddrx_0_mcbx_dram_ba_pin = axi_s6_ddrx_0_mcbx_dram_ba, DIR = O, VEC = [2:0]
 PORT axi_s6_ddrx_0_mcbx_dram_ras_n_pin = axi_s6_ddrx_0_mcbx_dram_ras_n, DIR = O
 PORT axi_s6_ddrx_0_mcbx_dram_cas_n_pin = axi_s6_ddrx_0_mcbx_dram_cas_n, DIR = O
 PORT axi_s6_ddrx_0_mcbx_dram_we_n_pin = axi_s6_ddrx_0_mcbx_dram_we_n, DIR = O
 PORT axi_s6_ddrx_0_mcbx_dram_cke_pin = axi_s6_ddrx_0_mcbx_dram_cke, DIR = O
 PORT axi_s6_ddrx_0_mcbx_dram_clk_pin = axi_s6_ddrx_0_mcbx_dram_clk, DIR = O, SIGIS = CLK
 PORT axi_s6_ddrx_0_mcbx_dram_clk_n_pin = axi_s6_ddrx_0_mcbx_dram_clk_n, DIR = O, SIGIS = CLK
 PORT axi_s6_ddrx_0_mcbx_dram_dq = axi_s6_ddrx_0_mcbx_dram_dq, DIR = IO, VEC = [15:0]
 PORT axi_s6_ddrx_0_mcbx_dram_dqs = axi_s6_ddrx_0_mcbx_dram_dqs, DIR = IO
 PORT axi_s6_ddrx_0_mcbx_dram_dqs_n = axi_s6_ddrx_0_mcbx_dram_dqs_n, DIR = IO
 PORT axi_s6_ddrx_0_mcbx_dram_udqs = axi_s6_ddrx_0_mcbx_dram_udqs, DIR = IO
 PORT axi_s6_ddrx_0_mcbx_dram_udqs_n = axi_s6_ddrx_0_mcbx_dram_udqs_n, DIR = IO
 PORT axi_s6_ddrx_0_mcbx_dram_udm_pin = axi_s6_ddrx_0_mcbx_dram_udm, DIR = O
 PORT axi_s6_ddrx_0_mcbx_dram_ldm_pin = axi_s6_ddrx_0_mcbx_dram_ldm, DIR = O
 PORT axi_s6_ddrx_0_mcbx_dram_odt_pin = axi_s6_ddrx_0_mcbx_dram_odt, DIR = O
 PORT axi_s6_ddrx_0_rzq = axi_s6_ddrx_0_rzq, DIR = IO
 PORT axi_s6_ddrx_0_zio = axi_s6_ddrx_0_zio, DIR = IO
 PORT axi_uartlite_0_RX_pin = axi_uartlite_0_RX, DIR = I
 PORT axi_uartlite_0_TX_pin = axi_uartlite_0_TX, DIR = O


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzPLL0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xb0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xbfffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xb0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xbfffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE M_AXI_DC = axi_interconnect_0
 BUS_INTERFACE M_AXI_IC = axi_interconnect_0
 BUS_INTERFACE INTERRUPT = axi_intc_0_INTERRUPT
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLL0
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 600000000
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT0_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT1_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT1_FREQ = 600000000
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT2_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT2_FREQ = 100000000
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_CLKOUT3_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT3_FREQ = 130000000
 PARAMETER C_CLKOUT3_GROUP = NONE
 PARAMETER C_CLKOUT3_PHASE = 0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = clk_600_0000MHzPLL0_nobuf
 PORT RST = RESET
 PORT CLKIN = CLK
 PORT CLKOUT1 = clk_600_0000MHz180PLL0_nobuf
 PORT CLKOUT2 = clk_100_0000MHzPLL0
 PORT CLKOUT3 = clk_130_0000MHz
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_gpio
 PARAMETER INSTANCE = dip_gpio
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_BASEADDR = 0x40040000
 PARAMETER C_HIGHADDR = 0x4004ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO = dip_gpio_GPIO_IO
 PORT IP2INTC_Irpt = dip_gpio_IP2INTC_Irpt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = push_gpio
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO = push_gpio_GPIO_IO
 PORT IP2INTC_Irpt = push_gpio_IP2INTC_Irpt
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_0
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_gpio
 PARAMETER INSTANCE = led_gpio
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_BASEADDR = 0x40020000
 PARAMETER C_HIGHADDR = 0x4002ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO = led_gpio_GPIO_IO
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BASEADDR = 0x41c20000
 PARAMETER C_HIGHADDR = 0x41c2ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_1
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT Interrupt = axi_timer_1_Interrupt
END

BEGIN axi_intc
 PARAMETER INSTANCE = axi_intc_0
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = axi_intc_0_INTERRUPT
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT Intr = axi_timer_0_Interrupt & axi_timer_1_Interrupt & push_gpio_IP2INTC_Irpt & dip_gpio_IP2INTC_Irpt
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = axi_s6_ddrx_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8
 PARAMETER C_MCB_RZQ_LOC = AC7
 PARAMETER C_MCB_ZIO_LOC = AE3
 PARAMETER C_MEM_TYPE = DDR2
 PARAMETER C_MEM_PARTNO = CUSTOM
 PARAMETER C_MEM_BASEPARTNO = MT47H128M16XX-3
 PARAMETER C_MEM_ADDR_WIDTH = 14
 PARAMETER C_MEM_TRAS = 40000
 PARAMETER C_MEM_TRCD = 15000
 PARAMETER C_MEM_TREFI = 7800000
 PARAMETER C_MEM_TRFC = 197500
 PARAMETER C_MEM_TRP = 15000
 PARAMETER C_MEM_TWR = 15000
 PARAMETER C_MEM_TRTP = 7500
 PARAMETER C_MEM_TWTR = 7500
 PARAMETER C_MEM_DDR1_2_ADDR_CONTROL_SSTL_ODS = CLASS_I
 PARAMETER C_MEM_DDR1_2_DATA_CONTROL_SSTL_ODS = CLASS_I
 PARAMETER C_MEM_DDR2_RTT = 50OHMS
 PARAMETER C_S0_AXI_STRICT_COHERENCY = 0
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC
 PARAMETER C_S0_AXI_BASEADDR = 0xb0000000
 PARAMETER C_S0_AXI_HIGHADDR = 0xbfffffff
 BUS_INTERFACE S0_AXI = axi_interconnect_0
 PORT sys_rst = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT pll_lock = proc_sys_reset_0_Dcm_locked
 PORT mcbx_dram_addr = axi_s6_ddrx_0_mcbx_dram_addr
 PORT mcbx_dram_ba = axi_s6_ddrx_0_mcbx_dram_ba
 PORT mcbx_dram_ras_n = axi_s6_ddrx_0_mcbx_dram_ras_n
 PORT mcbx_dram_cas_n = axi_s6_ddrx_0_mcbx_dram_cas_n
 PORT mcbx_dram_we_n = axi_s6_ddrx_0_mcbx_dram_we_n
 PORT mcbx_dram_cke = axi_s6_ddrx_0_mcbx_dram_cke
 PORT mcbx_dram_clk = axi_s6_ddrx_0_mcbx_dram_clk
 PORT mcbx_dram_clk_n = axi_s6_ddrx_0_mcbx_dram_clk_n
 PORT mcbx_dram_dq = axi_s6_ddrx_0_mcbx_dram_dq
 PORT mcbx_dram_dqs = axi_s6_ddrx_0_mcbx_dram_dqs
 PORT mcbx_dram_dqs_n = axi_s6_ddrx_0_mcbx_dram_dqs_n
 PORT mcbx_dram_udqs = axi_s6_ddrx_0_mcbx_dram_udqs
 PORT mcbx_dram_udqs_n = axi_s6_ddrx_0_mcbx_dram_udqs_n
 PORT mcbx_dram_udm = axi_s6_ddrx_0_mcbx_dram_udm
 PORT mcbx_dram_ldm = axi_s6_ddrx_0_mcbx_dram_ldm
 PORT mcbx_dram_odt = axi_s6_ddrx_0_mcbx_dram_odt
 PORT rzq = axi_s6_ddrx_0_rzq
 PORT zio = axi_s6_ddrx_0_zio
 PORT sysclk_2x = clk_600_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_600_0000MHz180PLL0_nobuf
 PORT ui_clk = clk_100_0000MHzPLL0
 PORT s0_axi_aclk = clk_130_0000MHz
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = axi_uartlite_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT RX = axi_uartlite_0_RX
 PORT TX = axi_uartlite_0_TX
END

