{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 19:58:17 2019 " "Info: Processing started: Wed Dec 18 19:58:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "project.vhd" "" { Text "E:/project/project.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register regn:regG\|Q\[0\] register regn:regG\|Q\[2\] 91.09 MHz 10.978 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 91.09 MHz between source register \"regn:regG\|Q\[0\]\" and destination register \"regn:regG\|Q\[2\]\" (period= 10.978 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.764 ns + Longest register register " "Info: + Longest register to register delay is 10.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:regG\|Q\[0\] 1 REG LCFF_X93_Y24_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X93_Y24_N1; Fanout = 2; REG Node = 'regn:regG\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn:regG|Q[0] } "NODE_NAME" } } { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.420 ns) 0.745 ns Mux16~0 2 COMB LCCOMB_X93_Y24_N6 2 " "Info: 2: + IC(0.325 ns) + CELL(0.420 ns) = 0.745 ns; Loc. = LCCOMB_X93_Y24_N6; Fanout = 2; COMB Node = 'Mux16~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { regn:regG|Q[0] Mux16~0 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.150 ns) 1.848 ns Mux77~5 3 COMB LCCOMB_X91_Y23_N6 4 " "Info: 3: + IC(0.953 ns) + CELL(0.150 ns) = 1.848 ns; Loc. = LCCOMB_X91_Y23_N6; Fanout = 4; COMB Node = 'Mux77~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { Mux16~0 Mux77~5 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 2.270 ns Mux77~8 4 COMB LCCOMB_X91_Y23_N24 9 " "Info: 4: + IC(0.272 ns) + CELL(0.150 ns) = 2.270 ns; Loc. = LCCOMB_X91_Y23_N24; Fanout = 9; COMB Node = 'Mux77~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { Mux77~5 Mux77~8 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.438 ns) 3.417 ns Equal7~2 5 COMB LCCOMB_X93_Y23_N26 3 " "Info: 5: + IC(0.709 ns) + CELL(0.438 ns) = 3.417 ns; Loc. = LCCOMB_X93_Y23_N26; Fanout = 3; COMB Node = 'Equal7~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Mux77~8 Equal7~2 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.416 ns) 4.097 ns Equal0~0 6 COMB LCCOMB_X93_Y23_N12 4 " "Info: 6: + IC(0.264 ns) + CELL(0.416 ns) = 4.097 ns; Loc. = LCCOMB_X93_Y23_N12; Fanout = 4; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Equal7~2 Equal0~0 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.150 ns) 5.001 ns Equal4~1 7 COMB LCCOMB_X92_Y24_N28 4 " "Info: 7: + IC(0.754 ns) + CELL(0.150 ns) = 5.001 ns; Loc. = LCCOMB_X92_Y24_N28; Fanout = 4; COMB Node = 'Equal4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Equal0~0 Equal4~1 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.437 ns) 6.223 ns Selector0~3 8 COMB LCCOMB_X91_Y22_N10 1 " "Info: 8: + IC(0.785 ns) + CELL(0.437 ns) = 6.223 ns; Loc. = LCCOMB_X91_Y22_N10; Fanout = 1; COMB Node = 'Selector0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { Equal4~1 Selector0~3 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.149 ns) 7.095 ns Selector0~4 9 COMB LCCOMB_X92_Y23_N0 1 " "Info: 9: + IC(0.723 ns) + CELL(0.149 ns) = 7.095 ns; Loc. = LCCOMB_X92_Y23_N0; Fanout = 1; COMB Node = 'Selector0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { Selector0~3 Selector0~4 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.149 ns) 7.681 ns Selector0~5 10 COMB LCCOMB_X92_Y24_N20 1 " "Info: 10: + IC(0.437 ns) + CELL(0.149 ns) = 7.681 ns; Loc. = LCCOMB_X92_Y24_N20; Fanout = 1; COMB Node = 'Selector0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Selector0~4 Selector0~5 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.149 ns) 8.270 ns Selector0~6 11 COMB LCCOMB_X92_Y24_N6 13 " "Info: 11: + IC(0.440 ns) + CELL(0.149 ns) = 8.270 ns; Loc. = LCCOMB_X92_Y24_N6; Fanout = 13; COMB Node = 'Selector0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { Selector0~5 Selector0~6 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.420 ns) 9.169 ns Sum~0 12 COMB LCCOMB_X93_Y24_N24 2 " "Info: 12: + IC(0.479 ns) + CELL(0.420 ns) = 9.169 ns; Loc. = LCCOMB_X93_Y24_N24; Fanout = 2; COMB Node = 'Sum~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { Selector0~6 Sum~0 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 9.884 ns Add0~1 13 COMB LCCOMB_X93_Y24_N2 1 " "Info: 13: + IC(0.277 ns) + CELL(0.438 ns) = 9.884 ns; Loc. = LCCOMB_X93_Y24_N2; Fanout = 1; COMB Node = 'Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Sum~0 Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 10.284 ns Mux92~0 14 COMB LCCOMB_X93_Y24_N28 1 " "Info: 14: + IC(0.250 ns) + CELL(0.150 ns) = 10.284 ns; Loc. = LCCOMB_X93_Y24_N28; Fanout = 1; COMB Node = 'Mux92~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Add0~1 Mux92~0 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 10.680 ns Mux92~1 15 COMB LCCOMB_X93_Y24_N20 1 " "Info: 15: + IC(0.246 ns) + CELL(0.150 ns) = 10.680 ns; Loc. = LCCOMB_X93_Y24_N20; Fanout = 1; COMB Node = 'Mux92~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Mux92~0 Mux92~1 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.764 ns regn:regG\|Q\[2\] 16 REG LCFF_X93_Y24_N21 2 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 10.764 ns; Loc. = LCFF_X93_Y24_N21; Fanout = 2; REG Node = 'regn:regG\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux92~1 regn:regG|Q[2] } "NODE_NAME" } } { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.850 ns ( 35.77 % ) " "Info: Total cell delay = 3.850 ns ( 35.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.914 ns ( 64.23 % ) " "Info: Total interconnect delay = 6.914 ns ( 64.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.764 ns" { regn:regG|Q[0] Mux16~0 Mux77~5 Mux77~8 Equal7~2 Equal0~0 Equal4~1 Selector0~3 Selector0~4 Selector0~5 Selector0~6 Sum~0 Add0~1 Mux92~0 Mux92~1 regn:regG|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.764 ns" { regn:regG|Q[0] {} Mux16~0 {} Mux77~5 {} Mux77~8 {} Equal7~2 {} Equal0~0 {} Equal4~1 {} Selector0~3 {} Selector0~4 {} Selector0~5 {} Selector0~6 {} Sum~0 {} Add0~1 {} Mux92~0 {} Mux92~1 {} regn:regG|Q[2] {} } { 0.000ns 0.325ns 0.953ns 0.272ns 0.709ns 0.264ns 0.754ns 0.785ns 0.723ns 0.437ns 0.440ns 0.479ns 0.277ns 0.250ns 0.246ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.150ns 0.438ns 0.416ns 0.150ns 0.437ns 0.149ns 0.149ns 0.149ns 0.420ns 0.438ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.637 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Clock 1 CLK PIN_T28 44 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.537 ns) 2.637 ns regn:regG\|Q\[2\] 2 REG LCFF_X93_Y24_N21 2 " "Info: 2: + IC(1.258 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X93_Y24_N21; Fanout = 2; REG Node = 'regn:regG\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { Clock regn:regG|Q[2] } "NODE_NAME" } } { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 52.29 % ) " "Info: Total cell delay = 1.379 ns ( 52.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.258 ns ( 47.71 % ) " "Info: Total interconnect delay = 1.258 ns ( 47.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { Clock regn:regG|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { Clock {} Clock~combout {} regn:regG|Q[2] {} } { 0.000ns 0.000ns 1.258ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.637 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Clock 1 CLK PIN_T28 44 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.537 ns) 2.637 ns regn:regG\|Q\[0\] 2 REG LCFF_X93_Y24_N1 2 " "Info: 2: + IC(1.258 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X93_Y24_N1; Fanout = 2; REG Node = 'regn:regG\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { Clock regn:regG|Q[0] } "NODE_NAME" } } { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 52.29 % ) " "Info: Total cell delay = 1.379 ns ( 52.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.258 ns ( 47.71 % ) " "Info: Total interconnect delay = 1.258 ns ( 47.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { Clock regn:regG|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { Clock {} Clock~combout {} regn:regG|Q[0] {} } { 0.000ns 0.000ns 1.258ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { Clock regn:regG|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { Clock {} Clock~combout {} regn:regG|Q[2] {} } { 0.000ns 0.000ns 1.258ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { Clock regn:regG|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { Clock {} Clock~combout {} regn:regG|Q[0] {} } { 0.000ns 0.000ns 1.258ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.764 ns" { regn:regG|Q[0] Mux16~0 Mux77~5 Mux77~8 Equal7~2 Equal0~0 Equal4~1 Selector0~3 Selector0~4 Selector0~5 Selector0~6 Sum~0 Add0~1 Mux92~0 Mux92~1 regn:regG|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.764 ns" { regn:regG|Q[0] {} Mux16~0 {} Mux77~5 {} Mux77~8 {} Equal7~2 {} Equal0~0 {} Equal4~1 {} Selector0~3 {} Selector0~4 {} Selector0~5 {} Selector0~6 {} Sum~0 {} Add0~1 {} Mux92~0 {} Mux92~1 {} regn:regG|Q[2] {} } { 0.000ns 0.325ns 0.953ns 0.272ns 0.709ns 0.264ns 0.754ns 0.785ns 0.723ns 0.437ns 0.440ns 0.479ns 0.277ns 0.250ns 0.246ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.150ns 0.438ns 0.416ns 0.150ns 0.437ns 0.149ns 0.149ns 0.149ns 0.420ns 0.438ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { Clock regn:regG|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { Clock {} Clock~combout {} regn:regG|Q[2] {} } { 0.000ns 0.000ns 1.258ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { Clock regn:regG|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { Clock {} Clock~combout {} regn:regG|Q[0] {} } { 0.000ns 0.000ns 1.258ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regn:functionreg\|Q\[0\] w Clock 8.351 ns register " "Info: tsu for register \"regn:functionreg\|Q\[0\]\" (data pin = \"w\", clock pin = \"Clock\") is 8.351 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.991 ns + Longest pin register " "Info: + Longest pin to register delay is 10.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns w 1 PIN PIN_L8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 2; PIN Node = 'w'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.631 ns) + CELL(0.150 ns) 8.593 ns FRin~0 2 COMB LCCOMB_X93_Y22_N8 9 " "Info: 2: + IC(7.631 ns) + CELL(0.150 ns) = 8.593 ns; Loc. = LCCOMB_X93_Y22_N8; Fanout = 9; COMB Node = 'FRin~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.781 ns" { w FRin~0 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.660 ns) 10.991 ns regn:functionreg\|Q\[0\] 3 REG LCFF_X93_Y22_N9 6 " "Info: 3: + IC(1.738 ns) + CELL(0.660 ns) = 10.991 ns; Loc. = LCFF_X93_Y22_N9; Fanout = 6; REG Node = 'regn:functionreg\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { FRin~0 regn:functionreg|Q[0] } "NODE_NAME" } } { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns ( 14.76 % ) " "Info: Total cell delay = 1.622 ns ( 14.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.369 ns ( 85.24 % ) " "Info: Total interconnect delay = 9.369 ns ( 85.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.991 ns" { w FRin~0 regn:functionreg|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.991 ns" { w {} w~combout {} FRin~0 {} regn:functionreg|Q[0] {} } { 0.000ns 0.000ns 7.631ns 1.738ns } { 0.000ns 0.812ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.604 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Clock 1 CLK PIN_T28 44 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.537 ns) 2.604 ns regn:functionreg\|Q\[0\] 2 REG LCFF_X93_Y22_N9 6 " "Info: 2: + IC(1.225 ns) + CELL(0.537 ns) = 2.604 ns; Loc. = LCFF_X93_Y22_N9; Fanout = 6; REG Node = 'regn:functionreg\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { Clock regn:functionreg|Q[0] } "NODE_NAME" } } { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 52.96 % ) " "Info: Total cell delay = 1.379 ns ( 52.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 47.04 % ) " "Info: Total interconnect delay = 1.225 ns ( 47.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { Clock regn:functionreg|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { Clock {} Clock~combout {} regn:functionreg|Q[0] {} } { 0.000ns 0.000ns 1.225ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.991 ns" { w FRin~0 regn:functionreg|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.991 ns" { w {} w~combout {} FRin~0 {} regn:functionreg|Q[0] {} } { 0.000ns 0.000ns 7.631ns 1.738ns } { 0.000ns 0.812ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { Clock regn:functionreg|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { Clock {} Clock~combout {} regn:functionreg|Q[0] {} } { 0.000ns 0.000ns 1.225ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock BusWires\[1\] regn:regG\|Q\[0\] 19.004 ns register " "Info: tco from clock \"Clock\" to destination pin \"BusWires\[1\]\" through register \"regn:regG\|Q\[0\]\" is 19.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.637 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Clock 1 CLK PIN_T28 44 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.537 ns) 2.637 ns regn:regG\|Q\[0\] 2 REG LCFF_X93_Y24_N1 2 " "Info: 2: + IC(1.258 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X93_Y24_N1; Fanout = 2; REG Node = 'regn:regG\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { Clock regn:regG|Q[0] } "NODE_NAME" } } { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 52.29 % ) " "Info: Total cell delay = 1.379 ns ( 52.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.258 ns ( 47.71 % ) " "Info: Total interconnect delay = 1.258 ns ( 47.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { Clock regn:regG|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { Clock {} Clock~combout {} regn:regG|Q[0] {} } { 0.000ns 0.000ns 1.258ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.117 ns + Longest register pin " "Info: + Longest register to pin delay is 16.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:regG\|Q\[0\] 1 REG LCFF_X93_Y24_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X93_Y24_N1; Fanout = 2; REG Node = 'regn:regG\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn:regG|Q[0] } "NODE_NAME" } } { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.420 ns) 0.745 ns Mux16~0 2 COMB LCCOMB_X93_Y24_N6 2 " "Info: 2: + IC(0.325 ns) + CELL(0.420 ns) = 0.745 ns; Loc. = LCCOMB_X93_Y24_N6; Fanout = 2; COMB Node = 'Mux16~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { regn:regG|Q[0] Mux16~0 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.150 ns) 1.848 ns Mux77~5 3 COMB LCCOMB_X91_Y23_N6 4 " "Info: 3: + IC(0.953 ns) + CELL(0.150 ns) = 1.848 ns; Loc. = LCCOMB_X91_Y23_N6; Fanout = 4; COMB Node = 'Mux77~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { Mux16~0 Mux77~5 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 2.270 ns Mux77~8 4 COMB LCCOMB_X91_Y23_N24 9 " "Info: 4: + IC(0.272 ns) + CELL(0.150 ns) = 2.270 ns; Loc. = LCCOMB_X91_Y23_N24; Fanout = 9; COMB Node = 'Mux77~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { Mux77~5 Mux77~8 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.438 ns) 3.417 ns Equal7~2 5 COMB LCCOMB_X93_Y23_N26 3 " "Info: 5: + IC(0.709 ns) + CELL(0.438 ns) = 3.417 ns; Loc. = LCCOMB_X93_Y23_N26; Fanout = 3; COMB Node = 'Equal7~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Mux77~8 Equal7~2 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.416 ns) 4.097 ns Equal0~0 6 COMB LCCOMB_X93_Y23_N12 4 " "Info: 6: + IC(0.264 ns) + CELL(0.416 ns) = 4.097 ns; Loc. = LCCOMB_X93_Y23_N12; Fanout = 4; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Equal7~2 Equal0~0 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.150 ns) 5.001 ns Equal4~1 7 COMB LCCOMB_X92_Y24_N28 4 " "Info: 7: + IC(0.754 ns) + CELL(0.150 ns) = 5.001 ns; Loc. = LCCOMB_X92_Y24_N28; Fanout = 4; COMB Node = 'Equal4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Equal0~0 Equal4~1 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.438 ns) 6.419 ns WideNor0~1 8 COMB LCCOMB_X93_Y23_N28 1 " "Info: 8: + IC(0.980 ns) + CELL(0.438 ns) = 6.419 ns; Loc. = LCCOMB_X93_Y23_N28; Fanout = 1; COMB Node = 'WideNor0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { Equal4~1 WideNor0~1 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.149 ns) 6.820 ns WideNor0~2 9 COMB LCCOMB_X93_Y23_N30 3 " "Info: 9: + IC(0.252 ns) + CELL(0.149 ns) = 6.820 ns; Loc. = LCCOMB_X93_Y23_N30; Fanout = 3; COMB Node = 'WideNor0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { WideNor0~1 WideNor0~2 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.150 ns) 7.382 ns Selector1~5 10 COMB LCCOMB_X92_Y23_N4 1 " "Info: 10: + IC(0.412 ns) + CELL(0.150 ns) = 7.382 ns; Loc. = LCCOMB_X92_Y23_N4; Fanout = 1; COMB Node = 'Selector1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { WideNor0~2 Selector1~5 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.149 ns) 8.242 ns Selector1~6 11 COMB LCCOMB_X92_Y24_N0 15 " "Info: 11: + IC(0.711 ns) + CELL(0.149 ns) = 8.242 ns; Loc. = LCCOMB_X92_Y24_N0; Fanout = 15; COMB Node = 'Selector1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { Selector1~5 Selector1~6 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.057 ns) + CELL(2.818 ns) 16.117 ns BusWires\[1\] 12 PIN PIN_AK5 0 " "Info: 12: + IC(5.057 ns) + CELL(2.818 ns) = 16.117 ns; Loc. = PIN_AK5; Fanout = 0; PIN Node = 'BusWires\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.875 ns" { Selector1~6 BusWires[1] } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.428 ns ( 33.68 % ) " "Info: Total cell delay = 5.428 ns ( 33.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.689 ns ( 66.32 % ) " "Info: Total interconnect delay = 10.689 ns ( 66.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.117 ns" { regn:regG|Q[0] Mux16~0 Mux77~5 Mux77~8 Equal7~2 Equal0~0 Equal4~1 WideNor0~1 WideNor0~2 Selector1~5 Selector1~6 BusWires[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.117 ns" { regn:regG|Q[0] {} Mux16~0 {} Mux77~5 {} Mux77~8 {} Equal7~2 {} Equal0~0 {} Equal4~1 {} WideNor0~1 {} WideNor0~2 {} Selector1~5 {} Selector1~6 {} BusWires[1] {} } { 0.000ns 0.325ns 0.953ns 0.272ns 0.709ns 0.264ns 0.754ns 0.980ns 0.252ns 0.412ns 0.711ns 5.057ns } { 0.000ns 0.420ns 0.150ns 0.150ns 0.438ns 0.416ns 0.150ns 0.438ns 0.149ns 0.150ns 0.149ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { Clock regn:regG|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { Clock {} Clock~combout {} regn:regG|Q[0] {} } { 0.000ns 0.000ns 1.258ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.117 ns" { regn:regG|Q[0] Mux16~0 Mux77~5 Mux77~8 Equal7~2 Equal0~0 Equal4~1 WideNor0~1 WideNor0~2 Selector1~5 Selector1~6 BusWires[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.117 ns" { regn:regG|Q[0] {} Mux16~0 {} Mux77~5 {} Mux77~8 {} Equal7~2 {} Equal0~0 {} Equal4~1 {} WideNor0~1 {} WideNor0~2 {} Selector1~5 {} Selector1~6 {} BusWires[1] {} } { 0.000ns 0.325ns 0.953ns 0.272ns 0.709ns 0.264ns 0.754ns 0.980ns 0.252ns 0.412ns 0.711ns 5.057ns } { 0.000ns 0.420ns 0.150ns 0.150ns 0.438ns 0.416ns 0.150ns 0.438ns 0.149ns 0.150ns 0.149ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Data\[1\] BusWires\[1\] 15.594 ns Longest " "Info: Longest tpd from source pin \"Data\[1\]\" to destination pin \"BusWires\[1\]\" is 15.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Data\[1\] 1 PIN PIN_AB26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 1; PIN Node = 'Data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.589 ns) + CELL(0.438 ns) 6.859 ns Selector1~5 2 COMB LCCOMB_X92_Y23_N4 1 " "Info: 2: + IC(5.589 ns) + CELL(0.438 ns) = 6.859 ns; Loc. = LCCOMB_X92_Y23_N4; Fanout = 1; COMB Node = 'Selector1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { Data[1] Selector1~5 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.149 ns) 7.719 ns Selector1~6 3 COMB LCCOMB_X92_Y24_N0 15 " "Info: 3: + IC(0.711 ns) + CELL(0.149 ns) = 7.719 ns; Loc. = LCCOMB_X92_Y24_N0; Fanout = 15; COMB Node = 'Selector1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { Selector1~5 Selector1~6 } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.057 ns) + CELL(2.818 ns) 15.594 ns BusWires\[1\] 4 PIN PIN_AK5 0 " "Info: 4: + IC(5.057 ns) + CELL(2.818 ns) = 15.594 ns; Loc. = PIN_AK5; Fanout = 0; PIN Node = 'BusWires\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.875 ns" { Selector1~6 BusWires[1] } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.237 ns ( 27.17 % ) " "Info: Total cell delay = 4.237 ns ( 27.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.357 ns ( 72.83 % ) " "Info: Total interconnect delay = 11.357 ns ( 72.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.594 ns" { Data[1] Selector1~5 Selector1~6 BusWires[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.594 ns" { Data[1] {} Data[1]~combout {} Selector1~5 {} Selector1~6 {} BusWires[1] {} } { 0.000ns 0.000ns 5.589ns 0.711ns 5.057ns } { 0.000ns 0.832ns 0.438ns 0.149ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regn:functionreg\|Q\[0\] Ry\[0\] Clock -3.863 ns register " "Info: th for register \"regn:functionreg\|Q\[0\]\" (data pin = \"Ry\[0\]\", clock pin = \"Clock\") is -3.863 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.604 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Clock 1 CLK PIN_T28 44 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.537 ns) 2.604 ns regn:functionreg\|Q\[0\] 2 REG LCFF_X93_Y22_N9 6 " "Info: 2: + IC(1.225 ns) + CELL(0.537 ns) = 2.604 ns; Loc. = LCFF_X93_Y22_N9; Fanout = 6; REG Node = 'regn:functionreg\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { Clock regn:functionreg|Q[0] } "NODE_NAME" } } { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 52.96 % ) " "Info: Total cell delay = 1.379 ns ( 52.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 47.04 % ) " "Info: Total interconnect delay = 1.225 ns ( 47.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { Clock regn:functionreg|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { Clock {} Clock~combout {} regn:functionreg|Q[0] {} } { 0.000ns 0.000ns 1.225ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.733 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Ry\[0\] 1 PIN PIN_AC27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ry[0] } "NODE_NAME" } } { "project.vhd" "" { Text "E:/project/project.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.515 ns) + CELL(0.366 ns) 6.733 ns regn:functionreg\|Q\[0\] 2 REG LCFF_X93_Y22_N9 6 " "Info: 2: + IC(5.515 ns) + CELL(0.366 ns) = 6.733 ns; Loc. = LCFF_X93_Y22_N9; Fanout = 6; REG Node = 'regn:functionreg\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.881 ns" { Ry[0] regn:functionreg|Q[0] } "NODE_NAME" } } { "regn.vhd" "" { Text "E:/project/regn.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.218 ns ( 18.09 % ) " "Info: Total cell delay = 1.218 ns ( 18.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.515 ns ( 81.91 % ) " "Info: Total interconnect delay = 5.515 ns ( 81.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { Ry[0] regn:functionreg|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { Ry[0] {} Ry[0]~combout {} regn:functionreg|Q[0] {} } { 0.000ns 0.000ns 5.515ns } { 0.000ns 0.852ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { Clock regn:functionreg|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { Clock {} Clock~combout {} regn:functionreg|Q[0] {} } { 0.000ns 0.000ns 1.225ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { Ry[0] regn:functionreg|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { Ry[0] {} Ry[0]~combout {} regn:functionreg|Q[0] {} } { 0.000ns 0.000ns 5.515ns } { 0.000ns 0.852ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 19:58:18 2019 " "Info: Processing ended: Wed Dec 18 19:58:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
