#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May 27 07:01:25 2025
# Process ID         : 765188
# Current directory  : /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1
# Command line       : vivado -log dram_simple.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source dram_simple.tcl -notrace
# Log file           : /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple.vdi
# Journal file       : /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/vivado.jou
# Running On         : Heigke
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 4100.388 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16440 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18587 MB
# Available Virtual  : 8739 MB
#-----------------------------------------------------------
source dram_simple.tcl -notrace
Command: link_design -top dram_simple -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1524.215 ; gain = 0.000 ; free physical = 3539 ; free virtual = 7862
INFO: [Netlist 29-17] Analyzing 286 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_inst/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_inst/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_inst/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_inst/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini_DQSread_use_writetimingfix_readtimingfix_dqsdebug_forceread_timingfix.xdc]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini_DQSread_use_writetimingfix_readtimingfix_dqsdebug_forceread_timingfix.xdc:78]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini_DQSread_use_writetimingfix_readtimingfix_dqsdebug_forceread_timingfix.xdc:79]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini_DQSread_use_writetimingfix_readtimingfix_dqsdebug_forceread_timingfix.xdc:80]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini_DQSread_use_writetimingfix_readtimingfix_dqsdebug_forceread_timingfix.xdc:81]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set DRIVE_STRENGTH for standard 'SSTL135' that doesn't support DRIVE_STRENGTH [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini_DQSread_use_writetimingfix_readtimingfix_dqsdebug_forceread_timingfix.xdc:82]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set DRIVE_STRENGTH for standard 'DIFF_SSTL135' that doesn't support DRIVE_STRENGTH [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini_DQSread_use_writetimingfix_readtimingfix_dqsdebug_forceread_timingfix.xdc:83]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set DRIVE_STRENGTH for standard 'DIFF_SSTL135' that doesn't support DRIVE_STRENGTH [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini_DQSread_use_writetimingfix_readtimingfix_dqsdebug_forceread_timingfix.xdc:84]
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.srcs/constrs_1/imports/DRAM_WRITE_READ_SERIAL/DRAM_write_read_serial_hex_timingfix_UARTfix_debug_serialhex_gemini_DQSread_use_writetimingfix_readtimingfix_dqsdebug_forceread_timingfix.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.617 ; gain = 0.000 ; free physical = 3421 ; free virtual = 7743
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 150 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 132 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances

8 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1883.828 ; gain = 115.211 ; free physical = 3358 ; free virtual = 7681

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 28e1e2bc1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2307.781 ; gain = 423.953 ; free physical = 2943 ; free virtual = 7282

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.242 ; gain = 0.000 ; free physical = 2488 ; free virtual = 6877
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2687.242 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6880
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 2208fc9e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.242 ; gain = 33.688 ; free physical = 2491 ; free virtual = 6880
Phase 1.1 Core Generation And Design Setup | Checksum: 2208fc9e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.242 ; gain = 33.688 ; free physical = 2491 ; free virtual = 6880

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2208fc9e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.242 ; gain = 33.688 ; free physical = 2491 ; free virtual = 6880
Phase 1 Initialization | Checksum: 2208fc9e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.242 ; gain = 33.688 ; free physical = 2491 ; free virtual = 6880

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2208fc9e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.242 ; gain = 33.688 ; free physical = 2491 ; free virtual = 6880

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2208fc9e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.242 ; gain = 33.688 ; free physical = 2491 ; free virtual = 6880
Phase 2 Timer Update And Timing Data Collection | Checksum: 2208fc9e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.242 ; gain = 33.688 ; free physical = 2491 ; free virtual = 6880

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 21 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f4736a02

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.242 ; gain = 33.688 ; free physical = 2491 ; free virtual = 6880
Retarget | Checksum: 1f4736a02
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Retarget, 110 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2e63e11f3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.242 ; gain = 33.688 ; free physical = 2491 ; free virtual = 6880
Constant propagation | Checksum: 2e63e11f3
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.242 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6880
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.242 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6880
Phase 5 Sweep | Checksum: 2b2023216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.242 ; gain = 33.688 ; free physical = 2491 ; free virtual = 6880
Sweep | Checksum: 2b2023216
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Sweep, 991 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2b2023216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.258 ; gain = 65.703 ; free physical = 2491 ; free virtual = 6880
BUFG optimization | Checksum: 2b2023216
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2b2023216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.258 ; gain = 65.703 ; free physical = 2491 ; free virtual = 6880
Shift Register Optimization | Checksum: 2b2023216
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2b2023216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.258 ; gain = 65.703 ; free physical = 2491 ; free virtual = 6880
Post Processing Netlist | Checksum: 2b2023216
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2af7f2a78

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.258 ; gain = 65.703 ; free physical = 2491 ; free virtual = 6880

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2719.258 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6880
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2af7f2a78

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.258 ; gain = 65.703 ; free physical = 2491 ; free virtual = 6880
Phase 9 Finalization | Checksum: 2af7f2a78

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.258 ; gain = 65.703 ; free physical = 2491 ; free virtual = 6880
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              14  |                                            110  |
|  Constant propagation         |               0  |              16  |                                             68  |
|  Sweep                        |               4  |              47  |                                            991  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             73  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2af7f2a78

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.258 ; gain = 65.703 ; free physical = 2491 ; free virtual = 6880

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 2830be724

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2395 ; free virtual = 6788
Ending Power Optimization Task | Checksum: 2830be724

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2975.250 ; gain = 255.992 ; free physical = 2395 ; free virtual = 6788

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2830be724

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2395 ; free virtual = 6788

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2395 ; free virtual = 6788
Ending Netlist Obfuscation Task | Checksum: 2ddf28ce1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2395 ; free virtual = 6788
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2975.250 ; gain = 1206.633 ; free physical = 2395 ; free virtual = 6788
INFO: [Vivado 12-24828] Executing command : report_drc -file dram_simple_drc_opted.rpt -pb dram_simple_drc_opted.pb -rpx dram_simple_drc_opted.rpx
Command: report_drc -file dram_simple_drc_opted.rpt -pb dram_simple_drc_opted.pb -rpx dram_simple_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2358 ; free virtual = 6751
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2358 ; free virtual = 6751
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2357 ; free virtual = 6751
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2357 ; free virtual = 6751
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2357 ; free virtual = 6751
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2357 ; free virtual = 6751
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2357 ; free virtual = 6751
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2335 ; free virtual = 6731
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 24ae48af4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2335 ; free virtual = 6731
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2335 ; free virtual = 6731

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19b55fdd9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2334 ; free virtual = 6733

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 247d20fc8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2333 ; free virtual = 6733

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 247d20fc8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2333 ; free virtual = 6733
Phase 1 Placer Initialization | Checksum: 247d20fc8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2332 ; free virtual = 6732

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 204b4e1e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2328 ; free virtual = 6743

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24d7dcc79

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2328 ; free virtual = 6743

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 24d7dcc79

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2328 ; free virtual = 6743

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 233aeaadf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2384 ; free virtual = 6801

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 233aeaadf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2383 ; free virtual = 6800

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 253 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 117 nets or LUTs. Breaked 0 LUT, combined 117 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2381 ; free virtual = 6800

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            117  |                   117  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            117  |                   117  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 265c744e0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2381 ; free virtual = 6799
Phase 2.5 Global Place Phase2 | Checksum: 2205ba228

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2380 ; free virtual = 6799
Phase 2 Global Placement | Checksum: 2205ba228

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2380 ; free virtual = 6799

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2498a097c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2380 ; free virtual = 6799

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2e4e8655d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2380 ; free virtual = 6799

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2bf1d9786

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2380 ; free virtual = 6799

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 298989045

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2380 ; free virtual = 6799

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e700dda2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2376 ; free virtual = 6795

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ad9e2083

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2376 ; free virtual = 6794

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2228bbdeb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2376 ; free virtual = 6794
Phase 3 Detail Placement | Checksum: 2228bbdeb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2376 ; free virtual = 6794

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 207b621ea

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.635 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1aa9995c3

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23faeb59b

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793
Phase 4.1.1.1 BUFG Insertion | Checksum: 207b621ea

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.635. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2ab628534

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793
Phase 4.1 Post Commit Optimization | Checksum: 2ab628534

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2ab628534

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2ab628534

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793
Phase 4.3 Placer Reporting | Checksum: 2ab628534

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2ea0481f1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793
Ending Placer Task | Checksum: 1eb42b06b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793
82 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2374 ; free virtual = 6793
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file dram_simple_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2340 ; free virtual = 6758
INFO: [Vivado 12-24828] Executing command : report_io -file dram_simple_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2327 ; free virtual = 6746
INFO: [Vivado 12-24828] Executing command : report_utilization -file dram_simple_utilization_placed.rpt -pb dram_simple_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2339 ; free virtual = 6758
Wrote PlaceDB: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2324 ; free virtual = 6749
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2324 ; free virtual = 6749
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2324 ; free virtual = 6749
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2324 ; free virtual = 6749
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2324 ; free virtual = 6750
Write Physdb Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2324 ; free virtual = 6750
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2305 ; free virtual = 6726
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.635 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2305 ; free virtual = 6727
Wrote PlaceDB: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2304 ; free virtual = 6732
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2304 ; free virtual = 6732
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2304 ; free virtual = 6732
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2304 ; free virtual = 6732
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2304 ; free virtual = 6733
Write Physdb Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2304 ; free virtual = 6733
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3e582e7e ConstDB: 0 ShapeSum: fb182257 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: c8ebfa81 | NumContArr: 980d666 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 257bec621

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2214 ; free virtual = 6625

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 257bec621

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2214 ; free virtual = 6625

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 257bec621

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2214 ; free virtual = 6625
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 31800c3bd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2183 ; free virtual = 6594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.850  | TNS=0.000  | WHS=-0.206 | THS=-112.710|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2515bfbc0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2183 ; free virtual = 6593
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.850  | TNS=0.000  | WHS=-0.044 | THS=-0.044 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2897f9e11

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2183 ; free virtual = 6597

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00396048 %
  Global Horizontal Routing Utilization  = 0.0210287 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4708
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4705
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 3219b7948

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 3219b7948

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1f769d922

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6590
Phase 4 Initial Routing | Checksum: 1f769d922

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6590

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 326
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.728  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2e6d4d7d0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.728  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2decd46ff

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589
Phase 5 Rip-up And Reroute | Checksum: 2decd46ff

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25db27adb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.735  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 247cf8727

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 247cf8727

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589
Phase 6 Delay and Skew Optimization | Checksum: 247cf8727

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.735  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2275aef5f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589
Phase 7 Post Hold Fix | Checksum: 2275aef5f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.584889 %
  Global Horizontal Routing Utilization  = 0.754831 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2275aef5f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2275aef5f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 243e9c183

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 243e9c183

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.735  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 243e9c183

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589
Total Elapsed time in route_design: 29.01 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 245495d30

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 245495d30

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2975.250 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6589
INFO: [Vivado 12-24828] Executing command : report_drc -file dram_simple_drc_routed.rpt -pb dram_simple_drc_routed.pb -rpx dram_simple_drc_routed.rpx
Command: report_drc -file dram_simple_drc_routed.rpt -pb dram_simple_drc_routed.pb -rpx dram_simple_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file dram_simple_methodology_drc_routed.rpt -pb dram_simple_methodology_drc_routed.pb -rpx dram_simple_methodology_drc_routed.rpx
Command: report_methodology -file dram_simple_methodology_drc_routed.rpt -pb dram_simple_methodology_drc_routed.pb -rpx dram_simple_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file dram_simple_timing_summary_routed.rpt -pb dram_simple_timing_summary_routed.pb -rpx dram_simple_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file dram_simple_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file dram_simple_route_status.rpt -pb dram_simple_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file dram_simple_bus_skew_routed.rpt -pb dram_simple_bus_skew_routed.pb -rpx dram_simple_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file dram_simple_power_routed.rpt -pb dram_simple_power_summary_routed.pb -rpx dram_simple_power_routed.rpx
Command: report_power -file dram_simple_power_routed.rpt -pb dram_simple_power_summary_routed.pb -rpx dram_simple_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
127 Infos, 1 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file dram_simple_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 3111.648 ; gain = 136.398 ; free physical = 2025 ; free virtual = 6445
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3111.648 ; gain = 0.000 ; free physical = 2023 ; free virtual = 6444
Wrote PlaceDB: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3111.648 ; gain = 0.000 ; free physical = 2019 ; free virtual = 6445
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.648 ; gain = 0.000 ; free physical = 2019 ; free virtual = 6445
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3111.648 ; gain = 0.000 ; free physical = 2018 ; free virtual = 6444
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.648 ; gain = 0.000 ; free physical = 2018 ; free virtual = 6445
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3111.648 ; gain = 0.000 ; free physical = 2018 ; free virtual = 6446
Write Physdb Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3111.648 ; gain = 0.000 ; free physical = 2018 ; free virtual = 6446
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/DRAM_WRITE_READ_SERIAL.runs/impl_1/dram_simple_routed.dcp' has been generated.
Command: write_bitstream -force dram_simple.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dram_simple.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 1 Warnings, 7 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3388.480 ; gain = 276.832 ; free physical = 1715 ; free virtual = 6159
INFO: [Common 17-206] Exiting Vivado at Tue May 27 07:03:04 2025...
