// fifo.sv
// Implements delay buffer (fifo)
// On reset all entries are set to 0
// Shift causes fifo to shift out oldest entry to q, shift in d

module fifo
  #(
  parameter DEPTH=8,
  parameter BITS=64
  )
  (
  input clk,rst_n,en,
  input [BITS-1:0] d,
  output [BITS-1:0] q
  );
  // your RTL code here
  reg [BITS-1:0] state[DEPTH];   
  genvar gen;

  always_ff @(posedge clk, negedge rst_n) begin
    if (!rst_n || en) begin
      generate
      for (gen=0; gen<DEPTH-1; gen=gen+1) begin
        state[gen] <= rst_n ? state[gen+1] : {(BITS){1'b0}};
      end
      endgenerate
      state[DEPTH-1] <= rst_n ? d : {(BITS){1'b0}};
    end
  end
  
  assign q = rst_n ? state[BITS*DEPTH-1:(BITS*DEPTH-BITS-1)] : {BITS{1'b0}};

endmodule // fifo
