// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sort_C_sort_C_Pipeline_loop_diff_window_loop_diff_pe (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifoMatrixCIdx_i_4_V_dout,
        fifoMatrixCIdx_i_4_V_empty_n,
        fifoMatrixCIdx_i_4_V_read,
        fifoCalcMatrixC_i_4_V_dout,
        fifoCalcMatrixC_i_4_V_empty_n,
        fifoCalcMatrixC_i_4_V_read,
        fifoMatrixCIdx_i_5_V_dout,
        fifoMatrixCIdx_i_5_V_empty_n,
        fifoMatrixCIdx_i_5_V_read,
        fifoCalcMatrixC_i_5_V_dout,
        fifoCalcMatrixC_i_5_V_empty_n,
        fifoCalcMatrixC_i_5_V_read,
        fifoMatrixCIdx_i_6_V_dout,
        fifoMatrixCIdx_i_6_V_empty_n,
        fifoMatrixCIdx_i_6_V_read,
        fifoCalcMatrixC_i_6_V_dout,
        fifoCalcMatrixC_i_6_V_empty_n,
        fifoCalcMatrixC_i_6_V_read,
        fifoMatrixCIdx_i_7_V_dout,
        fifoMatrixCIdx_i_7_V_empty_n,
        fifoMatrixCIdx_i_7_V_read,
        fifoCalcMatrixC_i_7_V_dout,
        fifoCalcMatrixC_i_7_V_empty_n,
        fifoCalcMatrixC_i_7_V_read,
        zext_ln143_1,
        fifoMatrixCIdx_i_3_V_dout,
        fifoMatrixCIdx_i_3_V_empty_n,
        fifoMatrixCIdx_i_3_V_read,
        fifoCalcMatrixC_i_3_V_dout,
        fifoCalcMatrixC_i_3_V_empty_n,
        fifoCalcMatrixC_i_3_V_read,
        fifoMatrixCIdx_i_2_V_dout,
        fifoMatrixCIdx_i_2_V_empty_n,
        fifoMatrixCIdx_i_2_V_read,
        fifoCalcMatrixC_i_2_V_dout,
        fifoCalcMatrixC_i_2_V_empty_n,
        fifoCalcMatrixC_i_2_V_read,
        fifoMatrixCIdx_i_1_V_dout,
        fifoMatrixCIdx_i_1_V_empty_n,
        fifoMatrixCIdx_i_1_V_read,
        fifoCalcMatrixC_i_1_V_dout,
        fifoCalcMatrixC_i_1_V_empty_n,
        fifoCalcMatrixC_i_1_V_read,
        fifoMatrixCIdx_i_0_V_dout,
        fifoMatrixCIdx_i_0_V_empty_n,
        fifoMatrixCIdx_i_0_V_read,
        fifoCalcMatrixC_i_0_V_dout,
        fifoCalcMatrixC_i_0_V_empty_n,
        fifoCalcMatrixC_i_0_V_read,
        matrixC_buffer_V_0_address0,
        matrixC_buffer_V_0_ce0,
        matrixC_buffer_V_0_we0,
        matrixC_buffer_V_0_d0,
        matrixC_buffer_V_0_q0,
        matrixC_buffer_V_1_address0,
        matrixC_buffer_V_1_ce0,
        matrixC_buffer_V_1_we0,
        matrixC_buffer_V_1_d0,
        matrixC_buffer_V_1_q0,
        matrixC_buffer_V_2_address0,
        matrixC_buffer_V_2_ce0,
        matrixC_buffer_V_2_we0,
        matrixC_buffer_V_2_d0,
        matrixC_buffer_V_2_q0,
        matrixC_buffer_V_3_address0,
        matrixC_buffer_V_3_ce0,
        matrixC_buffer_V_3_we0,
        matrixC_buffer_V_3_d0,
        matrixC_buffer_V_3_q0,
        matrixC_buffer_V_4_address0,
        matrixC_buffer_V_4_ce0,
        matrixC_buffer_V_4_we0,
        matrixC_buffer_V_4_d0,
        matrixC_buffer_V_4_q0,
        matrixC_buffer_V_5_address0,
        matrixC_buffer_V_5_ce0,
        matrixC_buffer_V_5_we0,
        matrixC_buffer_V_5_d0,
        matrixC_buffer_V_5_q0,
        matrixC_buffer_V_6_address0,
        matrixC_buffer_V_6_ce0,
        matrixC_buffer_V_6_we0,
        matrixC_buffer_V_6_d0,
        matrixC_buffer_V_6_q0,
        matrixC_buffer_V_7_address0,
        matrixC_buffer_V_7_ce0,
        matrixC_buffer_V_7_we0,
        matrixC_buffer_V_7_d0,
        matrixC_buffer_V_7_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] fifoMatrixCIdx_i_4_V_dout;
input   fifoMatrixCIdx_i_4_V_empty_n;
output   fifoMatrixCIdx_i_4_V_read;
input  [31:0] fifoCalcMatrixC_i_4_V_dout;
input   fifoCalcMatrixC_i_4_V_empty_n;
output   fifoCalcMatrixC_i_4_V_read;
input  [15:0] fifoMatrixCIdx_i_5_V_dout;
input   fifoMatrixCIdx_i_5_V_empty_n;
output   fifoMatrixCIdx_i_5_V_read;
input  [31:0] fifoCalcMatrixC_i_5_V_dout;
input   fifoCalcMatrixC_i_5_V_empty_n;
output   fifoCalcMatrixC_i_5_V_read;
input  [15:0] fifoMatrixCIdx_i_6_V_dout;
input   fifoMatrixCIdx_i_6_V_empty_n;
output   fifoMatrixCIdx_i_6_V_read;
input  [31:0] fifoCalcMatrixC_i_6_V_dout;
input   fifoCalcMatrixC_i_6_V_empty_n;
output   fifoCalcMatrixC_i_6_V_read;
input  [15:0] fifoMatrixCIdx_i_7_V_dout;
input   fifoMatrixCIdx_i_7_V_empty_n;
output   fifoMatrixCIdx_i_7_V_read;
input  [31:0] fifoCalcMatrixC_i_7_V_dout;
input   fifoCalcMatrixC_i_7_V_empty_n;
output   fifoCalcMatrixC_i_7_V_read;
input  [33:0] zext_ln143_1;
input  [15:0] fifoMatrixCIdx_i_3_V_dout;
input   fifoMatrixCIdx_i_3_V_empty_n;
output   fifoMatrixCIdx_i_3_V_read;
input  [31:0] fifoCalcMatrixC_i_3_V_dout;
input   fifoCalcMatrixC_i_3_V_empty_n;
output   fifoCalcMatrixC_i_3_V_read;
input  [15:0] fifoMatrixCIdx_i_2_V_dout;
input   fifoMatrixCIdx_i_2_V_empty_n;
output   fifoMatrixCIdx_i_2_V_read;
input  [31:0] fifoCalcMatrixC_i_2_V_dout;
input   fifoCalcMatrixC_i_2_V_empty_n;
output   fifoCalcMatrixC_i_2_V_read;
input  [15:0] fifoMatrixCIdx_i_1_V_dout;
input   fifoMatrixCIdx_i_1_V_empty_n;
output   fifoMatrixCIdx_i_1_V_read;
input  [31:0] fifoCalcMatrixC_i_1_V_dout;
input   fifoCalcMatrixC_i_1_V_empty_n;
output   fifoCalcMatrixC_i_1_V_read;
input  [15:0] fifoMatrixCIdx_i_0_V_dout;
input   fifoMatrixCIdx_i_0_V_empty_n;
output   fifoMatrixCIdx_i_0_V_read;
input  [31:0] fifoCalcMatrixC_i_0_V_dout;
input   fifoCalcMatrixC_i_0_V_empty_n;
output   fifoCalcMatrixC_i_0_V_read;
output  [2:0] matrixC_buffer_V_0_address0;
output   matrixC_buffer_V_0_ce0;
output   matrixC_buffer_V_0_we0;
output  [31:0] matrixC_buffer_V_0_d0;
input  [31:0] matrixC_buffer_V_0_q0;
output  [2:0] matrixC_buffer_V_1_address0;
output   matrixC_buffer_V_1_ce0;
output   matrixC_buffer_V_1_we0;
output  [31:0] matrixC_buffer_V_1_d0;
input  [31:0] matrixC_buffer_V_1_q0;
output  [2:0] matrixC_buffer_V_2_address0;
output   matrixC_buffer_V_2_ce0;
output   matrixC_buffer_V_2_we0;
output  [31:0] matrixC_buffer_V_2_d0;
input  [31:0] matrixC_buffer_V_2_q0;
output  [2:0] matrixC_buffer_V_3_address0;
output   matrixC_buffer_V_3_ce0;
output   matrixC_buffer_V_3_we0;
output  [31:0] matrixC_buffer_V_3_d0;
input  [31:0] matrixC_buffer_V_3_q0;
output  [2:0] matrixC_buffer_V_4_address0;
output   matrixC_buffer_V_4_ce0;
output   matrixC_buffer_V_4_we0;
output  [31:0] matrixC_buffer_V_4_d0;
input  [31:0] matrixC_buffer_V_4_q0;
output  [2:0] matrixC_buffer_V_5_address0;
output   matrixC_buffer_V_5_ce0;
output   matrixC_buffer_V_5_we0;
output  [31:0] matrixC_buffer_V_5_d0;
input  [31:0] matrixC_buffer_V_5_q0;
output  [2:0] matrixC_buffer_V_6_address0;
output   matrixC_buffer_V_6_ce0;
output   matrixC_buffer_V_6_we0;
output  [31:0] matrixC_buffer_V_6_d0;
input  [31:0] matrixC_buffer_V_6_q0;
output  [2:0] matrixC_buffer_V_7_address0;
output   matrixC_buffer_V_7_ce0;
output   matrixC_buffer_V_7_we0;
output  [31:0] matrixC_buffer_V_7_d0;
input  [31:0] matrixC_buffer_V_7_q0;

reg ap_idle;
reg fifoMatrixCIdx_i_4_V_read;
reg fifoCalcMatrixC_i_4_V_read;
reg fifoMatrixCIdx_i_5_V_read;
reg fifoCalcMatrixC_i_5_V_read;
reg fifoMatrixCIdx_i_6_V_read;
reg fifoCalcMatrixC_i_6_V_read;
reg fifoMatrixCIdx_i_7_V_read;
reg fifoCalcMatrixC_i_7_V_read;
reg fifoMatrixCIdx_i_3_V_read;
reg fifoCalcMatrixC_i_3_V_read;
reg fifoMatrixCIdx_i_2_V_read;
reg fifoCalcMatrixC_i_2_V_read;
reg fifoMatrixCIdx_i_1_V_read;
reg fifoCalcMatrixC_i_1_V_read;
reg fifoMatrixCIdx_i_0_V_read;
reg fifoCalcMatrixC_i_0_V_read;
reg matrixC_buffer_V_0_ce0;
reg matrixC_buffer_V_0_we0;
reg matrixC_buffer_V_1_ce0;
reg matrixC_buffer_V_1_we0;
reg matrixC_buffer_V_2_ce0;
reg matrixC_buffer_V_2_we0;
reg matrixC_buffer_V_3_ce0;
reg matrixC_buffer_V_3_we0;
reg matrixC_buffer_V_4_ce0;
reg matrixC_buffer_V_4_we0;
reg matrixC_buffer_V_5_ce0;
reg matrixC_buffer_V_5_we0;
reg matrixC_buffer_V_6_ce0;
reg matrixC_buffer_V_6_we0;
reg matrixC_buffer_V_7_ce0;
reg matrixC_buffer_V_7_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_subdone;
wire   [0:0] icmp_ln148_fu_346_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    fifoMatrixCIdx_i_7_V_blk_n;
wire    ap_block_pp0_stage1;
reg    fifoCalcMatrixC_i_7_V_blk_n;
reg    fifoMatrixCIdx_i_6_V_blk_n;
reg    fifoCalcMatrixC_i_6_V_blk_n;
reg    fifoMatrixCIdx_i_5_V_blk_n;
reg    fifoCalcMatrixC_i_5_V_blk_n;
reg    fifoMatrixCIdx_i_4_V_blk_n;
reg    fifoCalcMatrixC_i_4_V_blk_n;
reg    fifoMatrixCIdx_i_3_V_blk_n;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln148_reg_2526;
reg    fifoCalcMatrixC_i_3_V_blk_n;
reg    fifoMatrixCIdx_i_2_V_blk_n;
reg    fifoCalcMatrixC_i_2_V_blk_n;
reg    fifoMatrixCIdx_i_1_V_blk_n;
reg    fifoCalcMatrixC_i_1_V_blk_n;
reg    fifoMatrixCIdx_i_0_V_blk_n;
reg    fifoCalcMatrixC_i_0_V_blk_n;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] fifoCalcMatrixC_i_0_V_read_reg_2530;
wire   [31:0] bitcast_ln145_fu_362_p1;
wire   [0:0] tmp_11_fu_367_p3;
reg   [0:0] tmp_11_reg_2540;
reg   [2:0] matrixC_buffer_V_0_addr_reg_2544;
reg   [31:0] fifoCalcMatrixC_i_1_V_read_reg_2549;
wire   [31:0] bitcast_ln145_1_fu_380_p1;
wire   [0:0] tmp_15_fu_385_p3;
reg   [0:0] tmp_15_reg_2559;
reg   [2:0] matrixC_buffer_V_1_addr_reg_2563;
reg   [31:0] fifoCalcMatrixC_i_2_V_read_reg_2568;
wire   [31:0] bitcast_ln145_2_fu_398_p1;
wire   [0:0] tmp_19_fu_403_p3;
reg   [0:0] tmp_19_reg_2578;
reg   [2:0] matrixC_buffer_V_2_addr_reg_2582;
reg   [31:0] fifoCalcMatrixC_i_3_V_read_reg_2587;
wire   [31:0] bitcast_ln145_3_fu_416_p1;
wire   [0:0] tmp_23_fu_421_p3;
reg   [0:0] tmp_23_reg_2597;
reg   [2:0] matrixC_buffer_V_3_addr_reg_2601;
wire   [53:0] select_ln579_fu_486_p3;
reg   [53:0] select_ln579_reg_2606;
wire   [0:0] icmp_ln580_fu_494_p2;
reg   [0:0] icmp_ln580_reg_2611;
wire   [0:0] icmp_ln590_fu_506_p2;
reg   [0:0] icmp_ln590_reg_2616;
wire  signed [31:0] sext_ln591_fu_532_p1;
reg  signed [31:0] sext_ln591_reg_2621;
wire   [0:0] icmp_ln594_fu_546_p2;
reg   [0:0] icmp_ln594_reg_2626;
wire   [0:0] or_ln591_fu_617_p2;
reg   [0:0] or_ln591_reg_2631;
wire   [31:0] select_ln590_8_fu_629_p3;
reg   [31:0] select_ln590_8_reg_2636;
wire   [53:0] select_ln579_1_fu_689_p3;
reg   [53:0] select_ln579_1_reg_2641;
wire   [0:0] icmp_ln580_1_fu_697_p2;
reg   [0:0] icmp_ln580_1_reg_2646;
wire   [0:0] icmp_ln590_1_fu_709_p2;
reg   [0:0] icmp_ln590_1_reg_2651;
wire  signed [31:0] sext_ln591_1_fu_735_p1;
reg  signed [31:0] sext_ln591_1_reg_2656;
wire   [0:0] icmp_ln594_1_fu_749_p2;
reg   [0:0] icmp_ln594_1_reg_2661;
wire   [0:0] or_ln591_1_fu_820_p2;
reg   [0:0] or_ln591_1_reg_2666;
wire   [31:0] select_ln590_9_fu_832_p3;
reg   [31:0] select_ln590_9_reg_2671;
wire   [53:0] select_ln579_2_fu_892_p3;
reg   [53:0] select_ln579_2_reg_2676;
wire   [0:0] icmp_ln580_2_fu_900_p2;
reg   [0:0] icmp_ln580_2_reg_2681;
wire   [0:0] icmp_ln590_2_fu_912_p2;
reg   [0:0] icmp_ln590_2_reg_2686;
wire  signed [31:0] sext_ln591_2_fu_938_p1;
reg  signed [31:0] sext_ln591_2_reg_2691;
wire   [0:0] icmp_ln594_2_fu_952_p2;
reg   [0:0] icmp_ln594_2_reg_2696;
wire   [0:0] or_ln591_2_fu_1023_p2;
reg   [0:0] or_ln591_2_reg_2701;
wire   [31:0] select_ln590_10_fu_1035_p3;
reg   [31:0] select_ln590_10_reg_2706;
wire   [53:0] select_ln579_3_fu_1095_p3;
reg   [53:0] select_ln579_3_reg_2711;
wire   [0:0] icmp_ln580_3_fu_1103_p2;
reg   [0:0] icmp_ln580_3_reg_2716;
wire   [0:0] icmp_ln590_3_fu_1115_p2;
reg   [0:0] icmp_ln590_3_reg_2721;
wire  signed [31:0] sext_ln591_3_fu_1141_p1;
reg  signed [31:0] sext_ln591_3_reg_2726;
wire   [0:0] icmp_ln594_3_fu_1155_p2;
reg   [0:0] icmp_ln594_3_reg_2731;
wire   [0:0] or_ln591_3_fu_1226_p2;
reg   [0:0] or_ln591_3_reg_2736;
wire   [31:0] select_ln590_11_fu_1238_p3;
reg   [31:0] select_ln590_11_reg_2741;
reg   [31:0] fifoCalcMatrixC_i_4_V_read_reg_2746;
wire   [31:0] bitcast_ln145_4_fu_1246_p1;
wire   [0:0] tmp_27_fu_1251_p3;
reg   [0:0] tmp_27_reg_2756;
reg   [2:0] matrixC_buffer_V_4_addr_reg_2760;
reg   [31:0] fifoCalcMatrixC_i_5_V_read_reg_2765;
wire   [31:0] bitcast_ln145_5_fu_1264_p1;
wire   [0:0] tmp_31_fu_1269_p3;
reg   [0:0] tmp_31_reg_2775;
reg   [2:0] matrixC_buffer_V_5_addr_reg_2779;
reg   [31:0] fifoCalcMatrixC_i_6_V_read_reg_2784;
wire   [31:0] bitcast_ln145_6_fu_1282_p1;
wire   [0:0] tmp_35_fu_1287_p3;
reg   [0:0] tmp_35_reg_2794;
reg   [2:0] matrixC_buffer_V_6_addr_reg_2798;
reg   [31:0] fifoCalcMatrixC_i_7_V_read_reg_2803;
wire   [31:0] bitcast_ln145_7_fu_1300_p1;
wire   [0:0] tmp_39_fu_1305_p3;
reg   [0:0] tmp_39_reg_2813;
reg   [2:0] matrixC_buffer_V_7_addr_reg_2817;
wire   [53:0] select_ln579_4_fu_1562_p3;
reg   [53:0] select_ln579_4_reg_2822;
wire   [0:0] icmp_ln580_4_fu_1570_p2;
reg   [0:0] icmp_ln580_4_reg_2827;
wire   [0:0] icmp_ln590_4_fu_1582_p2;
reg   [0:0] icmp_ln590_4_reg_2832;
wire  signed [31:0] sext_ln591_4_fu_1608_p1;
reg  signed [31:0] sext_ln591_4_reg_2837;
wire   [0:0] icmp_ln594_4_fu_1622_p2;
reg   [0:0] icmp_ln594_4_reg_2842;
wire   [0:0] or_ln591_4_fu_1693_p2;
reg   [0:0] or_ln591_4_reg_2847;
wire   [31:0] select_ln590_12_fu_1705_p3;
reg   [31:0] select_ln590_12_reg_2852;
wire   [53:0] select_ln579_5_fu_1765_p3;
reg   [53:0] select_ln579_5_reg_2857;
wire   [0:0] icmp_ln580_5_fu_1773_p2;
reg   [0:0] icmp_ln580_5_reg_2862;
wire   [0:0] icmp_ln590_5_fu_1785_p2;
reg   [0:0] icmp_ln590_5_reg_2867;
wire  signed [31:0] sext_ln591_5_fu_1811_p1;
reg  signed [31:0] sext_ln591_5_reg_2872;
wire   [0:0] icmp_ln594_5_fu_1825_p2;
reg   [0:0] icmp_ln594_5_reg_2877;
wire   [0:0] or_ln591_5_fu_1896_p2;
reg   [0:0] or_ln591_5_reg_2882;
wire   [31:0] select_ln590_13_fu_1908_p3;
reg   [31:0] select_ln590_13_reg_2887;
wire   [53:0] select_ln579_6_fu_1968_p3;
reg   [53:0] select_ln579_6_reg_2892;
wire   [0:0] icmp_ln580_6_fu_1976_p2;
reg   [0:0] icmp_ln580_6_reg_2897;
wire   [0:0] icmp_ln590_6_fu_1988_p2;
reg   [0:0] icmp_ln590_6_reg_2902;
wire  signed [31:0] sext_ln591_6_fu_2014_p1;
reg  signed [31:0] sext_ln591_6_reg_2907;
wire   [0:0] icmp_ln594_6_fu_2028_p2;
reg   [0:0] icmp_ln594_6_reg_2912;
wire   [0:0] or_ln591_6_fu_2099_p2;
reg   [0:0] or_ln591_6_reg_2917;
wire   [31:0] select_ln590_14_fu_2111_p3;
reg   [31:0] select_ln590_14_reg_2922;
wire   [53:0] select_ln579_7_fu_2171_p3;
reg   [53:0] select_ln579_7_reg_2927;
wire   [0:0] icmp_ln580_7_fu_2179_p2;
reg   [0:0] icmp_ln580_7_reg_2932;
wire   [0:0] icmp_ln590_7_fu_2191_p2;
reg   [0:0] icmp_ln590_7_reg_2937;
wire  signed [31:0] sext_ln591_7_fu_2217_p1;
reg  signed [31:0] sext_ln591_7_reg_2942;
wire   [0:0] icmp_ln594_7_fu_2231_p2;
reg   [0:0] icmp_ln594_7_reg_2947;
wire   [0:0] or_ln591_7_fu_2302_p2;
reg   [0:0] or_ln591_7_reg_2952;
wire   [31:0] select_ln590_15_fu_2314_p3;
reg   [31:0] select_ln590_15_reg_2957;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln573_fu_375_p1;
wire   [63:0] zext_ln573_1_fu_393_p1;
wire   [63:0] zext_ln573_2_fu_411_p1;
wire   [63:0] zext_ln573_3_fu_429_p1;
wire   [63:0] zext_ln573_4_fu_1259_p1;
wire   [63:0] zext_ln573_5_fu_1277_p1;
wire   [63:0] zext_ln573_6_fu_1295_p1;
wire   [63:0] zext_ln573_7_fu_1313_p1;
reg   [33:0] indvar_flatten_fu_124;
wire   [33:0] add_ln148_fu_351_p2;
wire    ap_loop_init;
reg   [31:0] grp_fu_326_p0;
reg   [31:0] grp_fu_329_p0;
reg   [31:0] grp_fu_332_p0;
reg   [31:0] grp_fu_335_p0;
wire   [63:0] grp_fu_326_p1;
wire   [63:0] bitcast_ln709_fu_434_p1;
wire   [10:0] p_Result_4_fu_450_p4;
wire   [51:0] trunc_ln574_fu_464_p1;
wire   [52:0] tmp_1_fu_468_p3;
wire   [53:0] zext_ln578_fu_476_p1;
wire   [0:0] tmp_fu_442_p3;
wire   [53:0] sub_ln494_fu_480_p2;
wire   [62:0] trunc_ln566_fu_438_p1;
wire   [11:0] zext_ln494_fu_460_p1;
wire   [11:0] sub_ln584_fu_500_p2;
wire   [11:0] add_ln590_fu_512_p2;
wire   [11:0] sub_ln590_fu_518_p2;
wire  signed [11:0] select_ln590_fu_524_p3;
wire   [6:0] tmp_9_fu_552_p4;
wire   [31:0] trunc_ln592_fu_542_p1;
wire   [0:0] icmp_ln612_fu_562_p2;
wire   [31:0] shl_ln613_fu_568_p2;
wire   [0:0] tmp_10_fu_582_p3;
wire   [0:0] icmp_ln591_fu_536_p2;
wire   [0:0] xor_ln580_fu_597_p2;
wire   [0:0] and_ln591_fu_603_p2;
wire   [31:0] select_ln597_fu_589_p3;
wire   [0:0] or_ln590_fu_623_p2;
wire   [31:0] select_ln591_fu_609_p3;
wire   [31:0] select_ln612_fu_574_p3;
wire   [63:0] grp_fu_329_p1;
wire   [63:0] bitcast_ln709_1_fu_637_p1;
wire   [10:0] p_Result_4_1_fu_653_p4;
wire   [51:0] trunc_ln574_1_fu_667_p1;
wire   [52:0] tmp_2_fu_671_p3;
wire   [53:0] zext_ln578_1_fu_679_p1;
wire   [0:0] tmp_12_fu_645_p3;
wire   [53:0] sub_ln494_1_fu_683_p2;
wire   [62:0] trunc_ln566_1_fu_641_p1;
wire   [11:0] zext_ln494_1_fu_663_p1;
wire   [11:0] sub_ln584_1_fu_703_p2;
wire   [11:0] add_ln590_1_fu_715_p2;
wire   [11:0] sub_ln590_1_fu_721_p2;
wire  signed [11:0] select_ln590_1_fu_727_p3;
wire   [6:0] tmp_13_fu_755_p4;
wire   [31:0] trunc_ln592_1_fu_745_p1;
wire   [0:0] icmp_ln612_1_fu_765_p2;
wire   [31:0] shl_ln613_1_fu_771_p2;
wire   [0:0] tmp_14_fu_785_p3;
wire   [0:0] icmp_ln591_1_fu_739_p2;
wire   [0:0] xor_ln580_1_fu_800_p2;
wire   [0:0] and_ln591_1_fu_806_p2;
wire   [31:0] select_ln597_1_fu_792_p3;
wire   [0:0] or_ln590_1_fu_826_p2;
wire   [31:0] select_ln591_1_fu_812_p3;
wire   [31:0] select_ln612_1_fu_777_p3;
wire   [63:0] grp_fu_332_p1;
wire   [63:0] bitcast_ln709_2_fu_840_p1;
wire   [10:0] p_Result_4_2_fu_856_p4;
wire   [51:0] trunc_ln574_2_fu_870_p1;
wire   [52:0] tmp_3_fu_874_p3;
wire   [53:0] zext_ln578_2_fu_882_p1;
wire   [0:0] tmp_16_fu_848_p3;
wire   [53:0] sub_ln494_2_fu_886_p2;
wire   [62:0] trunc_ln566_2_fu_844_p1;
wire   [11:0] zext_ln494_2_fu_866_p1;
wire   [11:0] sub_ln584_2_fu_906_p2;
wire   [11:0] add_ln590_2_fu_918_p2;
wire   [11:0] sub_ln590_2_fu_924_p2;
wire  signed [11:0] select_ln590_2_fu_930_p3;
wire   [6:0] tmp_17_fu_958_p4;
wire   [31:0] trunc_ln592_2_fu_948_p1;
wire   [0:0] icmp_ln612_2_fu_968_p2;
wire   [31:0] shl_ln613_2_fu_974_p2;
wire   [0:0] tmp_18_fu_988_p3;
wire   [0:0] icmp_ln591_2_fu_942_p2;
wire   [0:0] xor_ln580_2_fu_1003_p2;
wire   [0:0] and_ln591_2_fu_1009_p2;
wire   [31:0] select_ln597_2_fu_995_p3;
wire   [0:0] or_ln590_2_fu_1029_p2;
wire   [31:0] select_ln591_2_fu_1015_p3;
wire   [31:0] select_ln612_2_fu_980_p3;
wire   [63:0] grp_fu_335_p1;
wire   [63:0] bitcast_ln709_3_fu_1043_p1;
wire   [10:0] p_Result_4_3_fu_1059_p4;
wire   [51:0] trunc_ln574_3_fu_1073_p1;
wire   [52:0] tmp_4_fu_1077_p3;
wire   [53:0] zext_ln578_3_fu_1085_p1;
wire   [0:0] tmp_20_fu_1051_p3;
wire   [53:0] sub_ln494_3_fu_1089_p2;
wire   [62:0] trunc_ln566_3_fu_1047_p1;
wire   [11:0] zext_ln494_3_fu_1069_p1;
wire   [11:0] sub_ln584_3_fu_1109_p2;
wire   [11:0] add_ln590_3_fu_1121_p2;
wire   [11:0] sub_ln590_3_fu_1127_p2;
wire  signed [11:0] select_ln590_3_fu_1133_p3;
wire   [6:0] tmp_21_fu_1161_p4;
wire   [31:0] trunc_ln592_3_fu_1151_p1;
wire   [0:0] icmp_ln612_3_fu_1171_p2;
wire   [31:0] shl_ln613_3_fu_1177_p2;
wire   [0:0] tmp_22_fu_1191_p3;
wire   [0:0] icmp_ln591_3_fu_1145_p2;
wire   [0:0] xor_ln580_3_fu_1206_p2;
wire   [0:0] and_ln591_3_fu_1212_p2;
wire   [31:0] select_ln597_3_fu_1198_p3;
wire   [0:0] or_ln590_3_fu_1232_p2;
wire   [31:0] select_ln591_3_fu_1218_p3;
wire   [31:0] select_ln612_3_fu_1183_p3;
wire   [53:0] zext_ln595_fu_1318_p1;
wire   [53:0] ashr_ln595_fu_1321_p2;
wire   [0:0] xor_ln591_fu_1330_p2;
wire   [0:0] and_ln594_fu_1335_p2;
wire   [0:0] and_ln594_1_fu_1340_p2;
wire   [31:0] trunc_ln595_fu_1326_p1;
wire   [31:0] select_ln594_fu_1345_p3;
wire   [31:0] select_ln580_fu_1352_p3;
wire   [53:0] zext_ln595_1_fu_1366_p1;
wire   [53:0] ashr_ln595_1_fu_1369_p2;
wire   [0:0] xor_ln591_1_fu_1378_p2;
wire   [0:0] and_ln594_2_fu_1383_p2;
wire   [0:0] and_ln594_3_fu_1388_p2;
wire   [31:0] trunc_ln595_1_fu_1374_p1;
wire   [31:0] select_ln594_1_fu_1393_p3;
wire   [31:0] select_ln580_1_fu_1400_p3;
wire   [53:0] zext_ln595_2_fu_1414_p1;
wire   [53:0] ashr_ln595_2_fu_1417_p2;
wire   [0:0] xor_ln591_2_fu_1426_p2;
wire   [0:0] and_ln594_4_fu_1431_p2;
wire   [0:0] and_ln594_5_fu_1436_p2;
wire   [31:0] trunc_ln595_2_fu_1422_p1;
wire   [31:0] select_ln594_2_fu_1441_p3;
wire   [31:0] select_ln580_2_fu_1448_p3;
wire   [53:0] zext_ln595_3_fu_1462_p1;
wire   [53:0] ashr_ln595_3_fu_1465_p2;
wire   [0:0] xor_ln591_3_fu_1474_p2;
wire   [0:0] and_ln594_6_fu_1479_p2;
wire   [0:0] and_ln594_7_fu_1484_p2;
wire   [31:0] trunc_ln595_3_fu_1470_p1;
wire   [31:0] select_ln594_3_fu_1489_p3;
wire   [31:0] select_ln580_3_fu_1496_p3;
wire   [63:0] bitcast_ln709_4_fu_1510_p1;
wire   [10:0] p_Result_4_4_fu_1526_p4;
wire   [51:0] trunc_ln574_4_fu_1540_p1;
wire   [52:0] tmp_5_fu_1544_p3;
wire   [53:0] zext_ln578_4_fu_1552_p1;
wire   [0:0] tmp_24_fu_1518_p3;
wire   [53:0] sub_ln494_4_fu_1556_p2;
wire   [62:0] trunc_ln566_4_fu_1514_p1;
wire   [11:0] zext_ln494_4_fu_1536_p1;
wire   [11:0] sub_ln584_4_fu_1576_p2;
wire   [11:0] add_ln590_4_fu_1588_p2;
wire   [11:0] sub_ln590_4_fu_1594_p2;
wire  signed [11:0] select_ln590_4_fu_1600_p3;
wire   [6:0] tmp_25_fu_1628_p4;
wire   [31:0] trunc_ln592_4_fu_1618_p1;
wire   [0:0] icmp_ln612_4_fu_1638_p2;
wire   [31:0] shl_ln613_4_fu_1644_p2;
wire   [0:0] tmp_26_fu_1658_p3;
wire   [0:0] icmp_ln591_4_fu_1612_p2;
wire   [0:0] xor_ln580_4_fu_1673_p2;
wire   [0:0] and_ln591_4_fu_1679_p2;
wire   [31:0] select_ln597_4_fu_1665_p3;
wire   [0:0] or_ln590_4_fu_1699_p2;
wire   [31:0] select_ln591_4_fu_1685_p3;
wire   [31:0] select_ln612_4_fu_1650_p3;
wire   [63:0] bitcast_ln709_5_fu_1713_p1;
wire   [10:0] p_Result_4_5_fu_1729_p4;
wire   [51:0] trunc_ln574_5_fu_1743_p1;
wire   [52:0] tmp_6_fu_1747_p3;
wire   [53:0] zext_ln578_5_fu_1755_p1;
wire   [0:0] tmp_28_fu_1721_p3;
wire   [53:0] sub_ln494_5_fu_1759_p2;
wire   [62:0] trunc_ln566_5_fu_1717_p1;
wire   [11:0] zext_ln494_5_fu_1739_p1;
wire   [11:0] sub_ln584_5_fu_1779_p2;
wire   [11:0] add_ln590_5_fu_1791_p2;
wire   [11:0] sub_ln590_5_fu_1797_p2;
wire  signed [11:0] select_ln590_5_fu_1803_p3;
wire   [6:0] tmp_29_fu_1831_p4;
wire   [31:0] trunc_ln592_5_fu_1821_p1;
wire   [0:0] icmp_ln612_5_fu_1841_p2;
wire   [31:0] shl_ln613_5_fu_1847_p2;
wire   [0:0] tmp_30_fu_1861_p3;
wire   [0:0] icmp_ln591_5_fu_1815_p2;
wire   [0:0] xor_ln580_5_fu_1876_p2;
wire   [0:0] and_ln591_5_fu_1882_p2;
wire   [31:0] select_ln597_5_fu_1868_p3;
wire   [0:0] or_ln590_5_fu_1902_p2;
wire   [31:0] select_ln591_5_fu_1888_p3;
wire   [31:0] select_ln612_5_fu_1853_p3;
wire   [63:0] bitcast_ln709_6_fu_1916_p1;
wire   [10:0] p_Result_4_6_fu_1932_p4;
wire   [51:0] trunc_ln574_6_fu_1946_p1;
wire   [52:0] tmp_7_fu_1950_p3;
wire   [53:0] zext_ln578_6_fu_1958_p1;
wire   [0:0] tmp_32_fu_1924_p3;
wire   [53:0] sub_ln494_6_fu_1962_p2;
wire   [62:0] trunc_ln566_6_fu_1920_p1;
wire   [11:0] zext_ln494_6_fu_1942_p1;
wire   [11:0] sub_ln584_6_fu_1982_p2;
wire   [11:0] add_ln590_6_fu_1994_p2;
wire   [11:0] sub_ln590_6_fu_2000_p2;
wire  signed [11:0] select_ln590_6_fu_2006_p3;
wire   [6:0] tmp_33_fu_2034_p4;
wire   [31:0] trunc_ln592_6_fu_2024_p1;
wire   [0:0] icmp_ln612_6_fu_2044_p2;
wire   [31:0] shl_ln613_6_fu_2050_p2;
wire   [0:0] tmp_34_fu_2064_p3;
wire   [0:0] icmp_ln591_6_fu_2018_p2;
wire   [0:0] xor_ln580_6_fu_2079_p2;
wire   [0:0] and_ln591_6_fu_2085_p2;
wire   [31:0] select_ln597_6_fu_2071_p3;
wire   [0:0] or_ln590_6_fu_2105_p2;
wire   [31:0] select_ln591_6_fu_2091_p3;
wire   [31:0] select_ln612_6_fu_2056_p3;
wire   [63:0] bitcast_ln709_7_fu_2119_p1;
wire   [10:0] p_Result_4_7_fu_2135_p4;
wire   [51:0] trunc_ln574_7_fu_2149_p1;
wire   [52:0] tmp_8_fu_2153_p3;
wire   [53:0] zext_ln578_7_fu_2161_p1;
wire   [0:0] tmp_36_fu_2127_p3;
wire   [53:0] sub_ln494_7_fu_2165_p2;
wire   [62:0] trunc_ln566_7_fu_2123_p1;
wire   [11:0] zext_ln494_7_fu_2145_p1;
wire   [11:0] sub_ln584_7_fu_2185_p2;
wire   [11:0] add_ln590_7_fu_2197_p2;
wire   [11:0] sub_ln590_7_fu_2203_p2;
wire  signed [11:0] select_ln590_7_fu_2209_p3;
wire   [6:0] tmp_37_fu_2237_p4;
wire   [31:0] trunc_ln592_7_fu_2227_p1;
wire   [0:0] icmp_ln612_7_fu_2247_p2;
wire   [31:0] shl_ln613_7_fu_2253_p2;
wire   [0:0] tmp_38_fu_2267_p3;
wire   [0:0] icmp_ln591_7_fu_2221_p2;
wire   [0:0] xor_ln580_7_fu_2282_p2;
wire   [0:0] and_ln591_7_fu_2288_p2;
wire   [31:0] select_ln597_7_fu_2274_p3;
wire   [0:0] or_ln590_7_fu_2308_p2;
wire   [31:0] select_ln591_7_fu_2294_p3;
wire   [31:0] select_ln612_7_fu_2259_p3;
wire   [53:0] zext_ln595_4_fu_2322_p1;
wire   [53:0] ashr_ln595_4_fu_2325_p2;
wire   [0:0] xor_ln591_4_fu_2334_p2;
wire   [0:0] and_ln594_8_fu_2339_p2;
wire   [0:0] and_ln594_9_fu_2344_p2;
wire   [31:0] trunc_ln595_4_fu_2330_p1;
wire   [31:0] select_ln594_4_fu_2349_p3;
wire   [31:0] select_ln580_4_fu_2356_p3;
wire   [53:0] zext_ln595_5_fu_2370_p1;
wire   [53:0] ashr_ln595_5_fu_2373_p2;
wire   [0:0] xor_ln591_5_fu_2382_p2;
wire   [0:0] and_ln594_10_fu_2387_p2;
wire   [0:0] and_ln594_11_fu_2392_p2;
wire   [31:0] trunc_ln595_5_fu_2378_p1;
wire   [31:0] select_ln594_5_fu_2397_p3;
wire   [31:0] select_ln580_5_fu_2404_p3;
wire   [53:0] zext_ln595_6_fu_2418_p1;
wire   [53:0] ashr_ln595_6_fu_2421_p2;
wire   [0:0] xor_ln591_6_fu_2430_p2;
wire   [0:0] and_ln594_12_fu_2435_p2;
wire   [0:0] and_ln594_13_fu_2440_p2;
wire   [31:0] trunc_ln595_6_fu_2426_p1;
wire   [31:0] select_ln594_6_fu_2445_p3;
wire   [31:0] select_ln580_6_fu_2452_p3;
wire   [53:0] zext_ln595_7_fu_2466_p1;
wire   [53:0] ashr_ln595_7_fu_2469_p2;
wire   [0:0] xor_ln591_7_fu_2478_p2;
wire   [0:0] and_ln594_14_fu_2483_p2;
wire   [0:0] and_ln594_15_fu_2488_p2;
wire   [31:0] trunc_ln595_7_fu_2474_p1;
wire   [31:0] select_ln594_7_fu_2493_p3;
wire   [31:0] select_ln580_7_fu_2500_p3;
reg    grp_fu_326_ce;
reg    grp_fu_329_ce;
reg    grp_fu_332_ce;
reg    grp_fu_335_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
reg    ap_done_pending_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

sort_C_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_326_p0),
    .ce(grp_fu_326_ce),
    .dout(grp_fu_326_p1)
);

sort_C_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_329_p0),
    .ce(grp_fu_329_ce),
    .dout(grp_fu_329_p1)
);

sort_C_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_332_p0),
    .ce(grp_fu_332_ce),
    .dout(grp_fu_332_p1)
);

sort_C_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_335_p0),
    .ce(grp_fu_335_ce),
    .dout(grp_fu_335_p1)
);

sort_C_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_fu_124 <= 34'd0;
    end else if (((icmp_ln148_fu_346_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten_fu_124 <= add_ln148_fu_351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        fifoCalcMatrixC_i_4_V_read_reg_2746 <= fifoCalcMatrixC_i_4_V_dout;
        fifoCalcMatrixC_i_5_V_read_reg_2765 <= fifoCalcMatrixC_i_5_V_dout;
        fifoCalcMatrixC_i_6_V_read_reg_2784 <= fifoCalcMatrixC_i_6_V_dout;
        fifoCalcMatrixC_i_7_V_read_reg_2803 <= fifoCalcMatrixC_i_7_V_dout;
        icmp_ln148_reg_2526 <= icmp_ln148_fu_346_p2;
        icmp_ln580_1_reg_2646 <= icmp_ln580_1_fu_697_p2;
        icmp_ln580_2_reg_2681 <= icmp_ln580_2_fu_900_p2;
        icmp_ln580_3_reg_2716 <= icmp_ln580_3_fu_1103_p2;
        icmp_ln580_reg_2611 <= icmp_ln580_fu_494_p2;
        icmp_ln590_1_reg_2651 <= icmp_ln590_1_fu_709_p2;
        icmp_ln590_2_reg_2686 <= icmp_ln590_2_fu_912_p2;
        icmp_ln590_3_reg_2721 <= icmp_ln590_3_fu_1115_p2;
        icmp_ln590_reg_2616 <= icmp_ln590_fu_506_p2;
        icmp_ln594_1_reg_2661 <= icmp_ln594_1_fu_749_p2;
        icmp_ln594_2_reg_2696 <= icmp_ln594_2_fu_952_p2;
        icmp_ln594_3_reg_2731 <= icmp_ln594_3_fu_1155_p2;
        icmp_ln594_reg_2626 <= icmp_ln594_fu_546_p2;
        or_ln591_1_reg_2666 <= or_ln591_1_fu_820_p2;
        or_ln591_2_reg_2701 <= or_ln591_2_fu_1023_p2;
        or_ln591_3_reg_2736 <= or_ln591_3_fu_1226_p2;
        or_ln591_reg_2631 <= or_ln591_fu_617_p2;
        select_ln579_1_reg_2641 <= select_ln579_1_fu_689_p3;
        select_ln579_2_reg_2676 <= select_ln579_2_fu_892_p3;
        select_ln579_3_reg_2711 <= select_ln579_3_fu_1095_p3;
        select_ln579_reg_2606 <= select_ln579_fu_486_p3;
        select_ln590_10_reg_2706 <= select_ln590_10_fu_1035_p3;
        select_ln590_11_reg_2741 <= select_ln590_11_fu_1238_p3;
        select_ln590_8_reg_2636 <= select_ln590_8_fu_629_p3;
        select_ln590_9_reg_2671 <= select_ln590_9_fu_832_p3;
        sext_ln591_1_reg_2656 <= sext_ln591_1_fu_735_p1;
        sext_ln591_2_reg_2691 <= sext_ln591_2_fu_938_p1;
        sext_ln591_3_reg_2726 <= sext_ln591_3_fu_1141_p1;
        sext_ln591_reg_2621 <= sext_ln591_fu_532_p1;
        tmp_27_reg_2756 <= fifoMatrixCIdx_i_4_V_dout[32'd15];
        tmp_31_reg_2775 <= fifoMatrixCIdx_i_5_V_dout[32'd15];
        tmp_35_reg_2794 <= fifoMatrixCIdx_i_6_V_dout[32'd15];
        tmp_39_reg_2813 <= fifoMatrixCIdx_i_7_V_dout[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoCalcMatrixC_i_0_V_read_reg_2530 <= fifoCalcMatrixC_i_0_V_dout;
        fifoCalcMatrixC_i_1_V_read_reg_2549 <= fifoCalcMatrixC_i_1_V_dout;
        fifoCalcMatrixC_i_2_V_read_reg_2568 <= fifoCalcMatrixC_i_2_V_dout;
        fifoCalcMatrixC_i_3_V_read_reg_2587 <= fifoCalcMatrixC_i_3_V_dout;
        tmp_11_reg_2540 <= fifoMatrixCIdx_i_0_V_dout[32'd15];
        tmp_15_reg_2559 <= fifoMatrixCIdx_i_1_V_dout[32'd15];
        tmp_19_reg_2578 <= fifoMatrixCIdx_i_2_V_dout[32'd15];
        tmp_23_reg_2597 <= fifoMatrixCIdx_i_3_V_dout[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln580_4_reg_2827 <= icmp_ln580_4_fu_1570_p2;
        icmp_ln580_5_reg_2862 <= icmp_ln580_5_fu_1773_p2;
        icmp_ln580_6_reg_2897 <= icmp_ln580_6_fu_1976_p2;
        icmp_ln580_7_reg_2932 <= icmp_ln580_7_fu_2179_p2;
        icmp_ln590_4_reg_2832 <= icmp_ln590_4_fu_1582_p2;
        icmp_ln590_5_reg_2867 <= icmp_ln590_5_fu_1785_p2;
        icmp_ln590_6_reg_2902 <= icmp_ln590_6_fu_1988_p2;
        icmp_ln590_7_reg_2937 <= icmp_ln590_7_fu_2191_p2;
        icmp_ln594_4_reg_2842 <= icmp_ln594_4_fu_1622_p2;
        icmp_ln594_5_reg_2877 <= icmp_ln594_5_fu_1825_p2;
        icmp_ln594_6_reg_2912 <= icmp_ln594_6_fu_2028_p2;
        icmp_ln594_7_reg_2947 <= icmp_ln594_7_fu_2231_p2;
        or_ln591_4_reg_2847 <= or_ln591_4_fu_1693_p2;
        or_ln591_5_reg_2882 <= or_ln591_5_fu_1896_p2;
        or_ln591_6_reg_2917 <= or_ln591_6_fu_2099_p2;
        or_ln591_7_reg_2952 <= or_ln591_7_fu_2302_p2;
        select_ln579_4_reg_2822 <= select_ln579_4_fu_1562_p3;
        select_ln579_5_reg_2857 <= select_ln579_5_fu_1765_p3;
        select_ln579_6_reg_2892 <= select_ln579_6_fu_1968_p3;
        select_ln579_7_reg_2927 <= select_ln579_7_fu_2171_p3;
        select_ln590_12_reg_2852 <= select_ln590_12_fu_1705_p3;
        select_ln590_13_reg_2887 <= select_ln590_13_fu_1908_p3;
        select_ln590_14_reg_2922 <= select_ln590_14_fu_2111_p3;
        select_ln590_15_reg_2957 <= select_ln590_15_fu_2314_p3;
        sext_ln591_4_reg_2837 <= sext_ln591_4_fu_1608_p1;
        sext_ln591_5_reg_2872 <= sext_ln591_5_fu_1811_p1;
        sext_ln591_6_reg_2907 <= sext_ln591_6_fu_2014_p1;
        sext_ln591_7_reg_2942 <= sext_ln591_7_fu_2217_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_11_fu_367_p3 == 1'd0) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        matrixC_buffer_V_0_addr_reg_2544 <= zext_ln573_fu_375_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_fu_385_p3 == 1'd0) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        matrixC_buffer_V_1_addr_reg_2563 <= zext_ln573_1_fu_393_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_19_fu_403_p3 == 1'd0) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        matrixC_buffer_V_2_addr_reg_2582 <= zext_ln573_2_fu_411_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_23_fu_421_p3 == 1'd0) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        matrixC_buffer_V_3_addr_reg_2601 <= zext_ln573_3_fu_429_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_27_fu_1251_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        matrixC_buffer_V_4_addr_reg_2760 <= zext_ln573_4_fu_1259_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_31_fu_1269_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        matrixC_buffer_V_5_addr_reg_2779 <= zext_ln573_5_fu_1277_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_35_fu_1287_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        matrixC_buffer_V_6_addr_reg_2798 <= zext_ln573_6_fu_1295_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_39_fu_1305_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        matrixC_buffer_V_7_addr_reg_2817 <= zext_ln573_7_fu_1313_p1;
    end
end

always @ (*) begin
    if (((icmp_ln148_fu_346_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoCalcMatrixC_i_0_V_blk_n = fifoCalcMatrixC_i_0_V_empty_n;
    end else begin
        fifoCalcMatrixC_i_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoCalcMatrixC_i_0_V_read = 1'b1;
    end else begin
        fifoCalcMatrixC_i_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoCalcMatrixC_i_1_V_blk_n = fifoCalcMatrixC_i_1_V_empty_n;
    end else begin
        fifoCalcMatrixC_i_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoCalcMatrixC_i_1_V_read = 1'b1;
    end else begin
        fifoCalcMatrixC_i_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoCalcMatrixC_i_2_V_blk_n = fifoCalcMatrixC_i_2_V_empty_n;
    end else begin
        fifoCalcMatrixC_i_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoCalcMatrixC_i_2_V_read = 1'b1;
    end else begin
        fifoCalcMatrixC_i_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoCalcMatrixC_i_3_V_blk_n = fifoCalcMatrixC_i_3_V_empty_n;
    end else begin
        fifoCalcMatrixC_i_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoCalcMatrixC_i_3_V_read = 1'b1;
    end else begin
        fifoCalcMatrixC_i_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoCalcMatrixC_i_4_V_blk_n = fifoCalcMatrixC_i_4_V_empty_n;
    end else begin
        fifoCalcMatrixC_i_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoCalcMatrixC_i_4_V_read = 1'b1;
    end else begin
        fifoCalcMatrixC_i_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoCalcMatrixC_i_5_V_blk_n = fifoCalcMatrixC_i_5_V_empty_n;
    end else begin
        fifoCalcMatrixC_i_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoCalcMatrixC_i_5_V_read = 1'b1;
    end else begin
        fifoCalcMatrixC_i_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoCalcMatrixC_i_6_V_blk_n = fifoCalcMatrixC_i_6_V_empty_n;
    end else begin
        fifoCalcMatrixC_i_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoCalcMatrixC_i_6_V_read = 1'b1;
    end else begin
        fifoCalcMatrixC_i_6_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoCalcMatrixC_i_7_V_blk_n = fifoCalcMatrixC_i_7_V_empty_n;
    end else begin
        fifoCalcMatrixC_i_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoCalcMatrixC_i_7_V_read = 1'b1;
    end else begin
        fifoCalcMatrixC_i_7_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoMatrixCIdx_i_0_V_blk_n = fifoMatrixCIdx_i_0_V_empty_n;
    end else begin
        fifoMatrixCIdx_i_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoMatrixCIdx_i_0_V_read = 1'b1;
    end else begin
        fifoMatrixCIdx_i_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoMatrixCIdx_i_1_V_blk_n = fifoMatrixCIdx_i_1_V_empty_n;
    end else begin
        fifoMatrixCIdx_i_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoMatrixCIdx_i_1_V_read = 1'b1;
    end else begin
        fifoMatrixCIdx_i_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoMatrixCIdx_i_2_V_blk_n = fifoMatrixCIdx_i_2_V_empty_n;
    end else begin
        fifoMatrixCIdx_i_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoMatrixCIdx_i_2_V_read = 1'b1;
    end else begin
        fifoMatrixCIdx_i_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoMatrixCIdx_i_3_V_blk_n = fifoMatrixCIdx_i_3_V_empty_n;
    end else begin
        fifoMatrixCIdx_i_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln148_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifoMatrixCIdx_i_3_V_read = 1'b1;
    end else begin
        fifoMatrixCIdx_i_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoMatrixCIdx_i_4_V_blk_n = fifoMatrixCIdx_i_4_V_empty_n;
    end else begin
        fifoMatrixCIdx_i_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoMatrixCIdx_i_4_V_read = 1'b1;
    end else begin
        fifoMatrixCIdx_i_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoMatrixCIdx_i_5_V_blk_n = fifoMatrixCIdx_i_5_V_empty_n;
    end else begin
        fifoMatrixCIdx_i_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoMatrixCIdx_i_5_V_read = 1'b1;
    end else begin
        fifoMatrixCIdx_i_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoMatrixCIdx_i_6_V_blk_n = fifoMatrixCIdx_i_6_V_empty_n;
    end else begin
        fifoMatrixCIdx_i_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoMatrixCIdx_i_6_V_read = 1'b1;
    end else begin
        fifoMatrixCIdx_i_6_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoMatrixCIdx_i_7_V_blk_n = fifoMatrixCIdx_i_7_V_empty_n;
    end else begin
        fifoMatrixCIdx_i_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifoMatrixCIdx_i_7_V_read = 1'b1;
    end else begin
        fifoMatrixCIdx_i_7_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_326_ce = 1'b1;
    end else begin
        grp_fu_326_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_326_p0 = bitcast_ln145_4_fu_1246_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_326_p0 = bitcast_ln145_fu_362_p1;
        end else begin
            grp_fu_326_p0 = 'bx;
        end
    end else begin
        grp_fu_326_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_329_ce = 1'b1;
    end else begin
        grp_fu_329_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_329_p0 = bitcast_ln145_5_fu_1264_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_329_p0 = bitcast_ln145_1_fu_380_p1;
        end else begin
            grp_fu_329_p0 = 'bx;
        end
    end else begin
        grp_fu_329_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_332_ce = 1'b1;
    end else begin
        grp_fu_332_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_332_p0 = bitcast_ln145_6_fu_1282_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_332_p0 = bitcast_ln145_2_fu_398_p1;
        end else begin
            grp_fu_332_p0 = 'bx;
        end
    end else begin
        grp_fu_332_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_335_ce = 1'b1;
    end else begin
        grp_fu_335_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_335_p0 = bitcast_ln145_7_fu_1300_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_335_p0 = bitcast_ln145_3_fu_416_p1;
        end else begin
            grp_fu_335_p0 = 'bx;
        end
    end else begin
        grp_fu_335_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matrixC_buffer_V_0_ce0 = 1'b1;
    end else begin
        matrixC_buffer_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_11_reg_2540 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        matrixC_buffer_V_0_we0 = 1'b1;
    end else begin
        matrixC_buffer_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matrixC_buffer_V_1_ce0 = 1'b1;
    end else begin
        matrixC_buffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_reg_2559 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        matrixC_buffer_V_1_we0 = 1'b1;
    end else begin
        matrixC_buffer_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matrixC_buffer_V_2_ce0 = 1'b1;
    end else begin
        matrixC_buffer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_19_reg_2578 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        matrixC_buffer_V_2_we0 = 1'b1;
    end else begin
        matrixC_buffer_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matrixC_buffer_V_3_ce0 = 1'b1;
    end else begin
        matrixC_buffer_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_23_reg_2597 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        matrixC_buffer_V_3_we0 = 1'b1;
    end else begin
        matrixC_buffer_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matrixC_buffer_V_4_ce0 = 1'b1;
    end else begin
        matrixC_buffer_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_27_reg_2756 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        matrixC_buffer_V_4_we0 = 1'b1;
    end else begin
        matrixC_buffer_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matrixC_buffer_V_5_ce0 = 1'b1;
    end else begin
        matrixC_buffer_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_31_reg_2775 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        matrixC_buffer_V_5_we0 = 1'b1;
    end else begin
        matrixC_buffer_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matrixC_buffer_V_6_ce0 = 1'b1;
    end else begin
        matrixC_buffer_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_35_reg_2794 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        matrixC_buffer_V_6_we0 = 1'b1;
    end else begin
        matrixC_buffer_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matrixC_buffer_V_7_ce0 = 1'b1;
    end else begin
        matrixC_buffer_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_39_reg_2813 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        matrixC_buffer_V_7_we0 = 1'b1;
    end else begin
        matrixC_buffer_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln148_fu_351_p2 = (indvar_flatten_fu_124 + 34'd1);

assign add_ln590_1_fu_715_p2 = ($signed(sub_ln584_1_fu_703_p2) + $signed(12'd4080));

assign add_ln590_2_fu_918_p2 = ($signed(sub_ln584_2_fu_906_p2) + $signed(12'd4080));

assign add_ln590_3_fu_1121_p2 = ($signed(sub_ln584_3_fu_1109_p2) + $signed(12'd4080));

assign add_ln590_4_fu_1588_p2 = ($signed(sub_ln584_4_fu_1576_p2) + $signed(12'd4080));

assign add_ln590_5_fu_1791_p2 = ($signed(sub_ln584_5_fu_1779_p2) + $signed(12'd4080));

assign add_ln590_6_fu_1994_p2 = ($signed(sub_ln584_6_fu_1982_p2) + $signed(12'd4080));

assign add_ln590_7_fu_2197_p2 = ($signed(sub_ln584_7_fu_2185_p2) + $signed(12'd4080));

assign add_ln590_fu_512_p2 = ($signed(sub_ln584_fu_500_p2) + $signed(12'd4080));

assign and_ln591_1_fu_806_p2 = (xor_ln580_1_fu_800_p2 & icmp_ln591_1_fu_739_p2);

assign and_ln591_2_fu_1009_p2 = (xor_ln580_2_fu_1003_p2 & icmp_ln591_2_fu_942_p2);

assign and_ln591_3_fu_1212_p2 = (xor_ln580_3_fu_1206_p2 & icmp_ln591_3_fu_1145_p2);

assign and_ln591_4_fu_1679_p2 = (xor_ln580_4_fu_1673_p2 & icmp_ln591_4_fu_1612_p2);

assign and_ln591_5_fu_1882_p2 = (xor_ln580_5_fu_1876_p2 & icmp_ln591_5_fu_1815_p2);

assign and_ln591_6_fu_2085_p2 = (xor_ln580_6_fu_2079_p2 & icmp_ln591_6_fu_2018_p2);

assign and_ln591_7_fu_2288_p2 = (xor_ln580_7_fu_2282_p2 & icmp_ln591_7_fu_2221_p2);

assign and_ln591_fu_603_p2 = (xor_ln580_fu_597_p2 & icmp_ln591_fu_536_p2);

assign and_ln594_10_fu_2387_p2 = (xor_ln591_5_fu_2382_p2 & icmp_ln594_5_reg_2877);

assign and_ln594_11_fu_2392_p2 = (icmp_ln590_5_reg_2867 & and_ln594_10_fu_2387_p2);

assign and_ln594_12_fu_2435_p2 = (xor_ln591_6_fu_2430_p2 & icmp_ln594_6_reg_2912);

assign and_ln594_13_fu_2440_p2 = (icmp_ln590_6_reg_2902 & and_ln594_12_fu_2435_p2);

assign and_ln594_14_fu_2483_p2 = (xor_ln591_7_fu_2478_p2 & icmp_ln594_7_reg_2947);

assign and_ln594_15_fu_2488_p2 = (icmp_ln590_7_reg_2937 & and_ln594_14_fu_2483_p2);

assign and_ln594_1_fu_1340_p2 = (icmp_ln590_reg_2616 & and_ln594_fu_1335_p2);

assign and_ln594_2_fu_1383_p2 = (xor_ln591_1_fu_1378_p2 & icmp_ln594_1_reg_2661);

assign and_ln594_3_fu_1388_p2 = (icmp_ln590_1_reg_2651 & and_ln594_2_fu_1383_p2);

assign and_ln594_4_fu_1431_p2 = (xor_ln591_2_fu_1426_p2 & icmp_ln594_2_reg_2696);

assign and_ln594_5_fu_1436_p2 = (icmp_ln590_2_reg_2686 & and_ln594_4_fu_1431_p2);

assign and_ln594_6_fu_1479_p2 = (xor_ln591_3_fu_1474_p2 & icmp_ln594_3_reg_2731);

assign and_ln594_7_fu_1484_p2 = (icmp_ln590_3_reg_2721 & and_ln594_6_fu_1479_p2);

assign and_ln594_8_fu_2339_p2 = (xor_ln591_4_fu_2334_p2 & icmp_ln594_4_reg_2842);

assign and_ln594_9_fu_2344_p2 = (icmp_ln590_4_reg_2832 & and_ln594_8_fu_2339_p2);

assign and_ln594_fu_1335_p2 = (xor_ln591_fu_1330_p2 & icmp_ln594_reg_2626);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln148_reg_2526 == 1'd0) & (fifoCalcMatrixC_i_3_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoMatrixCIdx_i_3_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoCalcMatrixC_i_2_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoMatrixCIdx_i_2_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoCalcMatrixC_i_1_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoMatrixCIdx_i_1_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoCalcMatrixC_i_0_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoMatrixCIdx_i_0_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln148_reg_2526 == 1'd0) & (fifoCalcMatrixC_i_3_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoMatrixCIdx_i_3_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoCalcMatrixC_i_2_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoMatrixCIdx_i_2_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoCalcMatrixC_i_1_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoMatrixCIdx_i_1_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoCalcMatrixC_i_0_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoMatrixCIdx_i_0_V_empty_n == 1'b0))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((fifoCalcMatrixC_i_7_V_empty_n == 1'b0) | (fifoMatrixCIdx_i_7_V_empty_n == 1'b0) | (fifoCalcMatrixC_i_6_V_empty_n == 1'b0) | (fifoMatrixCIdx_i_6_V_empty_n == 1'b0) | (fifoCalcMatrixC_i_5_V_empty_n == 1'b0) | (fifoMatrixCIdx_i_5_V_empty_n == 1'b0) | (fifoCalcMatrixC_i_4_V_empty_n == 1'b0) | (fifoMatrixCIdx_i_4_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((fifoCalcMatrixC_i_7_V_empty_n == 1'b0) | (fifoMatrixCIdx_i_7_V_empty_n == 1'b0) | (fifoCalcMatrixC_i_6_V_empty_n == 1'b0) | (fifoMatrixCIdx_i_6_V_empty_n == 1'b0) | (fifoCalcMatrixC_i_5_V_empty_n == 1'b0) | (fifoMatrixCIdx_i_5_V_empty_n == 1'b0) | (fifoCalcMatrixC_i_4_V_empty_n == 1'b0) | (fifoMatrixCIdx_i_4_V_empty_n == 1'b0)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((icmp_ln148_reg_2526 == 1'd0) & (fifoCalcMatrixC_i_3_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoMatrixCIdx_i_3_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoCalcMatrixC_i_2_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoMatrixCIdx_i_2_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoCalcMatrixC_i_1_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoMatrixCIdx_i_1_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoCalcMatrixC_i_0_V_empty_n == 1'b0)) | ((icmp_ln148_reg_2526 == 1'd0) & (fifoMatrixCIdx_i_0_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter1 = ((fifoCalcMatrixC_i_7_V_empty_n == 1'b0) | (fifoMatrixCIdx_i_7_V_empty_n == 1'b0) | (fifoCalcMatrixC_i_6_V_empty_n == 1'b0) | (fifoMatrixCIdx_i_6_V_empty_n == 1'b0) | (fifoCalcMatrixC_i_5_V_empty_n == 1'b0) | (fifoMatrixCIdx_i_5_V_empty_n == 1'b0) | (fifoCalcMatrixC_i_4_V_empty_n == 1'b0) | (fifoMatrixCIdx_i_4_V_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ashr_ln595_1_fu_1369_p2 = $signed(select_ln579_1_reg_2641) >>> zext_ln595_1_fu_1366_p1;

assign ashr_ln595_2_fu_1417_p2 = $signed(select_ln579_2_reg_2676) >>> zext_ln595_2_fu_1414_p1;

assign ashr_ln595_3_fu_1465_p2 = $signed(select_ln579_3_reg_2711) >>> zext_ln595_3_fu_1462_p1;

assign ashr_ln595_4_fu_2325_p2 = $signed(select_ln579_4_reg_2822) >>> zext_ln595_4_fu_2322_p1;

assign ashr_ln595_5_fu_2373_p2 = $signed(select_ln579_5_reg_2857) >>> zext_ln595_5_fu_2370_p1;

assign ashr_ln595_6_fu_2421_p2 = $signed(select_ln579_6_reg_2892) >>> zext_ln595_6_fu_2418_p1;

assign ashr_ln595_7_fu_2469_p2 = $signed(select_ln579_7_reg_2927) >>> zext_ln595_7_fu_2466_p1;

assign ashr_ln595_fu_1321_p2 = $signed(select_ln579_reg_2606) >>> zext_ln595_fu_1318_p1;

assign bitcast_ln145_1_fu_380_p1 = fifoCalcMatrixC_i_1_V_dout;

assign bitcast_ln145_2_fu_398_p1 = fifoCalcMatrixC_i_2_V_dout;

assign bitcast_ln145_3_fu_416_p1 = fifoCalcMatrixC_i_3_V_dout;

assign bitcast_ln145_4_fu_1246_p1 = fifoCalcMatrixC_i_4_V_dout;

assign bitcast_ln145_5_fu_1264_p1 = fifoCalcMatrixC_i_5_V_dout;

assign bitcast_ln145_6_fu_1282_p1 = fifoCalcMatrixC_i_6_V_dout;

assign bitcast_ln145_7_fu_1300_p1 = fifoCalcMatrixC_i_7_V_dout;

assign bitcast_ln145_fu_362_p1 = fifoCalcMatrixC_i_0_V_dout;

assign bitcast_ln709_1_fu_637_p1 = grp_fu_329_p1;

assign bitcast_ln709_2_fu_840_p1 = grp_fu_332_p1;

assign bitcast_ln709_3_fu_1043_p1 = grp_fu_335_p1;

assign bitcast_ln709_4_fu_1510_p1 = grp_fu_326_p1;

assign bitcast_ln709_5_fu_1713_p1 = grp_fu_329_p1;

assign bitcast_ln709_6_fu_1916_p1 = grp_fu_332_p1;

assign bitcast_ln709_7_fu_2119_p1 = grp_fu_335_p1;

assign bitcast_ln709_fu_434_p1 = grp_fu_326_p1;

assign icmp_ln148_fu_346_p2 = ((indvar_flatten_fu_124 == zext_ln143_1) ? 1'b1 : 1'b0);

assign icmp_ln580_1_fu_697_p2 = ((trunc_ln566_1_fu_641_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_2_fu_900_p2 = ((trunc_ln566_2_fu_844_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_3_fu_1103_p2 = ((trunc_ln566_3_fu_1047_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_4_fu_1570_p2 = ((trunc_ln566_4_fu_1514_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_5_fu_1773_p2 = ((trunc_ln566_5_fu_1717_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_6_fu_1976_p2 = ((trunc_ln566_6_fu_1920_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_7_fu_2179_p2 = ((trunc_ln566_7_fu_2123_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_fu_494_p2 = ((trunc_ln566_fu_438_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln590_1_fu_709_p2 = (($signed(sub_ln584_1_fu_703_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_2_fu_912_p2 = (($signed(sub_ln584_2_fu_906_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_3_fu_1115_p2 = (($signed(sub_ln584_3_fu_1109_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_4_fu_1582_p2 = (($signed(sub_ln584_4_fu_1576_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_5_fu_1785_p2 = (($signed(sub_ln584_5_fu_1779_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_6_fu_1988_p2 = (($signed(sub_ln584_6_fu_1982_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_7_fu_2191_p2 = (($signed(sub_ln584_7_fu_2185_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_fu_506_p2 = (($signed(sub_ln584_fu_500_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln591_1_fu_739_p2 = ((sub_ln584_1_fu_703_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_2_fu_942_p2 = ((sub_ln584_2_fu_906_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_3_fu_1145_p2 = ((sub_ln584_3_fu_1109_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_4_fu_1612_p2 = ((sub_ln584_4_fu_1576_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_5_fu_1815_p2 = ((sub_ln584_5_fu_1779_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_6_fu_2018_p2 = ((sub_ln584_6_fu_1982_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_7_fu_2221_p2 = ((sub_ln584_7_fu_2185_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_fu_536_p2 = ((sub_ln584_fu_500_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln594_1_fu_749_p2 = ((select_ln590_1_fu_727_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_2_fu_952_p2 = ((select_ln590_2_fu_930_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_3_fu_1155_p2 = ((select_ln590_3_fu_1133_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_4_fu_1622_p2 = ((select_ln590_4_fu_1600_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_5_fu_1825_p2 = ((select_ln590_5_fu_1803_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_6_fu_2028_p2 = ((select_ln590_6_fu_2006_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_7_fu_2231_p2 = ((select_ln590_7_fu_2209_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_fu_546_p2 = ((select_ln590_fu_524_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln612_1_fu_765_p2 = ((tmp_13_fu_755_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_2_fu_968_p2 = ((tmp_17_fu_958_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_3_fu_1171_p2 = ((tmp_21_fu_1161_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_4_fu_1638_p2 = ((tmp_25_fu_1628_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_5_fu_1841_p2 = ((tmp_29_fu_1831_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_6_fu_2044_p2 = ((tmp_33_fu_2034_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_7_fu_2247_p2 = ((tmp_37_fu_2237_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_fu_562_p2 = ((tmp_9_fu_552_p4 == 7'd0) ? 1'b1 : 1'b0);

assign matrixC_buffer_V_0_address0 = matrixC_buffer_V_0_addr_reg_2544;

assign matrixC_buffer_V_0_d0 = (matrixC_buffer_V_0_q0 + select_ln580_fu_1352_p3);

assign matrixC_buffer_V_1_address0 = matrixC_buffer_V_1_addr_reg_2563;

assign matrixC_buffer_V_1_d0 = (matrixC_buffer_V_1_q0 + select_ln580_1_fu_1400_p3);

assign matrixC_buffer_V_2_address0 = matrixC_buffer_V_2_addr_reg_2582;

assign matrixC_buffer_V_2_d0 = (matrixC_buffer_V_2_q0 + select_ln580_2_fu_1448_p3);

assign matrixC_buffer_V_3_address0 = matrixC_buffer_V_3_addr_reg_2601;

assign matrixC_buffer_V_3_d0 = (matrixC_buffer_V_3_q0 + select_ln580_3_fu_1496_p3);

assign matrixC_buffer_V_4_address0 = matrixC_buffer_V_4_addr_reg_2760;

assign matrixC_buffer_V_4_d0 = (matrixC_buffer_V_4_q0 + select_ln580_4_fu_2356_p3);

assign matrixC_buffer_V_5_address0 = matrixC_buffer_V_5_addr_reg_2779;

assign matrixC_buffer_V_5_d0 = (matrixC_buffer_V_5_q0 + select_ln580_5_fu_2404_p3);

assign matrixC_buffer_V_6_address0 = matrixC_buffer_V_6_addr_reg_2798;

assign matrixC_buffer_V_6_d0 = (matrixC_buffer_V_6_q0 + select_ln580_6_fu_2452_p3);

assign matrixC_buffer_V_7_address0 = matrixC_buffer_V_7_addr_reg_2817;

assign matrixC_buffer_V_7_d0 = (matrixC_buffer_V_7_q0 + select_ln580_7_fu_2500_p3);

assign or_ln590_1_fu_826_p2 = (or_ln591_1_fu_820_p2 | icmp_ln590_1_fu_709_p2);

assign or_ln590_2_fu_1029_p2 = (or_ln591_2_fu_1023_p2 | icmp_ln590_2_fu_912_p2);

assign or_ln590_3_fu_1232_p2 = (or_ln591_3_fu_1226_p2 | icmp_ln590_3_fu_1115_p2);

assign or_ln590_4_fu_1699_p2 = (or_ln591_4_fu_1693_p2 | icmp_ln590_4_fu_1582_p2);

assign or_ln590_5_fu_1902_p2 = (or_ln591_5_fu_1896_p2 | icmp_ln590_5_fu_1785_p2);

assign or_ln590_6_fu_2105_p2 = (or_ln591_6_fu_2099_p2 | icmp_ln590_6_fu_1988_p2);

assign or_ln590_7_fu_2308_p2 = (or_ln591_7_fu_2302_p2 | icmp_ln590_7_fu_2191_p2);

assign or_ln590_fu_623_p2 = (or_ln591_fu_617_p2 | icmp_ln590_fu_506_p2);

assign or_ln591_1_fu_820_p2 = (icmp_ln591_1_fu_739_p2 | icmp_ln580_1_fu_697_p2);

assign or_ln591_2_fu_1023_p2 = (icmp_ln591_2_fu_942_p2 | icmp_ln580_2_fu_900_p2);

assign or_ln591_3_fu_1226_p2 = (icmp_ln591_3_fu_1145_p2 | icmp_ln580_3_fu_1103_p2);

assign or_ln591_4_fu_1693_p2 = (icmp_ln591_4_fu_1612_p2 | icmp_ln580_4_fu_1570_p2);

assign or_ln591_5_fu_1896_p2 = (icmp_ln591_5_fu_1815_p2 | icmp_ln580_5_fu_1773_p2);

assign or_ln591_6_fu_2099_p2 = (icmp_ln591_6_fu_2018_p2 | icmp_ln580_6_fu_1976_p2);

assign or_ln591_7_fu_2302_p2 = (icmp_ln591_7_fu_2221_p2 | icmp_ln580_7_fu_2179_p2);

assign or_ln591_fu_617_p2 = (icmp_ln591_fu_536_p2 | icmp_ln580_fu_494_p2);

assign p_Result_4_1_fu_653_p4 = {{bitcast_ln709_1_fu_637_p1[62:52]}};

assign p_Result_4_2_fu_856_p4 = {{bitcast_ln709_2_fu_840_p1[62:52]}};

assign p_Result_4_3_fu_1059_p4 = {{bitcast_ln709_3_fu_1043_p1[62:52]}};

assign p_Result_4_4_fu_1526_p4 = {{bitcast_ln709_4_fu_1510_p1[62:52]}};

assign p_Result_4_5_fu_1729_p4 = {{bitcast_ln709_5_fu_1713_p1[62:52]}};

assign p_Result_4_6_fu_1932_p4 = {{bitcast_ln709_6_fu_1916_p1[62:52]}};

assign p_Result_4_7_fu_2135_p4 = {{bitcast_ln709_7_fu_2119_p1[62:52]}};

assign p_Result_4_fu_450_p4 = {{bitcast_ln709_fu_434_p1[62:52]}};

assign select_ln579_1_fu_689_p3 = ((tmp_12_fu_645_p3[0:0] == 1'b1) ? sub_ln494_1_fu_683_p2 : zext_ln578_1_fu_679_p1);

assign select_ln579_2_fu_892_p3 = ((tmp_16_fu_848_p3[0:0] == 1'b1) ? sub_ln494_2_fu_886_p2 : zext_ln578_2_fu_882_p1);

assign select_ln579_3_fu_1095_p3 = ((tmp_20_fu_1051_p3[0:0] == 1'b1) ? sub_ln494_3_fu_1089_p2 : zext_ln578_3_fu_1085_p1);

assign select_ln579_4_fu_1562_p3 = ((tmp_24_fu_1518_p3[0:0] == 1'b1) ? sub_ln494_4_fu_1556_p2 : zext_ln578_4_fu_1552_p1);

assign select_ln579_5_fu_1765_p3 = ((tmp_28_fu_1721_p3[0:0] == 1'b1) ? sub_ln494_5_fu_1759_p2 : zext_ln578_5_fu_1755_p1);

assign select_ln579_6_fu_1968_p3 = ((tmp_32_fu_1924_p3[0:0] == 1'b1) ? sub_ln494_6_fu_1962_p2 : zext_ln578_6_fu_1958_p1);

assign select_ln579_7_fu_2171_p3 = ((tmp_36_fu_2127_p3[0:0] == 1'b1) ? sub_ln494_7_fu_2165_p2 : zext_ln578_7_fu_2161_p1);

assign select_ln579_fu_486_p3 = ((tmp_fu_442_p3[0:0] == 1'b1) ? sub_ln494_fu_480_p2 : zext_ln578_fu_476_p1);

assign select_ln580_1_fu_1400_p3 = ((icmp_ln580_1_reg_2646[0:0] == 1'b1) ? 32'd0 : select_ln594_1_fu_1393_p3);

assign select_ln580_2_fu_1448_p3 = ((icmp_ln580_2_reg_2681[0:0] == 1'b1) ? 32'd0 : select_ln594_2_fu_1441_p3);

assign select_ln580_3_fu_1496_p3 = ((icmp_ln580_3_reg_2716[0:0] == 1'b1) ? 32'd0 : select_ln594_3_fu_1489_p3);

assign select_ln580_4_fu_2356_p3 = ((icmp_ln580_4_reg_2827[0:0] == 1'b1) ? 32'd0 : select_ln594_4_fu_2349_p3);

assign select_ln580_5_fu_2404_p3 = ((icmp_ln580_5_reg_2862[0:0] == 1'b1) ? 32'd0 : select_ln594_5_fu_2397_p3);

assign select_ln580_6_fu_2452_p3 = ((icmp_ln580_6_reg_2897[0:0] == 1'b1) ? 32'd0 : select_ln594_6_fu_2445_p3);

assign select_ln580_7_fu_2500_p3 = ((icmp_ln580_7_reg_2932[0:0] == 1'b1) ? 32'd0 : select_ln594_7_fu_2493_p3);

assign select_ln580_fu_1352_p3 = ((icmp_ln580_reg_2611[0:0] == 1'b1) ? 32'd0 : select_ln594_fu_1345_p3);

assign select_ln590_10_fu_1035_p3 = ((or_ln590_2_fu_1029_p2[0:0] == 1'b1) ? select_ln591_2_fu_1015_p3 : select_ln612_2_fu_980_p3);

assign select_ln590_11_fu_1238_p3 = ((or_ln590_3_fu_1232_p2[0:0] == 1'b1) ? select_ln591_3_fu_1218_p3 : select_ln612_3_fu_1183_p3);

assign select_ln590_12_fu_1705_p3 = ((or_ln590_4_fu_1699_p2[0:0] == 1'b1) ? select_ln591_4_fu_1685_p3 : select_ln612_4_fu_1650_p3);

assign select_ln590_13_fu_1908_p3 = ((or_ln590_5_fu_1902_p2[0:0] == 1'b1) ? select_ln591_5_fu_1888_p3 : select_ln612_5_fu_1853_p3);

assign select_ln590_14_fu_2111_p3 = ((or_ln590_6_fu_2105_p2[0:0] == 1'b1) ? select_ln591_6_fu_2091_p3 : select_ln612_6_fu_2056_p3);

assign select_ln590_15_fu_2314_p3 = ((or_ln590_7_fu_2308_p2[0:0] == 1'b1) ? select_ln591_7_fu_2294_p3 : select_ln612_7_fu_2259_p3);

assign select_ln590_1_fu_727_p3 = ((icmp_ln590_1_fu_709_p2[0:0] == 1'b1) ? add_ln590_1_fu_715_p2 : sub_ln590_1_fu_721_p2);

assign select_ln590_2_fu_930_p3 = ((icmp_ln590_2_fu_912_p2[0:0] == 1'b1) ? add_ln590_2_fu_918_p2 : sub_ln590_2_fu_924_p2);

assign select_ln590_3_fu_1133_p3 = ((icmp_ln590_3_fu_1115_p2[0:0] == 1'b1) ? add_ln590_3_fu_1121_p2 : sub_ln590_3_fu_1127_p2);

assign select_ln590_4_fu_1600_p3 = ((icmp_ln590_4_fu_1582_p2[0:0] == 1'b1) ? add_ln590_4_fu_1588_p2 : sub_ln590_4_fu_1594_p2);

assign select_ln590_5_fu_1803_p3 = ((icmp_ln590_5_fu_1785_p2[0:0] == 1'b1) ? add_ln590_5_fu_1791_p2 : sub_ln590_5_fu_1797_p2);

assign select_ln590_6_fu_2006_p3 = ((icmp_ln590_6_fu_1988_p2[0:0] == 1'b1) ? add_ln590_6_fu_1994_p2 : sub_ln590_6_fu_2000_p2);

assign select_ln590_7_fu_2209_p3 = ((icmp_ln590_7_fu_2191_p2[0:0] == 1'b1) ? add_ln590_7_fu_2197_p2 : sub_ln590_7_fu_2203_p2);

assign select_ln590_8_fu_629_p3 = ((or_ln590_fu_623_p2[0:0] == 1'b1) ? select_ln591_fu_609_p3 : select_ln612_fu_574_p3);

assign select_ln590_9_fu_832_p3 = ((or_ln590_1_fu_826_p2[0:0] == 1'b1) ? select_ln591_1_fu_812_p3 : select_ln612_1_fu_777_p3);

assign select_ln590_fu_524_p3 = ((icmp_ln590_fu_506_p2[0:0] == 1'b1) ? add_ln590_fu_512_p2 : sub_ln590_fu_518_p2);

assign select_ln591_1_fu_812_p3 = ((and_ln591_1_fu_806_p2[0:0] == 1'b1) ? trunc_ln592_1_fu_745_p1 : select_ln597_1_fu_792_p3);

assign select_ln591_2_fu_1015_p3 = ((and_ln591_2_fu_1009_p2[0:0] == 1'b1) ? trunc_ln592_2_fu_948_p1 : select_ln597_2_fu_995_p3);

assign select_ln591_3_fu_1218_p3 = ((and_ln591_3_fu_1212_p2[0:0] == 1'b1) ? trunc_ln592_3_fu_1151_p1 : select_ln597_3_fu_1198_p3);

assign select_ln591_4_fu_1685_p3 = ((and_ln591_4_fu_1679_p2[0:0] == 1'b1) ? trunc_ln592_4_fu_1618_p1 : select_ln597_4_fu_1665_p3);

assign select_ln591_5_fu_1888_p3 = ((and_ln591_5_fu_1882_p2[0:0] == 1'b1) ? trunc_ln592_5_fu_1821_p1 : select_ln597_5_fu_1868_p3);

assign select_ln591_6_fu_2091_p3 = ((and_ln591_6_fu_2085_p2[0:0] == 1'b1) ? trunc_ln592_6_fu_2024_p1 : select_ln597_6_fu_2071_p3);

assign select_ln591_7_fu_2294_p3 = ((and_ln591_7_fu_2288_p2[0:0] == 1'b1) ? trunc_ln592_7_fu_2227_p1 : select_ln597_7_fu_2274_p3);

assign select_ln591_fu_609_p3 = ((and_ln591_fu_603_p2[0:0] == 1'b1) ? trunc_ln592_fu_542_p1 : select_ln597_fu_589_p3);

assign select_ln594_1_fu_1393_p3 = ((and_ln594_3_fu_1388_p2[0:0] == 1'b1) ? trunc_ln595_1_fu_1374_p1 : select_ln590_9_reg_2671);

assign select_ln594_2_fu_1441_p3 = ((and_ln594_5_fu_1436_p2[0:0] == 1'b1) ? trunc_ln595_2_fu_1422_p1 : select_ln590_10_reg_2706);

assign select_ln594_3_fu_1489_p3 = ((and_ln594_7_fu_1484_p2[0:0] == 1'b1) ? trunc_ln595_3_fu_1470_p1 : select_ln590_11_reg_2741);

assign select_ln594_4_fu_2349_p3 = ((and_ln594_9_fu_2344_p2[0:0] == 1'b1) ? trunc_ln595_4_fu_2330_p1 : select_ln590_12_reg_2852);

assign select_ln594_5_fu_2397_p3 = ((and_ln594_11_fu_2392_p2[0:0] == 1'b1) ? trunc_ln595_5_fu_2378_p1 : select_ln590_13_reg_2887);

assign select_ln594_6_fu_2445_p3 = ((and_ln594_13_fu_2440_p2[0:0] == 1'b1) ? trunc_ln595_6_fu_2426_p1 : select_ln590_14_reg_2922);

assign select_ln594_7_fu_2493_p3 = ((and_ln594_15_fu_2488_p2[0:0] == 1'b1) ? trunc_ln595_7_fu_2474_p1 : select_ln590_15_reg_2957);

assign select_ln594_fu_1345_p3 = ((and_ln594_1_fu_1340_p2[0:0] == 1'b1) ? trunc_ln595_fu_1326_p1 : select_ln590_8_reg_2636);

assign select_ln597_1_fu_792_p3 = ((tmp_14_fu_785_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_2_fu_995_p3 = ((tmp_18_fu_988_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_3_fu_1198_p3 = ((tmp_22_fu_1191_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_4_fu_1665_p3 = ((tmp_26_fu_1658_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_5_fu_1868_p3 = ((tmp_30_fu_1861_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_6_fu_2071_p3 = ((tmp_34_fu_2064_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_7_fu_2274_p3 = ((tmp_38_fu_2267_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_fu_589_p3 = ((tmp_10_fu_582_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln612_1_fu_777_p3 = ((icmp_ln612_1_fu_765_p2[0:0] == 1'b1) ? shl_ln613_1_fu_771_p2 : 32'd0);

assign select_ln612_2_fu_980_p3 = ((icmp_ln612_2_fu_968_p2[0:0] == 1'b1) ? shl_ln613_2_fu_974_p2 : 32'd0);

assign select_ln612_3_fu_1183_p3 = ((icmp_ln612_3_fu_1171_p2[0:0] == 1'b1) ? shl_ln613_3_fu_1177_p2 : 32'd0);

assign select_ln612_4_fu_1650_p3 = ((icmp_ln612_4_fu_1638_p2[0:0] == 1'b1) ? shl_ln613_4_fu_1644_p2 : 32'd0);

assign select_ln612_5_fu_1853_p3 = ((icmp_ln612_5_fu_1841_p2[0:0] == 1'b1) ? shl_ln613_5_fu_1847_p2 : 32'd0);

assign select_ln612_6_fu_2056_p3 = ((icmp_ln612_6_fu_2044_p2[0:0] == 1'b1) ? shl_ln613_6_fu_2050_p2 : 32'd0);

assign select_ln612_7_fu_2259_p3 = ((icmp_ln612_7_fu_2247_p2[0:0] == 1'b1) ? shl_ln613_7_fu_2253_p2 : 32'd0);

assign select_ln612_fu_574_p3 = ((icmp_ln612_fu_562_p2[0:0] == 1'b1) ? shl_ln613_fu_568_p2 : 32'd0);

assign sext_ln591_1_fu_735_p1 = select_ln590_1_fu_727_p3;

assign sext_ln591_2_fu_938_p1 = select_ln590_2_fu_930_p3;

assign sext_ln591_3_fu_1141_p1 = select_ln590_3_fu_1133_p3;

assign sext_ln591_4_fu_1608_p1 = select_ln590_4_fu_1600_p3;

assign sext_ln591_5_fu_1811_p1 = select_ln590_5_fu_1803_p3;

assign sext_ln591_6_fu_2014_p1 = select_ln590_6_fu_2006_p3;

assign sext_ln591_7_fu_2217_p1 = select_ln590_7_fu_2209_p3;

assign sext_ln591_fu_532_p1 = select_ln590_fu_524_p3;

assign shl_ln613_1_fu_771_p2 = trunc_ln592_1_fu_745_p1 << sext_ln591_1_fu_735_p1;

assign shl_ln613_2_fu_974_p2 = trunc_ln592_2_fu_948_p1 << sext_ln591_2_fu_938_p1;

assign shl_ln613_3_fu_1177_p2 = trunc_ln592_3_fu_1151_p1 << sext_ln591_3_fu_1141_p1;

assign shl_ln613_4_fu_1644_p2 = trunc_ln592_4_fu_1618_p1 << sext_ln591_4_fu_1608_p1;

assign shl_ln613_5_fu_1847_p2 = trunc_ln592_5_fu_1821_p1 << sext_ln591_5_fu_1811_p1;

assign shl_ln613_6_fu_2050_p2 = trunc_ln592_6_fu_2024_p1 << sext_ln591_6_fu_2014_p1;

assign shl_ln613_7_fu_2253_p2 = trunc_ln592_7_fu_2227_p1 << sext_ln591_7_fu_2217_p1;

assign shl_ln613_fu_568_p2 = trunc_ln592_fu_542_p1 << sext_ln591_fu_532_p1;

assign sub_ln494_1_fu_683_p2 = (54'd0 - zext_ln578_1_fu_679_p1);

assign sub_ln494_2_fu_886_p2 = (54'd0 - zext_ln578_2_fu_882_p1);

assign sub_ln494_3_fu_1089_p2 = (54'd0 - zext_ln578_3_fu_1085_p1);

assign sub_ln494_4_fu_1556_p2 = (54'd0 - zext_ln578_4_fu_1552_p1);

assign sub_ln494_5_fu_1759_p2 = (54'd0 - zext_ln578_5_fu_1755_p1);

assign sub_ln494_6_fu_1962_p2 = (54'd0 - zext_ln578_6_fu_1958_p1);

assign sub_ln494_7_fu_2165_p2 = (54'd0 - zext_ln578_7_fu_2161_p1);

assign sub_ln494_fu_480_p2 = (54'd0 - zext_ln578_fu_476_p1);

assign sub_ln584_1_fu_703_p2 = (12'd1075 - zext_ln494_1_fu_663_p1);

assign sub_ln584_2_fu_906_p2 = (12'd1075 - zext_ln494_2_fu_866_p1);

assign sub_ln584_3_fu_1109_p2 = (12'd1075 - zext_ln494_3_fu_1069_p1);

assign sub_ln584_4_fu_1576_p2 = (12'd1075 - zext_ln494_4_fu_1536_p1);

assign sub_ln584_5_fu_1779_p2 = (12'd1075 - zext_ln494_5_fu_1739_p1);

assign sub_ln584_6_fu_1982_p2 = (12'd1075 - zext_ln494_6_fu_1942_p1);

assign sub_ln584_7_fu_2185_p2 = (12'd1075 - zext_ln494_7_fu_2145_p1);

assign sub_ln584_fu_500_p2 = (12'd1075 - zext_ln494_fu_460_p1);

assign sub_ln590_1_fu_721_p2 = (12'd16 - sub_ln584_1_fu_703_p2);

assign sub_ln590_2_fu_924_p2 = (12'd16 - sub_ln584_2_fu_906_p2);

assign sub_ln590_3_fu_1127_p2 = (12'd16 - sub_ln584_3_fu_1109_p2);

assign sub_ln590_4_fu_1594_p2 = (12'd16 - sub_ln584_4_fu_1576_p2);

assign sub_ln590_5_fu_1797_p2 = (12'd16 - sub_ln584_5_fu_1779_p2);

assign sub_ln590_6_fu_2000_p2 = (12'd16 - sub_ln584_6_fu_1982_p2);

assign sub_ln590_7_fu_2203_p2 = (12'd16 - sub_ln584_7_fu_2185_p2);

assign sub_ln590_fu_518_p2 = (12'd16 - sub_ln584_fu_500_p2);

assign tmp_10_fu_582_p3 = fifoCalcMatrixC_i_0_V_read_reg_2530[32'd31];

assign tmp_11_fu_367_p3 = fifoMatrixCIdx_i_0_V_dout[32'd15];

assign tmp_12_fu_645_p3 = bitcast_ln709_1_fu_637_p1[32'd63];

assign tmp_13_fu_755_p4 = {{select_ln590_1_fu_727_p3[11:5]}};

assign tmp_14_fu_785_p3 = fifoCalcMatrixC_i_1_V_read_reg_2549[32'd31];

assign tmp_15_fu_385_p3 = fifoMatrixCIdx_i_1_V_dout[32'd15];

assign tmp_16_fu_848_p3 = bitcast_ln709_2_fu_840_p1[32'd63];

assign tmp_17_fu_958_p4 = {{select_ln590_2_fu_930_p3[11:5]}};

assign tmp_18_fu_988_p3 = fifoCalcMatrixC_i_2_V_read_reg_2568[32'd31];

assign tmp_19_fu_403_p3 = fifoMatrixCIdx_i_2_V_dout[32'd15];

assign tmp_1_fu_468_p3 = {{1'd1}, {trunc_ln574_fu_464_p1}};

assign tmp_20_fu_1051_p3 = bitcast_ln709_3_fu_1043_p1[32'd63];

assign tmp_21_fu_1161_p4 = {{select_ln590_3_fu_1133_p3[11:5]}};

assign tmp_22_fu_1191_p3 = fifoCalcMatrixC_i_3_V_read_reg_2587[32'd31];

assign tmp_23_fu_421_p3 = fifoMatrixCIdx_i_3_V_dout[32'd15];

assign tmp_24_fu_1518_p3 = bitcast_ln709_4_fu_1510_p1[32'd63];

assign tmp_25_fu_1628_p4 = {{select_ln590_4_fu_1600_p3[11:5]}};

assign tmp_26_fu_1658_p3 = fifoCalcMatrixC_i_4_V_read_reg_2746[32'd31];

assign tmp_27_fu_1251_p3 = fifoMatrixCIdx_i_4_V_dout[32'd15];

assign tmp_28_fu_1721_p3 = bitcast_ln709_5_fu_1713_p1[32'd63];

assign tmp_29_fu_1831_p4 = {{select_ln590_5_fu_1803_p3[11:5]}};

assign tmp_2_fu_671_p3 = {{1'd1}, {trunc_ln574_1_fu_667_p1}};

assign tmp_30_fu_1861_p3 = fifoCalcMatrixC_i_5_V_read_reg_2765[32'd31];

assign tmp_31_fu_1269_p3 = fifoMatrixCIdx_i_5_V_dout[32'd15];

assign tmp_32_fu_1924_p3 = bitcast_ln709_6_fu_1916_p1[32'd63];

assign tmp_33_fu_2034_p4 = {{select_ln590_6_fu_2006_p3[11:5]}};

assign tmp_34_fu_2064_p3 = fifoCalcMatrixC_i_6_V_read_reg_2784[32'd31];

assign tmp_35_fu_1287_p3 = fifoMatrixCIdx_i_6_V_dout[32'd15];

assign tmp_36_fu_2127_p3 = bitcast_ln709_7_fu_2119_p1[32'd63];

assign tmp_37_fu_2237_p4 = {{select_ln590_7_fu_2209_p3[11:5]}};

assign tmp_38_fu_2267_p3 = fifoCalcMatrixC_i_7_V_read_reg_2803[32'd31];

assign tmp_39_fu_1305_p3 = fifoMatrixCIdx_i_7_V_dout[32'd15];

assign tmp_3_fu_874_p3 = {{1'd1}, {trunc_ln574_2_fu_870_p1}};

assign tmp_4_fu_1077_p3 = {{1'd1}, {trunc_ln574_3_fu_1073_p1}};

assign tmp_5_fu_1544_p3 = {{1'd1}, {trunc_ln574_4_fu_1540_p1}};

assign tmp_6_fu_1747_p3 = {{1'd1}, {trunc_ln574_5_fu_1743_p1}};

assign tmp_7_fu_1950_p3 = {{1'd1}, {trunc_ln574_6_fu_1946_p1}};

assign tmp_8_fu_2153_p3 = {{1'd1}, {trunc_ln574_7_fu_2149_p1}};

assign tmp_9_fu_552_p4 = {{select_ln590_fu_524_p3[11:5]}};

assign tmp_fu_442_p3 = bitcast_ln709_fu_434_p1[32'd63];

assign trunc_ln566_1_fu_641_p1 = bitcast_ln709_1_fu_637_p1[62:0];

assign trunc_ln566_2_fu_844_p1 = bitcast_ln709_2_fu_840_p1[62:0];

assign trunc_ln566_3_fu_1047_p1 = bitcast_ln709_3_fu_1043_p1[62:0];

assign trunc_ln566_4_fu_1514_p1 = bitcast_ln709_4_fu_1510_p1[62:0];

assign trunc_ln566_5_fu_1717_p1 = bitcast_ln709_5_fu_1713_p1[62:0];

assign trunc_ln566_6_fu_1920_p1 = bitcast_ln709_6_fu_1916_p1[62:0];

assign trunc_ln566_7_fu_2123_p1 = bitcast_ln709_7_fu_2119_p1[62:0];

assign trunc_ln566_fu_438_p1 = bitcast_ln709_fu_434_p1[62:0];

assign trunc_ln574_1_fu_667_p1 = bitcast_ln709_1_fu_637_p1[51:0];

assign trunc_ln574_2_fu_870_p1 = bitcast_ln709_2_fu_840_p1[51:0];

assign trunc_ln574_3_fu_1073_p1 = bitcast_ln709_3_fu_1043_p1[51:0];

assign trunc_ln574_4_fu_1540_p1 = bitcast_ln709_4_fu_1510_p1[51:0];

assign trunc_ln574_5_fu_1743_p1 = bitcast_ln709_5_fu_1713_p1[51:0];

assign trunc_ln574_6_fu_1946_p1 = bitcast_ln709_6_fu_1916_p1[51:0];

assign trunc_ln574_7_fu_2149_p1 = bitcast_ln709_7_fu_2119_p1[51:0];

assign trunc_ln574_fu_464_p1 = bitcast_ln709_fu_434_p1[51:0];

assign trunc_ln592_1_fu_745_p1 = select_ln579_1_fu_689_p3[31:0];

assign trunc_ln592_2_fu_948_p1 = select_ln579_2_fu_892_p3[31:0];

assign trunc_ln592_3_fu_1151_p1 = select_ln579_3_fu_1095_p3[31:0];

assign trunc_ln592_4_fu_1618_p1 = select_ln579_4_fu_1562_p3[31:0];

assign trunc_ln592_5_fu_1821_p1 = select_ln579_5_fu_1765_p3[31:0];

assign trunc_ln592_6_fu_2024_p1 = select_ln579_6_fu_1968_p3[31:0];

assign trunc_ln592_7_fu_2227_p1 = select_ln579_7_fu_2171_p3[31:0];

assign trunc_ln592_fu_542_p1 = select_ln579_fu_486_p3[31:0];

assign trunc_ln595_1_fu_1374_p1 = ashr_ln595_1_fu_1369_p2[31:0];

assign trunc_ln595_2_fu_1422_p1 = ashr_ln595_2_fu_1417_p2[31:0];

assign trunc_ln595_3_fu_1470_p1 = ashr_ln595_3_fu_1465_p2[31:0];

assign trunc_ln595_4_fu_2330_p1 = ashr_ln595_4_fu_2325_p2[31:0];

assign trunc_ln595_5_fu_2378_p1 = ashr_ln595_5_fu_2373_p2[31:0];

assign trunc_ln595_6_fu_2426_p1 = ashr_ln595_6_fu_2421_p2[31:0];

assign trunc_ln595_7_fu_2474_p1 = ashr_ln595_7_fu_2469_p2[31:0];

assign trunc_ln595_fu_1326_p1 = ashr_ln595_fu_1321_p2[31:0];

assign xor_ln580_1_fu_800_p2 = (icmp_ln580_1_fu_697_p2 ^ 1'd1);

assign xor_ln580_2_fu_1003_p2 = (icmp_ln580_2_fu_900_p2 ^ 1'd1);

assign xor_ln580_3_fu_1206_p2 = (icmp_ln580_3_fu_1103_p2 ^ 1'd1);

assign xor_ln580_4_fu_1673_p2 = (icmp_ln580_4_fu_1570_p2 ^ 1'd1);

assign xor_ln580_5_fu_1876_p2 = (icmp_ln580_5_fu_1773_p2 ^ 1'd1);

assign xor_ln580_6_fu_2079_p2 = (icmp_ln580_6_fu_1976_p2 ^ 1'd1);

assign xor_ln580_7_fu_2282_p2 = (icmp_ln580_7_fu_2179_p2 ^ 1'd1);

assign xor_ln580_fu_597_p2 = (icmp_ln580_fu_494_p2 ^ 1'd1);

assign xor_ln591_1_fu_1378_p2 = (or_ln591_1_reg_2666 ^ 1'd1);

assign xor_ln591_2_fu_1426_p2 = (or_ln591_2_reg_2701 ^ 1'd1);

assign xor_ln591_3_fu_1474_p2 = (or_ln591_3_reg_2736 ^ 1'd1);

assign xor_ln591_4_fu_2334_p2 = (or_ln591_4_reg_2847 ^ 1'd1);

assign xor_ln591_5_fu_2382_p2 = (or_ln591_5_reg_2882 ^ 1'd1);

assign xor_ln591_6_fu_2430_p2 = (or_ln591_6_reg_2917 ^ 1'd1);

assign xor_ln591_7_fu_2478_p2 = (or_ln591_7_reg_2952 ^ 1'd1);

assign xor_ln591_fu_1330_p2 = (or_ln591_reg_2631 ^ 1'd1);

assign zext_ln494_1_fu_663_p1 = p_Result_4_1_fu_653_p4;

assign zext_ln494_2_fu_866_p1 = p_Result_4_2_fu_856_p4;

assign zext_ln494_3_fu_1069_p1 = p_Result_4_3_fu_1059_p4;

assign zext_ln494_4_fu_1536_p1 = p_Result_4_4_fu_1526_p4;

assign zext_ln494_5_fu_1739_p1 = p_Result_4_5_fu_1729_p4;

assign zext_ln494_6_fu_1942_p1 = p_Result_4_6_fu_1932_p4;

assign zext_ln494_7_fu_2145_p1 = p_Result_4_7_fu_2135_p4;

assign zext_ln494_fu_460_p1 = p_Result_4_fu_450_p4;

assign zext_ln573_1_fu_393_p1 = fifoMatrixCIdx_i_1_V_dout;

assign zext_ln573_2_fu_411_p1 = fifoMatrixCIdx_i_2_V_dout;

assign zext_ln573_3_fu_429_p1 = fifoMatrixCIdx_i_3_V_dout;

assign zext_ln573_4_fu_1259_p1 = fifoMatrixCIdx_i_4_V_dout;

assign zext_ln573_5_fu_1277_p1 = fifoMatrixCIdx_i_5_V_dout;

assign zext_ln573_6_fu_1295_p1 = fifoMatrixCIdx_i_6_V_dout;

assign zext_ln573_7_fu_1313_p1 = fifoMatrixCIdx_i_7_V_dout;

assign zext_ln573_fu_375_p1 = fifoMatrixCIdx_i_0_V_dout;

assign zext_ln578_1_fu_679_p1 = tmp_2_fu_671_p3;

assign zext_ln578_2_fu_882_p1 = tmp_3_fu_874_p3;

assign zext_ln578_3_fu_1085_p1 = tmp_4_fu_1077_p3;

assign zext_ln578_4_fu_1552_p1 = tmp_5_fu_1544_p3;

assign zext_ln578_5_fu_1755_p1 = tmp_6_fu_1747_p3;

assign zext_ln578_6_fu_1958_p1 = tmp_7_fu_1950_p3;

assign zext_ln578_7_fu_2161_p1 = tmp_8_fu_2153_p3;

assign zext_ln578_fu_476_p1 = tmp_1_fu_468_p3;

assign zext_ln595_1_fu_1366_p1 = $unsigned(sext_ln591_1_reg_2656);

assign zext_ln595_2_fu_1414_p1 = $unsigned(sext_ln591_2_reg_2691);

assign zext_ln595_3_fu_1462_p1 = $unsigned(sext_ln591_3_reg_2726);

assign zext_ln595_4_fu_2322_p1 = $unsigned(sext_ln591_4_reg_2837);

assign zext_ln595_5_fu_2370_p1 = $unsigned(sext_ln591_5_reg_2872);

assign zext_ln595_6_fu_2418_p1 = $unsigned(sext_ln591_6_reg_2907);

assign zext_ln595_7_fu_2466_p1 = $unsigned(sext_ln591_7_reg_2942);

assign zext_ln595_fu_1318_p1 = $unsigned(sext_ln591_reg_2621);

endmodule //sort_C_sort_C_Pipeline_loop_diff_window_loop_diff_pe
