Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 13 23:45:08 2023
| Host         : Hellgate running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.052        0.000                      0                15868        0.049        0.000                      0                15848       14.750        0.000                       0                  5187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 20.345}     40.690          24.576          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          
sck_in                {0.000 16.000}     32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       22.052        0.000                      0                10058        0.068        0.000                      0                10058       19.845        0.000                       0                  4345  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     2  
sck_in                     24.109        0.000                      0                 5628        0.049        0.000                      0                 5628       14.750        0.000                       0                   839  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sck_in              clk_out1_clk_wiz_0       30.712        0.000                      0                   10                                                                        
clk_out1_clk_wiz_0  sck_in                   39.281        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       33.764        0.000                      0                  115        0.500        0.000                      0                  115  
**async_default**   sck_in              sck_in                   29.638        0.000                      0                   47        0.353        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.052ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op4/soundout_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.819ns  (logic 8.202ns (46.031%)  route 9.617ns (53.969%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 46.512 - 40.690 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.573     6.116    voice2/op4/clk_out1
    RAMB18_X0Y28         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.998 r  voice2/op4/phasecounter_reg_rep_bsel/DOADO[1]
                         net (fo=3, routed)           1.414     8.412    voice2/op4/next_sample[1]
    SLICE_X13Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.536 r  voice2/op4/interpolation0_i_31__15/O
                         net (fo=1, routed)           0.000     8.536    voice2/op4/interpolation0_i_31__15_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.934 r  voice2/op4/interpolation0_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.934    voice2/op4/interpolation0_i_2__15_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.247 r  voice2/op4/interpolation0_i_1__15/O[3]
                         net (fo=12, routed)          2.911    12.158    voice2/op4/interpolation10_out[25]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[13]_P[18])
                                                      3.838    15.996 r  voice2/op4/interpolation0/P[18]
                         net (fo=3, routed)           1.160    17.156    voice2/op4/interpolation0_n_87
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124    17.280 r  voice2/op4/soundout_reg_i_70__15/O
                         net (fo=1, routed)           0.000    17.280    voice2/op4/soundout_reg_i_70__15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.824 r  voice2/op4/soundout_reg_i_56__15/O[2]
                         net (fo=1, routed)           0.786    18.610    voice2/op4/interpolation00_out[3]
    SLICE_X31Y47         LUT2 (Prop_lut2_I1_O)        0.301    18.911 r  voice2/op4/soundout_reg_i_47__15/O
                         net (fo=1, routed)           0.000    18.911    voice2/op4/soundout_reg_i_47__15_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.551 r  voice2/op4/soundout_reg_i_24__15/O[3]
                         net (fo=2, routed)           2.207    21.759    voice2/op4/p_1_in__0_1[11]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    22.065 r  voice2/op4/soundout_reg_i_28__15/O
                         net (fo=1, routed)           0.000    22.065    voice2/op4/soundout_reg_i_28__15_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.578 r  voice2/op4/soundout_reg_i_18__15/CO[3]
                         net (fo=1, routed)           0.000    22.578    voice2/op4/soundout_reg_i_18__15_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.797 r  voice2/op4/soundout_reg_i_17__15/O[0]
                         net (fo=15, routed)          1.138    23.935    voice2/op4/A_2[15]
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.510    46.512    voice2/op4/clk_out1
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/CLK
                         clock pessimism              0.309    46.821    
                         clock uncertainty           -0.301    46.520    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.533    45.987    voice2/op4/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.987    
                         arrival time                         -23.935    
  -------------------------------------------------------------------
                         slack                                 22.052    

Slack (MET) :             22.182ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op4/soundout_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.689ns  (logic 8.202ns (46.367%)  route 9.487ns (53.633%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 46.512 - 40.690 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.573     6.116    voice2/op4/clk_out1
    RAMB18_X0Y28         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.998 r  voice2/op4/phasecounter_reg_rep_bsel/DOADO[1]
                         net (fo=3, routed)           1.414     8.412    voice2/op4/next_sample[1]
    SLICE_X13Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.536 r  voice2/op4/interpolation0_i_31__15/O
                         net (fo=1, routed)           0.000     8.536    voice2/op4/interpolation0_i_31__15_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.934 r  voice2/op4/interpolation0_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.934    voice2/op4/interpolation0_i_2__15_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.247 r  voice2/op4/interpolation0_i_1__15/O[3]
                         net (fo=12, routed)          2.911    12.158    voice2/op4/interpolation10_out[25]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[13]_P[18])
                                                      3.838    15.996 r  voice2/op4/interpolation0/P[18]
                         net (fo=3, routed)           1.160    17.156    voice2/op4/interpolation0_n_87
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124    17.280 r  voice2/op4/soundout_reg_i_70__15/O
                         net (fo=1, routed)           0.000    17.280    voice2/op4/soundout_reg_i_70__15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.824 r  voice2/op4/soundout_reg_i_56__15/O[2]
                         net (fo=1, routed)           0.786    18.610    voice2/op4/interpolation00_out[3]
    SLICE_X31Y47         LUT2 (Prop_lut2_I1_O)        0.301    18.911 r  voice2/op4/soundout_reg_i_47__15/O
                         net (fo=1, routed)           0.000    18.911    voice2/op4/soundout_reg_i_47__15_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.551 r  voice2/op4/soundout_reg_i_24__15/O[3]
                         net (fo=2, routed)           2.207    21.759    voice2/op4/p_1_in__0_1[11]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    22.065 r  voice2/op4/soundout_reg_i_28__15/O
                         net (fo=1, routed)           0.000    22.065    voice2/op4/soundout_reg_i_28__15_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.578 r  voice2/op4/soundout_reg_i_18__15/CO[3]
                         net (fo=1, routed)           0.000    22.578    voice2/op4/soundout_reg_i_18__15_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.797 r  voice2/op4/soundout_reg_i_17__15/O[0]
                         net (fo=15, routed)          1.009    23.805    voice2/op4/A_2[15]
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.510    46.512    voice2/op4/clk_out1
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/CLK
                         clock pessimism              0.309    46.821    
                         clock uncertainty           -0.301    46.520    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.533    45.987    voice2/op4/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.987    
                         arrival time                         -23.805    
  -------------------------------------------------------------------
                         slack                                 22.182    

Slack (MET) :             22.182ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op4/soundout_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.689ns  (logic 8.202ns (46.367%)  route 9.487ns (53.633%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 46.512 - 40.690 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.573     6.116    voice2/op4/clk_out1
    RAMB18_X0Y28         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.998 r  voice2/op4/phasecounter_reg_rep_bsel/DOADO[1]
                         net (fo=3, routed)           1.414     8.412    voice2/op4/next_sample[1]
    SLICE_X13Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.536 r  voice2/op4/interpolation0_i_31__15/O
                         net (fo=1, routed)           0.000     8.536    voice2/op4/interpolation0_i_31__15_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.934 r  voice2/op4/interpolation0_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.934    voice2/op4/interpolation0_i_2__15_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.247 r  voice2/op4/interpolation0_i_1__15/O[3]
                         net (fo=12, routed)          2.911    12.158    voice2/op4/interpolation10_out[25]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[13]_P[18])
                                                      3.838    15.996 r  voice2/op4/interpolation0/P[18]
                         net (fo=3, routed)           1.160    17.156    voice2/op4/interpolation0_n_87
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124    17.280 r  voice2/op4/soundout_reg_i_70__15/O
                         net (fo=1, routed)           0.000    17.280    voice2/op4/soundout_reg_i_70__15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.824 r  voice2/op4/soundout_reg_i_56__15/O[2]
                         net (fo=1, routed)           0.786    18.610    voice2/op4/interpolation00_out[3]
    SLICE_X31Y47         LUT2 (Prop_lut2_I1_O)        0.301    18.911 r  voice2/op4/soundout_reg_i_47__15/O
                         net (fo=1, routed)           0.000    18.911    voice2/op4/soundout_reg_i_47__15_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.551 r  voice2/op4/soundout_reg_i_24__15/O[3]
                         net (fo=2, routed)           2.207    21.759    voice2/op4/p_1_in__0_1[11]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    22.065 r  voice2/op4/soundout_reg_i_28__15/O
                         net (fo=1, routed)           0.000    22.065    voice2/op4/soundout_reg_i_28__15_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.578 r  voice2/op4/soundout_reg_i_18__15/CO[3]
                         net (fo=1, routed)           0.000    22.578    voice2/op4/soundout_reg_i_18__15_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.797 r  voice2/op4/soundout_reg_i_17__15/O[0]
                         net (fo=15, routed)          1.009    23.805    voice2/op4/A_2[15]
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.510    46.512    voice2/op4/clk_out1
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/CLK
                         clock pessimism              0.309    46.821    
                         clock uncertainty           -0.301    46.520    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.533    45.987    voice2/op4/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.987    
                         arrival time                         -23.805    
  -------------------------------------------------------------------
                         slack                                 22.182    

Slack (MET) :             22.182ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op4/soundout_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.689ns  (logic 8.202ns (46.367%)  route 9.487ns (53.633%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 46.512 - 40.690 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.573     6.116    voice2/op4/clk_out1
    RAMB18_X0Y28         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.998 r  voice2/op4/phasecounter_reg_rep_bsel/DOADO[1]
                         net (fo=3, routed)           1.414     8.412    voice2/op4/next_sample[1]
    SLICE_X13Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.536 r  voice2/op4/interpolation0_i_31__15/O
                         net (fo=1, routed)           0.000     8.536    voice2/op4/interpolation0_i_31__15_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.934 r  voice2/op4/interpolation0_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.934    voice2/op4/interpolation0_i_2__15_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.247 r  voice2/op4/interpolation0_i_1__15/O[3]
                         net (fo=12, routed)          2.911    12.158    voice2/op4/interpolation10_out[25]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[13]_P[18])
                                                      3.838    15.996 r  voice2/op4/interpolation0/P[18]
                         net (fo=3, routed)           1.160    17.156    voice2/op4/interpolation0_n_87
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124    17.280 r  voice2/op4/soundout_reg_i_70__15/O
                         net (fo=1, routed)           0.000    17.280    voice2/op4/soundout_reg_i_70__15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.824 r  voice2/op4/soundout_reg_i_56__15/O[2]
                         net (fo=1, routed)           0.786    18.610    voice2/op4/interpolation00_out[3]
    SLICE_X31Y47         LUT2 (Prop_lut2_I1_O)        0.301    18.911 r  voice2/op4/soundout_reg_i_47__15/O
                         net (fo=1, routed)           0.000    18.911    voice2/op4/soundout_reg_i_47__15_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.551 r  voice2/op4/soundout_reg_i_24__15/O[3]
                         net (fo=2, routed)           2.207    21.759    voice2/op4/p_1_in__0_1[11]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    22.065 r  voice2/op4/soundout_reg_i_28__15/O
                         net (fo=1, routed)           0.000    22.065    voice2/op4/soundout_reg_i_28__15_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.578 r  voice2/op4/soundout_reg_i_18__15/CO[3]
                         net (fo=1, routed)           0.000    22.578    voice2/op4/soundout_reg_i_18__15_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.797 r  voice2/op4/soundout_reg_i_17__15/O[0]
                         net (fo=15, routed)          1.009    23.805    voice2/op4/A_2[15]
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.510    46.512    voice2/op4/clk_out1
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/CLK
                         clock pessimism              0.309    46.821    
                         clock uncertainty           -0.301    46.520    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.533    45.987    voice2/op4/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.987    
                         arrival time                         -23.805    
  -------------------------------------------------------------------
                         slack                                 22.182    

Slack (MET) :             22.188ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op4/soundout_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 8.202ns (46.383%)  route 9.481ns (53.617%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 46.512 - 40.690 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.573     6.116    voice2/op4/clk_out1
    RAMB18_X0Y28         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.998 r  voice2/op4/phasecounter_reg_rep_bsel/DOADO[1]
                         net (fo=3, routed)           1.414     8.412    voice2/op4/next_sample[1]
    SLICE_X13Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.536 r  voice2/op4/interpolation0_i_31__15/O
                         net (fo=1, routed)           0.000     8.536    voice2/op4/interpolation0_i_31__15_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.934 r  voice2/op4/interpolation0_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.934    voice2/op4/interpolation0_i_2__15_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.247 r  voice2/op4/interpolation0_i_1__15/O[3]
                         net (fo=12, routed)          2.911    12.158    voice2/op4/interpolation10_out[25]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[13]_P[18])
                                                      3.838    15.996 r  voice2/op4/interpolation0/P[18]
                         net (fo=3, routed)           1.160    17.156    voice2/op4/interpolation0_n_87
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124    17.280 r  voice2/op4/soundout_reg_i_70__15/O
                         net (fo=1, routed)           0.000    17.280    voice2/op4/soundout_reg_i_70__15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.824 r  voice2/op4/soundout_reg_i_56__15/O[2]
                         net (fo=1, routed)           0.786    18.610    voice2/op4/interpolation00_out[3]
    SLICE_X31Y47         LUT2 (Prop_lut2_I1_O)        0.301    18.911 r  voice2/op4/soundout_reg_i_47__15/O
                         net (fo=1, routed)           0.000    18.911    voice2/op4/soundout_reg_i_47__15_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.551 r  voice2/op4/soundout_reg_i_24__15/O[3]
                         net (fo=2, routed)           2.207    21.759    voice2/op4/p_1_in__0_1[11]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    22.065 r  voice2/op4/soundout_reg_i_28__15/O
                         net (fo=1, routed)           0.000    22.065    voice2/op4/soundout_reg_i_28__15_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.578 r  voice2/op4/soundout_reg_i_18__15/CO[3]
                         net (fo=1, routed)           0.000    22.578    voice2/op4/soundout_reg_i_18__15_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.797 r  voice2/op4/soundout_reg_i_17__15/O[0]
                         net (fo=15, routed)          1.003    23.799    voice2/op4/A_2[15]
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.510    46.512    voice2/op4/clk_out1
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/CLK
                         clock pessimism              0.309    46.821    
                         clock uncertainty           -0.301    46.520    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.533    45.987    voice2/op4/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.987    
                         arrival time                         -23.799    
  -------------------------------------------------------------------
                         slack                                 22.188    

Slack (MET) :             22.192ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op4/soundout_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 8.202ns (46.395%)  route 9.476ns (53.605%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 46.512 - 40.690 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.573     6.116    voice2/op4/clk_out1
    RAMB18_X0Y28         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.998 r  voice2/op4/phasecounter_reg_rep_bsel/DOADO[1]
                         net (fo=3, routed)           1.414     8.412    voice2/op4/next_sample[1]
    SLICE_X13Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.536 r  voice2/op4/interpolation0_i_31__15/O
                         net (fo=1, routed)           0.000     8.536    voice2/op4/interpolation0_i_31__15_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.934 r  voice2/op4/interpolation0_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.934    voice2/op4/interpolation0_i_2__15_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.247 r  voice2/op4/interpolation0_i_1__15/O[3]
                         net (fo=12, routed)          2.911    12.158    voice2/op4/interpolation10_out[25]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[13]_P[18])
                                                      3.838    15.996 r  voice2/op4/interpolation0/P[18]
                         net (fo=3, routed)           1.160    17.156    voice2/op4/interpolation0_n_87
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124    17.280 r  voice2/op4/soundout_reg_i_70__15/O
                         net (fo=1, routed)           0.000    17.280    voice2/op4/soundout_reg_i_70__15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.824 r  voice2/op4/soundout_reg_i_56__15/O[2]
                         net (fo=1, routed)           0.786    18.610    voice2/op4/interpolation00_out[3]
    SLICE_X31Y47         LUT2 (Prop_lut2_I1_O)        0.301    18.911 r  voice2/op4/soundout_reg_i_47__15/O
                         net (fo=1, routed)           0.000    18.911    voice2/op4/soundout_reg_i_47__15_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.551 r  voice2/op4/soundout_reg_i_24__15/O[3]
                         net (fo=2, routed)           2.207    21.759    voice2/op4/p_1_in__0_1[11]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    22.065 r  voice2/op4/soundout_reg_i_28__15/O
                         net (fo=1, routed)           0.000    22.065    voice2/op4/soundout_reg_i_28__15_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.578 r  voice2/op4/soundout_reg_i_18__15/CO[3]
                         net (fo=1, routed)           0.000    22.578    voice2/op4/soundout_reg_i_18__15_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.797 r  voice2/op4/soundout_reg_i_17__15/O[0]
                         net (fo=15, routed)          0.998    23.795    voice2/op4/A_2[15]
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.510    46.512    voice2/op4/clk_out1
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/CLK
                         clock pessimism              0.309    46.821    
                         clock uncertainty           -0.301    46.520    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.533    45.987    voice2/op4/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.987    
                         arrival time                         -23.795    
  -------------------------------------------------------------------
                         slack                                 22.192    

Slack (MET) :             22.315ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op4/soundout_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.556ns  (logic 8.202ns (46.720%)  route 9.354ns (53.280%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 46.512 - 40.690 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.573     6.116    voice2/op4/clk_out1
    RAMB18_X0Y28         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.998 r  voice2/op4/phasecounter_reg_rep_bsel/DOADO[1]
                         net (fo=3, routed)           1.414     8.412    voice2/op4/next_sample[1]
    SLICE_X13Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.536 r  voice2/op4/interpolation0_i_31__15/O
                         net (fo=1, routed)           0.000     8.536    voice2/op4/interpolation0_i_31__15_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.934 r  voice2/op4/interpolation0_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.934    voice2/op4/interpolation0_i_2__15_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.247 r  voice2/op4/interpolation0_i_1__15/O[3]
                         net (fo=12, routed)          2.911    12.158    voice2/op4/interpolation10_out[25]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[13]_P[18])
                                                      3.838    15.996 r  voice2/op4/interpolation0/P[18]
                         net (fo=3, routed)           1.160    17.156    voice2/op4/interpolation0_n_87
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124    17.280 r  voice2/op4/soundout_reg_i_70__15/O
                         net (fo=1, routed)           0.000    17.280    voice2/op4/soundout_reg_i_70__15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.824 r  voice2/op4/soundout_reg_i_56__15/O[2]
                         net (fo=1, routed)           0.786    18.610    voice2/op4/interpolation00_out[3]
    SLICE_X31Y47         LUT2 (Prop_lut2_I1_O)        0.301    18.911 r  voice2/op4/soundout_reg_i_47__15/O
                         net (fo=1, routed)           0.000    18.911    voice2/op4/soundout_reg_i_47__15_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.551 r  voice2/op4/soundout_reg_i_24__15/O[3]
                         net (fo=2, routed)           2.207    21.759    voice2/op4/p_1_in__0_1[11]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    22.065 r  voice2/op4/soundout_reg_i_28__15/O
                         net (fo=1, routed)           0.000    22.065    voice2/op4/soundout_reg_i_28__15_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.578 r  voice2/op4/soundout_reg_i_18__15/CO[3]
                         net (fo=1, routed)           0.000    22.578    voice2/op4/soundout_reg_i_18__15_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.797 r  voice2/op4/soundout_reg_i_17__15/O[0]
                         net (fo=15, routed)          0.875    23.672    voice2/op4/A_2[15]
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.510    46.512    voice2/op4/clk_out1
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/CLK
                         clock pessimism              0.309    46.821    
                         clock uncertainty           -0.301    46.520    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.533    45.987    voice2/op4/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.987    
                         arrival time                         -23.672    
  -------------------------------------------------------------------
                         slack                                 22.315    

Slack (MET) :             22.328ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op4/soundout_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.543ns  (logic 8.202ns (46.753%)  route 9.341ns (53.247%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 46.512 - 40.690 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.573     6.116    voice2/op4/clk_out1
    RAMB18_X0Y28         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.998 r  voice2/op4/phasecounter_reg_rep_bsel/DOADO[1]
                         net (fo=3, routed)           1.414     8.412    voice2/op4/next_sample[1]
    SLICE_X13Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.536 r  voice2/op4/interpolation0_i_31__15/O
                         net (fo=1, routed)           0.000     8.536    voice2/op4/interpolation0_i_31__15_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.934 r  voice2/op4/interpolation0_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.934    voice2/op4/interpolation0_i_2__15_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.247 r  voice2/op4/interpolation0_i_1__15/O[3]
                         net (fo=12, routed)          2.911    12.158    voice2/op4/interpolation10_out[25]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[13]_P[18])
                                                      3.838    15.996 r  voice2/op4/interpolation0/P[18]
                         net (fo=3, routed)           1.160    17.156    voice2/op4/interpolation0_n_87
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124    17.280 r  voice2/op4/soundout_reg_i_70__15/O
                         net (fo=1, routed)           0.000    17.280    voice2/op4/soundout_reg_i_70__15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.824 r  voice2/op4/soundout_reg_i_56__15/O[2]
                         net (fo=1, routed)           0.786    18.610    voice2/op4/interpolation00_out[3]
    SLICE_X31Y47         LUT2 (Prop_lut2_I1_O)        0.301    18.911 r  voice2/op4/soundout_reg_i_47__15/O
                         net (fo=1, routed)           0.000    18.911    voice2/op4/soundout_reg_i_47__15_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.551 r  voice2/op4/soundout_reg_i_24__15/O[3]
                         net (fo=2, routed)           2.207    21.759    voice2/op4/p_1_in__0_1[11]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    22.065 r  voice2/op4/soundout_reg_i_28__15/O
                         net (fo=1, routed)           0.000    22.065    voice2/op4/soundout_reg_i_28__15_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.578 r  voice2/op4/soundout_reg_i_18__15/CO[3]
                         net (fo=1, routed)           0.000    22.578    voice2/op4/soundout_reg_i_18__15_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.797 r  voice2/op4/soundout_reg_i_17__15/O[0]
                         net (fo=15, routed)          0.863    23.659    voice2/op4/A_2[15]
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.510    46.512    voice2/op4/clk_out1
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/CLK
                         clock pessimism              0.309    46.821    
                         clock uncertainty           -0.301    46.520    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.533    45.987    voice2/op4/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.987    
                         arrival time                         -23.659    
  -------------------------------------------------------------------
                         slack                                 22.328    

Slack (MET) :             22.328ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op4/soundout_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.543ns  (logic 8.202ns (46.753%)  route 9.341ns (53.247%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 46.512 - 40.690 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.573     6.116    voice2/op4/clk_out1
    RAMB18_X0Y28         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.998 r  voice2/op4/phasecounter_reg_rep_bsel/DOADO[1]
                         net (fo=3, routed)           1.414     8.412    voice2/op4/next_sample[1]
    SLICE_X13Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.536 r  voice2/op4/interpolation0_i_31__15/O
                         net (fo=1, routed)           0.000     8.536    voice2/op4/interpolation0_i_31__15_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.934 r  voice2/op4/interpolation0_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.934    voice2/op4/interpolation0_i_2__15_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.247 r  voice2/op4/interpolation0_i_1__15/O[3]
                         net (fo=12, routed)          2.911    12.158    voice2/op4/interpolation10_out[25]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[13]_P[18])
                                                      3.838    15.996 r  voice2/op4/interpolation0/P[18]
                         net (fo=3, routed)           1.160    17.156    voice2/op4/interpolation0_n_87
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124    17.280 r  voice2/op4/soundout_reg_i_70__15/O
                         net (fo=1, routed)           0.000    17.280    voice2/op4/soundout_reg_i_70__15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.824 r  voice2/op4/soundout_reg_i_56__15/O[2]
                         net (fo=1, routed)           0.786    18.610    voice2/op4/interpolation00_out[3]
    SLICE_X31Y47         LUT2 (Prop_lut2_I1_O)        0.301    18.911 r  voice2/op4/soundout_reg_i_47__15/O
                         net (fo=1, routed)           0.000    18.911    voice2/op4/soundout_reg_i_47__15_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.551 r  voice2/op4/soundout_reg_i_24__15/O[3]
                         net (fo=2, routed)           2.207    21.759    voice2/op4/p_1_in__0_1[11]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    22.065 r  voice2/op4/soundout_reg_i_28__15/O
                         net (fo=1, routed)           0.000    22.065    voice2/op4/soundout_reg_i_28__15_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.578 r  voice2/op4/soundout_reg_i_18__15/CO[3]
                         net (fo=1, routed)           0.000    22.578    voice2/op4/soundout_reg_i_18__15_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.797 r  voice2/op4/soundout_reg_i_17__15/O[0]
                         net (fo=15, routed)          0.863    23.659    voice2/op4/A_2[15]
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.510    46.512    voice2/op4/clk_out1
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/CLK
                         clock pessimism              0.309    46.821    
                         clock uncertainty           -0.301    46.520    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.533    45.987    voice2/op4/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.987    
                         arrival time                         -23.659    
  -------------------------------------------------------------------
                         slack                                 22.328    

Slack (MET) :             22.328ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op4/soundout_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.543ns  (logic 8.202ns (46.753%)  route 9.341ns (53.247%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 46.512 - 40.690 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.573     6.116    voice2/op4/clk_out1
    RAMB18_X0Y28         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.998 r  voice2/op4/phasecounter_reg_rep_bsel/DOADO[1]
                         net (fo=3, routed)           1.414     8.412    voice2/op4/next_sample[1]
    SLICE_X13Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.536 r  voice2/op4/interpolation0_i_31__15/O
                         net (fo=1, routed)           0.000     8.536    voice2/op4/interpolation0_i_31__15_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.934 r  voice2/op4/interpolation0_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.934    voice2/op4/interpolation0_i_2__15_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.247 r  voice2/op4/interpolation0_i_1__15/O[3]
                         net (fo=12, routed)          2.911    12.158    voice2/op4/interpolation10_out[25]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[13]_P[18])
                                                      3.838    15.996 r  voice2/op4/interpolation0/P[18]
                         net (fo=3, routed)           1.160    17.156    voice2/op4/interpolation0_n_87
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124    17.280 r  voice2/op4/soundout_reg_i_70__15/O
                         net (fo=1, routed)           0.000    17.280    voice2/op4/soundout_reg_i_70__15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.824 r  voice2/op4/soundout_reg_i_56__15/O[2]
                         net (fo=1, routed)           0.786    18.610    voice2/op4/interpolation00_out[3]
    SLICE_X31Y47         LUT2 (Prop_lut2_I1_O)        0.301    18.911 r  voice2/op4/soundout_reg_i_47__15/O
                         net (fo=1, routed)           0.000    18.911    voice2/op4/soundout_reg_i_47__15_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.551 r  voice2/op4/soundout_reg_i_24__15/O[3]
                         net (fo=2, routed)           2.207    21.759    voice2/op4/p_1_in__0_1[11]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    22.065 r  voice2/op4/soundout_reg_i_28__15/O
                         net (fo=1, routed)           0.000    22.065    voice2/op4/soundout_reg_i_28__15_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.578 r  voice2/op4/soundout_reg_i_18__15/CO[3]
                         net (fo=1, routed)           0.000    22.578    voice2/op4/soundout_reg_i_18__15_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.797 r  voice2/op4/soundout_reg_i_17__15/O[0]
                         net (fo=15, routed)          0.863    23.659    voice2/op4/A_2[15]
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.510    46.512    voice2/op4/clk_out1
    DSP48_X0Y31          DSP48E1                                      r  voice2/op4/soundout_reg/CLK
                         clock pessimism              0.309    46.821    
                         clock uncertainty           -0.301    46.520    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.533    45.987    voice2/op4/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.987    
                         arrival time                         -23.659    
  -------------------------------------------------------------------
                         slack                                 22.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 synth_params_reg[68][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/adsr_amp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.924%)  route 0.218ns (51.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.565     1.800    clk24
    SLICE_X30Y46         FDRE                                         r  synth_params_reg[68][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.964 r  synth_params_reg[68][2]/Q
                         net (fo=3, routed)           0.218     2.182    voice2/op5/adsr_amp_reg[31]_0[2]
    SLICE_X31Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.227 r  voice2/op5/adsr_amp[2]_i_1__16/O
                         net (fo=1, routed)           0.000     2.227    voice2/op5/adsr_amp[2]_i_1__16_n_0
    SLICE_X31Y51         FDRE                                         r  voice2/op5/adsr_amp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.832     2.344    voice2/op5/clk_out1
    SLICE_X31Y51         FDRE                                         r  voice2/op5/adsr_amp_reg[2]/C
                         clock pessimism             -0.277     2.067    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.092     2.159    voice2/op5/adsr_amp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.553     1.788    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y31         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.279     2.208    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[7]
    SLICE_X15Y31         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.823     2.335    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X15Y31         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.282     2.053    
    SLICE_X15Y31         FDCE (Hold_fdce_C_D)         0.066     2.119    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 voice0/op5/phasecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op5/fract_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.089%)  route 0.298ns (67.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.557     1.792    voice0/op5/clk_out1
    SLICE_X16Y58         FDRE                                         r  voice0/op5/phasecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  voice0/op5/phasecounter_reg/Q
                         net (fo=1, routed)           0.298     2.231    voice0/op5/phasecounter_reg__0
    SLICE_X20Y49         FDRE                                         r  voice0/op5/fract_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.833     2.345    voice0/op5/clk_out1
    SLICE_X20Y49         FDRE                                         r  voice0/op5/fract_reg/C
                         clock pessimism             -0.277     2.068    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.066     2.134    voice0/op5/fract_reg
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 synth_params_reg[23][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op0/adsr_amp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.552     1.787    clk24
    SLICE_X33Y25         FDRE                                         r  synth_params_reg[23][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  synth_params_reg[23][18]/Q
                         net (fo=3, routed)           0.066     1.994    voice0/op0/adsr_amp_reg[31]_0[18]
    SLICE_X32Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.039 r  voice0/op0/adsr_amp[18]_i_1/O
                         net (fo=1, routed)           0.000     2.039    voice0/op0/adsr_amp[18]_i_1_n_0
    SLICE_X32Y25         FDRE                                         r  voice0/op0/adsr_amp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.819     2.331    voice0/op0/clk_out1
    SLICE_X32Y25         FDRE                                         r  voice0/op0/adsr_amp_reg[18]/C
                         clock pessimism             -0.531     1.800    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.121     1.921    voice0/op0/adsr_amp_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 synth_params_reg[68][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/adsr_amp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.728%)  route 0.294ns (61.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.565     1.800    clk24
    SLICE_X29Y48         FDRE                                         r  synth_params_reg[68][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.941 r  synth_params_reg[68][11]/Q
                         net (fo=3, routed)           0.294     2.235    voice2/op5/adsr_amp_reg[31]_0[11]
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.280 r  voice2/op5/adsr_amp[11]_i_1__16/O
                         net (fo=1, routed)           0.000     2.280    voice2/op5/adsr_amp[11]_i_1__16_n_0
    SLICE_X31Y50         FDRE                                         r  voice2/op5/adsr_amp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.832     2.344    voice2/op5/clk_out1
    SLICE_X31Y50         FDRE                                         r  voice2/op5/adsr_amp_reg[11]/C
                         clock pessimism             -0.277     2.067    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.092     2.159    voice2/op5/adsr_amp_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.556     1.791    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y36         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.988    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X17Y36         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.826     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y36         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.547     1.791    
    SLICE_X17Y36         FDRE (Hold_fdre_C_D)         0.075     1.866    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.556     1.791    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X19Y35         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.988    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X19Y35         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.826     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X19Y35         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.547     1.791    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.075     1.866    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.590     1.825    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.966 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     2.022    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X35Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.861     2.373    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.548     1.825    
    SLICE_X35Y39         FDPE (Hold_fdpe_C_D)         0.075     1.900    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.553     1.788    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X19Y31         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.985    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X19Y31         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.822     2.334    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X19Y31         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.546     1.788    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.075     1.863    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.555     1.790    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X19Y33         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.987    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X19Y33         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.824     2.336    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X19Y33         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.546     1.790    
    SLICE_X19Y33         FDRE (Hold_fdre_C_D)         0.075     1.865    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { audio_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X0Y23      voice0/op3/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y25      voice2/op1/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y8       voice1/op1/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X0Y18      voice0/op1/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y29      voice2/op0/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y24      voice2/op5/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y9       voice1/op0/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X0Y31      voice2/op4/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X0Y12      voice1/op5/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X0Y13      voice1/op2/soundout_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.690      172.670    MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X0Y66      channel1/lrck_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X1Y68      channel1/lrck_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X1Y68      channel1/lrck_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X1Y68      channel1/lrck_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y60      voice0/op3/phasecounter_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y56      voice0/op3/phasecounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y58      voice0/op3/phasecounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X1Y66      channel1/lrck_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X1Y66      channel1/lrck_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X1Y66      channel1/lrck_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y69      channel1/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y69      channel1/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y69      channel1/bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y69      channel1/bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X0Y66      channel1/lrck_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X25Y69     voice2/op1/phasecounter_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X25Y65     voice2/op1/phasecounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X25Y67     voice2/op1/phasecounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X1Y66      channel1/lrck_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X1Y66      channel1/lrck_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { audio_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sck_in
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       24.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.109ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 0.478ns (6.202%)  route 7.229ns (93.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 36.836 - 32.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.554     5.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.706 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         7.229    12.934    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/ADDRD0
    SLICE_X36Y46         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.514    36.836    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/WCLK
    SLICE_X36Y46         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMA/CLK
                         clock pessimism              0.359    37.196    
                         clock uncertainty           -0.035    37.160    
    SLICE_X36Y46         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.117    37.043    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         37.043    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                 24.109    

Slack (MET) :             24.109ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 0.478ns (6.202%)  route 7.229ns (93.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 36.836 - 32.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.554     5.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.706 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         7.229    12.934    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/ADDRD0
    SLICE_X36Y46         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.514    36.836    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/WCLK
    SLICE_X36Y46         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMB/CLK
                         clock pessimism              0.359    37.196    
                         clock uncertainty           -0.035    37.160    
    SLICE_X36Y46         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.117    37.043    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         37.043    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                 24.109    

Slack (MET) :             24.109ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 0.478ns (6.202%)  route 7.229ns (93.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 36.836 - 32.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.554     5.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.706 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         7.229    12.934    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/ADDRD0
    SLICE_X36Y46         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.514    36.836    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/WCLK
    SLICE_X36Y46         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMC/CLK
                         clock pessimism              0.359    37.196    
                         clock uncertainty           -0.035    37.160    
    SLICE_X36Y46         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.117    37.043    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMC
  -------------------------------------------------------------------
                         required time                         37.043    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                 24.109    

Slack (MET) :             24.109ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 0.478ns (6.202%)  route 7.229ns (93.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 36.836 - 32.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.554     5.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.706 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         7.229    12.934    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/ADDRD0
    SLICE_X36Y46         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.514    36.836    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/WCLK
    SLICE_X36Y46         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMD/CLK
                         clock pessimism              0.359    37.196    
                         clock uncertainty           -0.035    37.160    
    SLICE_X36Y46         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.117    37.043    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_15_17/RAMD
  -------------------------------------------------------------------
                         required time                         37.043    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                 24.109    

Slack (MET) :             24.250ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 0.478ns (6.318%)  route 7.088ns (93.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 36.836 - 32.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.554     5.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.706 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         7.088    12.793    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/ADDRD0
    SLICE_X36Y45         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.514    36.836    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/WCLK
    SLICE_X36Y45         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMA/CLK
                         clock pessimism              0.359    37.196    
                         clock uncertainty           -0.035    37.160    
    SLICE_X36Y45         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.117    37.043    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         37.043    
                         arrival time                         -12.793    
  -------------------------------------------------------------------
                         slack                                 24.250    

Slack (MET) :             24.250ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 0.478ns (6.318%)  route 7.088ns (93.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 36.836 - 32.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.554     5.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.706 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         7.088    12.793    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/ADDRD0
    SLICE_X36Y45         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.514    36.836    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/WCLK
    SLICE_X36Y45         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMB/CLK
                         clock pessimism              0.359    37.196    
                         clock uncertainty           -0.035    37.160    
    SLICE_X36Y45         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.117    37.043    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         37.043    
                         arrival time                         -12.793    
  -------------------------------------------------------------------
                         slack                                 24.250    

Slack (MET) :             24.250ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 0.478ns (6.318%)  route 7.088ns (93.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 36.836 - 32.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.554     5.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.706 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         7.088    12.793    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/ADDRD0
    SLICE_X36Y45         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.514    36.836    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/WCLK
    SLICE_X36Y45         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMC/CLK
                         clock pessimism              0.359    37.196    
                         clock uncertainty           -0.035    37.160    
    SLICE_X36Y45         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.117    37.043    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMC
  -------------------------------------------------------------------
                         required time                         37.043    
                         arrival time                         -12.793    
  -------------------------------------------------------------------
                         slack                                 24.250    

Slack (MET) :             24.250ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 0.478ns (6.318%)  route 7.088ns (93.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 36.836 - 32.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.554     5.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.706 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         7.088    12.793    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/ADDRD0
    SLICE_X36Y45         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.514    36.836    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/WCLK
    SLICE_X36Y45         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMD/CLK
                         clock pessimism              0.359    37.196    
                         clock uncertainty           -0.035    37.160    
    SLICE_X36Y45         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.117    37.043    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_15_17/RAMD
  -------------------------------------------------------------------
                         required time                         37.043    
                         arrival time                         -12.793    
  -------------------------------------------------------------------
                         slack                                 24.250    

Slack (MET) :             24.514ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_12_14/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.478ns (6.547%)  route 6.823ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 36.835 - 32.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.554     5.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.706 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         6.823    12.528    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_12_14/ADDRD0
    SLICE_X36Y42         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_12_14/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.513    36.835    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_12_14/WCLK
    SLICE_X36Y42         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_12_14/RAMA/CLK
                         clock pessimism              0.359    37.195    
                         clock uncertainty           -0.035    37.159    
    SLICE_X36Y42         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.117    37.042    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         37.042    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                 24.514    

Slack (MET) :             24.514ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_12_14/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.478ns (6.547%)  route 6.823ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 36.835 - 32.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.554     5.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.706 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         6.823    12.528    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_12_14/ADDRD0
    SLICE_X36Y42         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_12_14/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.513    36.835    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_12_14/WCLK
    SLICE_X36Y42         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_12_14/RAMB/CLK
                         clock pessimism              0.359    37.195    
                         clock uncertainty           -0.035    37.159    
    SLICE_X36Y42         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.117    37.042    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         37.042    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                 24.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_768_831_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.553     1.708    cmd_input/sck_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  cmd_input/spi_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     1.849 r  cmd_input/spi_data_reg[0]/Q
                         net (fo=17, routed)          0.068     1.917    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_768_831_0_2/DIA
    SLICE_X10Y28         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_768_831_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.820     2.294    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_768_831_0_2/WCLK
    SLICE_X10Y28         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_768_831_0_2/RAMA/CLK
                         clock pessimism             -0.573     1.721    
    SLICE_X10Y28         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.868    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_768_831_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.254%)  route 0.248ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.556     1.711    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDCE (Prop_fdce_C_Q)         0.141     1.852 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/Q
                         net (fo=256, routed)         0.248     2.100    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/ADDRD1
    SLICE_X18Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.825     2.299    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/WCLK
    SLICE_X18Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMA/CLK
                         clock pessimism             -0.574     1.725    
    SLICE_X18Y34         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.034    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.254%)  route 0.248ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.556     1.711    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDCE (Prop_fdce_C_Q)         0.141     1.852 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/Q
                         net (fo=256, routed)         0.248     2.100    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/ADDRD1
    SLICE_X18Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.825     2.299    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/WCLK
    SLICE_X18Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMB/CLK
                         clock pessimism             -0.574     1.725    
    SLICE_X18Y34         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.034    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.254%)  route 0.248ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.556     1.711    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDCE (Prop_fdce_C_Q)         0.141     1.852 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/Q
                         net (fo=256, routed)         0.248     2.100    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/ADDRD1
    SLICE_X18Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.825     2.299    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/WCLK
    SLICE_X18Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMC/CLK
                         clock pessimism             -0.574     1.725    
    SLICE_X18Y34         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.034    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.254%)  route 0.248ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.556     1.711    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDCE (Prop_fdce_C_Q)         0.141     1.852 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/Q
                         net (fo=256, routed)         0.248     2.100    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/ADDRD1
    SLICE_X18Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.825     2.299    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/WCLK
    SLICE_X18Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMD/CLK
                         clock pessimism             -0.574     1.725    
    SLICE_X18Y34         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.034    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_24_26/RAMD
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.012%)  route 0.179ns (55.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.141     1.855 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.179     2.034    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/ADDRD3
    SLICE_X12Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.826     2.300    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/WCLK
    SLICE_X12Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMA/CLK
                         clock pessimism             -0.572     1.728    
    SLICE_X12Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.968    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.012%)  route 0.179ns (55.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.141     1.855 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.179     2.034    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/ADDRD3
    SLICE_X12Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.826     2.300    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/WCLK
    SLICE_X12Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMB/CLK
                         clock pessimism             -0.572     1.728    
    SLICE_X12Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.968    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.012%)  route 0.179ns (55.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.141     1.855 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.179     2.034    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/ADDRD3
    SLICE_X12Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.826     2.300    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/WCLK
    SLICE_X12Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMC/CLK
                         clock pessimism             -0.572     1.728    
    SLICE_X12Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.968    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.012%)  route 0.179ns (55.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.141     1.855 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.179     2.034    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/ADDRD3
    SLICE_X12Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.826     2.300    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/WCLK
    SLICE_X12Y34         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMD/CLK
                         clock pessimism             -0.572     1.728    
    SLICE_X12Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.968    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_24_26/RAMD
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_6_8/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.556     1.711    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDCE (Prop_fdce_C_Q)         0.141     1.852 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=642, routed)         0.251     2.103    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_6_8/ADDRD1
    SLICE_X18Y33         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_6_8/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.824     2.298    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_6_8/WCLK
    SLICE_X18Y33         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_6_8/RAMA/CLK
                         clock pessimism             -0.574     1.724    
    SLICE_X18Y33         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.033    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sck_in
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { sck_in }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         32.000      29.845     BUFGCTRL_X0Y1  sck_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X40Y37   cmd_input/bitcnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X40Y37   cmd_input/bitcnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X40Y37   cmd_input/bitcnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y37   cmd_input/bitcnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X40Y38   cmd_input/bitcnt_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X40Y37   cmd_input/bitcnt_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X40Y38   cmd_input/bitcnt_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X40Y38   cmd_input/bitcnt_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X15Y37   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y29   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y29   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y29   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y29   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X22Y31   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X22Y31   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X22Y31   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X22Y31   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X14Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X14Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y31   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y31   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y31   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y31   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sck_in
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.712ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.712ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.157%)  route 0.599ns (58.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.599     1.018    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X19Y35         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X19Y35         FDRE (Setup_fdre_C_D)       -0.270    31.730    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         31.730    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 30.712    

Slack (MET) :             30.714ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.160%)  route 0.599ns (58.840%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.599     1.018    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X19Y33         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X19Y33         FDRE (Setup_fdre_C_D)       -0.268    31.732    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         31.732    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 30.714    

Slack (MET) :             30.735ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.034%)  route 0.578ns (57.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.578     0.997    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X17Y37         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X17Y37         FDRE (Setup_fdre_C_D)       -0.268    31.732    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         31.732    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 30.735    

Slack (MET) :             30.842ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.088%)  route 0.471ns (52.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471     0.890    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X19Y34         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X19Y34         FDRE (Setup_fdre_C_D)       -0.268    31.732    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         31.732    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 30.842    

Slack (MET) :             30.849ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.170%)  route 0.600ns (56.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.600     1.056    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X19Y31         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X19Y31         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 30.849    

Slack (MET) :             30.858ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.057%)  route 0.628ns (57.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.628     1.084    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X16Y36         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)       -0.058    31.942    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         31.942    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 30.858    

Slack (MET) :             30.866ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.889%)  route 0.583ns (56.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.583     1.039    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X17Y37         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X17Y37         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 30.866    

Slack (MET) :             30.886ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.753%)  route 0.563ns (55.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.563     1.019    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X17Y36         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 30.886    

Slack (MET) :             30.975ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.944%)  route 0.476ns (51.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.476     0.932    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X17Y36         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)       -0.093    31.907    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         31.907    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 30.975    

Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.435%)  route 0.448ns (49.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.448     0.904    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X19Y34         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X19Y34         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 31.001    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       39.281ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.281ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.142ns  (logic 0.419ns (36.683%)  route 0.723ns (63.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.723     1.142    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X15Y35         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)       -0.267    40.423    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         40.423    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                 39.281    

Slack (MET) :             39.294ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.129ns  (logic 0.419ns (37.110%)  route 0.710ns (62.890%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.710     1.129    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X15Y37         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)       -0.267    40.423    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         40.423    
                         arrival time                          -1.129    
  -------------------------------------------------------------------
                         slack                                 39.294    

Slack (MET) :             39.411ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.428%)  route 0.592ns (58.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.592     1.011    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X15Y37         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)       -0.268    40.422    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         40.422    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 39.411    

Slack (MET) :             39.418ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.725%)  route 0.585ns (58.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.585     1.004    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X16Y32         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X16Y32         FDRE (Setup_fdre_C_D)       -0.268    40.422    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         40.422    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 39.418    

Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.167ns  (logic 0.456ns (39.081%)  route 0.711ns (60.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.711     1.167    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X15Y37         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)       -0.095    40.595    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         40.595    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.532ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.913%)  route 0.607ns (57.087%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.607     1.063    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X16Y35         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X16Y35         FDRE (Setup_fdre_C_D)       -0.095    40.595    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         40.595    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 39.532    

Slack (MET) :             39.550ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.539%)  route 0.591ns (56.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.591     1.047    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X15Y37         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)       -0.093    40.597    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         40.597    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 39.550    

Slack (MET) :             39.554ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.803%)  route 0.585ns (56.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.585     1.041    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X13Y34         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)       -0.095    40.595    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         40.595    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 39.554    

Slack (MET) :             39.647ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.492     0.948    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X16Y32         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X16Y32         FDRE (Setup_fdre_C_D)       -0.095    40.595    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         40.595    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 39.647    

Slack (MET) :             39.697ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.693%)  route 0.444ns (49.307%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.444     0.900    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X16Y35         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X16Y35         FDRE (Setup_fdre_C_D)       -0.093    40.597    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         40.597    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 39.697    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.764ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.456ns (7.460%)  route 5.657ns (92.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 46.445 - 40.690 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.630     6.173    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.456     6.629 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         5.657    12.286    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y36         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.443    46.445    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y36         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                         clock pessimism              0.311    46.756    
                         clock uncertainty           -0.301    46.455    
    SLICE_X31Y36         FDCE (Recov_fdce_C_CLR)     -0.405    46.050    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                         46.050    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                 33.764    

Slack (MET) :             33.878ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 0.456ns (7.600%)  route 5.544ns (92.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 46.446 - 40.690 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.630     6.173    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.456     6.629 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         5.544    12.173    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X33Y35         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.444    46.446    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y35         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C
                         clock pessimism              0.311    46.757    
                         clock uncertainty           -0.301    46.456    
    SLICE_X33Y35         FDCE (Recov_fdce_C_CLR)     -0.405    46.051    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         46.051    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                 33.878    

Slack (MET) :             33.922ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 0.456ns (7.563%)  route 5.573ns (92.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 46.506 - 40.690 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.630     6.173    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.456     6.629 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         5.573    12.202    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X34Y31         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.504    46.506    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X34Y31         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C
                         clock pessimism              0.324    46.830    
                         clock uncertainty           -0.301    46.529    
    SLICE_X34Y31         FDCE (Recov_fdce_C_CLR)     -0.405    46.124    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         46.124    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                 33.922    

Slack (MET) :             33.946ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.456ns (7.688%)  route 5.475ns (92.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 46.445 - 40.690 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.630     6.173    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.456     6.629 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         5.475    12.104    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X33Y34         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.443    46.445    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
                         clock pessimism              0.311    46.756    
                         clock uncertainty           -0.301    46.455    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.405    46.050    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                         46.050    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                 33.946    

Slack (MET) :             34.048ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.456ns (7.821%)  route 5.374ns (92.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 46.446 - 40.690 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.630     6.173    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.456     6.629 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         5.374    12.003    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X33Y36         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.444    46.446    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y36         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C
                         clock pessimism              0.311    46.757    
                         clock uncertainty           -0.301    46.456    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.405    46.051    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                         46.051    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                 34.048    

Slack (MET) :             34.086ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 0.456ns (7.877%)  route 5.333ns (92.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 46.443 - 40.690 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.630     6.173    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.456     6.629 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         5.333    11.962    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X33Y32         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.441    46.443    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y32         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                         clock pessimism              0.311    46.754    
                         clock uncertainty           -0.301    46.453    
    SLICE_X33Y32         FDCE (Recov_fdce_C_CLR)     -0.405    46.048    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         46.048    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                 34.086    

Slack (MET) :             34.209ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 0.456ns (8.045%)  route 5.212ns (91.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 46.445 - 40.690 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.630     6.173    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.456     6.629 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         5.212    11.841    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y35         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.443    46.445    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y35         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.311    46.756    
                         clock uncertainty           -0.301    46.455    
    SLICE_X31Y35         FDCE (Recov_fdce_C_CLR)     -0.405    46.050    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         46.050    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                 34.209    

Slack (MET) :             34.209ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 0.456ns (8.045%)  route 5.212ns (91.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 46.445 - 40.690 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.630     6.173    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.456     6.629 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         5.212    11.841    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y35         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.443    46.445    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y35         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                         clock pessimism              0.311    46.756    
                         clock uncertainty           -0.301    46.455    
    SLICE_X31Y35         FDCE (Recov_fdce_C_CLR)     -0.405    46.050    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         46.050    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                 34.209    

Slack (MET) :             34.245ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 0.456ns (8.104%)  route 5.171ns (91.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 46.440 - 40.690 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.630     6.173    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.456     6.629 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         5.171    11.800    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X33Y30         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.438    46.440    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y30         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
                         clock pessimism              0.311    46.751    
                         clock uncertainty           -0.301    46.450    
    SLICE_X33Y30         FDCE (Recov_fdce_C_CLR)     -0.405    46.045    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         46.045    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                 34.245    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 0.456ns (8.282%)  route 5.050ns (91.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 46.439 - 40.690 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.630     6.173    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.456     6.629 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         5.050    11.679    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y30         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        1.437    46.439    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y30         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                         clock pessimism              0.311    46.750    
                         clock uncertainty           -0.301    46.449    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405    46.044    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         46.044    
                         arrival time                         -11.679    
  -------------------------------------------------------------------
                         slack                                 34.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.590     1.825    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.239     2.191    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X34Y39         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.861     2.373    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.535     1.838    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.146     1.692    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.590     1.825    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.239     2.191    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X34Y39         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.861     2.373    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.535     1.838    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.146     1.692    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.590     1.825    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.239     2.191    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X34Y39         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.861     2.373    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.535     1.838    
    SLICE_X34Y39         FDPE (Remov_fdpe_C_PRE)     -0.149     1.689    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.305%)  route 0.340ns (70.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.590     1.825    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.340     2.306    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X33Y40         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.834     2.346    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y40         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism             -0.511     1.835    
    SLICE_X33Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.743    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.184%)  route 0.467ns (76.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.590     1.825    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.467     2.433    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X33Y41         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.834     2.346    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y41         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism             -0.511     1.835    
    SLICE_X33Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.743    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.661%)  route 0.510ns (78.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.590     1.825    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.510     2.476    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y35         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.829     2.341    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y35         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X29Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.126%)  route 0.526ns (78.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.590     1.825    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.526     2.492    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y41         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.834     2.346    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y41         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism             -0.511     1.835    
    SLICE_X31Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.743    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.335%)  route 0.588ns (80.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.590     1.825    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.588     2.554    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X30Y40         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.834     2.346    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X30Y40         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism             -0.511     1.835    
    SLICE_X30Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.768    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.335%)  route 0.588ns (80.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.590     1.825    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.588     2.554    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X30Y40         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.834     2.346    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X30Y40         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -0.511     1.835    
    SLICE_X30Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.768    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (19.990%)  route 0.564ns (80.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.590     1.825    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y39         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.564     2.530    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X29Y34         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4343, routed)        0.828     2.340    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X29Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -0.511     1.829    
    SLICE_X29Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.737    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.793    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sck_in
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       29.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.638ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.456ns (25.179%)  route 1.355ns (74.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 36.758 - 32.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.555     5.229    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.685 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.355     7.040    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X15Y34         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.436    36.758    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.359    37.118    
                         clock uncertainty           -0.035    37.082    
    SLICE_X15Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.677    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                 29.638    

Slack (MET) :             29.638ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.456ns (25.179%)  route 1.355ns (74.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 36.758 - 32.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.555     5.229    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.685 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.355     7.040    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X15Y34         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.436    36.758    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                         clock pessimism              0.359    37.118    
                         clock uncertainty           -0.035    37.082    
    SLICE_X15Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.677    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                 29.638    

Slack (MET) :             29.638ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.456ns (25.179%)  route 1.355ns (74.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 36.758 - 32.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.555     5.229    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.685 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.355     7.040    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X15Y34         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.436    36.758    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.359    37.118    
                         clock uncertainty           -0.035    37.082    
    SLICE_X15Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.677    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                 29.638    

Slack (MET) :             29.638ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.456ns (25.179%)  route 1.355ns (74.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 36.758 - 32.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.555     5.229    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.685 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.355     7.040    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X15Y34         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.436    36.758    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.359    37.118    
                         clock uncertainty           -0.035    37.082    
    SLICE_X15Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.677    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                 29.638    

Slack (MET) :             29.638ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.456ns (25.179%)  route 1.355ns (74.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 36.758 - 32.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.555     5.229    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.685 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.355     7.040    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X15Y34         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.436    36.758    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.359    37.118    
                         clock uncertainty           -0.035    37.082    
    SLICE_X15Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.677    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                 29.638    

Slack (MET) :             29.638ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.456ns (25.179%)  route 1.355ns (74.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 36.758 - 32.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.555     5.229    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.685 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.355     7.040    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X15Y34         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.436    36.758    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y34         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.359    37.118    
                         clock uncertainty           -0.035    37.082    
    SLICE_X15Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.677    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                 29.638    

Slack (MET) :             29.678ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.456ns (24.569%)  route 1.400ns (75.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 36.757 - 32.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.555     5.229    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.685 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.400     7.085    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X14Y33         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.435    36.757    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y33         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.359    37.117    
                         clock uncertainty           -0.035    37.081    
    SLICE_X14Y33         FDCE (Recov_fdce_C_CLR)     -0.319    36.762    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                 29.678    

Slack (MET) :             29.678ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.456ns (24.569%)  route 1.400ns (75.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 36.757 - 32.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.555     5.229    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.685 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.400     7.085    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X14Y33         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.435    36.757    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y33         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.359    37.117    
                         clock uncertainty           -0.035    37.081    
    SLICE_X14Y33         FDCE (Recov_fdce_C_CLR)     -0.319    36.762    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                 29.678    

Slack (MET) :             29.678ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.456ns (24.569%)  route 1.400ns (75.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 36.757 - 32.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.555     5.229    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.685 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.400     7.085    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X14Y33         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.435    36.757    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y33         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.359    37.117    
                         clock uncertainty           -0.035    37.081    
    SLICE_X14Y33         FDCE (Recov_fdce_C_CLR)     -0.319    36.762    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                 29.678    

Slack (MET) :             29.678ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.456ns (24.569%)  route 1.400ns (75.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 36.757 - 32.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.555     5.229    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.685 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.400     7.085    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X14Y33         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.435    36.757    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y33         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.359    37.117    
                         clock uncertainty           -0.035    37.081    
    SLICE_X14Y33         FDCE (Recov_fdce_C_CLR)     -0.319    36.762    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                 29.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.905%)  route 0.383ns (73.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.556     1.711    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.852 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.383     2.235    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X15Y32         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.824     2.298    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y32         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.324     1.974    
    SLICE_X15Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.882    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.905%)  route 0.383ns (73.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.556     1.711    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.852 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.383     2.235    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X15Y32         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.824     2.298    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y32         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.324     1.974    
    SLICE_X15Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.882    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.141ns (22.729%)  route 0.479ns (77.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.556     1.711    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.852 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.479     2.331    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X13Y33         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.825     2.299    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y33         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.324     1.975    
    SLICE_X13Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.883    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.141ns (22.729%)  route 0.479ns (77.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.556     1.711    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.852 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.479     2.331    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X13Y33         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.825     2.299    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y33         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.324     1.975    
    SLICE_X13Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.883    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.141ns (22.729%)  route 0.479ns (77.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.556     1.711    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.852 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.479     2.331    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X13Y33         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.825     2.299    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y33         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism             -0.324     1.975    
    SLICE_X13Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.883    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.141ns (22.729%)  route 0.479ns (77.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.556     1.711    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.852 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.479     2.331    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X13Y33         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.825     2.299    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y33         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism             -0.324     1.975    
    SLICE_X13Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.883    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.141ns (22.729%)  route 0.479ns (77.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.556     1.711    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.852 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.479     2.331    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X13Y33         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.825     2.299    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y33         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism             -0.324     1.975    
    SLICE_X13Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.883    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.932%)  route 0.193ns (60.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.557     1.712    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y33         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.840 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.193     2.032    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X20Y32         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.824     2.298    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.573     1.725    
    SLICE_X20Y32         FDCE (Remov_fdce_C_CLR)     -0.146     1.579    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.932%)  route 0.193ns (60.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.557     1.712    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y33         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.840 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.193     2.032    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X20Y32         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.824     2.298    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.573     1.725    
    SLICE_X20Y32         FDCE (Remov_fdce_C_CLR)     -0.146     1.579    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.932%)  route 0.193ns (60.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.557     1.712    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y33         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.840 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.193     2.032    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X20Y32         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.824     2.298    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y32         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.573     1.725    
    SLICE_X20Y32         FDCE (Remov_fdce_C_CLR)     -0.146     1.579    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.454    





