# Intermediate CPU Architecture

## Pipelines

- stages
- hazards
- forwarding
- control hazards

## Cache Hierarchy

- L1: private
- L2: private/shared
- L3: shared

## Branch Prediction

- static
- dynamic (2-bit predictor)

## Memory Management

- page tables
- virtual â†’ physical
- TLB
