/**

Automatically generated by convert_snps_phyinit_to_europa_c_code.py using the parameters:

  txt_file: /home/projects_2/workspace/borges/hw/europa_cpu_dpi_ss4/sw/src/lib/ax65/drv/lpddr/phyinit_logs/phyinit_cpu_dpi_ss4.txt
  xml: /data/foundry/LIB/synopsys/lpddr5x/v_roel/ss4/phy/export/dwc_lpddr5xphy_top.xml
  debug: False
  iccm_preload: True
  dccm_preload: None
  out_dir: ../../src/lib/ax65/drv/lpddr/generated/
  prefix: lpddrPhyInit_cpu_dpi_ss4_skiptrain
  speed_grade: 800
  skip_train: False
  dm_en: False
  overwrite: True
  gen_io_ret: False
  diagnostic: False
  gen_texhex: False

  full command-line args: ['convert_snps_phyinit_to_europa_c_code.py', '/home/projects_2/workspace/borges/hw/europa_cpu_dpi_ss4/sw/src/lib/ax65/drv/lpddr/phyinit_logs/phyinit_cpu_dpi_ss4.txt', '-o', '../../src/lib/ax65/drv/lpddr/generated/', '-s', '800', '-p', 'lpddrPhyInit_cpu_dpi_ss4_skiptrain', '-i', '--overwrite']

**/

#include "../drv_lpddr.h"

void lpddrPhyInit_cpu_dpi_ss4_skiptrain() {
printf("[lpddrPhyInit_cpu_dpi_ss4_skiptrain] Inside lpddrPhyInit_cpu_dpi_ss4_skiptrain\n");
//dwc_ddrphy_phyinit_userCustom_overrideUserInput(phyctx);
//dwc_ddrphy_phyinit_userCustom_A_bringupPower(phyctx);
//dwc_ddrphy_phyinit_userCustom_B_startClockResetPhy(phyctx);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_MemResetL_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_MemResetL_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p0_TxPowerDownZCAL_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p0_ZcalPowerCtl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxRxPowerDownLn4_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxRxPowerDownLn4_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxRxPowerDownLn4_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxRxPowerDownLn4_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_PorControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_PorControl_AddressOffset, (uint32_t)0x00000001);
dwc_ddrphy_phyinit_userCustom_wait(16);
printf("[lpddrPhyInit_cpu_dpi_ss4_skiptrain] After dwc_ddrphy_phyinit_userCustom_wait(16)\n");
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_RxPowerDownAC_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p0_TxPowerDownZCAL_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p0_ZcalPowerCtl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxRxPowerDownLn4_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxRxPowerDownLn4_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxRxPowerDownLn4_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxRxPowerDownLn0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxRxPowerDownLn1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxRxPowerDownLn2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxRxPowerDownLn3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxRxPowerDownLn4_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxRxPowerDownDQS_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_LP5Mode_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_DxOdtEn_AddressOffset, (uint32_t)0x000007ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_DxOdtEn_AddressOffset, (uint32_t)0x000007ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_DxOdtEn_AddressOffset, (uint32_t)0x000007ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_DxOdtEn_AddressOffset, (uint32_t)0x000007ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_ZCAL0_p0_ZCalRate_AddressOffset, (uint32_t)0x00000009);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p0_ZCalCompVref_AddressOffset, (uint32_t)0x00000026);
lpddrPhyWriteReg32(DWC_DDRPHYA_ZCAL0_p0_ZCalBaseCtrl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_ZCAL0_p0_ZCalAnaSettlingTime_AddressOffset, (uint32_t)0x0000001d);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_DFIPHYUPD0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_DFIPHYUPD1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_PClkAcLnDis_AddressOffset, (uint32_t)0x00001880);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_DfiClkAcLnDis_AddressOffset, (uint32_t)0x00001880);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_AcLnDisable_AddressOffset, (uint32_t)0x00001880);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_PClkAcLnDis_AddressOffset, (uint32_t)0x00001880);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_DfiClkAcLnDis_AddressOffset, (uint32_t)0x00001880);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_AcLnDisable_AddressOffset, (uint32_t)0x00001880);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_ArcPmuEccCtl_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_PhyInterruptEnable_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_PptCtlStatic_AddressOffset, (uint32_t)0x00000833);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_PptCtlStatic_AddressOffset, (uint32_t)0x0000083f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_PptCtlStatic_AddressOffset, (uint32_t)0x00000833);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_PptCtlStatic_AddressOffset, (uint32_t)0x0000083f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_DfiFreqXlat0_AddressOffset, (uint32_t)0x00001111);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_DfiFreqXlatDestPState0_AddressOffset, (uint32_t)0x00000688);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_DfiFreqXlat1_AddressOffset, (uint32_t)0x00002222);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_DfiFreqXlatDestPState1_AddressOffset, (uint32_t)0x00000688);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_DfiFreqXlat2_AddressOffset, (uint32_t)0x00007777);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_DfiFreqXlatDestPState2_AddressOffset, (uint32_t)0x00000688);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_DfiFreqXlat3_AddressOffset, (uint32_t)0x00000034);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_DfiFreqXlatDestPState3_AddressOffset, (uint32_t)0x0000002d);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_DfiFreqXlat4_AddressOffset, (uint32_t)0x00005555);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_DfiFreqXlatDestPState4_AddressOffset, (uint32_t)0x00000688);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_DfiFreqXlat7_AddressOffset, (uint32_t)0x0000f000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_DfiFreqXlatDestPState7_AddressOffset, (uint32_t)0x00000a00);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_PhyMstrPMValOverride_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BFixedAddrBits_AddressOffset, (uint32_t)0x0000000f);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_PubDbyteDisable_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_RxModeX8Sel_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_RxModeX8Sel_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_RxModeX8Sel_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_RxModeX8Sel_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_RxModeX8Sel_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_RxModeX8Sel_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_RxModeX8Sel_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_RxModeX8Sel_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_PclkDCAClkGaterEnAC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_PclkDCAClkGaterEnAC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_PclkDCAClkGaterEnAC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_PclkDCAClkGaterEnAC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_PclkDCAClkGaterEnAC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_PclkDCAClkGaterEnAC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_PclkDCAClkGaterEnAC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_PclkDCAClkGaterEnAC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_PclkDCAClkGaterEnAC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_PclkDCAClkGaterEnAC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_PclkDCAClkGaterEnAC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_PclkDCAClkGaterEnAC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_PclkDCAClkGaterEnDB_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_PclkDCAClkGaterEnDB_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_PclkDCAClkGaterEnDB_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_PclkDCAClkGaterEnDB_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_PclkDCANextFineOnCoarseAC_AddressOffset, (uint32_t)0x0000ee66);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_PclkDCANextFineOnCoarseAC_AddressOffset, (uint32_t)0x0000ee66);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_PclkDCANextFineOnCoarseDB_AddressOffset, (uint32_t)0x0000ee66);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_PclkDCANextFineOnCoarseDB_AddressOffset, (uint32_t)0x0000ee66);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_PclkDCANextFineOnCoarseDB_AddressOffset, (uint32_t)0x0000ee66);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_PclkDCANextFineOnCoarseDB_AddressOffset, (uint32_t)0x0000ee66);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_AsyncAcTxMode_AddressOffset, (uint32_t)0x00003fff);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_AsyncAcTxMode_AddressOffset, (uint32_t)0x00003fff);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_AsyncDbyteTxMode_AddressOffset, (uint32_t)0x00001fff);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_AsyncDbyteRxMode_AddressOffset, (uint32_t)0x000007ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_AsyncDbyteTxMode_AddressOffset, (uint32_t)0x00001fff);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_AsyncDbyteRxMode_AddressOffset, (uint32_t)0x000007ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_AsyncDbyteTxMode_AddressOffset, (uint32_t)0x00001fff);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_AsyncDbyteRxMode_AddressOffset, (uint32_t)0x000007ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_AsyncDbyteTxMode_AddressOffset, (uint32_t)0x00001fff);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_AsyncDbyteRxMode_AddressOffset, (uint32_t)0x000007ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_LpDqPhaseDisable_AddressOffset, (uint32_t)0x0000000f);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_PipeNetDis_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_RxMiscCtl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_RxMiscCtl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_RxMiscCtl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_RxMiscCtl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_RxMiscCtl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_RxMiscCtl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_RxMiscCtl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_RxMiscCtl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_ACDlyScaleGatingDisable_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_NeverGateACDlyScaleValClk_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_NeverGateACDlyScaleValClk_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_NeverGateACDlyScaleValClk_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_NeverGateACDlyScaleValClk_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_NeverGateACDlyScaleValClk_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_NeverGateACDlyScaleValClk_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_ACDlyScaleGatingDisable_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_NeverGateACDlyScaleValClk_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_NeverGateACDlyScaleValClk_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_NeverGateACDlyScaleValClk_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_NeverGateACDlyScaleValClk_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_NeverGateACDlyScaleValClk_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_NeverGateACDlyScaleValClk_AddressOffset, (uint32_t)0x00000001);
// dwc_ddrphy_phyinit_userCustom_customPreTrain(phyctx);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_PState_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR1_p1_AddressOffset, (uint32_t)0x000080a2);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR2_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR6_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR6_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p1_OdtSeg120_p1_AddressOffset, (uint32_t)0x00004101);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p1_ZCalCompCtrl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p1_CPllCtrl5_p1_AddressOffset, (uint32_t)0x00002e9a);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY0_p1_AddressOffset, (uint32_t)0x00000064);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY1_p1_AddressOffset, (uint32_t)0x0000012c);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY2_p1_AddressOffset, (uint32_t)0x000007d0);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY3_p1_AddressOffset, (uint32_t)0x00000058);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY4_p1_AddressOffset, (uint32_t)0x00000014);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY5_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY6_p1_AddressOffset, (uint32_t)0x00000043);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY7_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY10_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY11_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY12_p1_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p1_PclkPtrInitVal_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p1_HMPclkPtrInitVal_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p1_DfiFreqRatio_p1_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbEn_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbEn_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbEn_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbEn_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_DxDigStrobeMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_DxDigStrobeMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_DxDigStrobeMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_DxDigStrobeMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_DxDigStrobeMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_DxDigStrobeMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_DxDigStrobeMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_DxDigStrobeMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_DqsPreambleControl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_DqsPreambleControl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_DqsPreambleControl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_DqsPreambleControl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_DbyteRxDqsModeCntrl_p1_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_DbyteRxDqsModeCntrl_p1_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_DbyteRxDqsModeCntrl_p1_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_DbyteRxDqsModeCntrl_p1_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_DxPClkDis_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_DxDfiClkDis_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_DxPClkDis_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_DxDfiClkDis_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_DxPClkDis_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_DxDfiClkDis_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_DxPClkDis_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_DxDfiClkDis_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_ZCAL0_p1_ZCalClkInfo_p1_AddressOffset, (uint32_t)0x00000320);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p1_ZCalSlewRateCtrl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxGainCurrAdjRxReplica_p1_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxGainCurrAdjRxReplica_p1_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxGainCurrAdjRxReplica_p1_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxGainCurrAdjRxReplica_p1_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p1_CmdFifoWrModeMaster_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p1_CPclkDivRatio_p1_AddressOffset, (uint32_t)0x00001111);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_DMIPinPresent_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_DMIPinPresent_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_DMIPinPresent_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_DMIPinPresent_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_EnPhyUpdZQCalUpdate_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_DisableZQupdateOnSnoop_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TrackingModeCntrl_p1_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TrackingModeCntrl_p1_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TrackingModeCntrl_p1_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TrackingModeCntrl_p1_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p1_EnRxDqsTracking_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_TxImpedanceDq_p1_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_TxImpedanceDq_p1_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_TxImpedanceDqs_p1_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_TxImpedanceDqs_p1_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_TxImpedanceDq_p1_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_TxImpedanceDq_p1_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_TxImpedanceDqs_p1_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_TxImpedanceDqs_p1_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_TxImpedanceDq_p1_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_TxImpedanceDq_p1_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_TxImpedanceDqs_p1_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_TxImpedanceDqs_p1_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_TxImpedanceDq_p1_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_TxImpedanceDq_p1_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_TxImpedanceDqs_p1_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_TxImpedanceDqs_p1_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p1_TxImpedanceAC_p1_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_OdtImpedanceDq_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_OdtImpedanceDq_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_OdtImpedanceDqs_p1_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_OdtImpedanceDqs_p1_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_OdtImpedanceDq_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_OdtImpedanceDq_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_OdtImpedanceDqs_p1_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_OdtImpedanceDqs_p1_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_OdtImpedanceDq_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_OdtImpedanceDq_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_OdtImpedanceDqs_p1_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_OdtImpedanceDqs_p1_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_OdtImpedanceDq_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_OdtImpedanceDq_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_OdtImpedanceDqs_p1_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_OdtImpedanceDqs_p1_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p1_OdtImpedanceAC_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p1_OdtImpedanceAC_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p1_OdtImpedanceAC_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p1_OdtImpedanceAC_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p1_OdtImpedanceAC_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p1_OdtImpedanceAC_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p1_OdtImpedanceAC_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p1_OdtImpedanceAC_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p1_OdtImpedanceAC_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p1_OdtImpedanceAC_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p1_OdtImpedanceAC_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p1_OdtImpedanceAC_p1_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_TxDQSlew_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_TxDQSlew_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_TxDQSlew_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_TxDQSlew_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_TxDQSlew_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_TxDQSlew_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_TxDQSlew_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_TxDQSlew_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p1_TxSlewAC_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p1_TxSlewAC_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p1_TxSlewAC_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p1_TxSlewAC_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p1_TxSlewAC_p1_AddressOffset, (uint32_t)0x000000f8);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p1_TxSlewAC_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p1_TxSlewAC_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p1_TxSlewAC_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p1_TxSlewAC_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p1_TxSlewAC_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p1_TxSlewAC_p1_AddressOffset, (uint32_t)0x000000f8);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p1_TxSlewAC_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_RxDQSCtrl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_RxDQSCtrl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_RxDQSCtrl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_RxDQSCtrl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_RxDQSCtrl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_RxDQSCtrl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_RxDQSCtrl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_RxDQSCtrl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_EnableWriteLinkEcc_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_EnableWriteLinkEcc_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_EnableWriteLinkEcc_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_EnableWriteLinkEcc_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_PPTTrainSetup_p1_AddressOffset, (uint32_t)0x0000005a);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_PhyMstrFreqOverride_p1_AddressOffset, (uint32_t)0x0000000f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxTrainPattern8BitMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxTrainPattern8BitMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxTrainPattern8BitMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxTrainPattern8BitMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxReplicaRangeVal_p1_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxReplicaRangeVal_p1_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxReplicaRangeVal_p1_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxReplicaRangeVal_p1_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxReplicaCtl04_p1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxReplicaCtl04_p1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxReplicaCtl04_p1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxReplicaCtl04_p1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p1_PipeCtl_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_LP5DfiDataEnLatency_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_LP5DfiDataEnLatency_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_LP5DfiDataEnLatency_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_LP5DfiDataEnLatency_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_DfiRespHandshakeDelays0_p1_AddressOffset, (uint32_t)0x00000222);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_DfiHandshakeDelays0_p1_AddressOffset, (uint32_t)0x00000020);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_DfiRespHandshakeDelays1_p1_AddressOffset, (uint32_t)0x00000222);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_DfiHandshakeDelays1_p1_AddressOffset, (uint32_t)0x00000020);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckWriteStaticLoPulse_p1_AddressOffset, (uint32_t)0x0000100c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckWriteStaticHiPulse_p1_AddressOffset, (uint32_t)0x0000100c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckWriteTogglePulse_p1_AddressOffset, (uint32_t)0x0000041c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckWriteFastTogglePulse_p1_AddressOffset, (uint32_t)0x00001b20);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckReadStaticLoPulse_p1_AddressOffset, (uint32_t)0x00001018);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckReadStaticHiPulse_p1_AddressOffset, (uint32_t)0x00001018);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckReadTogglePulse_p1_AddressOffset, (uint32_t)0x00000428);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckReadFastTogglePulse_p1_AddressOffset, (uint32_t)0x00002f2c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckFreqSwStaticLoPulse_p1_AddressOffset, (uint32_t)0x00001004);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckFreqSwStaticHiPulse_p1_AddressOffset, (uint32_t)0x00001004);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckFreqSwTogglePulse_p1_AddressOffset, (uint32_t)0x00000414);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckFreqSwFastTogglePulse_p1_AddressOffset, (uint32_t)0x00001318);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMRxEnPulse_p1_AddressOffset, (uint32_t)0x00000837);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMRxValPulse_p1_AddressOffset, (uint32_t)0x00000837);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMRdcsPulse_p1_AddressOffset, (uint32_t)0x00000837);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMTxEnPulse_p1_AddressOffset, (uint32_t)0x0000081f);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWrcsPulse_p1_AddressOffset, (uint32_t)0x0000081f);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_AcPipeEn_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_AcPipeEn_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_EnaRxStrobeEnB_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_EnaRxStrobeEnB_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_EnaRxStrobeEnB_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_EnaRxStrobeEnB_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_EnaRxStrobeEnB_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_EnaRxStrobeEnB_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_EnaRxStrobeEnB_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_EnaRxStrobeEnB_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_PclkDCALcdlAddDlySampEn_p1_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p1_PclkDCASampDelayLCDLAC_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p1_PclkDCASampDelayLCDLAC_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p1_PclkDCASampDelayLCDLAC_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p1_PclkDCASampDelayLCDLAC_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p1_PclkDCASampDelayLCDLAC_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p1_PclkDCASampDelayLCDLAC_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p1_PclkDCASampDelayLCDLAC_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p1_PclkDCASampDelayLCDLAC_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p1_PclkDCASampDelayLCDLAC_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p1_PclkDCASampDelayLCDLAC_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p1_PclkDCASampDelayLCDLAC_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p1_PclkDCASampDelayLCDLAC_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_PclkDCASampDelayLCDLDB_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_PclkDCASampDelayLCDLDB_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_PclkDCASampDelayLCDLDB_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_PclkDCASampDelayLCDLDB_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_PclkDCAStaticCtrl0AC_p1_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_PclkDCAStaticCtrl0AC_p1_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_PclkDCAStaticCtrl0DB_p1_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_PclkDCAStaticCtrl0DB_p1_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_PclkDCAStaticCtrl0DB_p1_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_PclkDCAStaticCtrl0DB_p1_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p1_PclkDCAStaticCtrl1AC_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p1_PclkDCAStaticCtrl1AC_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p1_PclkDCAStaticCtrl1AC_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p1_PclkDCAStaticCtrl1AC_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p1_PclkDCAStaticCtrl1AC_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p1_PclkDCAStaticCtrl1AC_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p1_PclkDCAStaticCtrl1AC_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p1_PclkDCAStaticCtrl1AC_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p1_PclkDCAStaticCtrl1AC_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p1_PclkDCAStaticCtrl1AC_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p1_PclkDCAStaticCtrl1AC_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p1_PclkDCAStaticCtrl1AC_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_PclkDCAStaticCtrl1DB_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_PclkDCAStaticCtrl1DB_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_PclkDCAStaticCtrl1DB_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_PclkDCAStaticCtrl1DB_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_PclkDCATxLcdlPhase_p1_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY8_p1_AddressOffset, (uint32_t)0x00000013);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BDLY9_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_RxDFECtrlDq_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_RxDFECtrlDq_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_RxDFECtrlDq_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_RxDFECtrlDq_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_RxDFECtrlDq_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_RxDFECtrlDq_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_RxDFECtrlDq_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_RxDFECtrlDq_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_InhibitTxRdPtrInit_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_InhibitTxRdPtrInit_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_InhibitTxRdPtrInit_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_InhibitTxRdPtrInit_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR10_p1_AddressOffset, (uint32_t)0x00000268);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR11_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR21_p1_AddressOffset, (uint32_t)0x00000268);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR22_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_UcclkHclkEnables_AddressOffset, (uint32_t)0x00000007);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_RxDQSSeVrefDAC0_p1_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_RxDQSSeVrefDAC0_p1_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_RxDQSSeVrefDAC0_p1_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_RxDQSSeVrefDAC0_p1_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_RxDQSSeVrefDAC0_p1_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_RxDQSSeVrefDAC0_p1_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_RxDQSSeVrefDAC0_p1_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_RxDQSSeVrefDAC0_p1_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR23_p1_AddressOffset, (uint32_t)0x00000053);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR24_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR25_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_AcLcdlUpdInterval_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_AcLcdlUpdInterval_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p0_CPllCtrl3_AddressOffset, (uint32_t)0x000003f0);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxReplicaUICalWait_AddressOffset, (uint32_t)0x0000009c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxReplicaUICalWait_AddressOffset, (uint32_t)0x0000009c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxReplicaUICalWait_AddressOffset, (uint32_t)0x0000009c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxReplicaUICalWait_AddressOffset, (uint32_t)0x0000009c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkCntl1_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkCntl1_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkCntl1_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkCntl1_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_MemResetL_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_MemResetL_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_CKXTxDly_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_ACXTxDly_r0_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_ACXTxDly_r1_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_ACXTxDly_r2_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_ACXTxDly_r3_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_ACXTxDly_r4_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_ACXTxDly_r5_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_ACXTxDly_r6_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_ACXTxDly_r8_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_ACXTxDly_r9_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_CKXTxDly_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_ACXTxDly_r0_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_ACXTxDly_r1_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_ACXTxDly_r2_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_ACXTxDly_r3_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_ACXTxDly_r4_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_ACXTxDly_r5_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_ACXTxDly_r6_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_ACXTxDly_r8_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_ACXTxDly_r9_p1_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_DFIMRL_p1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_DFIMRL_p1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_DFIMRL_p1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_DFIMRL_p1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_HwtMRL_p1_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxWckDlyTg0_p1_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxWckDlyTg1_p1_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxWckDlyTg0_p1_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxWckDlyTg1_p1_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxWckDlyTg0_p1_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxWckDlyTg1_p1_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxWckDlyTg0_p1_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxWckDlyTg1_p1_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqsDlyTg0_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqsDlyTg1_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqsDlyTg0_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqsDlyTg1_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqsDlyTg0_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqsDlyTg1_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqsDlyTg0_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqsDlyTg1_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg0_r0_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg1_r0_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg0_r1_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg1_r1_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg0_r2_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg1_r2_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg0_r3_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg1_r3_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg0_r4_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg1_r4_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg0_r5_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg1_r5_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg0_r6_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg1_r6_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg0_r7_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg1_r7_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg0_r8_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_TxDqDlyTg1_r8_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg0_r0_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg1_r0_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg0_r1_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg1_r1_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg0_r2_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg1_r2_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg0_r3_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg1_r3_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg0_r4_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg1_r4_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg0_r5_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg1_r5_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg0_r6_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg1_r6_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg0_r7_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg1_r7_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg0_r8_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_TxDqDlyTg1_r8_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg0_r0_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg1_r0_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg0_r1_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg1_r1_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg0_r2_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg1_r2_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg0_r3_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg1_r3_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg0_r4_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg1_r4_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg0_r5_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg1_r5_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg0_r6_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg1_r6_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg0_r7_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg1_r7_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg0_r8_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_TxDqDlyTg1_r8_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg0_r0_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg1_r0_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg0_r1_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg1_r1_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg0_r2_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg1_r2_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg0_r3_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg1_r3_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg0_r4_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg1_r4_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg0_r5_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg1_r5_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg0_r6_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg1_r6_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg0_r7_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg1_r7_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg0_r8_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_TxDqDlyTg1_r8_p1_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg0_r0_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg1_r0_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg0_r1_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg1_r1_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg0_r2_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg1_r2_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg0_r3_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg1_r3_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg0_r4_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg1_r4_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg0_r5_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg1_r5_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg0_r6_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg1_r6_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg0_r7_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg1_r7_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg0_r8_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxDigStrbDlyTg1_r8_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg0_r0_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg1_r0_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg0_r1_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg1_r1_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg0_r2_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg1_r2_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg0_r3_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg1_r3_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg0_r4_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg1_r4_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg0_r5_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg1_r5_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg0_r6_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg1_r6_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg0_r7_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg1_r7_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg0_r8_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxDigStrbDlyTg1_r8_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg0_r0_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg1_r0_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg0_r1_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg1_r1_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg0_r2_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg1_r2_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg0_r3_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg1_r3_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg0_r4_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg1_r4_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg0_r5_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg1_r5_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg0_r6_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg1_r6_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg0_r7_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg1_r7_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg0_r8_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxDigStrbDlyTg1_r8_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg0_r0_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg1_r0_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg0_r1_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg1_r1_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg0_r2_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg1_r2_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg0_r3_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg1_r3_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg0_r4_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg1_r4_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg0_r5_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg1_r5_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg0_r6_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg1_r6_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg0_r7_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg1_r7_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg0_r8_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxDigStrbDlyTg1_r8_p1_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxEnDlyTg0_p1_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxEnDlyTg1_p1_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxEnDlyTg0_p1_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxEnDlyTg1_p1_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxEnDlyTg0_p1_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxEnDlyTg1_p1_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxEnDlyTg0_p1_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxEnDlyTg1_p1_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg0_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg1_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg0_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg1_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg0_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg1_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg0_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg1_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg0_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg1_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg0_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg1_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg0_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg1_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg0_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg1_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg0_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg1_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg0_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg1_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg0_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg1_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg0_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg1_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg0_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg1_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg0_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg1_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg0_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg1_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg0_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg1_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg0_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkT2UIDlyTg1_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg0_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkC2UIDlyTg1_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg0_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg1_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg0_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg1_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg0_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg1_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg0_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg1_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg0_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg1_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg0_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg1_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg0_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg1_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg0_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg1_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg0_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg1_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg0_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg1_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg0_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg1_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg0_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg1_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg0_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg1_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg0_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg1_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg0_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg1_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg0_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg1_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg0_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkT2UIDlyTg1_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg0_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkC2UIDlyTg1_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg0_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg1_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg0_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg1_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg0_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg1_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg0_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg1_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg0_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg1_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg0_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg1_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg0_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg1_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg0_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg1_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg0_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg1_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg0_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg1_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg0_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg1_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg0_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg1_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg0_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg1_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg0_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg1_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg0_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg1_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg0_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg1_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg0_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkT2UIDlyTg1_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg0_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkC2UIDlyTg1_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg0_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg1_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg0_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg1_r0_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg0_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg1_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg0_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg1_r1_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg0_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg1_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg0_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg1_r2_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg0_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg1_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg0_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg1_r3_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg0_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg1_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg0_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg1_r4_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg0_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg1_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg0_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg1_r5_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg0_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg1_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg0_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg1_r6_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg0_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg1_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg0_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg1_r7_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg0_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkT2UIDlyTg1_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg0_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkC2UIDlyTg1_r8_p1_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_PptDqsCntInvTrnTg0_p1_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_PptDqsCntInvTrnTg1_p1_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_PptWck2DqoCntInvTrnTg0_p1_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_PptWck2DqoCntInvTrnTg1_p1_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_PptDqsCntInvTrnTg0_p1_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_PptDqsCntInvTrnTg1_p1_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_PptWck2DqoCntInvTrnTg0_p1_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_PptWck2DqoCntInvTrnTg1_p1_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_PptDqsCntInvTrnTg0_p1_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_PptDqsCntInvTrnTg1_p1_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_PptWck2DqoCntInvTrnTg0_p1_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_PptWck2DqoCntInvTrnTg1_p1_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_PptDqsCntInvTrnTg0_p1_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_PptDqsCntInvTrnTg1_p1_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_PptWck2DqoCntInvTrnTg0_p1_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_PptWck2DqoCntInvTrnTg1_p1_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtCtrl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p1_DllTrainParam_p1_AddressOffset, (uint32_t)0x00000066);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_HMTxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_HMRxLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_HMRxReplicaLcdlSeed_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR10_p1_AddressOffset, (uint32_t)0x00000262);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR11_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR21_p1_AddressOffset, (uint32_t)0x00000262);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR22_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RDqRDqsCntrl_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RDqRDqsCntrl_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RDqRDqsCntrl_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RDqRDqsCntrl_p1_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p1_CPllDacValIn_p1_AddressOffset, (uint32_t)0x00000010);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxReplicaPathPhase0_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxReplicaPathPhase1_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxReplicaPathPhase2_p1_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxReplicaPathPhase3_p1_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxReplicaPathPhase4_p1_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxReplicaPathPhase0_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxReplicaPathPhase1_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxReplicaPathPhase2_p1_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxReplicaPathPhase3_p1_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxReplicaPathPhase4_p1_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxReplicaPathPhase0_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxReplicaPathPhase1_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxReplicaPathPhase2_p1_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxReplicaPathPhase3_p1_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxReplicaPathPhase4_p1_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxReplicaPathPhase0_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxReplicaPathPhase1_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxReplicaPathPhase2_p1_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxReplicaPathPhase3_p1_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxReplicaPathPhase4_p1_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxReplicaCtl01_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxReplicaCtl01_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxReplicaCtl01_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxReplicaCtl01_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxReplicaCtl03_p1_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxReplicaCtl03_p1_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxReplicaCtl03_p1_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxReplicaCtl03_p1_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR7_p1_AddressOffset, (uint32_t)0x00009701);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR8_p1_AddressOffset, (uint32_t)0x0000b681);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p1_CPllCtrl5_p1_AddressOffset, (uint32_t)0x00002d56);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p0_CPllCtrl3_AddressOffset, (uint32_t)0x000003f0);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p1_ACSingleEndedMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p1_ACSingleEndedMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_SingleEndedMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_SingleEndedMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_SingleEndedMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_SingleEndedMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMWckFreeRunMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR12_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxClkCntl1_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxClkCntl1_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxClkCntl1_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxClkCntl1_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p1_RxReplicaCtl04_p1_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p1_RxReplicaCtl04_p1_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p1_RxReplicaCtl04_p1_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p1_RxReplicaCtl04_p1_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_TxDQDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p1_TxDiffDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_TxDQDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p1_TxDiffDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_TxDQDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p1_TxDiffDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_TxDQDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p1_TxDiffDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_TxDQDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p1_TxDiffDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_TxDQDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p1_TxDiffDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_TxDQDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p1_TxDiffDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_TxDQDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p1_TxDiffDcaMode_p1_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_RtrnMode_p1_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtLpCsEnA_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR14_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtLpCsEnB_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_Seq0BGPR15_p1_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_PState_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR1_p2_AddressOffset, (uint32_t)0x000080a2);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR2_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR6_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR6_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p2_OdtSeg120_p2_AddressOffset, (uint32_t)0x00004101);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p2_ZCalCompCtrl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p2_CPllCtrl5_p2_AddressOffset, (uint32_t)0x00002e9a);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY0_p2_AddressOffset, (uint32_t)0x00000064);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY1_p2_AddressOffset, (uint32_t)0x0000012c);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY2_p2_AddressOffset, (uint32_t)0x000007d0);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY3_p2_AddressOffset, (uint32_t)0x00000058);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY4_p2_AddressOffset, (uint32_t)0x00000014);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY5_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY6_p2_AddressOffset, (uint32_t)0x00000043);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY7_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY10_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY11_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY12_p2_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p2_PclkPtrInitVal_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p2_HMPclkPtrInitVal_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p2_DfiFreqRatio_p2_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbEn_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbEn_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbEn_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbEn_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_DxDigStrobeMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_DxDigStrobeMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_DxDigStrobeMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_DxDigStrobeMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_DxDigStrobeMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_DxDigStrobeMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_DxDigStrobeMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_DxDigStrobeMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_DqsPreambleControl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_DqsPreambleControl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_DqsPreambleControl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_DqsPreambleControl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_DbyteRxDqsModeCntrl_p2_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_DbyteRxDqsModeCntrl_p2_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_DbyteRxDqsModeCntrl_p2_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_DbyteRxDqsModeCntrl_p2_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_DxPClkDis_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_DxDfiClkDis_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_DxPClkDis_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_DxDfiClkDis_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_DxPClkDis_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_DxDfiClkDis_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_DxPClkDis_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_DxDfiClkDis_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_ZCAL0_p2_ZCalClkInfo_p2_AddressOffset, (uint32_t)0x00000320);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p2_ZCalSlewRateCtrl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxGainCurrAdjRxReplica_p2_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxGainCurrAdjRxReplica_p2_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxGainCurrAdjRxReplica_p2_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxGainCurrAdjRxReplica_p2_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p2_CmdFifoWrModeMaster_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p2_CPclkDivRatio_p2_AddressOffset, (uint32_t)0x00001111);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_DMIPinPresent_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_DMIPinPresent_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_DMIPinPresent_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_DMIPinPresent_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_EnPhyUpdZQCalUpdate_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_DisableZQupdateOnSnoop_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TrackingModeCntrl_p2_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TrackingModeCntrl_p2_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TrackingModeCntrl_p2_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TrackingModeCntrl_p2_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p2_EnRxDqsTracking_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_TxImpedanceDq_p2_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_TxImpedanceDq_p2_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_TxImpedanceDqs_p2_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_TxImpedanceDqs_p2_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_TxImpedanceDq_p2_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_TxImpedanceDq_p2_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_TxImpedanceDqs_p2_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_TxImpedanceDqs_p2_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_TxImpedanceDq_p2_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_TxImpedanceDq_p2_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_TxImpedanceDqs_p2_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_TxImpedanceDqs_p2_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_TxImpedanceDq_p2_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_TxImpedanceDq_p2_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_TxImpedanceDqs_p2_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_TxImpedanceDqs_p2_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p2_TxImpedanceAC_p2_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_OdtImpedanceDq_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_OdtImpedanceDq_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_OdtImpedanceDqs_p2_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_OdtImpedanceDqs_p2_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_OdtImpedanceDq_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_OdtImpedanceDq_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_OdtImpedanceDqs_p2_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_OdtImpedanceDqs_p2_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_OdtImpedanceDq_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_OdtImpedanceDq_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_OdtImpedanceDqs_p2_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_OdtImpedanceDqs_p2_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_OdtImpedanceDq_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_OdtImpedanceDq_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_OdtImpedanceDqs_p2_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_OdtImpedanceDqs_p2_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p2_OdtImpedanceAC_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p2_OdtImpedanceAC_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p2_OdtImpedanceAC_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p2_OdtImpedanceAC_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p2_OdtImpedanceAC_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p2_OdtImpedanceAC_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p2_OdtImpedanceAC_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p2_OdtImpedanceAC_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p2_OdtImpedanceAC_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p2_OdtImpedanceAC_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p2_OdtImpedanceAC_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p2_OdtImpedanceAC_p2_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_TxDQSlew_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_TxDQSlew_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_TxDQSlew_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_TxDQSlew_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_TxDQSlew_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_TxDQSlew_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_TxDQSlew_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_TxDQSlew_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p2_TxSlewAC_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p2_TxSlewAC_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p2_TxSlewAC_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p2_TxSlewAC_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p2_TxSlewAC_p2_AddressOffset, (uint32_t)0x000000f8);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p2_TxSlewAC_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p2_TxSlewAC_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p2_TxSlewAC_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p2_TxSlewAC_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p2_TxSlewAC_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p2_TxSlewAC_p2_AddressOffset, (uint32_t)0x000000f8);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p2_TxSlewAC_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_RxDQSCtrl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_RxDQSCtrl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_RxDQSCtrl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_RxDQSCtrl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_RxDQSCtrl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_RxDQSCtrl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_RxDQSCtrl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_RxDQSCtrl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_EnableWriteLinkEcc_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_EnableWriteLinkEcc_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_EnableWriteLinkEcc_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_EnableWriteLinkEcc_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_PPTTrainSetup_p2_AddressOffset, (uint32_t)0x0000005a);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_PhyMstrFreqOverride_p2_AddressOffset, (uint32_t)0x0000000f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxTrainPattern8BitMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxTrainPattern8BitMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxTrainPattern8BitMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxTrainPattern8BitMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxReplicaRangeVal_p2_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxReplicaRangeVal_p2_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxReplicaRangeVal_p2_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxReplicaRangeVal_p2_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxReplicaCtl04_p2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxReplicaCtl04_p2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxReplicaCtl04_p2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxReplicaCtl04_p2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p2_PipeCtl_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_LP5DfiDataEnLatency_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_LP5DfiDataEnLatency_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_LP5DfiDataEnLatency_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_LP5DfiDataEnLatency_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_DfiRespHandshakeDelays0_p2_AddressOffset, (uint32_t)0x00000222);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_DfiHandshakeDelays0_p2_AddressOffset, (uint32_t)0x00000020);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_DfiRespHandshakeDelays1_p2_AddressOffset, (uint32_t)0x00000222);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_DfiHandshakeDelays1_p2_AddressOffset, (uint32_t)0x00000020);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckWriteStaticLoPulse_p2_AddressOffset, (uint32_t)0x0000100c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckWriteStaticHiPulse_p2_AddressOffset, (uint32_t)0x0000100c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckWriteTogglePulse_p2_AddressOffset, (uint32_t)0x0000041c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckWriteFastTogglePulse_p2_AddressOffset, (uint32_t)0x00001b20);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckReadStaticLoPulse_p2_AddressOffset, (uint32_t)0x00001018);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckReadStaticHiPulse_p2_AddressOffset, (uint32_t)0x00001018);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckReadTogglePulse_p2_AddressOffset, (uint32_t)0x00000428);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckReadFastTogglePulse_p2_AddressOffset, (uint32_t)0x00002f2c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckFreqSwStaticLoPulse_p2_AddressOffset, (uint32_t)0x00001004);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckFreqSwStaticHiPulse_p2_AddressOffset, (uint32_t)0x00001004);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckFreqSwTogglePulse_p2_AddressOffset, (uint32_t)0x00000414);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckFreqSwFastTogglePulse_p2_AddressOffset, (uint32_t)0x00001318);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMRxEnPulse_p2_AddressOffset, (uint32_t)0x00000837);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMRxValPulse_p2_AddressOffset, (uint32_t)0x00000837);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMRdcsPulse_p2_AddressOffset, (uint32_t)0x00000837);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMTxEnPulse_p2_AddressOffset, (uint32_t)0x0000081f);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWrcsPulse_p2_AddressOffset, (uint32_t)0x0000081f);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_AcPipeEn_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_AcPipeEn_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_EnaRxStrobeEnB_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_EnaRxStrobeEnB_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_EnaRxStrobeEnB_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_EnaRxStrobeEnB_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_EnaRxStrobeEnB_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_EnaRxStrobeEnB_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_EnaRxStrobeEnB_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_EnaRxStrobeEnB_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_PclkDCALcdlAddDlySampEn_p2_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p2_PclkDCASampDelayLCDLAC_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p2_PclkDCASampDelayLCDLAC_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p2_PclkDCASampDelayLCDLAC_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p2_PclkDCASampDelayLCDLAC_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p2_PclkDCASampDelayLCDLAC_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p2_PclkDCASampDelayLCDLAC_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p2_PclkDCASampDelayLCDLAC_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p2_PclkDCASampDelayLCDLAC_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p2_PclkDCASampDelayLCDLAC_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p2_PclkDCASampDelayLCDLAC_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p2_PclkDCASampDelayLCDLAC_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p2_PclkDCASampDelayLCDLAC_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_PclkDCASampDelayLCDLDB_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_PclkDCASampDelayLCDLDB_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_PclkDCASampDelayLCDLDB_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_PclkDCASampDelayLCDLDB_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_PclkDCAStaticCtrl0AC_p2_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_PclkDCAStaticCtrl0AC_p2_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_PclkDCAStaticCtrl0DB_p2_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_PclkDCAStaticCtrl0DB_p2_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_PclkDCAStaticCtrl0DB_p2_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_PclkDCAStaticCtrl0DB_p2_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p2_PclkDCAStaticCtrl1AC_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p2_PclkDCAStaticCtrl1AC_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p2_PclkDCAStaticCtrl1AC_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p2_PclkDCAStaticCtrl1AC_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p2_PclkDCAStaticCtrl1AC_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p2_PclkDCAStaticCtrl1AC_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p2_PclkDCAStaticCtrl1AC_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p2_PclkDCAStaticCtrl1AC_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p2_PclkDCAStaticCtrl1AC_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p2_PclkDCAStaticCtrl1AC_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p2_PclkDCAStaticCtrl1AC_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p2_PclkDCAStaticCtrl1AC_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_PclkDCAStaticCtrl1DB_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_PclkDCAStaticCtrl1DB_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_PclkDCAStaticCtrl1DB_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_PclkDCAStaticCtrl1DB_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_PclkDCATxLcdlPhase_p2_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY8_p2_AddressOffset, (uint32_t)0x00000013);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BDLY9_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_RxDFECtrlDq_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_RxDFECtrlDq_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_RxDFECtrlDq_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_RxDFECtrlDq_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_RxDFECtrlDq_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_RxDFECtrlDq_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_RxDFECtrlDq_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_RxDFECtrlDq_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_InhibitTxRdPtrInit_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_InhibitTxRdPtrInit_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_InhibitTxRdPtrInit_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_InhibitTxRdPtrInit_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR10_p2_AddressOffset, (uint32_t)0x00000268);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR11_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR21_p2_AddressOffset, (uint32_t)0x00000268);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR22_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_UcclkHclkEnables_AddressOffset, (uint32_t)0x00000007);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_RxDQSSeVrefDAC0_p2_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_RxDQSSeVrefDAC0_p2_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_RxDQSSeVrefDAC0_p2_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_RxDQSSeVrefDAC0_p2_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_RxDQSSeVrefDAC0_p2_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_RxDQSSeVrefDAC0_p2_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_RxDQSSeVrefDAC0_p2_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_RxDQSSeVrefDAC0_p2_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR23_p2_AddressOffset, (uint32_t)0x00000053);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR24_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR25_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_AcLcdlUpdInterval_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_AcLcdlUpdInterval_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_CKXTxDly_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_ACXTxDly_r0_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_ACXTxDly_r1_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_ACXTxDly_r2_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_ACXTxDly_r3_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_ACXTxDly_r4_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_ACXTxDly_r5_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_ACXTxDly_r6_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_ACXTxDly_r8_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_ACXTxDly_r9_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_CKXTxDly_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_ACXTxDly_r0_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_ACXTxDly_r1_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_ACXTxDly_r2_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_ACXTxDly_r3_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_ACXTxDly_r4_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_ACXTxDly_r5_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_ACXTxDly_r6_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_ACXTxDly_r8_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_ACXTxDly_r9_p2_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_DFIMRL_p2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_DFIMRL_p2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_DFIMRL_p2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_DFIMRL_p2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_HwtMRL_p2_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxWckDlyTg0_p2_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxWckDlyTg1_p2_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxWckDlyTg0_p2_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxWckDlyTg1_p2_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxWckDlyTg0_p2_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxWckDlyTg1_p2_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxWckDlyTg0_p2_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxWckDlyTg1_p2_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqsDlyTg0_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqsDlyTg1_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqsDlyTg0_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqsDlyTg1_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqsDlyTg0_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqsDlyTg1_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqsDlyTg0_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqsDlyTg1_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg0_r0_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg1_r0_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg0_r1_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg1_r1_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg0_r2_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg1_r2_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg0_r3_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg1_r3_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg0_r4_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg1_r4_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg0_r5_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg1_r5_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg0_r6_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg1_r6_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg0_r7_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg1_r7_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg0_r8_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_TxDqDlyTg1_r8_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg0_r0_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg1_r0_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg0_r1_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg1_r1_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg0_r2_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg1_r2_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg0_r3_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg1_r3_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg0_r4_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg1_r4_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg0_r5_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg1_r5_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg0_r6_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg1_r6_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg0_r7_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg1_r7_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg0_r8_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_TxDqDlyTg1_r8_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg0_r0_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg1_r0_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg0_r1_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg1_r1_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg0_r2_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg1_r2_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg0_r3_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg1_r3_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg0_r4_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg1_r4_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg0_r5_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg1_r5_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg0_r6_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg1_r6_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg0_r7_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg1_r7_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg0_r8_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_TxDqDlyTg1_r8_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg0_r0_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg1_r0_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg0_r1_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg1_r1_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg0_r2_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg1_r2_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg0_r3_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg1_r3_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg0_r4_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg1_r4_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg0_r5_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg1_r5_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg0_r6_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg1_r6_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg0_r7_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg1_r7_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg0_r8_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_TxDqDlyTg1_r8_p2_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg0_r0_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg1_r0_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg0_r1_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg1_r1_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg0_r2_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg1_r2_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg0_r3_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg1_r3_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg0_r4_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg1_r4_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg0_r5_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg1_r5_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg0_r6_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg1_r6_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg0_r7_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg1_r7_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg0_r8_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxDigStrbDlyTg1_r8_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg0_r0_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg1_r0_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg0_r1_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg1_r1_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg0_r2_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg1_r2_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg0_r3_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg1_r3_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg0_r4_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg1_r4_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg0_r5_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg1_r5_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg0_r6_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg1_r6_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg0_r7_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg1_r7_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg0_r8_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxDigStrbDlyTg1_r8_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg0_r0_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg1_r0_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg0_r1_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg1_r1_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg0_r2_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg1_r2_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg0_r3_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg1_r3_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg0_r4_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg1_r4_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg0_r5_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg1_r5_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg0_r6_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg1_r6_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg0_r7_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg1_r7_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg0_r8_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxDigStrbDlyTg1_r8_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg0_r0_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg1_r0_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg0_r1_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg1_r1_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg0_r2_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg1_r2_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg0_r3_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg1_r3_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg0_r4_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg1_r4_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg0_r5_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg1_r5_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg0_r6_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg1_r6_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg0_r7_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg1_r7_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg0_r8_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxDigStrbDlyTg1_r8_p2_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxEnDlyTg0_p2_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxEnDlyTg1_p2_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxEnDlyTg0_p2_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxEnDlyTg1_p2_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxEnDlyTg0_p2_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxEnDlyTg1_p2_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxEnDlyTg0_p2_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxEnDlyTg1_p2_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg0_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg1_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg0_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg1_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg0_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg1_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg0_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg1_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg0_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg1_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg0_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg1_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg0_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg1_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg0_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg1_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg0_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg1_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg0_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg1_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg0_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg1_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg0_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg1_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg0_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg1_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg0_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg1_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg0_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg1_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg0_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg1_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg0_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkT2UIDlyTg1_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg0_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkC2UIDlyTg1_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg0_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg1_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg0_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg1_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg0_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg1_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg0_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg1_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg0_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg1_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg0_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg1_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg0_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg1_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg0_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg1_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg0_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg1_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg0_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg1_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg0_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg1_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg0_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg1_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg0_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg1_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg0_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg1_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg0_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg1_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg0_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg1_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg0_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkT2UIDlyTg1_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg0_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkC2UIDlyTg1_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg0_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg1_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg0_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg1_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg0_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg1_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg0_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg1_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg0_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg1_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg0_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg1_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg0_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg1_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg0_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg1_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg0_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg1_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg0_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg1_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg0_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg1_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg0_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg1_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg0_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg1_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg0_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg1_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg0_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg1_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg0_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg1_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg0_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkT2UIDlyTg1_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg0_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkC2UIDlyTg1_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg0_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg1_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg0_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg1_r0_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg0_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg1_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg0_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg1_r1_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg0_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg1_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg0_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg1_r2_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg0_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg1_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg0_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg1_r3_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg0_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg1_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg0_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg1_r4_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg0_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg1_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg0_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg1_r5_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg0_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg1_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg0_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg1_r6_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg0_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg1_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg0_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg1_r7_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg0_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkT2UIDlyTg1_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg0_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkC2UIDlyTg1_r8_p2_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_PptDqsCntInvTrnTg0_p2_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_PptDqsCntInvTrnTg1_p2_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_PptWck2DqoCntInvTrnTg0_p2_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_PptWck2DqoCntInvTrnTg1_p2_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_PptDqsCntInvTrnTg0_p2_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_PptDqsCntInvTrnTg1_p2_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_PptWck2DqoCntInvTrnTg0_p2_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_PptWck2DqoCntInvTrnTg1_p2_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_PptDqsCntInvTrnTg0_p2_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_PptDqsCntInvTrnTg1_p2_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_PptWck2DqoCntInvTrnTg0_p2_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_PptWck2DqoCntInvTrnTg1_p2_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_PptDqsCntInvTrnTg0_p2_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_PptDqsCntInvTrnTg1_p2_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_PptWck2DqoCntInvTrnTg0_p2_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_PptWck2DqoCntInvTrnTg1_p2_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtCtrl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p2_DllTrainParam_p2_AddressOffset, (uint32_t)0x00000066);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_HMTxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_HMRxLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_HMRxReplicaLcdlSeed_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR10_p2_AddressOffset, (uint32_t)0x00000262);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR11_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR21_p2_AddressOffset, (uint32_t)0x00000262);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR22_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RDqRDqsCntrl_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RDqRDqsCntrl_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RDqRDqsCntrl_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RDqRDqsCntrl_p2_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p2_CPllDacValIn_p2_AddressOffset, (uint32_t)0x00000010);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxReplicaPathPhase0_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxReplicaPathPhase1_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxReplicaPathPhase2_p2_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxReplicaPathPhase3_p2_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxReplicaPathPhase4_p2_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxReplicaPathPhase0_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxReplicaPathPhase1_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxReplicaPathPhase2_p2_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxReplicaPathPhase3_p2_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxReplicaPathPhase4_p2_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxReplicaPathPhase0_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxReplicaPathPhase1_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxReplicaPathPhase2_p2_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxReplicaPathPhase3_p2_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxReplicaPathPhase4_p2_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxReplicaPathPhase0_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxReplicaPathPhase1_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxReplicaPathPhase2_p2_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxReplicaPathPhase3_p2_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxReplicaPathPhase4_p2_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxReplicaCtl01_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxReplicaCtl01_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxReplicaCtl01_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxReplicaCtl01_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxReplicaCtl03_p2_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxReplicaCtl03_p2_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxReplicaCtl03_p2_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxReplicaCtl03_p2_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR7_p2_AddressOffset, (uint32_t)0x00009701);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR8_p2_AddressOffset, (uint32_t)0x0000b681);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p2_CPllCtrl5_p2_AddressOffset, (uint32_t)0x00002d56);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p0_CPllCtrl3_AddressOffset, (uint32_t)0x000003f0);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p2_ACSingleEndedMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p2_ACSingleEndedMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_SingleEndedMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_SingleEndedMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_SingleEndedMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_SingleEndedMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMWckFreeRunMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR12_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxClkCntl1_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxClkCntl1_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxClkCntl1_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxClkCntl1_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p2_RxReplicaCtl04_p2_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p2_RxReplicaCtl04_p2_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p2_RxReplicaCtl04_p2_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p2_RxReplicaCtl04_p2_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_TxDQDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p2_TxDiffDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_TxDQDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p2_TxDiffDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_TxDQDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p2_TxDiffDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_TxDQDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p2_TxDiffDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_TxDQDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p2_TxDiffDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_TxDQDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p2_TxDiffDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_TxDQDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p2_TxDiffDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_TxDQDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p2_TxDiffDcaMode_p2_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_RtrnMode_p2_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtLpCsEnA_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR14_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtLpCsEnB_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_Seq0BGPR15_p2_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_PState_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR1_p3_AddressOffset, (uint32_t)0x000080a2);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR2_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR6_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR6_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p3_OdtSeg120_p3_AddressOffset, (uint32_t)0x00004101);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p3_ZCalCompCtrl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p3_CPllCtrl5_p3_AddressOffset, (uint32_t)0x00002e9a);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY0_p3_AddressOffset, (uint32_t)0x00000064);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY1_p3_AddressOffset, (uint32_t)0x0000012c);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY2_p3_AddressOffset, (uint32_t)0x000007d0);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY3_p3_AddressOffset, (uint32_t)0x00000058);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY4_p3_AddressOffset, (uint32_t)0x00000014);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY5_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY6_p3_AddressOffset, (uint32_t)0x00000043);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY7_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY10_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY11_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY12_p3_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p3_PclkPtrInitVal_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p3_HMPclkPtrInitVal_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p3_DfiFreqRatio_p3_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbEn_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbEn_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbEn_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbEn_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_DxDigStrobeMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_DxDigStrobeMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_DxDigStrobeMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_DxDigStrobeMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_DxDigStrobeMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_DxDigStrobeMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_DxDigStrobeMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_DxDigStrobeMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_DqsPreambleControl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_DqsPreambleControl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_DqsPreambleControl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_DqsPreambleControl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_DbyteRxDqsModeCntrl_p3_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_DbyteRxDqsModeCntrl_p3_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_DbyteRxDqsModeCntrl_p3_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_DbyteRxDqsModeCntrl_p3_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_DxPClkDis_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_DxDfiClkDis_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_DxPClkDis_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_DxDfiClkDis_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_DxPClkDis_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_DxDfiClkDis_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_DxPClkDis_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_DxDfiClkDis_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_ZCAL0_p3_ZCalClkInfo_p3_AddressOffset, (uint32_t)0x00000320);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p3_ZCalSlewRateCtrl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxGainCurrAdjRxReplica_p3_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxGainCurrAdjRxReplica_p3_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxGainCurrAdjRxReplica_p3_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxGainCurrAdjRxReplica_p3_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p3_CmdFifoWrModeMaster_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p3_CPclkDivRatio_p3_AddressOffset, (uint32_t)0x00001111);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_DMIPinPresent_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_DMIPinPresent_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_DMIPinPresent_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_DMIPinPresent_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_EnPhyUpdZQCalUpdate_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_DisableZQupdateOnSnoop_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TrackingModeCntrl_p3_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TrackingModeCntrl_p3_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TrackingModeCntrl_p3_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TrackingModeCntrl_p3_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p3_EnRxDqsTracking_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_TxImpedanceDq_p3_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_TxImpedanceDq_p3_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_TxImpedanceDqs_p3_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_TxImpedanceDqs_p3_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_TxImpedanceDq_p3_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_TxImpedanceDq_p3_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_TxImpedanceDqs_p3_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_TxImpedanceDqs_p3_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_TxImpedanceDq_p3_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_TxImpedanceDq_p3_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_TxImpedanceDqs_p3_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_TxImpedanceDqs_p3_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_TxImpedanceDq_p3_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_TxImpedanceDq_p3_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_TxImpedanceDqs_p3_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_TxImpedanceDqs_p3_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p3_TxImpedanceAC_p3_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_OdtImpedanceDq_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_OdtImpedanceDq_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_OdtImpedanceDqs_p3_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_OdtImpedanceDqs_p3_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_OdtImpedanceDq_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_OdtImpedanceDq_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_OdtImpedanceDqs_p3_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_OdtImpedanceDqs_p3_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_OdtImpedanceDq_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_OdtImpedanceDq_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_OdtImpedanceDqs_p3_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_OdtImpedanceDqs_p3_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_OdtImpedanceDq_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_OdtImpedanceDq_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_OdtImpedanceDqs_p3_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_OdtImpedanceDqs_p3_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p3_OdtImpedanceAC_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p3_OdtImpedanceAC_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p3_OdtImpedanceAC_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p3_OdtImpedanceAC_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p3_OdtImpedanceAC_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p3_OdtImpedanceAC_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p3_OdtImpedanceAC_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p3_OdtImpedanceAC_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p3_OdtImpedanceAC_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p3_OdtImpedanceAC_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p3_OdtImpedanceAC_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p3_OdtImpedanceAC_p3_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_TxDQSlew_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_TxDQSlew_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_TxDQSlew_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_TxDQSlew_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_TxDQSlew_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_TxDQSlew_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_TxDQSlew_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_TxDQSlew_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p3_TxSlewAC_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p3_TxSlewAC_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p3_TxSlewAC_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p3_TxSlewAC_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p3_TxSlewAC_p3_AddressOffset, (uint32_t)0x000000f8);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p3_TxSlewAC_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p3_TxSlewAC_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p3_TxSlewAC_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p3_TxSlewAC_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p3_TxSlewAC_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p3_TxSlewAC_p3_AddressOffset, (uint32_t)0x000000f8);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p3_TxSlewAC_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_RxDQSCtrl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_RxDQSCtrl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_RxDQSCtrl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_RxDQSCtrl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_RxDQSCtrl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_RxDQSCtrl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_RxDQSCtrl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_RxDQSCtrl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_EnableWriteLinkEcc_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_EnableWriteLinkEcc_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_EnableWriteLinkEcc_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_EnableWriteLinkEcc_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_PPTTrainSetup_p3_AddressOffset, (uint32_t)0x0000005a);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_PhyMstrFreqOverride_p3_AddressOffset, (uint32_t)0x0000000f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxTrainPattern8BitMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxTrainPattern8BitMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxTrainPattern8BitMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxTrainPattern8BitMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxReplicaRangeVal_p3_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxReplicaRangeVal_p3_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxReplicaRangeVal_p3_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxReplicaRangeVal_p3_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxReplicaCtl04_p3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxReplicaCtl04_p3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxReplicaCtl04_p3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxReplicaCtl04_p3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p3_PipeCtl_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_LP5DfiDataEnLatency_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_LP5DfiDataEnLatency_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_LP5DfiDataEnLatency_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_LP5DfiDataEnLatency_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_DfiRespHandshakeDelays0_p3_AddressOffset, (uint32_t)0x00000222);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_DfiHandshakeDelays0_p3_AddressOffset, (uint32_t)0x00000020);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_DfiRespHandshakeDelays1_p3_AddressOffset, (uint32_t)0x00000222);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_DfiHandshakeDelays1_p3_AddressOffset, (uint32_t)0x00000020);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckWriteStaticLoPulse_p3_AddressOffset, (uint32_t)0x0000100c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckWriteStaticHiPulse_p3_AddressOffset, (uint32_t)0x0000100c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckWriteTogglePulse_p3_AddressOffset, (uint32_t)0x0000041c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckWriteFastTogglePulse_p3_AddressOffset, (uint32_t)0x00001b20);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckReadStaticLoPulse_p3_AddressOffset, (uint32_t)0x00001018);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckReadStaticHiPulse_p3_AddressOffset, (uint32_t)0x00001018);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckReadTogglePulse_p3_AddressOffset, (uint32_t)0x00000428);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckReadFastTogglePulse_p3_AddressOffset, (uint32_t)0x00002f2c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckFreqSwStaticLoPulse_p3_AddressOffset, (uint32_t)0x00001004);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckFreqSwStaticHiPulse_p3_AddressOffset, (uint32_t)0x00001004);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckFreqSwTogglePulse_p3_AddressOffset, (uint32_t)0x00000414);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckFreqSwFastTogglePulse_p3_AddressOffset, (uint32_t)0x00001318);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMRxEnPulse_p3_AddressOffset, (uint32_t)0x00000837);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMRxValPulse_p3_AddressOffset, (uint32_t)0x00000837);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMRdcsPulse_p3_AddressOffset, (uint32_t)0x00000837);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMTxEnPulse_p3_AddressOffset, (uint32_t)0x0000081f);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWrcsPulse_p3_AddressOffset, (uint32_t)0x0000081f);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_AcPipeEn_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_AcPipeEn_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_EnaRxStrobeEnB_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_EnaRxStrobeEnB_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_EnaRxStrobeEnB_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_EnaRxStrobeEnB_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_EnaRxStrobeEnB_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_EnaRxStrobeEnB_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_EnaRxStrobeEnB_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_EnaRxStrobeEnB_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_PclkDCALcdlAddDlySampEn_p3_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p3_PclkDCASampDelayLCDLAC_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p3_PclkDCASampDelayLCDLAC_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p3_PclkDCASampDelayLCDLAC_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p3_PclkDCASampDelayLCDLAC_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p3_PclkDCASampDelayLCDLAC_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p3_PclkDCASampDelayLCDLAC_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p3_PclkDCASampDelayLCDLAC_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p3_PclkDCASampDelayLCDLAC_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p3_PclkDCASampDelayLCDLAC_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p3_PclkDCASampDelayLCDLAC_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p3_PclkDCASampDelayLCDLAC_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p3_PclkDCASampDelayLCDLAC_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_PclkDCASampDelayLCDLDB_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_PclkDCASampDelayLCDLDB_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_PclkDCASampDelayLCDLDB_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_PclkDCASampDelayLCDLDB_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_PclkDCAStaticCtrl0AC_p3_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_PclkDCAStaticCtrl0AC_p3_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_PclkDCAStaticCtrl0DB_p3_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_PclkDCAStaticCtrl0DB_p3_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_PclkDCAStaticCtrl0DB_p3_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_PclkDCAStaticCtrl0DB_p3_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p3_PclkDCAStaticCtrl1AC_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p3_PclkDCAStaticCtrl1AC_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p3_PclkDCAStaticCtrl1AC_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p3_PclkDCAStaticCtrl1AC_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p3_PclkDCAStaticCtrl1AC_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p3_PclkDCAStaticCtrl1AC_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p3_PclkDCAStaticCtrl1AC_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p3_PclkDCAStaticCtrl1AC_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p3_PclkDCAStaticCtrl1AC_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p3_PclkDCAStaticCtrl1AC_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p3_PclkDCAStaticCtrl1AC_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p3_PclkDCAStaticCtrl1AC_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_PclkDCAStaticCtrl1DB_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_PclkDCAStaticCtrl1DB_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_PclkDCAStaticCtrl1DB_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_PclkDCAStaticCtrl1DB_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_PclkDCATxLcdlPhase_p3_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY8_p3_AddressOffset, (uint32_t)0x00000013);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BDLY9_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_RxDFECtrlDq_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_RxDFECtrlDq_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_RxDFECtrlDq_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_RxDFECtrlDq_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_RxDFECtrlDq_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_RxDFECtrlDq_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_RxDFECtrlDq_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_RxDFECtrlDq_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_InhibitTxRdPtrInit_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_InhibitTxRdPtrInit_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_InhibitTxRdPtrInit_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_InhibitTxRdPtrInit_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR10_p3_AddressOffset, (uint32_t)0x00000268);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR11_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR21_p3_AddressOffset, (uint32_t)0x00000268);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR22_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_UcclkHclkEnables_AddressOffset, (uint32_t)0x00000007);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_RxDQSSeVrefDAC0_p3_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_RxDQSSeVrefDAC0_p3_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_RxDQSSeVrefDAC0_p3_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_RxDQSSeVrefDAC0_p3_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_RxDQSSeVrefDAC0_p3_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_RxDQSSeVrefDAC0_p3_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_RxDQSSeVrefDAC0_p3_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_RxDQSSeVrefDAC0_p3_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR23_p3_AddressOffset, (uint32_t)0x00000053);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR24_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR25_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_AcLcdlUpdInterval_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_AcLcdlUpdInterval_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_CKXTxDly_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_ACXTxDly_r0_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_ACXTxDly_r1_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_ACXTxDly_r2_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_ACXTxDly_r3_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_ACXTxDly_r4_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_ACXTxDly_r5_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_ACXTxDly_r6_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_ACXTxDly_r8_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_ACXTxDly_r9_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_CKXTxDly_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_ACXTxDly_r0_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_ACXTxDly_r1_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_ACXTxDly_r2_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_ACXTxDly_r3_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_ACXTxDly_r4_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_ACXTxDly_r5_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_ACXTxDly_r6_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_ACXTxDly_r8_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_ACXTxDly_r9_p3_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_DFIMRL_p3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_DFIMRL_p3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_DFIMRL_p3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_DFIMRL_p3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_HwtMRL_p3_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxWckDlyTg0_p3_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxWckDlyTg1_p3_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxWckDlyTg0_p3_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxWckDlyTg1_p3_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxWckDlyTg0_p3_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxWckDlyTg1_p3_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxWckDlyTg0_p3_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxWckDlyTg1_p3_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqsDlyTg0_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqsDlyTg1_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqsDlyTg0_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqsDlyTg1_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqsDlyTg0_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqsDlyTg1_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqsDlyTg0_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqsDlyTg1_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg0_r0_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg1_r0_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg0_r1_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg1_r1_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg0_r2_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg1_r2_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg0_r3_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg1_r3_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg0_r4_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg1_r4_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg0_r5_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg1_r5_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg0_r6_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg1_r6_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg0_r7_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg1_r7_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg0_r8_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_TxDqDlyTg1_r8_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg0_r0_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg1_r0_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg0_r1_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg1_r1_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg0_r2_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg1_r2_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg0_r3_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg1_r3_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg0_r4_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg1_r4_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg0_r5_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg1_r5_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg0_r6_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg1_r6_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg0_r7_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg1_r7_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg0_r8_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_TxDqDlyTg1_r8_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg0_r0_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg1_r0_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg0_r1_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg1_r1_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg0_r2_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg1_r2_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg0_r3_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg1_r3_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg0_r4_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg1_r4_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg0_r5_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg1_r5_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg0_r6_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg1_r6_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg0_r7_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg1_r7_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg0_r8_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_TxDqDlyTg1_r8_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg0_r0_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg1_r0_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg0_r1_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg1_r1_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg0_r2_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg1_r2_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg0_r3_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg1_r3_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg0_r4_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg1_r4_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg0_r5_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg1_r5_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg0_r6_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg1_r6_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg0_r7_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg1_r7_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg0_r8_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_TxDqDlyTg1_r8_p3_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg0_r0_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg1_r0_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg0_r1_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg1_r1_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg0_r2_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg1_r2_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg0_r3_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg1_r3_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg0_r4_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg1_r4_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg0_r5_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg1_r5_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg0_r6_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg1_r6_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg0_r7_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg1_r7_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg0_r8_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxDigStrbDlyTg1_r8_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg0_r0_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg1_r0_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg0_r1_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg1_r1_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg0_r2_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg1_r2_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg0_r3_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg1_r3_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg0_r4_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg1_r4_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg0_r5_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg1_r5_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg0_r6_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg1_r6_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg0_r7_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg1_r7_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg0_r8_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxDigStrbDlyTg1_r8_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg0_r0_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg1_r0_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg0_r1_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg1_r1_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg0_r2_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg1_r2_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg0_r3_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg1_r3_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg0_r4_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg1_r4_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg0_r5_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg1_r5_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg0_r6_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg1_r6_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg0_r7_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg1_r7_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg0_r8_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxDigStrbDlyTg1_r8_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg0_r0_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg1_r0_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg0_r1_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg1_r1_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg0_r2_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg1_r2_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg0_r3_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg1_r3_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg0_r4_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg1_r4_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg0_r5_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg1_r5_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg0_r6_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg1_r6_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg0_r7_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg1_r7_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg0_r8_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxDigStrbDlyTg1_r8_p3_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxEnDlyTg0_p3_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxEnDlyTg1_p3_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxEnDlyTg0_p3_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxEnDlyTg1_p3_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxEnDlyTg0_p3_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxEnDlyTg1_p3_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxEnDlyTg0_p3_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxEnDlyTg1_p3_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg0_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg1_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg0_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg1_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg0_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg1_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg0_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg1_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg0_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg1_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg0_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg1_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg0_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg1_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg0_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg1_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg0_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg1_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg0_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg1_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg0_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg1_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg0_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg1_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg0_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg1_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg0_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg1_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg0_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg1_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg0_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg1_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg0_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkT2UIDlyTg1_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg0_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkC2UIDlyTg1_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg0_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg1_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg0_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg1_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg0_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg1_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg0_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg1_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg0_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg1_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg0_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg1_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg0_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg1_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg0_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg1_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg0_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg1_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg0_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg1_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg0_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg1_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg0_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg1_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg0_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg1_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg0_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg1_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg0_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg1_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg0_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg1_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg0_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkT2UIDlyTg1_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg0_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkC2UIDlyTg1_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg0_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg1_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg0_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg1_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg0_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg1_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg0_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg1_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg0_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg1_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg0_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg1_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg0_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg1_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg0_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg1_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg0_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg1_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg0_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg1_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg0_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg1_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg0_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg1_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg0_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg1_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg0_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg1_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg0_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg1_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg0_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg1_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg0_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkT2UIDlyTg1_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg0_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkC2UIDlyTg1_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg0_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg1_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg0_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg1_r0_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg0_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg1_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg0_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg1_r1_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg0_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg1_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg0_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg1_r2_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg0_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg1_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg0_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg1_r3_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg0_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg1_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg0_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg1_r4_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg0_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg1_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg0_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg1_r5_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg0_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg1_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg0_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg1_r6_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg0_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg1_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg0_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg1_r7_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg0_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkT2UIDlyTg1_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg0_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkC2UIDlyTg1_r8_p3_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_PptDqsCntInvTrnTg0_p3_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_PptDqsCntInvTrnTg1_p3_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_PptWck2DqoCntInvTrnTg0_p3_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_PptWck2DqoCntInvTrnTg1_p3_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_PptDqsCntInvTrnTg0_p3_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_PptDqsCntInvTrnTg1_p3_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_PptWck2DqoCntInvTrnTg0_p3_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_PptWck2DqoCntInvTrnTg1_p3_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_PptDqsCntInvTrnTg0_p3_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_PptDqsCntInvTrnTg1_p3_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_PptWck2DqoCntInvTrnTg0_p3_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_PptWck2DqoCntInvTrnTg1_p3_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_PptDqsCntInvTrnTg0_p3_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_PptDqsCntInvTrnTg1_p3_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_PptWck2DqoCntInvTrnTg0_p3_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_PptWck2DqoCntInvTrnTg1_p3_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtCtrl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p3_DllTrainParam_p3_AddressOffset, (uint32_t)0x00000066);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_HMTxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_HMRxLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_HMRxReplicaLcdlSeed_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR10_p3_AddressOffset, (uint32_t)0x00000262);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR11_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR21_p3_AddressOffset, (uint32_t)0x00000262);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR22_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RDqRDqsCntrl_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RDqRDqsCntrl_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RDqRDqsCntrl_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RDqRDqsCntrl_p3_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p3_CPllDacValIn_p3_AddressOffset, (uint32_t)0x00000010);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxReplicaPathPhase0_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxReplicaPathPhase1_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxReplicaPathPhase2_p3_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxReplicaPathPhase3_p3_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxReplicaPathPhase4_p3_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxReplicaPathPhase0_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxReplicaPathPhase1_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxReplicaPathPhase2_p3_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxReplicaPathPhase3_p3_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxReplicaPathPhase4_p3_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxReplicaPathPhase0_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxReplicaPathPhase1_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxReplicaPathPhase2_p3_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxReplicaPathPhase3_p3_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxReplicaPathPhase4_p3_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxReplicaPathPhase0_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxReplicaPathPhase1_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxReplicaPathPhase2_p3_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxReplicaPathPhase3_p3_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxReplicaPathPhase4_p3_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxReplicaCtl01_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxReplicaCtl01_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxReplicaCtl01_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxReplicaCtl01_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxReplicaCtl03_p3_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxReplicaCtl03_p3_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxReplicaCtl03_p3_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxReplicaCtl03_p3_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR7_p3_AddressOffset, (uint32_t)0x00009701);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR8_p3_AddressOffset, (uint32_t)0x0000b681);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p3_CPllCtrl5_p3_AddressOffset, (uint32_t)0x00002d56);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p0_CPllCtrl3_AddressOffset, (uint32_t)0x000003f0);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p3_ACSingleEndedMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p3_ACSingleEndedMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_SingleEndedMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_SingleEndedMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_SingleEndedMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_SingleEndedMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMWckFreeRunMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR12_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxClkCntl1_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxClkCntl1_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxClkCntl1_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxClkCntl1_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p3_RxReplicaCtl04_p3_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p3_RxReplicaCtl04_p3_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p3_RxReplicaCtl04_p3_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p3_RxReplicaCtl04_p3_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_TxDQDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p3_TxDiffDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_TxDQDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p3_TxDiffDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_TxDQDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p3_TxDiffDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_TxDQDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p3_TxDiffDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_TxDQDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p3_TxDiffDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_TxDQDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p3_TxDiffDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_TxDQDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p3_TxDiffDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_TxDQDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p3_TxDiffDcaMode_p3_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_RtrnMode_p3_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtLpCsEnA_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR14_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtLpCsEnB_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_Seq0BGPR15_p3_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_PState_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR1_p0_AddressOffset, (uint32_t)0x000080a2);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR2_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR6_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR6_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p0_OdtSeg120_p0_AddressOffset, (uint32_t)0x00004101);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p0_ZCalCompCtrl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p0_CPllCtrl5_p0_AddressOffset, (uint32_t)0x00002e9a);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY0_p0_AddressOffset, (uint32_t)0x00000064);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY1_p0_AddressOffset, (uint32_t)0x0000012c);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY2_p0_AddressOffset, (uint32_t)0x000007d0);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY3_p0_AddressOffset, (uint32_t)0x00000058);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY4_p0_AddressOffset, (uint32_t)0x00000014);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY5_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY6_p0_AddressOffset, (uint32_t)0x00000043);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY7_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY10_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY11_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY12_p0_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_PclkPtrInitVal_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p0_HMPclkPtrInitVal_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_DfiFreqRatio_p0_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbEn_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbEn_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbEn_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbEn_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_DxDigStrobeMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_DxDigStrobeMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_DxDigStrobeMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_DxDigStrobeMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_DxDigStrobeMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_DxDigStrobeMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_DxDigStrobeMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_DxDigStrobeMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_DqsPreambleControl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_DqsPreambleControl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_DqsPreambleControl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_DqsPreambleControl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_DbyteRxDqsModeCntrl_p0_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_DbyteRxDqsModeCntrl_p0_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_DbyteRxDqsModeCntrl_p0_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_DbyteRxDqsModeCntrl_p0_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_DxPClkDis_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_DxDfiClkDis_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_DxPClkDis_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_DxDfiClkDis_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_DxPClkDis_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_DxDfiClkDis_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_DxPClkDis_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_DxDfiClkDis_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_ZCAL0_p0_ZCalClkInfo_p0_AddressOffset, (uint32_t)0x00000320);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMZCAL0_p0_ZCalSlewRateCtrl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxGainCurrAdjRxReplica_p0_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxGainCurrAdjRxReplica_p0_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxGainCurrAdjRxReplica_p0_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxGainCurrAdjRxReplica_p0_AddressOffset, (uint32_t)0x00000005);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_CmdFifoWrModeMaster_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_CPclkDivRatio_p0_AddressOffset, (uint32_t)0x00001111);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_DMIPinPresent_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_DMIPinPresent_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_DMIPinPresent_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_DMIPinPresent_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_EnPhyUpdZQCalUpdate_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_DisableZQupdateOnSnoop_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TrackingModeCntrl_p0_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TrackingModeCntrl_p0_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TrackingModeCntrl_p0_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TrackingModeCntrl_p0_AddressOffset, (uint32_t)0x00001301);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_EnRxDqsTracking_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_TxImpedanceDq_p0_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_TxImpedanceDq_p0_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_TxImpedanceDqs_p0_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_TxImpedanceDqs_p0_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_TxImpedanceDq_p0_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_TxImpedanceDq_p0_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_TxImpedanceDqs_p0_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_TxImpedanceDqs_p0_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_TxImpedanceDq_p0_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_TxImpedanceDq_p0_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_TxImpedanceDqs_p0_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_TxImpedanceDqs_p0_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_TxImpedanceDq_p0_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_TxImpedanceDq_p0_AddressOffset, (uint32_t)0x00000033);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_TxImpedanceDqs_p0_AddressOffset, (uint32_t)0x00000303);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_TxImpedanceDqs_p0_AddressOffset, (uint32_t)0x00003333);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x000000ff);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_TxImpedanceAC_p0_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_OdtImpedanceDq_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_OdtImpedanceDq_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_OdtImpedanceDqs_p0_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_OdtImpedanceDqs_p0_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_OdtImpedanceDq_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_OdtImpedanceDq_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_OdtImpedanceDqs_p0_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_OdtImpedanceDqs_p0_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_OdtImpedanceDq_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_OdtImpedanceDq_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_OdtImpedanceDqs_p0_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_OdtImpedanceDqs_p0_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_OdtImpedanceDq_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_OdtImpedanceDq_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_OdtImpedanceDqs_p0_AddressOffset, (uint32_t)0x00003300);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_OdtImpedanceDqs_p0_AddressOffset, (uint32_t)0x00007700);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_OdtImpedanceAC_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_OdtImpedanceAC_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_OdtImpedanceAC_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_OdtImpedanceAC_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_OdtImpedanceAC_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_OdtImpedanceAC_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_OdtImpedanceAC_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_OdtImpedanceAC_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_OdtImpedanceAC_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_OdtImpedanceAC_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_OdtImpedanceAC_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_OdtImpedanceAC_p0_AddressOffset, (uint32_t)0x00000030);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_TxDQSlew_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_TxDQSlew_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_TxDQSlew_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_TxDQSlew_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_TxDQSlew_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_TxDQSlew_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_TxDQSlew_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_TxDQSlew_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_TxSlewAC_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_TxSlewAC_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_TxSlewAC_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_TxSlewAC_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_TxSlewAC_p0_AddressOffset, (uint32_t)0x000000f8);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_TxSlewAC_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_TxSlewAC_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_TxSlewAC_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_TxSlewAC_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_TxSlewAC_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_TxSlewAC_p0_AddressOffset, (uint32_t)0x000000f8);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_TxSlewAC_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_RxDQSCtrl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_RxDQSCtrl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_RxDQSCtrl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_RxDQSCtrl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_RxDQSCtrl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_RxDQSCtrl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_RxDQSCtrl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_RxDQSCtrl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_EnableWriteLinkEcc_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_EnableWriteLinkEcc_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_EnableWriteLinkEcc_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_EnableWriteLinkEcc_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_PPTTrainSetup_p0_AddressOffset, (uint32_t)0x0000005a);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_PhyMstrFreqOverride_p0_AddressOffset, (uint32_t)0x0000000f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxTrainPattern8BitMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxTrainPattern8BitMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxTrainPattern8BitMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxTrainPattern8BitMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxReplicaRangeVal_p0_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxReplicaRangeVal_p0_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxReplicaRangeVal_p0_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxReplicaRangeVal_p0_AddressOffset, (uint32_t)0x00003232);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxReplicaCtl04_p0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxReplicaCtl04_p0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxReplicaCtl04_p0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxReplicaCtl04_p0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_PipeCtl_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_LP5DfiDataEnLatency_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_LP5DfiDataEnLatency_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_LP5DfiDataEnLatency_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_LP5DfiDataEnLatency_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_DfiRespHandshakeDelays0_p0_AddressOffset, (uint32_t)0x00000222);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_DfiHandshakeDelays0_p0_AddressOffset, (uint32_t)0x00000020);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_DfiRespHandshakeDelays1_p0_AddressOffset, (uint32_t)0x00000222);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_DfiHandshakeDelays1_p0_AddressOffset, (uint32_t)0x00000020);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckWriteStaticLoPulse_p0_AddressOffset, (uint32_t)0x0000100c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckWriteStaticHiPulse_p0_AddressOffset, (uint32_t)0x0000100c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckWriteTogglePulse_p0_AddressOffset, (uint32_t)0x0000041c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckWriteFastTogglePulse_p0_AddressOffset, (uint32_t)0x00001b20);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckReadStaticLoPulse_p0_AddressOffset, (uint32_t)0x00001018);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckReadStaticHiPulse_p0_AddressOffset, (uint32_t)0x00001018);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckReadTogglePulse_p0_AddressOffset, (uint32_t)0x00000428);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckReadFastTogglePulse_p0_AddressOffset, (uint32_t)0x00002f2c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckFreqSwStaticLoPulse_p0_AddressOffset, (uint32_t)0x00001004);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckFreqSwStaticHiPulse_p0_AddressOffset, (uint32_t)0x00001004);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckFreqSwTogglePulse_p0_AddressOffset, (uint32_t)0x00000414);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckFreqSwFastTogglePulse_p0_AddressOffset, (uint32_t)0x00001318);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMRxEnPulse_p0_AddressOffset, (uint32_t)0x00000837);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMRxValPulse_p0_AddressOffset, (uint32_t)0x00000837);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMRdcsPulse_p0_AddressOffset, (uint32_t)0x00000837);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMTxEnPulse_p0_AddressOffset, (uint32_t)0x0000081f);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWrcsPulse_p0_AddressOffset, (uint32_t)0x0000081f);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_AcPipeEn_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_AcPipeEn_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_EnaRxStrobeEnB_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_EnaRxStrobeEnB_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_EnaRxStrobeEnB_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_EnaRxStrobeEnB_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_EnaRxStrobeEnB_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_EnaRxStrobeEnB_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_EnaRxStrobeEnB_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_EnaRxStrobeEnB_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_PclkDCALcdlAddDlySampEn_p0_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_PclkDCASampDelayLCDLAC_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_PclkDCASampDelayLCDLAC_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_PclkDCASampDelayLCDLAC_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_PclkDCASampDelayLCDLAC_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_PclkDCASampDelayLCDLAC_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_PclkDCASampDelayLCDLAC_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_PclkDCASampDelayLCDLAC_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_PclkDCASampDelayLCDLAC_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_PclkDCASampDelayLCDLAC_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_PclkDCASampDelayLCDLAC_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_PclkDCASampDelayLCDLAC_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_PclkDCASampDelayLCDLAC_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_PclkDCASampDelayLCDLDB_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_PclkDCASampDelayLCDLDB_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_PclkDCASampDelayLCDLDB_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_PclkDCASampDelayLCDLDB_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_PclkDCAStaticCtrl0AC_p0_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_PclkDCAStaticCtrl0AC_p0_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_PclkDCAStaticCtrl0DB_p0_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_PclkDCAStaticCtrl0DB_p0_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_PclkDCAStaticCtrl0DB_p0_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_PclkDCAStaticCtrl0DB_p0_AddressOffset, (uint32_t)0x0000106a);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_PclkDCAStaticCtrl1AC_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_PclkDCAStaticCtrl1AC_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_PclkDCAStaticCtrl1AC_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_PclkDCAStaticCtrl1AC_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_PclkDCAStaticCtrl1AC_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_PclkDCAStaticCtrl1AC_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_PclkDCAStaticCtrl1AC_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_PclkDCAStaticCtrl1AC_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_PclkDCAStaticCtrl1AC_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_PclkDCAStaticCtrl1AC_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_PclkDCAStaticCtrl1AC_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_PclkDCAStaticCtrl1AC_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_PclkDCAStaticCtrl1DB_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_PclkDCAStaticCtrl1DB_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_PclkDCAStaticCtrl1DB_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_PclkDCAStaticCtrl1DB_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_PclkDCATxLcdlPhase_p0_AddressOffset, (uint32_t)0x0000001f);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY8_p0_AddressOffset, (uint32_t)0x00000013);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDLY9_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_RxDFECtrlDq_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_RxDFECtrlDq_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_RxDFECtrlDq_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_RxDFECtrlDq_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_RxDFECtrlDq_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_RxDFECtrlDq_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_RxDFECtrlDq_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_RxDFECtrlDq_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_InhibitTxRdPtrInit_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_InhibitTxRdPtrInit_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_InhibitTxRdPtrInit_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_InhibitTxRdPtrInit_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR10_p0_AddressOffset, (uint32_t)0x00000268);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR11_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR21_p0_AddressOffset, (uint32_t)0x00000268);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR22_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000068);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_UcclkHclkEnables_AddressOffset, (uint32_t)0x00000007);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_RxDQSSeVrefDAC0_p0_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_RxDQSSeVrefDAC0_p0_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_RxDQSSeVrefDAC0_p0_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_RxDQSSeVrefDAC0_p0_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_RxDQSSeVrefDAC0_p0_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_RxDQSSeVrefDAC0_p0_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_RxDQSSeVrefDAC0_p0_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_RxDQSSeVrefDAC0_p0_AddressOffset, (uint32_t)0x00000080);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR23_p0_AddressOffset, (uint32_t)0x00000053);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR24_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR25_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_AcLcdlUpdInterval_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_AcLcdlUpdInterval_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_CKXTxDly_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_ACXTxDly_r0_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_ACXTxDly_r1_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_ACXTxDly_r2_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_ACXTxDly_r3_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_ACXTxDly_r4_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_ACXTxDly_r5_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_ACXTxDly_r6_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_ACXTxDly_r8_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_ACXTxDly_r9_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_CKXTxDly_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_ACXTxDly_r0_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_ACXTxDly_r1_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_ACXTxDly_r2_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_ACXTxDly_r3_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_ACXTxDly_r4_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_ACXTxDly_r5_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_ACXTxDly_r6_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_ACXTxDly_r8_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_ACXTxDly_r9_p0_AddressOffset, (uint32_t)0x00000040);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_DFIMRL_p0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_DFIMRL_p0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_DFIMRL_p0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_DFIMRL_p0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtMRL_p0_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxWckDlyTg0_p0_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxWckDlyTg1_p0_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxWckDlyTg0_p0_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxWckDlyTg1_p0_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxWckDlyTg0_p0_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxWckDlyTg1_p0_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxWckDlyTg0_p0_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxWckDlyTg1_p0_AddressOffset, (uint32_t)0x00000200);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqsDlyTg0_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqsDlyTg1_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqsDlyTg0_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqsDlyTg1_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqsDlyTg0_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqsDlyTg1_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqsDlyTg0_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqsDlyTg1_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg0_r0_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg1_r0_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg0_r1_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg1_r1_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg0_r2_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg1_r2_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg0_r3_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg1_r3_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg0_r4_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg1_r4_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg0_r5_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg1_r5_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg0_r6_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg1_r6_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg0_r7_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg1_r7_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg0_r8_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TxDqDlyTg1_r8_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg0_r0_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg1_r0_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg0_r1_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg1_r1_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg0_r2_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg1_r2_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg0_r3_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg1_r3_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg0_r4_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg1_r4_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg0_r5_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg1_r5_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg0_r6_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg1_r6_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg0_r7_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg1_r7_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg0_r8_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TxDqDlyTg1_r8_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg0_r0_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg1_r0_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg0_r1_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg1_r1_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg0_r2_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg1_r2_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg0_r3_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg1_r3_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg0_r4_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg1_r4_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg0_r5_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg1_r5_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg0_r6_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg1_r6_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg0_r7_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg1_r7_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg0_r8_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TxDqDlyTg1_r8_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg0_r0_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg1_r0_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg0_r1_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg1_r1_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg0_r2_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg1_r2_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg0_r3_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg1_r3_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg0_r4_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg1_r4_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg0_r5_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg1_r5_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg0_r6_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg1_r6_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg0_r7_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg1_r7_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg0_r8_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TxDqDlyTg1_r8_p0_AddressOffset, (uint32_t)0x000000ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg0_r0_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg1_r0_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg0_r1_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg1_r1_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg0_r2_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg1_r2_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg0_r3_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg1_r3_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg0_r4_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg1_r4_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg0_r5_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg1_r5_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg0_r6_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg1_r6_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg0_r7_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg1_r7_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg0_r8_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxDigStrbDlyTg1_r8_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg0_r0_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg1_r0_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg0_r1_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg1_r1_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg0_r2_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg1_r2_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg0_r3_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg1_r3_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg0_r4_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg1_r4_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg0_r5_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg1_r5_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg0_r6_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg1_r6_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg0_r7_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg1_r7_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg0_r8_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxDigStrbDlyTg1_r8_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg0_r0_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg1_r0_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg0_r1_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg1_r1_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg0_r2_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg1_r2_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg0_r3_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg1_r3_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg0_r4_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg1_r4_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg0_r5_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg1_r5_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg0_r6_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg1_r6_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg0_r7_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg1_r7_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg0_r8_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxDigStrbDlyTg1_r8_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg0_r0_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg1_r0_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg0_r1_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg1_r1_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg0_r2_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg1_r2_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg0_r3_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg1_r3_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg0_r4_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg1_r4_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg0_r5_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg1_r5_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg0_r6_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg1_r6_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg0_r7_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg1_r7_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg0_r8_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxDigStrbDlyTg1_r8_p0_AddressOffset, (uint32_t)0x000003b9);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxEnDlyTg0_p0_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxEnDlyTg1_p0_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxEnDlyTg0_p0_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxEnDlyTg1_p0_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxEnDlyTg0_p0_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxEnDlyTg1_p0_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxEnDlyTg0_p0_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxEnDlyTg1_p0_AddressOffset, (uint32_t)0x00000319);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg0_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg1_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg0_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg1_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg0_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg1_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg0_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg1_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg0_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg1_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg0_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg1_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg0_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg1_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg0_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg1_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg0_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg1_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg0_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg1_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg0_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg1_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg0_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg1_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg0_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg1_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg0_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg1_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg0_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg1_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg0_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg1_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg0_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkT2UIDlyTg1_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg0_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkC2UIDlyTg1_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg0_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg1_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg0_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg1_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg0_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg1_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg0_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg1_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg0_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg1_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg0_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg1_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg0_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg1_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg0_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg1_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg0_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg1_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg0_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg1_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg0_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg1_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg0_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg1_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg0_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg1_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg0_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg1_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg0_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg1_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg0_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg1_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg0_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkT2UIDlyTg1_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg0_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkC2UIDlyTg1_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg0_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg1_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg0_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg1_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg0_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg1_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg0_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg1_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg0_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg1_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg0_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg1_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg0_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg1_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg0_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg1_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg0_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg1_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg0_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg1_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg0_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg1_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg0_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg1_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg0_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg1_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg0_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg1_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg0_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg1_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg0_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg1_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg0_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkT2UIDlyTg1_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg0_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkC2UIDlyTg1_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg0_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg1_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg0_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg1_r0_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg0_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg1_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg0_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg1_r1_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg0_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg1_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg0_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg1_r2_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg0_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg1_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg0_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg1_r3_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg0_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg1_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg0_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg1_r4_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg0_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg1_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg0_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg1_r5_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg0_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg1_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg0_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg1_r6_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg0_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg1_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg0_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg1_r7_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg0_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkT2UIDlyTg1_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg0_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkC2UIDlyTg1_r8_p0_AddressOffset, (uint32_t)0x0000012b);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_PptDqsCntInvTrnTg0_p0_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_PptDqsCntInvTrnTg1_p0_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_PptWck2DqoCntInvTrnTg0_p0_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_PptWck2DqoCntInvTrnTg1_p0_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_PptDqsCntInvTrnTg0_p0_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_PptDqsCntInvTrnTg1_p0_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_PptWck2DqoCntInvTrnTg0_p0_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_PptWck2DqoCntInvTrnTg1_p0_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_PptDqsCntInvTrnTg0_p0_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_PptDqsCntInvTrnTg1_p0_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_PptWck2DqoCntInvTrnTg0_p0_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_PptWck2DqoCntInvTrnTg1_p0_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_PptDqsCntInvTrnTg0_p0_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_PptDqsCntInvTrnTg1_p0_AddressOffset, (uint32_t)0x000000cc);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_PptWck2DqoCntInvTrnTg0_p0_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_PptWck2DqoCntInvTrnTg1_p0_AddressOffset, (uint32_t)0x00000198);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtCtrl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_DllTrainParam_p0_AddressOffset, (uint32_t)0x00000066);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC0_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC1_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC2_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC3_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC4_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC5_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC7_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC8_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC9_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC10_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC11_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMAC12_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_HMTxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_HMRxLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_HMRxReplicaLcdlSeed_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR10_p0_AddressOffset, (uint32_t)0x00000262);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR11_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR21_p0_AddressOffset, (uint32_t)0x00000262);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR22_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RDqRDqsCntrl_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RDqRDqsCntrl_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RDqRDqsCntrl_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RDqRDqsCntrl_p0_AddressOffset, (uint32_t)0x00000062);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p0_CPllDacValIn_p0_AddressOffset, (uint32_t)0x00000010);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxReplicaPathPhase0_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxReplicaPathPhase1_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxReplicaPathPhase2_p0_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxReplicaPathPhase3_p0_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxReplicaPathPhase4_p0_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxReplicaPathPhase0_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxReplicaPathPhase1_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxReplicaPathPhase2_p0_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxReplicaPathPhase3_p0_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxReplicaPathPhase4_p0_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxReplicaPathPhase0_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxReplicaPathPhase1_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxReplicaPathPhase2_p0_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxReplicaPathPhase3_p0_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxReplicaPathPhase4_p0_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxReplicaPathPhase0_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxReplicaPathPhase1_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxReplicaPathPhase2_p0_AddressOffset, (uint32_t)0x0000000a);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxReplicaPathPhase3_p0_AddressOffset, (uint32_t)0x0000003e);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxReplicaPathPhase4_p0_AddressOffset, (uint32_t)0x00000072);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxReplicaCtl01_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxReplicaCtl01_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxReplicaCtl01_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxReplicaCtl01_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxReplicaCtl03_p0_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxReplicaCtl03_p0_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxReplicaCtl03_p0_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxReplicaCtl03_p0_AddressOffset, (uint32_t)0x0000004c);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR7_p0_AddressOffset, (uint32_t)0x00009701);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR8_p0_AddressOffset, (uint32_t)0x0000b681);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TtcfControl_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_TtcfControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_ZCAL0_p0_ZCalReset_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_ZCAL0_p0_ZCalRun_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p0_CPllCtrl5_p0_AddressOffset, (uint32_t)0x00002d56);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMMAS0_p0_CPllCtrl3_AddressOffset, (uint32_t)0x000003f0);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_ACSingleEndedMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_ACSingleEndedMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_SingleEndedMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_SingleEndedMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_SingleEndedMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_SingleEndedMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMWckFreeRunMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_ZCAL0_p0_ZcalClkDiv_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR12_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxClkCntl1_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxClkCntl1_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxClkCntl1_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxClkCntl1_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE0_p0_RxReplicaCtl04_p0_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE1_p0_RxReplicaCtl04_p0_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE2_p0_RxReplicaCtl04_p0_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_DBYTE3_p0_RxReplicaCtl04_p0_AddressOffset, (uint32_t)0x00000008);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_TxDQDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_0_p0_TxDiffDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_TxDQDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_1_p0_TxDiffDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_TxDQDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_2_p0_TxDiffDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_TxDQDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_3_p0_TxDiffDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_TxDQDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_4_p0_TxDiffDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_TxDQDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_5_p0_TxDiffDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_TxDQDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE4_6_p0_TxDiffDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_TxDQDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_HMDBYTE_7_p0_TxDiffDcaMode_p0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_RtrnMode_p0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtLpCsEnA_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR14_p0_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtLpCsEnB_AddressOffset, (uint32_t)0x00000003);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BGPR15_p0_AddressOffset, (uint32_t)0x00000003);
dwc_ddrphy_phyinit_userCustom_wait(40);
printf("[lpddrPhyInit_cpu_dpi_ss4_skiptrain] After dwc_ddrphy_phyinit_userCustom_wait(40)\n");
lpddrPhyWriteReg32(DWC_DDRPHYA_APBONLY0_MicroContMuxSel_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5e4, (uint32_t)0x0000c028);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5e5, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5e6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5e7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5e8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5e9, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ea, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5eb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ec, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ed, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ee, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ef, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5f0, (uint32_t)0x0000c858);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5f1, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5f2, (uint32_t)0x0000e088);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5f3, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5f4, (uint32_t)0x0000e038);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5f5, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5f6, (uint32_t)0x0000c858);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5f7, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5f8, (uint32_t)0x0000c088);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5f9, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5fa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5fb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5fc, (uint32_t)0x0000c028);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5fd, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5fe, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ff, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x600, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x601, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x602, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x603, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x604, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x605, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x606, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x607, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x608, (uint32_t)0x0000c858);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x609, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x60a, (uint32_t)0x0000e208);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x60b, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x60c, (uint32_t)0x0000e038);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x60d, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x60e, (uint32_t)0x0000c858);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x60f, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x610, (uint32_t)0x0000c208);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x611, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x612, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x613, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x614, (uint32_t)0x0000c040);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x615, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x616, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x617, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x618, (uint32_t)0x0000c068);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x619, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x61a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x61b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x61c, (uint32_t)0x0000ce58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x61d, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x61e, (uint32_t)0x0000c208);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x61f, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x620, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x621, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x622, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x623, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x624, (uint32_t)0x0000c370);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x625, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x626, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x627, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x628, (uint32_t)0x0000d2d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x629, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x62a, (uint32_t)0x0000e008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x62b, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x62c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x62d, (uint32_t)0x7b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x62e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x62f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x630, (uint32_t)0x0000c0f0);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x631, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x632, (uint32_t)0x0000cfd8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x633, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x634, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x635, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x636, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x637, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x638, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x639, (uint32_t)0x3b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x63a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x63b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x63c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x63d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x63e, (uint32_t)0x0000d058);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x63f, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x640, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x641, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x642, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x643, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x644, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x645, (uint32_t)0x3b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x646, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x647, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x648, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x649, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x64a, (uint32_t)0x0000d0d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x64b, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x64c, (uint32_t)0x0000c088);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x64d, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x64e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x64f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x650, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x651, (uint32_t)0x3b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x652, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x653, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x654, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x655, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x656, (uint32_t)0x0000d158);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x657, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x658, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x659, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x65a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x65b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x65c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x65d, (uint32_t)0x6b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x65e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x65f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x660, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x661, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x662, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x663, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x664, (uint32_t)0x0d00402c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x665, (uint32_t)0x04000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x666, (uint32_t)0x08004050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x667, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x668, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x669, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x66a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x66b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x66c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x66d, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x66e, (uint32_t)0x08034050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x66f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x670, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x671, (uint32_t)0x1f000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x672, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x673, (uint32_t)0x08000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x674, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x675, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x676, (uint32_t)0x0000407c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x677, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x678, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x679, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x67a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x67b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x67c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x67d, (uint32_t)0x04000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x67e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x67f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x680, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x681, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x682, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x683, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x684, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x685, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x686, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x687, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x688, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x689, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x68a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x68b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x68c, (uint32_t)0x0d00802c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x68d, (uint32_t)0x04100001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x68e, (uint32_t)0x08008050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x68f, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x690, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x691, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x692, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x693, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x694, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x695, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x696, (uint32_t)0x08038050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x697, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x698, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x699, (uint32_t)0x1f000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x69a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x69b, (uint32_t)0x08000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x69c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x69d, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x69e, (uint32_t)0x0000807c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x69f, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6a0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6a1, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6a2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6a3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6a4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6a5, (uint32_t)0x04000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6a6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6a7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6a8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6a9, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6aa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ab, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ac, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ad, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ae, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6af, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6b0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6b1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6b2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6b3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6b4, (uint32_t)0x0d00402c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6b5, (uint32_t)0x00000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6b6, (uint32_t)0x08004050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6b7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6b8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6b9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ba, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6bb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6bc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6bd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6be, (uint32_t)0x08034050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6bf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6c0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6c1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6c2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6c3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6c4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6c5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6c6, (uint32_t)0x08034050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6c7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6c8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6c9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ca, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6cb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6cc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6cd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ce, (uint32_t)0x08004050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6cf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6d0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6d1, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6d2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6d3, (uint32_t)0x08000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6d4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6d5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6d6, (uint32_t)0x0000407c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6d7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6d8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6d9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6da, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6db, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6dc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6dd, (uint32_t)0x00000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6de, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6df, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6e0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6e1, (uint32_t)0x5b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6e2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6e3, (uint32_t)0x1c000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6e4, (uint32_t)0x0d00802c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6e5, (uint32_t)0x00100001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6e6, (uint32_t)0x08008050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6e7, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6e8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6e9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ea, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6eb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ec, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ed, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ee, (uint32_t)0x08038050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ef, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6f0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6f1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6f2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6f3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6f4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6f5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6f6, (uint32_t)0x08038050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6f7, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6f8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6f9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6fa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6fb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6fc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6fd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6fe, (uint32_t)0x08008050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6ff, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x700, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x701, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x702, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x703, (uint32_t)0x08000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x704, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x705, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x706, (uint32_t)0x0000807c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x707, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x708, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x709, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x70a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x70b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x70c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x70d, (uint32_t)0x00000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x70e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x70f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x710, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x711, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x712, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x713, (uint32_t)0x28000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x714, (uint32_t)0x0d00402c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x715, (uint32_t)0x00000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x716, (uint32_t)0x08035198);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x717, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x718, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x719, (uint32_t)0x2b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x71a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x71b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x71c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x71d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x71e, (uint32_t)0x08035218);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x71f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x720, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x721, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x722, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x723, (uint32_t)0x08000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x724, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x725, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x726, (uint32_t)0x0000407c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x727, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x728, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x729, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x72a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x72b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x72c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x72d, (uint32_t)0x00000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x72e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x72f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x730, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x731, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x732, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x733, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x734, (uint32_t)0x0d00802c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x735, (uint32_t)0x00100001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x736, (uint32_t)0x08039198);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x737, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x738, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x739, (uint32_t)0x2b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x73a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x73b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x73c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x73d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x73e, (uint32_t)0x08039218);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x73f, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x740, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x741, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x742, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x743, (uint32_t)0x08000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x744, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x745, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x746, (uint32_t)0x0000807c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x747, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x748, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x749, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x74a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x74b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x74c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x74d, (uint32_t)0x00000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x74e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x74f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x750, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x751, (uint32_t)0x3b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x752, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x753, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x754, (uint32_t)0x0000d2d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x755, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x756, (uint32_t)0x0000e008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x757, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x758, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x759, (uint32_t)0x7b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x75a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x75b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x75c, (uint32_t)0x0000c0f0);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x75d, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x75e, (uint32_t)0x0000cfd8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x75f, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x760, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x761, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x762, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x763, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x764, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x765, (uint32_t)0x3b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x766, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x767, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x768, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x769, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x76a, (uint32_t)0x0000d058);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x76b, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x76c, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x76d, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x76e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x76f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x770, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x771, (uint32_t)0x3b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x772, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x773, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x774, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x775, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x776, (uint32_t)0x0000d0d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x777, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x778, (uint32_t)0x0000c088);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x779, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x77a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x77b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x77c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x77d, (uint32_t)0x3b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x77e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x77f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x780, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x781, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x782, (uint32_t)0x0000d158);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x783, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x784, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x785, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x786, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x787, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x788, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x789, (uint32_t)0x6b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x78a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x78b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x78c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x78d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x78e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x78f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x790, (uint32_t)0x0d00402c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x791, (uint32_t)0x04000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x792, (uint32_t)0x08004050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x793, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x794, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x795, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x796, (uint32_t)0x08034050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x797, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x798, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x799, (uint32_t)0x4f000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x79a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x79b, (uint32_t)0x08000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x79c, (uint32_t)0x0000407c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x79d, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x79e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x79f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7a0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7a1, (uint32_t)0x1f000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7a2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7a3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7a4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7a5, (uint32_t)0x04000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7a6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7a7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7a8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7a9, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7aa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ab, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ac, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ad, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ae, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7af, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7b0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7b1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7b2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7b3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7b4, (uint32_t)0x0d00802c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7b5, (uint32_t)0x04100001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7b6, (uint32_t)0x08008050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7b7, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7b8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7b9, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ba, (uint32_t)0x08038050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7bb, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7bc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7bd, (uint32_t)0x4f000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7be, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7bf, (uint32_t)0x08000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7c0, (uint32_t)0x0000807c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7c1, (uint32_t)0x04100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7c2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7c3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7c4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7c5, (uint32_t)0x1f000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7c6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7c7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7c8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7c9, (uint32_t)0x04000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ca, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7cb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7cc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7cd, (uint32_t)0x04000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ce, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7cf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7d0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7d1, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7d2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7d3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7d4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7d5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7d6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7d7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7d8, (uint32_t)0x0d00402c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7d9, (uint32_t)0x00000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7da, (uint32_t)0x08004050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7db, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7dc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7dd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7de, (uint32_t)0x08034050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7df, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7e0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7e1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7e2, (uint32_t)0x08034050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7e3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7e4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7e5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7e6, (uint32_t)0x08004050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7e7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7e8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7e9, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ea, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7eb, (uint32_t)0x08000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ec, (uint32_t)0x0000407c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ed, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ee, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ef, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7f0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7f1, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7f2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7f3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7f4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7f5, (uint32_t)0x00000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7f6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7f7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7f8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7f9, (uint32_t)0x5b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7fa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7fb, (uint32_t)0x1c000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7fc, (uint32_t)0x0d00802c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7fd, (uint32_t)0x00100001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7fe, (uint32_t)0x08008050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7ff, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x800, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x801, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x802, (uint32_t)0x08038050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x803, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x804, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x805, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x806, (uint32_t)0x08038050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x807, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x808, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x809, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x80a, (uint32_t)0x08008050);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x80b, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x80c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x80d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x80e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x80f, (uint32_t)0x08000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x810, (uint32_t)0x0000807c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x811, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x812, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x813, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x814, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x815, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x816, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x817, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x818, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x819, (uint32_t)0x00000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x81a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x81b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x81c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x81d, (uint32_t)0x2b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x81e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x81f, (uint32_t)0x28000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x820, (uint32_t)0x0d00402c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x821, (uint32_t)0x00000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x822, (uint32_t)0x08035198);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x823, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x824, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x825, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x826, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x827, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x828, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x829, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x82a, (uint32_t)0x08035218);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x82b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x82c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x82d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x82e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x82f, (uint32_t)0x08000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x830, (uint32_t)0x0000407c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x831, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x832, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x833, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x834, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x835, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x836, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x837, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x838, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x839, (uint32_t)0x00000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x83a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x83b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x83c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x83d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x83e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x83f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x840, (uint32_t)0x0d00802c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x841, (uint32_t)0x00100001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x842, (uint32_t)0x08039198);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x843, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x844, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x845, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x846, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x847, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x848, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x849, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x84a, (uint32_t)0x08039218);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x84b, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x84c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x84d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x84e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x84f, (uint32_t)0x08000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x850, (uint32_t)0x0000807c);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x851, (uint32_t)0x00100000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x852, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x853, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x854, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x855, (uint32_t)0x1b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x856, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x857, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x858, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x859, (uint32_t)0x00000001);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x85a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x85b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x85c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x85d, (uint32_t)0x6b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x85e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x85f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x860, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x861, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x862, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x863, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x864, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x865, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x866, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x867, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x0, (uint32_t)0x3f7ab480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1, (uint32_t)0x00016420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2, (uint32_t)0x00000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4, (uint32_t)0x80000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5, (uint32_t)0x00000fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x6, (uint32_t)0x04000c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x8, (uint32_t)0x84000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x9, (uint32_t)0x00000c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xa, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xc, (uint32_t)0x84000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xd, (uint32_t)0x00000c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xe, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x10, (uint32_t)0x80068200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x11, (uint32_t)0x0000400f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x12, (uint32_t)0x00008940);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x13, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x14, (uint32_t)0xa0000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x15, (uint32_t)0x00002420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x16, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x17, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x18, (uint32_t)0x9c001ca0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x19, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1a, (uint32_t)0xa8000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1b, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1c, (uint32_t)0x80010080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1d, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1e, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x20, (uint32_t)0x80010480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x21, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x22, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x23, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x24, (uint32_t)0x00000040);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x25, (uint32_t)0x00006000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x26, (uint32_t)0xa0000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x27, (uint32_t)0x00002420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x28, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x29, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2a, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2c, (uint32_t)0x00003020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2e, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2f, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x30, (uint32_t)0xa8000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x31, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x32, (uint32_t)0x80010880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x33, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x34, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x35, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x36, (uint32_t)0x80010c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x37, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x38, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x39, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3a, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3c, (uint32_t)0x00002c20);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3e, (uint32_t)0x00002c20);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x40, (uint32_t)0x00002c20);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x41, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x42, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x43, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x44, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x45, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x46, (uint32_t)0xa8000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x47, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x48, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x49, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4a, (uint32_t)0x40004200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4b, (uint32_t)0x00004000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4c, (uint32_t)0x00010d40);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4e, (uint32_t)0xc80038a0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4f, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x50, (uint32_t)0xcc003ca0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x51, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x52, (uint32_t)0xa40000a0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x53, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x54, (uint32_t)0xa8001c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x55, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x56, (uint32_t)0x80051080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x57, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x58, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x59, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5a, (uint32_t)0x80051480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5b, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5c, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5e, (uint32_t)0x00000840);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5f, (uint32_t)0x00006000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x60, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x61, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x62, (uint32_t)0xcc000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x63, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x64, (uint32_t)0xa8001c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x65, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x66, (uint32_t)0x80051880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x67, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x68, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x69, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x6a, (uint32_t)0x80051c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x6b, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x6c, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x6d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x6e, (uint32_t)0x00000840);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x6f, (uint32_t)0x00006000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x70, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x71, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x72, (uint32_t)0xc8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x73, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x74, (uint32_t)0xcc003ca0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x75, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x76, (uint32_t)0xa8001c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x77, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x78, (uint32_t)0x80052080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x79, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x7a, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x7b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x7c, (uint32_t)0x80052480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x7d, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x7e, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x7f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x80, (uint32_t)0x00000840);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x81, (uint32_t)0x00006000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x82, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x83, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x84, (uint32_t)0xc80038a0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x85, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x86, (uint32_t)0x54000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x87, (uint32_t)0x00018fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x88, (uint32_t)0x54000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x89, (uint32_t)0x00014fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x8a, (uint32_t)0xf0000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x8b, (uint32_t)0x000187c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x8c, (uint32_t)0xf0000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x8d, (uint32_t)0x000147c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x8e, (uint32_t)0x00400611);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x8f, (uint32_t)0x00000040);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x90, (uint32_t)0x00015551);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x91, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x92, (uint32_t)0x24000491);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x93, (uint32_t)0x0001e420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x94, (uint32_t)0x000021d1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x95, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x96, (uint32_t)0x00001031);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x97, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x98, (uint32_t)0x00001031);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x99, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x9a, (uint32_t)0x00002c31);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x9b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x9c, (uint32_t)0xa8000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x9d, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x9e, (uint32_t)0x80016891);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x9f, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xa0, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xa1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xa2, (uint32_t)0x80016c91);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xa3, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xa4, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xa5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xa6, (uint32_t)0x00000851);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xa7, (uint32_t)0x00006000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xa8, (uint32_t)0x80000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xa9, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xaa, (uint32_t)0xa8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xab, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xac, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xad, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xae, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xaf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xb0, (uint32_t)0xa8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xb1, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xb2, (uint32_t)0x80012880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xb3, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xb4, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xb5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xb6, (uint32_t)0x80012c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xb7, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xb8, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xb9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xba, (uint32_t)0x00000840);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xbb, (uint32_t)0x00006000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xbc, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xbd, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xbe, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xbf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xc0, (uint32_t)0x00080200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xc1, (uint32_t)0x0000400e);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xc2, (uint32_t)0x00019540);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xc3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xc4, (uint32_t)0x00020200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xc5, (uint32_t)0x0000400e);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xc6, (uint32_t)0x00019540);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xc7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xc8, (uint32_t)0x80068200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xc9, (uint32_t)0x0000400f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xca, (uint32_t)0x30000cc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xcb, (uint32_t)0x000007c4);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xcc, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xcd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xce, (uint32_t)0x00100600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xcf, (uint32_t)0x00000010);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xd0, (uint32_t)0x2c0004c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xd1, (uint32_t)0x000003c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xd2, (uint32_t)0x8c0028a0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xd3, (uint32_t)0x00017bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xd4, (uint32_t)0xa0000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xd5, (uint32_t)0x00002420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xd6, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xd7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xd8, (uint32_t)0x8c0014a0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xd9, (uint32_t)0x000143c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xda, (uint32_t)0xa0000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xdb, (uint32_t)0x00002420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xdc, (uint32_t)0x78000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xdd, (uint32_t)0x000003d8);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xde, (uint32_t)0x7c000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xdf, (uint32_t)0x000007f8);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xe0, (uint32_t)0x08000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xe1, (uint32_t)0x00000fe0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xe2, (uint32_t)0x08000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xe3, (uint32_t)0x000007e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xe4, (uint32_t)0x00080600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xe5, (uint32_t)0x00000008);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xe6, (uint32_t)0x000004c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xe7, (uint32_t)0x00014fc4);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xe8, (uint32_t)0x000004c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xe9, (uint32_t)0x000147c4);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xea, (uint32_t)0x00002420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xeb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xec, (uint32_t)0x08000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xed, (uint32_t)0x00000fe0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xee, (uint32_t)0x08000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xef, (uint32_t)0x000007e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xf0, (uint32_t)0x00000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xf1, (uint32_t)0x00014fc4);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xf2, (uint32_t)0x00000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xf3, (uint32_t)0x000147c4);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xf4, (uint32_t)0x78000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xf5, (uint32_t)0x000003d8);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xf6, (uint32_t)0x7c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xf7, (uint32_t)0x000007f8);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xf8, (uint32_t)0x8c002ca0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xf9, (uint32_t)0x00017bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xfa, (uint32_t)0xa0000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xfb, (uint32_t)0x00002420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xfc, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xfd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xfe, (uint32_t)0x8c0018a0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0xff, (uint32_t)0x000143c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x100, (uint32_t)0xa0000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x101, (uint32_t)0x00002420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x102, (uint32_t)0x2c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x103, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x104, (uint32_t)0x2c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x105, (uint32_t)0x00000040);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x106, (uint32_t)0x2c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x107, (uint32_t)0x00000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x108, (uint32_t)0x2c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x109, (uint32_t)0x000000c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x10a, (uint32_t)0x2c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x10b, (uint32_t)0x00000100);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x10c, (uint32_t)0x2c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x10d, (uint32_t)0x00000140);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x10e, (uint32_t)0x00200600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x10f, (uint32_t)0x00000020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x110, (uint32_t)0x2c0000c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x111, (uint32_t)0x000001c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x112, (uint32_t)0x2c0000c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x113, (uint32_t)0x00000200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x114, (uint32_t)0x2c0000c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x115, (uint32_t)0x00000240);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x116, (uint32_t)0x2c0000c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x117, (uint32_t)0x00000280);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x118, (uint32_t)0x2c0000c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x119, (uint32_t)0x000002c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x11a, (uint32_t)0x2c0000c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x11b, (uint32_t)0x00000300);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x11c, (uint32_t)0xc4000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x11d, (uint32_t)0x000007c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x11e, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x11f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x120, (uint32_t)0x0c000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x121, (uint32_t)0x00000fc4);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x122, (uint32_t)0x04002000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x123, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x124, (uint32_t)0x0c000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x125, (uint32_t)0x000007c4);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x126, (uint32_t)0x04002000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x127, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x128, (uint32_t)0x0c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x129, (uint32_t)0x00000fc4);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x12a, (uint32_t)0x0c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x12b, (uint32_t)0x000007c4);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x12c, (uint32_t)0xc4000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x12d, (uint32_t)0x000007c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x12e, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x12f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x130, (uint32_t)0xe0000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x131, (uint32_t)0x00000803);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x132, (uint32_t)0x04002000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x133, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x134, (uint32_t)0x04000600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x135, (uint32_t)0x00000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x136, (uint32_t)0x265a58c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x137, (uint32_t)0x000187c8);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x138, (uint32_t)0x58000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x139, (uint32_t)0x000007c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x13a, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x13b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x13c, (uint32_t)0xe0000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x13d, (uint32_t)0x00000803);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x13e, (uint32_t)0x04002000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x13f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x140, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x141, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x142, (uint32_t)0x50000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x143, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x144, (uint32_t)0x40000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x145, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x146, (uint32_t)0xc4000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x147, (uint32_t)0x000007c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x148, (uint32_t)0x2c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x149, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x14a, (uint32_t)0x80068200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x14b, (uint32_t)0x0000400f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x14c, (uint32_t)0x8c200080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x14d, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x14e, (uint32_t)0x0002b160);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x14f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x150, (uint32_t)0x00200600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x151, (uint32_t)0x00000020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x152, (uint32_t)0x880c0080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x153, (uint32_t)0x00000c02);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x154, (uint32_t)0x880c00c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x155, (uint32_t)0x00000c42);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x156, (uint32_t)0x0002bd20);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x157, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x158, (uint32_t)0x00200600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x159, (uint32_t)0x00000020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x15a, (uint32_t)0x883c0080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x15b, (uint32_t)0x00000c02);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x15c, (uint32_t)0x883c00c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x15d, (uint32_t)0x00000c42);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x15e, (uint32_t)0x247ffc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x15f, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x160, (uint32_t)0x281ffc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x161, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x162, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x163, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x164, (uint32_t)0x800c0080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x165, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x166, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x167, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x168, (uint32_t)0x98000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x169, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x16a, (uint32_t)0x28000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x16b, (uint32_t)0x00000fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x16c, (uint32_t)0x04001000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x16d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x16e, (uint32_t)0x80fffc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x16f, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x170, (uint32_t)0x30000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x171, (uint32_t)0x000007c4);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x172, (uint32_t)0x00010600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x173, (uint32_t)0x00000001);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x174, (uint32_t)0x0002f540);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x175, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x176, (uint32_t)0x80068200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x177, (uint32_t)0x0000400f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x178, (uint32_t)0x0002f960);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x179, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x17a, (uint32_t)0x000181c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x17b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x17c, (uint32_t)0xe0000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x17d, (uint32_t)0x00000803);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x17e, (uint32_t)0x04001c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x17f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x180, (uint32_t)0x28000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x181, (uint32_t)0x00000fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x182, (uint32_t)0x88000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x183, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x184, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x185, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x186, (uint32_t)0x5c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x187, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x188, (uint32_t)0x2c001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x189, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x18a, (uint32_t)0x18001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x18b, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x18c, (uint32_t)0x1c001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x18d, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x18e, (uint32_t)0x20001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x18f, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x190, (uint32_t)0x24001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x191, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x192, (uint32_t)0x28001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x193, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x194, (uint32_t)0x00020200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x195, (uint32_t)0x0000400e);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x196, (uint32_t)0x00035d40);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x197, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x198, (uint32_t)0x40004600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x199, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x19a, (uint32_t)0x00034940);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x19b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x19c, (uint32_t)0x04000900);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x19d, (uint32_t)0x0001a420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x19e, (uint32_t)0x04001000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x19f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1a0, (uint32_t)0x40004a00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1a1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1a2, (uint32_t)0x0c0010e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1a3, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1a4, (uint32_t)0x0c0000c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1a5, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1a6, (uint32_t)0x04000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1a7, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1a8, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1a9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1aa, (uint32_t)0x08000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ab, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ac, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ad, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ae, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1af, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1b0, (uint32_t)0x9c000cb1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1b1, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1b2, (uint32_t)0x9c0010b1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1b3, (uint32_t)0x00001c03);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1b4, (uint32_t)0x24000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1b5, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1b6, (uint32_t)0x00000051);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1b7, (uint32_t)0x00004000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1b8, (uint32_t)0x00038531);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1b9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ba, (uint32_t)0x40001a01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1bb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1bc, (uint32_t)0x00038561);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1bd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1be, (uint32_t)0x24000081);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1bf, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1c0, (uint32_t)0x00000041);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1c1, (uint32_t)0x00004000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1c2, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1c3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1c4, (uint32_t)0x84000900);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1c5, (uint32_t)0x0000241c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1c6, (uint32_t)0xc0014200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1c7, (uint32_t)0x0000c001);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1c8, (uint32_t)0x00039d40);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1c9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ca, (uint32_t)0x04001000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1cb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1cc, (uint32_t)0x2c0008a0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1cd, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ce, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1cf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1d0, (uint32_t)0x40000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1d1, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1d2, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1d3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1d4, (uint32_t)0x04000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1d5, (uint32_t)0x00002c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1d6, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1d7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1d8, (uint32_t)0x00020200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1d9, (uint32_t)0x0000400e);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1da, (uint32_t)0x00043540);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1db, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1dc, (uint32_t)0x40004600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1dd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1de, (uint32_t)0x040004c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1df, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1e0, (uint32_t)0x080004c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1e1, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1e2, (uint32_t)0x00043540);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1e3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1e4, (uint32_t)0x08000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1e5, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1e6, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1e7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1e8, (uint32_t)0x04000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1e9, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ea, (uint32_t)0x00000081);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1eb, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ec, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ed, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ee, (uint32_t)0x88000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ef, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1f0, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1f1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1f2, (uint32_t)0x0c000900);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1f3, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1f4, (uint32_t)0x04001000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1f5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1f6, (uint32_t)0x00010a00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1f7, (uint32_t)0x00000001);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1f8, (uint32_t)0x00041140);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1f9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1fa, (uint32_t)0x0c000c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1fb, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1fc, (uint32_t)0x00000020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1fd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1fe, (uint32_t)0x00000020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x1ff, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x200, (uint32_t)0x0c000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x201, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x202, (uint32_t)0x00000020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x203, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x204, (uint32_t)0x0c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x205, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x206, (uint32_t)0x00043920);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x207, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x208, (uint32_t)0x0c001c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x209, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x20a, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x20b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x20c, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x20d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x20e, (uint32_t)0x0c001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x20f, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x210, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x211, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x212, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x213, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x214, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x215, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x216, (uint32_t)0x0c001080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x217, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x218, (uint32_t)0x00043920);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x219, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x21a, (uint32_t)0x00000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x21b, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x21c, (uint32_t)0x00200600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x21d, (uint32_t)0x00000020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x21e, (uint32_t)0x00048960);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x21f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x220, (uint32_t)0x18000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x221, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x222, (uint32_t)0x1c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x223, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x224, (uint32_t)0x20000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x225, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x226, (uint32_t)0x24000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x227, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x228, (uint32_t)0x28000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x229, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x22a, (uint32_t)0x2c000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x22b, (uint32_t)0x00003801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x22c, (uint32_t)0x2c001080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x22d, (uint32_t)0x00003841);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x22e, (uint32_t)0x2c000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x22f, (uint32_t)0x00003881);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x230, (uint32_t)0x2c001080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x231, (uint32_t)0x000038c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x232, (uint32_t)0x2c000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x233, (uint32_t)0x00003901);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x234, (uint32_t)0x2c001080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x235, (uint32_t)0x00003941);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x236, (uint32_t)0x2c000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x237, (uint32_t)0x00003981);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x238, (uint32_t)0x2c001080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x239, (uint32_t)0x000039c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x23a, (uint32_t)0x58000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x23b, (uint32_t)0x000003cf);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x23c, (uint32_t)0x5c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x23d, (uint32_t)0x000003cf);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x23e, (uint32_t)0x5c000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x23f, (uint32_t)0x000000cf);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x240, (uint32_t)0x5c000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x241, (uint32_t)0x0000028f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x242, (uint32_t)0x00050d20);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x243, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x244, (uint32_t)0x18000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x245, (uint32_t)0x00003801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x246, (uint32_t)0x18000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x247, (uint32_t)0x00003841);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x248, (uint32_t)0x18000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x249, (uint32_t)0x00003881);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x24a, (uint32_t)0x18000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x24b, (uint32_t)0x000038c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x24c, (uint32_t)0x1c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x24d, (uint32_t)0x00003801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x24e, (uint32_t)0x1c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x24f, (uint32_t)0x00003841);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x250, (uint32_t)0x1c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x251, (uint32_t)0x00003881);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x252, (uint32_t)0x1c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x253, (uint32_t)0x000038c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x254, (uint32_t)0x20000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x255, (uint32_t)0x00003801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x256, (uint32_t)0x20000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x257, (uint32_t)0x00003841);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x258, (uint32_t)0x20000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x259, (uint32_t)0x00003881);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x25a, (uint32_t)0x20000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x25b, (uint32_t)0x000038c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x25c, (uint32_t)0x24000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x25d, (uint32_t)0x00003801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x25e, (uint32_t)0x24000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x25f, (uint32_t)0x00003841);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x260, (uint32_t)0x24000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x261, (uint32_t)0x00003881);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x262, (uint32_t)0x24000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x263, (uint32_t)0x000038c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x264, (uint32_t)0x28000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x265, (uint32_t)0x00003841);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x266, (uint32_t)0x28000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x267, (uint32_t)0x000038c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x268, (uint32_t)0x2c000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x269, (uint32_t)0x00003801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x26a, (uint32_t)0x2c001080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x26b, (uint32_t)0x00003841);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x26c, (uint32_t)0x2c000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x26d, (uint32_t)0x00003881);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x26e, (uint32_t)0x2c001080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x26f, (uint32_t)0x000038c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x270, (uint32_t)0x58000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x271, (uint32_t)0x0000000f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x272, (uint32_t)0x5c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x273, (uint32_t)0x0000000f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x274, (uint32_t)0x58000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x275, (uint32_t)0x0000004f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x276, (uint32_t)0x5c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x277, (uint32_t)0x0000004f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x278, (uint32_t)0x58000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x279, (uint32_t)0x0000008f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x27a, (uint32_t)0x5c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x27b, (uint32_t)0x0000008f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x27c, (uint32_t)0x58000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x27d, (uint32_t)0x000000cf);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x27e, (uint32_t)0x58000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x27f, (uint32_t)0x0000010f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x280, (uint32_t)0x5c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x281, (uint32_t)0x0000010f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x282, (uint32_t)0x58000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x283, (uint32_t)0x0000014f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x284, (uint32_t)0x5c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x285, (uint32_t)0x0000014f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x286, (uint32_t)0x20000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x287, (uint32_t)0x00002bcc);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x288, (uint32_t)0x00051d31);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x289, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x28a, (uint32_t)0x40001a00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x28b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x28c, (uint32_t)0x00051d60);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x28d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x28e, (uint32_t)0x040030a0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x28f, (uint32_t)0x00002c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x290, (uint32_t)0x00000020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x291, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x292, (uint32_t)0x88000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x293, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x294, (uint32_t)0x5c1ffc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x295, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x296, (uint32_t)0x00800600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x297, (uint32_t)0x00000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x298, (uint32_t)0xbc000900);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x299, (uint32_t)0x00016c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x29a, (uint32_t)0x040000c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x29b, (uint32_t)0x00002424);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x29c, (uint32_t)0x040080e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x29d, (uint32_t)0x00002424);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x29e, (uint32_t)0x04000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x29f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2a0, (uint32_t)0x98001cb5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2a1, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2a2, (uint32_t)0x9c0020b5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2a3, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2a4, (uint32_t)0x98000095);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2a5, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2a6, (uint32_t)0x9c000095);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2a7, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2a8, (uint32_t)0x40000095);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2a9, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2aa, (uint32_t)0x00000605);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ab, (uint32_t)0x00002000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ac, (uint32_t)0x400000c5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ad, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ae, (uint32_t)0x800004c5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2af, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2b0, (uint32_t)0x800000c5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2b1, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2b2, (uint32_t)0x040000e5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2b3, (uint32_t)0x00002c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2b4, (uint32_t)0xbc0000e5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2b5, (uint32_t)0x00016c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2b6, (uint32_t)0x04000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2b7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2b8, (uint32_t)0x9bfe04e5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2b9, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ba, (uint32_t)0x9ffe04e5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2bb, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2bc, (uint32_t)0x9bfe00e5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2bd, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2be, (uint32_t)0x9ffe00e5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2bf, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2c0, (uint32_t)0x400004e5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2c1, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2c2, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2c3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2c4, (uint32_t)0xbc0008a5);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2c5, (uint32_t)0x00016c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2c6, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2c7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2c8, (uint32_t)0xe8030c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2c9, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ca, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2cb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2cc, (uint32_t)0xe8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2cd, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ce, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2cf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2d0, (uint32_t)0x88000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2d1, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2d2, (uint32_t)0x04000c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2d3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2d4, (uint32_t)0x0000cc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2d5, (uint32_t)0x00000808);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2d6, (uint32_t)0x1c000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2d7, (uint32_t)0x00000fc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2d8, (uint32_t)0x1c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2d9, (uint32_t)0x00000fc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2da, (uint32_t)0x1c000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2db, (uint32_t)0x000007c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2dc, (uint32_t)0x1c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2dd, (uint32_t)0x000007c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2de, (uint32_t)0x00000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2df, (uint32_t)0x00000808);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2e0, (uint32_t)0x50000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2e1, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2e2, (uint32_t)0xb8000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2e3, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2e4, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2e5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2e6, (uint32_t)0x00040600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2e7, (uint32_t)0x00000004);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2e8, (uint32_t)0x598000e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2e9, (uint32_t)0x000007c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ea, (uint32_t)0x28000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2eb, (uint32_t)0x00000fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ec, (uint32_t)0x04001000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ed, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ee, (uint32_t)0xe0000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ef, (uint32_t)0x00000803);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2f0, (uint32_t)0x04001400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2f1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2f2, (uint32_t)0x88000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2f3, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2f4, (uint32_t)0x00000c20);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2f5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2f6, (uint32_t)0x40004600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2f7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2f8, (uint32_t)0x0005fd60);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2f9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2fa, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2fb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2fc, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2fd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2fe, (uint32_t)0x1c000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x2ff, (uint32_t)0x00000fc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x300, (uint32_t)0x1c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x301, (uint32_t)0x00000fc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x302, (uint32_t)0x1c000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x303, (uint32_t)0x000007c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x304, (uint32_t)0x1c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x305, (uint32_t)0x000007c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x306, (uint32_t)0x04007c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x307, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x308, (uint32_t)0x00040600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x309, (uint32_t)0x00000004);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x30a, (uint32_t)0x00061d40);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x30b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x30c, (uint32_t)0x00019dc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x30d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x30e, (uint32_t)0x28000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x30f, (uint32_t)0x00000fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x310, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x311, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x312, (uint32_t)0x98000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x313, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x314, (uint32_t)0x24000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x315, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x316, (uint32_t)0x28000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x317, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x318, (uint32_t)0x883c0080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x319, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x31a, (uint32_t)0x80040200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x31b, (uint32_t)0x0000400f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x31c, (uint32_t)0x00065540);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x31d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x31e, (uint32_t)0x00080200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x31f, (uint32_t)0x0000400e);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x320, (uint32_t)0x00065540);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x321, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x322, (uint32_t)0xe4000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x323, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x324, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x325, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x326, (uint32_t)0xe4000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x327, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x328, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x329, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x32a, (uint32_t)0xe8030c81);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x32b, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x32c, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x32d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x32e, (uint32_t)0xe8000081);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x32f, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x330, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x331, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x332, (uint32_t)0x40001a01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x333, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x334, (uint32_t)0x00068141);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x335, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x336, (uint32_t)0xa0000481);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x337, (uint32_t)0x00002420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x338, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x339, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x33a, (uint32_t)0x40003201);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x33b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x33c, (uint32_t)0x0006a141);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x33d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x33e, (uint32_t)0x00068161);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x33f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x340, (uint32_t)0x00001c21);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x341, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x342, (uint32_t)0xa0000081);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x343, (uint32_t)0x00002420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x344, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x345, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x346, (uint32_t)0x00020601);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x347, (uint32_t)0x00000002);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x348, (uint32_t)0xe8030cc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x349, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x34a, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x34b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x34c, (uint32_t)0xe80000c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x34d, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x34e, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x34f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x350, (uint32_t)0xa0000081);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x351, (uint32_t)0x00002420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x352, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x353, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x354, (uint32_t)0xe8030c91);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x355, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x356, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x357, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x358, (uint32_t)0xe8000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x359, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x35a, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x35b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x35c, (uint32_t)0xa8000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x35d, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x35e, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x35f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x360, (uint32_t)0x18000081);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x361, (uint32_t)0x0001e420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x362, (uint32_t)0x40006611);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x363, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x364, (uint32_t)0x0006d151);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x365, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x366, (uint32_t)0x000021d1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x367, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x368, (uint32_t)0xa0000491);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x369, (uint32_t)0x00002420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x36a, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x36b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x36c, (uint32_t)0x540020b1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x36d, (uint32_t)0x00014fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x36e, (uint32_t)0xf00024b1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x36f, (uint32_t)0x000147c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x370, (uint32_t)0xa0000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x371, (uint32_t)0x00002420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x372, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x373, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x374, (uint32_t)0xa8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x375, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x376, (uint32_t)0x80013080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x377, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x378, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x379, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x37a, (uint32_t)0x80013480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x37b, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x37c, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x37d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x37e, (uint32_t)0x04001c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x37f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x380, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x381, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x382, (uint32_t)0x00000420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x383, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x384, (uint32_t)0xa8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x385, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x386, (uint32_t)0x80013880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x387, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x388, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x389, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x38a, (uint32_t)0x80013c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x38b, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x38c, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x38d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x38e, (uint32_t)0x04001c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x38f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x390, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x391, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x392, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x393, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x394, (uint32_t)0x9e000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x395, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x396, (uint32_t)0xc4060080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x397, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x398, (uint32_t)0xd4000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x399, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x39a, (uint32_t)0xe4000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x39b, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x39c, (uint32_t)0x9c003080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x39d, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x39e, (uint32_t)0x7c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x39f, (uint32_t)0x0001c7c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3a0, (uint32_t)0x88000c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3a1, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3a2, (uint32_t)0x64000c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3a3, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3a4, (uint32_t)0x90000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3a5, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3a6, (uint32_t)0xec0ffc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3a7, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3a8, (uint32_t)0xec000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3a9, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3aa, (uint32_t)0xf8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ab, (uint32_t)0x000007fe);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ac, (uint32_t)0xf8000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ad, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ae, (uint32_t)0xf8000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3af, (uint32_t)0x000007d2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3b0, (uint32_t)0xa8001080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3b1, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3b2, (uint32_t)0x80014880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3b3, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3b4, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3b5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3b6, (uint32_t)0x80014c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3b7, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3b8, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3b9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ba, (uint32_t)0x00000840);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3bb, (uint32_t)0x00006000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3bc, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3bd, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3be, (uint32_t)0xf8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3bf, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3c0, (uint32_t)0xf8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3c1, (uint32_t)0x000007d2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3c2, (uint32_t)0xec0ffc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3c3, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3c4, (uint32_t)0xec000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3c5, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3c6, (uint32_t)0xf8000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3c7, (uint32_t)0x000007c6);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3c8, (uint32_t)0xf8000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3c9, (uint32_t)0x000007d6);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ca, (uint32_t)0xa8001080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3cb, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3cc, (uint32_t)0x80015080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3cd, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ce, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3cf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3d0, (uint32_t)0x80015480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3d1, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3d2, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3d3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3d4, (uint32_t)0x00000840);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3d5, (uint32_t)0x00006000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3d6, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3d7, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3d8, (uint32_t)0xf8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3d9, (uint32_t)0x000007c6);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3da, (uint32_t)0xf8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3db, (uint32_t)0x000007d6);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3dc, (uint32_t)0x64000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3dd, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3de, (uint32_t)0x00001420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3df, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3e0, (uint32_t)0xc4000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3e1, (uint32_t)0x000007c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3e2, (uint32_t)0x04001000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3e3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3e4, (uint32_t)0xc4000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3e5, (uint32_t)0x000007c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3e6, (uint32_t)0x04000600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3e7, (uint32_t)0x00000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3e8, (uint32_t)0x24c8c8c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3e9, (uint32_t)0x000147c8);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ea, (uint32_t)0x80000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3eb, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ec, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ed, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ee, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ef, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3f0, (uint32_t)0x90000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3f1, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3f2, (uint32_t)0x98000c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3f3, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3f4, (uint32_t)0xa8001080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3f5, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3f6, (uint32_t)0x80015880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3f7, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3f8, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3f9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3fa, (uint32_t)0x80015c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3fb, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3fc, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3fd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3fe, (uint32_t)0x00000840);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x3ff, (uint32_t)0x00006000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x400, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x401, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x402, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x403, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x404, (uint32_t)0x98000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x405, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x406, (uint32_t)0x88000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x407, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x408, (uint32_t)0x64000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x409, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x40a, (uint32_t)0x7c000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x40b, (uint32_t)0x0001c7c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x40c, (uint32_t)0xe4000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x40d, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x40e, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x40f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x410, (uint32_t)0xe4000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x411, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x412, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x413, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x414, (uint32_t)0x00001820);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x415, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x416, (uint32_t)0x90000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x417, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x418, (uint32_t)0xa8001080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x419, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x41a, (uint32_t)0x80016080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x41b, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x41c, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x41d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x41e, (uint32_t)0x80016480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x41f, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x420, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x421, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x422, (uint32_t)0x00000840);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x423, (uint32_t)0x00006000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x424, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x425, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x426, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x427, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x428, (uint32_t)0x80000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x429, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x42a, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x42b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x42c, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x42d, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x42e, (uint32_t)0x90000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x42f, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x430, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x431, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x432, (uint32_t)0xe4000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x433, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x434, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x435, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x436, (uint32_t)0xe4000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x437, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x438, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x439, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x43a, (uint32_t)0xa8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x43b, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x43c, (uint32_t)0x50000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x43d, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x43e, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x43f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x440, (uint32_t)0x80008600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x441, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x442, (uint32_t)0x0008a960);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x443, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x444, (uint32_t)0x80000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x445, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x446, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x447, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x448, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x449, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x44a, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x44b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x44c, (uint32_t)0xe4000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x44d, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x44e, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x44f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x450, (uint32_t)0xe4000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x451, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x452, (uint32_t)0xa8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x453, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x454, (uint32_t)0xb8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x455, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x456, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x457, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x458, (uint32_t)0x00001080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x459, (uint32_t)0x000033c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x45a, (uint32_t)0x50000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x45b, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x45c, (uint32_t)0xb4000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x45d, (uint32_t)0x00002400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x45e, (uint32_t)0x88000481);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x45f, (uint32_t)0x00000c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x460, (uint32_t)0x24000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x461, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x462, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x463, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x464, (uint32_t)0x40000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x465, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x466, (uint32_t)0x2c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x467, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x468, (uint32_t)0x8c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x469, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x46a, (uint32_t)0x00200600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x46b, (uint32_t)0x00000020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x46c, (uint32_t)0x880c0080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x46d, (uint32_t)0x00000c02);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x46e, (uint32_t)0x880c00c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x46f, (uint32_t)0x00000c42);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x470, (uint32_t)0x247ffc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x471, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x472, (uint32_t)0x281ffc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x473, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x474, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x475, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x476, (uint32_t)0x98000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x477, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x478, (uint32_t)0x28000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x479, (uint32_t)0x00000fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x47a, (uint32_t)0x04001000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x47b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x47c, (uint32_t)0x80fffc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x47d, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x47e, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x47f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x480, (uint32_t)0xe0000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x481, (uint32_t)0x00000803);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x482, (uint32_t)0x04002000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x483, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x484, (uint32_t)0x28000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x485, (uint32_t)0x00000fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x486, (uint32_t)0x50000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x487, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x488, (uint32_t)0x00000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x489, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x48a, (uint32_t)0x0c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x48b, (uint32_t)0x00001800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x48c, (uint32_t)0x5c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x48d, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x48e, (uint32_t)0x04000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x48f, (uint32_t)0x00002c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x490, (uint32_t)0x2c001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x491, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x492, (uint32_t)0x18001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x493, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x494, (uint32_t)0x1c001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x495, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x496, (uint32_t)0x20001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x497, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x498, (uint32_t)0x24001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x499, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x49a, (uint32_t)0x28001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x49b, (uint32_t)0x00003bc1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x49c, (uint32_t)0x20000880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x49d, (uint32_t)0x00002bcc);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x49e, (uint32_t)0x040030a0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x49f, (uint32_t)0x00002c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4a0, (uint32_t)0x24000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4a1, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4a2, (uint32_t)0xb4000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4a3, (uint32_t)0x00002400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4a4, (uint32_t)0x00000040);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4a5, (uint32_t)0x00004000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4a6, (uint32_t)0x00000020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4a7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4a8, (uint32_t)0x00000020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4a9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4aa, (uint32_t)0x88000c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ab, (uint32_t)0x00000c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ac, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ad, (uint32_t)0x00000fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ae, (uint32_t)0x04000c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4af, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4b0, (uint32_t)0x88000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4b1, (uint32_t)0x00000802);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4b2, (uint32_t)0x000001e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4b3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4b4, (uint32_t)0x00001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4b5, (uint32_t)0x000033c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4b6, (uint32_t)0x000009c1);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4b7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4b8, (uint32_t)0x9c000d11);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4b9, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ba, (uint32_t)0x04001011);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4bb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4bc, (uint32_t)0x9c001111);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4bd, (uint32_t)0x00001c03);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4be, (uint32_t)0x04001011);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4bf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4c0, (uint32_t)0x9c000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4c1, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4c2, (uint32_t)0x9c000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4c3, (uint32_t)0x00001c03);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4c4, (uint32_t)0x0009a921);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4c5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4c6, (uint32_t)0xb8000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4c7, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4c8, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4c9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ca, (uint32_t)0x80068200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4cb, (uint32_t)0x0000400f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4cc, (uint32_t)0x0009a140);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4cd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ce, (uint32_t)0x00008dc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4cf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4d0, (uint32_t)0x000161c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4d1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4d2, (uint32_t)0x000285c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4d3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4d4, (uint32_t)0x000361c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4d5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4d6, (uint32_t)0x000389c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4d7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4d8, (uint32_t)0x0003a1c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4d9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4da, (uint32_t)0x0005a1c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4db, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4dc, (uint32_t)0x6001c080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4dd, (uint32_t)0x00002425);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4de, (uint32_t)0x00080200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4df, (uint32_t)0x0000400e);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4e0, (uint32_t)0x0009d940);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4e1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4e2, (uint32_t)0x0009cd31);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4e3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4e4, (uint32_t)0x0006e9c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4e5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4e6, (uint32_t)0x80008600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4e7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4e8, (uint32_t)0x0009d940);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4e9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ea, (uint32_t)0x000729c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4eb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ec, (uint32_t)0x40006611);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ed, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ee, (uint32_t)0x000a2151);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ef, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4f0, (uint32_t)0x80068211);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4f1, (uint32_t)0x0000400f);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4f2, (uint32_t)0x000a2151);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4f3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4f4, (uint32_t)0x00080211);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4f5, (uint32_t)0x0000400e);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4f6, (uint32_t)0x0009f951);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4f7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4f8, (uint32_t)0x80008611);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4f9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4fa, (uint32_t)0x000a0571);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4fb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4fc, (uint32_t)0x00001031);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4fd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4fe, (uint32_t)0x00001031);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x4ff, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x500, (uint32_t)0x00002c31);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x501, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x502, (uint32_t)0xa8000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x503, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x504, (uint32_t)0x80016891);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x505, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x506, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x507, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x508, (uint32_t)0x80016c91);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x509, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x50a, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x50b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x50c, (uint32_t)0x00000851);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x50d, (uint32_t)0x00006000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x50e, (uint32_t)0x80000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x50f, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x510, (uint32_t)0x24000091);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x511, (uint32_t)0x0001e420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x512, (uint32_t)0x000881c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x513, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x514, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x515, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x516, (uint32_t)0x0008c9c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x517, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x518, (uint32_t)0x24000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x519, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x51a, (uint32_t)0x00000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x51b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x51c, (uint32_t)0x50000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x51d, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x51e, (uint32_t)0x9c000d00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x51f, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x520, (uint32_t)0x04001000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x521, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x522, (uint32_t)0x9c001100);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x523, (uint32_t)0x00001c03);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x524, (uint32_t)0x04001000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x525, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x526, (uint32_t)0x9c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x527, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x528, (uint32_t)0x9c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x529, (uint32_t)0x00001c03);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x52a, (uint32_t)0x00001880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x52b, (uint32_t)0x000033c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x52c, (uint32_t)0xb8000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x52d, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x52e, (uint32_t)0x04000c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x52f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x530, (uint32_t)0x24000491);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x531, (uint32_t)0x0001e420);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x532, (uint32_t)0xa8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x533, (uint32_t)0x00001c06);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x534, (uint32_t)0x80012880);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x535, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x536, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x537, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x538, (uint32_t)0x80012c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x539, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x53a, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x53b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x53c, (uint32_t)0x00000840);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x53d, (uint32_t)0x00006000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x53e, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x53f, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x540, (uint32_t)0x2c000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x541, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x542, (uint32_t)0x8c200080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x543, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x544, (uint32_t)0x00200600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x545, (uint32_t)0x00000020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x546, (uint32_t)0x883c0080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x547, (uint32_t)0x00000c02);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x548, (uint32_t)0x883c00c0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x549, (uint32_t)0x00000c42);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x54a, (uint32_t)0x98000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x54b, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x54c, (uint32_t)0x28000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x54d, (uint32_t)0x00000fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x54e, (uint32_t)0x04001000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x54f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x550, (uint32_t)0x80fffc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x551, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x552, (uint32_t)0x247ffc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x553, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x554, (uint32_t)0x281ffc80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x555, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x556, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x557, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x558, (uint32_t)0xe0000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x559, (uint32_t)0x00000803);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x55a, (uint32_t)0x28000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x55b, (uint32_t)0x00000fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x55c, (uint32_t)0x00800600);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x55d, (uint32_t)0x00000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x55e, (uint32_t)0x400004e2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x55f, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x560, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x561, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x562, (uint32_t)0x400000e2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x563, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x564, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x565, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x566, (uint32_t)0x800004e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x567, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x568, (uint32_t)0x800000e0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x569, (uint32_t)0x00002c0c);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x56a, (uint32_t)0x04000c00);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x56b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x56c, (uint32_t)0x24000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x56d, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x56e, (uint32_t)0x10000200);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x56f, (uint32_t)0x00005000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x570, (uint32_t)0x000ae940);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x571, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x572, (uint32_t)0x00000040);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x573, (uint32_t)0x00004000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x574, (uint32_t)0x28000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x575, (uint32_t)0x00000fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x576, (uint32_t)0x04001000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x577, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x578, (uint32_t)0xe0000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x579, (uint32_t)0x00000803);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x57a, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x57b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x57c, (uint32_t)0x28000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x57d, (uint32_t)0x00000fc0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x57e, (uint32_t)0x80000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x57f, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x580, (uint32_t)0x98000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x581, (uint32_t)0x00000fc2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x582, (uint32_t)0x24000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x583, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x584, (uint32_t)0x28000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x585, (uint32_t)0x000007c2);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x586, (uint32_t)0xe4000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x587, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x588, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x589, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x58a, (uint32_t)0xe4000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x58b, (uint32_t)0x00000801);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x58c, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x58d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x58e, (uint32_t)0xa8000480);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x58f, (uint32_t)0x00001c04);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x590, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x591, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x592, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x593, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x594, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x595, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x596, (uint32_t)0x00001020);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x597, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x598, (uint32_t)0xe8030c80);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x599, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x59a, (uint32_t)0x04000800);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x59b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x59c, (uint32_t)0xe8000080);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x59d, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x59e, (uint32_t)0x04000400);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x59f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5a0, (uint32_t)0x9c000ca0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5a1, (uint32_t)0x00001c01);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5a2, (uint32_t)0x9c0010a0);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5a3, (uint32_t)0x00001c03);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5a4, (uint32_t)0x0009cd20);
lpddrPhyWriteReg32(PIE_BaseAddress + 0x5a5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_APBONLY0_SequencerOverride_AddressOffset, (uint32_t)0x00000600);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMNopAddr_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal0_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal1_AddressOffset, (uint32_t)0x00000019);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal2_AddressOffset, (uint32_t)0x0000003c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal3_AddressOffset, (uint32_t)0x0000005f);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal4_AddressOffset, (uint32_t)0x00000077);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal5_AddressOffset, (uint32_t)0x0000009a);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal6_AddressOffset, (uint32_t)0x000000bd);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal7_AddressOffset, (uint32_t)0x000000d5);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal8_AddressOffset, (uint32_t)0x000000f8);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal9_AddressOffset, (uint32_t)0x0000011b);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal10_AddressOffset, (uint32_t)0x00000133);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal11_AddressOffset, (uint32_t)0x00000156);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal12_AddressOffset, (uint32_t)0x00000179);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal13_AddressOffset, (uint32_t)0x0000017d);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal14_AddressOffset, (uint32_t)0x0000017f);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal15_AddressOffset, (uint32_t)0x00000183);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal16_AddressOffset, (uint32_t)0x00000185);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal17_AddressOffset, (uint32_t)0x00000186);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal19_AddressOffset, (uint32_t)0x00000187);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal20_AddressOffset, (uint32_t)0x00000189);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal22_AddressOffset, (uint32_t)0x0000018a);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal23_AddressOffset, (uint32_t)0x000001a3);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal24_AddressOffset, (uint32_t)0x000001ad);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal25_AddressOffset, (uint32_t)0x000001c5);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal42_AddressOffset, (uint32_t)0x000001d5);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal43_AddressOffset, (uint32_t)0x000001ed);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal44_AddressOffset, (uint32_t)0x000001f6);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStartAddrXlatVal45_AddressOffset, (uint32_t)0x00000208);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal0_AddressOffset, (uint32_t)0x00000018);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal1_AddressOffset, (uint32_t)0x0000003b);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal2_AddressOffset, (uint32_t)0x0000005e);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal3_AddressOffset, (uint32_t)0x00000076);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal4_AddressOffset, (uint32_t)0x00000099);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal5_AddressOffset, (uint32_t)0x000000bc);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal6_AddressOffset, (uint32_t)0x000000d4);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal7_AddressOffset, (uint32_t)0x000000f7);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal8_AddressOffset, (uint32_t)0x0000011a);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal9_AddressOffset, (uint32_t)0x00000132);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal10_AddressOffset, (uint32_t)0x00000155);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal11_AddressOffset, (uint32_t)0x00000178);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal12_AddressOffset, (uint32_t)0x0000017c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal13_AddressOffset, (uint32_t)0x0000017e);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal14_AddressOffset, (uint32_t)0x00000182);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal15_AddressOffset, (uint32_t)0x00000184);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal16_AddressOffset, (uint32_t)0x00000185);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal17_AddressOffset, (uint32_t)0x00000186);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal19_AddressOffset, (uint32_t)0x00000188);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal20_AddressOffset, (uint32_t)0x00000189);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal22_AddressOffset, (uint32_t)0x000001a2);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal23_AddressOffset, (uint32_t)0x000001ac);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal24_AddressOffset, (uint32_t)0x000001c4);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal25_AddressOffset, (uint32_t)0x000001d4);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal42_AddressOffset, (uint32_t)0x000001ec);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal43_AddressOffset, (uint32_t)0x000001f5);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal44_AddressOffset, (uint32_t)0x00000207);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmStopAddrXlatVal45_AddressOffset, (uint32_t)0x00000218);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable0_AddressOffset, (uint32_t)0x0000038c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable2_AddressOffset, (uint32_t)0x000003cd);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable4_AddressOffset, (uint32_t)0x000000c0);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable5_AddressOffset, (uint32_t)0x00000246);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable6_AddressOffset, (uint32_t)0x00000101);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable7_AddressOffset, (uint32_t)0x00000287);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable8_AddressOffset, (uint32_t)0x00000142);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable9_AddressOffset, (uint32_t)0x000002c8);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable10_AddressOffset, (uint32_t)0x00000010);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable12_AddressOffset, (uint32_t)0x00000013);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable14_AddressOffset, (uint32_t)0x00000014);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable18_AddressOffset, (uint32_t)0x0000002a);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable19_AddressOffset, (uint32_t)0x00000016);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable20_AddressOffset, (uint32_t)0x0000002b);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable21_AddressOffset, (uint32_t)0x00000017);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable22_AddressOffset, (uint32_t)0x0000002c);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable23_AddressOffset, (uint32_t)0x00000018);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable24_AddressOffset, (uint32_t)0x0000002d);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable25_AddressOffset, (uint32_t)0x00000019);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_AcsmMapTable26_AddressOffset, (uint32_t)0x00000011);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b0_AddressOffset, (uint32_t)0x0000025a);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b1_AddressOffset, (uint32_t)0x0000025a);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b2_AddressOffset, (uint32_t)0x0000025a);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b3_AddressOffset, (uint32_t)0x0000025a);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b4_AddressOffset, (uint32_t)0x0000028e);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b5_AddressOffset, (uint32_t)0x0000025a);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b6_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b7_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b8_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b9_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b10_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b11_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_StartVector0b15_AddressOffset, (uint32_t)0x0000028b);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_PieCtrlStartVec0_p0_AddressOffset, (uint32_t)0x7ffde000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p1_PieCtrlStartVec0_p1_AddressOffset, (uint32_t)0x7ffde000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p2_PieCtrlStartVec0_p2_AddressOffset, (uint32_t)0x7ffde000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p3_PieCtrlStartVec0_p3_AddressOffset, (uint32_t)0x7ffde000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMRptCntOverride_p0_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4, (uint32_t)0x0000c9d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x9, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xc, (uint32_t)0x0000c958);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xe, (uint32_t)0x0000cc08);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x10, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x11, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x12, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x13, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x14, (uint32_t)0x0000c0d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x15, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x16, (uint32_t)0x0000d848);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x17, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x18, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x19, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1c, (uint32_t)0x0000c158);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1e, (uint32_t)0x0000ddc8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x20, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x21, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x22, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x23, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x24, (uint32_t)0x0000c1d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x25, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x26, (uint32_t)0x0000c308);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x27, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x28, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x29, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2c, (uint32_t)0x0000c558);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2e, (uint32_t)0x0000ec08);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x30, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x31, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x32, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x33, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x34, (uint32_t)0x0000c5d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x35, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x36, (uint32_t)0x0000c888);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x37, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x38, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x39, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3c, (uint32_t)0x000048d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3e, (uint32_t)0x00005408);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x40, (uint32_t)0x000088d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x41, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x42, (uint32_t)0x00009408);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x43, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x44, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x45, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x46, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x47, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x48, (uint32_t)0x0000ca58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x49, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4a, (uint32_t)0x0000c108);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x50, (uint32_t)0x0000cb58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x51, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x52, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x53, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x54, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x55, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x56, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x57, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x58, (uint32_t)0x0000d4d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x59, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5a, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x60, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x61, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x62, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x63, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x64, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x65, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x66, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x67, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x68, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x69, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6a, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x6f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x70, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x71, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x72, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x73, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x74, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x75, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x76, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x77, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x78, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x79, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7c, (uint32_t)0x00004758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7e, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x7f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x80, (uint32_t)0x00008758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x81, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x82, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x83, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x84, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x85, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x86, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x87, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x88, (uint32_t)0x000047d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x89, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x8a, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x8b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x8c, (uint32_t)0x000087d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x8d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x8e, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x8f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x90, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x91, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x92, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x93, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x94, (uint32_t)0x00004c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x95, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x96, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x97, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x98, (uint32_t)0x00008c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x99, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x9a, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x9b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x9c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x9d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x9e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x9f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xa0, (uint32_t)0x00004f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xa1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xa2, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xa3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xa4, (uint32_t)0x00008f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xa5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xa6, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xa7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xa8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xa9, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xaa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xab, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xac, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xad, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xae, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xaf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xb0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xb1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xb2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xb3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xb4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xb5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xb6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xb7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xb8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xb9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xba, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xbb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xbc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xbd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xbe, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xbf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xc0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xc1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xc2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xc3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xc4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xc5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xc6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xc7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xc8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xc9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xca, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xcb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xcc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xcd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xce, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xcf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xd0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xd1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xd2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xd3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xd4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xd5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xd6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xd7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xd8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xd9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xda, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xdb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xdc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xdd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xde, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xdf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xe0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xe1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xe2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xe3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xe4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xe5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xe6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xe7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xe8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xe9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xea, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xeb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xec, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xed, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xee, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xef, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xf0, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xf1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xf2, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xf3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xf4, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xf5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xf6, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xf7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xf8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xf9, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xfa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xfb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xfc, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xfd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xfe, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0xff, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x100, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x101, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x102, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x103, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x104, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x105, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x106, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x107, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x108, (uint32_t)0x00004758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x109, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x10a, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x10b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x10c, (uint32_t)0x00008758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x10d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x10e, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x10f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x110, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x111, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x112, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x113, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x114, (uint32_t)0x000047d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x115, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x116, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x117, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x118, (uint32_t)0x000087d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x119, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x11a, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x11b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x11c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x11d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x11e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x11f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x120, (uint32_t)0x00004c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x121, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x122, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x123, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x124, (uint32_t)0x00008c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x125, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x126, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x127, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x128, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x129, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x12a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x12b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x12c, (uint32_t)0x00004f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x12d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x12e, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x12f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x130, (uint32_t)0x00008f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x131, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x132, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x133, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x134, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x135, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x136, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x137, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x138, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x139, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x13a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x13b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x13c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x13d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x13e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x13f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x140, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x141, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x142, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x143, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x144, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x145, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x146, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x147, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x148, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x149, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x14a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x14b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x14c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x14d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x14e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x14f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x150, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x151, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x152, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x153, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x154, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x155, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x156, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x157, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x158, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x159, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x15a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x15b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x15c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x15d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x15e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x15f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x160, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x161, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x162, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x163, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x164, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x165, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x166, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x167, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x168, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x169, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x16a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x16b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x16c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x16d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x16e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x16f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x170, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x171, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x172, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x173, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x174, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x175, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x176, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x177, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x178, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x179, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x17a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x17b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p1_ACSMRptCntOverride_p1_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x17c, (uint32_t)0x0000c9d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x17d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x17e, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x17f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x180, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x181, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x182, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x183, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x184, (uint32_t)0x0000c958);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x185, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x186, (uint32_t)0x0000cc08);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x187, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x188, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x189, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x18a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x18b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x18c, (uint32_t)0x0000c0d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x18d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x18e, (uint32_t)0x0000d848);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x18f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x190, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x191, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x192, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x193, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x194, (uint32_t)0x0000c158);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x195, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x196, (uint32_t)0x0000ddc8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x197, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x198, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x199, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x19a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x19b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x19c, (uint32_t)0x0000c1d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x19d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x19e, (uint32_t)0x0000c308);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x19f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1a0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1a1, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1a2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1a3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1a4, (uint32_t)0x0000c558);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1a5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1a6, (uint32_t)0x0000ec08);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1a7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1a8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1a9, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1aa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ab, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ac, (uint32_t)0x0000c5d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ad, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ae, (uint32_t)0x0000c888);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1af, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1b0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1b1, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1b2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1b3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1b4, (uint32_t)0x000048d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1b5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1b6, (uint32_t)0x00005408);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1b7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1b8, (uint32_t)0x000088d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1b9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ba, (uint32_t)0x00009408);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1bb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1bc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1bd, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1be, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1bf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1c0, (uint32_t)0x0000ca58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1c1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1c2, (uint32_t)0x0000c108);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1c3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1c4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1c5, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1c6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1c7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1c8, (uint32_t)0x0000cb58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1c9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ca, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1cb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1cc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1cd, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ce, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1cf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1d0, (uint32_t)0x0000d4d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1d1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1d2, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1d3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1d4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1d5, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1d6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1d7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1d8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1d9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1da, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1db, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1dc, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1dd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1de, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1df, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1e0, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1e1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1e2, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1e3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1e4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1e5, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1e6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1e7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1e8, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1e9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ea, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1eb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ec, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ed, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ee, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ef, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1f0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1f1, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1f2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1f3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1f4, (uint32_t)0x00004758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1f5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1f6, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1f7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1f8, (uint32_t)0x00008758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1f9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1fa, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1fb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1fc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1fd, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1fe, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x1ff, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x200, (uint32_t)0x000047d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x201, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x202, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x203, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x204, (uint32_t)0x000087d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x205, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x206, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x207, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x208, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x209, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x20a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x20b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x20c, (uint32_t)0x00004c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x20d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x20e, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x20f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x210, (uint32_t)0x00008c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x211, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x212, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x213, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x214, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x215, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x216, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x217, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x218, (uint32_t)0x00004f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x219, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x21a, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x21b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x21c, (uint32_t)0x00008f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x21d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x21e, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x21f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x220, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x221, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x222, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x223, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x224, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x225, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x226, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x227, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x228, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x229, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x22a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x22b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x22c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x22d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x22e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x22f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x230, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x231, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x232, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x233, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x234, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x235, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x236, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x237, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x238, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x239, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x23a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x23b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x23c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x23d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x23e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x23f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x240, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x241, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x242, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x243, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x244, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x245, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x246, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x247, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x248, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x249, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x24a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x24b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x24c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x24d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x24e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x24f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x250, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x251, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x252, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x253, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x254, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x255, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x256, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x257, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x258, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x259, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x25a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x25b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x25c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x25d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x25e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x25f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x260, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x261, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x262, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x263, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x264, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x265, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x266, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x267, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x268, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x269, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x26a, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x26b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x26c, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x26d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x26e, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x26f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x270, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x271, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x272, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x273, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x274, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x275, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x276, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x277, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x278, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x279, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x27a, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x27b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x27c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x27d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x27e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x27f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x280, (uint32_t)0x00004758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x281, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x282, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x283, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x284, (uint32_t)0x00008758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x285, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x286, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x287, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x288, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x289, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x28a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x28b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x28c, (uint32_t)0x000047d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x28d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x28e, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x28f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x290, (uint32_t)0x000087d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x291, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x292, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x293, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x294, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x295, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x296, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x297, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x298, (uint32_t)0x00004c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x299, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x29a, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x29b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x29c, (uint32_t)0x00008c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x29d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x29e, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x29f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2a0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2a1, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2a2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2a3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2a4, (uint32_t)0x00004f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2a5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2a6, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2a7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2a8, (uint32_t)0x00008f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2a9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2aa, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ab, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ac, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ad, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ae, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2af, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2b0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2b1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2b2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2b3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2b4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2b5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2b6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2b7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2b8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2b9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ba, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2bb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2bc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2bd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2be, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2bf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2c0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2c1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2c2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2c3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2c4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2c5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2c6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2c7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2c8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2c9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ca, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2cb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2cc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2cd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ce, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2cf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2d0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2d1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2d2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2d3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2d4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2d5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2d6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2d7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2d8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2d9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2da, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2db, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2dc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2dd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2de, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2df, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2e0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2e1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2e2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2e3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2e4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2e5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2e6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2e7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2e8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2e9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ea, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2eb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ec, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ed, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ee, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ef, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2f0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2f1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2f2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2f3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p2_ACSMRptCntOverride_p2_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2f4, (uint32_t)0x0000c9d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2f5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2f6, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2f7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2f8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2f9, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2fa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2fb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2fc, (uint32_t)0x0000c958);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2fd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2fe, (uint32_t)0x0000cc08);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x2ff, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x300, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x301, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x302, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x303, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x304, (uint32_t)0x0000c0d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x305, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x306, (uint32_t)0x0000d848);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x307, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x308, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x309, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x30a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x30b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x30c, (uint32_t)0x0000c158);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x30d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x30e, (uint32_t)0x0000ddc8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x30f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x310, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x311, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x312, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x313, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x314, (uint32_t)0x0000c1d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x315, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x316, (uint32_t)0x0000c308);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x317, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x318, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x319, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x31a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x31b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x31c, (uint32_t)0x0000c558);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x31d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x31e, (uint32_t)0x0000ec08);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x31f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x320, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x321, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x322, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x323, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x324, (uint32_t)0x0000c5d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x325, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x326, (uint32_t)0x0000c888);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x327, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x328, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x329, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x32a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x32b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x32c, (uint32_t)0x000048d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x32d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x32e, (uint32_t)0x00005408);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x32f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x330, (uint32_t)0x000088d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x331, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x332, (uint32_t)0x00009408);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x333, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x334, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x335, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x336, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x337, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x338, (uint32_t)0x0000ca58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x339, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x33a, (uint32_t)0x0000c108);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x33b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x33c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x33d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x33e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x33f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x340, (uint32_t)0x0000cb58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x341, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x342, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x343, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x344, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x345, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x346, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x347, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x348, (uint32_t)0x0000d4d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x349, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x34a, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x34b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x34c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x34d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x34e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x34f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x350, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x351, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x352, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x353, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x354, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x355, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x356, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x357, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x358, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x359, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x35a, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x35b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x35c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x35d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x35e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x35f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x360, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x361, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x362, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x363, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x364, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x365, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x366, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x367, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x368, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x369, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x36a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x36b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x36c, (uint32_t)0x00004758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x36d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x36e, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x36f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x370, (uint32_t)0x00008758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x371, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x372, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x373, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x374, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x375, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x376, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x377, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x378, (uint32_t)0x000047d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x379, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x37a, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x37b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x37c, (uint32_t)0x000087d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x37d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x37e, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x37f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x380, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x381, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x382, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x383, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x384, (uint32_t)0x00004c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x385, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x386, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x387, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x388, (uint32_t)0x00008c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x389, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x38a, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x38b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x38c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x38d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x38e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x38f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x390, (uint32_t)0x00004f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x391, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x392, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x393, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x394, (uint32_t)0x00008f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x395, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x396, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x397, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x398, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x399, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x39a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x39b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x39c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x39d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x39e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x39f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3a0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3a1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3a2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3a3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3a4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3a5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3a6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3a7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3a8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3a9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3aa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ab, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ac, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ad, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ae, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3af, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3b0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3b1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3b2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3b3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3b4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3b5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3b6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3b7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3b8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3b9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ba, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3bb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3bc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3bd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3be, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3bf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3c0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3c1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3c2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3c3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3c4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3c5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3c6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3c7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3c8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3c9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ca, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3cb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3cc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3cd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ce, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3cf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3d0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3d1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3d2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3d3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3d4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3d5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3d6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3d7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3d8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3d9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3da, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3db, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3dc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3dd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3de, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3df, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3e0, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3e1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3e2, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3e3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3e4, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3e5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3e6, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3e7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3e8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3e9, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ea, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3eb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ec, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ed, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ee, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ef, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3f0, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3f1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3f2, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3f3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3f4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3f5, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3f6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3f7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3f8, (uint32_t)0x00004758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3f9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3fa, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3fb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3fc, (uint32_t)0x00008758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3fd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3fe, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x3ff, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x400, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x401, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x402, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x403, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x404, (uint32_t)0x000047d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x405, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x406, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x407, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x408, (uint32_t)0x000087d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x409, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x40a, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x40b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x40c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x40d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x40e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x40f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x410, (uint32_t)0x00004c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x411, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x412, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x413, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x414, (uint32_t)0x00008c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x415, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x416, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x417, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x418, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x419, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x41a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x41b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x41c, (uint32_t)0x00004f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x41d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x41e, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x41f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x420, (uint32_t)0x00008f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x421, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x422, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x423, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x424, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x425, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x426, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x427, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x428, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x429, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x42a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x42b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x42c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x42d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x42e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x42f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x430, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x431, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x432, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x433, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x434, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x435, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x436, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x437, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x438, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x439, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x43a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x43b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x43c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x43d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x43e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x43f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x440, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x441, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x442, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x443, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x444, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x445, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x446, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x447, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x448, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x449, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x44a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x44b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x44c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x44d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x44e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x44f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x450, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x451, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x452, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x453, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x454, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x455, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x456, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x457, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x458, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x459, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x45a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x45b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x45c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x45d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x45e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x45f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x460, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x461, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x462, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x463, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x464, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x465, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x466, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x467, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x468, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x469, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x46a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x46b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p3_ACSMRptCntOverride_p3_AddressOffset, (uint32_t)0x00000002);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x46c, (uint32_t)0x0000c9d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x46d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x46e, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x46f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x470, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x471, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x472, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x473, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x474, (uint32_t)0x0000c958);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x475, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x476, (uint32_t)0x0000cc08);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x477, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x478, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x479, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x47a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x47b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x47c, (uint32_t)0x0000c0d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x47d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x47e, (uint32_t)0x0000d848);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x47f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x480, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x481, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x482, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x483, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x484, (uint32_t)0x0000c158);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x485, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x486, (uint32_t)0x0000ddc8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x487, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x488, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x489, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x48a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x48b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x48c, (uint32_t)0x0000c1d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x48d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x48e, (uint32_t)0x0000c308);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x48f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x490, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x491, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x492, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x493, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x494, (uint32_t)0x0000c558);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x495, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x496, (uint32_t)0x0000ec08);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x497, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x498, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x499, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x49a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x49b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x49c, (uint32_t)0x0000c5d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x49d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x49e, (uint32_t)0x0000c888);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x49f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4a0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4a1, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4a2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4a3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4a4, (uint32_t)0x000048d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4a5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4a6, (uint32_t)0x00005408);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4a7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4a8, (uint32_t)0x000088d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4a9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4aa, (uint32_t)0x00009408);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ab, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ac, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ad, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ae, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4af, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4b0, (uint32_t)0x0000ca58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4b1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4b2, (uint32_t)0x0000c108);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4b3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4b4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4b5, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4b6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4b7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4b8, (uint32_t)0x0000cb58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4b9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ba, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4bb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4bc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4bd, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4be, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4bf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4c0, (uint32_t)0x0000d4d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4c1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4c2, (uint32_t)0x0000c008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4c3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4c4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4c5, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4c6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4c7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4c8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4c9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ca, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4cb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4cc, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4cd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ce, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4cf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4d0, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4d1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4d2, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4d3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4d4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4d5, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4d6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4d7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4d8, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4d9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4da, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4db, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4dc, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4dd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4de, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4df, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4e0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4e1, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4e2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4e3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4e4, (uint32_t)0x00004758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4e5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4e6, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4e7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4e8, (uint32_t)0x00008758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4e9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ea, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4eb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ec, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ed, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ee, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ef, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4f0, (uint32_t)0x000047d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4f1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4f2, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4f3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4f4, (uint32_t)0x000087d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4f5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4f6, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4f7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4f8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4f9, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4fa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4fb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4fc, (uint32_t)0x00004c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4fd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4fe, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x4ff, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x500, (uint32_t)0x00008c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x501, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x502, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x503, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x504, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x505, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x506, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x507, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x508, (uint32_t)0x00004f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x509, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x50a, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x50b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x50c, (uint32_t)0x00008f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x50d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x50e, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x50f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x510, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x511, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x512, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x513, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x514, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x515, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x516, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x517, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x518, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x519, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x51a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x51b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x51c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x51d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x51e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x51f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x520, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x521, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x522, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x523, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x524, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x525, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x526, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x527, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x528, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x529, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x52a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x52b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x52c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x52d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x52e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x52f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x530, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x531, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x532, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x533, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x534, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x535, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x536, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x537, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x538, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x539, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x53a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x53b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x53c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x53d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x53e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x53f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x540, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x541, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x542, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x543, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x544, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x545, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x546, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x547, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x548, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x549, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x54a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x54b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x54c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x54d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x54e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x54f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x550, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x551, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x552, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x553, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x554, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x555, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x556, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x557, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x558, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x559, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x55a, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x55b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x55c, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x55d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x55e, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x55f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x560, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x561, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x562, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x563, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x564, (uint32_t)0x00004658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x565, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x566, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x567, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x568, (uint32_t)0x00008658);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x569, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x56a, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x56b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x56c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x56d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x56e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x56f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x570, (uint32_t)0x00004758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x571, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x572, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x573, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x574, (uint32_t)0x00008758);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x575, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x576, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x577, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x578, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x579, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x57a, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x57b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x57c, (uint32_t)0x000047d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x57d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x57e, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x57f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x580, (uint32_t)0x000087d8);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x581, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x582, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x583, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x584, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x585, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x586, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x587, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x588, (uint32_t)0x00004c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x589, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x58a, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x58b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x58c, (uint32_t)0x00008c58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x58d, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x58e, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x58f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x590, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x591, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x592, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x593, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x594, (uint32_t)0x00004f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x595, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x596, (uint32_t)0x00004008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x597, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x598, (uint32_t)0x00008f58);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x599, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x59a, (uint32_t)0x00008008);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x59b, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x59c, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x59d, (uint32_t)0x4b000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x59e, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x59f, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5a0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5a1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5a2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5a3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5a4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5a5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5a6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5a7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5a8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5a9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5aa, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ab, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ac, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ad, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ae, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5af, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5b0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5b1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5b2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5b3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5b4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5b5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5b6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5b7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5b8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5b9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ba, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5bb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5bc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5bd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5be, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5bf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5c0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5c1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5c2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5c3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5c4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5c5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5c6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5c7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5c8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5c9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ca, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5cb, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5cc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5cd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5ce, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5cf, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5d0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5d1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5d2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5d3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5d4, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5d5, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5d6, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5d7, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5d8, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5d9, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5da, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5db, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5dc, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5dd, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5de, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5df, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5e0, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5e1, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5e2, (uint32_t)0x00000000);
lpddrPhyWriteReg32(ACSM_BaseAddress + 0x5e3, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_APBONLY0_SequencerOverride_AddressOffset, (uint32_t)0x00000400);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_PieInitVecSel_AddressOffset, (uint32_t)0x00005821);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag0_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag1_AddressOffset, (uint32_t)0x000000fe);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag2_AddressOffset, (uint32_t)0x0000ffff);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag3_AddressOffset, (uint32_t)0x0000f040);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag4_AddressOffset, (uint32_t)0x0000f040);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag5_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag6_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag7_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag8_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag9_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag10_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag11_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag12_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag13_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag14_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_INITENG0_p0_Seq0BDisableFlag15_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_FspSkipList_AddressOffset, (uint32_t)0x00000b6d);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_HwtControlVal_AddressOffset, (uint32_t)0x000000c3);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_FspState_AddressOffset, (uint32_t)0x00007fff);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC0_p0_ForceClkDisable_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_AC1_p0_ForceClkDisable_AddressOffset, (uint32_t)0x00000001);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMParityInvert_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMCkeControl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMInfiniteOLRC_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMDefaultAddr_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMDefaultCs_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMStaticCtrl_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMLowSpeedClockEnable_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_PPGC0_p0_ACSMLowSpeedClockDelay_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_UcclkHclkEnables_AddressOffset, (uint32_t)0x00000006);
lpddrPhyWriteReg32(DWC_DDRPHYA_APBONLY0_MicroContMuxSel_AddressOffset, (uint32_t)0x00000001);
//dwc_ddrphy_phyinit_userCustom_customPostTrain(phyctx);
dwc_ddrphy_phyinit_userCustom_wait(40);
printf("[lpddrPhyInit_cpu_dpi_ss4_skiptrain] After dwc_ddrphy_phyinit_userCustom_wait(16)\n");
lpddrPhyWriteReg32(DWC_DDRPHYA_APBONLY0_MicroContMuxSel_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_UcclkHclkEnables_AddressOffset, (uint32_t)0x00000007);
lpddrPhyWriteReg32(DWC_DDRPHYA_ZCAL0_p0_ZcalClkDiv_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_PubDbyteDisable_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_MASTER0_p0_PubDbyteDisable_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_ZCAL0_p0_ZcalClkDiv_AddressOffset, (uint32_t)0x00000000);
lpddrPhyWriteReg32(DWC_DDRPHYA_DRTUB0_UcclkHclkEnables_AddressOffset, (uint32_t)0x00000004);
lpddrPhyWriteReg32(DWC_DDRPHYA_APBONLY0_MicroContMuxSel_AddressOffset, (uint32_t)0x00000001);
//dwc_ddrphy_phyinit_userCustom_J_enterMissionMode(phyctx);
}
