{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@73:83@HdlIdDef", "reg update_crc;\nreg shift_in;\nreg shift_reset;\n\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg [63:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tkeep_d0 = 0;\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tuser_d0 = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@72:82", "reg reset_crc;\nreg update_crc;\nreg shift_in;\nreg shift_reset;\n\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg [63:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tkeep_d0 = 0;\nreg input_axis_tvalid_d0 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@78:88", "reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg [63:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tkeep_d0 = 0;\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tuser_d0 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@72:82", "reg reset_crc;\nreg update_crc;\nreg shift_in;\nreg shift_reset;\n\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg [63:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tkeep_d0 = 0;\nreg input_axis_tvalid_d0 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@75:85", "reg shift_reset;\n\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg [63:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tkeep_d0 = 0;\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tuser_d0 = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@77:87", "reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg [63:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tkeep_d0 = 0;\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tuser_d0 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@70:80", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\nreg shift_in;\nreg shift_reset;\n\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg [63:0] input_axis_tdata_d0 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@73:83", "reg update_crc;\nreg shift_in;\nreg shift_reset;\n\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg [63:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tkeep_d0 = 0;\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tuser_d0 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@76:86", "\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg [63:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tkeep_d0 = 0;\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tuser_d0 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n"]], "Diff Content": {"Delete": [[78, "reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n"]], "Add": [[78, "reg [7:0] last_cycle_tkeep_reg = 8'd0, last_cycle_tkeep_next;\n"], [78, "reg last_cycle_tuser_reg = 1'b0, last_cycle_tuser_next;\n"]]}}