{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577421575565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577421575565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 12:39:35 2019 " "Processing started: Fri Dec 27 12:39:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577421575565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577421575565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockTest -c clockTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off clockTest -c clockTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577421575565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577421576523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clocking.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_clocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clocking " "Found entity 1: alarm_clocking" {  } { { "alarm_clocking.v" "" { Text "D:/software/hhhhh/alarm_clocking.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421576592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421576592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktest.v 1 1 " "Found 1 design units, including 1 entities, in source file clocktest.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockTest " "Found entity 1: clockTest" {  } { { "clockTest.v" "" { Text "D:/software/hhhhh/clockTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421576606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421576606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decide_option.v 1 1 " "Found 1 design units, including 1 entities, in source file decide_option.v" { { "Info" "ISGN_ENTITY_NAME" "1 decide_option " "Found entity 1: decide_option" {  } { { "decide_option.v" "" { Text "D:/software/hhhhh/decide_option.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421576607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421576607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenPIN " "Found entity 1: fenPIN" {  } { { "fenPIN.v" "" { Text "D:/software/hhhhh/fenPIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421576607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421576607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file hour_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_alarm " "Found entity 1: hour_alarm" {  } { { "hour_alarm.v" "" { Text "D:/software/hhhhh/hour_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421576622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421576622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manual_clocking.v 1 1 " "Found 1 design units, including 1 entities, in source file manual_clocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 manual_clocking " "Found entity 1: manual_clocking" {  } { { "manual_clocking.v" "" { Text "D:/software/hhhhh/manual_clocking.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421576624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421576624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "self_clocking.v 1 1 " "Found 1 design units, including 1 entities, in source file self_clocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 self_clocking " "Found entity 1: self_clocking" {  } { { "self_clocking.v" "" { Text "D:/software/hhhhh/self_clocking.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421576624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421576624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file set_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_alarm " "Found entity 1: set_alarm" {  } { { "set_alarm.v" "" { Text "D:/software/hhhhh/set_alarm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421576638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421576638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_final_time.v 1 1 " "Found 1 design units, including 1 entities, in source file set_final_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_final_time " "Found entity 1: set_final_time" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421576644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421576644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show.v 1 1 " "Found 1 design units, including 1 entities, in source file show.v" { { "Info" "ISGN_ENTITY_NAME" "1 show " "Found entity 1: show" {  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421576646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421576646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "key_debounce.v" "" { Text "D:/software/hhhhh/key_debounce.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421576654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421576654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421576656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421576656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clockTest " "Elaborating entity \"clockTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577421577708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenPIN fenPIN:u_fenPIN " "Elaborating entity \"fenPIN\" for hierarchy \"fenPIN:u_fenPIN\"" {  } { { "clockTest.v" "u_fenPIN" { Text "D:/software/hhhhh/clockTest.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421577719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_clocking self_clocking:u_self_clocking " "Elaborating entity \"self_clocking\" for hierarchy \"self_clocking:u_self_clocking\"" {  } { { "clockTest.v" "u_self_clocking" { Text "D:/software/hhhhh/clockTest.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421577724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manual_clocking manual_clocking:u_manual_clocking " "Elaborating entity \"manual_clocking\" for hierarchy \"manual_clocking:u_manual_clocking\"" {  } { { "clockTest.v" "u_manual_clocking" { Text "D:/software/hhhhh/clockTest.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421577729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce manual_clocking:u_manual_clocking\|key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"manual_clocking:u_manual_clocking\|key_debounce:u_key_debounce\"" {  } { { "manual_clocking.v" "u_key_debounce" { Text "D:/software/hhhhh/manual_clocking.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421577732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarm set_alarm:u_set_alarm " "Elaborating entity \"set_alarm\" for hierarchy \"set_alarm:u_set_alarm\"" {  } { { "clockTest.v" "u_set_alarm" { Text "D:/software/hhhhh/clockTest.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421577737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clocking alarm_clocking:u_alarm_clocking " "Elaborating entity \"alarm_clocking\" for hierarchy \"alarm_clocking:u_alarm_clocking\"" {  } { { "clockTest.v" "u_alarm_clocking" { Text "D:/software/hhhhh/clockTest.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421577739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decide_option decide_option:u_decide_option " "Elaborating entity \"decide_option\" for hierarchy \"decide_option:u_decide_option\"" {  } { { "clockTest.v" "u_decide_option" { Text "D:/software/hhhhh/clockTest.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421577747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:u_count " "Elaborating entity \"count\" for hierarchy \"count:u_count\"" {  } { { "clockTest.v" "u_count" { Text "D:/software/hhhhh/clockTest.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421577753 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_1 count.v(20) " "Verilog HDL Always Construct warning at count.v(20): variable \"sec_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421577756 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_2 count.v(22) " "Verilog HDL Always Construct warning at count.v(22): variable \"sec_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421577756 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_3 count.v(24) " "Verilog HDL Always Construct warning at count.v(24): variable \"sec_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421577756 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_4 count.v(26) " "Verilog HDL Always Construct warning at count.v(26): variable \"sec_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421577756 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_4 count.v(30) " "Verilog HDL Always Construct warning at count.v(30): variable \"sec_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421577756 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_3 count.v(33) " "Verilog HDL Always Construct warning at count.v(33): variable \"sec_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421577756 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_2 count.v(36) " "Verilog HDL Always Construct warning at count.v(36): variable \"sec_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421577756 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_1 count.v(39) " "Verilog HDL Always Construct warning at count.v(39): variable \"sec_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421577756 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec_1 count.v(11) " "Verilog HDL Always Construct warning at count.v(11): inferring latch(es) for variable \"sec_1\", which holds its previous value in one or more paths through the always construct" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421577756 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec_2 count.v(11) " "Verilog HDL Always Construct warning at count.v(11): inferring latch(es) for variable \"sec_2\", which holds its previous value in one or more paths through the always construct" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421577756 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec_3 count.v(11) " "Verilog HDL Always Construct warning at count.v(11): inferring latch(es) for variable \"sec_3\", which holds its previous value in one or more paths through the always construct" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421577756 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec_4 count.v(11) " "Verilog HDL Always Construct warning at count.v(11): inferring latch(es) for variable \"sec_4\", which holds its previous value in one or more paths through the always construct" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421577757 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_4\[0\] count.v(11) " "Inferred latch for \"sec_4\[0\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_4\[1\] count.v(11) " "Inferred latch for \"sec_4\[1\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_4\[2\] count.v(11) " "Inferred latch for \"sec_4\[2\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_4\[3\] count.v(11) " "Inferred latch for \"sec_4\[3\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_3\[0\] count.v(11) " "Inferred latch for \"sec_3\[0\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_3\[1\] count.v(11) " "Inferred latch for \"sec_3\[1\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_3\[2\] count.v(11) " "Inferred latch for \"sec_3\[2\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_3\[3\] count.v(11) " "Inferred latch for \"sec_3\[3\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_2\[0\] count.v(11) " "Inferred latch for \"sec_2\[0\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_2\[1\] count.v(11) " "Inferred latch for \"sec_2\[1\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_2\[2\] count.v(11) " "Inferred latch for \"sec_2\[2\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_2\[3\] count.v(11) " "Inferred latch for \"sec_2\[3\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_1\[0\] count.v(11) " "Inferred latch for \"sec_1\[0\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_1\[1\] count.v(11) " "Inferred latch for \"sec_1\[1\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_1\[2\] count.v(11) " "Inferred latch for \"sec_1\[2\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_1\[3\] count.v(11) " "Inferred latch for \"sec_1\[3\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577758 "|clockTest|count:u_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_final_time set_final_time:u_set_final_time " "Elaborating entity \"set_final_time\" for hierarchy \"set_final_time:u_set_final_time\"" {  } { { "clockTest.v" "u_set_final_time" { Text "D:/software/hhhhh/clockTest.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421577758 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "secL set_final_time.v(39) " "Verilog HDL Always Construct warning at set_final_time.v(39): inferring latch(es) for variable \"secL\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421577763 "|clockTest|set_final_time:u_set_final_time"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "secH set_final_time.v(39) " "Verilog HDL Always Construct warning at set_final_time.v(39): inferring latch(es) for variable \"secH\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421577763 "|clockTest|set_final_time:u_set_final_time"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minL set_final_time.v(39) " "Verilog HDL Always Construct warning at set_final_time.v(39): inferring latch(es) for variable \"minL\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421577763 "|clockTest|set_final_time:u_set_final_time"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minH set_final_time.v(39) " "Verilog HDL Always Construct warning at set_final_time.v(39): inferring latch(es) for variable \"minH\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hourL set_final_time.v(39) " "Verilog HDL Always Construct warning at set_final_time.v(39): inferring latch(es) for variable \"hourL\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hourH set_final_time.v(39) " "Verilog HDL Always Construct warning at set_final_time.v(39): inferring latch(es) for variable \"hourH\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourH\[0\] set_final_time.v(39) " "Inferred latch for \"hourH\[0\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourH\[1\] set_final_time.v(39) " "Inferred latch for \"hourH\[1\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourH\[2\] set_final_time.v(39) " "Inferred latch for \"hourH\[2\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourH\[3\] set_final_time.v(39) " "Inferred latch for \"hourH\[3\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourL\[0\] set_final_time.v(39) " "Inferred latch for \"hourL\[0\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourL\[1\] set_final_time.v(39) " "Inferred latch for \"hourL\[1\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourL\[2\] set_final_time.v(39) " "Inferred latch for \"hourL\[2\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourL\[3\] set_final_time.v(39) " "Inferred latch for \"hourL\[3\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minH\[0\] set_final_time.v(39) " "Inferred latch for \"minH\[0\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minH\[1\] set_final_time.v(39) " "Inferred latch for \"minH\[1\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minH\[2\] set_final_time.v(39) " "Inferred latch for \"minH\[2\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577764 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minH\[3\] set_final_time.v(39) " "Inferred latch for \"minH\[3\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577765 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minL\[0\] set_final_time.v(39) " "Inferred latch for \"minL\[0\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577765 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minL\[1\] set_final_time.v(39) " "Inferred latch for \"minL\[1\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577765 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minL\[2\] set_final_time.v(39) " "Inferred latch for \"minL\[2\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577765 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minL\[3\] set_final_time.v(39) " "Inferred latch for \"minL\[3\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577765 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secH\[0\] set_final_time.v(39) " "Inferred latch for \"secH\[0\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577765 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secH\[1\] set_final_time.v(39) " "Inferred latch for \"secH\[1\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577765 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secH\[2\] set_final_time.v(39) " "Inferred latch for \"secH\[2\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577765 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secH\[3\] set_final_time.v(39) " "Inferred latch for \"secH\[3\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577765 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secL\[0\] set_final_time.v(39) " "Inferred latch for \"secL\[0\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577765 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secL\[1\] set_final_time.v(39) " "Inferred latch for \"secL\[1\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577765 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secL\[2\] set_final_time.v(39) " "Inferred latch for \"secL\[2\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577766 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secL\[3\] set_final_time.v(39) " "Inferred latch for \"secL\[3\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421577766 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_alarm hour_alarm:u_hour_alarm " "Elaborating entity \"hour_alarm\" for hierarchy \"hour_alarm:u_hour_alarm\"" {  } { { "clockTest.v" "u_hour_alarm" { Text "D:/software/hhhhh/clockTest.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421577768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show show:u_show " "Elaborating entity \"show\" for hierarchy \"show:u_show\"" {  } { { "clockTest.v" "u_show" { Text "D:/software/hhhhh/clockTest.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421577772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_ctrl_secL show.v(22) " "Verilog HDL or VHDL warning at show.v(22): object \"led_ctrl_secL\" assigned a value but never read" {  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1577421577776 "|clockTest|show:u_show"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_ctrl_secH show.v(23) " "Verilog HDL or VHDL warning at show.v(23): object \"led_ctrl_secH\" assigned a value but never read" {  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1577421577776 "|clockTest|show:u_show"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led0 show.v(37) " "Verilog HDL Always Construct warning at show.v(37): variable \"led0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421577776 "|clockTest|show:u_show"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led1 show.v(53) " "Verilog HDL Always Construct warning at show.v(53): variable \"led1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421577776 "|clockTest|show:u_show"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qp14 " "Found entity 1: altsyncram_qp14" {  } { { "db/altsyncram_qp14.tdf" "" { Text "D:/software/hhhhh/db/altsyncram_qp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421579868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421579868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "D:/software/hhhhh/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421580138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421580138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/software/hhhhh/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421580288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421580288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "D:/software/hhhhh/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421580503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421580503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "D:/software/hhhhh/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421580614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421580614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "D:/software/hhhhh/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421580798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421580798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "D:/software/hhhhh/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421580986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421580986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "D:/software/hhhhh/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421581096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421581096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/software/hhhhh/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421581271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421581271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/software/hhhhh/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421581380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421581380 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421581533 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582257 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582261 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582261 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421582261 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alarm_clocking.v" "" { Text "D:/software/hhhhh/alarm_clocking.v" 20 -1 0 } } { "hour_alarm.v" "" { Text "D:/software/hhhhh/hour_alarm.v" 13 -1 0 } } { "self_clocking.v" "" { Text "D:/software/hhhhh/self_clocking.v" 32 -1 0 } } { "key_debounce.v" "" { Text "D:/software/hhhhh/key_debounce.v" 12 -1 0 } } { "key_debounce.v" "" { Text "D:/software/hhhhh/key_debounce.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1577421583188 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1577421583188 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digital_tube_1\[7\] VCC " "Pin \"digital_tube_1\[7\]\" is stuck at VCC" {  } { { "clockTest.v" "" { Text "D:/software/hhhhh/clockTest.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577421583516 "|clockTest|digital_tube_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digital_tube_2\[7\] VCC " "Pin \"digital_tube_2\[7\]\" is stuck at VCC" {  } { { "clockTest.v" "" { Text "D:/software/hhhhh/clockTest.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577421583516 "|clockTest|digital_tube_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digital_tube_3\[7\] VCC " "Pin \"digital_tube_3\[7\]\" is stuck at VCC" {  } { { "clockTest.v" "" { Text "D:/software/hhhhh/clockTest.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577421583516 "|clockTest|digital_tube_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digital_tube_4\[7\] VCC " "Pin \"digital_tube_4\[7\]\" is stuck at VCC" {  } { { "clockTest.v" "" { Text "D:/software/hhhhh/clockTest.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577421583516 "|clockTest|digital_tube_4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577421583516 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 81 85 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 81 of its 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1577421584925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577421584972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421584972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1486 " "Implemented 1486 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577421585408 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577421585408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1394 " "Implemented 1394 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577421585408 ""} { "Info" "ICUT_CUT_TM_RAMS" "42 " "Implemented 42 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1577421585408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577421585408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577421585543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 12:39:45 2019 " "Processing ended: Fri Dec 27 12:39:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577421585543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577421585543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577421585543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577421585543 ""}
