entity pc_register is 
	port(
		Clk: in bit;
		NewPC: in bit_vector(7 downto 0);
		CurrentPC: out bit_vector(7 downto 0)
	);
end entity pc_register;

architecture behavioral of pc_register is
begin
	pc_ps:process(Clk)
	begin
		CurrentPC:="00000000";

		
			if(Clk'event and Clk = '1') then
				for i in 0 to 7 loop
					CurrentPC(i):=NewPC(i);
				end loop;
	end process pc_ps;
end architecture behavioral;