# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.gates.And2 AND4 10200 7200 @N 1001 1.0E-8
hades.models.io.Opin i7 28800 9600 @N 1001 5.0E-9
hades.models.gates.And3 AND3 10800 600 @N 1001 1.0E-8
hades.models.gates.And2 AND2 10200 4800 @N 1001 1.0E-8
hades.models.gates.InvSmall i3 23400 12000 @X 1001 5.0E-9
hades.models.gates.InvSmall i1 6600 2400 @N 1001 5.0E-9
hades.models.flipflops.Dff DFF 21000 12000 @X 1001 5.0E-9 4.0E-9 3.0E-9
hades.models.io.Ipin i0 5400 1800 @N 1001 null U
hades.models.gates.Or2 OR2 15600 6000 @N 1001 1.0E-8
hades.models.io.ClockGen ClockGen 26400 11400 @X 1001 1.0 0.5 0.0 null
hades.models.gates.InvSmall 1 6600 3600 @N 1001 5.0E-9
hades.models.flipflops.Dff DFF1 21000 9600 @X 1001 5.0E-9 4.0E-9 3.0E-9
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 3 DFF Q i1 A AND2 B 6 2 17400 12600 6000 12000 2 6000 12000 6000 3000 2 6000 3000 6600 3000 2 6600 3000 6000 3000 2 6000 3000 6000 6600 2 6000 6600 10200 6600 2 6600 3000 6000 3000 
hades.signals.SignalStdLogic1164 n8 2 OR2 Y DFF1 D 3 2 19200 7200 22800 7200 2 22800 7200 22800 10200 2 22800 10200 21000 10200 0 
hades.signals.SignalStdLogic1164 n7 2 AND3 Y DFF D 4 2 21000 12600 21000 12000 2 21000 12000 24000 12000 2 24000 12000 24000 1800 2 24000 1800 14400 1800 0 
hades.signals.SignalStdLogic1164 n6 2 1 Y AND3 C 3 2 8400 4200 9600 4200 2 9600 4200 9600 2400 2 9600 2400 10800 2400 0 
hades.signals.SignalStdLogic1164 n5 2 i1 Y AND3 B 3 2 8400 3000 9000 3000 2 9000 3000 9000 1800 2 9000 1800 10800 1800 0 
hades.signals.SignalStdLogic1164 n4 4 i0 Y AND3 A AND2 A AND4 A 7 2 5400 1800 8400 1800 2 8400 1800 8400 1200 2 8400 1200 10800 1200 2 5400 1800 5400 5400 2 5400 5400 10200 5400 2 5400 1800 5400 7800 2 5400 7800 10200 7800 1 5400 1800 
hades.signals.SignalStdLogic1164 n3 2 AND4 Y OR2 B 2 2 13800 8400 15600 8400 2 15600 8400 15600 7800 0 
hades.signals.SignalStdLogic1164 n2 2 AND2 Y OR2 A 2 2 13800 6000 15600 6000 2 15600 6000 15600 6600 0 
hades.signals.SignalStdLogic1164 n1 3 i3 Y DFF1 C DFF C 4 2 21000 11400 21600 11400 2 21600 11400 21600 12600 2 21600 12600 21600 13800 2 21600 13800 21000 13800 1 21600 12600 
hades.signals.SignalStdLogic1164 n0 2 ClockGen clk i3 A 1 2 23400 12600 24000 12600 0 
hades.signals.SignalStdLogic1164 n10 4 DFF1 Q 1 A AND4 B i7 A 6 2 6600 4200 6600 10200 2 6600 10200 17400 10200 2 6600 4200 6600 9000 2 6600 9000 10200 9000 2 6600 4200 6600 9600 2 6600 9600 28800 9600 1 6600 4200 
[end signals]
[end]
