
Lab5Part1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a5c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003be4  08003be4  00004be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c1c  08003c1c  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003c1c  08003c1c  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003c1c  08003c1c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c1c  08003c1c  00004c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c20  08003c20  00004c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003c24  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          000000f4  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000100  20000100  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ceea  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019c3  00000000  00000000  00011f26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bb8  00000000  00000000  000138f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000938  00000000  00000000  000144a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a7cf  00000000  00000000  00014de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ea12  00000000  00000000  0002f5af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a0b7f  00000000  00000000  0003dfc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000deb40  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003160  00000000  00000000  000deb84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000046  00000000  00000000  000e1ce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003bcc 	.word	0x08003bcc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003bcc 	.word	0x08003bcc

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 fa9d 	bl	800070c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f815 	bl	8000200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f943 	bl	8000460 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001da:	f000 f911 	bl	8000400 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80001de:	f000 f863 	bl	80002a8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  uint32_t CH1_DC = 1499;
 80001e2:	f240 53db 	movw	r3, #1499	@ 0x5db
 80001e6:	607b      	str	r3, [r7, #4]
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80001e8:	2100      	movs	r1, #0
 80001ea:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <main+0x30>)
 80001ec:	f002 f988 	bl	8002500 <HAL_TIM_PWM_Start>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  TIM1->CCR1 = CH1_DC;
 80001f0:	4a02      	ldr	r2, [pc, #8]	@ (80001fc <main+0x34>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	6353      	str	r3, [r2, #52]	@ 0x34
 80001f6:	e7fb      	b.n	80001f0 <main+0x28>
 80001f8:	20000028 	.word	0x20000028
 80001fc:	40012c00 	.word	0x40012c00

08000200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b096      	sub	sp, #88	@ 0x58
 8000204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000206:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800020a:	2228      	movs	r2, #40	@ 0x28
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f003 fcaf 	bl	8003b72 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000214:	f107 031c 	add.w	r3, r7, #28
 8000218:	2200      	movs	r2, #0
 800021a:	601a      	str	r2, [r3, #0]
 800021c:	605a      	str	r2, [r3, #4]
 800021e:	609a      	str	r2, [r3, #8]
 8000220:	60da      	str	r2, [r3, #12]
 8000222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000224:	1d3b      	adds	r3, r7, #4
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]
 800022a:	605a      	str	r2, [r3, #4]
 800022c:	609a      	str	r2, [r3, #8]
 800022e:	60da      	str	r2, [r3, #12]
 8000230:	611a      	str	r2, [r3, #16]
 8000232:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000234:	2302      	movs	r3, #2
 8000236:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000238:	2301      	movs	r3, #1
 800023a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800023c:	2310      	movs	r3, #16
 800023e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000240:	2300      	movs	r3, #0
 8000242:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000244:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000248:	4618      	mov	r0, r3
 800024a:	f000 fd1d 	bl	8000c88 <HAL_RCC_OscConfig>
 800024e:	4603      	mov	r3, r0
 8000250:	2b00      	cmp	r3, #0
 8000252:	d001      	beq.n	8000258 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000254:	f000 f928 	bl	80004a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000258:	230f      	movs	r3, #15
 800025a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800025c:	2300      	movs	r3, #0
 800025e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000260:	2300      	movs	r3, #0
 8000262:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000264:	2300      	movs	r3, #0
 8000266:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000268:	2300      	movs	r3, #0
 800026a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800026c:	f107 031c 	add.w	r3, r7, #28
 8000270:	2100      	movs	r1, #0
 8000272:	4618      	mov	r0, r3
 8000274:	f001 fd46 	bl	8001d04 <HAL_RCC_ClockConfig>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d001      	beq.n	8000282 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800027e:	f000 f913 	bl	80004a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000282:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000286:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000288:	2300      	movs	r3, #0
 800028a:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800028c:	1d3b      	adds	r3, r7, #4
 800028e:	4618      	mov	r0, r3
 8000290:	f001 ff58 	bl	8002144 <HAL_RCCEx_PeriphCLKConfig>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800029a:	f000 f905 	bl	80004a8 <Error_Handler>
  }
}
 800029e:	bf00      	nop
 80002a0:	3758      	adds	r7, #88	@ 0x58
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
	...

080002a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b09a      	sub	sp, #104	@ 0x68
 80002ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002ae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80002b2:	2200      	movs	r2, #0
 80002b4:	601a      	str	r2, [r3, #0]
 80002b6:	605a      	str	r2, [r3, #4]
 80002b8:	609a      	str	r2, [r3, #8]
 80002ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002bc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80002c0:	2200      	movs	r2, #0
 80002c2:	601a      	str	r2, [r3, #0]
 80002c4:	605a      	str	r2, [r3, #4]
 80002c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80002c8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80002cc:	2200      	movs	r2, #0
 80002ce:	601a      	str	r2, [r3, #0]
 80002d0:	605a      	str	r2, [r3, #4]
 80002d2:	609a      	str	r2, [r3, #8]
 80002d4:	60da      	str	r2, [r3, #12]
 80002d6:	611a      	str	r2, [r3, #16]
 80002d8:	615a      	str	r2, [r3, #20]
 80002da:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80002dc:	1d3b      	adds	r3, r7, #4
 80002de:	222c      	movs	r2, #44	@ 0x2c
 80002e0:	2100      	movs	r1, #0
 80002e2:	4618      	mov	r0, r3
 80002e4:	f003 fc45 	bl	8003b72 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80002e8:	4b43      	ldr	r3, [pc, #268]	@ (80003f8 <MX_TIM1_Init+0x150>)
 80002ea:	4a44      	ldr	r2, [pc, #272]	@ (80003fc <MX_TIM1_Init+0x154>)
 80002ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 80002ee:	4b42      	ldr	r3, [pc, #264]	@ (80003f8 <MX_TIM1_Init+0x150>)
 80002f0:	2207      	movs	r2, #7
 80002f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002f4:	4b40      	ldr	r3, [pc, #256]	@ (80003f8 <MX_TIM1_Init+0x150>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 80002fa:	4b3f      	ldr	r3, [pc, #252]	@ (80003f8 <MX_TIM1_Init+0x150>)
 80002fc:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000300:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000302:	4b3d      	ldr	r3, [pc, #244]	@ (80003f8 <MX_TIM1_Init+0x150>)
 8000304:	2200      	movs	r2, #0
 8000306:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000308:	4b3b      	ldr	r3, [pc, #236]	@ (80003f8 <MX_TIM1_Init+0x150>)
 800030a:	2200      	movs	r2, #0
 800030c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800030e:	4b3a      	ldr	r3, [pc, #232]	@ (80003f8 <MX_TIM1_Init+0x150>)
 8000310:	2280      	movs	r2, #128	@ 0x80
 8000312:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000314:	4838      	ldr	r0, [pc, #224]	@ (80003f8 <MX_TIM1_Init+0x150>)
 8000316:	f002 f83b 	bl	8002390 <HAL_TIM_Base_Init>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d001      	beq.n	8000324 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000320:	f000 f8c2 	bl	80004a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000324:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000328:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800032a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800032e:	4619      	mov	r1, r3
 8000330:	4831      	ldr	r0, [pc, #196]	@ (80003f8 <MX_TIM1_Init+0x150>)
 8000332:	f002 fae5 	bl	8002900 <HAL_TIM_ConfigClockSource>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800033c:	f000 f8b4 	bl	80004a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000340:	482d      	ldr	r0, [pc, #180]	@ (80003f8 <MX_TIM1_Init+0x150>)
 8000342:	f002 f87c 	bl	800243e <HAL_TIM_PWM_Init>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800034c:	f000 f8ac 	bl	80004a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000350:	2300      	movs	r3, #0
 8000352:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000354:	2300      	movs	r3, #0
 8000356:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000358:	2300      	movs	r3, #0
 800035a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800035c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000360:	4619      	mov	r1, r3
 8000362:	4825      	ldr	r0, [pc, #148]	@ (80003f8 <MX_TIM1_Init+0x150>)
 8000364:	f002 ff80 	bl	8003268 <HAL_TIMEx_MasterConfigSynchronization>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800036e:	f000 f89b 	bl	80004a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000372:	2360      	movs	r3, #96	@ 0x60
 8000374:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000376:	2300      	movs	r3, #0
 8000378:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800037a:	2300      	movs	r3, #0
 800037c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800037e:	2300      	movs	r3, #0
 8000380:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000382:	2300      	movs	r3, #0
 8000384:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000386:	2300      	movs	r3, #0
 8000388:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800038a:	2300      	movs	r3, #0
 800038c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800038e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000392:	2200      	movs	r2, #0
 8000394:	4619      	mov	r1, r3
 8000396:	4818      	ldr	r0, [pc, #96]	@ (80003f8 <MX_TIM1_Init+0x150>)
 8000398:	f002 f99e 	bl	80026d8 <HAL_TIM_PWM_ConfigChannel>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80003a2:	f000 f881 	bl	80004a8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80003a6:	2300      	movs	r3, #0
 80003a8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80003aa:	2300      	movs	r3, #0
 80003ac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80003ae:	2300      	movs	r3, #0
 80003b0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80003b2:	2300      	movs	r3, #0
 80003b4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80003b6:	2300      	movs	r3, #0
 80003b8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80003ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003be:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80003c4:	2300      	movs	r3, #0
 80003c6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80003c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80003cc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80003ce:	2300      	movs	r3, #0
 80003d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80003d2:	2300      	movs	r3, #0
 80003d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80003d6:	1d3b      	adds	r3, r7, #4
 80003d8:	4619      	mov	r1, r3
 80003da:	4807      	ldr	r0, [pc, #28]	@ (80003f8 <MX_TIM1_Init+0x150>)
 80003dc:	f002 ffb2 	bl	8003344 <HAL_TIMEx_ConfigBreakDeadTime>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80003e6:	f000 f85f 	bl	80004a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80003ea:	4803      	ldr	r0, [pc, #12]	@ (80003f8 <MX_TIM1_Init+0x150>)
 80003ec:	f000 f8a6 	bl	800053c <HAL_TIM_MspPostInit>

}
 80003f0:	bf00      	nop
 80003f2:	3768      	adds	r7, #104	@ 0x68
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	20000028 	.word	0x20000028
 80003fc:	40012c00 	.word	0x40012c00

08000400 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000404:	4b14      	ldr	r3, [pc, #80]	@ (8000458 <MX_USART2_UART_Init+0x58>)
 8000406:	4a15      	ldr	r2, [pc, #84]	@ (800045c <MX_USART2_UART_Init+0x5c>)
 8000408:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800040a:	4b13      	ldr	r3, [pc, #76]	@ (8000458 <MX_USART2_UART_Init+0x58>)
 800040c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000410:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000412:	4b11      	ldr	r3, [pc, #68]	@ (8000458 <MX_USART2_UART_Init+0x58>)
 8000414:	2200      	movs	r2, #0
 8000416:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000418:	4b0f      	ldr	r3, [pc, #60]	@ (8000458 <MX_USART2_UART_Init+0x58>)
 800041a:	2200      	movs	r2, #0
 800041c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800041e:	4b0e      	ldr	r3, [pc, #56]	@ (8000458 <MX_USART2_UART_Init+0x58>)
 8000420:	2200      	movs	r2, #0
 8000422:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000424:	4b0c      	ldr	r3, [pc, #48]	@ (8000458 <MX_USART2_UART_Init+0x58>)
 8000426:	220c      	movs	r2, #12
 8000428:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800042a:	4b0b      	ldr	r3, [pc, #44]	@ (8000458 <MX_USART2_UART_Init+0x58>)
 800042c:	2200      	movs	r2, #0
 800042e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000430:	4b09      	ldr	r3, [pc, #36]	@ (8000458 <MX_USART2_UART_Init+0x58>)
 8000432:	2200      	movs	r2, #0
 8000434:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000436:	4b08      	ldr	r3, [pc, #32]	@ (8000458 <MX_USART2_UART_Init+0x58>)
 8000438:	2200      	movs	r2, #0
 800043a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800043c:	4b06      	ldr	r3, [pc, #24]	@ (8000458 <MX_USART2_UART_Init+0x58>)
 800043e:	2200      	movs	r2, #0
 8000440:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000442:	4805      	ldr	r0, [pc, #20]	@ (8000458 <MX_USART2_UART_Init+0x58>)
 8000444:	f002 fff6 	bl	8003434 <HAL_UART_Init>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800044e:	f000 f82b 	bl	80004a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000452:	bf00      	nop
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	20000074 	.word	0x20000074
 800045c:	40004400 	.word	0x40004400

08000460 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000460:	b480      	push	{r7}
 8000462:	b083      	sub	sp, #12
 8000464:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000466:	4b0f      	ldr	r3, [pc, #60]	@ (80004a4 <MX_GPIO_Init+0x44>)
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	4a0e      	ldr	r2, [pc, #56]	@ (80004a4 <MX_GPIO_Init+0x44>)
 800046c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000470:	6153      	str	r3, [r2, #20]
 8000472:	4b0c      	ldr	r3, [pc, #48]	@ (80004a4 <MX_GPIO_Init+0x44>)
 8000474:	695b      	ldr	r3, [r3, #20]
 8000476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800047a:	607b      	str	r3, [r7, #4]
 800047c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800047e:	4b09      	ldr	r3, [pc, #36]	@ (80004a4 <MX_GPIO_Init+0x44>)
 8000480:	695b      	ldr	r3, [r3, #20]
 8000482:	4a08      	ldr	r2, [pc, #32]	@ (80004a4 <MX_GPIO_Init+0x44>)
 8000484:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000488:	6153      	str	r3, [r2, #20]
 800048a:	4b06      	ldr	r3, [pc, #24]	@ (80004a4 <MX_GPIO_Init+0x44>)
 800048c:	695b      	ldr	r3, [r3, #20]
 800048e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000492:	603b      	str	r3, [r7, #0]
 8000494:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000496:	bf00      	nop
 8000498:	370c      	adds	r7, #12
 800049a:	46bd      	mov	sp, r7
 800049c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop
 80004a4:	40021000 	.word	0x40021000

080004a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004ac:	b672      	cpsid	i
}
 80004ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004b0:	bf00      	nop
 80004b2:	e7fd      	b.n	80004b0 <Error_Handler+0x8>

080004b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b083      	sub	sp, #12
 80004b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004ba:	4b0f      	ldr	r3, [pc, #60]	@ (80004f8 <HAL_MspInit+0x44>)
 80004bc:	699b      	ldr	r3, [r3, #24]
 80004be:	4a0e      	ldr	r2, [pc, #56]	@ (80004f8 <HAL_MspInit+0x44>)
 80004c0:	f043 0301 	orr.w	r3, r3, #1
 80004c4:	6193      	str	r3, [r2, #24]
 80004c6:	4b0c      	ldr	r3, [pc, #48]	@ (80004f8 <HAL_MspInit+0x44>)
 80004c8:	699b      	ldr	r3, [r3, #24]
 80004ca:	f003 0301 	and.w	r3, r3, #1
 80004ce:	607b      	str	r3, [r7, #4]
 80004d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004d2:	4b09      	ldr	r3, [pc, #36]	@ (80004f8 <HAL_MspInit+0x44>)
 80004d4:	69db      	ldr	r3, [r3, #28]
 80004d6:	4a08      	ldr	r2, [pc, #32]	@ (80004f8 <HAL_MspInit+0x44>)
 80004d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004dc:	61d3      	str	r3, [r2, #28]
 80004de:	4b06      	ldr	r3, [pc, #24]	@ (80004f8 <HAL_MspInit+0x44>)
 80004e0:	69db      	ldr	r3, [r3, #28]
 80004e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004e6:	603b      	str	r3, [r7, #0]
 80004e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ea:	bf00      	nop
 80004ec:	370c      	adds	r7, #12
 80004ee:	46bd      	mov	sp, r7
 80004f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop
 80004f8:	40021000 	.word	0x40021000

080004fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b085      	sub	sp, #20
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a0a      	ldr	r2, [pc, #40]	@ (8000534 <HAL_TIM_Base_MspInit+0x38>)
 800050a:	4293      	cmp	r3, r2
 800050c:	d10b      	bne.n	8000526 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800050e:	4b0a      	ldr	r3, [pc, #40]	@ (8000538 <HAL_TIM_Base_MspInit+0x3c>)
 8000510:	699b      	ldr	r3, [r3, #24]
 8000512:	4a09      	ldr	r2, [pc, #36]	@ (8000538 <HAL_TIM_Base_MspInit+0x3c>)
 8000514:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000518:	6193      	str	r3, [r2, #24]
 800051a:	4b07      	ldr	r3, [pc, #28]	@ (8000538 <HAL_TIM_Base_MspInit+0x3c>)
 800051c:	699b      	ldr	r3, [r3, #24]
 800051e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000522:	60fb      	str	r3, [r7, #12]
 8000524:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000526:	bf00      	nop
 8000528:	3714      	adds	r7, #20
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	40012c00 	.word	0x40012c00
 8000538:	40021000 	.word	0x40021000

0800053c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b088      	sub	sp, #32
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000544:	f107 030c 	add.w	r3, r7, #12
 8000548:	2200      	movs	r2, #0
 800054a:	601a      	str	r2, [r3, #0]
 800054c:	605a      	str	r2, [r3, #4]
 800054e:	609a      	str	r2, [r3, #8]
 8000550:	60da      	str	r2, [r3, #12]
 8000552:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a12      	ldr	r2, [pc, #72]	@ (80005a4 <HAL_TIM_MspPostInit+0x68>)
 800055a:	4293      	cmp	r3, r2
 800055c:	d11d      	bne.n	800059a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800055e:	4b12      	ldr	r3, [pc, #72]	@ (80005a8 <HAL_TIM_MspPostInit+0x6c>)
 8000560:	695b      	ldr	r3, [r3, #20]
 8000562:	4a11      	ldr	r2, [pc, #68]	@ (80005a8 <HAL_TIM_MspPostInit+0x6c>)
 8000564:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000568:	6153      	str	r3, [r2, #20]
 800056a:	4b0f      	ldr	r3, [pc, #60]	@ (80005a8 <HAL_TIM_MspPostInit+0x6c>)
 800056c:	695b      	ldr	r3, [r3, #20]
 800056e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000572:	60bb      	str	r3, [r7, #8]
 8000574:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000576:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800057a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800057c:	2302      	movs	r3, #2
 800057e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000580:	2300      	movs	r3, #0
 8000582:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000584:	2300      	movs	r3, #0
 8000586:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000588:	2306      	movs	r3, #6
 800058a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058c:	f107 030c 	add.w	r3, r7, #12
 8000590:	4619      	mov	r1, r3
 8000592:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000596:	f000 fa05 	bl	80009a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800059a:	bf00      	nop
 800059c:	3720      	adds	r7, #32
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	40012c00 	.word	0x40012c00
 80005a8:	40021000 	.word	0x40021000

080005ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	@ 0x28
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b4:	f107 0314 	add.w	r3, r7, #20
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a18      	ldr	r2, [pc, #96]	@ (800062c <HAL_UART_MspInit+0x80>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d129      	bne.n	8000622 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005ce:	4b18      	ldr	r3, [pc, #96]	@ (8000630 <HAL_UART_MspInit+0x84>)
 80005d0:	69db      	ldr	r3, [r3, #28]
 80005d2:	4a17      	ldr	r2, [pc, #92]	@ (8000630 <HAL_UART_MspInit+0x84>)
 80005d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005d8:	61d3      	str	r3, [r2, #28]
 80005da:	4b15      	ldr	r3, [pc, #84]	@ (8000630 <HAL_UART_MspInit+0x84>)
 80005dc:	69db      	ldr	r3, [r3, #28]
 80005de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005e2:	613b      	str	r3, [r7, #16]
 80005e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e6:	4b12      	ldr	r3, [pc, #72]	@ (8000630 <HAL_UART_MspInit+0x84>)
 80005e8:	695b      	ldr	r3, [r3, #20]
 80005ea:	4a11      	ldr	r2, [pc, #68]	@ (8000630 <HAL_UART_MspInit+0x84>)
 80005ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005f0:	6153      	str	r3, [r2, #20]
 80005f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000630 <HAL_UART_MspInit+0x84>)
 80005f4:	695b      	ldr	r3, [r3, #20]
 80005f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80005fe:	f248 0304 	movw	r3, #32772	@ 0x8004
 8000602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000604:	2302      	movs	r3, #2
 8000606:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000608:	2300      	movs	r3, #0
 800060a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800060c:	2303      	movs	r3, #3
 800060e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000610:	2307      	movs	r3, #7
 8000612:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000614:	f107 0314 	add.w	r3, r7, #20
 8000618:	4619      	mov	r1, r3
 800061a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800061e:	f000 f9c1 	bl	80009a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000622:	bf00      	nop
 8000624:	3728      	adds	r7, #40	@ 0x28
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40004400 	.word	0x40004400
 8000630:	40021000 	.word	0x40021000

08000634 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000638:	bf00      	nop
 800063a:	e7fd      	b.n	8000638 <NMI_Handler+0x4>

0800063c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000640:	bf00      	nop
 8000642:	e7fd      	b.n	8000640 <HardFault_Handler+0x4>

08000644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000648:	bf00      	nop
 800064a:	e7fd      	b.n	8000648 <MemManage_Handler+0x4>

0800064c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <BusFault_Handler+0x4>

08000654 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000658:	bf00      	nop
 800065a:	e7fd      	b.n	8000658 <UsageFault_Handler+0x4>

0800065c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000660:	bf00      	nop
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr

0800066a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800066a:	b480      	push	{r7}
 800066c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800066e:	bf00      	nop
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr

08000678 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr

08000686 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000686:	b580      	push	{r7, lr}
 8000688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800068a:	f000 f885 	bl	8000798 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
	...

08000694 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000698:	4b06      	ldr	r3, [pc, #24]	@ (80006b4 <SystemInit+0x20>)
 800069a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800069e:	4a05      	ldr	r2, [pc, #20]	@ (80006b4 <SystemInit+0x20>)
 80006a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	e000ed00 	.word	0xe000ed00

080006b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006f0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80006bc:	f7ff ffea 	bl	8000694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006c0:	480c      	ldr	r0, [pc, #48]	@ (80006f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80006c2:	490d      	ldr	r1, [pc, #52]	@ (80006f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006c4:	4a0d      	ldr	r2, [pc, #52]	@ (80006fc <LoopForever+0xe>)
  movs r3, #0
 80006c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006c8:	e002      	b.n	80006d0 <LoopCopyDataInit>

080006ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ce:	3304      	adds	r3, #4

080006d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006d4:	d3f9      	bcc.n	80006ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000700 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006d8:	4c0a      	ldr	r4, [pc, #40]	@ (8000704 <LoopForever+0x16>)
  movs r3, #0
 80006da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006dc:	e001      	b.n	80006e2 <LoopFillZerobss>

080006de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006e0:	3204      	adds	r2, #4

080006e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006e4:	d3fb      	bcc.n	80006de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006e6:	f003 fa4d 	bl	8003b84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006ea:	f7ff fd6d 	bl	80001c8 <main>

080006ee <LoopForever>:

LoopForever:
    b LoopForever
 80006ee:	e7fe      	b.n	80006ee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006f0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80006f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006f8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006fc:	08003c24 	.word	0x08003c24
  ldr r2, =_sbss
 8000700:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000704:	20000100 	.word	0x20000100

08000708 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000708:	e7fe      	b.n	8000708 <ADC1_2_IRQHandler>
	...

0800070c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000710:	4b08      	ldr	r3, [pc, #32]	@ (8000734 <HAL_Init+0x28>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a07      	ldr	r2, [pc, #28]	@ (8000734 <HAL_Init+0x28>)
 8000716:	f043 0310 	orr.w	r3, r3, #16
 800071a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800071c:	2003      	movs	r0, #3
 800071e:	f000 f90d 	bl	800093c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000722:	2000      	movs	r0, #0
 8000724:	f000 f808 	bl	8000738 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000728:	f7ff fec4 	bl	80004b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800072c:	2300      	movs	r3, #0
}
 800072e:	4618      	mov	r0, r3
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40022000 	.word	0x40022000

08000738 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000740:	4b12      	ldr	r3, [pc, #72]	@ (800078c <HAL_InitTick+0x54>)
 8000742:	681a      	ldr	r2, [r3, #0]
 8000744:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <HAL_InitTick+0x58>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	4619      	mov	r1, r3
 800074a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800074e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000752:	fbb2 f3f3 	udiv	r3, r2, r3
 8000756:	4618      	mov	r0, r3
 8000758:	f000 f917 	bl	800098a <HAL_SYSTICK_Config>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000762:	2301      	movs	r3, #1
 8000764:	e00e      	b.n	8000784 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2b0f      	cmp	r3, #15
 800076a:	d80a      	bhi.n	8000782 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800076c:	2200      	movs	r2, #0
 800076e:	6879      	ldr	r1, [r7, #4]
 8000770:	f04f 30ff 	mov.w	r0, #4294967295
 8000774:	f000 f8ed 	bl	8000952 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000778:	4a06      	ldr	r2, [pc, #24]	@ (8000794 <HAL_InitTick+0x5c>)
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800077e:	2300      	movs	r3, #0
 8000780:	e000      	b.n	8000784 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000782:	2301      	movs	r3, #1
}
 8000784:	4618      	mov	r0, r3
 8000786:	3708      	adds	r7, #8
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	20000000 	.word	0x20000000
 8000790:	20000008 	.word	0x20000008
 8000794:	20000004 	.word	0x20000004

08000798 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800079c:	4b06      	ldr	r3, [pc, #24]	@ (80007b8 <HAL_IncTick+0x20>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	461a      	mov	r2, r3
 80007a2:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <HAL_IncTick+0x24>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	4413      	add	r3, r2
 80007a8:	4a04      	ldr	r2, [pc, #16]	@ (80007bc <HAL_IncTick+0x24>)
 80007aa:	6013      	str	r3, [r2, #0]
}
 80007ac:	bf00      	nop
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	20000008 	.word	0x20000008
 80007bc:	200000fc 	.word	0x200000fc

080007c0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  return uwTick;  
 80007c4:	4b03      	ldr	r3, [pc, #12]	@ (80007d4 <HAL_GetTick+0x14>)
 80007c6:	681b      	ldr	r3, [r3, #0]
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	200000fc 	.word	0x200000fc

080007d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d8:	b480      	push	{r7}
 80007da:	b085      	sub	sp, #20
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	f003 0307 	and.w	r3, r3, #7
 80007e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007e8:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <__NVIC_SetPriorityGrouping+0x44>)
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ee:	68ba      	ldr	r2, [r7, #8]
 80007f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007f4:	4013      	ands	r3, r2
 80007f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000800:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000804:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000808:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800080a:	4a04      	ldr	r2, [pc, #16]	@ (800081c <__NVIC_SetPriorityGrouping+0x44>)
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	60d3      	str	r3, [r2, #12]
}
 8000810:	bf00      	nop
 8000812:	3714      	adds	r7, #20
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr
 800081c:	e000ed00 	.word	0xe000ed00

08000820 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000824:	4b04      	ldr	r3, [pc, #16]	@ (8000838 <__NVIC_GetPriorityGrouping+0x18>)
 8000826:	68db      	ldr	r3, [r3, #12]
 8000828:	0a1b      	lsrs	r3, r3, #8
 800082a:	f003 0307 	and.w	r3, r3, #7
}
 800082e:	4618      	mov	r0, r3
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr
 8000838:	e000ed00 	.word	0xe000ed00

0800083c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	6039      	str	r1, [r7, #0]
 8000846:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084c:	2b00      	cmp	r3, #0
 800084e:	db0a      	blt.n	8000866 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	b2da      	uxtb	r2, r3
 8000854:	490c      	ldr	r1, [pc, #48]	@ (8000888 <__NVIC_SetPriority+0x4c>)
 8000856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800085a:	0112      	lsls	r2, r2, #4
 800085c:	b2d2      	uxtb	r2, r2
 800085e:	440b      	add	r3, r1
 8000860:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000864:	e00a      	b.n	800087c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	b2da      	uxtb	r2, r3
 800086a:	4908      	ldr	r1, [pc, #32]	@ (800088c <__NVIC_SetPriority+0x50>)
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	f003 030f 	and.w	r3, r3, #15
 8000872:	3b04      	subs	r3, #4
 8000874:	0112      	lsls	r2, r2, #4
 8000876:	b2d2      	uxtb	r2, r2
 8000878:	440b      	add	r3, r1
 800087a:	761a      	strb	r2, [r3, #24]
}
 800087c:	bf00      	nop
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr
 8000888:	e000e100 	.word	0xe000e100
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000890:	b480      	push	{r7}
 8000892:	b089      	sub	sp, #36	@ 0x24
 8000894:	af00      	add	r7, sp, #0
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	60b9      	str	r1, [r7, #8]
 800089a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	f003 0307 	and.w	r3, r3, #7
 80008a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008a4:	69fb      	ldr	r3, [r7, #28]
 80008a6:	f1c3 0307 	rsb	r3, r3, #7
 80008aa:	2b04      	cmp	r3, #4
 80008ac:	bf28      	it	cs
 80008ae:	2304      	movcs	r3, #4
 80008b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008b2:	69fb      	ldr	r3, [r7, #28]
 80008b4:	3304      	adds	r3, #4
 80008b6:	2b06      	cmp	r3, #6
 80008b8:	d902      	bls.n	80008c0 <NVIC_EncodePriority+0x30>
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	3b03      	subs	r3, #3
 80008be:	e000      	b.n	80008c2 <NVIC_EncodePriority+0x32>
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c4:	f04f 32ff 	mov.w	r2, #4294967295
 80008c8:	69bb      	ldr	r3, [r7, #24]
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	43da      	mvns	r2, r3
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	401a      	ands	r2, r3
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008d8:	f04f 31ff 	mov.w	r1, #4294967295
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	fa01 f303 	lsl.w	r3, r1, r3
 80008e2:	43d9      	mvns	r1, r3
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008e8:	4313      	orrs	r3, r2
         );
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3724      	adds	r7, #36	@ 0x24
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
	...

080008f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	3b01      	subs	r3, #1
 8000904:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000908:	d301      	bcc.n	800090e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800090a:	2301      	movs	r3, #1
 800090c:	e00f      	b.n	800092e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800090e:	4a0a      	ldr	r2, [pc, #40]	@ (8000938 <SysTick_Config+0x40>)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	3b01      	subs	r3, #1
 8000914:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000916:	210f      	movs	r1, #15
 8000918:	f04f 30ff 	mov.w	r0, #4294967295
 800091c:	f7ff ff8e 	bl	800083c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000920:	4b05      	ldr	r3, [pc, #20]	@ (8000938 <SysTick_Config+0x40>)
 8000922:	2200      	movs	r2, #0
 8000924:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000926:	4b04      	ldr	r3, [pc, #16]	@ (8000938 <SysTick_Config+0x40>)
 8000928:	2207      	movs	r2, #7
 800092a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800092c:	2300      	movs	r3, #0
}
 800092e:	4618      	mov	r0, r3
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	e000e010 	.word	0xe000e010

0800093c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000944:	6878      	ldr	r0, [r7, #4]
 8000946:	f7ff ff47 	bl	80007d8 <__NVIC_SetPriorityGrouping>
}
 800094a:	bf00      	nop
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	b086      	sub	sp, #24
 8000956:	af00      	add	r7, sp, #0
 8000958:	4603      	mov	r3, r0
 800095a:	60b9      	str	r1, [r7, #8]
 800095c:	607a      	str	r2, [r7, #4]
 800095e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000960:	2300      	movs	r3, #0
 8000962:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000964:	f7ff ff5c 	bl	8000820 <__NVIC_GetPriorityGrouping>
 8000968:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800096a:	687a      	ldr	r2, [r7, #4]
 800096c:	68b9      	ldr	r1, [r7, #8]
 800096e:	6978      	ldr	r0, [r7, #20]
 8000970:	f7ff ff8e 	bl	8000890 <NVIC_EncodePriority>
 8000974:	4602      	mov	r2, r0
 8000976:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800097a:	4611      	mov	r1, r2
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff ff5d 	bl	800083c <__NVIC_SetPriority>
}
 8000982:	bf00      	nop
 8000984:	3718      	adds	r7, #24
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}

0800098a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800098a:	b580      	push	{r7, lr}
 800098c:	b082      	sub	sp, #8
 800098e:	af00      	add	r7, sp, #0
 8000990:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000992:	6878      	ldr	r0, [r7, #4]
 8000994:	f7ff ffb0 	bl	80008f8 <SysTick_Config>
 8000998:	4603      	mov	r3, r0
}
 800099a:	4618      	mov	r0, r3
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
	...

080009a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b087      	sub	sp, #28
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009ae:	2300      	movs	r3, #0
 80009b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009b2:	e14e      	b.n	8000c52 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	2101      	movs	r1, #1
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	fa01 f303 	lsl.w	r3, r1, r3
 80009c0:	4013      	ands	r3, r2
 80009c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	f000 8140 	beq.w	8000c4c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	f003 0303 	and.w	r3, r3, #3
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d005      	beq.n	80009e4 <HAL_GPIO_Init+0x40>
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	f003 0303 	and.w	r3, r3, #3
 80009e0:	2b02      	cmp	r3, #2
 80009e2:	d130      	bne.n	8000a46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	689b      	ldr	r3, [r3, #8]
 80009e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	005b      	lsls	r3, r3, #1
 80009ee:	2203      	movs	r2, #3
 80009f0:	fa02 f303 	lsl.w	r3, r2, r3
 80009f4:	43db      	mvns	r3, r3
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	4013      	ands	r3, r2
 80009fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	68da      	ldr	r2, [r3, #12]
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	fa02 f303 	lsl.w	r3, r2, r3
 8000a08:	693a      	ldr	r2, [r7, #16]
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	693a      	ldr	r2, [r7, #16]
 8000a12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a22:	43db      	mvns	r3, r3
 8000a24:	693a      	ldr	r2, [r7, #16]
 8000a26:	4013      	ands	r3, r2
 8000a28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	091b      	lsrs	r3, r3, #4
 8000a30:	f003 0201 	and.w	r2, r3, #1
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	f003 0303 	and.w	r3, r3, #3
 8000a4e:	2b03      	cmp	r3, #3
 8000a50:	d017      	beq.n	8000a82 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	68db      	ldr	r3, [r3, #12]
 8000a56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	005b      	lsls	r3, r3, #1
 8000a5c:	2203      	movs	r2, #3
 8000a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a62:	43db      	mvns	r3, r3
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	4013      	ands	r3, r2
 8000a68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	689a      	ldr	r2, [r3, #8]
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	005b      	lsls	r3, r3, #1
 8000a72:	fa02 f303 	lsl.w	r3, r2, r3
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	f003 0303 	and.w	r3, r3, #3
 8000a8a:	2b02      	cmp	r3, #2
 8000a8c:	d123      	bne.n	8000ad6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	08da      	lsrs	r2, r3, #3
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	3208      	adds	r2, #8
 8000a96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	f003 0307 	and.w	r3, r3, #7
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	220f      	movs	r2, #15
 8000aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aaa:	43db      	mvns	r3, r3
 8000aac:	693a      	ldr	r2, [r7, #16]
 8000aae:	4013      	ands	r3, r2
 8000ab0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	691a      	ldr	r2, [r3, #16]
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	f003 0307 	and.w	r3, r3, #7
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	08da      	lsrs	r2, r3, #3
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	3208      	adds	r2, #8
 8000ad0:	6939      	ldr	r1, [r7, #16]
 8000ad2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	005b      	lsls	r3, r3, #1
 8000ae0:	2203      	movs	r2, #3
 8000ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae6:	43db      	mvns	r3, r3
 8000ae8:	693a      	ldr	r2, [r7, #16]
 8000aea:	4013      	ands	r3, r2
 8000aec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	f003 0203 	and.w	r2, r3, #3
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	005b      	lsls	r3, r3, #1
 8000afa:	fa02 f303 	lsl.w	r3, r2, r3
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	693a      	ldr	r2, [r7, #16]
 8000b08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	f000 809a 	beq.w	8000c4c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b18:	4b55      	ldr	r3, [pc, #340]	@ (8000c70 <HAL_GPIO_Init+0x2cc>)
 8000b1a:	699b      	ldr	r3, [r3, #24]
 8000b1c:	4a54      	ldr	r2, [pc, #336]	@ (8000c70 <HAL_GPIO_Init+0x2cc>)
 8000b1e:	f043 0301 	orr.w	r3, r3, #1
 8000b22:	6193      	str	r3, [r2, #24]
 8000b24:	4b52      	ldr	r3, [pc, #328]	@ (8000c70 <HAL_GPIO_Init+0x2cc>)
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	f003 0301 	and.w	r3, r3, #1
 8000b2c:	60bb      	str	r3, [r7, #8]
 8000b2e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b30:	4a50      	ldr	r2, [pc, #320]	@ (8000c74 <HAL_GPIO_Init+0x2d0>)
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	089b      	lsrs	r3, r3, #2
 8000b36:	3302      	adds	r3, #2
 8000b38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	f003 0303 	and.w	r3, r3, #3
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	220f      	movs	r2, #15
 8000b48:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4c:	43db      	mvns	r3, r3
 8000b4e:	693a      	ldr	r2, [r7, #16]
 8000b50:	4013      	ands	r3, r2
 8000b52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b5a:	d013      	beq.n	8000b84 <HAL_GPIO_Init+0x1e0>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	4a46      	ldr	r2, [pc, #280]	@ (8000c78 <HAL_GPIO_Init+0x2d4>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d00d      	beq.n	8000b80 <HAL_GPIO_Init+0x1dc>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	4a45      	ldr	r2, [pc, #276]	@ (8000c7c <HAL_GPIO_Init+0x2d8>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d007      	beq.n	8000b7c <HAL_GPIO_Init+0x1d8>
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4a44      	ldr	r2, [pc, #272]	@ (8000c80 <HAL_GPIO_Init+0x2dc>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d101      	bne.n	8000b78 <HAL_GPIO_Init+0x1d4>
 8000b74:	2303      	movs	r3, #3
 8000b76:	e006      	b.n	8000b86 <HAL_GPIO_Init+0x1e2>
 8000b78:	2305      	movs	r3, #5
 8000b7a:	e004      	b.n	8000b86 <HAL_GPIO_Init+0x1e2>
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	e002      	b.n	8000b86 <HAL_GPIO_Init+0x1e2>
 8000b80:	2301      	movs	r3, #1
 8000b82:	e000      	b.n	8000b86 <HAL_GPIO_Init+0x1e2>
 8000b84:	2300      	movs	r3, #0
 8000b86:	697a      	ldr	r2, [r7, #20]
 8000b88:	f002 0203 	and.w	r2, r2, #3
 8000b8c:	0092      	lsls	r2, r2, #2
 8000b8e:	4093      	lsls	r3, r2
 8000b90:	693a      	ldr	r2, [r7, #16]
 8000b92:	4313      	orrs	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b96:	4937      	ldr	r1, [pc, #220]	@ (8000c74 <HAL_GPIO_Init+0x2d0>)
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	089b      	lsrs	r3, r3, #2
 8000b9c:	3302      	adds	r3, #2
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ba4:	4b37      	ldr	r3, [pc, #220]	@ (8000c84 <HAL_GPIO_Init+0x2e0>)
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	43db      	mvns	r3, r3
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d003      	beq.n	8000bc8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000bc0:	693a      	ldr	r2, [r7, #16]
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000bc8:	4a2e      	ldr	r2, [pc, #184]	@ (8000c84 <HAL_GPIO_Init+0x2e0>)
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000bce:	4b2d      	ldr	r3, [pc, #180]	@ (8000c84 <HAL_GPIO_Init+0x2e0>)
 8000bd0:	68db      	ldr	r3, [r3, #12]
 8000bd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	43db      	mvns	r3, r3
 8000bd8:	693a      	ldr	r2, [r7, #16]
 8000bda:	4013      	ands	r3, r2
 8000bdc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d003      	beq.n	8000bf2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000bea:	693a      	ldr	r2, [r7, #16]
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000bf2:	4a24      	ldr	r2, [pc, #144]	@ (8000c84 <HAL_GPIO_Init+0x2e0>)
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000bf8:	4b22      	ldr	r3, [pc, #136]	@ (8000c84 <HAL_GPIO_Init+0x2e0>)
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	43db      	mvns	r3, r3
 8000c02:	693a      	ldr	r2, [r7, #16]
 8000c04:	4013      	ands	r3, r2
 8000c06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d003      	beq.n	8000c1c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000c14:	693a      	ldr	r2, [r7, #16]
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c1c:	4a19      	ldr	r2, [pc, #100]	@ (8000c84 <HAL_GPIO_Init+0x2e0>)
 8000c1e:	693b      	ldr	r3, [r7, #16]
 8000c20:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c22:	4b18      	ldr	r3, [pc, #96]	@ (8000c84 <HAL_GPIO_Init+0x2e0>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	43db      	mvns	r3, r3
 8000c2c:	693a      	ldr	r2, [r7, #16]
 8000c2e:	4013      	ands	r3, r2
 8000c30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d003      	beq.n	8000c46 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000c3e:	693a      	ldr	r2, [r7, #16]
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	4313      	orrs	r3, r2
 8000c44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c46:	4a0f      	ldr	r2, [pc, #60]	@ (8000c84 <HAL_GPIO_Init+0x2e0>)
 8000c48:	693b      	ldr	r3, [r7, #16]
 8000c4a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	fa22 f303 	lsr.w	r3, r2, r3
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	f47f aea9 	bne.w	80009b4 <HAL_GPIO_Init+0x10>
  }
}
 8000c62:	bf00      	nop
 8000c64:	bf00      	nop
 8000c66:	371c      	adds	r7, #28
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr
 8000c70:	40021000 	.word	0x40021000
 8000c74:	40010000 	.word	0x40010000
 8000c78:	48000400 	.word	0x48000400
 8000c7c:	48000800 	.word	0x48000800
 8000c80:	48000c00 	.word	0x48000c00
 8000c84:	40010400 	.word	0x40010400

08000c88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c98:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c9e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d102      	bne.n	8000cae <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	f001 b823 	b.w	8001cf4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000cb2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	f000 817d 	beq.w	8000fbe <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000cc4:	4bbc      	ldr	r3, [pc, #752]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f003 030c 	and.w	r3, r3, #12
 8000ccc:	2b04      	cmp	r3, #4
 8000cce:	d00c      	beq.n	8000cea <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cd0:	4bb9      	ldr	r3, [pc, #740]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f003 030c 	and.w	r3, r3, #12
 8000cd8:	2b08      	cmp	r3, #8
 8000cda:	d15c      	bne.n	8000d96 <HAL_RCC_OscConfig+0x10e>
 8000cdc:	4bb6      	ldr	r3, [pc, #728]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ce8:	d155      	bne.n	8000d96 <HAL_RCC_OscConfig+0x10e>
 8000cea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000cee:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cf2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000cf6:	fa93 f3a3 	rbit	r3, r3
 8000cfa:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000cfe:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d02:	fab3 f383 	clz	r3, r3
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	095b      	lsrs	r3, r3, #5
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d102      	bne.n	8000d1c <HAL_RCC_OscConfig+0x94>
 8000d16:	4ba8      	ldr	r3, [pc, #672]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	e015      	b.n	8000d48 <HAL_RCC_OscConfig+0xc0>
 8000d1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d20:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d24:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000d28:	fa93 f3a3 	rbit	r3, r3
 8000d2c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000d30:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d34:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000d38:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000d3c:	fa93 f3a3 	rbit	r3, r3
 8000d40:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000d44:	4b9c      	ldr	r3, [pc, #624]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d48:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d4c:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000d50:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000d54:	fa92 f2a2 	rbit	r2, r2
 8000d58:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000d5c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	b2d2      	uxtb	r2, r2
 8000d66:	f042 0220 	orr.w	r2, r2, #32
 8000d6a:	b2d2      	uxtb	r2, r2
 8000d6c:	f002 021f 	and.w	r2, r2, #31
 8000d70:	2101      	movs	r1, #1
 8000d72:	fa01 f202 	lsl.w	r2, r1, r2
 8000d76:	4013      	ands	r3, r2
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	f000 811f 	beq.w	8000fbc <HAL_RCC_OscConfig+0x334>
 8000d7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	f040 8116 	bne.w	8000fbc <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000d90:	2301      	movs	r3, #1
 8000d92:	f000 bfaf 	b.w	8001cf4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000da6:	d106      	bne.n	8000db6 <HAL_RCC_OscConfig+0x12e>
 8000da8:	4b83      	ldr	r3, [pc, #524]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a82      	ldr	r2, [pc, #520]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000dae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000db2:	6013      	str	r3, [r2, #0]
 8000db4:	e036      	b.n	8000e24 <HAL_RCC_OscConfig+0x19c>
 8000db6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000dba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d10c      	bne.n	8000de0 <HAL_RCC_OscConfig+0x158>
 8000dc6:	4b7c      	ldr	r3, [pc, #496]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a7b      	ldr	r2, [pc, #492]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000dcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000dd0:	6013      	str	r3, [r2, #0]
 8000dd2:	4b79      	ldr	r3, [pc, #484]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4a78      	ldr	r2, [pc, #480]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000dd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ddc:	6013      	str	r3, [r2, #0]
 8000dde:	e021      	b.n	8000e24 <HAL_RCC_OscConfig+0x19c>
 8000de0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000de4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000df0:	d10c      	bne.n	8000e0c <HAL_RCC_OscConfig+0x184>
 8000df2:	4b71      	ldr	r3, [pc, #452]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a70      	ldr	r2, [pc, #448]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000df8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000dfc:	6013      	str	r3, [r2, #0]
 8000dfe:	4b6e      	ldr	r3, [pc, #440]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a6d      	ldr	r2, [pc, #436]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e08:	6013      	str	r3, [r2, #0]
 8000e0a:	e00b      	b.n	8000e24 <HAL_RCC_OscConfig+0x19c>
 8000e0c:	4b6a      	ldr	r3, [pc, #424]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a69      	ldr	r2, [pc, #420]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000e12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e16:	6013      	str	r3, [r2, #0]
 8000e18:	4b67      	ldr	r3, [pc, #412]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a66      	ldr	r2, [pc, #408]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000e1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e22:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e24:	4b64      	ldr	r3, [pc, #400]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e28:	f023 020f 	bic.w	r2, r3, #15
 8000e2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e30:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	495f      	ldr	r1, [pc, #380]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e42:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d059      	beq.n	8000f02 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e4e:	f7ff fcb7 	bl	80007c0 <HAL_GetTick>
 8000e52:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e56:	e00a      	b.n	8000e6e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e58:	f7ff fcb2 	bl	80007c0 <HAL_GetTick>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000e62:	1ad3      	subs	r3, r2, r3
 8000e64:	2b64      	cmp	r3, #100	@ 0x64
 8000e66:	d902      	bls.n	8000e6e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000e68:	2303      	movs	r3, #3
 8000e6a:	f000 bf43 	b.w	8001cf4 <HAL_RCC_OscConfig+0x106c>
 8000e6e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e72:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e76:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000e7a:	fa93 f3a3 	rbit	r3, r3
 8000e7e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8000e82:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e86:	fab3 f383 	clz	r3, r3
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	095b      	lsrs	r3, r3, #5
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	f043 0301 	orr.w	r3, r3, #1
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d102      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x218>
 8000e9a:	4b47      	ldr	r3, [pc, #284]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	e015      	b.n	8000ecc <HAL_RCC_OscConfig+0x244>
 8000ea0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ea4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8000eac:	fa93 f3a3 	rbit	r3, r3
 8000eb0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000eb4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000eb8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000ebc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000ec0:	fa93 f3a3 	rbit	r3, r3
 8000ec4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000ec8:	4b3b      	ldr	r3, [pc, #236]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ecc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000ed0:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8000ed4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000ed8:	fa92 f2a2 	rbit	r2, r2
 8000edc:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8000ee0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8000ee4:	fab2 f282 	clz	r2, r2
 8000ee8:	b2d2      	uxtb	r2, r2
 8000eea:	f042 0220 	orr.w	r2, r2, #32
 8000eee:	b2d2      	uxtb	r2, r2
 8000ef0:	f002 021f 	and.w	r2, r2, #31
 8000ef4:	2101      	movs	r1, #1
 8000ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8000efa:	4013      	ands	r3, r2
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d0ab      	beq.n	8000e58 <HAL_RCC_OscConfig+0x1d0>
 8000f00:	e05d      	b.n	8000fbe <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f02:	f7ff fc5d 	bl	80007c0 <HAL_GetTick>
 8000f06:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f0a:	e00a      	b.n	8000f22 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f0c:	f7ff fc58 	bl	80007c0 <HAL_GetTick>
 8000f10:	4602      	mov	r2, r0
 8000f12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	2b64      	cmp	r3, #100	@ 0x64
 8000f1a:	d902      	bls.n	8000f22 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	f000 bee9 	b.w	8001cf4 <HAL_RCC_OscConfig+0x106c>
 8000f22:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f26:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f2a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000f2e:	fa93 f3a3 	rbit	r3, r3
 8000f32:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8000f36:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f3a:	fab3 f383 	clz	r3, r3
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	095b      	lsrs	r3, r3, #5
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d102      	bne.n	8000f54 <HAL_RCC_OscConfig+0x2cc>
 8000f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	e015      	b.n	8000f80 <HAL_RCC_OscConfig+0x2f8>
 8000f54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f58:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000f60:	fa93 f3a3 	rbit	r3, r3
 8000f64:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000f68:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f6c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000f70:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000f74:	fa93 f3a3 	rbit	r3, r3
 8000f78:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb8 <HAL_RCC_OscConfig+0x330>)
 8000f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f80:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f84:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8000f88:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000f8c:	fa92 f2a2 	rbit	r2, r2
 8000f90:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8000f94:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8000f98:	fab2 f282 	clz	r2, r2
 8000f9c:	b2d2      	uxtb	r2, r2
 8000f9e:	f042 0220 	orr.w	r2, r2, #32
 8000fa2:	b2d2      	uxtb	r2, r2
 8000fa4:	f002 021f 	and.w	r2, r2, #31
 8000fa8:	2101      	movs	r1, #1
 8000faa:	fa01 f202 	lsl.w	r2, r1, r2
 8000fae:	4013      	ands	r3, r2
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d1ab      	bne.n	8000f0c <HAL_RCC_OscConfig+0x284>
 8000fb4:	e003      	b.n	8000fbe <HAL_RCC_OscConfig+0x336>
 8000fb6:	bf00      	nop
 8000fb8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000fc2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f003 0302 	and.w	r3, r3, #2
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	f000 817d 	beq.w	80012ce <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000fd4:	4ba6      	ldr	r3, [pc, #664]	@ (8001270 <HAL_RCC_OscConfig+0x5e8>)
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f003 030c 	and.w	r3, r3, #12
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d00b      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000fe0:	4ba3      	ldr	r3, [pc, #652]	@ (8001270 <HAL_RCC_OscConfig+0x5e8>)
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f003 030c 	and.w	r3, r3, #12
 8000fe8:	2b08      	cmp	r3, #8
 8000fea:	d172      	bne.n	80010d2 <HAL_RCC_OscConfig+0x44a>
 8000fec:	4ba0      	ldr	r3, [pc, #640]	@ (8001270 <HAL_RCC_OscConfig+0x5e8>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d16c      	bne.n	80010d2 <HAL_RCC_OscConfig+0x44a>
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffe:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001002:	fa93 f3a3 	rbit	r3, r3
 8001006:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800100a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800100e:	fab3 f383 	clz	r3, r3
 8001012:	b2db      	uxtb	r3, r3
 8001014:	095b      	lsrs	r3, r3, #5
 8001016:	b2db      	uxtb	r3, r3
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	b2db      	uxtb	r3, r3
 800101e:	2b01      	cmp	r3, #1
 8001020:	d102      	bne.n	8001028 <HAL_RCC_OscConfig+0x3a0>
 8001022:	4b93      	ldr	r3, [pc, #588]	@ (8001270 <HAL_RCC_OscConfig+0x5e8>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	e013      	b.n	8001050 <HAL_RCC_OscConfig+0x3c8>
 8001028:	2302      	movs	r3, #2
 800102a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800102e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001032:	fa93 f3a3 	rbit	r3, r3
 8001036:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800103a:	2302      	movs	r3, #2
 800103c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001040:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001044:	fa93 f3a3 	rbit	r3, r3
 8001048:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800104c:	4b88      	ldr	r3, [pc, #544]	@ (8001270 <HAL_RCC_OscConfig+0x5e8>)
 800104e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001050:	2202      	movs	r2, #2
 8001052:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001056:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800105a:	fa92 f2a2 	rbit	r2, r2
 800105e:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001062:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001066:	fab2 f282 	clz	r2, r2
 800106a:	b2d2      	uxtb	r2, r2
 800106c:	f042 0220 	orr.w	r2, r2, #32
 8001070:	b2d2      	uxtb	r2, r2
 8001072:	f002 021f 	and.w	r2, r2, #31
 8001076:	2101      	movs	r1, #1
 8001078:	fa01 f202 	lsl.w	r2, r1, r2
 800107c:	4013      	ands	r3, r2
 800107e:	2b00      	cmp	r3, #0
 8001080:	d00a      	beq.n	8001098 <HAL_RCC_OscConfig+0x410>
 8001082:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001086:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	691b      	ldr	r3, [r3, #16]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d002      	beq.n	8001098 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
 8001094:	f000 be2e 	b.w	8001cf4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001098:	4b75      	ldr	r3, [pc, #468]	@ (8001270 <HAL_RCC_OscConfig+0x5e8>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80010a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	695b      	ldr	r3, [r3, #20]
 80010ac:	21f8      	movs	r1, #248	@ 0xf8
 80010ae:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b2:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80010b6:	fa91 f1a1 	rbit	r1, r1
 80010ba:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80010be:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80010c2:	fab1 f181 	clz	r1, r1
 80010c6:	b2c9      	uxtb	r1, r1
 80010c8:	408b      	lsls	r3, r1
 80010ca:	4969      	ldr	r1, [pc, #420]	@ (8001270 <HAL_RCC_OscConfig+0x5e8>)
 80010cc:	4313      	orrs	r3, r2
 80010ce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010d0:	e0fd      	b.n	80012ce <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	691b      	ldr	r3, [r3, #16]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	f000 8088 	beq.w	80011f4 <HAL_RCC_OscConfig+0x56c>
 80010e4:	2301      	movs	r3, #1
 80010e6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ea:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80010ee:	fa93 f3a3 	rbit	r3, r3
 80010f2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80010f6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010fa:	fab3 f383 	clz	r3, r3
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001104:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	461a      	mov	r2, r3
 800110c:	2301      	movs	r3, #1
 800110e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001110:	f7ff fb56 	bl	80007c0 <HAL_GetTick>
 8001114:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001118:	e00a      	b.n	8001130 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800111a:	f7ff fb51 	bl	80007c0 <HAL_GetTick>
 800111e:	4602      	mov	r2, r0
 8001120:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	2b02      	cmp	r3, #2
 8001128:	d902      	bls.n	8001130 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800112a:	2303      	movs	r3, #3
 800112c:	f000 bde2 	b.w	8001cf4 <HAL_RCC_OscConfig+0x106c>
 8001130:	2302      	movs	r3, #2
 8001132:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001136:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800113a:	fa93 f3a3 	rbit	r3, r3
 800113e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001142:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001146:	fab3 f383 	clz	r3, r3
 800114a:	b2db      	uxtb	r3, r3
 800114c:	095b      	lsrs	r3, r3, #5
 800114e:	b2db      	uxtb	r3, r3
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	b2db      	uxtb	r3, r3
 8001156:	2b01      	cmp	r3, #1
 8001158:	d102      	bne.n	8001160 <HAL_RCC_OscConfig+0x4d8>
 800115a:	4b45      	ldr	r3, [pc, #276]	@ (8001270 <HAL_RCC_OscConfig+0x5e8>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	e013      	b.n	8001188 <HAL_RCC_OscConfig+0x500>
 8001160:	2302      	movs	r3, #2
 8001162:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001166:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800116a:	fa93 f3a3 	rbit	r3, r3
 800116e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001172:	2302      	movs	r3, #2
 8001174:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001178:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800117c:	fa93 f3a3 	rbit	r3, r3
 8001180:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001184:	4b3a      	ldr	r3, [pc, #232]	@ (8001270 <HAL_RCC_OscConfig+0x5e8>)
 8001186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001188:	2202      	movs	r2, #2
 800118a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800118e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001192:	fa92 f2a2 	rbit	r2, r2
 8001196:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800119a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800119e:	fab2 f282 	clz	r2, r2
 80011a2:	b2d2      	uxtb	r2, r2
 80011a4:	f042 0220 	orr.w	r2, r2, #32
 80011a8:	b2d2      	uxtb	r2, r2
 80011aa:	f002 021f 	and.w	r2, r2, #31
 80011ae:	2101      	movs	r1, #1
 80011b0:	fa01 f202 	lsl.w	r2, r1, r2
 80011b4:	4013      	ands	r3, r2
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d0af      	beq.n	800111a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001270 <HAL_RCC_OscConfig+0x5e8>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011c6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	695b      	ldr	r3, [r3, #20]
 80011ce:	21f8      	movs	r1, #248	@ 0xf8
 80011d0:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d4:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80011d8:	fa91 f1a1 	rbit	r1, r1
 80011dc:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80011e0:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80011e4:	fab1 f181 	clz	r1, r1
 80011e8:	b2c9      	uxtb	r1, r1
 80011ea:	408b      	lsls	r3, r1
 80011ec:	4920      	ldr	r1, [pc, #128]	@ (8001270 <HAL_RCC_OscConfig+0x5e8>)
 80011ee:	4313      	orrs	r3, r2
 80011f0:	600b      	str	r3, [r1, #0]
 80011f2:	e06c      	b.n	80012ce <HAL_RCC_OscConfig+0x646>
 80011f4:	2301      	movs	r3, #1
 80011f6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011fa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80011fe:	fa93 f3a3 	rbit	r3, r3
 8001202:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001206:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800120a:	fab3 f383 	clz	r3, r3
 800120e:	b2db      	uxtb	r3, r3
 8001210:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001214:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	461a      	mov	r2, r3
 800121c:	2300      	movs	r3, #0
 800121e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001220:	f7ff face 	bl	80007c0 <HAL_GetTick>
 8001224:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001228:	e00a      	b.n	8001240 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800122a:	f7ff fac9 	bl	80007c0 <HAL_GetTick>
 800122e:	4602      	mov	r2, r0
 8001230:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b02      	cmp	r3, #2
 8001238:	d902      	bls.n	8001240 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	f000 bd5a 	b.w	8001cf4 <HAL_RCC_OscConfig+0x106c>
 8001240:	2302      	movs	r3, #2
 8001242:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001246:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800124a:	fa93 f3a3 	rbit	r3, r3
 800124e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8001252:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001256:	fab3 f383 	clz	r3, r3
 800125a:	b2db      	uxtb	r3, r3
 800125c:	095b      	lsrs	r3, r3, #5
 800125e:	b2db      	uxtb	r3, r3
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	b2db      	uxtb	r3, r3
 8001266:	2b01      	cmp	r3, #1
 8001268:	d104      	bne.n	8001274 <HAL_RCC_OscConfig+0x5ec>
 800126a:	4b01      	ldr	r3, [pc, #4]	@ (8001270 <HAL_RCC_OscConfig+0x5e8>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	e015      	b.n	800129c <HAL_RCC_OscConfig+0x614>
 8001270:	40021000 	.word	0x40021000
 8001274:	2302      	movs	r3, #2
 8001276:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800127a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800127e:	fa93 f3a3 	rbit	r3, r3
 8001282:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001286:	2302      	movs	r3, #2
 8001288:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800128c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001290:	fa93 f3a3 	rbit	r3, r3
 8001294:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001298:	4bc8      	ldr	r3, [pc, #800]	@ (80015bc <HAL_RCC_OscConfig+0x934>)
 800129a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800129c:	2202      	movs	r2, #2
 800129e:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80012a2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80012a6:	fa92 f2a2 	rbit	r2, r2
 80012aa:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80012ae:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80012b2:	fab2 f282 	clz	r2, r2
 80012b6:	b2d2      	uxtb	r2, r2
 80012b8:	f042 0220 	orr.w	r2, r2, #32
 80012bc:	b2d2      	uxtb	r2, r2
 80012be:	f002 021f 	and.w	r2, r2, #31
 80012c2:	2101      	movs	r1, #1
 80012c4:	fa01 f202 	lsl.w	r2, r1, r2
 80012c8:	4013      	ands	r3, r2
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d1ad      	bne.n	800122a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0308 	and.w	r3, r3, #8
 80012de:	2b00      	cmp	r3, #0
 80012e0:	f000 8110 	beq.w	8001504 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d079      	beq.n	80013e8 <HAL_RCC_OscConfig+0x760>
 80012f4:	2301      	movs	r3, #1
 80012f6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012fa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80012fe:	fa93 f3a3 	rbit	r3, r3
 8001302:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001306:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800130a:	fab3 f383 	clz	r3, r3
 800130e:	b2db      	uxtb	r3, r3
 8001310:	461a      	mov	r2, r3
 8001312:	4bab      	ldr	r3, [pc, #684]	@ (80015c0 <HAL_RCC_OscConfig+0x938>)
 8001314:	4413      	add	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	461a      	mov	r2, r3
 800131a:	2301      	movs	r3, #1
 800131c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800131e:	f7ff fa4f 	bl	80007c0 <HAL_GetTick>
 8001322:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001326:	e00a      	b.n	800133e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001328:	f7ff fa4a 	bl	80007c0 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b02      	cmp	r3, #2
 8001336:	d902      	bls.n	800133e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	f000 bcdb 	b.w	8001cf4 <HAL_RCC_OscConfig+0x106c>
 800133e:	2302      	movs	r3, #2
 8001340:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001344:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001348:	fa93 f3a3 	rbit	r3, r3
 800134c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001350:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001354:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001358:	2202      	movs	r2, #2
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001360:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	fa93 f2a3 	rbit	r2, r3
 800136a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800136e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001378:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800137c:	2202      	movs	r2, #2
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001384:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	fa93 f2a3 	rbit	r2, r3
 800138e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001392:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001396:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001398:	4b88      	ldr	r3, [pc, #544]	@ (80015bc <HAL_RCC_OscConfig+0x934>)
 800139a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800139c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013a0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80013a4:	2102      	movs	r1, #2
 80013a6:	6019      	str	r1, [r3, #0]
 80013a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013ac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	fa93 f1a3 	rbit	r1, r3
 80013b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013ba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80013be:	6019      	str	r1, [r3, #0]
  return result;
 80013c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013c4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	fab3 f383 	clz	r3, r3
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	f003 031f 	and.w	r3, r3, #31
 80013da:	2101      	movs	r1, #1
 80013dc:	fa01 f303 	lsl.w	r3, r1, r3
 80013e0:	4013      	ands	r3, r2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d0a0      	beq.n	8001328 <HAL_RCC_OscConfig+0x6a0>
 80013e6:	e08d      	b.n	8001504 <HAL_RCC_OscConfig+0x87c>
 80013e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013ec:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013f0:	2201      	movs	r2, #1
 80013f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013f8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	fa93 f2a3 	rbit	r2, r3
 8001402:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001406:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800140a:	601a      	str	r2, [r3, #0]
  return result;
 800140c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001410:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001414:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001416:	fab3 f383 	clz	r3, r3
 800141a:	b2db      	uxtb	r3, r3
 800141c:	461a      	mov	r2, r3
 800141e:	4b68      	ldr	r3, [pc, #416]	@ (80015c0 <HAL_RCC_OscConfig+0x938>)
 8001420:	4413      	add	r3, r2
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	461a      	mov	r2, r3
 8001426:	2300      	movs	r3, #0
 8001428:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800142a:	f7ff f9c9 	bl	80007c0 <HAL_GetTick>
 800142e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001432:	e00a      	b.n	800144a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001434:	f7ff f9c4 	bl	80007c0 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	2b02      	cmp	r3, #2
 8001442:	d902      	bls.n	800144a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	f000 bc55 	b.w	8001cf4 <HAL_RCC_OscConfig+0x106c>
 800144a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800144e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001452:	2202      	movs	r2, #2
 8001454:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001456:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800145a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	fa93 f2a3 	rbit	r2, r3
 8001464:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001468:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001472:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001476:	2202      	movs	r2, #2
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800147e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	fa93 f2a3 	rbit	r2, r3
 8001488:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800148c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001496:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800149a:	2202      	movs	r2, #2
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014a2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	fa93 f2a3 	rbit	r2, r3
 80014ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014b0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80014b4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014b6:	4b41      	ldr	r3, [pc, #260]	@ (80015bc <HAL_RCC_OscConfig+0x934>)
 80014b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014be:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80014c2:	2102      	movs	r1, #2
 80014c4:	6019      	str	r1, [r3, #0]
 80014c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ca:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	fa93 f1a3 	rbit	r1, r3
 80014d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014d8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80014dc:	6019      	str	r1, [r3, #0]
  return result;
 80014de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014e2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	fab3 f383 	clz	r3, r3
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	f003 031f 	and.w	r3, r3, #31
 80014f8:	2101      	movs	r1, #1
 80014fa:	fa01 f303 	lsl.w	r3, r1, r3
 80014fe:	4013      	ands	r3, r2
 8001500:	2b00      	cmp	r3, #0
 8001502:	d197      	bne.n	8001434 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001504:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001508:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	2b00      	cmp	r3, #0
 8001516:	f000 81a1 	beq.w	800185c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800151a:	2300      	movs	r3, #0
 800151c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001520:	4b26      	ldr	r3, [pc, #152]	@ (80015bc <HAL_RCC_OscConfig+0x934>)
 8001522:	69db      	ldr	r3, [r3, #28]
 8001524:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001528:	2b00      	cmp	r3, #0
 800152a:	d116      	bne.n	800155a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800152c:	4b23      	ldr	r3, [pc, #140]	@ (80015bc <HAL_RCC_OscConfig+0x934>)
 800152e:	69db      	ldr	r3, [r3, #28]
 8001530:	4a22      	ldr	r2, [pc, #136]	@ (80015bc <HAL_RCC_OscConfig+0x934>)
 8001532:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001536:	61d3      	str	r3, [r2, #28]
 8001538:	4b20      	ldr	r3, [pc, #128]	@ (80015bc <HAL_RCC_OscConfig+0x934>)
 800153a:	69db      	ldr	r3, [r3, #28]
 800153c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001540:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001544:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800154e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001552:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001554:	2301      	movs	r3, #1
 8001556:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800155a:	4b1a      	ldr	r3, [pc, #104]	@ (80015c4 <HAL_RCC_OscConfig+0x93c>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001562:	2b00      	cmp	r3, #0
 8001564:	d11a      	bne.n	800159c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001566:	4b17      	ldr	r3, [pc, #92]	@ (80015c4 <HAL_RCC_OscConfig+0x93c>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a16      	ldr	r2, [pc, #88]	@ (80015c4 <HAL_RCC_OscConfig+0x93c>)
 800156c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001570:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001572:	f7ff f925 	bl	80007c0 <HAL_GetTick>
 8001576:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800157a:	e009      	b.n	8001590 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800157c:	f7ff f920 	bl	80007c0 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	2b64      	cmp	r3, #100	@ 0x64
 800158a:	d901      	bls.n	8001590 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800158c:	2303      	movs	r3, #3
 800158e:	e3b1      	b.n	8001cf4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001590:	4b0c      	ldr	r3, [pc, #48]	@ (80015c4 <HAL_RCC_OscConfig+0x93c>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001598:	2b00      	cmp	r3, #0
 800159a:	d0ef      	beq.n	800157c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800159c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d10d      	bne.n	80015c8 <HAL_RCC_OscConfig+0x940>
 80015ac:	4b03      	ldr	r3, [pc, #12]	@ (80015bc <HAL_RCC_OscConfig+0x934>)
 80015ae:	6a1b      	ldr	r3, [r3, #32]
 80015b0:	4a02      	ldr	r2, [pc, #8]	@ (80015bc <HAL_RCC_OscConfig+0x934>)
 80015b2:	f043 0301 	orr.w	r3, r3, #1
 80015b6:	6213      	str	r3, [r2, #32]
 80015b8:	e03c      	b.n	8001634 <HAL_RCC_OscConfig+0x9ac>
 80015ba:	bf00      	nop
 80015bc:	40021000 	.word	0x40021000
 80015c0:	10908120 	.word	0x10908120
 80015c4:	40007000 	.word	0x40007000
 80015c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d10c      	bne.n	80015f2 <HAL_RCC_OscConfig+0x96a>
 80015d8:	4bc1      	ldr	r3, [pc, #772]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 80015da:	6a1b      	ldr	r3, [r3, #32]
 80015dc:	4ac0      	ldr	r2, [pc, #768]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 80015de:	f023 0301 	bic.w	r3, r3, #1
 80015e2:	6213      	str	r3, [r2, #32]
 80015e4:	4bbe      	ldr	r3, [pc, #760]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 80015e6:	6a1b      	ldr	r3, [r3, #32]
 80015e8:	4abd      	ldr	r2, [pc, #756]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 80015ea:	f023 0304 	bic.w	r3, r3, #4
 80015ee:	6213      	str	r3, [r2, #32]
 80015f0:	e020      	b.n	8001634 <HAL_RCC_OscConfig+0x9ac>
 80015f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	68db      	ldr	r3, [r3, #12]
 80015fe:	2b05      	cmp	r3, #5
 8001600:	d10c      	bne.n	800161c <HAL_RCC_OscConfig+0x994>
 8001602:	4bb7      	ldr	r3, [pc, #732]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 8001604:	6a1b      	ldr	r3, [r3, #32]
 8001606:	4ab6      	ldr	r2, [pc, #728]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 8001608:	f043 0304 	orr.w	r3, r3, #4
 800160c:	6213      	str	r3, [r2, #32]
 800160e:	4bb4      	ldr	r3, [pc, #720]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 8001610:	6a1b      	ldr	r3, [r3, #32]
 8001612:	4ab3      	ldr	r2, [pc, #716]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 8001614:	f043 0301 	orr.w	r3, r3, #1
 8001618:	6213      	str	r3, [r2, #32]
 800161a:	e00b      	b.n	8001634 <HAL_RCC_OscConfig+0x9ac>
 800161c:	4bb0      	ldr	r3, [pc, #704]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	4aaf      	ldr	r2, [pc, #700]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 8001622:	f023 0301 	bic.w	r3, r3, #1
 8001626:	6213      	str	r3, [r2, #32]
 8001628:	4bad      	ldr	r3, [pc, #692]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 800162a:	6a1b      	ldr	r3, [r3, #32]
 800162c:	4aac      	ldr	r2, [pc, #688]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 800162e:	f023 0304 	bic.w	r3, r3, #4
 8001632:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001634:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001638:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	2b00      	cmp	r3, #0
 8001642:	f000 8081 	beq.w	8001748 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001646:	f7ff f8bb 	bl	80007c0 <HAL_GetTick>
 800164a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800164e:	e00b      	b.n	8001668 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001650:	f7ff f8b6 	bl	80007c0 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001660:	4293      	cmp	r3, r2
 8001662:	d901      	bls.n	8001668 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	e345      	b.n	8001cf4 <HAL_RCC_OscConfig+0x106c>
 8001668:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800166c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001670:	2202      	movs	r2, #2
 8001672:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001674:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001678:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	fa93 f2a3 	rbit	r2, r3
 8001682:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001686:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001690:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001694:	2202      	movs	r2, #2
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800169c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	fa93 f2a3 	rbit	r2, r3
 80016a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016aa:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80016ae:	601a      	str	r2, [r3, #0]
  return result;
 80016b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016b4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80016b8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016ba:	fab3 f383 	clz	r3, r3
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	095b      	lsrs	r3, r3, #5
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	f043 0302 	orr.w	r3, r3, #2
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d102      	bne.n	80016d4 <HAL_RCC_OscConfig+0xa4c>
 80016ce:	4b84      	ldr	r3, [pc, #528]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 80016d0:	6a1b      	ldr	r3, [r3, #32]
 80016d2:	e013      	b.n	80016fc <HAL_RCC_OscConfig+0xa74>
 80016d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016d8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80016dc:	2202      	movs	r2, #2
 80016de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016e4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	fa93 f2a3 	rbit	r2, r3
 80016ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016f2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	4b79      	ldr	r3, [pc, #484]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 80016fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001700:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001704:	2102      	movs	r1, #2
 8001706:	6011      	str	r1, [r2, #0]
 8001708:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800170c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001710:	6812      	ldr	r2, [r2, #0]
 8001712:	fa92 f1a2 	rbit	r1, r2
 8001716:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800171a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800171e:	6011      	str	r1, [r2, #0]
  return result;
 8001720:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001724:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001728:	6812      	ldr	r2, [r2, #0]
 800172a:	fab2 f282 	clz	r2, r2
 800172e:	b2d2      	uxtb	r2, r2
 8001730:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001734:	b2d2      	uxtb	r2, r2
 8001736:	f002 021f 	and.w	r2, r2, #31
 800173a:	2101      	movs	r1, #1
 800173c:	fa01 f202 	lsl.w	r2, r1, r2
 8001740:	4013      	ands	r3, r2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d084      	beq.n	8001650 <HAL_RCC_OscConfig+0x9c8>
 8001746:	e07f      	b.n	8001848 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001748:	f7ff f83a 	bl	80007c0 <HAL_GetTick>
 800174c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001750:	e00b      	b.n	800176a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001752:	f7ff f835 	bl	80007c0 <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001762:	4293      	cmp	r3, r2
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e2c4      	b.n	8001cf4 <HAL_RCC_OscConfig+0x106c>
 800176a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800176e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001772:	2202      	movs	r2, #2
 8001774:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001776:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800177a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	fa93 f2a3 	rbit	r2, r3
 8001784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001788:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001792:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001796:	2202      	movs	r2, #2
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800179e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	fa93 f2a3 	rbit	r2, r3
 80017a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ac:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80017b0:	601a      	str	r2, [r3, #0]
  return result;
 80017b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017b6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80017ba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017bc:	fab3 f383 	clz	r3, r3
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	095b      	lsrs	r3, r3, #5
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	f043 0302 	orr.w	r3, r3, #2
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d102      	bne.n	80017d6 <HAL_RCC_OscConfig+0xb4e>
 80017d0:	4b43      	ldr	r3, [pc, #268]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 80017d2:	6a1b      	ldr	r3, [r3, #32]
 80017d4:	e013      	b.n	80017fe <HAL_RCC_OscConfig+0xb76>
 80017d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017da:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80017de:	2202      	movs	r2, #2
 80017e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	fa93 f2a3 	rbit	r2, r3
 80017f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017f4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	4b39      	ldr	r3, [pc, #228]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 80017fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017fe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001802:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001806:	2102      	movs	r1, #2
 8001808:	6011      	str	r1, [r2, #0]
 800180a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800180e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001812:	6812      	ldr	r2, [r2, #0]
 8001814:	fa92 f1a2 	rbit	r1, r2
 8001818:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800181c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001820:	6011      	str	r1, [r2, #0]
  return result;
 8001822:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001826:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800182a:	6812      	ldr	r2, [r2, #0]
 800182c:	fab2 f282 	clz	r2, r2
 8001830:	b2d2      	uxtb	r2, r2
 8001832:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001836:	b2d2      	uxtb	r2, r2
 8001838:	f002 021f 	and.w	r2, r2, #31
 800183c:	2101      	movs	r1, #1
 800183e:	fa01 f202 	lsl.w	r2, r1, r2
 8001842:	4013      	ands	r3, r2
 8001844:	2b00      	cmp	r3, #0
 8001846:	d184      	bne.n	8001752 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001848:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800184c:	2b01      	cmp	r3, #1
 800184e:	d105      	bne.n	800185c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001850:	4b23      	ldr	r3, [pc, #140]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 8001852:	69db      	ldr	r3, [r3, #28]
 8001854:	4a22      	ldr	r2, [pc, #136]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 8001856:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800185a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800185c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001860:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	69db      	ldr	r3, [r3, #28]
 8001868:	2b00      	cmp	r3, #0
 800186a:	f000 8242 	beq.w	8001cf2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800186e:	4b1c      	ldr	r3, [pc, #112]	@ (80018e0 <HAL_RCC_OscConfig+0xc58>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f003 030c 	and.w	r3, r3, #12
 8001876:	2b08      	cmp	r3, #8
 8001878:	f000 8213 	beq.w	8001ca2 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800187c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001880:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	69db      	ldr	r3, [r3, #28]
 8001888:	2b02      	cmp	r3, #2
 800188a:	f040 8162 	bne.w	8001b52 <HAL_RCC_OscConfig+0xeca>
 800188e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001892:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001896:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800189a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800189c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018a0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	fa93 f2a3 	rbit	r2, r3
 80018aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ae:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80018b2:	601a      	str	r2, [r3, #0]
  return result;
 80018b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018b8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80018bc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018be:	fab3 f383 	clz	r3, r3
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80018c8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	461a      	mov	r2, r3
 80018d0:	2300      	movs	r3, #0
 80018d2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d4:	f7fe ff74 	bl	80007c0 <HAL_GetTick>
 80018d8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018dc:	e00c      	b.n	80018f8 <HAL_RCC_OscConfig+0xc70>
 80018de:	bf00      	nop
 80018e0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018e4:	f7fe ff6c 	bl	80007c0 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e1fd      	b.n	8001cf4 <HAL_RCC_OscConfig+0x106c>
 80018f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018fc:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001900:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001904:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001906:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800190a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	fa93 f2a3 	rbit	r2, r3
 8001914:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001918:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800191c:	601a      	str	r2, [r3, #0]
  return result;
 800191e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001922:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001926:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001928:	fab3 f383 	clz	r3, r3
 800192c:	b2db      	uxtb	r3, r3
 800192e:	095b      	lsrs	r3, r3, #5
 8001930:	b2db      	uxtb	r3, r3
 8001932:	f043 0301 	orr.w	r3, r3, #1
 8001936:	b2db      	uxtb	r3, r3
 8001938:	2b01      	cmp	r3, #1
 800193a:	d102      	bne.n	8001942 <HAL_RCC_OscConfig+0xcba>
 800193c:	4bb0      	ldr	r3, [pc, #704]	@ (8001c00 <HAL_RCC_OscConfig+0xf78>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	e027      	b.n	8001992 <HAL_RCC_OscConfig+0xd0a>
 8001942:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001946:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800194a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800194e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001950:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001954:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	fa93 f2a3 	rbit	r2, r3
 800195e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001962:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800196c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001970:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800197a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	fa93 f2a3 	rbit	r2, r3
 8001984:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001988:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	4b9c      	ldr	r3, [pc, #624]	@ (8001c00 <HAL_RCC_OscConfig+0xf78>)
 8001990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001992:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001996:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800199a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800199e:	6011      	str	r1, [r2, #0]
 80019a0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019a4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80019a8:	6812      	ldr	r2, [r2, #0]
 80019aa:	fa92 f1a2 	rbit	r1, r2
 80019ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019b2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80019b6:	6011      	str	r1, [r2, #0]
  return result;
 80019b8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019bc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80019c0:	6812      	ldr	r2, [r2, #0]
 80019c2:	fab2 f282 	clz	r2, r2
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	f042 0220 	orr.w	r2, r2, #32
 80019cc:	b2d2      	uxtb	r2, r2
 80019ce:	f002 021f 	and.w	r2, r2, #31
 80019d2:	2101      	movs	r1, #1
 80019d4:	fa01 f202 	lsl.w	r2, r1, r2
 80019d8:	4013      	ands	r3, r2
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d182      	bne.n	80018e4 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019de:	4b88      	ldr	r3, [pc, #544]	@ (8001c00 <HAL_RCC_OscConfig+0xf78>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80019e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80019f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6a1b      	ldr	r3, [r3, #32]
 80019fe:	430b      	orrs	r3, r1
 8001a00:	497f      	ldr	r1, [pc, #508]	@ (8001c00 <HAL_RCC_OscConfig+0xf78>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	604b      	str	r3, [r1, #4]
 8001a06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a0a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001a0e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a18:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	fa93 f2a3 	rbit	r2, r3
 8001a22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a26:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001a2a:	601a      	str	r2, [r3, #0]
  return result;
 8001a2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a30:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001a34:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a36:	fab3 f383 	clz	r3, r3
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001a40:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	461a      	mov	r2, r3
 8001a48:	2301      	movs	r3, #1
 8001a4a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4c:	f7fe feb8 	bl	80007c0 <HAL_GetTick>
 8001a50:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a54:	e009      	b.n	8001a6a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a56:	f7fe feb3 	bl	80007c0 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e144      	b.n	8001cf4 <HAL_RCC_OscConfig+0x106c>
 8001a6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a6e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001a72:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a7c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	fa93 f2a3 	rbit	r2, r3
 8001a86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a8a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001a8e:	601a      	str	r2, [r3, #0]
  return result;
 8001a90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a94:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001a98:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a9a:	fab3 f383 	clz	r3, r3
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	095b      	lsrs	r3, r3, #5
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	f043 0301 	orr.w	r3, r3, #1
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d102      	bne.n	8001ab4 <HAL_RCC_OscConfig+0xe2c>
 8001aae:	4b54      	ldr	r3, [pc, #336]	@ (8001c00 <HAL_RCC_OscConfig+0xf78>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	e027      	b.n	8001b04 <HAL_RCC_OscConfig+0xe7c>
 8001ab4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ab8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001abc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ac0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ac6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	fa93 f2a3 	rbit	r2, r3
 8001ad0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ade:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001ae2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aec:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	fa93 f2a3 	rbit	r2, r3
 8001af6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001afa:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	4b3f      	ldr	r3, [pc, #252]	@ (8001c00 <HAL_RCC_OscConfig+0xf78>)
 8001b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b04:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b08:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001b0c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b10:	6011      	str	r1, [r2, #0]
 8001b12:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b16:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001b1a:	6812      	ldr	r2, [r2, #0]
 8001b1c:	fa92 f1a2 	rbit	r1, r2
 8001b20:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b24:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001b28:	6011      	str	r1, [r2, #0]
  return result;
 8001b2a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b2e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	fab2 f282 	clz	r2, r2
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	f042 0220 	orr.w	r2, r2, #32
 8001b3e:	b2d2      	uxtb	r2, r2
 8001b40:	f002 021f 	and.w	r2, r2, #31
 8001b44:	2101      	movs	r1, #1
 8001b46:	fa01 f202 	lsl.w	r2, r1, r2
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d082      	beq.n	8001a56 <HAL_RCC_OscConfig+0xdce>
 8001b50:	e0cf      	b.n	8001cf2 <HAL_RCC_OscConfig+0x106a>
 8001b52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b56:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001b5a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001b5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b64:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	fa93 f2a3 	rbit	r2, r3
 8001b6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b72:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001b76:	601a      	str	r2, [r3, #0]
  return result;
 8001b78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b7c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001b80:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b82:	fab3 f383 	clz	r3, r3
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001b8c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	461a      	mov	r2, r3
 8001b94:	2300      	movs	r3, #0
 8001b96:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b98:	f7fe fe12 	bl	80007c0 <HAL_GetTick>
 8001b9c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ba0:	e009      	b.n	8001bb6 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ba2:	f7fe fe0d 	bl	80007c0 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e09e      	b.n	8001cf4 <HAL_RCC_OscConfig+0x106c>
 8001bb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bba:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001bbe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001bc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bc8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	fa93 f2a3 	rbit	r2, r3
 8001bd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bd6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001bda:	601a      	str	r2, [r3, #0]
  return result;
 8001bdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001be0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001be4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be6:	fab3 f383 	clz	r3, r3
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	095b      	lsrs	r3, r3, #5
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	f043 0301 	orr.w	r3, r3, #1
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d104      	bne.n	8001c04 <HAL_RCC_OscConfig+0xf7c>
 8001bfa:	4b01      	ldr	r3, [pc, #4]	@ (8001c00 <HAL_RCC_OscConfig+0xf78>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	e029      	b.n	8001c54 <HAL_RCC_OscConfig+0xfcc>
 8001c00:	40021000 	.word	0x40021000
 8001c04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c08:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c0c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c16:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	fa93 f2a3 	rbit	r2, r3
 8001c20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c24:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c2e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001c32:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c3c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	fa93 f2a3 	rbit	r2, r3
 8001c46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c4a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	4b2b      	ldr	r3, [pc, #172]	@ (8001d00 <HAL_RCC_OscConfig+0x1078>)
 8001c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c54:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c58:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001c5c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001c60:	6011      	str	r1, [r2, #0]
 8001c62:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c66:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001c6a:	6812      	ldr	r2, [r2, #0]
 8001c6c:	fa92 f1a2 	rbit	r1, r2
 8001c70:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c74:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001c78:	6011      	str	r1, [r2, #0]
  return result;
 8001c7a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c7e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001c82:	6812      	ldr	r2, [r2, #0]
 8001c84:	fab2 f282 	clz	r2, r2
 8001c88:	b2d2      	uxtb	r2, r2
 8001c8a:	f042 0220 	orr.w	r2, r2, #32
 8001c8e:	b2d2      	uxtb	r2, r2
 8001c90:	f002 021f 	and.w	r2, r2, #31
 8001c94:	2101      	movs	r1, #1
 8001c96:	fa01 f202 	lsl.w	r2, r1, r2
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d180      	bne.n	8001ba2 <HAL_RCC_OscConfig+0xf1a>
 8001ca0:	e027      	b.n	8001cf2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ca2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ca6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	69db      	ldr	r3, [r3, #28]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d101      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e01e      	b.n	8001cf4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cb6:	4b12      	ldr	r3, [pc, #72]	@ (8001d00 <HAL_RCC_OscConfig+0x1078>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001cbe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001cc2:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001cc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6a1b      	ldr	r3, [r3, #32]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d10b      	bne.n	8001cee <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001cd6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001cda:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001cde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ce2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d001      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e000      	b.n	8001cf4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40021000 	.word	0x40021000

08001d04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b09e      	sub	sp, #120	@ 0x78
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d101      	bne.n	8001d1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e162      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d1c:	4b90      	ldr	r3, [pc, #576]	@ (8001f60 <HAL_RCC_ClockConfig+0x25c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	683a      	ldr	r2, [r7, #0]
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d910      	bls.n	8001d4c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d2a:	4b8d      	ldr	r3, [pc, #564]	@ (8001f60 <HAL_RCC_ClockConfig+0x25c>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f023 0207 	bic.w	r2, r3, #7
 8001d32:	498b      	ldr	r1, [pc, #556]	@ (8001f60 <HAL_RCC_ClockConfig+0x25c>)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d3a:	4b89      	ldr	r3, [pc, #548]	@ (8001f60 <HAL_RCC_ClockConfig+0x25c>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0307 	and.w	r3, r3, #7
 8001d42:	683a      	ldr	r2, [r7, #0]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d001      	beq.n	8001d4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e14a      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0302 	and.w	r3, r3, #2
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d008      	beq.n	8001d6a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d58:	4b82      	ldr	r3, [pc, #520]	@ (8001f64 <HAL_RCC_ClockConfig+0x260>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	497f      	ldr	r1, [pc, #508]	@ (8001f64 <HAL_RCC_ClockConfig+0x260>)
 8001d66:	4313      	orrs	r3, r2
 8001d68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 80dc 	beq.w	8001f30 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d13c      	bne.n	8001dfa <HAL_RCC_ClockConfig+0xf6>
 8001d80:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d84:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001d88:	fa93 f3a3 	rbit	r3, r3
 8001d8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001d8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d90:	fab3 f383 	clz	r3, r3
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	095b      	lsrs	r3, r3, #5
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	f043 0301 	orr.w	r3, r3, #1
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d102      	bne.n	8001daa <HAL_RCC_ClockConfig+0xa6>
 8001da4:	4b6f      	ldr	r3, [pc, #444]	@ (8001f64 <HAL_RCC_ClockConfig+0x260>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	e00f      	b.n	8001dca <HAL_RCC_ClockConfig+0xc6>
 8001daa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001dae:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001db2:	fa93 f3a3 	rbit	r3, r3
 8001db6:	667b      	str	r3, [r7, #100]	@ 0x64
 8001db8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001dbc:	663b      	str	r3, [r7, #96]	@ 0x60
 8001dbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001dc0:	fa93 f3a3 	rbit	r3, r3
 8001dc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001dc6:	4b67      	ldr	r3, [pc, #412]	@ (8001f64 <HAL_RCC_ClockConfig+0x260>)
 8001dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001dce:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001dd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001dd2:	fa92 f2a2 	rbit	r2, r2
 8001dd6:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001dd8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001dda:	fab2 f282 	clz	r2, r2
 8001dde:	b2d2      	uxtb	r2, r2
 8001de0:	f042 0220 	orr.w	r2, r2, #32
 8001de4:	b2d2      	uxtb	r2, r2
 8001de6:	f002 021f 	and.w	r2, r2, #31
 8001dea:	2101      	movs	r1, #1
 8001dec:	fa01 f202 	lsl.w	r2, r1, r2
 8001df0:	4013      	ands	r3, r2
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d17b      	bne.n	8001eee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e0f3      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d13c      	bne.n	8001e7c <HAL_RCC_ClockConfig+0x178>
 8001e02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e06:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e0a:	fa93 f3a3 	rbit	r3, r3
 8001e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001e10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e12:	fab3 f383 	clz	r3, r3
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	095b      	lsrs	r3, r3, #5
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d102      	bne.n	8001e2c <HAL_RCC_ClockConfig+0x128>
 8001e26:	4b4f      	ldr	r3, [pc, #316]	@ (8001f64 <HAL_RCC_ClockConfig+0x260>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	e00f      	b.n	8001e4c <HAL_RCC_ClockConfig+0x148>
 8001e2c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e30:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e34:	fa93 f3a3 	rbit	r3, r3
 8001e38:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8001e40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e42:	fa93 f3a3 	rbit	r3, r3
 8001e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e48:	4b46      	ldr	r3, [pc, #280]	@ (8001f64 <HAL_RCC_ClockConfig+0x260>)
 8001e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e4c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e50:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001e52:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001e54:	fa92 f2a2 	rbit	r2, r2
 8001e58:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001e5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e5c:	fab2 f282 	clz	r2, r2
 8001e60:	b2d2      	uxtb	r2, r2
 8001e62:	f042 0220 	orr.w	r2, r2, #32
 8001e66:	b2d2      	uxtb	r2, r2
 8001e68:	f002 021f 	and.w	r2, r2, #31
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e72:	4013      	ands	r3, r2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d13a      	bne.n	8001eee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e0b2      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x2de>
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e82:	fa93 f3a3 	rbit	r3, r3
 8001e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e8a:	fab3 f383 	clz	r3, r3
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	095b      	lsrs	r3, r3, #5
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	f043 0301 	orr.w	r3, r3, #1
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d102      	bne.n	8001ea4 <HAL_RCC_ClockConfig+0x1a0>
 8001e9e:	4b31      	ldr	r3, [pc, #196]	@ (8001f64 <HAL_RCC_ClockConfig+0x260>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	e00d      	b.n	8001ec0 <HAL_RCC_ClockConfig+0x1bc>
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001eaa:	fa93 f3a3 	rbit	r3, r3
 8001eae:	627b      	str	r3, [r7, #36]	@ 0x24
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	623b      	str	r3, [r7, #32]
 8001eb4:	6a3b      	ldr	r3, [r7, #32]
 8001eb6:	fa93 f3a3 	rbit	r3, r3
 8001eba:	61fb      	str	r3, [r7, #28]
 8001ebc:	4b29      	ldr	r3, [pc, #164]	@ (8001f64 <HAL_RCC_ClockConfig+0x260>)
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	61ba      	str	r2, [r7, #24]
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	fa92 f2a2 	rbit	r2, r2
 8001eca:	617a      	str	r2, [r7, #20]
  return result;
 8001ecc:	697a      	ldr	r2, [r7, #20]
 8001ece:	fab2 f282 	clz	r2, r2
 8001ed2:	b2d2      	uxtb	r2, r2
 8001ed4:	f042 0220 	orr.w	r2, r2, #32
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	f002 021f 	and.w	r2, r2, #31
 8001ede:	2101      	movs	r1, #1
 8001ee0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e079      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eee:	4b1d      	ldr	r3, [pc, #116]	@ (8001f64 <HAL_RCC_ClockConfig+0x260>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f023 0203 	bic.w	r2, r3, #3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	491a      	ldr	r1, [pc, #104]	@ (8001f64 <HAL_RCC_ClockConfig+0x260>)
 8001efc:	4313      	orrs	r3, r2
 8001efe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f00:	f7fe fc5e 	bl	80007c0 <HAL_GetTick>
 8001f04:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f06:	e00a      	b.n	8001f1e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f08:	f7fe fc5a 	bl	80007c0 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e061      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1e:	4b11      	ldr	r3, [pc, #68]	@ (8001f64 <HAL_RCC_ClockConfig+0x260>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f003 020c 	and.w	r2, r3, #12
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d1eb      	bne.n	8001f08 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f30:	4b0b      	ldr	r3, [pc, #44]	@ (8001f60 <HAL_RCC_ClockConfig+0x25c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0307 	and.w	r3, r3, #7
 8001f38:	683a      	ldr	r2, [r7, #0]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d214      	bcs.n	8001f68 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f3e:	4b08      	ldr	r3, [pc, #32]	@ (8001f60 <HAL_RCC_ClockConfig+0x25c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f023 0207 	bic.w	r2, r3, #7
 8001f46:	4906      	ldr	r1, [pc, #24]	@ (8001f60 <HAL_RCC_ClockConfig+0x25c>)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f4e:	4b04      	ldr	r3, [pc, #16]	@ (8001f60 <HAL_RCC_ClockConfig+0x25c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	683a      	ldr	r2, [r7, #0]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d005      	beq.n	8001f68 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e040      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x2de>
 8001f60:	40022000 	.word	0x40022000
 8001f64:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0304 	and.w	r3, r3, #4
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d008      	beq.n	8001f86 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f74:	4b1d      	ldr	r3, [pc, #116]	@ (8001fec <HAL_RCC_ClockConfig+0x2e8>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	491a      	ldr	r1, [pc, #104]	@ (8001fec <HAL_RCC_ClockConfig+0x2e8>)
 8001f82:	4313      	orrs	r3, r2
 8001f84:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0308 	and.w	r3, r3, #8
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d009      	beq.n	8001fa6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f92:	4b16      	ldr	r3, [pc, #88]	@ (8001fec <HAL_RCC_ClockConfig+0x2e8>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	4912      	ldr	r1, [pc, #72]	@ (8001fec <HAL_RCC_ClockConfig+0x2e8>)
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001fa6:	f000 f829 	bl	8001ffc <HAL_RCC_GetSysClockFreq>
 8001faa:	4601      	mov	r1, r0
 8001fac:	4b0f      	ldr	r3, [pc, #60]	@ (8001fec <HAL_RCC_ClockConfig+0x2e8>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fb4:	22f0      	movs	r2, #240	@ 0xf0
 8001fb6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	fa92 f2a2 	rbit	r2, r2
 8001fbe:	60fa      	str	r2, [r7, #12]
  return result;
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	fab2 f282 	clz	r2, r2
 8001fc6:	b2d2      	uxtb	r2, r2
 8001fc8:	40d3      	lsrs	r3, r2
 8001fca:	4a09      	ldr	r2, [pc, #36]	@ (8001ff0 <HAL_RCC_ClockConfig+0x2ec>)
 8001fcc:	5cd3      	ldrb	r3, [r2, r3]
 8001fce:	fa21 f303 	lsr.w	r3, r1, r3
 8001fd2:	4a08      	ldr	r2, [pc, #32]	@ (8001ff4 <HAL_RCC_ClockConfig+0x2f0>)
 8001fd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001fd6:	4b08      	ldr	r3, [pc, #32]	@ (8001ff8 <HAL_RCC_ClockConfig+0x2f4>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7fe fbac 	bl	8000738 <HAL_InitTick>
  
  return HAL_OK;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3778      	adds	r7, #120	@ 0x78
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	08003be4 	.word	0x08003be4
 8001ff4:	20000000 	.word	0x20000000
 8001ff8:	20000004 	.word	0x20000004

08001ffc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b087      	sub	sp, #28
 8002000:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002002:	2300      	movs	r3, #0
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	2300      	movs	r3, #0
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	2300      	movs	r3, #0
 800200c:	617b      	str	r3, [r7, #20]
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002012:	2300      	movs	r3, #0
 8002014:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002016:	4b1e      	ldr	r3, [pc, #120]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x94>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f003 030c 	and.w	r3, r3, #12
 8002022:	2b04      	cmp	r3, #4
 8002024:	d002      	beq.n	800202c <HAL_RCC_GetSysClockFreq+0x30>
 8002026:	2b08      	cmp	r3, #8
 8002028:	d003      	beq.n	8002032 <HAL_RCC_GetSysClockFreq+0x36>
 800202a:	e026      	b.n	800207a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800202c:	4b19      	ldr	r3, [pc, #100]	@ (8002094 <HAL_RCC_GetSysClockFreq+0x98>)
 800202e:	613b      	str	r3, [r7, #16]
      break;
 8002030:	e026      	b.n	8002080 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	0c9b      	lsrs	r3, r3, #18
 8002036:	f003 030f 	and.w	r3, r3, #15
 800203a:	4a17      	ldr	r2, [pc, #92]	@ (8002098 <HAL_RCC_GetSysClockFreq+0x9c>)
 800203c:	5cd3      	ldrb	r3, [r2, r3]
 800203e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002040:	4b13      	ldr	r3, [pc, #76]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x94>)
 8002042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002044:	f003 030f 	and.w	r3, r3, #15
 8002048:	4a14      	ldr	r2, [pc, #80]	@ (800209c <HAL_RCC_GetSysClockFreq+0xa0>)
 800204a:	5cd3      	ldrb	r3, [r2, r3]
 800204c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d008      	beq.n	800206a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002058:	4a0e      	ldr	r2, [pc, #56]	@ (8002094 <HAL_RCC_GetSysClockFreq+0x98>)
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	fb02 f303 	mul.w	r3, r2, r3
 8002066:	617b      	str	r3, [r7, #20]
 8002068:	e004      	b.n	8002074 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a0c      	ldr	r2, [pc, #48]	@ (80020a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800206e:	fb02 f303 	mul.w	r3, r2, r3
 8002072:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	613b      	str	r3, [r7, #16]
      break;
 8002078:	e002      	b.n	8002080 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800207a:	4b06      	ldr	r3, [pc, #24]	@ (8002094 <HAL_RCC_GetSysClockFreq+0x98>)
 800207c:	613b      	str	r3, [r7, #16]
      break;
 800207e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002080:	693b      	ldr	r3, [r7, #16]
}
 8002082:	4618      	mov	r0, r3
 8002084:	371c      	adds	r7, #28
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	40021000 	.word	0x40021000
 8002094:	007a1200 	.word	0x007a1200
 8002098:	08003bfc 	.word	0x08003bfc
 800209c:	08003c0c 	.word	0x08003c0c
 80020a0:	003d0900 	.word	0x003d0900

080020a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020a8:	4b03      	ldr	r3, [pc, #12]	@ (80020b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80020aa:	681b      	ldr	r3, [r3, #0]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	20000000 	.word	0x20000000

080020bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80020c2:	f7ff ffef 	bl	80020a4 <HAL_RCC_GetHCLKFreq>
 80020c6:	4601      	mov	r1, r0
 80020c8:	4b0b      	ldr	r3, [pc, #44]	@ (80020f8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80020d0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80020d4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	fa92 f2a2 	rbit	r2, r2
 80020dc:	603a      	str	r2, [r7, #0]
  return result;
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	fab2 f282 	clz	r2, r2
 80020e4:	b2d2      	uxtb	r2, r2
 80020e6:	40d3      	lsrs	r3, r2
 80020e8:	4a04      	ldr	r2, [pc, #16]	@ (80020fc <HAL_RCC_GetPCLK1Freq+0x40>)
 80020ea:	5cd3      	ldrb	r3, [r2, r3]
 80020ec:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80020f0:	4618      	mov	r0, r3
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40021000 	.word	0x40021000
 80020fc:	08003bf4 	.word	0x08003bf4

08002100 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002106:	f7ff ffcd 	bl	80020a4 <HAL_RCC_GetHCLKFreq>
 800210a:	4601      	mov	r1, r0
 800210c:	4b0b      	ldr	r3, [pc, #44]	@ (800213c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002114:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002118:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	fa92 f2a2 	rbit	r2, r2
 8002120:	603a      	str	r2, [r7, #0]
  return result;
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	fab2 f282 	clz	r2, r2
 8002128:	b2d2      	uxtb	r2, r2
 800212a:	40d3      	lsrs	r3, r2
 800212c:	4a04      	ldr	r2, [pc, #16]	@ (8002140 <HAL_RCC_GetPCLK2Freq+0x40>)
 800212e:	5cd3      	ldrb	r3, [r2, r3]
 8002130:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002134:	4618      	mov	r0, r3
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40021000 	.word	0x40021000
 8002140:	08003bf4 	.word	0x08003bf4

08002144 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b092      	sub	sp, #72	@ 0x48
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800214c:	2300      	movs	r3, #0
 800214e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002150:	2300      	movs	r3, #0
 8002152:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002154:	2300      	movs	r3, #0
 8002156:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002162:	2b00      	cmp	r3, #0
 8002164:	f000 80cd 	beq.w	8002302 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002168:	4b86      	ldr	r3, [pc, #536]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800216a:	69db      	ldr	r3, [r3, #28]
 800216c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d10e      	bne.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002174:	4b83      	ldr	r3, [pc, #524]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002176:	69db      	ldr	r3, [r3, #28]
 8002178:	4a82      	ldr	r2, [pc, #520]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800217a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800217e:	61d3      	str	r3, [r2, #28]
 8002180:	4b80      	ldr	r3, [pc, #512]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002182:	69db      	ldr	r3, [r3, #28]
 8002184:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002188:	60bb      	str	r3, [r7, #8]
 800218a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800218c:	2301      	movs	r3, #1
 800218e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002192:	4b7d      	ldr	r3, [pc, #500]	@ (8002388 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800219a:	2b00      	cmp	r3, #0
 800219c:	d118      	bne.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800219e:	4b7a      	ldr	r3, [pc, #488]	@ (8002388 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a79      	ldr	r2, [pc, #484]	@ (8002388 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80021a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021a8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021aa:	f7fe fb09 	bl	80007c0 <HAL_GetTick>
 80021ae:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b0:	e008      	b.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b2:	f7fe fb05 	bl	80007c0 <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	2b64      	cmp	r3, #100	@ 0x64
 80021be:	d901      	bls.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e0db      	b.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c4:	4b70      	ldr	r3, [pc, #448]	@ (8002388 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0f0      	beq.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80021d0:	4b6c      	ldr	r3, [pc, #432]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80021d2:	6a1b      	ldr	r3, [r3, #32]
 80021d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80021da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d07d      	beq.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x198>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d076      	beq.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021ee:	4b65      	ldr	r3, [pc, #404]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80021f0:	6a1b      	ldr	r3, [r3, #32]
 80021f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021fc:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002200:	fa93 f3a3 	rbit	r3, r3
 8002204:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002208:	fab3 f383 	clz	r3, r3
 800220c:	b2db      	uxtb	r3, r3
 800220e:	461a      	mov	r2, r3
 8002210:	4b5e      	ldr	r3, [pc, #376]	@ (800238c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002212:	4413      	add	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	461a      	mov	r2, r3
 8002218:	2301      	movs	r3, #1
 800221a:	6013      	str	r3, [r2, #0]
 800221c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002220:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002224:	fa93 f3a3 	rbit	r3, r3
 8002228:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800222a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800222c:	fab3 f383 	clz	r3, r3
 8002230:	b2db      	uxtb	r3, r3
 8002232:	461a      	mov	r2, r3
 8002234:	4b55      	ldr	r3, [pc, #340]	@ (800238c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002236:	4413      	add	r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	461a      	mov	r2, r3
 800223c:	2300      	movs	r3, #0
 800223e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002240:	4a50      	ldr	r2, [pc, #320]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002244:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002248:	f003 0301 	and.w	r3, r3, #1
 800224c:	2b00      	cmp	r3, #0
 800224e:	d045      	beq.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002250:	f7fe fab6 	bl	80007c0 <HAL_GetTick>
 8002254:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002256:	e00a      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002258:	f7fe fab2 	bl	80007c0 <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002266:	4293      	cmp	r3, r2
 8002268:	d901      	bls.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e086      	b.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x238>
 800226e:	2302      	movs	r3, #2
 8002270:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002274:	fa93 f3a3 	rbit	r3, r3
 8002278:	627b      	str	r3, [r7, #36]	@ 0x24
 800227a:	2302      	movs	r3, #2
 800227c:	623b      	str	r3, [r7, #32]
 800227e:	6a3b      	ldr	r3, [r7, #32]
 8002280:	fa93 f3a3 	rbit	r3, r3
 8002284:	61fb      	str	r3, [r7, #28]
  return result;
 8002286:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002288:	fab3 f383 	clz	r3, r3
 800228c:	b2db      	uxtb	r3, r3
 800228e:	095b      	lsrs	r3, r3, #5
 8002290:	b2db      	uxtb	r3, r3
 8002292:	f043 0302 	orr.w	r3, r3, #2
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d102      	bne.n	80022a2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800229c:	4b39      	ldr	r3, [pc, #228]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	e007      	b.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80022a2:	2302      	movs	r3, #2
 80022a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	fa93 f3a3 	rbit	r3, r3
 80022ac:	617b      	str	r3, [r7, #20]
 80022ae:	4b35      	ldr	r3, [pc, #212]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80022b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b2:	2202      	movs	r2, #2
 80022b4:	613a      	str	r2, [r7, #16]
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	fa92 f2a2 	rbit	r2, r2
 80022bc:	60fa      	str	r2, [r7, #12]
  return result;
 80022be:	68fa      	ldr	r2, [r7, #12]
 80022c0:	fab2 f282 	clz	r2, r2
 80022c4:	b2d2      	uxtb	r2, r2
 80022c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80022ca:	b2d2      	uxtb	r2, r2
 80022cc:	f002 021f 	and.w	r2, r2, #31
 80022d0:	2101      	movs	r1, #1
 80022d2:	fa01 f202 	lsl.w	r2, r1, r2
 80022d6:	4013      	ands	r3, r2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d0bd      	beq.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80022dc:	4b29      	ldr	r3, [pc, #164]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	4926      	ldr	r1, [pc, #152]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80022ea:	4313      	orrs	r3, r2
 80022ec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022ee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d105      	bne.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022f6:	4b23      	ldr	r3, [pc, #140]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	4a22      	ldr	r2, [pc, #136]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80022fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002300:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	2b00      	cmp	r3, #0
 800230c:	d008      	beq.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800230e:	4b1d      	ldr	r3, [pc, #116]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	f023 0203 	bic.w	r2, r3, #3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	491a      	ldr	r1, [pc, #104]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800231c:	4313      	orrs	r3, r2
 800231e:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0320 	and.w	r3, r3, #32
 8002328:	2b00      	cmp	r3, #0
 800232a:	d008      	beq.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800232c:	4b15      	ldr	r3, [pc, #84]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800232e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002330:	f023 0210 	bic.w	r2, r3, #16
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	4912      	ldr	r1, [pc, #72]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800233a:	4313      	orrs	r3, r2
 800233c:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002346:	2b00      	cmp	r3, #0
 8002348:	d008      	beq.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800234a:	4b0e      	ldr	r3, [pc, #56]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800234c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800234e:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	490b      	ldr	r1, [pc, #44]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002358:	4313      	orrs	r3, r2
 800235a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d008      	beq.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002368:	4b06      	ldr	r3, [pc, #24]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800236a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	695b      	ldr	r3, [r3, #20]
 8002374:	4903      	ldr	r1, [pc, #12]	@ (8002384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002376:	4313      	orrs	r3, r2
 8002378:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800237a:	2300      	movs	r3, #0
}
 800237c:	4618      	mov	r0, r3
 800237e:	3748      	adds	r7, #72	@ 0x48
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	40021000 	.word	0x40021000
 8002388:	40007000 	.word	0x40007000
 800238c:	10908100 	.word	0x10908100

08002390 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d101      	bne.n	80023a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e049      	b.n	8002436 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d106      	bne.n	80023bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f7fe f8a0 	bl	80004fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2202      	movs	r2, #2
 80023c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	3304      	adds	r3, #4
 80023cc:	4619      	mov	r1, r3
 80023ce:	4610      	mov	r0, r2
 80023d0:	f000 fb60 	bl	8002a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2201      	movs	r2, #1
 8002400:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2201      	movs	r2, #1
 8002408:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2201      	movs	r2, #1
 8002420:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b082      	sub	sp, #8
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e049      	b.n	80024e4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002456:	b2db      	uxtb	r3, r3
 8002458:	2b00      	cmp	r3, #0
 800245a:	d106      	bne.n	800246a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f000 f841 	bl	80024ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2202      	movs	r2, #2
 800246e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	3304      	adds	r3, #4
 800247a:	4619      	mov	r1, r3
 800247c:	4610      	mov	r0, r2
 800247e:	f000 fb09 	bl	8002a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2201      	movs	r2, #1
 8002486:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2201      	movs	r2, #1
 800248e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2201      	movs	r2, #1
 8002496:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2201      	movs	r2, #1
 800249e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2201      	movs	r2, #1
 80024ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2201      	movs	r2, #1
 80024be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2201      	movs	r2, #1
 80024c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2201      	movs	r2, #1
 80024ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2201      	movs	r2, #1
 80024d6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2201      	movs	r2, #1
 80024de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80024e2:	2300      	movs	r3, #0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d109      	bne.n	8002524 <HAL_TIM_PWM_Start+0x24>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002516:	b2db      	uxtb	r3, r3
 8002518:	2b01      	cmp	r3, #1
 800251a:	bf14      	ite	ne
 800251c:	2301      	movne	r3, #1
 800251e:	2300      	moveq	r3, #0
 8002520:	b2db      	uxtb	r3, r3
 8002522:	e03c      	b.n	800259e <HAL_TIM_PWM_Start+0x9e>
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	2b04      	cmp	r3, #4
 8002528:	d109      	bne.n	800253e <HAL_TIM_PWM_Start+0x3e>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b01      	cmp	r3, #1
 8002534:	bf14      	ite	ne
 8002536:	2301      	movne	r3, #1
 8002538:	2300      	moveq	r3, #0
 800253a:	b2db      	uxtb	r3, r3
 800253c:	e02f      	b.n	800259e <HAL_TIM_PWM_Start+0x9e>
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	2b08      	cmp	r3, #8
 8002542:	d109      	bne.n	8002558 <HAL_TIM_PWM_Start+0x58>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800254a:	b2db      	uxtb	r3, r3
 800254c:	2b01      	cmp	r3, #1
 800254e:	bf14      	ite	ne
 8002550:	2301      	movne	r3, #1
 8002552:	2300      	moveq	r3, #0
 8002554:	b2db      	uxtb	r3, r3
 8002556:	e022      	b.n	800259e <HAL_TIM_PWM_Start+0x9e>
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	2b0c      	cmp	r3, #12
 800255c:	d109      	bne.n	8002572 <HAL_TIM_PWM_Start+0x72>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002564:	b2db      	uxtb	r3, r3
 8002566:	2b01      	cmp	r3, #1
 8002568:	bf14      	ite	ne
 800256a:	2301      	movne	r3, #1
 800256c:	2300      	moveq	r3, #0
 800256e:	b2db      	uxtb	r3, r3
 8002570:	e015      	b.n	800259e <HAL_TIM_PWM_Start+0x9e>
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	2b10      	cmp	r3, #16
 8002576:	d109      	bne.n	800258c <HAL_TIM_PWM_Start+0x8c>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2b01      	cmp	r3, #1
 8002582:	bf14      	ite	ne
 8002584:	2301      	movne	r3, #1
 8002586:	2300      	moveq	r3, #0
 8002588:	b2db      	uxtb	r3, r3
 800258a:	e008      	b.n	800259e <HAL_TIM_PWM_Start+0x9e>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002592:	b2db      	uxtb	r3, r3
 8002594:	2b01      	cmp	r3, #1
 8002596:	bf14      	ite	ne
 8002598:	2301      	movne	r3, #1
 800259a:	2300      	moveq	r3, #0
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e088      	b.n	80026b8 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d104      	bne.n	80025b6 <HAL_TIM_PWM_Start+0xb6>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2202      	movs	r2, #2
 80025b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80025b4:	e023      	b.n	80025fe <HAL_TIM_PWM_Start+0xfe>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	2b04      	cmp	r3, #4
 80025ba:	d104      	bne.n	80025c6 <HAL_TIM_PWM_Start+0xc6>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2202      	movs	r2, #2
 80025c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80025c4:	e01b      	b.n	80025fe <HAL_TIM_PWM_Start+0xfe>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d104      	bne.n	80025d6 <HAL_TIM_PWM_Start+0xd6>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2202      	movs	r2, #2
 80025d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80025d4:	e013      	b.n	80025fe <HAL_TIM_PWM_Start+0xfe>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	2b0c      	cmp	r3, #12
 80025da:	d104      	bne.n	80025e6 <HAL_TIM_PWM_Start+0xe6>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2202      	movs	r2, #2
 80025e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80025e4:	e00b      	b.n	80025fe <HAL_TIM_PWM_Start+0xfe>
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	2b10      	cmp	r3, #16
 80025ea:	d104      	bne.n	80025f6 <HAL_TIM_PWM_Start+0xf6>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2202      	movs	r2, #2
 80025f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80025f4:	e003      	b.n	80025fe <HAL_TIM_PWM_Start+0xfe>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2202      	movs	r2, #2
 80025fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2201      	movs	r2, #1
 8002604:	6839      	ldr	r1, [r7, #0]
 8002606:	4618      	mov	r0, r3
 8002608:	f000 fe08 	bl	800321c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a2b      	ldr	r2, [pc, #172]	@ (80026c0 <HAL_TIM_PWM_Start+0x1c0>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d00e      	beq.n	8002634 <HAL_TIM_PWM_Start+0x134>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a2a      	ldr	r2, [pc, #168]	@ (80026c4 <HAL_TIM_PWM_Start+0x1c4>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d009      	beq.n	8002634 <HAL_TIM_PWM_Start+0x134>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a28      	ldr	r2, [pc, #160]	@ (80026c8 <HAL_TIM_PWM_Start+0x1c8>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d004      	beq.n	8002634 <HAL_TIM_PWM_Start+0x134>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a27      	ldr	r2, [pc, #156]	@ (80026cc <HAL_TIM_PWM_Start+0x1cc>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d101      	bne.n	8002638 <HAL_TIM_PWM_Start+0x138>
 8002634:	2301      	movs	r3, #1
 8002636:	e000      	b.n	800263a <HAL_TIM_PWM_Start+0x13a>
 8002638:	2300      	movs	r3, #0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d007      	beq.n	800264e <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800264c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a1b      	ldr	r2, [pc, #108]	@ (80026c0 <HAL_TIM_PWM_Start+0x1c0>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d00e      	beq.n	8002676 <HAL_TIM_PWM_Start+0x176>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002660:	d009      	beq.n	8002676 <HAL_TIM_PWM_Start+0x176>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a1a      	ldr	r2, [pc, #104]	@ (80026d0 <HAL_TIM_PWM_Start+0x1d0>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d004      	beq.n	8002676 <HAL_TIM_PWM_Start+0x176>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a14      	ldr	r2, [pc, #80]	@ (80026c4 <HAL_TIM_PWM_Start+0x1c4>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d115      	bne.n	80026a2 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	4b15      	ldr	r3, [pc, #84]	@ (80026d4 <HAL_TIM_PWM_Start+0x1d4>)
 800267e:	4013      	ands	r3, r2
 8002680:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2b06      	cmp	r3, #6
 8002686:	d015      	beq.n	80026b4 <HAL_TIM_PWM_Start+0x1b4>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800268e:	d011      	beq.n	80026b4 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f042 0201 	orr.w	r2, r2, #1
 800269e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026a0:	e008      	b.n	80026b4 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f042 0201 	orr.w	r2, r2, #1
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	e000      	b.n	80026b6 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026b4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3710      	adds	r7, #16
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40012c00 	.word	0x40012c00
 80026c4:	40014000 	.word	0x40014000
 80026c8:	40014400 	.word	0x40014400
 80026cc:	40014800 	.word	0x40014800
 80026d0:	40000400 	.word	0x40000400
 80026d4:	00010007 	.word	0x00010007

080026d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026e4:	2300      	movs	r3, #0
 80026e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d101      	bne.n	80026f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80026f2:	2302      	movs	r3, #2
 80026f4:	e0ff      	b.n	80028f6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2201      	movs	r2, #1
 80026fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b14      	cmp	r3, #20
 8002702:	f200 80f0 	bhi.w	80028e6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002706:	a201      	add	r2, pc, #4	@ (adr r2, 800270c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800270c:	08002761 	.word	0x08002761
 8002710:	080028e7 	.word	0x080028e7
 8002714:	080028e7 	.word	0x080028e7
 8002718:	080028e7 	.word	0x080028e7
 800271c:	080027a1 	.word	0x080027a1
 8002720:	080028e7 	.word	0x080028e7
 8002724:	080028e7 	.word	0x080028e7
 8002728:	080028e7 	.word	0x080028e7
 800272c:	080027e3 	.word	0x080027e3
 8002730:	080028e7 	.word	0x080028e7
 8002734:	080028e7 	.word	0x080028e7
 8002738:	080028e7 	.word	0x080028e7
 800273c:	08002823 	.word	0x08002823
 8002740:	080028e7 	.word	0x080028e7
 8002744:	080028e7 	.word	0x080028e7
 8002748:	080028e7 	.word	0x080028e7
 800274c:	08002865 	.word	0x08002865
 8002750:	080028e7 	.word	0x080028e7
 8002754:	080028e7 	.word	0x080028e7
 8002758:	080028e7 	.word	0x080028e7
 800275c:	080028a5 	.word	0x080028a5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68b9      	ldr	r1, [r7, #8]
 8002766:	4618      	mov	r0, r3
 8002768:	f000 fa18 	bl	8002b9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	699a      	ldr	r2, [r3, #24]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f042 0208 	orr.w	r2, r2, #8
 800277a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	699a      	ldr	r2, [r3, #24]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 0204 	bic.w	r2, r2, #4
 800278a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6999      	ldr	r1, [r3, #24]
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	691a      	ldr	r2, [r3, #16]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	430a      	orrs	r2, r1
 800279c:	619a      	str	r2, [r3, #24]
      break;
 800279e:	e0a5      	b.n	80028ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68b9      	ldr	r1, [r7, #8]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f000 fa7e 	bl	8002ca8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	699a      	ldr	r2, [r3, #24]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	699a      	ldr	r2, [r3, #24]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6999      	ldr	r1, [r3, #24]
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	021a      	lsls	r2, r3, #8
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	430a      	orrs	r2, r1
 80027de:	619a      	str	r2, [r3, #24]
      break;
 80027e0:	e084      	b.n	80028ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68b9      	ldr	r1, [r7, #8]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f000 fadd 	bl	8002da8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	69da      	ldr	r2, [r3, #28]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f042 0208 	orr.w	r2, r2, #8
 80027fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	69da      	ldr	r2, [r3, #28]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f022 0204 	bic.w	r2, r2, #4
 800280c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	69d9      	ldr	r1, [r3, #28]
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	691a      	ldr	r2, [r3, #16]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	430a      	orrs	r2, r1
 800281e:	61da      	str	r2, [r3, #28]
      break;
 8002820:	e064      	b.n	80028ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68b9      	ldr	r1, [r7, #8]
 8002828:	4618      	mov	r0, r3
 800282a:	f000 fb3b 	bl	8002ea4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	69da      	ldr	r2, [r3, #28]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800283c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	69da      	ldr	r2, [r3, #28]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800284c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	69d9      	ldr	r1, [r3, #28]
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	021a      	lsls	r2, r3, #8
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	430a      	orrs	r2, r1
 8002860:	61da      	str	r2, [r3, #28]
      break;
 8002862:	e043      	b.n	80028ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68b9      	ldr	r1, [r7, #8]
 800286a:	4618      	mov	r0, r3
 800286c:	f000 fb7e 	bl	8002f6c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f042 0208 	orr.w	r2, r2, #8
 800287e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f022 0204 	bic.w	r2, r2, #4
 800288e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	691a      	ldr	r2, [r3, #16]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80028a2:	e023      	b.n	80028ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	68b9      	ldr	r1, [r7, #8]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f000 fbbc 	bl	8003028 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	021a      	lsls	r2, r3, #8
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	430a      	orrs	r2, r1
 80028e2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80028e4:	e002      	b.n	80028ec <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	75fb      	strb	r3, [r7, #23]
      break;
 80028ea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80028f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3718      	adds	r7, #24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop

08002900 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002914:	2b01      	cmp	r3, #1
 8002916:	d101      	bne.n	800291c <HAL_TIM_ConfigClockSource+0x1c>
 8002918:	2302      	movs	r3, #2
 800291a:	e0b6      	b.n	8002a8a <HAL_TIM_ConfigClockSource+0x18a>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2202      	movs	r2, #2
 8002928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800293a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800293e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002946:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	68ba      	ldr	r2, [r7, #8]
 800294e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002958:	d03e      	beq.n	80029d8 <HAL_TIM_ConfigClockSource+0xd8>
 800295a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800295e:	f200 8087 	bhi.w	8002a70 <HAL_TIM_ConfigClockSource+0x170>
 8002962:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002966:	f000 8086 	beq.w	8002a76 <HAL_TIM_ConfigClockSource+0x176>
 800296a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800296e:	d87f      	bhi.n	8002a70 <HAL_TIM_ConfigClockSource+0x170>
 8002970:	2b70      	cmp	r3, #112	@ 0x70
 8002972:	d01a      	beq.n	80029aa <HAL_TIM_ConfigClockSource+0xaa>
 8002974:	2b70      	cmp	r3, #112	@ 0x70
 8002976:	d87b      	bhi.n	8002a70 <HAL_TIM_ConfigClockSource+0x170>
 8002978:	2b60      	cmp	r3, #96	@ 0x60
 800297a:	d050      	beq.n	8002a1e <HAL_TIM_ConfigClockSource+0x11e>
 800297c:	2b60      	cmp	r3, #96	@ 0x60
 800297e:	d877      	bhi.n	8002a70 <HAL_TIM_ConfigClockSource+0x170>
 8002980:	2b50      	cmp	r3, #80	@ 0x50
 8002982:	d03c      	beq.n	80029fe <HAL_TIM_ConfigClockSource+0xfe>
 8002984:	2b50      	cmp	r3, #80	@ 0x50
 8002986:	d873      	bhi.n	8002a70 <HAL_TIM_ConfigClockSource+0x170>
 8002988:	2b40      	cmp	r3, #64	@ 0x40
 800298a:	d058      	beq.n	8002a3e <HAL_TIM_ConfigClockSource+0x13e>
 800298c:	2b40      	cmp	r3, #64	@ 0x40
 800298e:	d86f      	bhi.n	8002a70 <HAL_TIM_ConfigClockSource+0x170>
 8002990:	2b30      	cmp	r3, #48	@ 0x30
 8002992:	d064      	beq.n	8002a5e <HAL_TIM_ConfigClockSource+0x15e>
 8002994:	2b30      	cmp	r3, #48	@ 0x30
 8002996:	d86b      	bhi.n	8002a70 <HAL_TIM_ConfigClockSource+0x170>
 8002998:	2b20      	cmp	r3, #32
 800299a:	d060      	beq.n	8002a5e <HAL_TIM_ConfigClockSource+0x15e>
 800299c:	2b20      	cmp	r3, #32
 800299e:	d867      	bhi.n	8002a70 <HAL_TIM_ConfigClockSource+0x170>
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d05c      	beq.n	8002a5e <HAL_TIM_ConfigClockSource+0x15e>
 80029a4:	2b10      	cmp	r3, #16
 80029a6:	d05a      	beq.n	8002a5e <HAL_TIM_ConfigClockSource+0x15e>
 80029a8:	e062      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80029ba:	f000 fc0f 	bl	80031dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80029cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	609a      	str	r2, [r3, #8]
      break;
 80029d6:	e04f      	b.n	8002a78 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80029e8:	f000 fbf8 	bl	80031dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	689a      	ldr	r2, [r3, #8]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80029fa:	609a      	str	r2, [r3, #8]
      break;
 80029fc:	e03c      	b.n	8002a78 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	f000 fb6c 	bl	80030e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2150      	movs	r1, #80	@ 0x50
 8002a16:	4618      	mov	r0, r3
 8002a18:	f000 fbc5 	bl	80031a6 <TIM_ITRx_SetConfig>
      break;
 8002a1c:	e02c      	b.n	8002a78 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	f000 fb8b 	bl	8003146 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2160      	movs	r1, #96	@ 0x60
 8002a36:	4618      	mov	r0, r3
 8002a38:	f000 fbb5 	bl	80031a6 <TIM_ITRx_SetConfig>
      break;
 8002a3c:	e01c      	b.n	8002a78 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	f000 fb4c 	bl	80030e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2140      	movs	r1, #64	@ 0x40
 8002a56:	4618      	mov	r0, r3
 8002a58:	f000 fba5 	bl	80031a6 <TIM_ITRx_SetConfig>
      break;
 8002a5c:	e00c      	b.n	8002a78 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4619      	mov	r1, r3
 8002a68:	4610      	mov	r0, r2
 8002a6a:	f000 fb9c 	bl	80031a6 <TIM_ITRx_SetConfig>
      break;
 8002a6e:	e003      	b.n	8002a78 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	73fb      	strb	r3, [r7, #15]
      break;
 8002a74:	e000      	b.n	8002a78 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002a76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
	...

08002a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4a38      	ldr	r2, [pc, #224]	@ (8002b88 <TIM_Base_SetConfig+0xf4>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d007      	beq.n	8002abc <TIM_Base_SetConfig+0x28>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ab2:	d003      	beq.n	8002abc <TIM_Base_SetConfig+0x28>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a35      	ldr	r2, [pc, #212]	@ (8002b8c <TIM_Base_SetConfig+0xf8>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d108      	bne.n	8002ace <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ac2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a2d      	ldr	r2, [pc, #180]	@ (8002b88 <TIM_Base_SetConfig+0xf4>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d013      	beq.n	8002afe <TIM_Base_SetConfig+0x6a>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002adc:	d00f      	beq.n	8002afe <TIM_Base_SetConfig+0x6a>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a2a      	ldr	r2, [pc, #168]	@ (8002b8c <TIM_Base_SetConfig+0xf8>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d00b      	beq.n	8002afe <TIM_Base_SetConfig+0x6a>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a29      	ldr	r2, [pc, #164]	@ (8002b90 <TIM_Base_SetConfig+0xfc>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d007      	beq.n	8002afe <TIM_Base_SetConfig+0x6a>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a28      	ldr	r2, [pc, #160]	@ (8002b94 <TIM_Base_SetConfig+0x100>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d003      	beq.n	8002afe <TIM_Base_SetConfig+0x6a>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a27      	ldr	r2, [pc, #156]	@ (8002b98 <TIM_Base_SetConfig+0x104>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d108      	bne.n	8002b10 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	695b      	ldr	r3, [r3, #20]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68fa      	ldr	r2, [r7, #12]
 8002b22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	689a      	ldr	r2, [r3, #8]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4a14      	ldr	r2, [pc, #80]	@ (8002b88 <TIM_Base_SetConfig+0xf4>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d00b      	beq.n	8002b54 <TIM_Base_SetConfig+0xc0>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	4a14      	ldr	r2, [pc, #80]	@ (8002b90 <TIM_Base_SetConfig+0xfc>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d007      	beq.n	8002b54 <TIM_Base_SetConfig+0xc0>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	4a13      	ldr	r2, [pc, #76]	@ (8002b94 <TIM_Base_SetConfig+0x100>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d003      	beq.n	8002b54 <TIM_Base_SetConfig+0xc0>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4a12      	ldr	r2, [pc, #72]	@ (8002b98 <TIM_Base_SetConfig+0x104>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d103      	bne.n	8002b5c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	691a      	ldr	r2, [r3, #16]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d105      	bne.n	8002b7a <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	f023 0201 	bic.w	r2, r3, #1
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	611a      	str	r2, [r3, #16]
  }
}
 8002b7a:	bf00      	nop
 8002b7c:	3714      	adds	r7, #20
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	40012c00 	.word	0x40012c00
 8002b8c:	40000400 	.word	0x40000400
 8002b90:	40014000 	.word	0x40014000
 8002b94:	40014400 	.word	0x40014400
 8002b98:	40014800 	.word	0x40014800

08002b9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b087      	sub	sp, #28
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a1b      	ldr	r3, [r3, #32]
 8002baa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a1b      	ldr	r3, [r3, #32]
 8002bb0:	f023 0201 	bic.w	r2, r3, #1
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f023 0303 	bic.w	r3, r3, #3
 8002bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	f023 0302 	bic.w	r3, r3, #2
 8002be8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	697a      	ldr	r2, [r7, #20]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	4a28      	ldr	r2, [pc, #160]	@ (8002c98 <TIM_OC1_SetConfig+0xfc>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d00b      	beq.n	8002c14 <TIM_OC1_SetConfig+0x78>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a27      	ldr	r2, [pc, #156]	@ (8002c9c <TIM_OC1_SetConfig+0x100>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d007      	beq.n	8002c14 <TIM_OC1_SetConfig+0x78>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	4a26      	ldr	r2, [pc, #152]	@ (8002ca0 <TIM_OC1_SetConfig+0x104>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d003      	beq.n	8002c14 <TIM_OC1_SetConfig+0x78>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a25      	ldr	r2, [pc, #148]	@ (8002ca4 <TIM_OC1_SetConfig+0x108>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d10c      	bne.n	8002c2e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	f023 0308 	bic.w	r3, r3, #8
 8002c1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	f023 0304 	bic.w	r3, r3, #4
 8002c2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a19      	ldr	r2, [pc, #100]	@ (8002c98 <TIM_OC1_SetConfig+0xfc>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d00b      	beq.n	8002c4e <TIM_OC1_SetConfig+0xb2>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a18      	ldr	r2, [pc, #96]	@ (8002c9c <TIM_OC1_SetConfig+0x100>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d007      	beq.n	8002c4e <TIM_OC1_SetConfig+0xb2>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a17      	ldr	r2, [pc, #92]	@ (8002ca0 <TIM_OC1_SetConfig+0x104>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d003      	beq.n	8002c4e <TIM_OC1_SetConfig+0xb2>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a16      	ldr	r2, [pc, #88]	@ (8002ca4 <TIM_OC1_SetConfig+0x108>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d111      	bne.n	8002c72 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002c5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	693a      	ldr	r2, [r7, #16]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	693a      	ldr	r2, [r7, #16]
 8002c76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	697a      	ldr	r2, [r7, #20]
 8002c8a:	621a      	str	r2, [r3, #32]
}
 8002c8c:	bf00      	nop
 8002c8e:	371c      	adds	r7, #28
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr
 8002c98:	40012c00 	.word	0x40012c00
 8002c9c:	40014000 	.word	0x40014000
 8002ca0:	40014400 	.word	0x40014400
 8002ca4:	40014800 	.word	0x40014800

08002ca8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b087      	sub	sp, #28
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a1b      	ldr	r3, [r3, #32]
 8002cb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	f023 0210 	bic.w	r2, r3, #16
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002cd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002cda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ce2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	021b      	lsls	r3, r3, #8
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	f023 0320 	bic.w	r3, r3, #32
 8002cf6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a24      	ldr	r2, [pc, #144]	@ (8002d98 <TIM_OC2_SetConfig+0xf0>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d10d      	bne.n	8002d28 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	011b      	lsls	r3, r3, #4
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4a1b      	ldr	r2, [pc, #108]	@ (8002d98 <TIM_OC2_SetConfig+0xf0>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d00b      	beq.n	8002d48 <TIM_OC2_SetConfig+0xa0>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a1a      	ldr	r2, [pc, #104]	@ (8002d9c <TIM_OC2_SetConfig+0xf4>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d007      	beq.n	8002d48 <TIM_OC2_SetConfig+0xa0>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a19      	ldr	r2, [pc, #100]	@ (8002da0 <TIM_OC2_SetConfig+0xf8>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d003      	beq.n	8002d48 <TIM_OC2_SetConfig+0xa0>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a18      	ldr	r2, [pc, #96]	@ (8002da4 <TIM_OC2_SetConfig+0xfc>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d113      	bne.n	8002d70 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002d4e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002d56:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	693a      	ldr	r2, [r7, #16]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	693a      	ldr	r2, [r7, #16]
 8002d74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	685a      	ldr	r2, [r3, #4]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	697a      	ldr	r2, [r7, #20]
 8002d88:	621a      	str	r2, [r3, #32]
}
 8002d8a:	bf00      	nop
 8002d8c:	371c      	adds	r7, #28
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	40012c00 	.word	0x40012c00
 8002d9c:	40014000 	.word	0x40014000
 8002da0:	40014400 	.word	0x40014400
 8002da4:	40014800 	.word	0x40014800

08002da8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b087      	sub	sp, #28
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a1b      	ldr	r3, [r3, #32]
 8002db6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	69db      	ldr	r3, [r3, #28]
 8002dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f023 0303 	bic.w	r3, r3, #3
 8002de2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002df4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	021b      	lsls	r3, r3, #8
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a23      	ldr	r2, [pc, #140]	@ (8002e94 <TIM_OC3_SetConfig+0xec>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d10d      	bne.n	8002e26 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002e10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	021b      	lsls	r3, r3, #8
 8002e18:	697a      	ldr	r2, [r7, #20]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002e24:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a1a      	ldr	r2, [pc, #104]	@ (8002e94 <TIM_OC3_SetConfig+0xec>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d00b      	beq.n	8002e46 <TIM_OC3_SetConfig+0x9e>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a19      	ldr	r2, [pc, #100]	@ (8002e98 <TIM_OC3_SetConfig+0xf0>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d007      	beq.n	8002e46 <TIM_OC3_SetConfig+0x9e>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a18      	ldr	r2, [pc, #96]	@ (8002e9c <TIM_OC3_SetConfig+0xf4>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d003      	beq.n	8002e46 <TIM_OC3_SetConfig+0x9e>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a17      	ldr	r2, [pc, #92]	@ (8002ea0 <TIM_OC3_SetConfig+0xf8>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d113      	bne.n	8002e6e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002e4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002e54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	011b      	lsls	r3, r3, #4
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	011b      	lsls	r3, r3, #4
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	621a      	str	r2, [r3, #32]
}
 8002e88:	bf00      	nop
 8002e8a:	371c      	adds	r7, #28
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr
 8002e94:	40012c00 	.word	0x40012c00
 8002e98:	40014000 	.word	0x40014000
 8002e9c:	40014400 	.word	0x40014400
 8002ea0:	40014800 	.word	0x40014800

08002ea4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b087      	sub	sp, #28
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a1b      	ldr	r3, [r3, #32]
 8002eb2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	69db      	ldr	r3, [r3, #28]
 8002eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ed2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ed6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ede:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	021b      	lsls	r3, r3, #8
 8002ee6:	68fa      	ldr	r2, [r7, #12]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002ef2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	031b      	lsls	r3, r3, #12
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a16      	ldr	r2, [pc, #88]	@ (8002f5c <TIM_OC4_SetConfig+0xb8>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d00b      	beq.n	8002f20 <TIM_OC4_SetConfig+0x7c>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a15      	ldr	r2, [pc, #84]	@ (8002f60 <TIM_OC4_SetConfig+0xbc>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d007      	beq.n	8002f20 <TIM_OC4_SetConfig+0x7c>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a14      	ldr	r2, [pc, #80]	@ (8002f64 <TIM_OC4_SetConfig+0xc0>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d003      	beq.n	8002f20 <TIM_OC4_SetConfig+0x7c>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a13      	ldr	r2, [pc, #76]	@ (8002f68 <TIM_OC4_SetConfig+0xc4>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d109      	bne.n	8002f34 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	695b      	ldr	r3, [r3, #20]
 8002f2c:	019b      	lsls	r3, r3, #6
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	68fa      	ldr	r2, [r7, #12]
 8002f3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	621a      	str	r2, [r3, #32]
}
 8002f4e:	bf00      	nop
 8002f50:	371c      	adds	r7, #28
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	40012c00 	.word	0x40012c00
 8002f60:	40014000 	.word	0x40014000
 8002f64:	40014400 	.word	0x40014400
 8002f68:	40014800 	.word	0x40014800

08002f6c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b087      	sub	sp, #28
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a1b      	ldr	r3, [r3, #32]
 8002f7a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
 8002f80:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002fb0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	041b      	lsls	r3, r3, #16
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a15      	ldr	r2, [pc, #84]	@ (8003018 <TIM_OC5_SetConfig+0xac>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d00b      	beq.n	8002fde <TIM_OC5_SetConfig+0x72>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a14      	ldr	r2, [pc, #80]	@ (800301c <TIM_OC5_SetConfig+0xb0>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d007      	beq.n	8002fde <TIM_OC5_SetConfig+0x72>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a13      	ldr	r2, [pc, #76]	@ (8003020 <TIM_OC5_SetConfig+0xb4>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d003      	beq.n	8002fde <TIM_OC5_SetConfig+0x72>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a12      	ldr	r2, [pc, #72]	@ (8003024 <TIM_OC5_SetConfig+0xb8>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d109      	bne.n	8002ff2 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fe4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	021b      	lsls	r3, r3, #8
 8002fec:	697a      	ldr	r2, [r7, #20]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	697a      	ldr	r2, [r7, #20]
 8002ff6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	693a      	ldr	r2, [r7, #16]
 800300a:	621a      	str	r2, [r3, #32]
}
 800300c:	bf00      	nop
 800300e:	371c      	adds	r7, #28
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr
 8003018:	40012c00 	.word	0x40012c00
 800301c:	40014000 	.word	0x40014000
 8003020:	40014400 	.word	0x40014400
 8003024:	40014800 	.word	0x40014800

08003028 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003028:	b480      	push	{r7}
 800302a:	b087      	sub	sp, #28
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a1b      	ldr	r3, [r3, #32]
 8003036:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a1b      	ldr	r3, [r3, #32]
 800303c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800304e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003056:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800305a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	021b      	lsls	r3, r3, #8
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	4313      	orrs	r3, r2
 8003066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800306e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	051b      	lsls	r3, r3, #20
 8003076:	693a      	ldr	r2, [r7, #16]
 8003078:	4313      	orrs	r3, r2
 800307a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a16      	ldr	r2, [pc, #88]	@ (80030d8 <TIM_OC6_SetConfig+0xb0>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d00b      	beq.n	800309c <TIM_OC6_SetConfig+0x74>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4a15      	ldr	r2, [pc, #84]	@ (80030dc <TIM_OC6_SetConfig+0xb4>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d007      	beq.n	800309c <TIM_OC6_SetConfig+0x74>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4a14      	ldr	r2, [pc, #80]	@ (80030e0 <TIM_OC6_SetConfig+0xb8>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d003      	beq.n	800309c <TIM_OC6_SetConfig+0x74>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4a13      	ldr	r2, [pc, #76]	@ (80030e4 <TIM_OC6_SetConfig+0xbc>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d109      	bne.n	80030b0 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	695b      	ldr	r3, [r3, #20]
 80030a8:	029b      	lsls	r3, r3, #10
 80030aa:	697a      	ldr	r2, [r7, #20]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	621a      	str	r2, [r3, #32]
}
 80030ca:	bf00      	nop
 80030cc:	371c      	adds	r7, #28
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	40012c00 	.word	0x40012c00
 80030dc:	40014000 	.word	0x40014000
 80030e0:	40014400 	.word	0x40014400
 80030e4:	40014800 	.word	0x40014800

080030e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b087      	sub	sp, #28
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	60b9      	str	r1, [r7, #8]
 80030f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6a1b      	ldr	r3, [r3, #32]
 80030f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	f023 0201 	bic.w	r2, r3, #1
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003112:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	011b      	lsls	r3, r3, #4
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	4313      	orrs	r3, r2
 800311c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	f023 030a 	bic.w	r3, r3, #10
 8003124:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	4313      	orrs	r3, r2
 800312c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	697a      	ldr	r2, [r7, #20]
 8003138:	621a      	str	r2, [r3, #32]
}
 800313a:	bf00      	nop
 800313c:	371c      	adds	r7, #28
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr

08003146 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003146:	b480      	push	{r7}
 8003148:	b087      	sub	sp, #28
 800314a:	af00      	add	r7, sp, #0
 800314c:	60f8      	str	r0, [r7, #12]
 800314e:	60b9      	str	r1, [r7, #8]
 8003150:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6a1b      	ldr	r3, [r3, #32]
 8003156:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6a1b      	ldr	r3, [r3, #32]
 800315c:	f023 0210 	bic.w	r2, r3, #16
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003170:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	031b      	lsls	r3, r3, #12
 8003176:	693a      	ldr	r2, [r7, #16]
 8003178:	4313      	orrs	r3, r2
 800317a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003182:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	011b      	lsls	r3, r3, #4
 8003188:	697a      	ldr	r2, [r7, #20]
 800318a:	4313      	orrs	r3, r2
 800318c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	693a      	ldr	r2, [r7, #16]
 8003192:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	621a      	str	r2, [r3, #32]
}
 800319a:	bf00      	nop
 800319c:	371c      	adds	r7, #28
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr

080031a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80031a6:	b480      	push	{r7}
 80031a8:	b085      	sub	sp, #20
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
 80031ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031be:	683a      	ldr	r2, [r7, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	f043 0307 	orr.w	r3, r3, #7
 80031c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	609a      	str	r2, [r3, #8]
}
 80031d0:	bf00      	nop
 80031d2:	3714      	adds	r7, #20
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80031dc:	b480      	push	{r7}
 80031de:	b087      	sub	sp, #28
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
 80031e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80031f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	021a      	lsls	r2, r3, #8
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	431a      	orrs	r2, r3
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	4313      	orrs	r3, r2
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	4313      	orrs	r3, r2
 8003208:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	609a      	str	r2, [r3, #8]
}
 8003210:	bf00      	nop
 8003212:	371c      	adds	r7, #28
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800321c:	b480      	push	{r7}
 800321e:	b087      	sub	sp, #28
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	f003 031f 	and.w	r3, r3, #31
 800322e:	2201      	movs	r2, #1
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6a1a      	ldr	r2, [r3, #32]
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	43db      	mvns	r3, r3
 800323e:	401a      	ands	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6a1a      	ldr	r2, [r3, #32]
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	f003 031f 	and.w	r3, r3, #31
 800324e:	6879      	ldr	r1, [r7, #4]
 8003250:	fa01 f303 	lsl.w	r3, r1, r3
 8003254:	431a      	orrs	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	621a      	str	r2, [r3, #32]
}
 800325a:	bf00      	nop
 800325c:	371c      	adds	r7, #28
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
	...

08003268 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003278:	2b01      	cmp	r3, #1
 800327a:	d101      	bne.n	8003280 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800327c:	2302      	movs	r3, #2
 800327e:	e054      	b.n	800332a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2202      	movs	r2, #2
 800328c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a24      	ldr	r2, [pc, #144]	@ (8003338 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d108      	bne.n	80032bc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80032b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a17      	ldr	r2, [pc, #92]	@ (8003338 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d00e      	beq.n	80032fe <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032e8:	d009      	beq.n	80032fe <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a13      	ldr	r2, [pc, #76]	@ (800333c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d004      	beq.n	80032fe <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a11      	ldr	r2, [pc, #68]	@ (8003340 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d10c      	bne.n	8003318 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003304:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	68ba      	ldr	r2, [r7, #8]
 800330c:	4313      	orrs	r3, r2
 800330e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68ba      	ldr	r2, [r7, #8]
 8003316:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3714      	adds	r7, #20
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	40012c00 	.word	0x40012c00
 800333c:	40000400 	.word	0x40000400
 8003340:	40014000 	.word	0x40014000

08003344 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003344:	b480      	push	{r7}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800334e:	2300      	movs	r3, #0
 8003350:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003358:	2b01      	cmp	r3, #1
 800335a:	d101      	bne.n	8003360 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800335c:	2302      	movs	r3, #2
 800335e:	e060      	b.n	8003422 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	4313      	orrs	r3, r2
 8003374:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	4313      	orrs	r3, r2
 8003382:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	4313      	orrs	r3, r2
 8003390:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4313      	orrs	r3, r2
 800339e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c6:	4313      	orrs	r3, r2
 80033c8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	041b      	lsls	r3, r3, #16
 80033d6:	4313      	orrs	r3, r2
 80033d8:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a14      	ldr	r2, [pc, #80]	@ (8003430 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d115      	bne.n	8003410 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ee:	051b      	lsls	r3, r3, #20
 80033f0:	4313      	orrs	r3, r2
 80033f2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	69db      	ldr	r3, [r3, #28]
 80033fe:	4313      	orrs	r3, r2
 8003400:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	4313      	orrs	r3, r2
 800340e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68fa      	ldr	r2, [r7, #12]
 8003416:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3714      	adds	r7, #20
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	40012c00 	.word	0x40012c00

08003434 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d101      	bne.n	8003446 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e040      	b.n	80034c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800344a:	2b00      	cmp	r3, #0
 800344c:	d106      	bne.n	800345c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f7fd f8a8 	bl	80005ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2224      	movs	r2, #36	@ 0x24
 8003460:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 0201 	bic.w	r2, r2, #1
 8003470:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003476:	2b00      	cmp	r3, #0
 8003478:	d002      	beq.n	8003480 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 f95e 	bl	800373c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 f825 	bl	80034d0 <UART_SetConfig>
 8003486:	4603      	mov	r3, r0
 8003488:	2b01      	cmp	r3, #1
 800348a:	d101      	bne.n	8003490 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e01b      	b.n	80034c8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800349e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80034ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f042 0201 	orr.w	r2, r2, #1
 80034be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 f9dd 	bl	8003880 <UART_CheckIdleState>
 80034c6:	4603      	mov	r3, r0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b088      	sub	sp, #32
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034d8:	2300      	movs	r3, #0
 80034da:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	431a      	orrs	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	431a      	orrs	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	69db      	ldr	r3, [r3, #28]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	4b8a      	ldr	r3, [pc, #552]	@ (8003724 <UART_SetConfig+0x254>)
 80034fc:	4013      	ands	r3, r2
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	6812      	ldr	r2, [r2, #0]
 8003502:	6979      	ldr	r1, [r7, #20]
 8003504:	430b      	orrs	r3, r1
 8003506:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68da      	ldr	r2, [r3, #12]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	430a      	orrs	r2, r1
 800351c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	697a      	ldr	r2, [r7, #20]
 800352a:	4313      	orrs	r3, r2
 800352c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	697a      	ldr	r2, [r7, #20]
 800353e:	430a      	orrs	r2, r1
 8003540:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a78      	ldr	r2, [pc, #480]	@ (8003728 <UART_SetConfig+0x258>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d120      	bne.n	800358e <UART_SetConfig+0xbe>
 800354c:	4b77      	ldr	r3, [pc, #476]	@ (800372c <UART_SetConfig+0x25c>)
 800354e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003550:	f003 0303 	and.w	r3, r3, #3
 8003554:	2b03      	cmp	r3, #3
 8003556:	d817      	bhi.n	8003588 <UART_SetConfig+0xb8>
 8003558:	a201      	add	r2, pc, #4	@ (adr r2, 8003560 <UART_SetConfig+0x90>)
 800355a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800355e:	bf00      	nop
 8003560:	08003571 	.word	0x08003571
 8003564:	0800357d 	.word	0x0800357d
 8003568:	08003583 	.word	0x08003583
 800356c:	08003577 	.word	0x08003577
 8003570:	2300      	movs	r3, #0
 8003572:	77fb      	strb	r3, [r7, #31]
 8003574:	e01d      	b.n	80035b2 <UART_SetConfig+0xe2>
 8003576:	2302      	movs	r3, #2
 8003578:	77fb      	strb	r3, [r7, #31]
 800357a:	e01a      	b.n	80035b2 <UART_SetConfig+0xe2>
 800357c:	2304      	movs	r3, #4
 800357e:	77fb      	strb	r3, [r7, #31]
 8003580:	e017      	b.n	80035b2 <UART_SetConfig+0xe2>
 8003582:	2308      	movs	r3, #8
 8003584:	77fb      	strb	r3, [r7, #31]
 8003586:	e014      	b.n	80035b2 <UART_SetConfig+0xe2>
 8003588:	2310      	movs	r3, #16
 800358a:	77fb      	strb	r3, [r7, #31]
 800358c:	e011      	b.n	80035b2 <UART_SetConfig+0xe2>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a67      	ldr	r2, [pc, #412]	@ (8003730 <UART_SetConfig+0x260>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d102      	bne.n	800359e <UART_SetConfig+0xce>
 8003598:	2300      	movs	r3, #0
 800359a:	77fb      	strb	r3, [r7, #31]
 800359c:	e009      	b.n	80035b2 <UART_SetConfig+0xe2>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a64      	ldr	r2, [pc, #400]	@ (8003734 <UART_SetConfig+0x264>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d102      	bne.n	80035ae <UART_SetConfig+0xde>
 80035a8:	2300      	movs	r3, #0
 80035aa:	77fb      	strb	r3, [r7, #31]
 80035ac:	e001      	b.n	80035b2 <UART_SetConfig+0xe2>
 80035ae:	2310      	movs	r3, #16
 80035b0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	69db      	ldr	r3, [r3, #28]
 80035b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035ba:	d15a      	bne.n	8003672 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80035bc:	7ffb      	ldrb	r3, [r7, #31]
 80035be:	2b08      	cmp	r3, #8
 80035c0:	d827      	bhi.n	8003612 <UART_SetConfig+0x142>
 80035c2:	a201      	add	r2, pc, #4	@ (adr r2, 80035c8 <UART_SetConfig+0xf8>)
 80035c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c8:	080035ed 	.word	0x080035ed
 80035cc:	080035f5 	.word	0x080035f5
 80035d0:	080035fd 	.word	0x080035fd
 80035d4:	08003613 	.word	0x08003613
 80035d8:	08003603 	.word	0x08003603
 80035dc:	08003613 	.word	0x08003613
 80035e0:	08003613 	.word	0x08003613
 80035e4:	08003613 	.word	0x08003613
 80035e8:	0800360b 	.word	0x0800360b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035ec:	f7fe fd66 	bl	80020bc <HAL_RCC_GetPCLK1Freq>
 80035f0:	61b8      	str	r0, [r7, #24]
        break;
 80035f2:	e013      	b.n	800361c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035f4:	f7fe fd84 	bl	8002100 <HAL_RCC_GetPCLK2Freq>
 80035f8:	61b8      	str	r0, [r7, #24]
        break;
 80035fa:	e00f      	b.n	800361c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035fc:	4b4e      	ldr	r3, [pc, #312]	@ (8003738 <UART_SetConfig+0x268>)
 80035fe:	61bb      	str	r3, [r7, #24]
        break;
 8003600:	e00c      	b.n	800361c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003602:	f7fe fcfb 	bl	8001ffc <HAL_RCC_GetSysClockFreq>
 8003606:	61b8      	str	r0, [r7, #24]
        break;
 8003608:	e008      	b.n	800361c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800360a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800360e:	61bb      	str	r3, [r7, #24]
        break;
 8003610:	e004      	b.n	800361c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003612:	2300      	movs	r3, #0
 8003614:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	77bb      	strb	r3, [r7, #30]
        break;
 800361a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d074      	beq.n	800370c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	005a      	lsls	r2, r3, #1
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	085b      	lsrs	r3, r3, #1
 800362c:	441a      	add	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	fbb2 f3f3 	udiv	r3, r2, r3
 8003636:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	2b0f      	cmp	r3, #15
 800363c:	d916      	bls.n	800366c <UART_SetConfig+0x19c>
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003644:	d212      	bcs.n	800366c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	b29b      	uxth	r3, r3
 800364a:	f023 030f 	bic.w	r3, r3, #15
 800364e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	085b      	lsrs	r3, r3, #1
 8003654:	b29b      	uxth	r3, r3
 8003656:	f003 0307 	and.w	r3, r3, #7
 800365a:	b29a      	uxth	r2, r3
 800365c:	89fb      	ldrh	r3, [r7, #14]
 800365e:	4313      	orrs	r3, r2
 8003660:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	89fa      	ldrh	r2, [r7, #14]
 8003668:	60da      	str	r2, [r3, #12]
 800366a:	e04f      	b.n	800370c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	77bb      	strb	r3, [r7, #30]
 8003670:	e04c      	b.n	800370c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003672:	7ffb      	ldrb	r3, [r7, #31]
 8003674:	2b08      	cmp	r3, #8
 8003676:	d828      	bhi.n	80036ca <UART_SetConfig+0x1fa>
 8003678:	a201      	add	r2, pc, #4	@ (adr r2, 8003680 <UART_SetConfig+0x1b0>)
 800367a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800367e:	bf00      	nop
 8003680:	080036a5 	.word	0x080036a5
 8003684:	080036ad 	.word	0x080036ad
 8003688:	080036b5 	.word	0x080036b5
 800368c:	080036cb 	.word	0x080036cb
 8003690:	080036bb 	.word	0x080036bb
 8003694:	080036cb 	.word	0x080036cb
 8003698:	080036cb 	.word	0x080036cb
 800369c:	080036cb 	.word	0x080036cb
 80036a0:	080036c3 	.word	0x080036c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036a4:	f7fe fd0a 	bl	80020bc <HAL_RCC_GetPCLK1Freq>
 80036a8:	61b8      	str	r0, [r7, #24]
        break;
 80036aa:	e013      	b.n	80036d4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036ac:	f7fe fd28 	bl	8002100 <HAL_RCC_GetPCLK2Freq>
 80036b0:	61b8      	str	r0, [r7, #24]
        break;
 80036b2:	e00f      	b.n	80036d4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036b4:	4b20      	ldr	r3, [pc, #128]	@ (8003738 <UART_SetConfig+0x268>)
 80036b6:	61bb      	str	r3, [r7, #24]
        break;
 80036b8:	e00c      	b.n	80036d4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036ba:	f7fe fc9f 	bl	8001ffc <HAL_RCC_GetSysClockFreq>
 80036be:	61b8      	str	r0, [r7, #24]
        break;
 80036c0:	e008      	b.n	80036d4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036c6:	61bb      	str	r3, [r7, #24]
        break;
 80036c8:	e004      	b.n	80036d4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80036ca:	2300      	movs	r3, #0
 80036cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	77bb      	strb	r3, [r7, #30]
        break;
 80036d2:	bf00      	nop
    }

    if (pclk != 0U)
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d018      	beq.n	800370c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	085a      	lsrs	r2, r3, #1
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	441a      	add	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ec:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	2b0f      	cmp	r3, #15
 80036f2:	d909      	bls.n	8003708 <UART_SetConfig+0x238>
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036fa:	d205      	bcs.n	8003708 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	b29a      	uxth	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	60da      	str	r2, [r3, #12]
 8003706:	e001      	b.n	800370c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003718:	7fbb      	ldrb	r3, [r7, #30]
}
 800371a:	4618      	mov	r0, r3
 800371c:	3720      	adds	r7, #32
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	efff69f3 	.word	0xefff69f3
 8003728:	40013800 	.word	0x40013800
 800372c:	40021000 	.word	0x40021000
 8003730:	40004400 	.word	0x40004400
 8003734:	40004800 	.word	0x40004800
 8003738:	007a1200 	.word	0x007a1200

0800373c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003748:	f003 0308 	and.w	r3, r3, #8
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00a      	beq.n	8003766 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00a      	beq.n	8003788 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	430a      	orrs	r2, r1
 8003786:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00a      	beq.n	80037aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	430a      	orrs	r2, r1
 80037a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ae:	f003 0304 	and.w	r3, r3, #4
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00a      	beq.n	80037cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	430a      	orrs	r2, r1
 80037ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d0:	f003 0310 	and.w	r3, r3, #16
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00a      	beq.n	80037ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f2:	f003 0320 	and.w	r3, r3, #32
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00a      	beq.n	8003810 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	430a      	orrs	r2, r1
 800380e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003818:	2b00      	cmp	r3, #0
 800381a:	d01a      	beq.n	8003852 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	430a      	orrs	r2, r1
 8003830:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003836:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800383a:	d10a      	bne.n	8003852 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00a      	beq.n	8003874 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	605a      	str	r2, [r3, #4]
  }
}
 8003874:	bf00      	nop
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b098      	sub	sp, #96	@ 0x60
 8003884:	af02      	add	r7, sp, #8
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003890:	f7fc ff96 	bl	80007c0 <HAL_GetTick>
 8003894:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0308 	and.w	r3, r3, #8
 80038a0:	2b08      	cmp	r3, #8
 80038a2:	d12e      	bne.n	8003902 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80038a8:	9300      	str	r3, [sp, #0]
 80038aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038ac:	2200      	movs	r2, #0
 80038ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f88c 	bl	80039d0 <UART_WaitOnFlagUntilTimeout>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d021      	beq.n	8003902 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c6:	e853 3f00 	ldrex	r3, [r3]
 80038ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80038cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	461a      	mov	r2, r3
 80038da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80038de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80038e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80038e4:	e841 2300 	strex	r3, r2, [r1]
 80038e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80038ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d1e6      	bne.n	80038be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2220      	movs	r2, #32
 80038f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e062      	b.n	80039c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0304 	and.w	r3, r3, #4
 800390c:	2b04      	cmp	r3, #4
 800390e:	d149      	bne.n	80039a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003910:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003914:	9300      	str	r3, [sp, #0]
 8003916:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003918:	2200      	movs	r2, #0
 800391a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 f856 	bl	80039d0 <UART_WaitOnFlagUntilTimeout>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d03c      	beq.n	80039a4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003932:	e853 3f00 	ldrex	r3, [r3]
 8003936:	623b      	str	r3, [r7, #32]
   return(result);
 8003938:	6a3b      	ldr	r3, [r7, #32]
 800393a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800393e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	461a      	mov	r2, r3
 8003946:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003948:	633b      	str	r3, [r7, #48]	@ 0x30
 800394a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800394c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800394e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003950:	e841 2300 	strex	r3, r2, [r1]
 8003954:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1e6      	bne.n	800392a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	3308      	adds	r3, #8
 8003962:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	e853 3f00 	ldrex	r3, [r3]
 800396a:	60fb      	str	r3, [r7, #12]
   return(result);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f023 0301 	bic.w	r3, r3, #1
 8003972:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	3308      	adds	r3, #8
 800397a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800397c:	61fa      	str	r2, [r7, #28]
 800397e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003980:	69b9      	ldr	r1, [r7, #24]
 8003982:	69fa      	ldr	r2, [r7, #28]
 8003984:	e841 2300 	strex	r3, r2, [r1]
 8003988:	617b      	str	r3, [r7, #20]
   return(result);
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1e5      	bne.n	800395c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2220      	movs	r2, #32
 8003994:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e011      	b.n	80039c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2220      	movs	r2, #32
 80039a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2220      	movs	r2, #32
 80039ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3758      	adds	r7, #88	@ 0x58
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	603b      	str	r3, [r7, #0]
 80039dc:	4613      	mov	r3, r2
 80039de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039e0:	e04f      	b.n	8003a82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e8:	d04b      	beq.n	8003a82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ea:	f7fc fee9 	bl	80007c0 <HAL_GetTick>
 80039ee:	4602      	mov	r2, r0
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d302      	bcc.n	8003a00 <UART_WaitOnFlagUntilTimeout+0x30>
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d101      	bne.n	8003a04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e04e      	b.n	8003aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0304 	and.w	r3, r3, #4
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d037      	beq.n	8003a82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	2b80      	cmp	r3, #128	@ 0x80
 8003a16:	d034      	beq.n	8003a82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	2b40      	cmp	r3, #64	@ 0x40
 8003a1c:	d031      	beq.n	8003a82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	69db      	ldr	r3, [r3, #28]
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	2b08      	cmp	r3, #8
 8003a2a:	d110      	bne.n	8003a4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2208      	movs	r2, #8
 8003a32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f000 f838 	bl	8003aaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2208      	movs	r2, #8
 8003a3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2200      	movs	r2, #0
 8003a46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e029      	b.n	8003aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	69db      	ldr	r3, [r3, #28]
 8003a54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a5c:	d111      	bne.n	8003a82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003a66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f000 f81e 	bl	8003aaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2220      	movs	r2, #32
 8003a72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e00f      	b.n	8003aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	69da      	ldr	r2, [r3, #28]
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	68ba      	ldr	r2, [r7, #8]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	bf0c      	ite	eq
 8003a92:	2301      	moveq	r3, #1
 8003a94:	2300      	movne	r3, #0
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	461a      	mov	r2, r3
 8003a9a:	79fb      	ldrb	r3, [r7, #7]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d0a0      	beq.n	80039e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3710      	adds	r7, #16
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	b095      	sub	sp, #84	@ 0x54
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aba:	e853 3f00 	ldrex	r3, [r3]
 8003abe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	461a      	mov	r2, r3
 8003ace:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ad0:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ad2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ad6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ad8:	e841 2300 	strex	r3, r2, [r1]
 8003adc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1e6      	bne.n	8003ab2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	3308      	adds	r3, #8
 8003aea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	e853 3f00 	ldrex	r3, [r3]
 8003af2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	f023 0301 	bic.w	r3, r3, #1
 8003afa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	3308      	adds	r3, #8
 8003b02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b0c:	e841 2300 	strex	r3, r2, [r1]
 8003b10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d1e5      	bne.n	8003ae4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d118      	bne.n	8003b52 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	e853 3f00 	ldrex	r3, [r3]
 8003b2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	f023 0310 	bic.w	r3, r3, #16
 8003b34:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b3e:	61bb      	str	r3, [r7, #24]
 8003b40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b42:	6979      	ldr	r1, [r7, #20]
 8003b44:	69ba      	ldr	r2, [r7, #24]
 8003b46:	e841 2300 	strex	r3, r2, [r1]
 8003b4a:	613b      	str	r3, [r7, #16]
   return(result);
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1e6      	bne.n	8003b20 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2220      	movs	r2, #32
 8003b56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003b66:	bf00      	nop
 8003b68:	3754      	adds	r7, #84	@ 0x54
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr

08003b72 <memset>:
 8003b72:	4402      	add	r2, r0
 8003b74:	4603      	mov	r3, r0
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d100      	bne.n	8003b7c <memset+0xa>
 8003b7a:	4770      	bx	lr
 8003b7c:	f803 1b01 	strb.w	r1, [r3], #1
 8003b80:	e7f9      	b.n	8003b76 <memset+0x4>
	...

08003b84 <__libc_init_array>:
 8003b84:	b570      	push	{r4, r5, r6, lr}
 8003b86:	4d0d      	ldr	r5, [pc, #52]	@ (8003bbc <__libc_init_array+0x38>)
 8003b88:	4c0d      	ldr	r4, [pc, #52]	@ (8003bc0 <__libc_init_array+0x3c>)
 8003b8a:	1b64      	subs	r4, r4, r5
 8003b8c:	10a4      	asrs	r4, r4, #2
 8003b8e:	2600      	movs	r6, #0
 8003b90:	42a6      	cmp	r6, r4
 8003b92:	d109      	bne.n	8003ba8 <__libc_init_array+0x24>
 8003b94:	4d0b      	ldr	r5, [pc, #44]	@ (8003bc4 <__libc_init_array+0x40>)
 8003b96:	4c0c      	ldr	r4, [pc, #48]	@ (8003bc8 <__libc_init_array+0x44>)
 8003b98:	f000 f818 	bl	8003bcc <_init>
 8003b9c:	1b64      	subs	r4, r4, r5
 8003b9e:	10a4      	asrs	r4, r4, #2
 8003ba0:	2600      	movs	r6, #0
 8003ba2:	42a6      	cmp	r6, r4
 8003ba4:	d105      	bne.n	8003bb2 <__libc_init_array+0x2e>
 8003ba6:	bd70      	pop	{r4, r5, r6, pc}
 8003ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bac:	4798      	blx	r3
 8003bae:	3601      	adds	r6, #1
 8003bb0:	e7ee      	b.n	8003b90 <__libc_init_array+0xc>
 8003bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bb6:	4798      	blx	r3
 8003bb8:	3601      	adds	r6, #1
 8003bba:	e7f2      	b.n	8003ba2 <__libc_init_array+0x1e>
 8003bbc:	08003c1c 	.word	0x08003c1c
 8003bc0:	08003c1c 	.word	0x08003c1c
 8003bc4:	08003c1c 	.word	0x08003c1c
 8003bc8:	08003c20 	.word	0x08003c20

08003bcc <_init>:
 8003bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bce:	bf00      	nop
 8003bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bd2:	bc08      	pop	{r3}
 8003bd4:	469e      	mov	lr, r3
 8003bd6:	4770      	bx	lr

08003bd8 <_fini>:
 8003bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bda:	bf00      	nop
 8003bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bde:	bc08      	pop	{r3}
 8003be0:	469e      	mov	lr, r3
 8003be2:	4770      	bx	lr
