
Projekt_roboty_transportowe_C_backup.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000774c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080078d4  080078d4  000178d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800790c  0800790c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800790c  0800790c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800790c  0800790c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800790c  0800790c  0001790c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007910  08007910  00017910  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08007914  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
 10 .bss          00000608  20000010  20000010  00020010  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000618  20000618  00020010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018b6f  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003627  00000000  00000000  00038baf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001260  00000000  00000000  0003c1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000010d8  00000000  00000000  0003d438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e018  00000000  00000000  0003e510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000189e1  00000000  00000000  0005c528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ae89f  00000000  00000000  00074f09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001237a8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004c70  00000000  00000000  001237fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080078bc 	.word	0x080078bc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	080078bc 	.word	0x080078bc

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2iz>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d215      	bcs.n	800099a <__aeabi_d2iz+0x36>
 800096e:	d511      	bpl.n	8000994 <__aeabi_d2iz+0x30>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d912      	bls.n	80009a0 <__aeabi_d2iz+0x3c>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800098a:	fa23 f002 	lsr.w	r0, r3, r2
 800098e:	bf18      	it	ne
 8000990:	4240      	negne	r0, r0
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d105      	bne.n	80009ac <__aeabi_d2iz+0x48>
 80009a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	bf08      	it	eq
 80009a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009aa:	4770      	bx	lr
 80009ac:	f04f 0000 	mov.w	r0, #0
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <motor_update_count>:
 *      Author: ciesl
 */
#include "MOT.h"

void motor_update_count(motor *m, TIM_HandleTypeDef *timer)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	6039      	str	r1, [r7, #0]
	m->pulse_count = (int16_t)__HAL_TIM_GET_COUNTER(timer);
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a64:	b21a      	sxth	r2, r3
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	__HAL_TIM_SET_COUNTER(timer, 0);
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2200      	movs	r2, #0
 8000a72:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000a74:	bf00      	nop
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <motor_calculate_speed>:
int16_t motor_calculate_speed(motor *m, TIM_HandleTypeDef *timer, int16_t timer_hz)
{
 8000a80:	b5b0      	push	{r4, r5, r7, lr}
 8000a82:	b086      	sub	sp, #24
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	60f8      	str	r0, [r7, #12]
 8000a88:	60b9      	str	r1, [r7, #8]
 8000a8a:	4613      	mov	r3, r2
 8000a8c:	80fb      	strh	r3, [r7, #6]
	motor_update_count(m,timer);
 8000a8e:	68b9      	ldr	r1, [r7, #8]
 8000a90:	68f8      	ldr	r0, [r7, #12]
 8000a92:	f7ff ffdf 	bl	8000a54 <motor_update_count>

	m->speedlist[m->iterator] = (int16_t) ( ((float) (m->pulse_count * timer_hz * SEC_IN_MIN)) / (m->resolution*MOT_RPM_TO_1000PROMILE) );
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	f9b3 3064 	ldrsh.w	r3, [r3, #100]	; 0x64
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000aa2:	fb03 f302 	mul.w	r3, r3, r2
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f7ff fce0 	bl	800046c <__aeabi_i2d>
 8000aac:	f04f 0200 	mov.w	r2, #0
 8000ab0:	4b3b      	ldr	r3, [pc, #236]	; (8000ba0 <motor_calculate_speed+0x120>)
 8000ab2:	f7ff fd45 	bl	8000540 <__aeabi_dmul>
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	460b      	mov	r3, r1
 8000aba:	4610      	mov	r0, r2
 8000abc:	4619      	mov	r1, r3
 8000abe:	f7ff ff79 	bl	80009b4 <__aeabi_d2f>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f7ff fce3 	bl	8000490 <__aeabi_f2d>
 8000aca:	4604      	mov	r4, r0
 8000acc:	460d      	mov	r5, r1
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f7ff fcdc 	bl	8000490 <__aeabi_f2d>
 8000ad8:	a32f      	add	r3, pc, #188	; (adr r3, 8000b98 <motor_calculate_speed+0x118>)
 8000ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ade:	f7ff fd2f 	bl	8000540 <__aeabi_dmul>
 8000ae2:	4602      	mov	r2, r0
 8000ae4:	460b      	mov	r3, r1
 8000ae6:	4620      	mov	r0, r4
 8000ae8:	4629      	mov	r1, r5
 8000aea:	f7ff fe53 	bl	8000794 <__aeabi_ddiv>
 8000aee:	4602      	mov	r2, r0
 8000af0:	460b      	mov	r3, r1
 8000af2:	4610      	mov	r0, r2
 8000af4:	4619      	mov	r1, r3
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000afc:	461c      	mov	r4, r3
 8000afe:	f7ff ff31 	bl	8000964 <__aeabi_d2iz>
 8000b02:	4603      	mov	r3, r0
 8000b04:	b219      	sxth	r1, r3
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	f104 0208 	add.w	r2, r4, #8
 8000b0c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	m->iterator++;
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000b16:	b29b      	uxth	r3, r3
 8000b18:	3301      	adds	r3, #1
 8000b1a:	b29b      	uxth	r3, r3
 8000b1c:	b21a      	sxth	r2, r3
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	81da      	strh	r2, [r3, #14]

	if (m->iterator >= SMOOTHING) { m->iterator = 0; }
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000b28:	2b27      	cmp	r3, #39	; 0x27
 8000b2a:	dd02      	ble.n	8000b32 <motor_calculate_speed+0xb2>
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	81da      	strh	r2, [r3, #14]

	m->speed = 0;
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	2200      	movs	r2, #0
 8000b36:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

	for(int i=0; i<SMOOTHING;i++)
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	617b      	str	r3, [r7, #20]
 8000b3e:	e012      	b.n	8000b66 <motor_calculate_speed+0xe6>
	{
		m->speed += m->speedlist[i];
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	f9b3 3066 	ldrsh.w	r3, [r3, #102]	; 0x66
 8000b46:	b29a      	uxth	r2, r3
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	6979      	ldr	r1, [r7, #20]
 8000b4c:	3108      	adds	r1, #8
 8000b4e:	f933 3011 	ldrsh.w	r3, [r3, r1, lsl #1]
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	4413      	add	r3, r2
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	b21a      	sxth	r2, r3
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
	for(int i=0; i<SMOOTHING;i++)
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	3301      	adds	r3, #1
 8000b64:	617b      	str	r3, [r7, #20]
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	2b27      	cmp	r3, #39	; 0x27
 8000b6a:	dde9      	ble.n	8000b40 <motor_calculate_speed+0xc0>
	}

	if(m->DIRECTION == DIR_CCW)
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d109      	bne.n	8000b8a <motor_calculate_speed+0x10a>
	{
		m->speed = -m->speed;
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	f9b3 3066 	ldrsh.w	r3, [r3, #102]	; 0x66
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	425b      	negs	r3, r3
 8000b80:	b29b      	uxth	r3, r3
 8000b82:	b21a      	sxth	r2, r3
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
	}

	return m->speed;
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	f9b3 3066 	ldrsh.w	r3, [r3, #102]	; 0x66
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3718      	adds	r7, #24
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bdb0      	pop	{r4, r5, r7, pc}
 8000b98:	33333333 	.word	0x33333333
 8000b9c:	3fd33333 	.word	0x3fd33333
 8000ba0:	404e0000 	.word	0x404e0000

08000ba4 <motor_init>:
void motor_init(motor *m, GPIO_TypeDef * DIR1_GPIO, GPIO_TypeDef * DIR2_GPIO,uint16_t DIR1_PIN, uint16_t DIR2_PIN)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b087      	sub	sp, #28
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	60f8      	str	r0, [r7, #12]
 8000bac:	60b9      	str	r1, [r7, #8]
 8000bae:	607a      	str	r2, [r7, #4]
 8000bb0:	807b      	strh	r3, [r7, #2]
	m->DIR_1_PIN = DIR1_PIN;
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	887a      	ldrh	r2, [r7, #2]
 8000bb6:	811a      	strh	r2, [r3, #8]
	m->DIR_2_PIN = DIR2_PIN;
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	8c3a      	ldrh	r2, [r7, #32]
 8000bbc:	815a      	strh	r2, [r3, #10]

	m->DIR_1_GPIO = DIR1_GPIO;
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	68ba      	ldr	r2, [r7, #8]
 8000bc2:	601a      	str	r2, [r3, #0]
	m->DIR_2_GPIO = DIR2_GPIO;
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	605a      	str	r2, [r3, #4]

	m->resolution = (ENCODER_RESOLUTION * TIMER_COUNTS * GEAR_RATIO);
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8000bd0:	661a      	str	r2, [r3, #96]	; 0x60

	m->pulse_count = 0;
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	m->speed = 0;
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	2200      	movs	r2, #0
 8000bde:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
	m->iterator = 0;
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	2200      	movs	r2, #0
 8000be6:	81da      	strh	r2, [r3, #14]
	for(int i = 0; i<10;i++)
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]
 8000bec:	e008      	b.n	8000c00 <motor_init+0x5c>
	{
		m->speedlist[i] = 0;
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	697a      	ldr	r2, [r7, #20]
 8000bf2:	3208      	adds	r2, #8
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int i = 0; i<10;i++)
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	617b      	str	r3, [r7, #20]
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	2b09      	cmp	r3, #9
 8000c04:	ddf3      	ble.n	8000bee <motor_init+0x4a>
	}
}
 8000c06:	bf00      	nop
 8000c08:	bf00      	nop
 8000c0a:	371c      	adds	r7, #28
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <set_motor_dir>:
void set_motor_dir(motor *m, int16_t process)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	807b      	strh	r3, [r7, #2]
	if (process == 0){
 8000c20:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d113      	bne.n	8000c50 <set_motor_dir+0x3c>
		HAL_GPIO_WritePin(m->DIR_1_GPIO, m->DIR_1_PIN, 0);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	6818      	ldr	r0, [r3, #0]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	891b      	ldrh	r3, [r3, #8]
 8000c30:	2200      	movs	r2, #0
 8000c32:	4619      	mov	r1, r3
 8000c34:	f003 fafa 	bl	800422c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m->DIR_2_GPIO, m->DIR_2_PIN, 0);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	6858      	ldr	r0, [r3, #4]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	895b      	ldrh	r3, [r3, #10]
 8000c40:	2200      	movs	r2, #0
 8000c42:	4619      	mov	r1, r3
 8000c44:	f003 faf2 	bl	800422c <HAL_GPIO_WritePin>
		m->DIRECTION = DIR_STOP;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2202      	movs	r2, #2
 8000c4c:	819a      	strh	r2, [r3, #12]
	{
		HAL_GPIO_WritePin(m->DIR_1_GPIO, m->DIR_1_PIN, 0);
		HAL_GPIO_WritePin(m->DIR_2_GPIO, m->DIR_2_PIN, 1);
		m->DIRECTION = DIR_CCW;
	}
}
 8000c4e:	e02e      	b.n	8000cae <set_motor_dir+0x9a>
	else if(process > 0)
 8000c50:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	dd13      	ble.n	8000c80 <set_motor_dir+0x6c>
		HAL_GPIO_WritePin(m->DIR_1_GPIO, m->DIR_1_PIN, 1);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6818      	ldr	r0, [r3, #0]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	891b      	ldrh	r3, [r3, #8]
 8000c60:	2201      	movs	r2, #1
 8000c62:	4619      	mov	r1, r3
 8000c64:	f003 fae2 	bl	800422c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m->DIR_2_GPIO, m->DIR_2_PIN, 0);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6858      	ldr	r0, [r3, #4]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	895b      	ldrh	r3, [r3, #10]
 8000c70:	2200      	movs	r2, #0
 8000c72:	4619      	mov	r1, r3
 8000c74:	f003 fada 	bl	800422c <HAL_GPIO_WritePin>
		m->DIRECTION = DIR_CW;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	819a      	strh	r2, [r3, #12]
}
 8000c7e:	e016      	b.n	8000cae <set_motor_dir+0x9a>
	else if(process < 0)
 8000c80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	da12      	bge.n	8000cae <set_motor_dir+0x9a>
		HAL_GPIO_WritePin(m->DIR_1_GPIO, m->DIR_1_PIN, 0);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6818      	ldr	r0, [r3, #0]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	891b      	ldrh	r3, [r3, #8]
 8000c90:	2200      	movs	r2, #0
 8000c92:	4619      	mov	r1, r3
 8000c94:	f003 faca 	bl	800422c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m->DIR_2_GPIO, m->DIR_2_PIN, 1);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6858      	ldr	r0, [r3, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	895b      	ldrh	r3, [r3, #10]
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	f003 fac2 	bl	800422c <HAL_GPIO_WritePin>
		m->DIRECTION = DIR_CCW;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2201      	movs	r2, #1
 8000cac:	819a      	strh	r2, [r3, #12]
}
 8000cae:	bf00      	nop
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
	...

08000cb8 <pid_init>:
 *  Created on: 6 kwi 2022
 *      Author: Grzegorz Cieslar
 */
#include "PID.h"

void pid_init(PID_t * pid, float p, float i, float d, float dt_ms, int16_t power) {
 8000cb8:	b480      	push	{r7}
 8000cba:	b087      	sub	sp, #28
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6178      	str	r0, [r7, #20]
 8000cc0:	ed87 0a04 	vstr	s0, [r7, #16]
 8000cc4:	edc7 0a03 	vstr	s1, [r7, #12]
 8000cc8:	ed87 1a02 	vstr	s2, [r7, #8]
 8000ccc:	edc7 1a01 	vstr	s3, [r7, #4]
 8000cd0:	460b      	mov	r3, r1
 8000cd2:	807b      	strh	r3, [r7, #2]

	pid->p = p;
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	693a      	ldr	r2, [r7, #16]
 8000cd8:	601a      	str	r2, [r3, #0]
	pid->i = i;
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	68fa      	ldr	r2, [r7, #12]
 8000cde:	605a      	str	r2, [r3, #4]
	pid->d = d;
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	68ba      	ldr	r2, [r7, #8]
 8000ce4:	609a      	str	r2, [r3, #8]
	pid->p_val = 0.0;
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	f04f 0200 	mov.w	r2, #0
 8000cec:	60da      	str	r2, [r3, #12]
	pid->i_val = 0.0;
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	f04f 0200 	mov.w	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]
	pid->d_val = 0.0;
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	f04f 0200 	mov.w	r2, #0
 8000cfc:	615a      	str	r2, [r3, #20]

	pid->PID_max_val = FLOAT_MAX;
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	4a0f      	ldr	r2, [pc, #60]	; (8000d40 <pid_init+0x88>)
 8000d02:	619a      	str	r2, [r3, #24]
	pid->PID_min_val = FLOAT_MIN;
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	4a0f      	ldr	r2, [pc, #60]	; (8000d44 <pid_init+0x8c>)
 8000d08:	61da      	str	r2, [r3, #28]
	pid->total_max = FLOAT_MAX;
 8000d0a:	697b      	ldr	r3, [r7, #20]
 8000d0c:	4a0c      	ldr	r2, [pc, #48]	; (8000d40 <pid_init+0x88>)
 8000d0e:	621a      	str	r2, [r3, #32]
	pid->total_min = FLOAT_MIN;
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	4a0c      	ldr	r2, [pc, #48]	; (8000d44 <pid_init+0x8c>)
 8000d14:	625a      	str	r2, [r3, #36]	; 0x24

	pid->e_last = 0.0;
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	f04f 0200 	mov.w	r2, #0
 8000d1c:	631a      	str	r2, [r3, #48]	; 0x30
	pid->sum = 0.0;
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	f04f 0200 	mov.w	r2, #0
 8000d24:	635a      	str	r2, [r3, #52]	; 0x34

	pid->dt_ms = dt_ms;
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	687a      	ldr	r2, [r7, #4]
 8000d2a:	63da      	str	r2, [r3, #60]	; 0x3c

	pid->power = power;
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	887a      	ldrh	r2, [r7, #2]
 8000d30:	875a      	strh	r2, [r3, #58]	; 0x3a

}
 8000d32:	bf00      	nop
 8000d34:	371c      	adds	r7, #28
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	49742400 	.word	0x49742400
 8000d44:	c9742400 	.word	0xc9742400

08000d48 <pid_calc>:

int16_t pid_calc(PID_t * pid, int16_t mv, int16_t dv) {
 8000d48:	b480      	push	{r7}
 8000d4a:	b089      	sub	sp, #36	; 0x24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	460b      	mov	r3, r1
 8000d52:	807b      	strh	r3, [r7, #2]
 8000d54:	4613      	mov	r3, r2
 8000d56:	803b      	strh	r3, [r7, #0]

	float p, i, d, e, total;

	//PID process variables
	pid->mv = (float)mv*pid->power;
 8000d58:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000d5c:	ee07 3a90 	vmov	s15, r3
 8000d60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 8000d6a:	ee07 3a90 	vmov	s15, r3
 8000d6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	pid->dv = (float)dv*pid->power;
 8000d7c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000d80:	ee07 3a90 	vmov	s15, r3
 8000d84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 8000d8e:	ee07 3a90 	vmov	s15, r3
 8000d92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	//Error
	e = dv - mv;
 8000da0:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000da4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	ee07 3a90 	vmov	s15, r3
 8000dae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000db2:	edc7 7a03 	vstr	s15, [r7, #12]

	//P
	p = e * pid->p;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	edd3 7a00 	vldr	s15, [r3]
 8000dbc:	ed97 7a03 	vldr	s14, [r7, #12]
 8000dc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dc4:	edc7 7a07 	vstr	s15, [r7, #28]
	if (p > pid->PID_max_val)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	edd3 7a06 	vldr	s15, [r3, #24]
 8000dce:	ed97 7a07 	vldr	s14, [r7, #28]
 8000dd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dda:	dd03      	ble.n	8000de4 <pid_calc+0x9c>
	p = pid->PID_max_val;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	699b      	ldr	r3, [r3, #24]
 8000de0:	61fb      	str	r3, [r7, #28]
 8000de2:	e00c      	b.n	8000dfe <pid_calc+0xb6>
	else if (p < pid->PID_min_val)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	edd3 7a07 	vldr	s15, [r3, #28]
 8000dea:	ed97 7a07 	vldr	s14, [r7, #28]
 8000dee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000df6:	d502      	bpl.n	8000dfe <pid_calc+0xb6>
	p = pid->PID_min_val;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	69db      	ldr	r3, [r3, #28]
 8000dfc:	61fb      	str	r3, [r7, #28]
	pid->p_val = p;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	69fa      	ldr	r2, [r7, #28]
 8000e02:	60da      	str	r2, [r3, #12]

	//I
	i = pid->sum;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e08:	61bb      	str	r3, [r7, #24]
	i += pid->dt_ms * e / pid->i;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8000e10:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e14:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	ed93 7a01 	vldr	s14, [r3, #4]
 8000e1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e22:	ed97 7a06 	vldr	s14, [r7, #24]
 8000e26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e2a:	edc7 7a06 	vstr	s15, [r7, #24]
	if (i > pid->PID_max_val)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	edd3 7a06 	vldr	s15, [r3, #24]
 8000e34:	ed97 7a06 	vldr	s14, [r7, #24]
 8000e38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e40:	dd03      	ble.n	8000e4a <pid_calc+0x102>
	i = pid->PID_max_val;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	699b      	ldr	r3, [r3, #24]
 8000e46:	61bb      	str	r3, [r7, #24]
 8000e48:	e00c      	b.n	8000e64 <pid_calc+0x11c>
	else if (i < pid->PID_min_val)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	edd3 7a07 	vldr	s15, [r3, #28]
 8000e50:	ed97 7a06 	vldr	s14, [r7, #24]
 8000e54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e5c:	d502      	bpl.n	8000e64 <pid_calc+0x11c>
	i = pid->PID_min_val;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	69db      	ldr	r3, [r3, #28]
 8000e62:	61bb      	str	r3, [r7, #24]
	pid->sum = i;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	69ba      	ldr	r2, [r7, #24]
 8000e68:	635a      	str	r2, [r3, #52]	; 0x34

	//D
	d = ((e - pid->e_last) * pid->d)/pid->dt_ms;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000e70:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e74:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	edd3 7a02 	vldr	s15, [r3, #8]
 8000e7e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8000e88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e8c:	edc7 7a05 	vstr	s15, [r7, #20]
	if (d > pid->PID_max_val)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	edd3 7a06 	vldr	s15, [r3, #24]
 8000e96:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea2:	dd03      	ble.n	8000eac <pid_calc+0x164>
	d = pid->PID_max_val;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	617b      	str	r3, [r7, #20]
 8000eaa:	e00c      	b.n	8000ec6 <pid_calc+0x17e>
	else if (d < pid->PID_min_val)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	edd3 7a07 	vldr	s15, [r3, #28]
 8000eb2:	ed97 7a05 	vldr	s14, [r7, #20]
 8000eb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ebe:	d502      	bpl.n	8000ec6 <pid_calc+0x17e>
	d = pid->PID_min_val;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	69db      	ldr	r3, [r3, #28]
 8000ec4:	617b      	str	r3, [r7, #20]
	pid->d_val = d;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	697a      	ldr	r2, [r7, #20]
 8000eca:	615a      	str	r2, [r3, #20]

	//Total
	total = (p + i + d)/(float)pid->power;
 8000ecc:	ed97 7a07 	vldr	s14, [r7, #28]
 8000ed0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ed4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ed8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000edc:	ee77 6a27 	vadd.f32	s13, s14, s15
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 8000ee6:	ee07 3a90 	vmov	s15, r3
 8000eea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ef2:	edc7 7a04 	vstr	s15, [r7, #16]
	if (total > pid->total_max)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	edd3 7a08 	vldr	s15, [r3, #32]
 8000efc:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f00:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f08:	dd03      	ble.n	8000f12 <pid_calc+0x1ca>
	total = pid->total_max;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6a1b      	ldr	r3, [r3, #32]
 8000f0e:	613b      	str	r3, [r7, #16]
 8000f10:	e00c      	b.n	8000f2c <pid_calc+0x1e4>
	else if (total < pid->total_min)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000f18:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f24:	d502      	bpl.n	8000f2c <pid_calc+0x1e4>
	total = pid->total_min;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f2a:	613b      	str	r3, [r7, #16]

	//Write computed variables
	pid->control = (int16_t)total;
 8000f2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f34:	ee17 3a90 	vmov	r3, s15
 8000f38:	b21a      	sxth	r2, r3
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	871a      	strh	r2, [r3, #56]	; 0x38
	pid->e_last = e;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	631a      	str	r2, [r3, #48]	; 0x30

	return pid->control;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	; 0x38
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3724      	adds	r7, #36	; 0x24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <pid_scaling>:

void pid_scaling(PID_t* pid, float  pid_max, float pid_min, float total_max, float total_min)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b087      	sub	sp, #28
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6178      	str	r0, [r7, #20]
 8000f5e:	ed87 0a04 	vstr	s0, [r7, #16]
 8000f62:	edc7 0a03 	vstr	s1, [r7, #12]
 8000f66:	ed87 1a02 	vstr	s2, [r7, #8]
 8000f6a:	edc7 1a01 	vstr	s3, [r7, #4]
	pid->PID_max_val = pid_max*pid->power;
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 8000f74:	ee07 3a90 	vmov	s15, r3
 8000f78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	edc3 7a06 	vstr	s15, [r3, #24]
	pid->PID_min_val = pid_min*pid->power;
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 8000f90:	ee07 3a90 	vmov	s15, r3
 8000f94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f98:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	edc3 7a07 	vstr	s15, [r3, #28]
	pid->total_max = total_max;
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	68ba      	ldr	r2, [r7, #8]
 8000faa:	621a      	str	r2, [r3, #32]
	pid->total_min = total_min;
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	687a      	ldr	r2, [r7, #4]
 8000fb0:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000fb2:	bf00      	nop
 8000fb4:	371c      	adds	r7, #28
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
	...

08000fc0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b08a      	sub	sp, #40	; 0x28
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000fc6:	f107 031c 	add.w	r3, r7, #28
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fd2:	1d3b      	adds	r3, r7, #4
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
 8000fe0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fe2:	4b2e      	ldr	r3, [pc, #184]	; (800109c <MX_ADC1_Init+0xdc>)
 8000fe4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000fe8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000fea:	4b2c      	ldr	r3, [pc, #176]	; (800109c <MX_ADC1_Init+0xdc>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ff0:	4b2a      	ldr	r3, [pc, #168]	; (800109c <MX_ADC1_Init+0xdc>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ff6:	4b29      	ldr	r3, [pc, #164]	; (800109c <MX_ADC1_Init+0xdc>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ffc:	4b27      	ldr	r3, [pc, #156]	; (800109c <MX_ADC1_Init+0xdc>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001002:	4b26      	ldr	r3, [pc, #152]	; (800109c <MX_ADC1_Init+0xdc>)
 8001004:	2200      	movs	r2, #0
 8001006:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800100a:	4b24      	ldr	r3, [pc, #144]	; (800109c <MX_ADC1_Init+0xdc>)
 800100c:	2200      	movs	r2, #0
 800100e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001010:	4b22      	ldr	r3, [pc, #136]	; (800109c <MX_ADC1_Init+0xdc>)
 8001012:	2201      	movs	r2, #1
 8001014:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001016:	4b21      	ldr	r3, [pc, #132]	; (800109c <MX_ADC1_Init+0xdc>)
 8001018:	2200      	movs	r2, #0
 800101a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800101c:	4b1f      	ldr	r3, [pc, #124]	; (800109c <MX_ADC1_Init+0xdc>)
 800101e:	2201      	movs	r2, #1
 8001020:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001022:	4b1e      	ldr	r3, [pc, #120]	; (800109c <MX_ADC1_Init+0xdc>)
 8001024:	2200      	movs	r2, #0
 8001026:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800102a:	4b1c      	ldr	r3, [pc, #112]	; (800109c <MX_ADC1_Init+0xdc>)
 800102c:	2204      	movs	r2, #4
 800102e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001030:	4b1a      	ldr	r3, [pc, #104]	; (800109c <MX_ADC1_Init+0xdc>)
 8001032:	2200      	movs	r2, #0
 8001034:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001036:	4b19      	ldr	r3, [pc, #100]	; (800109c <MX_ADC1_Init+0xdc>)
 8001038:	2200      	movs	r2, #0
 800103a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800103c:	4817      	ldr	r0, [pc, #92]	; (800109c <MX_ADC1_Init+0xdc>)
 800103e:	f001 fba3 	bl	8002788 <HAL_ADC_Init>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001048:	f000 fe68 	bl	8001d1c <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800104c:	2300      	movs	r3, #0
 800104e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001050:	f107 031c 	add.w	r3, r7, #28
 8001054:	4619      	mov	r1, r3
 8001056:	4811      	ldr	r0, [pc, #68]	; (800109c <MX_ADC1_Init+0xdc>)
 8001058:	f002 fa32 	bl	80034c0 <HAL_ADCEx_MultiModeConfigChannel>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001062:	f000 fe5b 	bl	8001d1c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001066:	2304      	movs	r3, #4
 8001068:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800106a:	2301      	movs	r3, #1
 800106c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800106e:	2300      	movs	r3, #0
 8001070:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001076:	2300      	movs	r3, #0
 8001078:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800107e:	1d3b      	adds	r3, r7, #4
 8001080:	4619      	mov	r1, r3
 8001082:	4806      	ldr	r0, [pc, #24]	; (800109c <MX_ADC1_Init+0xdc>)
 8001084:	f001 ff5a 	bl	8002f3c <HAL_ADC_ConfigChannel>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800108e:	f000 fe45 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001092:	bf00      	nop
 8001094:	3728      	adds	r7, #40	; 0x28
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	200000b0 	.word	0x200000b0

080010a0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010a6:	463b      	mov	r3, r7
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
 80010b4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 80010b6:	4b27      	ldr	r3, [pc, #156]	; (8001154 <MX_ADC2_Init+0xb4>)
 80010b8:	4a27      	ldr	r2, [pc, #156]	; (8001158 <MX_ADC2_Init+0xb8>)
 80010ba:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80010bc:	4b25      	ldr	r3, [pc, #148]	; (8001154 <MX_ADC2_Init+0xb4>)
 80010be:	2200      	movs	r2, #0
 80010c0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80010c2:	4b24      	ldr	r3, [pc, #144]	; (8001154 <MX_ADC2_Init+0xb4>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010c8:	4b22      	ldr	r3, [pc, #136]	; (8001154 <MX_ADC2_Init+0xb4>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80010ce:	4b21      	ldr	r3, [pc, #132]	; (8001154 <MX_ADC2_Init+0xb4>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80010d4:	4b1f      	ldr	r3, [pc, #124]	; (8001154 <MX_ADC2_Init+0xb4>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010dc:	4b1d      	ldr	r3, [pc, #116]	; (8001154 <MX_ADC2_Init+0xb4>)
 80010de:	2200      	movs	r2, #0
 80010e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010e2:	4b1c      	ldr	r3, [pc, #112]	; (8001154 <MX_ADC2_Init+0xb4>)
 80010e4:	2201      	movs	r2, #1
 80010e6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010e8:	4b1a      	ldr	r3, [pc, #104]	; (8001154 <MX_ADC2_Init+0xb4>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80010ee:	4b19      	ldr	r3, [pc, #100]	; (8001154 <MX_ADC2_Init+0xb4>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80010f4:	4b17      	ldr	r3, [pc, #92]	; (8001154 <MX_ADC2_Init+0xb4>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010fc:	4b15      	ldr	r3, [pc, #84]	; (8001154 <MX_ADC2_Init+0xb4>)
 80010fe:	2204      	movs	r2, #4
 8001100:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001102:	4b14      	ldr	r3, [pc, #80]	; (8001154 <MX_ADC2_Init+0xb4>)
 8001104:	2200      	movs	r2, #0
 8001106:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001108:	4b12      	ldr	r3, [pc, #72]	; (8001154 <MX_ADC2_Init+0xb4>)
 800110a:	2200      	movs	r2, #0
 800110c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800110e:	4811      	ldr	r0, [pc, #68]	; (8001154 <MX_ADC2_Init+0xb4>)
 8001110:	f001 fb3a 	bl	8002788 <HAL_ADC_Init>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 800111a:	f000 fdff 	bl	8001d1c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800111e:	2304      	movs	r3, #4
 8001120:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001122:	2301      	movs	r3, #1
 8001124:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800112a:	2300      	movs	r3, #0
 800112c:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001136:	463b      	mov	r3, r7
 8001138:	4619      	mov	r1, r3
 800113a:	4806      	ldr	r0, [pc, #24]	; (8001154 <MX_ADC2_Init+0xb4>)
 800113c:	f001 fefe 	bl	8002f3c <HAL_ADC_ConfigChannel>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8001146:	f000 fde9 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800114a:	bf00      	nop
 800114c:	3718      	adds	r7, #24
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000060 	.word	0x20000060
 8001158:	50000100 	.word	0x50000100

0800115c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08c      	sub	sp, #48	; 0x30
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 031c 	add.w	r3, r7, #28
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800117c:	d136      	bne.n	80011ec <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800117e:	4b3b      	ldr	r3, [pc, #236]	; (800126c <HAL_ADC_MspInit+0x110>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	3301      	adds	r3, #1
 8001184:	4a39      	ldr	r2, [pc, #228]	; (800126c <HAL_ADC_MspInit+0x110>)
 8001186:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001188:	4b38      	ldr	r3, [pc, #224]	; (800126c <HAL_ADC_MspInit+0x110>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d10b      	bne.n	80011a8 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001190:	4b37      	ldr	r3, [pc, #220]	; (8001270 <HAL_ADC_MspInit+0x114>)
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	4a36      	ldr	r2, [pc, #216]	; (8001270 <HAL_ADC_MspInit+0x114>)
 8001196:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800119a:	6153      	str	r3, [r2, #20]
 800119c:	4b34      	ldr	r3, [pc, #208]	; (8001270 <HAL_ADC_MspInit+0x114>)
 800119e:	695b      	ldr	r3, [r3, #20]
 80011a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011a4:	61bb      	str	r3, [r7, #24]
 80011a6:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a8:	4b31      	ldr	r3, [pc, #196]	; (8001270 <HAL_ADC_MspInit+0x114>)
 80011aa:	695b      	ldr	r3, [r3, #20]
 80011ac:	4a30      	ldr	r2, [pc, #192]	; (8001270 <HAL_ADC_MspInit+0x114>)
 80011ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011b2:	6153      	str	r3, [r2, #20]
 80011b4:	4b2e      	ldr	r3, [pc, #184]	; (8001270 <HAL_ADC_MspInit+0x114>)
 80011b6:	695b      	ldr	r3, [r3, #20]
 80011b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011bc:	617b      	str	r3, [r7, #20]
 80011be:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC1_Pin;
 80011c0:	2308      	movs	r3, #8
 80011c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011c4:	2303      	movs	r3, #3
 80011c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC1_GPIO_Port, &GPIO_InitStruct);
 80011cc:	f107 031c 	add.w	r3, r7, #28
 80011d0:	4619      	mov	r1, r3
 80011d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011d6:	f002 feb7 	bl	8003f48 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80011da:	2200      	movs	r2, #0
 80011dc:	2100      	movs	r1, #0
 80011de:	2012      	movs	r0, #18
 80011e0:	f002 fb75 	bl	80038ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80011e4:	2012      	movs	r0, #18
 80011e6:	f002 fb8e 	bl	8003906 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80011ea:	e03a      	b.n	8001262 <HAL_ADC_MspInit+0x106>
  else if(adcHandle->Instance==ADC2)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a20      	ldr	r2, [pc, #128]	; (8001274 <HAL_ADC_MspInit+0x118>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d135      	bne.n	8001262 <HAL_ADC_MspInit+0x106>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80011f6:	4b1d      	ldr	r3, [pc, #116]	; (800126c <HAL_ADC_MspInit+0x110>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	3301      	adds	r3, #1
 80011fc:	4a1b      	ldr	r2, [pc, #108]	; (800126c <HAL_ADC_MspInit+0x110>)
 80011fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001200:	4b1a      	ldr	r3, [pc, #104]	; (800126c <HAL_ADC_MspInit+0x110>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2b01      	cmp	r3, #1
 8001206:	d10b      	bne.n	8001220 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001208:	4b19      	ldr	r3, [pc, #100]	; (8001270 <HAL_ADC_MspInit+0x114>)
 800120a:	695b      	ldr	r3, [r3, #20]
 800120c:	4a18      	ldr	r2, [pc, #96]	; (8001270 <HAL_ADC_MspInit+0x114>)
 800120e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001212:	6153      	str	r3, [r2, #20]
 8001214:	4b16      	ldr	r3, [pc, #88]	; (8001270 <HAL_ADC_MspInit+0x114>)
 8001216:	695b      	ldr	r3, [r3, #20]
 8001218:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800121c:	613b      	str	r3, [r7, #16]
 800121e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001220:	4b13      	ldr	r3, [pc, #76]	; (8001270 <HAL_ADC_MspInit+0x114>)
 8001222:	695b      	ldr	r3, [r3, #20]
 8001224:	4a12      	ldr	r2, [pc, #72]	; (8001270 <HAL_ADC_MspInit+0x114>)
 8001226:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800122a:	6153      	str	r3, [r2, #20]
 800122c:	4b10      	ldr	r3, [pc, #64]	; (8001270 <HAL_ADC_MspInit+0x114>)
 800122e:	695b      	ldr	r3, [r3, #20]
 8001230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001234:	60fb      	str	r3, [r7, #12]
 8001236:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ADC2_Pin;
 8001238:	2380      	movs	r3, #128	; 0x80
 800123a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800123c:	2303      	movs	r3, #3
 800123e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC2_GPIO_Port, &GPIO_InitStruct);
 8001244:	f107 031c 	add.w	r3, r7, #28
 8001248:	4619      	mov	r1, r3
 800124a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800124e:	f002 fe7b 	bl	8003f48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001252:	2200      	movs	r2, #0
 8001254:	2100      	movs	r1, #0
 8001256:	2012      	movs	r0, #18
 8001258:	f002 fb39 	bl	80038ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800125c:	2012      	movs	r0, #18
 800125e:	f002 fb52 	bl	8003906 <HAL_NVIC_EnableIRQ>
}
 8001262:	bf00      	nop
 8001264:	3730      	adds	r7, #48	; 0x30
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	2000002c 	.word	0x2000002c
 8001270:	40021000 	.word	0x40021000
 8001274:	50000100 	.word	0x50000100

08001278 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800127e:	1d3b      	adds	r3, r7, #4
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001288:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <MX_DAC1_Init+0x4c>)
 800128a:	4a0f      	ldr	r2, [pc, #60]	; (80012c8 <MX_DAC1_Init+0x50>)
 800128c:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800128e:	480d      	ldr	r0, [pc, #52]	; (80012c4 <MX_DAC1_Init+0x4c>)
 8001290:	f002 fb53 	bl	800393a <HAL_DAC_Init>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 800129a:	f000 fd3f 	bl	8001d1c <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80012a2:	2300      	movs	r3, #0
 80012a4:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	2200      	movs	r2, #0
 80012aa:	4619      	mov	r1, r3
 80012ac:	4805      	ldr	r0, [pc, #20]	; (80012c4 <MX_DAC1_Init+0x4c>)
 80012ae:	f002 fbcb 	bl	8003a48 <HAL_DAC_ConfigChannel>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 80012b8:	f000 fd30 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80012bc:	bf00      	nop
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000100 	.word	0x20000100
 80012c8:	40007400 	.word	0x40007400

080012cc <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08a      	sub	sp, #40	; 0x28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a19      	ldr	r2, [pc, #100]	; (8001350 <HAL_DAC_MspInit+0x84>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d12c      	bne.n	8001348 <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80012ee:	4b19      	ldr	r3, [pc, #100]	; (8001354 <HAL_DAC_MspInit+0x88>)
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	4a18      	ldr	r2, [pc, #96]	; (8001354 <HAL_DAC_MspInit+0x88>)
 80012f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80012f8:	61d3      	str	r3, [r2, #28]
 80012fa:	4b16      	ldr	r3, [pc, #88]	; (8001354 <HAL_DAC_MspInit+0x88>)
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001302:	613b      	str	r3, [r7, #16]
 8001304:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001306:	4b13      	ldr	r3, [pc, #76]	; (8001354 <HAL_DAC_MspInit+0x88>)
 8001308:	695b      	ldr	r3, [r3, #20]
 800130a:	4a12      	ldr	r2, [pc, #72]	; (8001354 <HAL_DAC_MspInit+0x88>)
 800130c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001310:	6153      	str	r3, [r2, #20]
 8001312:	4b10      	ldr	r3, [pc, #64]	; (8001354 <HAL_DAC_MspInit+0x88>)
 8001314:	695b      	ldr	r3, [r3, #20]
 8001316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = SERWO_OUT_Pin;
 800131e:	2310      	movs	r3, #16
 8001320:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001322:	2303      	movs	r3, #3
 8001324:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001326:	2300      	movs	r3, #0
 8001328:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SERWO_OUT_GPIO_Port, &GPIO_InitStruct);
 800132a:	f107 0314 	add.w	r3, r7, #20
 800132e:	4619      	mov	r1, r3
 8001330:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001334:	f002 fe08 	bl	8003f48 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8001338:	2200      	movs	r2, #0
 800133a:	2100      	movs	r1, #0
 800133c:	2036      	movs	r0, #54	; 0x36
 800133e:	f002 fac6 	bl	80038ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8001342:	2036      	movs	r0, #54	; 0x36
 8001344:	f002 fadf 	bl	8003906 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8001348:	bf00      	nop
 800134a:	3728      	adds	r7, #40	; 0x28
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40007400 	.word	0x40007400
 8001354:	40021000 	.word	0x40021000

08001358 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800135e:	4b0c      	ldr	r3, [pc, #48]	; (8001390 <MX_DMA_Init+0x38>)
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	4a0b      	ldr	r2, [pc, #44]	; (8001390 <MX_DMA_Init+0x38>)
 8001364:	f043 0301 	orr.w	r3, r3, #1
 8001368:	6153      	str	r3, [r2, #20]
 800136a:	4b09      	ldr	r3, [pc, #36]	; (8001390 <MX_DMA_Init+0x38>)
 800136c:	695b      	ldr	r3, [r3, #20]
 800136e:	f003 0301 	and.w	r3, r3, #1
 8001372:	607b      	str	r3, [r7, #4]
 8001374:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001376:	2200      	movs	r2, #0
 8001378:	2100      	movs	r1, #0
 800137a:	2010      	movs	r0, #16
 800137c:	f002 faa7 	bl	80038ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001380:	2010      	movs	r0, #16
 8001382:	f002 fac0 	bl	8003906 <HAL_NVIC_EnableIRQ>

}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40021000 	.word	0x40021000

08001394 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139a:	f107 030c 	add.w	r3, r7, #12
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013aa:	4b32      	ldr	r3, [pc, #200]	; (8001474 <MX_GPIO_Init+0xe0>)
 80013ac:	695b      	ldr	r3, [r3, #20]
 80013ae:	4a31      	ldr	r2, [pc, #196]	; (8001474 <MX_GPIO_Init+0xe0>)
 80013b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013b4:	6153      	str	r3, [r2, #20]
 80013b6:	4b2f      	ldr	r3, [pc, #188]	; (8001474 <MX_GPIO_Init+0xe0>)
 80013b8:	695b      	ldr	r3, [r3, #20]
 80013ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013be:	60bb      	str	r3, [r7, #8]
 80013c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c2:	4b2c      	ldr	r3, [pc, #176]	; (8001474 <MX_GPIO_Init+0xe0>)
 80013c4:	695b      	ldr	r3, [r3, #20]
 80013c6:	4a2b      	ldr	r2, [pc, #172]	; (8001474 <MX_GPIO_Init+0xe0>)
 80013c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013cc:	6153      	str	r3, [r2, #20]
 80013ce:	4b29      	ldr	r3, [pc, #164]	; (8001474 <MX_GPIO_Init+0xe0>)
 80013d0:	695b      	ldr	r3, [r3, #20]
 80013d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d6:	607b      	str	r3, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013da:	4b26      	ldr	r3, [pc, #152]	; (8001474 <MX_GPIO_Init+0xe0>)
 80013dc:	695b      	ldr	r3, [r3, #20]
 80013de:	4a25      	ldr	r2, [pc, #148]	; (8001474 <MX_GPIO_Init+0xe0>)
 80013e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013e4:	6153      	str	r3, [r2, #20]
 80013e6:	4b23      	ldr	r3, [pc, #140]	; (8001474 <MX_GPIO_Init+0xe0>)
 80013e8:	695b      	ldr	r3, [r3, #20]
 80013ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80013ee:	603b      	str	r3, [r7, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR1_1_Pin|DIR2_2_Pin|DIR2_1_Pin|DIR1_2_Pin, GPIO_PIN_RESET);
 80013f2:	2200      	movs	r2, #0
 80013f4:	f641 4104 	movw	r1, #7172	; 0x1c04
 80013f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013fc:	f002 ff16 	bl	800422c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STOP_AW_Pin;
 8001400:	2302      	movs	r3, #2
 8001402:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001404:	2300      	movs	r3, #0
 8001406:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(STOP_AW_GPIO_Port, &GPIO_InitStruct);
 800140c:	f107 030c 	add.w	r3, r7, #12
 8001410:	4619      	mov	r1, r3
 8001412:	4819      	ldr	r0, [pc, #100]	; (8001478 <MX_GPIO_Init+0xe4>)
 8001414:	f002 fd98 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DIR1_1_Pin|DIR2_2_Pin|DIR2_1_Pin|DIR1_2_Pin;
 8001418:	f641 4304 	movw	r3, #7172	; 0x1c04
 800141c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141e:	2301      	movs	r3, #1
 8001420:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001422:	2300      	movs	r3, #0
 8001424:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001426:	2300      	movs	r3, #0
 8001428:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142a:	f107 030c 	add.w	r3, r7, #12
 800142e:	4619      	mov	r1, r3
 8001430:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001434:	f002 fd88 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KRANCOWKA_1_Pin;
 8001438:	2320      	movs	r3, #32
 800143a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800143c:	2300      	movs	r3, #0
 800143e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(KRANCOWKA_1_GPIO_Port, &GPIO_InitStruct);
 8001444:	f107 030c 	add.w	r3, r7, #12
 8001448:	4619      	mov	r1, r3
 800144a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800144e:	f002 fd7b 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KRANCOWKA_2_Pin;
 8001452:	2310      	movs	r3, #16
 8001454:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001456:	2300      	movs	r3, #0
 8001458:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(KRANCOWKA_2_GPIO_Port, &GPIO_InitStruct);
 800145e:	f107 030c 	add.w	r3, r7, #12
 8001462:	4619      	mov	r1, r3
 8001464:	4805      	ldr	r0, [pc, #20]	; (800147c <MX_GPIO_Init+0xe8>)
 8001466:	f002 fd6f 	bl	8003f48 <HAL_GPIO_Init>

}
 800146a:	bf00      	nop
 800146c:	3720      	adds	r7, #32
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40021000 	.word	0x40021000
 8001478:	48001400 	.word	0x48001400
 800147c:	48000400 	.word	0x48000400

08001480 <ibus_init>:
static uint8_t fail_safe_flag = 0;


/* Main Functions */
void ibus_init()
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(IBUS_UART, uart_rx_buffer, 32);
 8001484:	2220      	movs	r2, #32
 8001486:	4903      	ldr	r1, [pc, #12]	; (8001494 <ibus_init+0x14>)
 8001488:	4803      	ldr	r0, [pc, #12]	; (8001498 <ibus_init+0x18>)
 800148a:	f005 f951 	bl	8006730 <HAL_UART_Receive_DMA>
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20000030 	.word	0x20000030
 8001498:	20000590 	.word	0x20000590

0800149c <ibus_read>:

bool ibus_read(uint16_t* ibus_data)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
	if(!ibus_is_valid()) 
 80014a4:	f000 f81a 	bl	80014dc <ibus_is_valid>
 80014a8:	4603      	mov	r3, r0
 80014aa:	f083 0301 	eor.w	r3, r3, #1
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <ibus_read+0x1c>
		return false;
 80014b4:	2300      	movs	r3, #0
 80014b6:	e00d      	b.n	80014d4 <ibus_read+0x38>

	if(!ibus_checksum())
 80014b8:	f000 f828 	bl	800150c <ibus_checksum>
 80014bc:	4603      	mov	r3, r0
 80014be:	f083 0301 	eor.w	r3, r3, #1
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <ibus_read+0x30>
		return false;
 80014c8:	2300      	movs	r3, #0
 80014ca:	e003      	b.n	80014d4 <ibus_read+0x38>

	ibus_update(ibus_data);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f000 f84d 	bl	800156c <ibus_update>
	return true;
 80014d2:	2301      	movs	r3, #1
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <ibus_is_valid>:


/* Sub Functions */
bool ibus_is_valid()
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
	// is it ibus?
	return (uart_rx_buffer[0] == IBUS_LENGTH && uart_rx_buffer[1] == IBUS_COMMAND40);
 80014e0:	4b09      	ldr	r3, [pc, #36]	; (8001508 <ibus_is_valid+0x2c>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b20      	cmp	r3, #32
 80014e6:	d105      	bne.n	80014f4 <ibus_is_valid+0x18>
 80014e8:	4b07      	ldr	r3, [pc, #28]	; (8001508 <ibus_is_valid+0x2c>)
 80014ea:	785b      	ldrb	r3, [r3, #1]
 80014ec:	2b40      	cmp	r3, #64	; 0x40
 80014ee:	d101      	bne.n	80014f4 <ibus_is_valid+0x18>
 80014f0:	2301      	movs	r3, #1
 80014f2:	e000      	b.n	80014f6 <ibus_is_valid+0x1a>
 80014f4:	2300      	movs	r3, #0
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	b2db      	uxtb	r3, r3
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	20000030 	.word	0x20000030

0800150c <ibus_checksum>:

bool ibus_checksum()
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 	uint16_t checksum_cal = 0xffff;
 8001512:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001516:	81fb      	strh	r3, [r7, #14]
	uint16_t checksum_ibus;

	for(int i = 0; i < 30; i++)
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	e00a      	b.n	8001534 <ibus_checksum+0x28>
	{
		checksum_cal -= uart_rx_buffer[i];
 800151e:	4a12      	ldr	r2, [pc, #72]	; (8001568 <ibus_checksum+0x5c>)
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	4413      	add	r3, r2
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	b29b      	uxth	r3, r3
 8001528:	89fa      	ldrh	r2, [r7, #14]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 30; i++)
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	3301      	adds	r3, #1
 8001532:	60bb      	str	r3, [r7, #8]
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	2b1d      	cmp	r3, #29
 8001538:	ddf1      	ble.n	800151e <ibus_checksum+0x12>
	}

	checksum_ibus = uart_rx_buffer[31] << 8 | uart_rx_buffer[30]; // checksum value from ibus
 800153a:	4b0b      	ldr	r3, [pc, #44]	; (8001568 <ibus_checksum+0x5c>)
 800153c:	7fdb      	ldrb	r3, [r3, #31]
 800153e:	021b      	lsls	r3, r3, #8
 8001540:	b21a      	sxth	r2, r3
 8001542:	4b09      	ldr	r3, [pc, #36]	; (8001568 <ibus_checksum+0x5c>)
 8001544:	7f9b      	ldrb	r3, [r3, #30]
 8001546:	b21b      	sxth	r3, r3
 8001548:	4313      	orrs	r3, r2
 800154a:	b21b      	sxth	r3, r3
 800154c:	80fb      	strh	r3, [r7, #6]
	return (checksum_ibus == checksum_cal);
 800154e:	88fa      	ldrh	r2, [r7, #6]
 8001550:	89fb      	ldrh	r3, [r7, #14]
 8001552:	429a      	cmp	r2, r3
 8001554:	bf0c      	ite	eq
 8001556:	2301      	moveq	r3, #1
 8001558:	2300      	movne	r3, #0
 800155a:	b2db      	uxtb	r3, r3
}
 800155c:	4618      	mov	r0, r3
 800155e:	3714      	adds	r7, #20
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	20000030 	.word	0x20000030

0800156c <ibus_update>:

void ibus_update(uint16_t* ibus_data)
{
 800156c:	b480      	push	{r7}
 800156e:	b085      	sub	sp, #20
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
	for(int ch_index = 0, bf_index = 2; ch_index < IBUS_USER_CHANNELS; ch_index++, bf_index += 2)
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	2302      	movs	r3, #2
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	e018      	b.n	80015b0 <ibus_update+0x44>
	{
		ibus_data[ch_index] = uart_rx_buffer[bf_index + 1] << 8 | uart_rx_buffer[bf_index];
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	3301      	adds	r3, #1
 8001582:	4a10      	ldr	r2, [pc, #64]	; (80015c4 <ibus_update+0x58>)
 8001584:	5cd3      	ldrb	r3, [r2, r3]
 8001586:	021b      	lsls	r3, r3, #8
 8001588:	b21a      	sxth	r2, r3
 800158a:	490e      	ldr	r1, [pc, #56]	; (80015c4 <ibus_update+0x58>)
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	440b      	add	r3, r1
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	b21b      	sxth	r3, r3
 8001594:	4313      	orrs	r3, r2
 8001596:	b219      	sxth	r1, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	4413      	add	r3, r2
 80015a0:	b28a      	uxth	r2, r1
 80015a2:	801a      	strh	r2, [r3, #0]
	for(int ch_index = 0, bf_index = 2; ch_index < IBUS_USER_CHANNELS; ch_index++, bf_index += 2)
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	3301      	adds	r3, #1
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	3302      	adds	r3, #2
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	2b05      	cmp	r3, #5
 80015b4:	dde3      	ble.n	800157e <ibus_update+0x12>
	}
}
 80015b6:	bf00      	nop
 80015b8:	bf00      	nop
 80015ba:	3714      	adds	r7, #20
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr
 80015c4:	20000030 	.word	0x20000030

080015c8 <ibus_soft_failsafe>:

/**
 * @note FS-A8S don't have fail safe feature, So make software fail-safe.
 */
void ibus_soft_failsafe(uint16_t* ibus_data, uint8_t fail_safe_max)
{	
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	460b      	mov	r3, r1
 80015d2:	70fb      	strb	r3, [r7, #3]
	fail_safe_flag++;
 80015d4:	4b18      	ldr	r3, [pc, #96]	; (8001638 <ibus_soft_failsafe+0x70>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	3301      	adds	r3, #1
 80015da:	b2da      	uxtb	r2, r3
 80015dc:	4b16      	ldr	r3, [pc, #88]	; (8001638 <ibus_soft_failsafe+0x70>)
 80015de:	701a      	strb	r2, [r3, #0]

	if(fail_safe_max > fail_safe_flag)
 80015e0:	4b15      	ldr	r3, [pc, #84]	; (8001638 <ibus_soft_failsafe+0x70>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	78fa      	ldrb	r2, [r7, #3]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d820      	bhi.n	800162c <ibus_soft_failsafe+0x64>
		return;

	// Clear ibus data
	for(int i = 0; i < IBUS_USER_CHANNELS; i++)
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	e008      	b.n	8001602 <ibus_soft_failsafe+0x3a>
		ibus_data[i] = 0;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	4413      	add	r3, r2
 80015f8:	2200      	movs	r2, #0
 80015fa:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < IBUS_USER_CHANNELS; i++)
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	3301      	adds	r3, #1
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	2b05      	cmp	r3, #5
 8001606:	ddf3      	ble.n	80015f0 <ibus_soft_failsafe+0x28>

	// Clear ibus buffer
	for(int j = 0; j < IBUS_LENGTH; j++)
 8001608:	2300      	movs	r3, #0
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	e007      	b.n	800161e <ibus_soft_failsafe+0x56>
		uart_rx_buffer[j] = 0;
 800160e:	4a0b      	ldr	r2, [pc, #44]	; (800163c <ibus_soft_failsafe+0x74>)
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	4413      	add	r3, r2
 8001614:	2200      	movs	r2, #0
 8001616:	701a      	strb	r2, [r3, #0]
	for(int j = 0; j < IBUS_LENGTH; j++)
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	3301      	adds	r3, #1
 800161c:	60bb      	str	r3, [r7, #8]
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	2b1f      	cmp	r3, #31
 8001622:	ddf4      	ble.n	800160e <ibus_soft_failsafe+0x46>

	fail_safe_flag = 0;
 8001624:	4b04      	ldr	r3, [pc, #16]	; (8001638 <ibus_soft_failsafe+0x70>)
 8001626:	2200      	movs	r2, #0
 8001628:	701a      	strb	r2, [r3, #0]
	return;
 800162a:	e000      	b.n	800162e <ibus_soft_failsafe+0x66>
		return;
 800162c:	bf00      	nop
}
 800162e:	3714      	adds	r7, #20
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	20000050 	.word	0x20000050
 800163c:	20000030 	.word	0x20000030

08001640 <ibus_reset_failsafe>:

/**
 * @note This function is located in HAL_UART_RxCpltCallback.
 */
void ibus_reset_failsafe()
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
		fail_safe_flag = 0; // flag reset
 8001644:	4b03      	ldr	r3, [pc, #12]	; (8001654 <ibus_reset_failsafe+0x14>)
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	20000050 	.word	0x20000050

08001658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800165e:	f001 f80f 	bl	8002680 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001662:	f000 fa4d 	bl	8001b00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001666:	f7ff fe95 	bl	8001394 <MX_GPIO_Init>
  MX_TIM7_Init();
 800166a:	f000 fd5b 	bl	8002124 <MX_TIM7_Init>
  MX_DMA_Init();
 800166e:	f7ff fe73 	bl	8001358 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001672:	f000 fee7 	bl	8002444 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001676:	f000 fca1 	bl	8001fbc <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800167a:	f000 feb3 	bl	80023e4 <MX_USART1_UART_Init>
  MX_ADC2_Init();
 800167e:	f7ff fd0f 	bl	80010a0 <MX_ADC2_Init>
  MX_DAC1_Init();
 8001682:	f7ff fdf9 	bl	8001278 <MX_DAC1_Init>
  MX_TIM1_Init();
 8001686:	f000 fbeb 	bl	8001e60 <MX_TIM1_Init>
  MX_TIM2_Init();
 800168a:	f000 fc43 	bl	8001f14 <MX_TIM2_Init>
  MX_TIM6_Init();
 800168e:	f000 fd11 	bl	80020b4 <MX_TIM6_Init>
  MX_ADC1_Init();
 8001692:	f7ff fc95 	bl	8000fc0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  //INIT komunikacji ze zdalna aparatura
  ibus_init();
 8001696:	f7ff fef3 	bl	8001480 <ibus_init>

  //timery dla PID i komunikacji z PC
  HAL_TIM_Base_Start_IT(PID_TIMER);
 800169a:	4878      	ldr	r0, [pc, #480]	; (800187c <main+0x224>)
 800169c:	f004 f89c 	bl	80057d8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(COMM_TIMER);
 80016a0:	4877      	ldr	r0, [pc, #476]	; (8001880 <main+0x228>)
 80016a2:	f004 f899 	bl	80057d8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_ConfigChannel(PWM_TIMER, &oc, CH_PRZOD_LEWY);
  HAL_TIM_PWM_ConfigChannel(PWM_TIMER, &oc, CH_PRZOD_PRAWY);*/


  //Pid inicjalizacja
  ms = (int16_t)1000/PID_HZ;
 80016a6:	4b77      	ldr	r3, [pc, #476]	; (8001884 <main+0x22c>)
 80016a8:	2232      	movs	r2, #50	; 0x32
 80016aa:	801a      	strh	r2, [r3, #0]
  pid_init(&Pid_tyl_lewy, 0.5, 15.0, 0.0, ms,PID_POWER);
 80016ac:	4b75      	ldr	r3, [pc, #468]	; (8001884 <main+0x22c>)
 80016ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016b2:	ee07 3a90 	vmov	s15, r3
 80016b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016ba:	2164      	movs	r1, #100	; 0x64
 80016bc:	eef0 1a67 	vmov.f32	s3, s15
 80016c0:	ed9f 1a71 	vldr	s2, [pc, #452]	; 8001888 <main+0x230>
 80016c4:	eef2 0a0e 	vmov.f32	s1, #46	; 0x41700000  15.0
 80016c8:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80016cc:	486f      	ldr	r0, [pc, #444]	; (800188c <main+0x234>)
 80016ce:	f7ff faf3 	bl	8000cb8 <pid_init>
  pid_scaling(&Pid_tyl_lewy, Counter_20kHz_360, -Counter_20kHz_360, Counter_20kHz_360, -Counter_20kHz_360);
 80016d2:	eddf 1a6f 	vldr	s3, [pc, #444]	; 8001890 <main+0x238>
 80016d6:	ed9f 1a6f 	vldr	s2, [pc, #444]	; 8001894 <main+0x23c>
 80016da:	eddf 0a6d 	vldr	s1, [pc, #436]	; 8001890 <main+0x238>
 80016de:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8001894 <main+0x23c>
 80016e2:	486a      	ldr	r0, [pc, #424]	; (800188c <main+0x234>)
 80016e4:	f7ff fc37 	bl	8000f56 <pid_scaling>
  pid_init(&Pid_tyl_prawy, 0.5, 15.0, 0.0, ms,PID_POWER);
 80016e8:	4b66      	ldr	r3, [pc, #408]	; (8001884 <main+0x22c>)
 80016ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ee:	ee07 3a90 	vmov	s15, r3
 80016f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016f6:	2164      	movs	r1, #100	; 0x64
 80016f8:	eef0 1a67 	vmov.f32	s3, s15
 80016fc:	ed9f 1a62 	vldr	s2, [pc, #392]	; 8001888 <main+0x230>
 8001700:	eef2 0a0e 	vmov.f32	s1, #46	; 0x41700000  15.0
 8001704:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8001708:	4863      	ldr	r0, [pc, #396]	; (8001898 <main+0x240>)
 800170a:	f7ff fad5 	bl	8000cb8 <pid_init>
  pid_scaling(&Pid_tyl_prawy, Counter_20kHz_360, -Counter_20kHz_360, Counter_20kHz_360, -Counter_20kHz_360);
 800170e:	eddf 1a60 	vldr	s3, [pc, #384]	; 8001890 <main+0x238>
 8001712:	ed9f 1a60 	vldr	s2, [pc, #384]	; 8001894 <main+0x23c>
 8001716:	eddf 0a5e 	vldr	s1, [pc, #376]	; 8001890 <main+0x238>
 800171a:	ed9f 0a5e 	vldr	s0, [pc, #376]	; 8001894 <main+0x23c>
 800171e:	485e      	ldr	r0, [pc, #376]	; (8001898 <main+0x240>)
 8001720:	f7ff fc19 	bl	8000f56 <pid_scaling>

  //Motor inicjalizacja
  motor_init(&mot_tyl_lewy,DIR1_1_GPIO_Port,DIR1_2_GPIO_Port,DIR1_1_Pin,DIR1_2_Pin);
 8001724:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	2304      	movs	r3, #4
 800172c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001730:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8001734:	4859      	ldr	r0, [pc, #356]	; (800189c <main+0x244>)
 8001736:	f7ff fa35 	bl	8000ba4 <motor_init>
  motor_init(&mot_tyl_prawy,DIR2_1_GPIO_Port,DIR2_2_GPIO_Port,DIR2_1_Pin,DIR2_2_Pin);
 800173a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001744:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001748:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800174c:	4854      	ldr	r0, [pc, #336]	; (80018a0 <main+0x248>)
 800174e:	f7ff fa29 	bl	8000ba4 <motor_init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  //STEROWANIE KOLAMI
	  if(PID_flaga == 1){
 8001752:	4b54      	ldr	r3, [pc, #336]	; (80018a4 <main+0x24c>)
 8001754:	f993 3000 	ldrsb.w	r3, [r3]
 8001758:	2b01      	cmp	r3, #1
 800175a:	f040 80c7 	bne.w	80018ec <main+0x294>
		  PID_flaga = 0;
 800175e:	4b51      	ldr	r3, [pc, #324]	; (80018a4 <main+0x24c>)
 8001760:	2200      	movs	r2, #0
 8001762:	701a      	strb	r2, [r3, #0]

		  //LEWE - PID OBLICZA NAWET W TRYBIE MANUALNYM
		  pomiar_tyl_lewy = to_process_range(motor_calculate_speed(&mot_tyl_lewy, ENCODER_LEWY, PID_HZ));
 8001764:	2214      	movs	r2, #20
 8001766:	4950      	ldr	r1, [pc, #320]	; (80018a8 <main+0x250>)
 8001768:	484c      	ldr	r0, [pc, #304]	; (800189c <main+0x244>)
 800176a:	f7ff f989 	bl	8000a80 <motor_calculate_speed>
 800176e:	4603      	mov	r3, r0
 8001770:	4618      	mov	r0, r3
 8001772:	f000 fa57 	bl	8001c24 <to_process_range>
 8001776:	4603      	mov	r3, r0
 8001778:	461a      	mov	r2, r3
 800177a:	4b4c      	ldr	r3, [pc, #304]	; (80018ac <main+0x254>)
 800177c:	801a      	strh	r2, [r3, #0]
		  sterowanie_tyl_lewy = pid_calc(&Pid_tyl_lewy, pomiar_tyl_lewy, setpoint_tyl_lewy);
 800177e:	4b4b      	ldr	r3, [pc, #300]	; (80018ac <main+0x254>)
 8001780:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001784:	4a4a      	ldr	r2, [pc, #296]	; (80018b0 <main+0x258>)
 8001786:	f9b2 2000 	ldrsh.w	r2, [r2]
 800178a:	4619      	mov	r1, r3
 800178c:	483f      	ldr	r0, [pc, #252]	; (800188c <main+0x234>)
 800178e:	f7ff fadb 	bl	8000d48 <pid_calc>
 8001792:	4603      	mov	r3, r0
 8001794:	461a      	mov	r2, r3
 8001796:	4b47      	ldr	r3, [pc, #284]	; (80018b4 <main+0x25c>)
 8001798:	801a      	strh	r2, [r3, #0]

		  //STEROWANIE DLA TRYBU AUTOMATYCZNEGO
		  if(MA == 1){
 800179a:	4b47      	ldr	r3, [pc, #284]	; (80018b8 <main+0x260>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d02c      	beq.n	80017fc <main+0x1a4>
			  if (I1_V != 0){
 80017a2:	4b46      	ldr	r3, [pc, #280]	; (80018bc <main+0x264>)
 80017a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d01b      	beq.n	80017e4 <main+0x18c>
				  set_motor_dir(&mot_tyl_lewy,sterowanie_tyl_lewy);
 80017ac:	4b41      	ldr	r3, [pc, #260]	; (80018b4 <main+0x25c>)
 80017ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017b2:	4619      	mov	r1, r3
 80017b4:	4839      	ldr	r0, [pc, #228]	; (800189c <main+0x244>)
 80017b6:	f7ff fa2d 	bl	8000c14 <set_motor_dir>
				  __HAL_TIM_SetCompare(PWM_TIMER, CH_TYL_LEWY,abs(sterowanie_tyl_lewy));
 80017ba:	4b3e      	ldr	r3, [pc, #248]	; (80018b4 <main+0x25c>)
 80017bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	bfb8      	it	lt
 80017c4:	425b      	neglt	r3, r3
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	4b3d      	ldr	r3, [pc, #244]	; (80018c0 <main+0x268>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	635a      	str	r2, [r3, #52]	; 0x34
				  __HAL_TIM_SetCompare(PWM_TIMER, CH_PRZOD_LEWY,abs(sterowanie_tyl_lewy));
 80017ce:	4b39      	ldr	r3, [pc, #228]	; (80018b4 <main+0x25c>)
 80017d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	bfb8      	it	lt
 80017d8:	425b      	neglt	r3, r3
 80017da:	b29a      	uxth	r2, r3
 80017dc:	4b38      	ldr	r3, [pc, #224]	; (80018c0 <main+0x268>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	63da      	str	r2, [r3, #60]	; 0x3c
 80017e2:	e00b      	b.n	80017fc <main+0x1a4>
			  }
			  else{
				  set_motor_dir(&mot_tyl_lewy,0);
 80017e4:	2100      	movs	r1, #0
 80017e6:	482d      	ldr	r0, [pc, #180]	; (800189c <main+0x244>)
 80017e8:	f7ff fa14 	bl	8000c14 <set_motor_dir>
				  __HAL_TIM_SetCompare(PWM_TIMER, CH_TYL_LEWY,0);
 80017ec:	4b34      	ldr	r3, [pc, #208]	; (80018c0 <main+0x268>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2200      	movs	r2, #0
 80017f2:	635a      	str	r2, [r3, #52]	; 0x34
				  __HAL_TIM_SetCompare(PWM_TIMER, CH_PRZOD_LEWY,0);
 80017f4:	4b32      	ldr	r3, [pc, #200]	; (80018c0 <main+0x268>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2200      	movs	r2, #0
 80017fa:	63da      	str	r2, [r3, #60]	; 0x3c
			  }
		  }

		  //PRAWE - PID OBLICZA NAWET W TRYBIE MANUALNYM
		  pomiar_tyl_prawy = to_process_range(motor_calculate_speed(&mot_tyl_prawy, ENCODER_PRAWY, PID_HZ));
 80017fc:	2214      	movs	r2, #20
 80017fe:	4931      	ldr	r1, [pc, #196]	; (80018c4 <main+0x26c>)
 8001800:	4827      	ldr	r0, [pc, #156]	; (80018a0 <main+0x248>)
 8001802:	f7ff f93d 	bl	8000a80 <motor_calculate_speed>
 8001806:	4603      	mov	r3, r0
 8001808:	4618      	mov	r0, r3
 800180a:	f000 fa0b 	bl	8001c24 <to_process_range>
 800180e:	4603      	mov	r3, r0
 8001810:	461a      	mov	r2, r3
 8001812:	4b2d      	ldr	r3, [pc, #180]	; (80018c8 <main+0x270>)
 8001814:	801a      	strh	r2, [r3, #0]
		  sterowanie_tyl_prawy = pid_calc(&Pid_tyl_prawy, pomiar_tyl_prawy, setpoint_tyl_prawy);
 8001816:	4b2c      	ldr	r3, [pc, #176]	; (80018c8 <main+0x270>)
 8001818:	f9b3 3000 	ldrsh.w	r3, [r3]
 800181c:	4a2b      	ldr	r2, [pc, #172]	; (80018cc <main+0x274>)
 800181e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001822:	4619      	mov	r1, r3
 8001824:	481c      	ldr	r0, [pc, #112]	; (8001898 <main+0x240>)
 8001826:	f7ff fa8f 	bl	8000d48 <pid_calc>
 800182a:	4603      	mov	r3, r0
 800182c:	461a      	mov	r2, r3
 800182e:	4b28      	ldr	r3, [pc, #160]	; (80018d0 <main+0x278>)
 8001830:	801a      	strh	r2, [r3, #0]

		  //STEROWANIE DLA TRYBU AUTOMATYCZNEGO
		  if(MA == 1){
 8001832:	4b21      	ldr	r3, [pc, #132]	; (80018b8 <main+0x260>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d058      	beq.n	80018ec <main+0x294>
			  if (I1_V != 0){
 800183a:	4b20      	ldr	r3, [pc, #128]	; (80018bc <main+0x264>)
 800183c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d047      	beq.n	80018d4 <main+0x27c>
				  set_motor_dir(&mot_tyl_prawy,sterowanie_tyl_prawy);
 8001844:	4b22      	ldr	r3, [pc, #136]	; (80018d0 <main+0x278>)
 8001846:	f9b3 3000 	ldrsh.w	r3, [r3]
 800184a:	4619      	mov	r1, r3
 800184c:	4814      	ldr	r0, [pc, #80]	; (80018a0 <main+0x248>)
 800184e:	f7ff f9e1 	bl	8000c14 <set_motor_dir>
				  __HAL_TIM_SetCompare(PWM_TIMER, CH_TYL_PRAWY,abs(sterowanie_tyl_prawy));
 8001852:	4b1f      	ldr	r3, [pc, #124]	; (80018d0 <main+0x278>)
 8001854:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001858:	2b00      	cmp	r3, #0
 800185a:	bfb8      	it	lt
 800185c:	425b      	neglt	r3, r3
 800185e:	b29a      	uxth	r2, r3
 8001860:	4b17      	ldr	r3, [pc, #92]	; (80018c0 <main+0x268>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	639a      	str	r2, [r3, #56]	; 0x38
				  __HAL_TIM_SetCompare(PWM_TIMER, CH_PRZOD_PRAWY,abs(sterowanie_tyl_prawy));
 8001866:	4b1a      	ldr	r3, [pc, #104]	; (80018d0 <main+0x278>)
 8001868:	f9b3 3000 	ldrsh.w	r3, [r3]
 800186c:	2b00      	cmp	r3, #0
 800186e:	bfb8      	it	lt
 8001870:	425b      	neglt	r3, r3
 8001872:	b29a      	uxth	r2, r3
 8001874:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <main+0x268>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	641a      	str	r2, [r3, #64]	; 0x40
 800187a:	e037      	b.n	80018ec <main+0x294>
 800187c:	20000398 	.word	0x20000398
 8001880:	2000047c 	.word	0x2000047c
 8001884:	20000000 	.word	0x20000000
 8001888:	00000000 	.word	0x00000000
 800188c:	2000029c 	.word	0x2000029c
 8001890:	c3b38000 	.word	0xc3b38000
 8001894:	43b38000 	.word	0x43b38000
 8001898:	20000258 	.word	0x20000258
 800189c:	200002e0 	.word	0x200002e0
 80018a0:	200001e4 	.word	0x200001e4
 80018a4:	20000051 	.word	0x20000051
 80018a8:	200003e4 	.word	0x200003e4
 80018ac:	20000058 	.word	0x20000058
 80018b0:	2000005c 	.word	0x2000005c
 80018b4:	20000054 	.word	0x20000054
 80018b8:	200001e1 	.word	0x200001e1
 80018bc:	200001e2 	.word	0x200001e2
 80018c0:	2000034c 	.word	0x2000034c
 80018c4:	20000430 	.word	0x20000430
 80018c8:	2000005a 	.word	0x2000005a
 80018cc:	2000005e 	.word	0x2000005e
 80018d0:	20000056 	.word	0x20000056
			  }
			  else{
				  set_motor_dir(&mot_tyl_prawy,0);
 80018d4:	2100      	movs	r1, #0
 80018d6:	487a      	ldr	r0, [pc, #488]	; (8001ac0 <main+0x468>)
 80018d8:	f7ff f99c 	bl	8000c14 <set_motor_dir>
				  __HAL_TIM_SetCompare(PWM_TIMER, CH_TYL_PRAWY,0);
 80018dc:	4b79      	ldr	r3, [pc, #484]	; (8001ac4 <main+0x46c>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2200      	movs	r2, #0
 80018e2:	639a      	str	r2, [r3, #56]	; 0x38
				  __HAL_TIM_SetCompare(PWM_TIMER, CH_PRZOD_PRAWY,0);
 80018e4:	4b77      	ldr	r3, [pc, #476]	; (8001ac4 <main+0x46c>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2200      	movs	r2, #0
 80018ea:	641a      	str	r2, [r3, #64]	; 0x40
			  }
		  }
	  }

	  //ODBIOR Z KOMUNIKACJI I OBROBKA DANYCH
	  if(COMM_flaga == 1){
 80018ec:	4b76      	ldr	r3, [pc, #472]	; (8001ac8 <main+0x470>)
 80018ee:	f993 3000 	ldrsb.w	r3, [r3]
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	f47f af2d 	bne.w	8001752 <main+0xfa>

		  COMM_flaga = 0;
 80018f8:	4b73      	ldr	r3, [pc, #460]	; (8001ac8 <main+0x470>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]

		  odebranie = ibus_read(ibus_data);
 80018fe:	4873      	ldr	r0, [pc, #460]	; (8001acc <main+0x474>)
 8001900:	f7ff fdcc 	bl	800149c <ibus_read>
 8001904:	4603      	mov	r3, r0
 8001906:	461a      	mov	r2, r3
 8001908:	4b71      	ldr	r3, [pc, #452]	; (8001ad0 <main+0x478>)
 800190a:	701a      	strb	r2, [r3, #0]
		  ibus_soft_failsafe(ibus_data, 10);
 800190c:	210a      	movs	r1, #10
 800190e:	486f      	ldr	r0, [pc, #444]	; (8001acc <main+0x474>)
 8001910:	f7ff fe5a 	bl	80015c8 <ibus_soft_failsafe>

		  I1_V = to_communication_range(ibus_data[0], 1500);
 8001914:	4b6d      	ldr	r3, [pc, #436]	; (8001acc <main+0x474>)
 8001916:	881b      	ldrh	r3, [r3, #0]
 8001918:	b21b      	sxth	r3, r3
 800191a:	f240 51dc 	movw	r1, #1500	; 0x5dc
 800191e:	4618      	mov	r0, r3
 8001920:	f000 f9ba 	bl	8001c98 <to_communication_range>
 8001924:	4603      	mov	r3, r0
 8001926:	461a      	mov	r2, r3
 8001928:	4b6a      	ldr	r3, [pc, #424]	; (8001ad4 <main+0x47c>)
 800192a:	801a      	strh	r2, [r3, #0]
		  I2_OMEGA = to_communication_range(ibus_data[1],1500);
 800192c:	4b67      	ldr	r3, [pc, #412]	; (8001acc <main+0x474>)
 800192e:	885b      	ldrh	r3, [r3, #2]
 8001930:	b21b      	sxth	r3, r3
 8001932:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8001936:	4618      	mov	r0, r3
 8001938:	f000 f9ae 	bl	8001c98 <to_communication_range>
 800193c:	4603      	mov	r3, r0
 800193e:	461a      	mov	r2, r3
 8001940:	4b65      	ldr	r3, [pc, #404]	; (8001ad8 <main+0x480>)
 8001942:	801a      	strh	r2, [r3, #0]
		  I3_PLCHLDR = to_communication_range(ibus_data[2],1500);
 8001944:	4b61      	ldr	r3, [pc, #388]	; (8001acc <main+0x474>)
 8001946:	889b      	ldrh	r3, [r3, #4]
 8001948:	b21b      	sxth	r3, r3
 800194a:	f240 51dc 	movw	r1, #1500	; 0x5dc
 800194e:	4618      	mov	r0, r3
 8001950:	f000 f9a2 	bl	8001c98 <to_communication_range>
 8001954:	4603      	mov	r3, r0
 8001956:	461a      	mov	r2, r3
 8001958:	4b60      	ldr	r3, [pc, #384]	; (8001adc <main+0x484>)
 800195a:	801a      	strh	r2, [r3, #0]
		  I4_V_MAX = to_communication_range(ibus_data[3],2000);
 800195c:	4b5b      	ldr	r3, [pc, #364]	; (8001acc <main+0x474>)
 800195e:	88db      	ldrh	r3, [r3, #6]
 8001960:	b21b      	sxth	r3, r3
 8001962:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001966:	4618      	mov	r0, r3
 8001968:	f000 f996 	bl	8001c98 <to_communication_range>
 800196c:	4603      	mov	r3, r0
 800196e:	461a      	mov	r2, r3
 8001970:	4b5b      	ldr	r3, [pc, #364]	; (8001ae0 <main+0x488>)
 8001972:	801a      	strh	r2, [r3, #0]
		  I5_MA = to_communication_range(ibus_data[4],0);
 8001974:	4b55      	ldr	r3, [pc, #340]	; (8001acc <main+0x474>)
 8001976:	891b      	ldrh	r3, [r3, #8]
 8001978:	b21b      	sxth	r3, r3
 800197a:	2100      	movs	r1, #0
 800197c:	4618      	mov	r0, r3
 800197e:	f000 f98b 	bl	8001c98 <to_communication_range>
 8001982:	4603      	mov	r3, r0
 8001984:	461a      	mov	r2, r3
 8001986:	4b57      	ldr	r3, [pc, #348]	; (8001ae4 <main+0x48c>)
 8001988:	801a      	strh	r2, [r3, #0]
		  if (I5_MA == 0){ibus_data[5] = 1000;} 				//JELI NIE MA TRYBU W ODPOWIEDNIM RANGE TO STOP
 800198a:	4b56      	ldr	r3, [pc, #344]	; (8001ae4 <main+0x48c>)
 800198c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d103      	bne.n	800199c <main+0x344>
 8001994:	4b4d      	ldr	r3, [pc, #308]	; (8001acc <main+0x474>)
 8001996:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800199a:	815a      	strh	r2, [r3, #10]
		  I6_ONOFF = to_communication_range(ibus_data[5],1000);
 800199c:	4b4b      	ldr	r3, [pc, #300]	; (8001acc <main+0x474>)
 800199e:	895b      	ldrh	r3, [r3, #10]
 80019a0:	b21b      	sxth	r3, r3
 80019a2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80019a6:	4618      	mov	r0, r3
 80019a8:	f000 f976 	bl	8001c98 <to_communication_range>
 80019ac:	4603      	mov	r3, r0
 80019ae:	461a      	mov	r2, r3
 80019b0:	4b4d      	ldr	r3, [pc, #308]	; (8001ae8 <main+0x490>)
 80019b2:	801a      	strh	r2, [r3, #0]

		  //SPROWADZENIE WARTOSCI DO BOOL
		  OFF_ON = check_communication(I6_ONOFF);
 80019b4:	4b4c      	ldr	r3, [pc, #304]	; (8001ae8 <main+0x490>)
 80019b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f000 f98e 	bl	8001cdc <check_communication>
 80019c0:	4603      	mov	r3, r0
 80019c2:	461a      	mov	r2, r3
 80019c4:	4b49      	ldr	r3, [pc, #292]	; (8001aec <main+0x494>)
 80019c6:	701a      	strb	r2, [r3, #0]
		  MA = check_communication(I5_MA);
 80019c8:	4b46      	ldr	r3, [pc, #280]	; (8001ae4 <main+0x48c>)
 80019ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f000 f984 	bl	8001cdc <check_communication>
 80019d4:	4603      	mov	r3, r0
 80019d6:	461a      	mov	r2, r3
 80019d8:	4b45      	ldr	r3, [pc, #276]	; (8001af0 <main+0x498>)
 80019da:	701a      	strb	r2, [r3, #0]

		  //JELI WY?CZONY TO TRYB MANUALNY NADPISUJACY ZEROWE STEROWANIA
		  if (OFF_ON == 0){ MA = 0;}
 80019dc:	4b43      	ldr	r3, [pc, #268]	; (8001aec <main+0x494>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	f083 0301 	eor.w	r3, r3, #1
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d002      	beq.n	80019f0 <main+0x398>
 80019ea:	4b41      	ldr	r3, [pc, #260]	; (8001af0 <main+0x498>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	701a      	strb	r2, [r3, #0]


		  //W?CZONY
		  if (OFF_ON == 1){
 80019f0:	4b3e      	ldr	r3, [pc, #248]	; (8001aec <main+0x494>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d027      	beq.n	8001a48 <main+0x3f0>
			  if (I1_V > I4_V_MAX){ I1_V = I4_V_MAX; }
 80019f8:	4b36      	ldr	r3, [pc, #216]	; (8001ad4 <main+0x47c>)
 80019fa:	f9b3 2000 	ldrsh.w	r2, [r3]
 80019fe:	4b38      	ldr	r3, [pc, #224]	; (8001ae0 <main+0x488>)
 8001a00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	dd04      	ble.n	8001a12 <main+0x3ba>
 8001a08:	4b35      	ldr	r3, [pc, #212]	; (8001ae0 <main+0x488>)
 8001a0a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a0e:	4b31      	ldr	r3, [pc, #196]	; (8001ad4 <main+0x47c>)
 8001a10:	801a      	strh	r2, [r3, #0]

			  I1_V = to_process_range(2*(I1_V-1500));
 8001a12:	4b30      	ldr	r3, [pc, #192]	; (8001ad4 <main+0x47c>)
 8001a14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a18:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	4618      	mov	r0, r3
 8001a26:	f000 f8fd 	bl	8001c24 <to_process_range>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b29      	ldr	r3, [pc, #164]	; (8001ad4 <main+0x47c>)
 8001a30:	801a      	strh	r2, [r3, #0]

			  setpoint_tyl_lewy = I1_V;
 8001a32:	4b28      	ldr	r3, [pc, #160]	; (8001ad4 <main+0x47c>)
 8001a34:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a38:	4b2e      	ldr	r3, [pc, #184]	; (8001af4 <main+0x49c>)
 8001a3a:	801a      	strh	r2, [r3, #0]
			  setpoint_tyl_prawy = I1_V;
 8001a3c:	4b25      	ldr	r3, [pc, #148]	; (8001ad4 <main+0x47c>)
 8001a3e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a42:	4b2d      	ldr	r3, [pc, #180]	; (8001af8 <main+0x4a0>)
 8001a44:	801a      	strh	r2, [r3, #0]
 8001a46:	e00c      	b.n	8001a62 <main+0x40a>
		  }

		  //WY?CZONY - WPISANIE ZER
		  else{
			  I1_V = 0;
 8001a48:	4b22      	ldr	r3, [pc, #136]	; (8001ad4 <main+0x47c>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	801a      	strh	r2, [r3, #0]

			  setpoint_tyl_lewy = I1_V;
 8001a4e:	4b21      	ldr	r3, [pc, #132]	; (8001ad4 <main+0x47c>)
 8001a50:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a54:	4b27      	ldr	r3, [pc, #156]	; (8001af4 <main+0x49c>)
 8001a56:	801a      	strh	r2, [r3, #0]
			  setpoint_tyl_prawy = I1_V;
 8001a58:	4b1e      	ldr	r3, [pc, #120]	; (8001ad4 <main+0x47c>)
 8001a5a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a5e:	4b26      	ldr	r3, [pc, #152]	; (8001af8 <main+0x4a0>)
 8001a60:	801a      	strh	r2, [r3, #0]
		  }

		  //STEROWANIE DLA TRYBU MANUALNEGO
		  if (MA == 0){
 8001a62:	4b23      	ldr	r3, [pc, #140]	; (8001af0 <main+0x498>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	f083 0301 	eor.w	r3, r3, #1
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f43f ae70 	beq.w	8001752 <main+0xfa>
			  set_motor_dir(&mot_tyl_lewy,I1_V);
 8001a72:	4b18      	ldr	r3, [pc, #96]	; (8001ad4 <main+0x47c>)
 8001a74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4820      	ldr	r0, [pc, #128]	; (8001afc <main+0x4a4>)
 8001a7c:	f7ff f8ca 	bl	8000c14 <set_motor_dir>
			  __HAL_TIM_SetCompare(PWM_TIMER, CH_TYL_LEWY,I1_V);
 8001a80:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <main+0x47c>)
 8001a82:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a86:	4b0f      	ldr	r3, [pc, #60]	; (8001ac4 <main+0x46c>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SetCompare(PWM_TIMER, CH_PRZOD_LEWY,I1_V);
 8001a8c:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <main+0x47c>)
 8001a8e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a92:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <main+0x46c>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	63da      	str	r2, [r3, #60]	; 0x3c

			  set_motor_dir(&mot_tyl_prawy,I1_V);
 8001a98:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <main+0x47c>)
 8001a9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4807      	ldr	r0, [pc, #28]	; (8001ac0 <main+0x468>)
 8001aa2:	f7ff f8b7 	bl	8000c14 <set_motor_dir>
			  __HAL_TIM_SetCompare(PWM_TIMER, CH_TYL_PRAWY,I1_V);
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <main+0x47c>)
 8001aa8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001aac:	4b05      	ldr	r3, [pc, #20]	; (8001ac4 <main+0x46c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SetCompare(PWM_TIMER, CH_PRZOD_PRAWY,I1_V);
 8001ab2:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <main+0x47c>)
 8001ab4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001ab8:	4b02      	ldr	r3, [pc, #8]	; (8001ac4 <main+0x46c>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	641a      	str	r2, [r3, #64]	; 0x40
	  if(PID_flaga == 1){
 8001abe:	e648      	b.n	8001752 <main+0xfa>
 8001ac0:	200001e4 	.word	0x200001e4
 8001ac4:	2000034c 	.word	0x2000034c
 8001ac8:	20000052 	.word	0x20000052
 8001acc:	2000024c 	.word	0x2000024c
 8001ad0:	200002de 	.word	0x200002de
 8001ad4:	200001e2 	.word	0x200001e2
 8001ad8:	200002dc 	.word	0x200002dc
 8001adc:	20000348 	.word	0x20000348
 8001ae0:	20000116 	.word	0x20000116
 8001ae4:	2000034a 	.word	0x2000034a
 8001ae8:	20000298 	.word	0x20000298
 8001aec:	200001e0 	.word	0x200001e0
 8001af0:	200001e1 	.word	0x200001e1
 8001af4:	2000005c 	.word	0x2000005c
 8001af8:	2000005e 	.word	0x2000005e
 8001afc:	200002e0 	.word	0x200002e0

08001b00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b096      	sub	sp, #88	; 0x58
 8001b04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b06:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b0a:	2228      	movs	r2, #40	; 0x28
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f005 fecc 	bl	80078ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b14:	f107 031c 	add.w	r3, r7, #28
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b24:	1d3b      	adds	r3, r7, #4
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
 8001b2e:	60da      	str	r2, [r3, #12]
 8001b30:	611a      	str	r2, [r3, #16]
 8001b32:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b34:	2301      	movs	r3, #1
 8001b36:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001b38:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001b3c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b42:	2301      	movs	r3, #1
 8001b44:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b46:	2302      	movs	r3, #2
 8001b48:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b4e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b50:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001b54:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b56:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f002 fb7e 	bl	800425c <HAL_RCC_OscConfig>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001b66:	f000 f8d9 	bl	8001d1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b6a:	230f      	movs	r3, #15
 8001b6c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b6e:	2302      	movs	r3, #2
 8001b70:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b72:	2300      	movs	r3, #0
 8001b74:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b7a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b80:	f107 031c 	add.w	r3, r7, #28
 8001b84:	2102      	movs	r1, #2
 8001b86:	4618      	mov	r0, r3
 8001b88:	f003 fa70 	bl	800506c <HAL_RCC_ClockConfig>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001b92:	f000 f8c3 	bl	8001d1c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM1
 8001b96:	f241 0381 	movw	r3, #4225	; 0x1081
 8001b9a:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001ba0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ba4:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001baa:	1d3b      	adds	r3, r7, #4
 8001bac:	4618      	mov	r0, r3
 8001bae:	f003 fc95 	bl	80054dc <HAL_RCCEx_PeriphCLKConfig>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001bb8:	f000 f8b0 	bl	8001d1c <Error_Handler>
  }
}
 8001bbc:	bf00      	nop
 8001bbe:	3758      	adds	r7, #88	; 0x58
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
	if(huart == IBUS_UART) { ibus_reset_failsafe();}
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a04      	ldr	r2, [pc, #16]	; (8001be0 <HAL_UART_RxCpltCallback+0x1c>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d101      	bne.n	8001bd8 <HAL_UART_RxCpltCallback+0x14>
 8001bd4:	f7ff fd34 	bl	8001640 <ibus_reset_failsafe>
}
 8001bd8:	bf00      	nop
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20000590 	.word	0x20000590

08001be4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef* htim)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
	if(htim == PID_TIMER){
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4a09      	ldr	r2, [pc, #36]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d102      	bne.n	8001bfa <HAL_TIM_PeriodElapsedCallback+0x16>
		PID_flaga = 1;
 8001bf4:	4b08      	ldr	r3, [pc, #32]	; (8001c18 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	701a      	strb	r2, [r3, #0]
	}

	if(htim == COMM_TIMER){
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a07      	ldr	r2, [pc, #28]	; (8001c1c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d102      	bne.n	8001c08 <HAL_TIM_PeriodElapsedCallback+0x24>
		COMM_flaga = 1;
 8001c02:	4b07      	ldr	r3, [pc, #28]	; (8001c20 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	701a      	strb	r2, [r3, #0]
	}
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	20000398 	.word	0x20000398
 8001c18:	20000051 	.word	0x20000051
 8001c1c:	2000047c 	.word	0x2000047c
 8001c20:	20000052 	.word	0x20000052

08001c24 <to_process_range>:

int16_t to_process_range(int16_t input)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	80fb      	strh	r3, [r7, #6]
	int16_t out = (int16_t)(((float)(input * Counter_20kHz_360))/1000.0);
 8001c2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c32:	f240 1267 	movw	r2, #359	; 0x167
 8001c36:	fb02 f303 	mul.w	r3, r2, r3
 8001c3a:	ee07 3a90 	vmov	s15, r3
 8001c3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c42:	ee17 0a90 	vmov	r0, s15
 8001c46:	f7fe fc23 	bl	8000490 <__aeabi_f2d>
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <to_process_range+0x70>)
 8001c50:	f7fe fda0 	bl	8000794 <__aeabi_ddiv>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4610      	mov	r0, r2
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	f7fe fe82 	bl	8000964 <__aeabi_d2iz>
 8001c60:	4603      	mov	r3, r0
 8001c62:	81fb      	strh	r3, [r7, #14]

	if (out > Counter_20kHz_360) { out = Counter_20kHz_360; }
 8001c64:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c68:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8001c6c:	db03      	blt.n	8001c76 <to_process_range+0x52>
 8001c6e:	f240 1367 	movw	r3, #359	; 0x167
 8001c72:	81fb      	strh	r3, [r7, #14]
 8001c74:	e007      	b.n	8001c86 <to_process_range+0x62>
	else if (out < -Counter_20kHz_360) { out = -Counter_20kHz_360; }
 8001c76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c7a:	f513 7fb4 	cmn.w	r3, #360	; 0x168
 8001c7e:	dc02      	bgt.n	8001c86 <to_process_range+0x62>
 8001c80:	f64f 6399 	movw	r3, #65177	; 0xfe99
 8001c84:	81fb      	strh	r3, [r7, #14]

	return out;
 8001c86:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	408f4000 	.word	0x408f4000

08001c98 <to_communication_range>:

int16_t to_communication_range(int16_t input, int16_t replacement)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	460a      	mov	r2, r1
 8001ca2:	80fb      	strh	r3, [r7, #6]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	80bb      	strh	r3, [r7, #4]
	int16_t out;

	if (input < 1000) { out = replacement;}
 8001ca8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001cb0:	da02      	bge.n	8001cb8 <to_communication_range+0x20>
 8001cb2:	88bb      	ldrh	r3, [r7, #4]
 8001cb4:	81fb      	strh	r3, [r7, #14]
 8001cb6:	e009      	b.n	8001ccc <to_communication_range+0x34>
	else if (input > 2000) { out = replacement;}
 8001cb8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cbc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001cc0:	dd02      	ble.n	8001cc8 <to_communication_range+0x30>
 8001cc2:	88bb      	ldrh	r3, [r7, #4]
 8001cc4:	81fb      	strh	r3, [r7, #14]
 8001cc6:	e001      	b.n	8001ccc <to_communication_range+0x34>
	else { out = input;}
 8001cc8:	88fb      	ldrh	r3, [r7, #6]
 8001cca:	81fb      	strh	r3, [r7, #14]

	return out;
 8001ccc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3714      	adds	r7, #20
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <check_communication>:

bool check_communication(int16_t input)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	80fb      	strh	r3, [r7, #6]
	bool out;

	if (input < 1050) { out = 0;}
 8001ce6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cea:	f240 4219 	movw	r2, #1049	; 0x419
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	dc02      	bgt.n	8001cf8 <check_communication+0x1c>
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	73fb      	strb	r3, [r7, #15]
 8001cf6:	e00a      	b.n	8001d0e <check_communication+0x32>
	else if (input > 1950) { out = 1;}
 8001cf8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cfc:	f240 729e 	movw	r2, #1950	; 0x79e
 8001d00:	4293      	cmp	r3, r2
 8001d02:	dd02      	ble.n	8001d0a <check_communication+0x2e>
 8001d04:	2301      	movs	r3, #1
 8001d06:	73fb      	strb	r3, [r7, #15]
 8001d08:	e001      	b.n	8001d0e <check_communication+0x32>
	else { out = 0;}
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	73fb      	strb	r3, [r7, #15]

	return out;
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3714      	adds	r7, #20
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001d20:	bf00      	nop
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
	...

08001d2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d32:	4b0f      	ldr	r3, [pc, #60]	; (8001d70 <HAL_MspInit+0x44>)
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	4a0e      	ldr	r2, [pc, #56]	; (8001d70 <HAL_MspInit+0x44>)
 8001d38:	f043 0301 	orr.w	r3, r3, #1
 8001d3c:	6193      	str	r3, [r2, #24]
 8001d3e:	4b0c      	ldr	r3, [pc, #48]	; (8001d70 <HAL_MspInit+0x44>)
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	607b      	str	r3, [r7, #4]
 8001d48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d4a:	4b09      	ldr	r3, [pc, #36]	; (8001d70 <HAL_MspInit+0x44>)
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	4a08      	ldr	r2, [pc, #32]	; (8001d70 <HAL_MspInit+0x44>)
 8001d50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d54:	61d3      	str	r3, [r2, #28]
 8001d56:	4b06      	ldr	r3, [pc, #24]	; (8001d70 <HAL_MspInit+0x44>)
 8001d58:	69db      	ldr	r3, [r3, #28]
 8001d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d5e:	603b      	str	r3, [r7, #0]
 8001d60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40021000 	.word	0x40021000

08001d74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d78:	e7fe      	b.n	8001d78 <NMI_Handler+0x4>

08001d7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d7e:	e7fe      	b.n	8001d7e <HardFault_Handler+0x4>

08001d80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d84:	e7fe      	b.n	8001d84 <MemManage_Handler+0x4>

08001d86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d86:	b480      	push	{r7}
 8001d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d8a:	e7fe      	b.n	8001d8a <BusFault_Handler+0x4>

08001d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d90:	e7fe      	b.n	8001d90 <UsageFault_Handler+0x4>

08001d92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d92:	b480      	push	{r7}
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr

08001dae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dae:	b480      	push	{r7}
 8001db0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001db2:	bf00      	nop
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dc0:	f000 fca4 	bl	800270c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dc4:	bf00      	nop
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001dcc:	4802      	ldr	r0, [pc, #8]	; (8001dd8 <DMA1_Channel6_IRQHandler+0x10>)
 8001dce:	f001 ffca 	bl	8003d66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	200004c8 	.word	0x200004c8

08001ddc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001de0:	4803      	ldr	r0, [pc, #12]	; (8001df0 <ADC1_2_IRQHandler+0x14>)
 8001de2:	f000 fe63 	bl	8002aac <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001de6:	4803      	ldr	r0, [pc, #12]	; (8001df4 <ADC1_2_IRQHandler+0x18>)
 8001de8:	f000 fe60 	bl	8002aac <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001dec:	bf00      	nop
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	200000b0 	.word	0x200000b0
 8001df4:	20000060 	.word	0x20000060

08001df8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001dfc:	4802      	ldr	r0, [pc, #8]	; (8001e08 <USART2_IRQHandler+0x10>)
 8001dfe:	f004 fce5 	bl	80067cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000590 	.word	0x20000590

08001e0c <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e10:	4803      	ldr	r0, [pc, #12]	; (8001e20 <TIM6_DAC1_IRQHandler+0x14>)
 8001e12:	f003 fe3a 	bl	8005a8a <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8001e16:	4803      	ldr	r0, [pc, #12]	; (8001e24 <TIM6_DAC1_IRQHandler+0x18>)
 8001e18:	f001 fdbb 	bl	8003992 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8001e1c:	bf00      	nop
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	20000398 	.word	0x20000398
 8001e24:	20000100 	.word	0x20000100

08001e28 <TIM7_DAC2_IRQHandler>:

/**
  * @brief This function handles TIM7 global and DAC2 underrun error interrupts.
  */
void TIM7_DAC2_IRQHandler(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC2_IRQn 0 */

  /* USER CODE END TIM7_DAC2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001e2c:	4802      	ldr	r0, [pc, #8]	; (8001e38 <TIM7_DAC2_IRQHandler+0x10>)
 8001e2e:	f003 fe2c 	bl	8005a8a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC2_IRQn 1 */

  /* USER CODE END TIM7_DAC2_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	2000047c 	.word	0x2000047c

08001e3c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e40:	4b06      	ldr	r3, [pc, #24]	; (8001e5c <SystemInit+0x20>)
 8001e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e46:	4a05      	ldr	r2, [pc, #20]	; (8001e5c <SystemInit+0x20>)
 8001e48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b08c      	sub	sp, #48	; 0x30
 8001e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e66:	f107 030c 	add.w	r3, r7, #12
 8001e6a:	2224      	movs	r2, #36	; 0x24
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f005 fd1c 	bl	80078ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e74:	463b      	mov	r3, r7
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	605a      	str	r2, [r3, #4]
 8001e7c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e7e:	4b23      	ldr	r3, [pc, #140]	; (8001f0c <MX_TIM1_Init+0xac>)
 8001e80:	4a23      	ldr	r2, [pc, #140]	; (8001f10 <MX_TIM1_Init+0xb0>)
 8001e82:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e84:	4b21      	ldr	r3, [pc, #132]	; (8001f0c <MX_TIM1_Init+0xac>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e8a:	4b20      	ldr	r3, [pc, #128]	; (8001f0c <MX_TIM1_Init+0xac>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001e90:	4b1e      	ldr	r3, [pc, #120]	; (8001f0c <MX_TIM1_Init+0xac>)
 8001e92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e96:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e98:	4b1c      	ldr	r3, [pc, #112]	; (8001f0c <MX_TIM1_Init+0xac>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e9e:	4b1b      	ldr	r3, [pc, #108]	; (8001f0c <MX_TIM1_Init+0xac>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea4:	4b19      	ldr	r3, [pc, #100]	; (8001f0c <MX_TIM1_Init+0xac>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001eba:	230f      	movs	r3, #15
 8001ebc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001eca:	230f      	movs	r3, #15
 8001ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001ece:	f107 030c 	add.w	r3, r7, #12
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	480d      	ldr	r0, [pc, #52]	; (8001f0c <MX_TIM1_Init+0xac>)
 8001ed6:	f003 fd32 	bl	800593e <HAL_TIM_Encoder_Init>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001ee0:	f7ff ff1c 	bl	8001d1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eec:	2300      	movs	r3, #0
 8001eee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ef0:	463b      	mov	r3, r7
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4805      	ldr	r0, [pc, #20]	; (8001f0c <MX_TIM1_Init+0xac>)
 8001ef6:	f004 fb41 	bl	800657c <HAL_TIMEx_MasterConfigSynchronization>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001f00:	f7ff ff0c 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001f04:	bf00      	nop
 8001f06:	3730      	adds	r7, #48	; 0x30
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	200003e4 	.word	0x200003e4
 8001f10:	40012c00 	.word	0x40012c00

08001f14 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08c      	sub	sp, #48	; 0x30
 8001f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f1a:	f107 030c 	add.w	r3, r7, #12
 8001f1e:	2224      	movs	r2, #36	; 0x24
 8001f20:	2100      	movs	r1, #0
 8001f22:	4618      	mov	r0, r3
 8001f24:	f005 fcc2 	bl	80078ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f28:	463b      	mov	r3, r7
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	605a      	str	r2, [r3, #4]
 8001f30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f32:	4b21      	ldr	r3, [pc, #132]	; (8001fb8 <MX_TIM2_Init+0xa4>)
 8001f34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f38:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f3a:	4b1f      	ldr	r3, [pc, #124]	; (8001fb8 <MX_TIM2_Init+0xa4>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f40:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <MX_TIM2_Init+0xa4>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001f46:	4b1c      	ldr	r3, [pc, #112]	; (8001fb8 <MX_TIM2_Init+0xa4>)
 8001f48:	f04f 32ff 	mov.w	r2, #4294967295
 8001f4c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f4e:	4b1a      	ldr	r3, [pc, #104]	; (8001fb8 <MX_TIM2_Init+0xa4>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f54:	4b18      	ldr	r3, [pc, #96]	; (8001fb8 <MX_TIM2_Init+0xa4>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f62:	2301      	movs	r3, #1
 8001f64:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001f6a:	230f      	movs	r3, #15
 8001f6c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f72:	2301      	movs	r3, #1
 8001f74:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f76:	2300      	movs	r3, #0
 8001f78:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001f7a:	230f      	movs	r3, #15
 8001f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001f7e:	f107 030c 	add.w	r3, r7, #12
 8001f82:	4619      	mov	r1, r3
 8001f84:	480c      	ldr	r0, [pc, #48]	; (8001fb8 <MX_TIM2_Init+0xa4>)
 8001f86:	f003 fcda 	bl	800593e <HAL_TIM_Encoder_Init>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001f90:	f7ff fec4 	bl	8001d1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f94:	2300      	movs	r3, #0
 8001f96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f9c:	463b      	mov	r3, r7
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	4805      	ldr	r0, [pc, #20]	; (8001fb8 <MX_TIM2_Init+0xa4>)
 8001fa2:	f004 faeb 	bl	800657c <HAL_TIMEx_MasterConfigSynchronization>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001fac:	f7ff feb6 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001fb0:	bf00      	nop
 8001fb2:	3730      	adds	r7, #48	; 0x30
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	20000430 	.word	0x20000430

08001fbc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b08a      	sub	sp, #40	; 0x28
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fc2:	f107 031c 	add.w	r3, r7, #28
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
 8001fca:	605a      	str	r2, [r3, #4]
 8001fcc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fce:	463b      	mov	r3, r7
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	611a      	str	r2, [r3, #16]
 8001fdc:	615a      	str	r2, [r3, #20]
 8001fde:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fe0:	4b32      	ldr	r3, [pc, #200]	; (80020ac <MX_TIM3_Init+0xf0>)
 8001fe2:	4a33      	ldr	r2, [pc, #204]	; (80020b0 <MX_TIM3_Init+0xf4>)
 8001fe4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = Pre_20k_360;
 8001fe6:	4b31      	ldr	r3, [pc, #196]	; (80020ac <MX_TIM3_Init+0xf0>)
 8001fe8:	2209      	movs	r2, #9
 8001fea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fec:	4b2f      	ldr	r3, [pc, #188]	; (80020ac <MX_TIM3_Init+0xf0>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = Counter_20kHz_360;
 8001ff2:	4b2e      	ldr	r3, [pc, #184]	; (80020ac <MX_TIM3_Init+0xf0>)
 8001ff4:	f240 1267 	movw	r2, #359	; 0x167
 8001ff8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ffa:	4b2c      	ldr	r3, [pc, #176]	; (80020ac <MX_TIM3_Init+0xf0>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002000:	4b2a      	ldr	r3, [pc, #168]	; (80020ac <MX_TIM3_Init+0xf0>)
 8002002:	2200      	movs	r2, #0
 8002004:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002006:	4829      	ldr	r0, [pc, #164]	; (80020ac <MX_TIM3_Init+0xf0>)
 8002008:	f003 fc42 	bl	8005890 <HAL_TIM_PWM_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8002012:	f7ff fe83 	bl	8001d1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002016:	2300      	movs	r3, #0
 8002018:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800201a:	2300      	movs	r3, #0
 800201c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800201e:	f107 031c 	add.w	r3, r7, #28
 8002022:	4619      	mov	r1, r3
 8002024:	4821      	ldr	r0, [pc, #132]	; (80020ac <MX_TIM3_Init+0xf0>)
 8002026:	f004 faa9 	bl	800657c <HAL_TIMEx_MasterConfigSynchronization>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002030:	f7ff fe74 	bl	8001d1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002034:	2360      	movs	r3, #96	; 0x60
 8002036:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800203c:	2300      	movs	r3, #0
 800203e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002040:	2300      	movs	r3, #0
 8002042:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002044:	463b      	mov	r3, r7
 8002046:	2200      	movs	r2, #0
 8002048:	4619      	mov	r1, r3
 800204a:	4818      	ldr	r0, [pc, #96]	; (80020ac <MX_TIM3_Init+0xf0>)
 800204c:	f003 fe3c 	bl	8005cc8 <HAL_TIM_PWM_ConfigChannel>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8002056:	f7ff fe61 	bl	8001d1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800205a:	463b      	mov	r3, r7
 800205c:	2204      	movs	r2, #4
 800205e:	4619      	mov	r1, r3
 8002060:	4812      	ldr	r0, [pc, #72]	; (80020ac <MX_TIM3_Init+0xf0>)
 8002062:	f003 fe31 	bl	8005cc8 <HAL_TIM_PWM_ConfigChannel>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 800206c:	f7ff fe56 	bl	8001d1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002070:	463b      	mov	r3, r7
 8002072:	2208      	movs	r2, #8
 8002074:	4619      	mov	r1, r3
 8002076:	480d      	ldr	r0, [pc, #52]	; (80020ac <MX_TIM3_Init+0xf0>)
 8002078:	f003 fe26 	bl	8005cc8 <HAL_TIM_PWM_ConfigChannel>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8002082:	f7ff fe4b 	bl	8001d1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002086:	463b      	mov	r3, r7
 8002088:	220c      	movs	r2, #12
 800208a:	4619      	mov	r1, r3
 800208c:	4807      	ldr	r0, [pc, #28]	; (80020ac <MX_TIM3_Init+0xf0>)
 800208e:	f003 fe1b 	bl	8005cc8 <HAL_TIM_PWM_ConfigChannel>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8002098:	f7ff fe40 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800209c:	4803      	ldr	r0, [pc, #12]	; (80020ac <MX_TIM3_Init+0xf0>)
 800209e:	f000 f94d 	bl	800233c <HAL_TIM_MspPostInit>

}
 80020a2:	bf00      	nop
 80020a4:	3728      	adds	r7, #40	; 0x28
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	2000034c 	.word	0x2000034c
 80020b0:	40000400 	.word	0x40000400

080020b4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ba:	1d3b      	adds	r3, r7, #4
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80020c4:	4b15      	ldr	r3, [pc, #84]	; (800211c <MX_TIM6_Init+0x68>)
 80020c6:	4a16      	ldr	r2, [pc, #88]	; (8002120 <MX_TIM6_Init+0x6c>)
 80020c8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = Pre_10kHz;
 80020ca:	4b14      	ldr	r3, [pc, #80]	; (800211c <MX_TIM6_Init+0x68>)
 80020cc:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80020d0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d2:	4b12      	ldr	r3, [pc, #72]	; (800211c <MX_TIM6_Init+0x68>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = Hz20;
 80020d8:	4b10      	ldr	r3, [pc, #64]	; (800211c <MX_TIM6_Init+0x68>)
 80020da:	f240 12f3 	movw	r2, #499	; 0x1f3
 80020de:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020e0:	4b0e      	ldr	r3, [pc, #56]	; (800211c <MX_TIM6_Init+0x68>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80020e6:	480d      	ldr	r0, [pc, #52]	; (800211c <MX_TIM6_Init+0x68>)
 80020e8:	f003 fb1e 	bl	8005728 <HAL_TIM_Base_Init>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80020f2:	f7ff fe13 	bl	8001d1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020f6:	2300      	movs	r3, #0
 80020f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020fa:	2300      	movs	r3, #0
 80020fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	4619      	mov	r1, r3
 8002102:	4806      	ldr	r0, [pc, #24]	; (800211c <MX_TIM6_Init+0x68>)
 8002104:	f004 fa3a 	bl	800657c <HAL_TIMEx_MasterConfigSynchronization>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800210e:	f7ff fe05 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002112:	bf00      	nop
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20000398 	.word	0x20000398
 8002120:	40001000 	.word	0x40001000

08002124 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800212a:	1d3b      	adds	r3, r7, #4
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002134:	4b15      	ldr	r3, [pc, #84]	; (800218c <MX_TIM7_Init+0x68>)
 8002136:	4a16      	ldr	r2, [pc, #88]	; (8002190 <MX_TIM7_Init+0x6c>)
 8002138:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = Pre_10kHz;
 800213a:	4b14      	ldr	r3, [pc, #80]	; (800218c <MX_TIM7_Init+0x68>)
 800213c:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002140:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002142:	4b12      	ldr	r3, [pc, #72]	; (800218c <MX_TIM7_Init+0x68>)
 8002144:	2200      	movs	r2, #0
 8002146:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = Hz10;
 8002148:	4b10      	ldr	r3, [pc, #64]	; (800218c <MX_TIM7_Init+0x68>)
 800214a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800214e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002150:	4b0e      	ldr	r3, [pc, #56]	; (800218c <MX_TIM7_Init+0x68>)
 8002152:	2200      	movs	r2, #0
 8002154:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002156:	480d      	ldr	r0, [pc, #52]	; (800218c <MX_TIM7_Init+0x68>)
 8002158:	f003 fae6 	bl	8005728 <HAL_TIM_Base_Init>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002162:	f7ff fddb 	bl	8001d1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002166:	2300      	movs	r3, #0
 8002168:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800216a:	2300      	movs	r3, #0
 800216c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800216e:	1d3b      	adds	r3, r7, #4
 8002170:	4619      	mov	r1, r3
 8002172:	4806      	ldr	r0, [pc, #24]	; (800218c <MX_TIM7_Init+0x68>)
 8002174:	f004 fa02 	bl	800657c <HAL_TIMEx_MasterConfigSynchronization>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800217e:	f7ff fdcd 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002182:	bf00      	nop
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	2000047c 	.word	0x2000047c
 8002190:	40001400 	.word	0x40001400

08002194 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08c      	sub	sp, #48	; 0x30
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219c:	f107 031c 	add.w	r3, r7, #28
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a2f      	ldr	r2, [pc, #188]	; (8002270 <HAL_TIM_Encoder_MspInit+0xdc>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d12a      	bne.n	800220c <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021b6:	4b2f      	ldr	r3, [pc, #188]	; (8002274 <HAL_TIM_Encoder_MspInit+0xe0>)
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	4a2e      	ldr	r2, [pc, #184]	; (8002274 <HAL_TIM_Encoder_MspInit+0xe0>)
 80021bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021c0:	6193      	str	r3, [r2, #24]
 80021c2:	4b2c      	ldr	r3, [pc, #176]	; (8002274 <HAL_TIM_Encoder_MspInit+0xe0>)
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021ca:	61bb      	str	r3, [r7, #24]
 80021cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ce:	4b29      	ldr	r3, [pc, #164]	; (8002274 <HAL_TIM_Encoder_MspInit+0xe0>)
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	4a28      	ldr	r2, [pc, #160]	; (8002274 <HAL_TIM_Encoder_MspInit+0xe0>)
 80021d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021d8:	6153      	str	r3, [r2, #20]
 80021da:	4b26      	ldr	r3, [pc, #152]	; (8002274 <HAL_TIM_Encoder_MspInit+0xe0>)
 80021dc:	695b      	ldr	r3, [r3, #20]
 80021de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e2:	617b      	str	r3, [r7, #20]
 80021e4:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_L_Pin|ENCODER_B_L_Pin;
 80021e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ec:	2302      	movs	r3, #2
 80021ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f4:	2300      	movs	r3, #0
 80021f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80021f8:	2306      	movs	r3, #6
 80021fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021fc:	f107 031c 	add.w	r3, r7, #28
 8002200:	4619      	mov	r1, r3
 8002202:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002206:	f001 fe9f 	bl	8003f48 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800220a:	e02d      	b.n	8002268 <HAL_TIM_Encoder_MspInit+0xd4>
  else if(tim_encoderHandle->Instance==TIM2)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002214:	d128      	bne.n	8002268 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002216:	4b17      	ldr	r3, [pc, #92]	; (8002274 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002218:	69db      	ldr	r3, [r3, #28]
 800221a:	4a16      	ldr	r2, [pc, #88]	; (8002274 <HAL_TIM_Encoder_MspInit+0xe0>)
 800221c:	f043 0301 	orr.w	r3, r3, #1
 8002220:	61d3      	str	r3, [r2, #28]
 8002222:	4b14      	ldr	r3, [pc, #80]	; (8002274 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	613b      	str	r3, [r7, #16]
 800222c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800222e:	4b11      	ldr	r3, [pc, #68]	; (8002274 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002230:	695b      	ldr	r3, [r3, #20]
 8002232:	4a10      	ldr	r2, [pc, #64]	; (8002274 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002234:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002238:	6153      	str	r3, [r2, #20]
 800223a:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <HAL_TIM_Encoder_MspInit+0xe0>)
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER_A_R_Pin|ENCODER_B_R_Pin;
 8002246:	2303      	movs	r3, #3
 8002248:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224a:	2302      	movs	r3, #2
 800224c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224e:	2300      	movs	r3, #0
 8002250:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002252:	2300      	movs	r3, #0
 8002254:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002256:	2301      	movs	r3, #1
 8002258:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225a:	f107 031c 	add.w	r3, r7, #28
 800225e:	4619      	mov	r1, r3
 8002260:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002264:	f001 fe70 	bl	8003f48 <HAL_GPIO_Init>
}
 8002268:	bf00      	nop
 800226a:	3730      	adds	r7, #48	; 0x30
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40012c00 	.word	0x40012c00
 8002274:	40021000 	.word	0x40021000

08002278 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a0a      	ldr	r2, [pc, #40]	; (80022b0 <HAL_TIM_PWM_MspInit+0x38>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d10b      	bne.n	80022a2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800228a:	4b0a      	ldr	r3, [pc, #40]	; (80022b4 <HAL_TIM_PWM_MspInit+0x3c>)
 800228c:	69db      	ldr	r3, [r3, #28]
 800228e:	4a09      	ldr	r2, [pc, #36]	; (80022b4 <HAL_TIM_PWM_MspInit+0x3c>)
 8002290:	f043 0302 	orr.w	r3, r3, #2
 8002294:	61d3      	str	r3, [r2, #28]
 8002296:	4b07      	ldr	r3, [pc, #28]	; (80022b4 <HAL_TIM_PWM_MspInit+0x3c>)
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80022a2:	bf00      	nop
 80022a4:	3714      	adds	r7, #20
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	40000400 	.word	0x40000400
 80022b4:	40021000 	.word	0x40021000

080022b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a1a      	ldr	r2, [pc, #104]	; (8002330 <HAL_TIM_Base_MspInit+0x78>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d114      	bne.n	80022f4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80022ca:	4b1a      	ldr	r3, [pc, #104]	; (8002334 <HAL_TIM_Base_MspInit+0x7c>)
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	4a19      	ldr	r2, [pc, #100]	; (8002334 <HAL_TIM_Base_MspInit+0x7c>)
 80022d0:	f043 0310 	orr.w	r3, r3, #16
 80022d4:	61d3      	str	r3, [r2, #28]
 80022d6:	4b17      	ldr	r3, [pc, #92]	; (8002334 <HAL_TIM_Base_MspInit+0x7c>)
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	f003 0310 	and.w	r3, r3, #16
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 80022e2:	2200      	movs	r2, #0
 80022e4:	2100      	movs	r1, #0
 80022e6:	2036      	movs	r0, #54	; 0x36
 80022e8:	f001 faf1 	bl	80038ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 80022ec:	2036      	movs	r0, #54	; 0x36
 80022ee:	f001 fb0a 	bl	8003906 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80022f2:	e018      	b.n	8002326 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a0f      	ldr	r2, [pc, #60]	; (8002338 <HAL_TIM_Base_MspInit+0x80>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d113      	bne.n	8002326 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80022fe:	4b0d      	ldr	r3, [pc, #52]	; (8002334 <HAL_TIM_Base_MspInit+0x7c>)
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	4a0c      	ldr	r2, [pc, #48]	; (8002334 <HAL_TIM_Base_MspInit+0x7c>)
 8002304:	f043 0320 	orr.w	r3, r3, #32
 8002308:	61d3      	str	r3, [r2, #28]
 800230a:	4b0a      	ldr	r3, [pc, #40]	; (8002334 <HAL_TIM_Base_MspInit+0x7c>)
 800230c:	69db      	ldr	r3, [r3, #28]
 800230e:	f003 0320 	and.w	r3, r3, #32
 8002312:	60bb      	str	r3, [r7, #8]
 8002314:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8002316:	2200      	movs	r2, #0
 8002318:	2100      	movs	r1, #0
 800231a:	2037      	movs	r0, #55	; 0x37
 800231c:	f001 fad7 	bl	80038ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 8002320:	2037      	movs	r0, #55	; 0x37
 8002322:	f001 faf0 	bl	8003906 <HAL_NVIC_EnableIRQ>
}
 8002326:	bf00      	nop
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40001000 	.word	0x40001000
 8002334:	40021000 	.word	0x40021000
 8002338:	40001400 	.word	0x40001400

0800233c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08a      	sub	sp, #40	; 0x28
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002344:	f107 0314 	add.w	r3, r7, #20
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a1f      	ldr	r2, [pc, #124]	; (80023d8 <HAL_TIM_MspPostInit+0x9c>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d138      	bne.n	80023d0 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800235e:	4b1f      	ldr	r3, [pc, #124]	; (80023dc <HAL_TIM_MspPostInit+0xa0>)
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	4a1e      	ldr	r2, [pc, #120]	; (80023dc <HAL_TIM_MspPostInit+0xa0>)
 8002364:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002368:	6153      	str	r3, [r2, #20]
 800236a:	4b1c      	ldr	r3, [pc, #112]	; (80023dc <HAL_TIM_MspPostInit+0xa0>)
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002372:	613b      	str	r3, [r7, #16]
 8002374:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002376:	4b19      	ldr	r3, [pc, #100]	; (80023dc <HAL_TIM_MspPostInit+0xa0>)
 8002378:	695b      	ldr	r3, [r3, #20]
 800237a:	4a18      	ldr	r2, [pc, #96]	; (80023dc <HAL_TIM_MspPostInit+0xa0>)
 800237c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002380:	6153      	str	r3, [r2, #20]
 8002382:	4b16      	ldr	r3, [pc, #88]	; (80023dc <HAL_TIM_MspPostInit+0xa0>)
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800238a:	60fb      	str	r3, [r7, #12]
 800238c:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = PWM_1_Pin;
 800238e:	2340      	movs	r3, #64	; 0x40
 8002390:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002392:	2302      	movs	r3, #2
 8002394:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002396:	2300      	movs	r3, #0
 8002398:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239a:	2300      	movs	r3, #0
 800239c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800239e:	2302      	movs	r3, #2
 80023a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_1_GPIO_Port, &GPIO_InitStruct);
 80023a2:	f107 0314 	add.w	r3, r7, #20
 80023a6:	4619      	mov	r1, r3
 80023a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023ac:	f001 fdcc 	bl	8003f48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_3_Pin|PWM_4_Pin|PWM_2_Pin;
 80023b0:	2323      	movs	r3, #35	; 0x23
 80023b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b4:	2302      	movs	r3, #2
 80023b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b8:	2300      	movs	r3, #0
 80023ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023bc:	2300      	movs	r3, #0
 80023be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023c0:	2302      	movs	r3, #2
 80023c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c4:	f107 0314 	add.w	r3, r7, #20
 80023c8:	4619      	mov	r1, r3
 80023ca:	4805      	ldr	r0, [pc, #20]	; (80023e0 <HAL_TIM_MspPostInit+0xa4>)
 80023cc:	f001 fdbc 	bl	8003f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80023d0:	bf00      	nop
 80023d2:	3728      	adds	r7, #40	; 0x28
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40000400 	.word	0x40000400
 80023dc:	40021000 	.word	0x40021000
 80023e0:	48000400 	.word	0x48000400

080023e4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80023e8:	4b14      	ldr	r3, [pc, #80]	; (800243c <MX_USART1_UART_Init+0x58>)
 80023ea:	4a15      	ldr	r2, [pc, #84]	; (8002440 <MX_USART1_UART_Init+0x5c>)
 80023ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80023ee:	4b13      	ldr	r3, [pc, #76]	; (800243c <MX_USART1_UART_Init+0x58>)
 80023f0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80023f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023f6:	4b11      	ldr	r3, [pc, #68]	; (800243c <MX_USART1_UART_Init+0x58>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023fc:	4b0f      	ldr	r3, [pc, #60]	; (800243c <MX_USART1_UART_Init+0x58>)
 80023fe:	2200      	movs	r2, #0
 8002400:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002402:	4b0e      	ldr	r3, [pc, #56]	; (800243c <MX_USART1_UART_Init+0x58>)
 8002404:	2200      	movs	r2, #0
 8002406:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002408:	4b0c      	ldr	r3, [pc, #48]	; (800243c <MX_USART1_UART_Init+0x58>)
 800240a:	220c      	movs	r2, #12
 800240c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800240e:	4b0b      	ldr	r3, [pc, #44]	; (800243c <MX_USART1_UART_Init+0x58>)
 8002410:	2200      	movs	r2, #0
 8002412:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002414:	4b09      	ldr	r3, [pc, #36]	; (800243c <MX_USART1_UART_Init+0x58>)
 8002416:	2200      	movs	r2, #0
 8002418:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800241a:	4b08      	ldr	r3, [pc, #32]	; (800243c <MX_USART1_UART_Init+0x58>)
 800241c:	2200      	movs	r2, #0
 800241e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002420:	4b06      	ldr	r3, [pc, #24]	; (800243c <MX_USART1_UART_Init+0x58>)
 8002422:	2200      	movs	r2, #0
 8002424:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002426:	4805      	ldr	r0, [pc, #20]	; (800243c <MX_USART1_UART_Init+0x58>)
 8002428:	f004 f934 	bl	8006694 <HAL_UART_Init>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002432:	f7ff fc73 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	2000050c 	.word	0x2000050c
 8002440:	40013800 	.word	0x40013800

08002444 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002448:	4b14      	ldr	r3, [pc, #80]	; (800249c <MX_USART2_UART_Init+0x58>)
 800244a:	4a15      	ldr	r2, [pc, #84]	; (80024a0 <MX_USART2_UART_Init+0x5c>)
 800244c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = UART_SPEED;
 800244e:	4b13      	ldr	r3, [pc, #76]	; (800249c <MX_USART2_UART_Init+0x58>)
 8002450:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002454:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002456:	4b11      	ldr	r3, [pc, #68]	; (800249c <MX_USART2_UART_Init+0x58>)
 8002458:	2200      	movs	r2, #0
 800245a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800245c:	4b0f      	ldr	r3, [pc, #60]	; (800249c <MX_USART2_UART_Init+0x58>)
 800245e:	2200      	movs	r2, #0
 8002460:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002462:	4b0e      	ldr	r3, [pc, #56]	; (800249c <MX_USART2_UART_Init+0x58>)
 8002464:	2200      	movs	r2, #0
 8002466:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002468:	4b0c      	ldr	r3, [pc, #48]	; (800249c <MX_USART2_UART_Init+0x58>)
 800246a:	220c      	movs	r2, #12
 800246c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800246e:	4b0b      	ldr	r3, [pc, #44]	; (800249c <MX_USART2_UART_Init+0x58>)
 8002470:	2200      	movs	r2, #0
 8002472:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002474:	4b09      	ldr	r3, [pc, #36]	; (800249c <MX_USART2_UART_Init+0x58>)
 8002476:	2200      	movs	r2, #0
 8002478:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800247a:	4b08      	ldr	r3, [pc, #32]	; (800249c <MX_USART2_UART_Init+0x58>)
 800247c:	2200      	movs	r2, #0
 800247e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002480:	4b06      	ldr	r3, [pc, #24]	; (800249c <MX_USART2_UART_Init+0x58>)
 8002482:	2200      	movs	r2, #0
 8002484:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002486:	4805      	ldr	r0, [pc, #20]	; (800249c <MX_USART2_UART_Init+0x58>)
 8002488:	f004 f904 	bl	8006694 <HAL_UART_Init>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002492:	f7ff fc43 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000590 	.word	0x20000590
 80024a0:	40004400 	.word	0x40004400

080024a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08c      	sub	sp, #48	; 0x30
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ac:	f107 031c 	add.w	r3, r7, #28
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
 80024ba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a54      	ldr	r2, [pc, #336]	; (8002614 <HAL_UART_MspInit+0x170>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d128      	bne.n	8002518 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024c6:	4b54      	ldr	r3, [pc, #336]	; (8002618 <HAL_UART_MspInit+0x174>)
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	4a53      	ldr	r2, [pc, #332]	; (8002618 <HAL_UART_MspInit+0x174>)
 80024cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024d0:	6193      	str	r3, [r2, #24]
 80024d2:	4b51      	ldr	r3, [pc, #324]	; (8002618 <HAL_UART_MspInit+0x174>)
 80024d4:	699b      	ldr	r3, [r3, #24]
 80024d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024da:	61bb      	str	r3, [r7, #24]
 80024dc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024de:	4b4e      	ldr	r3, [pc, #312]	; (8002618 <HAL_UART_MspInit+0x174>)
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	4a4d      	ldr	r2, [pc, #308]	; (8002618 <HAL_UART_MspInit+0x174>)
 80024e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024e8:	6153      	str	r3, [r2, #20]
 80024ea:	4b4b      	ldr	r3, [pc, #300]	; (8002618 <HAL_UART_MspInit+0x174>)
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024f2:	617b      	str	r3, [r7, #20]
 80024f4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = PC_UART_TX_Pin|PC_UART_RX_Pin;
 80024f6:	23c0      	movs	r3, #192	; 0xc0
 80024f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024fa:	2302      	movs	r3, #2
 80024fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002502:	2303      	movs	r3, #3
 8002504:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002506:	2307      	movs	r3, #7
 8002508:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800250a:	f107 031c 	add.w	r3, r7, #28
 800250e:	4619      	mov	r1, r3
 8002510:	4842      	ldr	r0, [pc, #264]	; (800261c <HAL_UART_MspInit+0x178>)
 8002512:	f001 fd19 	bl	8003f48 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002516:	e079      	b.n	800260c <HAL_UART_MspInit+0x168>
  else if(uartHandle->Instance==USART2)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a40      	ldr	r2, [pc, #256]	; (8002620 <HAL_UART_MspInit+0x17c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d174      	bne.n	800260c <HAL_UART_MspInit+0x168>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002522:	4b3d      	ldr	r3, [pc, #244]	; (8002618 <HAL_UART_MspInit+0x174>)
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	4a3c      	ldr	r2, [pc, #240]	; (8002618 <HAL_UART_MspInit+0x174>)
 8002528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800252c:	61d3      	str	r3, [r2, #28]
 800252e:	4b3a      	ldr	r3, [pc, #232]	; (8002618 <HAL_UART_MspInit+0x174>)
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002536:	613b      	str	r3, [r7, #16]
 8002538:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800253a:	4b37      	ldr	r3, [pc, #220]	; (8002618 <HAL_UART_MspInit+0x174>)
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	4a36      	ldr	r2, [pc, #216]	; (8002618 <HAL_UART_MspInit+0x174>)
 8002540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002544:	6153      	str	r3, [r2, #20]
 8002546:	4b34      	ldr	r3, [pc, #208]	; (8002618 <HAL_UART_MspInit+0x174>)
 8002548:	695b      	ldr	r3, [r3, #20]
 800254a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254e:	60fb      	str	r3, [r7, #12]
 8002550:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002552:	4b31      	ldr	r3, [pc, #196]	; (8002618 <HAL_UART_MspInit+0x174>)
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	4a30      	ldr	r2, [pc, #192]	; (8002618 <HAL_UART_MspInit+0x174>)
 8002558:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800255c:	6153      	str	r3, [r2, #20]
 800255e:	4b2e      	ldr	r3, [pc, #184]	; (8002618 <HAL_UART_MspInit+0x174>)
 8002560:	695b      	ldr	r3, [r3, #20]
 8002562:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002566:	60bb      	str	r3, [r7, #8]
 8002568:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PILOT_UART_RX_Pin;
 800256a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800256e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002570:	2302      	movs	r3, #2
 8002572:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002574:	2300      	movs	r3, #0
 8002576:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002578:	2303      	movs	r3, #3
 800257a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800257c:	2307      	movs	r3, #7
 800257e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PILOT_UART_RX_GPIO_Port, &GPIO_InitStruct);
 8002580:	f107 031c 	add.w	r3, r7, #28
 8002584:	4619      	mov	r1, r3
 8002586:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800258a:	f001 fcdd 	bl	8003f48 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PILOT_UART_TX_Pin;
 800258e:	2308      	movs	r3, #8
 8002590:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002592:	2302      	movs	r3, #2
 8002594:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002596:	2300      	movs	r3, #0
 8002598:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800259a:	2303      	movs	r3, #3
 800259c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800259e:	2307      	movs	r3, #7
 80025a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PILOT_UART_TX_GPIO_Port, &GPIO_InitStruct);
 80025a2:	f107 031c 	add.w	r3, r7, #28
 80025a6:	4619      	mov	r1, r3
 80025a8:	481c      	ldr	r0, [pc, #112]	; (800261c <HAL_UART_MspInit+0x178>)
 80025aa:	f001 fccd 	bl	8003f48 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80025ae:	4b1d      	ldr	r3, [pc, #116]	; (8002624 <HAL_UART_MspInit+0x180>)
 80025b0:	4a1d      	ldr	r2, [pc, #116]	; (8002628 <HAL_UART_MspInit+0x184>)
 80025b2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025b4:	4b1b      	ldr	r3, [pc, #108]	; (8002624 <HAL_UART_MspInit+0x180>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025ba:	4b1a      	ldr	r3, [pc, #104]	; (8002624 <HAL_UART_MspInit+0x180>)
 80025bc:	2200      	movs	r2, #0
 80025be:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025c0:	4b18      	ldr	r3, [pc, #96]	; (8002624 <HAL_UART_MspInit+0x180>)
 80025c2:	2280      	movs	r2, #128	; 0x80
 80025c4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025c6:	4b17      	ldr	r3, [pc, #92]	; (8002624 <HAL_UART_MspInit+0x180>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025cc:	4b15      	ldr	r3, [pc, #84]	; (8002624 <HAL_UART_MspInit+0x180>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80025d2:	4b14      	ldr	r3, [pc, #80]	; (8002624 <HAL_UART_MspInit+0x180>)
 80025d4:	2220      	movs	r2, #32
 80025d6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80025d8:	4b12      	ldr	r3, [pc, #72]	; (8002624 <HAL_UART_MspInit+0x180>)
 80025da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025de:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80025e0:	4810      	ldr	r0, [pc, #64]	; (8002624 <HAL_UART_MspInit+0x180>)
 80025e2:	f001 faa3 	bl	8003b2c <HAL_DMA_Init>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <HAL_UART_MspInit+0x14c>
      Error_Handler();
 80025ec:	f7ff fb96 	bl	8001d1c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4a0c      	ldr	r2, [pc, #48]	; (8002624 <HAL_UART_MspInit+0x180>)
 80025f4:	671a      	str	r2, [r3, #112]	; 0x70
 80025f6:	4a0b      	ldr	r2, [pc, #44]	; (8002624 <HAL_UART_MspInit+0x180>)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80025fc:	2200      	movs	r2, #0
 80025fe:	2100      	movs	r1, #0
 8002600:	2026      	movs	r0, #38	; 0x26
 8002602:	f001 f964 	bl	80038ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002606:	2026      	movs	r0, #38	; 0x26
 8002608:	f001 f97d 	bl	8003906 <HAL_NVIC_EnableIRQ>
}
 800260c:	bf00      	nop
 800260e:	3730      	adds	r7, #48	; 0x30
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	40013800 	.word	0x40013800
 8002618:	40021000 	.word	0x40021000
 800261c:	48000400 	.word	0x48000400
 8002620:	40004400 	.word	0x40004400
 8002624:	200004c8 	.word	0x200004c8
 8002628:	4002006c 	.word	0x4002006c

0800262c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800262c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002664 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002630:	480d      	ldr	r0, [pc, #52]	; (8002668 <LoopForever+0x6>)
  ldr r1, =_edata
 8002632:	490e      	ldr	r1, [pc, #56]	; (800266c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002634:	4a0e      	ldr	r2, [pc, #56]	; (8002670 <LoopForever+0xe>)
  movs r3, #0
 8002636:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002638:	e002      	b.n	8002640 <LoopCopyDataInit>

0800263a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800263a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800263c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800263e:	3304      	adds	r3, #4

08002640 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002640:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002642:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002644:	d3f9      	bcc.n	800263a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002646:	4a0b      	ldr	r2, [pc, #44]	; (8002674 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002648:	4c0b      	ldr	r4, [pc, #44]	; (8002678 <LoopForever+0x16>)
  movs r3, #0
 800264a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800264c:	e001      	b.n	8002652 <LoopFillZerobss>

0800264e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800264e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002650:	3204      	adds	r2, #4

08002652 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002652:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002654:	d3fb      	bcc.n	800264e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002656:	f7ff fbf1 	bl	8001e3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800265a:	f005 f903 	bl	8007864 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800265e:	f7fe fffb 	bl	8001658 <main>

08002662 <LoopForever>:

LoopForever:
    b LoopForever
 8002662:	e7fe      	b.n	8002662 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002664:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002668:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800266c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002670:	08007914 	.word	0x08007914
  ldr r2, =_sbss
 8002674:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002678:	20000618 	.word	0x20000618

0800267c <CAN_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800267c:	e7fe      	b.n	800267c <CAN_RX0_IRQHandler>
	...

08002680 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002684:	4b08      	ldr	r3, [pc, #32]	; (80026a8 <HAL_Init+0x28>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a07      	ldr	r2, [pc, #28]	; (80026a8 <HAL_Init+0x28>)
 800268a:	f043 0310 	orr.w	r3, r3, #16
 800268e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002690:	2003      	movs	r0, #3
 8002692:	f001 f911 	bl	80038b8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002696:	2000      	movs	r0, #0
 8002698:	f000 f808 	bl	80026ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800269c:	f7ff fb46 	bl	8001d2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	40022000 	.word	0x40022000

080026ac <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026b4:	4b12      	ldr	r3, [pc, #72]	; (8002700 <HAL_InitTick+0x54>)
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	4b12      	ldr	r3, [pc, #72]	; (8002704 <HAL_InitTick+0x58>)
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	4619      	mov	r1, r3
 80026be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80026c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ca:	4618      	mov	r0, r3
 80026cc:	f001 f929 	bl	8003922 <HAL_SYSTICK_Config>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e00e      	b.n	80026f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b0f      	cmp	r3, #15
 80026de:	d80a      	bhi.n	80026f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026e0:	2200      	movs	r2, #0
 80026e2:	6879      	ldr	r1, [r7, #4]
 80026e4:	f04f 30ff 	mov.w	r0, #4294967295
 80026e8:	f001 f8f1 	bl	80038ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026ec:	4a06      	ldr	r2, [pc, #24]	; (8002708 <HAL_InitTick+0x5c>)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80026f2:	2300      	movs	r3, #0
 80026f4:	e000      	b.n	80026f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	20000004 	.word	0x20000004
 8002704:	2000000c 	.word	0x2000000c
 8002708:	20000008 	.word	0x20000008

0800270c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002710:	4b06      	ldr	r3, [pc, #24]	; (800272c <HAL_IncTick+0x20>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	461a      	mov	r2, r3
 8002716:	4b06      	ldr	r3, [pc, #24]	; (8002730 <HAL_IncTick+0x24>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4413      	add	r3, r2
 800271c:	4a04      	ldr	r2, [pc, #16]	; (8002730 <HAL_IncTick+0x24>)
 800271e:	6013      	str	r3, [r2, #0]
}
 8002720:	bf00      	nop
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	2000000c 	.word	0x2000000c
 8002730:	20000614 	.word	0x20000614

08002734 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  return uwTick;  
 8002738:	4b03      	ldr	r3, [pc, #12]	; (8002748 <HAL_GetTick+0x14>)
 800273a:	681b      	ldr	r3, [r3, #0]
}
 800273c:	4618      	mov	r0, r3
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	20000614 	.word	0x20000614

0800274c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800277c:	bf00      	nop
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b09a      	sub	sp, #104	; 0x68
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002790:	2300      	movs	r3, #0
 8002792:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002796:	2300      	movs	r3, #0
 8002798:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800279a:	2300      	movs	r3, #0
 800279c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e172      	b.n	8002a8e <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	f003 0310 	and.w	r3, r3, #16
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d176      	bne.n	80028a8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d152      	bne.n	8002868 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f7fe fcbd 	bl	800115c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d13b      	bne.n	8002868 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f000 ff2b 	bl	800364c <ADC_Disable>
 80027f6:	4603      	mov	r3, r0
 80027f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002800:	f003 0310 	and.w	r3, r3, #16
 8002804:	2b00      	cmp	r3, #0
 8002806:	d12f      	bne.n	8002868 <HAL_ADC_Init+0xe0>
 8002808:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800280c:	2b00      	cmp	r3, #0
 800280e:	d12b      	bne.n	8002868 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002814:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002818:	f023 0302 	bic.w	r3, r3, #2
 800281c:	f043 0202 	orr.w	r2, r3, #2
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	689a      	ldr	r2, [r3, #8]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002832:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689a      	ldr	r2, [r3, #8]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002842:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002844:	4b94      	ldr	r3, [pc, #592]	; (8002a98 <HAL_ADC_Init+0x310>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a94      	ldr	r2, [pc, #592]	; (8002a9c <HAL_ADC_Init+0x314>)
 800284a:	fba2 2303 	umull	r2, r3, r2, r3
 800284e:	0c9a      	lsrs	r2, r3, #18
 8002850:	4613      	mov	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	4413      	add	r3, r2
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800285a:	e002      	b.n	8002862 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	3b01      	subs	r3, #1
 8002860:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1f9      	bne.n	800285c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d007      	beq.n	8002886 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002880:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002884:	d110      	bne.n	80028a8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288a:	f023 0312 	bic.w	r3, r3, #18
 800288e:	f043 0210 	orr.w	r2, r3, #16
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800289a:	f043 0201 	orr.w	r2, r3, #1
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ac:	f003 0310 	and.w	r3, r3, #16
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f040 80df 	bne.w	8002a74 <HAL_ADC_Init+0x2ec>
 80028b6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f040 80da 	bne.w	8002a74 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f040 80d2 	bne.w	8002a74 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80028d8:	f043 0202 	orr.w	r2, r3, #2
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028e0:	4b6f      	ldr	r3, [pc, #444]	; (8002aa0 <HAL_ADC_Init+0x318>)
 80028e2:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028ec:	d102      	bne.n	80028f4 <HAL_ADC_Init+0x16c>
 80028ee:	4b6d      	ldr	r3, [pc, #436]	; (8002aa4 <HAL_ADC_Init+0x31c>)
 80028f0:	60fb      	str	r3, [r7, #12]
 80028f2:	e002      	b.n	80028fa <HAL_ADC_Init+0x172>
 80028f4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80028f8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f003 0303 	and.w	r3, r3, #3
 8002904:	2b01      	cmp	r3, #1
 8002906:	d108      	bne.n	800291a <HAL_ADC_Init+0x192>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	2b01      	cmp	r3, #1
 8002914:	d101      	bne.n	800291a <HAL_ADC_Init+0x192>
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <HAL_ADC_Init+0x194>
 800291a:	2300      	movs	r3, #0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d11c      	bne.n	800295a <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002920:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002922:	2b00      	cmp	r3, #0
 8002924:	d010      	beq.n	8002948 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 0303 	and.w	r3, r3, #3
 800292e:	2b01      	cmp	r3, #1
 8002930:	d107      	bne.n	8002942 <HAL_ADC_Init+0x1ba>
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b01      	cmp	r3, #1
 800293c:	d101      	bne.n	8002942 <HAL_ADC_Init+0x1ba>
 800293e:	2301      	movs	r3, #1
 8002940:	e000      	b.n	8002944 <HAL_ADC_Init+0x1bc>
 8002942:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002944:	2b00      	cmp	r3, #0
 8002946:	d108      	bne.n	800295a <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002948:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	431a      	orrs	r2, r3
 8002956:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002958:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	7e5b      	ldrb	r3, [r3, #25]
 800295e:	035b      	lsls	r3, r3, #13
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002964:	2a01      	cmp	r2, #1
 8002966:	d002      	beq.n	800296e <HAL_ADC_Init+0x1e6>
 8002968:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800296c:	e000      	b.n	8002970 <HAL_ADC_Init+0x1e8>
 800296e:	2200      	movs	r2, #0
 8002970:	431a      	orrs	r2, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	431a      	orrs	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	4313      	orrs	r3, r2
 800297e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002980:	4313      	orrs	r3, r2
 8002982:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f893 3020 	ldrb.w	r3, [r3, #32]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d11b      	bne.n	80029c6 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	7e5b      	ldrb	r3, [r3, #25]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d109      	bne.n	80029aa <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299a:	3b01      	subs	r3, #1
 800299c:	045a      	lsls	r2, r3, #17
 800299e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029a0:	4313      	orrs	r3, r2
 80029a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029a6:	663b      	str	r3, [r7, #96]	; 0x60
 80029a8:	e00d      	b.n	80029c6 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80029b2:	f043 0220 	orr.w	r2, r3, #32
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029be:	f043 0201 	orr.w	r2, r3, #1
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d007      	beq.n	80029de <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d6:	4313      	orrs	r3, r2
 80029d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80029da:	4313      	orrs	r3, r2
 80029dc:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 030c 	and.w	r3, r3, #12
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d114      	bne.n	8002a16 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	6812      	ldr	r2, [r2, #0]
 80029f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029fa:	f023 0302 	bic.w	r3, r3, #2
 80029fe:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	7e1b      	ldrb	r3, [r3, #24]
 8002a04:	039a      	lsls	r2, r3, #14
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a12:	4313      	orrs	r3, r2
 8002a14:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	68da      	ldr	r2, [r3, #12]
 8002a1c:	4b22      	ldr	r3, [pc, #136]	; (8002aa8 <HAL_ADC_Init+0x320>)
 8002a1e:	4013      	ands	r3, r2
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	6812      	ldr	r2, [r2, #0]
 8002a24:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002a26:	430b      	orrs	r3, r1
 8002a28:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	691b      	ldr	r3, [r3, #16]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d10c      	bne.n	8002a4c <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a38:	f023 010f 	bic.w	r1, r3, #15
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	69db      	ldr	r3, [r3, #28]
 8002a40:	1e5a      	subs	r2, r3, #1
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	430a      	orrs	r2, r1
 8002a48:	631a      	str	r2, [r3, #48]	; 0x30
 8002a4a:	e007      	b.n	8002a5c <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 020f 	bic.w	r2, r2, #15
 8002a5a:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a66:	f023 0303 	bic.w	r3, r3, #3
 8002a6a:	f043 0201 	orr.w	r2, r3, #1
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	641a      	str	r2, [r3, #64]	; 0x40
 8002a72:	e00a      	b.n	8002a8a <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a78:	f023 0312 	bic.w	r3, r3, #18
 8002a7c:	f043 0210 	orr.w	r2, r3, #16
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002a84:	2301      	movs	r3, #1
 8002a86:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002a8a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3768      	adds	r7, #104	; 0x68
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	20000004 	.word	0x20000004
 8002a9c:	431bde83 	.word	0x431bde83
 8002aa0:	50000300 	.word	0x50000300
 8002aa4:	50000100 	.word	0x50000100
 8002aa8:	fff0c007 	.word	0xfff0c007

08002aac <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0304 	and.w	r3, r3, #4
 8002aca:	2b04      	cmp	r3, #4
 8002acc:	d106      	bne.n	8002adc <HAL_ADC_IRQHandler+0x30>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	2b04      	cmp	r3, #4
 8002ada:	d00d      	beq.n	8002af8 <HAL_ADC_IRQHandler+0x4c>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002ae6:	2b08      	cmp	r3, #8
 8002ae8:	d17a      	bne.n	8002be0 <HAL_ADC_IRQHandler+0x134>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f003 0308 	and.w	r3, r3, #8
 8002af4:	2b08      	cmp	r3, #8
 8002af6:	d173      	bne.n	8002be0 <HAL_ADC_IRQHandler+0x134>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afc:	f003 0310 	and.w	r3, r3, #16
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d105      	bne.n	8002b10 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b08:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002b10:	4b88      	ldr	r3, [pc, #544]	; (8002d34 <HAL_ADC_IRQHandler+0x288>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f003 031f 	and.w	r3, r3, #31
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d010      	beq.n	8002b3e <HAL_ADC_IRQHandler+0x92>
 8002b1c:	4b85      	ldr	r3, [pc, #532]	; (8002d34 <HAL_ADC_IRQHandler+0x288>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f003 031f 	and.w	r3, r3, #31
 8002b24:	2b05      	cmp	r3, #5
 8002b26:	d00a      	beq.n	8002b3e <HAL_ADC_IRQHandler+0x92>
 8002b28:	4b82      	ldr	r3, [pc, #520]	; (8002d34 <HAL_ADC_IRQHandler+0x288>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f003 031f 	and.w	r3, r3, #31
 8002b30:	2b09      	cmp	r3, #9
 8002b32:	d004      	beq.n	8002b3e <HAL_ADC_IRQHandler+0x92>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b3c:	d104      	bne.n	8002b48 <HAL_ADC_IRQHandler+0x9c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	613b      	str	r3, [r7, #16]
 8002b46:	e003      	b.n	8002b50 <HAL_ADC_IRQHandler+0xa4>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002b48:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d139      	bne.n	8002bd2 <HAL_ADC_IRQHandler+0x126>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d134      	bne.n	8002bd2 <HAL_ADC_IRQHandler+0x126>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0308 	and.w	r3, r3, #8
 8002b72:	2b08      	cmp	r3, #8
 8002b74:	d12d      	bne.n	8002bd2 <HAL_ADC_IRQHandler+0x126>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d11a      	bne.n	8002bba <HAL_ADC_IRQHandler+0x10e>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f022 020c 	bic.w	r2, r2, #12
 8002b92:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d112      	bne.n	8002bd2 <HAL_ADC_IRQHandler+0x126>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb0:	f043 0201 	orr.w	r2, r3, #1
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	641a      	str	r2, [r3, #64]	; 0x40
 8002bb8:	e00b      	b.n	8002bd2 <HAL_ADC_IRQHandler+0x126>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f043 0210 	orr.w	r2, r3, #16
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bca:	f043 0201 	orr.w	r2, r3, #1
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f7ff fdba 	bl	800274c <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	220c      	movs	r2, #12
 8002bde:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0320 	and.w	r3, r3, #32
 8002bea:	2b20      	cmp	r3, #32
 8002bec:	d106      	bne.n	8002bfc <HAL_ADC_IRQHandler+0x150>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f003 0320 	and.w	r3, r3, #32
 8002bf8:	2b20      	cmp	r3, #32
 8002bfa:	d00f      	beq.n	8002c1c <HAL_ADC_IRQHandler+0x170>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8002c06:	2b40      	cmp	r3, #64	; 0x40
 8002c08:	f040 80a9 	bne.w	8002d5e <HAL_ADC_IRQHandler+0x2b2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c16:	2b40      	cmp	r3, #64	; 0x40
 8002c18:	f040 80a1 	bne.w	8002d5e <HAL_ADC_IRQHandler+0x2b2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c20:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002c28:	4b42      	ldr	r3, [pc, #264]	; (8002d34 <HAL_ADC_IRQHandler+0x288>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f003 031f 	and.w	r3, r3, #31
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d010      	beq.n	8002c56 <HAL_ADC_IRQHandler+0x1aa>
 8002c34:	4b3f      	ldr	r3, [pc, #252]	; (8002d34 <HAL_ADC_IRQHandler+0x288>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f003 031f 	and.w	r3, r3, #31
 8002c3c:	2b05      	cmp	r3, #5
 8002c3e:	d00a      	beq.n	8002c56 <HAL_ADC_IRQHandler+0x1aa>
 8002c40:	4b3c      	ldr	r3, [pc, #240]	; (8002d34 <HAL_ADC_IRQHandler+0x288>)
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f003 031f 	and.w	r3, r3, #31
 8002c48:	2b09      	cmp	r3, #9
 8002c4a:	d004      	beq.n	8002c56 <HAL_ADC_IRQHandler+0x1aa>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c54:	d104      	bne.n	8002c60 <HAL_ADC_IRQHandler+0x1b4>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	613b      	str	r3, [r7, #16]
 8002c5e:	e003      	b.n	8002c68 <HAL_ADC_IRQHandler+0x1bc>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002c60:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c6e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d16c      	bne.n	8002d50 <HAL_ADC_IRQHandler+0x2a4>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d00b      	beq.n	8002c98 <HAL_ADC_IRQHandler+0x1ec>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d160      	bne.n	8002d50 <HAL_ADC_IRQHandler+0x2a4>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d15b      	bne.n	8002d50 <HAL_ADC_IRQHandler+0x2a4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ca2:	2b40      	cmp	r3, #64	; 0x40
 8002ca4:	d154      	bne.n	8002d50 <HAL_ADC_IRQHandler+0x2a4>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002ca6:	4b23      	ldr	r3, [pc, #140]	; (8002d34 <HAL_ADC_IRQHandler+0x288>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 031f 	and.w	r3, r3, #31
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d010      	beq.n	8002cd4 <HAL_ADC_IRQHandler+0x228>
 8002cb2:	4b20      	ldr	r3, [pc, #128]	; (8002d34 <HAL_ADC_IRQHandler+0x288>)
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f003 031f 	and.w	r3, r3, #31
 8002cba:	2b06      	cmp	r3, #6
 8002cbc:	d00a      	beq.n	8002cd4 <HAL_ADC_IRQHandler+0x228>
 8002cbe:	4b1d      	ldr	r3, [pc, #116]	; (8002d34 <HAL_ADC_IRQHandler+0x288>)
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f003 031f 	and.w	r3, r3, #31
 8002cc6:	2b07      	cmp	r3, #7
 8002cc8:	d004      	beq.n	8002cd4 <HAL_ADC_IRQHandler+0x228>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cd2:	d104      	bne.n	8002cde <HAL_ADC_IRQHandler+0x232>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	e003      	b.n	8002ce6 <HAL_ADC_IRQHandler+0x23a>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002cde:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	60fb      	str	r3, [r7, #12]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d12f      	bne.n	8002d50 <HAL_ADC_IRQHandler+0x2a4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f003 0308 	and.w	r3, r3, #8
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d11c      	bne.n	8002d38 <HAL_ADC_IRQHandler+0x28c>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	685a      	ldr	r2, [r3, #4]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002d0c:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d114      	bne.n	8002d50 <HAL_ADC_IRQHandler+0x2a4>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2a:	f043 0201 	orr.w	r2, r3, #1
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	641a      	str	r2, [r3, #64]	; 0x40
 8002d32:	e00d      	b.n	8002d50 <HAL_ADC_IRQHandler+0x2a4>
 8002d34:	50000300 	.word	0x50000300
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3c:	f043 0210 	orr.w	r2, r3, #16
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d48:	f043 0201 	orr.w	r2, r3, #1
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f000 f8cb 	bl	8002eec <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2260      	movs	r2, #96	; 0x60
 8002d5c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d68:	2b80      	cmp	r3, #128	; 0x80
 8002d6a:	d113      	bne.n	8002d94 <HAL_ADC_IRQHandler+0x2e8>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d76:	2b80      	cmp	r3, #128	; 0x80
 8002d78:	d10c      	bne.n	8002d94 <HAL_ADC_IRQHandler+0x2e8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f7ff fcea 	bl	8002760 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2280      	movs	r2, #128	; 0x80
 8002d92:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002da2:	d115      	bne.n	8002dd0 <HAL_ADC_IRQHandler+0x324>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002db2:	d10d      	bne.n	8002dd0 <HAL_ADC_IRQHandler+0x324>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f000 f8a7 	bl	8002f14 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dce:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dde:	d115      	bne.n	8002e0c <HAL_ADC_IRQHandler+0x360>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dee:	d10d      	bne.n	8002e0c <HAL_ADC_IRQHandler+0x360>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 f893 	bl	8002f28 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e0a:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0310 	and.w	r3, r3, #16
 8002e16:	2b10      	cmp	r3, #16
 8002e18:	d13d      	bne.n	8002e96 <HAL_ADC_IRQHandler+0x3ea>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f003 0310 	and.w	r3, r3, #16
 8002e24:	2b10      	cmp	r3, #16
 8002e26:	d136      	bne.n	8002e96 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d102      	bne.n	8002e36 <HAL_ADC_IRQHandler+0x38a>
    {
      overrun_error = 1U;
 8002e30:	2301      	movs	r3, #1
 8002e32:	617b      	str	r3, [r7, #20]
 8002e34:	e019      	b.n	8002e6a <HAL_ADC_IRQHandler+0x3be>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e36:	4b2c      	ldr	r3, [pc, #176]	; (8002ee8 <HAL_ADC_IRQHandler+0x43c>)
 8002e38:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 031f 	and.w	r3, r3, #31
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d109      	bne.n	8002e5a <HAL_ADC_IRQHandler+0x3ae>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d10a      	bne.n	8002e6a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1U;  
 8002e54:	2301      	movs	r3, #1
 8002e56:	617b      	str	r3, [r7, #20]
 8002e58:	e007      	b.n	8002e6a <HAL_ADC_IRQHandler+0x3be>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1U;  
 8002e66:	2301      	movs	r3, #1
 8002e68:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d10e      	bne.n	8002e8e <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e74:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e80:	f043 0202 	orr.w	r2, r3, #2
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f7ff fc73 	bl	8002774 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2210      	movs	r2, #16
 8002e94:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ea0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ea4:	d11b      	bne.n	8002ede <HAL_ADC_IRQHandler+0x432>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eb4:	d113      	bne.n	8002ede <HAL_ADC_IRQHandler+0x432>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eba:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec6:	f043 0208 	orr.w	r2, r3, #8
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ed6:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f000 f811 	bl	8002f00 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8002ede:	bf00      	nop
 8002ee0:	3718      	adds	r7, #24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	50000300 	.word	0x50000300

08002eec <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8002f1c:	bf00      	nop
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr

08002f3c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b09b      	sub	sp, #108	; 0x6c
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f46:	2300      	movs	r3, #0
 8002f48:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d101      	bne.n	8002f5e <HAL_ADC_ConfigChannel+0x22>
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	e2a5      	b.n	80034aa <HAL_ADC_ConfigChannel+0x56e>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f040 8289 	bne.w	8003488 <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	2b04      	cmp	r3, #4
 8002f7c:	d81c      	bhi.n	8002fb8 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	4413      	add	r3, r2
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	461a      	mov	r2, r3
 8002f92:	231f      	movs	r3, #31
 8002f94:	4093      	lsls	r3, r2
 8002f96:	43db      	mvns	r3, r3
 8002f98:	4019      	ands	r1, r3
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	6818      	ldr	r0, [r3, #0]
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685a      	ldr	r2, [r3, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	4413      	add	r3, r2
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	fa00 f203 	lsl.w	r2, r0, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	631a      	str	r2, [r3, #48]	; 0x30
 8002fb6:	e063      	b.n	8003080 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	2b09      	cmp	r3, #9
 8002fbe:	d81e      	bhi.n	8002ffe <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	4413      	add	r3, r2
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	3b1e      	subs	r3, #30
 8002fd4:	221f      	movs	r2, #31
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	43db      	mvns	r3, r3
 8002fdc:	4019      	ands	r1, r3
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	6818      	ldr	r0, [r3, #0]
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	685a      	ldr	r2, [r3, #4]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	4413      	add	r3, r2
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	3b1e      	subs	r3, #30
 8002ff0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	635a      	str	r2, [r3, #52]	; 0x34
 8002ffc:	e040      	b.n	8003080 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	2b0e      	cmp	r3, #14
 8003004:	d81e      	bhi.n	8003044 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	4613      	mov	r3, r2
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	4413      	add	r3, r2
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	3b3c      	subs	r3, #60	; 0x3c
 800301a:	221f      	movs	r2, #31
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	43db      	mvns	r3, r3
 8003022:	4019      	ands	r1, r3
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	6818      	ldr	r0, [r3, #0]
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	4613      	mov	r3, r2
 800302e:	005b      	lsls	r3, r3, #1
 8003030:	4413      	add	r3, r2
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	3b3c      	subs	r3, #60	; 0x3c
 8003036:	fa00 f203 	lsl.w	r2, r0, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	430a      	orrs	r2, r1
 8003040:	639a      	str	r2, [r3, #56]	; 0x38
 8003042:	e01d      	b.n	8003080 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685a      	ldr	r2, [r3, #4]
 800304e:	4613      	mov	r3, r2
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	4413      	add	r3, r2
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	3b5a      	subs	r3, #90	; 0x5a
 8003058:	221f      	movs	r2, #31
 800305a:	fa02 f303 	lsl.w	r3, r2, r3
 800305e:	43db      	mvns	r3, r3
 8003060:	4019      	ands	r1, r3
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	6818      	ldr	r0, [r3, #0]
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685a      	ldr	r2, [r3, #4]
 800306a:	4613      	mov	r3, r2
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	4413      	add	r3, r2
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	3b5a      	subs	r3, #90	; 0x5a
 8003074:	fa00 f203 	lsl.w	r2, r0, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	430a      	orrs	r2, r1
 800307e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 030c 	and.w	r3, r3, #12
 800308a:	2b00      	cmp	r3, #0
 800308c:	f040 80e5 	bne.w	800325a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2b09      	cmp	r3, #9
 8003096:	d91c      	bls.n	80030d2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	6999      	ldr	r1, [r3, #24]
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	4613      	mov	r3, r2
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	4413      	add	r3, r2
 80030a8:	3b1e      	subs	r3, #30
 80030aa:	2207      	movs	r2, #7
 80030ac:	fa02 f303 	lsl.w	r3, r2, r3
 80030b0:	43db      	mvns	r3, r3
 80030b2:	4019      	ands	r1, r3
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	6898      	ldr	r0, [r3, #8]
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	4613      	mov	r3, r2
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	4413      	add	r3, r2
 80030c2:	3b1e      	subs	r3, #30
 80030c4:	fa00 f203 	lsl.w	r2, r0, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	430a      	orrs	r2, r1
 80030ce:	619a      	str	r2, [r3, #24]
 80030d0:	e019      	b.n	8003106 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	6959      	ldr	r1, [r3, #20]
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	4613      	mov	r3, r2
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	4413      	add	r3, r2
 80030e2:	2207      	movs	r2, #7
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	43db      	mvns	r3, r3
 80030ea:	4019      	ands	r1, r3
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	6898      	ldr	r0, [r3, #8]
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	4613      	mov	r3, r2
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	4413      	add	r3, r2
 80030fa:	fa00 f203 	lsl.w	r2, r0, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	430a      	orrs	r2, r1
 8003104:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	695a      	ldr	r2, [r3, #20]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	08db      	lsrs	r3, r3, #3
 8003112:	f003 0303 	and.w	r3, r3, #3
 8003116:	005b      	lsls	r3, r3, #1
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	691b      	ldr	r3, [r3, #16]
 8003122:	3b01      	subs	r3, #1
 8003124:	2b03      	cmp	r3, #3
 8003126:	d84f      	bhi.n	80031c8 <HAL_ADC_ConfigChannel+0x28c>
 8003128:	a201      	add	r2, pc, #4	; (adr r2, 8003130 <HAL_ADC_ConfigChannel+0x1f4>)
 800312a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800312e:	bf00      	nop
 8003130:	08003141 	.word	0x08003141
 8003134:	08003163 	.word	0x08003163
 8003138:	08003185 	.word	0x08003185
 800313c:	080031a7 	.word	0x080031a7
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003146:	4b9e      	ldr	r3, [pc, #632]	; (80033c0 <HAL_ADC_ConfigChannel+0x484>)
 8003148:	4013      	ands	r3, r2
 800314a:	683a      	ldr	r2, [r7, #0]
 800314c:	6812      	ldr	r2, [r2, #0]
 800314e:	0691      	lsls	r1, r2, #26
 8003150:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003152:	430a      	orrs	r2, r1
 8003154:	431a      	orrs	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800315e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003160:	e07e      	b.n	8003260 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003168:	4b95      	ldr	r3, [pc, #596]	; (80033c0 <HAL_ADC_ConfigChannel+0x484>)
 800316a:	4013      	ands	r3, r2
 800316c:	683a      	ldr	r2, [r7, #0]
 800316e:	6812      	ldr	r2, [r2, #0]
 8003170:	0691      	lsls	r1, r2, #26
 8003172:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003174:	430a      	orrs	r2, r1
 8003176:	431a      	orrs	r2, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003180:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003182:	e06d      	b.n	8003260 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800318a:	4b8d      	ldr	r3, [pc, #564]	; (80033c0 <HAL_ADC_ConfigChannel+0x484>)
 800318c:	4013      	ands	r3, r2
 800318e:	683a      	ldr	r2, [r7, #0]
 8003190:	6812      	ldr	r2, [r2, #0]
 8003192:	0691      	lsls	r1, r2, #26
 8003194:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003196:	430a      	orrs	r2, r1
 8003198:	431a      	orrs	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80031a2:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80031a4:	e05c      	b.n	8003260 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80031ac:	4b84      	ldr	r3, [pc, #528]	; (80033c0 <HAL_ADC_ConfigChannel+0x484>)
 80031ae:	4013      	ands	r3, r2
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	6812      	ldr	r2, [r2, #0]
 80031b4:	0691      	lsls	r1, r2, #26
 80031b6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80031b8:	430a      	orrs	r2, r1
 80031ba:	431a      	orrs	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80031c4:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80031c6:	e04b      	b.n	8003260 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	069b      	lsls	r3, r3, #26
 80031d8:	429a      	cmp	r2, r3
 80031da:	d107      	bne.n	80031ec <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80031ea:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	069b      	lsls	r3, r3, #26
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d107      	bne.n	8003210 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800320e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003216:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	069b      	lsls	r3, r3, #26
 8003220:	429a      	cmp	r2, r3
 8003222:	d107      	bne.n	8003234 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003232:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800323a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	069b      	lsls	r3, r3, #26
 8003244:	429a      	cmp	r2, r3
 8003246:	d10a      	bne.n	800325e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003256:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003258:	e001      	b.n	800325e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800325a:	bf00      	nop
 800325c:	e000      	b.n	8003260 <HAL_ADC_ConfigChannel+0x324>
      break;
 800325e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f003 0303 	and.w	r3, r3, #3
 800326a:	2b01      	cmp	r3, #1
 800326c:	d108      	bne.n	8003280 <HAL_ADC_ConfigChannel+0x344>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	2b01      	cmp	r3, #1
 800327a:	d101      	bne.n	8003280 <HAL_ADC_ConfigChannel+0x344>
 800327c:	2301      	movs	r3, #1
 800327e:	e000      	b.n	8003282 <HAL_ADC_ConfigChannel+0x346>
 8003280:	2300      	movs	r3, #0
 8003282:	2b00      	cmp	r3, #0
 8003284:	f040 810b 	bne.w	800349e <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d00f      	beq.n	80032b0 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2201      	movs	r2, #1
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	43da      	mvns	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	400a      	ands	r2, r1
 80032aa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80032ae:	e049      	b.n	8003344 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2201      	movs	r2, #1
 80032be:	409a      	lsls	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	430a      	orrs	r2, r1
 80032c6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2b09      	cmp	r3, #9
 80032d0:	d91c      	bls.n	800330c <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	6999      	ldr	r1, [r3, #24]
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	4613      	mov	r3, r2
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	4413      	add	r3, r2
 80032e2:	3b1b      	subs	r3, #27
 80032e4:	2207      	movs	r2, #7
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	43db      	mvns	r3, r3
 80032ec:	4019      	ands	r1, r3
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	6898      	ldr	r0, [r3, #8]
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	4613      	mov	r3, r2
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	4413      	add	r3, r2
 80032fc:	3b1b      	subs	r3, #27
 80032fe:	fa00 f203 	lsl.w	r2, r0, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	430a      	orrs	r2, r1
 8003308:	619a      	str	r2, [r3, #24]
 800330a:	e01b      	b.n	8003344 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6959      	ldr	r1, [r3, #20]
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	1c5a      	adds	r2, r3, #1
 8003318:	4613      	mov	r3, r2
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	4413      	add	r3, r2
 800331e:	2207      	movs	r2, #7
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	43db      	mvns	r3, r3
 8003326:	4019      	ands	r1, r3
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	6898      	ldr	r0, [r3, #8]
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	4613      	mov	r3, r2
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	4413      	add	r3, r2
 8003338:	fa00 f203 	lsl.w	r2, r0, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	430a      	orrs	r2, r1
 8003342:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003344:	4b1f      	ldr	r3, [pc, #124]	; (80033c4 <HAL_ADC_ConfigChannel+0x488>)
 8003346:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2b10      	cmp	r3, #16
 800334e:	d105      	bne.n	800335c <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003350:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003358:	2b00      	cmp	r3, #0
 800335a:	d015      	beq.n	8003388 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003360:	2b11      	cmp	r3, #17
 8003362:	d105      	bne.n	8003370 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003364:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00b      	beq.n	8003388 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003374:	2b12      	cmp	r3, #18
 8003376:	f040 8092 	bne.w	800349e <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800337a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003382:	2b00      	cmp	r3, #0
 8003384:	f040 808b 	bne.w	800349e <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003390:	d102      	bne.n	8003398 <HAL_ADC_ConfigChannel+0x45c>
 8003392:	4b0d      	ldr	r3, [pc, #52]	; (80033c8 <HAL_ADC_ConfigChannel+0x48c>)
 8003394:	60fb      	str	r3, [r7, #12]
 8003396:	e002      	b.n	800339e <HAL_ADC_ConfigChannel+0x462>
 8003398:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800339c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f003 0303 	and.w	r3, r3, #3
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d10f      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x490>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d108      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x490>
 80033ba:	2301      	movs	r3, #1
 80033bc:	e007      	b.n	80033ce <HAL_ADC_ConfigChannel+0x492>
 80033be:	bf00      	nop
 80033c0:	83fff000 	.word	0x83fff000
 80033c4:	50000300 	.word	0x50000300
 80033c8:	50000100 	.word	0x50000100
 80033cc:	2300      	movs	r3, #0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d150      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80033d2:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d010      	beq.n	80033fa <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f003 0303 	and.w	r3, r3, #3
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d107      	bne.n	80033f4 <HAL_ADC_ConfigChannel+0x4b8>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d101      	bne.n	80033f4 <HAL_ADC_ConfigChannel+0x4b8>
 80033f0:	2301      	movs	r3, #1
 80033f2:	e000      	b.n	80033f6 <HAL_ADC_ConfigChannel+0x4ba>
 80033f4:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d13c      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2b10      	cmp	r3, #16
 8003400:	d11d      	bne.n	800343e <HAL_ADC_ConfigChannel+0x502>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800340a:	d118      	bne.n	800343e <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800340c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003414:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003416:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003418:	4b27      	ldr	r3, [pc, #156]	; (80034b8 <HAL_ADC_ConfigChannel+0x57c>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a27      	ldr	r2, [pc, #156]	; (80034bc <HAL_ADC_ConfigChannel+0x580>)
 800341e:	fba2 2303 	umull	r2, r3, r2, r3
 8003422:	0c9a      	lsrs	r2, r3, #18
 8003424:	4613      	mov	r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	4413      	add	r3, r2
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800342e:	e002      	b.n	8003436 <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	3b01      	subs	r3, #1
 8003434:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d1f9      	bne.n	8003430 <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800343c:	e02e      	b.n	800349c <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2b11      	cmp	r3, #17
 8003444:	d10b      	bne.n	800345e <HAL_ADC_ConfigChannel+0x522>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800344e:	d106      	bne.n	800345e <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003450:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003458:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800345a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800345c:	e01e      	b.n	800349c <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2b12      	cmp	r3, #18
 8003464:	d11a      	bne.n	800349c <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003466:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800346e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003470:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003472:	e013      	b.n	800349c <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003478:	f043 0220 	orr.w	r2, r3, #32
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003486:	e00a      	b.n	800349e <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348c:	f043 0220 	orr.w	r2, r3, #32
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800349a:	e000      	b.n	800349e <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800349c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80034a6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	376c      	adds	r7, #108	; 0x6c
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	20000004 	.word	0x20000004
 80034bc:	431bde83 	.word	0x431bde83

080034c0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b099      	sub	sp, #100	; 0x64
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034ca:	2300      	movs	r3, #0
 80034cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034d8:	d102      	bne.n	80034e0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80034da:	4b5a      	ldr	r3, [pc, #360]	; (8003644 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 80034dc:	60bb      	str	r3, [r7, #8]
 80034de:	e002      	b.n	80034e6 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 80034e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80034e4:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d101      	bne.n	80034f0 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e0a2      	b.n	8003636 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d101      	bne.n	80034fe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80034fa:	2302      	movs	r3, #2
 80034fc:	e09b      	b.n	8003636 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2201      	movs	r2, #1
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f003 0304 	and.w	r3, r3, #4
 8003510:	2b00      	cmp	r3, #0
 8003512:	d17f      	bne.n	8003614 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f003 0304 	and.w	r3, r3, #4
 800351c:	2b00      	cmp	r3, #0
 800351e:	d179      	bne.n	8003614 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003520:	4b49      	ldr	r3, [pc, #292]	; (8003648 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8003522:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d040      	beq.n	80035ae <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800352c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	6859      	ldr	r1, [r3, #4]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800353e:	035b      	lsls	r3, r3, #13
 8003540:	430b      	orrs	r3, r1
 8003542:	431a      	orrs	r2, r3
 8003544:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003546:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f003 0303 	and.w	r3, r3, #3
 8003552:	2b01      	cmp	r3, #1
 8003554:	d108      	bne.n	8003568 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b01      	cmp	r3, #1
 8003562:	d101      	bne.n	8003568 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003564:	2301      	movs	r3, #1
 8003566:	e000      	b.n	800356a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8003568:	2300      	movs	r3, #0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d15c      	bne.n	8003628 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	2b01      	cmp	r3, #1
 8003578:	d107      	bne.n	800358a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b01      	cmp	r3, #1
 8003584:	d101      	bne.n	800358a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003586:	2301      	movs	r3, #1
 8003588:	e000      	b.n	800358c <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 800358a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800358c:	2b00      	cmp	r3, #0
 800358e:	d14b      	bne.n	8003628 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003590:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003598:	f023 030f 	bic.w	r3, r3, #15
 800359c:	683a      	ldr	r2, [r7, #0]
 800359e:	6811      	ldr	r1, [r2, #0]
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	6892      	ldr	r2, [r2, #8]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	431a      	orrs	r2, r3
 80035a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035aa:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80035ac:	e03c      	b.n	8003628 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80035ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035b8:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f003 0303 	and.w	r3, r3, #3
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d108      	bne.n	80035da <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d101      	bne.n	80035da <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80035d6:	2301      	movs	r3, #1
 80035d8:	e000      	b.n	80035dc <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 80035da:	2300      	movs	r3, #0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d123      	bne.n	8003628 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f003 0303 	and.w	r3, r3, #3
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d107      	bne.n	80035fc <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d101      	bne.n	80035fc <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 80035f8:	2301      	movs	r3, #1
 80035fa:	e000      	b.n	80035fe <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80035fc:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d112      	bne.n	8003628 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003602:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800360a:	f023 030f 	bic.w	r3, r3, #15
 800360e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003610:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003612:	e009      	b.n	8003628 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003618:	f043 0220 	orr.w	r2, r3, #32
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003626:	e000      	b.n	800362a <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003628:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003632:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8003636:	4618      	mov	r0, r3
 8003638:	3764      	adds	r7, #100	; 0x64
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	50000100 	.word	0x50000100
 8003648:	50000300 	.word	0x50000300

0800364c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003654:	2300      	movs	r3, #0
 8003656:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	2b01      	cmp	r3, #1
 8003664:	d108      	bne.n	8003678 <ADC_Disable+0x2c>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b01      	cmp	r3, #1
 8003672:	d101      	bne.n	8003678 <ADC_Disable+0x2c>
 8003674:	2301      	movs	r3, #1
 8003676:	e000      	b.n	800367a <ADC_Disable+0x2e>
 8003678:	2300      	movs	r3, #0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d047      	beq.n	800370e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f003 030d 	and.w	r3, r3, #13
 8003688:	2b01      	cmp	r3, #1
 800368a:	d10f      	bne.n	80036ac <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689a      	ldr	r2, [r3, #8]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f042 0202 	orr.w	r2, r2, #2
 800369a:	609a      	str	r2, [r3, #8]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2203      	movs	r2, #3
 80036a2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80036a4:	f7ff f846 	bl	8002734 <HAL_GetTick>
 80036a8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036aa:	e029      	b.n	8003700 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b0:	f043 0210 	orr.w	r2, r3, #16
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036bc:	f043 0201 	orr.w	r2, r3, #1
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e023      	b.n	8003710 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036c8:	f7ff f834 	bl	8002734 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d914      	bls.n	8003700 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f003 0301 	and.w	r3, r3, #1
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d10d      	bne.n	8003700 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e8:	f043 0210 	orr.w	r2, r3, #16
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f4:	f043 0201 	orr.w	r2, r3, #1
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e007      	b.n	8003710 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	2b01      	cmp	r3, #1
 800370c:	d0dc      	beq.n	80036c8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800370e:	2300      	movs	r3, #0
}
 8003710:	4618      	mov	r0, r3
 8003712:	3710      	adds	r7, #16
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f003 0307 	and.w	r3, r3, #7
 8003726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003728:	4b0c      	ldr	r3, [pc, #48]	; (800375c <__NVIC_SetPriorityGrouping+0x44>)
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003734:	4013      	ands	r3, r2
 8003736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003740:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003744:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003748:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800374a:	4a04      	ldr	r2, [pc, #16]	; (800375c <__NVIC_SetPriorityGrouping+0x44>)
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	60d3      	str	r3, [r2, #12]
}
 8003750:	bf00      	nop
 8003752:	3714      	adds	r7, #20
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr
 800375c:	e000ed00 	.word	0xe000ed00

08003760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003764:	4b04      	ldr	r3, [pc, #16]	; (8003778 <__NVIC_GetPriorityGrouping+0x18>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	0a1b      	lsrs	r3, r3, #8
 800376a:	f003 0307 	and.w	r3, r3, #7
}
 800376e:	4618      	mov	r0, r3
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr
 8003778:	e000ed00 	.word	0xe000ed00

0800377c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	4603      	mov	r3, r0
 8003784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378a:	2b00      	cmp	r3, #0
 800378c:	db0b      	blt.n	80037a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800378e:	79fb      	ldrb	r3, [r7, #7]
 8003790:	f003 021f 	and.w	r2, r3, #31
 8003794:	4907      	ldr	r1, [pc, #28]	; (80037b4 <__NVIC_EnableIRQ+0x38>)
 8003796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800379a:	095b      	lsrs	r3, r3, #5
 800379c:	2001      	movs	r0, #1
 800379e:	fa00 f202 	lsl.w	r2, r0, r2
 80037a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037a6:	bf00      	nop
 80037a8:	370c      	adds	r7, #12
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	e000e100 	.word	0xe000e100

080037b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	4603      	mov	r3, r0
 80037c0:	6039      	str	r1, [r7, #0]
 80037c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	db0a      	blt.n	80037e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	b2da      	uxtb	r2, r3
 80037d0:	490c      	ldr	r1, [pc, #48]	; (8003804 <__NVIC_SetPriority+0x4c>)
 80037d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d6:	0112      	lsls	r2, r2, #4
 80037d8:	b2d2      	uxtb	r2, r2
 80037da:	440b      	add	r3, r1
 80037dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037e0:	e00a      	b.n	80037f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	b2da      	uxtb	r2, r3
 80037e6:	4908      	ldr	r1, [pc, #32]	; (8003808 <__NVIC_SetPriority+0x50>)
 80037e8:	79fb      	ldrb	r3, [r7, #7]
 80037ea:	f003 030f 	and.w	r3, r3, #15
 80037ee:	3b04      	subs	r3, #4
 80037f0:	0112      	lsls	r2, r2, #4
 80037f2:	b2d2      	uxtb	r2, r2
 80037f4:	440b      	add	r3, r1
 80037f6:	761a      	strb	r2, [r3, #24]
}
 80037f8:	bf00      	nop
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr
 8003804:	e000e100 	.word	0xe000e100
 8003808:	e000ed00 	.word	0xe000ed00

0800380c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800380c:	b480      	push	{r7}
 800380e:	b089      	sub	sp, #36	; 0x24
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f003 0307 	and.w	r3, r3, #7
 800381e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	f1c3 0307 	rsb	r3, r3, #7
 8003826:	2b04      	cmp	r3, #4
 8003828:	bf28      	it	cs
 800382a:	2304      	movcs	r3, #4
 800382c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	3304      	adds	r3, #4
 8003832:	2b06      	cmp	r3, #6
 8003834:	d902      	bls.n	800383c <NVIC_EncodePriority+0x30>
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	3b03      	subs	r3, #3
 800383a:	e000      	b.n	800383e <NVIC_EncodePriority+0x32>
 800383c:	2300      	movs	r3, #0
 800383e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003840:	f04f 32ff 	mov.w	r2, #4294967295
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	fa02 f303 	lsl.w	r3, r2, r3
 800384a:	43da      	mvns	r2, r3
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	401a      	ands	r2, r3
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003854:	f04f 31ff 	mov.w	r1, #4294967295
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	fa01 f303 	lsl.w	r3, r1, r3
 800385e:	43d9      	mvns	r1, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003864:	4313      	orrs	r3, r2
         );
}
 8003866:	4618      	mov	r0, r3
 8003868:	3724      	adds	r7, #36	; 0x24
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
	...

08003874 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3b01      	subs	r3, #1
 8003880:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003884:	d301      	bcc.n	800388a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003886:	2301      	movs	r3, #1
 8003888:	e00f      	b.n	80038aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800388a:	4a0a      	ldr	r2, [pc, #40]	; (80038b4 <SysTick_Config+0x40>)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	3b01      	subs	r3, #1
 8003890:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003892:	210f      	movs	r1, #15
 8003894:	f04f 30ff 	mov.w	r0, #4294967295
 8003898:	f7ff ff8e 	bl	80037b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800389c:	4b05      	ldr	r3, [pc, #20]	; (80038b4 <SysTick_Config+0x40>)
 800389e:	2200      	movs	r2, #0
 80038a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038a2:	4b04      	ldr	r3, [pc, #16]	; (80038b4 <SysTick_Config+0x40>)
 80038a4:	2207      	movs	r2, #7
 80038a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3708      	adds	r7, #8
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	e000e010 	.word	0xe000e010

080038b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f7ff ff29 	bl	8003718 <__NVIC_SetPriorityGrouping>
}
 80038c6:	bf00      	nop
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038ce:	b580      	push	{r7, lr}
 80038d0:	b086      	sub	sp, #24
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	4603      	mov	r3, r0
 80038d6:	60b9      	str	r1, [r7, #8]
 80038d8:	607a      	str	r2, [r7, #4]
 80038da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038dc:	2300      	movs	r3, #0
 80038de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038e0:	f7ff ff3e 	bl	8003760 <__NVIC_GetPriorityGrouping>
 80038e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	68b9      	ldr	r1, [r7, #8]
 80038ea:	6978      	ldr	r0, [r7, #20]
 80038ec:	f7ff ff8e 	bl	800380c <NVIC_EncodePriority>
 80038f0:	4602      	mov	r2, r0
 80038f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038f6:	4611      	mov	r1, r2
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7ff ff5d 	bl	80037b8 <__NVIC_SetPriority>
}
 80038fe:	bf00      	nop
 8003900:	3718      	adds	r7, #24
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003906:	b580      	push	{r7, lr}
 8003908:	b082      	sub	sp, #8
 800390a:	af00      	add	r7, sp, #0
 800390c:	4603      	mov	r3, r0
 800390e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003914:	4618      	mov	r0, r3
 8003916:	f7ff ff31 	bl	800377c <__NVIC_EnableIRQ>
}
 800391a:	bf00      	nop
 800391c:	3708      	adds	r7, #8
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b082      	sub	sp, #8
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f7ff ffa2 	bl	8003874 <SysTick_Config>
 8003930:	4603      	mov	r3, r0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3708      	adds	r7, #8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}

0800393a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800393a:	b580      	push	{r7, lr}
 800393c:	b082      	sub	sp, #8
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d101      	bne.n	800394c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e014      	b.n	8003976 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	791b      	ldrb	r3, [r3, #4]
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b00      	cmp	r3, #0
 8003954:	d105      	bne.n	8003962 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f7fd fcb5 	bl	80012cc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2202      	movs	r2, #2
 8003966:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2201      	movs	r2, #1
 8003972:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3708      	adds	r7, #8
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800397e:	b480      	push	{r7}
 8003980:	b083      	sub	sp, #12
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003986:	bf00      	nop
 8003988:	370c      	adds	r7, #12
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr

08003992 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(struct __DAC_HandleTypeDef* hdac)
{
 8003992:	b580      	push	{r7, lr}
 8003994:	b082      	sub	sp, #8
 8003996:	af00      	add	r7, sp, #0
 8003998:	6078      	str	r0, [r7, #4]
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039a8:	d120      	bne.n	80039ec <HAL_DAC_IRQHandler+0x5a>
  { 
    /* Check underrun flag of DAC channel 1U */
    if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039b8:	d118      	bne.n	80039ec <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2204      	movs	r2, #4
 80039be:	711a      	strb	r2, [r3, #4]
    
      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	691b      	ldr	r3, [r3, #16]
 80039c4:	f043 0201 	orr.w	r2, r3, #1
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	611a      	str	r2, [r3, #16]
          
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80039d4:	635a      	str	r2, [r3, #52]	; 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80039e4:	601a      	str	r2, [r3, #0]
    
      /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f7ff ffc9 	bl	800397e <HAL_DAC_DMAUnderrunCallbackCh1>
#endif
    }
  }
  
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039fa:	d120      	bne.n	8003a3e <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a0a:	d118      	bne.n	8003a3e <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2204      	movs	r2, #4
 8003a10:	711a      	strb	r2, [r3, #4]
    
      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	f043 0202 	orr.w	r2, r3, #2
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	611a      	str	r2, [r3, #16]
    
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003a26:	635a      	str	r2, [r3, #52]	; 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003a36:	601a      	str	r2, [r3, #0]
   
      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 f86d 	bl	8003b18 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif
    }
  }
}
 8003a3e:	bf00      	nop
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
	...

08003a48 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b087      	sub	sp, #28
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003a54:	2300      	movs	r3, #0
 8003a56:	617b      	str	r3, [r7, #20]
 8003a58:	2300      	movs	r3, #0
 8003a5a:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	795b      	ldrb	r3, [r3, #5]
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d101      	bne.n	8003a68 <HAL_DAC_ConfigChannel+0x20>
 8003a64:	2302      	movs	r3, #2
 8003a66:	e04e      	b.n	8003b06 <HAL_DAC_ConfigChannel+0xbe>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2202      	movs	r2, #2
 8003a72:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output or switch output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value OR */   
  /* Set OUTEN bit according to DAC_OutputSwitch value */   
#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a24      	ldr	r2, [pc, #144]	; (8003b14 <HAL_DAC_ConfigChannel+0xcc>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d112      	bne.n	8003aac <HAL_DAC_ConfigChannel+0x64>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d10f      	bne.n	8003aac <HAL_DAC_ConfigChannel+0x64>
  {
    /* Output Buffer (BOFF1) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8003a8c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	fa02 f303 	lsl.w	r3, r2, r3
 8003a96:	43db      	mvns	r3, r3
 8003a98:	697a      	ldr	r2, [r7, #20]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);    
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	613b      	str	r3, [r7, #16]
 8003aaa:	e00e      	b.n	8003aca <HAL_DAC_ConfigChannel+0x82>
  }
  else /* DAC1 channel 2U & DAC2 channel 1U */
  {
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
 8003aac:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab6:	43db      	mvns	r3, r3
 8003ab8:	697a      	ldr	r2, [r7, #20]
 8003aba:	4013      	ands	r3, r2
 8003abc:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	613b      	str	r3, [r7, #16]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad2:	697a      	ldr	r2, [r7, #20]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6819      	ldr	r1, [r3, #0]
 8003ae6:	22c0      	movs	r2, #192	; 0xc0
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	fa02 f303 	lsl.w	r3, r2, r3
 8003aee:	43da      	mvns	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	400a      	ands	r2, r1
 8003af6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2201      	movs	r2, #1
 8003afc:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	371c      	adds	r7, #28
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	40007400 	.word	0x40007400

08003b18 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003b20:	bf00      	nop
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr

08003b2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b34:	2300      	movs	r3, #0
 8003b36:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e037      	b.n	8003bb2 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2202      	movs	r2, #2
 8003b46:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003b58:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003b5c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003b66:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	69db      	ldr	r3, [r3, #28]
 8003b84:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 f9b7 	bl	8003f08 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
}  
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b086      	sub	sp, #24
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	60f8      	str	r0, [r7, #12]
 8003bc2:	60b9      	str	r1, [r7, #8]
 8003bc4:	607a      	str	r2, [r7, #4]
 8003bc6:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d101      	bne.n	8003bda <HAL_DMA_Start_IT+0x20>
 8003bd6:	2302      	movs	r3, #2
 8003bd8:	e04a      	b.n	8003c70 <HAL_DMA_Start_IT+0xb6>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d13a      	bne.n	8003c62 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2202      	movs	r2, #2
 8003bf0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f022 0201 	bic.w	r2, r2, #1
 8003c08:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	68b9      	ldr	r1, [r7, #8]
 8003c10:	68f8      	ldr	r0, [r7, #12]
 8003c12:	f000 f94b 	bl	8003eac <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d008      	beq.n	8003c30 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f042 020e 	orr.w	r2, r2, #14
 8003c2c:	601a      	str	r2, [r3, #0]
 8003c2e:	e00f      	b.n	8003c50 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f042 020a 	orr.w	r2, r2, #10
 8003c3e:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f022 0204 	bic.w	r2, r2, #4
 8003c4e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f042 0201 	orr.w	r2, r2, #1
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	e005      	b.n	8003c6e <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003c6e:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003c70:	4618      	mov	r0, r3
 8003c72:	3718      	adds	r7, #24
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d008      	beq.n	8003c9c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2204      	movs	r2, #4
 8003c8e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e020      	b.n	8003cde <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f022 020e 	bic.w	r2, r2, #14
 8003caa:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 0201 	bic.w	r2, r2, #1
 8003cba:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cc4:	2101      	movs	r1, #1
 8003cc6:	fa01 f202 	lsl.w	r2, r1, r2
 8003cca:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr

08003cea <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b084      	sub	sp, #16
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d005      	beq.n	8003d0c <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2204      	movs	r2, #4
 8003d04:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	73fb      	strb	r3, [r7, #15]
 8003d0a:	e027      	b.n	8003d5c <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 020e 	bic.w	r2, r2, #14
 8003d1a:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0201 	bic.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d34:	2101      	movs	r1, #1
 8003d36:	fa01 f202 	lsl.w	r2, r1, r2
 8003d3a:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d003      	beq.n	8003d5c <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	4798      	blx	r3
    } 
  }
  return status;
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d66:	b580      	push	{r7, lr}
 8003d68:	b084      	sub	sp, #16
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d82:	2204      	movs	r2, #4
 8003d84:	409a      	lsls	r2, r3
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d024      	beq.n	8003dd8 <HAL_DMA_IRQHandler+0x72>
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	f003 0304 	and.w	r3, r3, #4
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d01f      	beq.n	8003dd8 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0320 	and.w	r3, r3, #32
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d107      	bne.n	8003db6 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f022 0204 	bic.w	r2, r2, #4
 8003db4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dbe:	2104      	movs	r1, #4
 8003dc0:	fa01 f202 	lsl.w	r2, r1, r2
 8003dc4:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d06a      	beq.n	8003ea4 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003dd6:	e065      	b.n	8003ea4 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ddc:	2202      	movs	r2, #2
 8003dde:	409a      	lsls	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	4013      	ands	r3, r2
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d02c      	beq.n	8003e42 <HAL_DMA_IRQHandler+0xdc>
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d027      	beq.n	8003e42 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0320 	and.w	r3, r3, #32
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d10b      	bne.n	8003e18 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f022 020a 	bic.w	r2, r2, #10
 8003e0e:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e20:	2102      	movs	r1, #2
 8003e22:	fa01 f202 	lsl.w	r2, r1, r2
 8003e26:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d035      	beq.n	8003ea4 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003e40:	e030      	b.n	8003ea4 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	2208      	movs	r2, #8
 8003e48:	409a      	lsls	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d028      	beq.n	8003ea4 <HAL_DMA_IRQHandler+0x13e>
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	f003 0308 	and.w	r3, r3, #8
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d023      	beq.n	8003ea4 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 020e 	bic.w	r2, r2, #14
 8003e6a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e74:	2101      	movs	r1, #1
 8003e76:	fa01 f202 	lsl.w	r2, r1, r2
 8003e7a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d004      	beq.n	8003ea4 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	4798      	blx	r3
    }
  }
}  
 8003ea2:	e7ff      	b.n	8003ea4 <HAL_DMA_IRQHandler+0x13e>
 8003ea4:	bf00      	nop
 8003ea6:	3710      	adds	r7, #16
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}

08003eac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
 8003eb8:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ec2:	2101      	movs	r1, #1
 8003ec4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ec8:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	2b10      	cmp	r3, #16
 8003ed8:	d108      	bne.n	8003eec <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003eea:	e007      	b.n	8003efc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68ba      	ldr	r2, [r7, #8]
 8003ef2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	60da      	str	r2, [r3, #12]
}
 8003efc:	bf00      	nop
 8003efe:	3714      	adds	r7, #20
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	461a      	mov	r2, r3
 8003f16:	4b09      	ldr	r3, [pc, #36]	; (8003f3c <DMA_CalcBaseAndBitshift+0x34>)
 8003f18:	4413      	add	r3, r2
 8003f1a:	4a09      	ldr	r2, [pc, #36]	; (8003f40 <DMA_CalcBaseAndBitshift+0x38>)
 8003f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f20:	091b      	lsrs	r3, r3, #4
 8003f22:	009a      	lsls	r2, r3, #2
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a06      	ldr	r2, [pc, #24]	; (8003f44 <DMA_CalcBaseAndBitshift+0x3c>)
 8003f2c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003f2e:	bf00      	nop
 8003f30:	370c      	adds	r7, #12
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	bffdfff8 	.word	0xbffdfff8
 8003f40:	cccccccd 	.word	0xcccccccd
 8003f44:	40020000 	.word	0x40020000

08003f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b087      	sub	sp, #28
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f52:	2300      	movs	r3, #0
 8003f54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f56:	e14e      	b.n	80041f6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	2101      	movs	r1, #1
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	fa01 f303 	lsl.w	r3, r1, r3
 8003f64:	4013      	ands	r3, r2
 8003f66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 8140 	beq.w	80041f0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f003 0303 	and.w	r3, r3, #3
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d005      	beq.n	8003f88 <HAL_GPIO_Init+0x40>
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f003 0303 	and.w	r3, r3, #3
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d130      	bne.n	8003fea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	005b      	lsls	r3, r3, #1
 8003f92:	2203      	movs	r2, #3
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	43db      	mvns	r3, r3
 8003f9a:	693a      	ldr	r2, [r7, #16]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	68da      	ldr	r2, [r3, #12]
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fac:	693a      	ldr	r2, [r7, #16]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	43db      	mvns	r3, r3
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	091b      	lsrs	r3, r3, #4
 8003fd4:	f003 0201 	and.w	r2, r3, #1
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	fa02 f303 	lsl.w	r3, r2, r3
 8003fde:	693a      	ldr	r2, [r7, #16]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f003 0303 	and.w	r3, r3, #3
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	d017      	beq.n	8004026 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	2203      	movs	r2, #3
 8004002:	fa02 f303 	lsl.w	r3, r2, r3
 8004006:	43db      	mvns	r3, r3
 8004008:	693a      	ldr	r2, [r7, #16]
 800400a:	4013      	ands	r3, r2
 800400c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	689a      	ldr	r2, [r3, #8]
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	005b      	lsls	r3, r3, #1
 8004016:	fa02 f303 	lsl.w	r3, r2, r3
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	4313      	orrs	r3, r2
 800401e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d123      	bne.n	800407a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	08da      	lsrs	r2, r3, #3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	3208      	adds	r2, #8
 800403a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800403e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f003 0307 	and.w	r3, r3, #7
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	220f      	movs	r2, #15
 800404a:	fa02 f303 	lsl.w	r3, r2, r3
 800404e:	43db      	mvns	r3, r3
 8004050:	693a      	ldr	r2, [r7, #16]
 8004052:	4013      	ands	r3, r2
 8004054:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	691a      	ldr	r2, [r3, #16]
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	f003 0307 	and.w	r3, r3, #7
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	fa02 f303 	lsl.w	r3, r2, r3
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	4313      	orrs	r3, r2
 800406a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	08da      	lsrs	r2, r3, #3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	3208      	adds	r2, #8
 8004074:	6939      	ldr	r1, [r7, #16]
 8004076:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	005b      	lsls	r3, r3, #1
 8004084:	2203      	movs	r2, #3
 8004086:	fa02 f303 	lsl.w	r3, r2, r3
 800408a:	43db      	mvns	r3, r3
 800408c:	693a      	ldr	r2, [r7, #16]
 800408e:	4013      	ands	r3, r2
 8004090:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f003 0203 	and.w	r2, r3, #3
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	005b      	lsls	r3, r3, #1
 800409e:	fa02 f303 	lsl.w	r3, r2, r3
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f000 809a 	beq.w	80041f0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040bc:	4b55      	ldr	r3, [pc, #340]	; (8004214 <HAL_GPIO_Init+0x2cc>)
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	4a54      	ldr	r2, [pc, #336]	; (8004214 <HAL_GPIO_Init+0x2cc>)
 80040c2:	f043 0301 	orr.w	r3, r3, #1
 80040c6:	6193      	str	r3, [r2, #24]
 80040c8:	4b52      	ldr	r3, [pc, #328]	; (8004214 <HAL_GPIO_Init+0x2cc>)
 80040ca:	699b      	ldr	r3, [r3, #24]
 80040cc:	f003 0301 	and.w	r3, r3, #1
 80040d0:	60bb      	str	r3, [r7, #8]
 80040d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80040d4:	4a50      	ldr	r2, [pc, #320]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	089b      	lsrs	r3, r3, #2
 80040da:	3302      	adds	r3, #2
 80040dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f003 0303 	and.w	r3, r3, #3
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	220f      	movs	r2, #15
 80040ec:	fa02 f303 	lsl.w	r3, r2, r3
 80040f0:	43db      	mvns	r3, r3
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	4013      	ands	r3, r2
 80040f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80040fe:	d013      	beq.n	8004128 <HAL_GPIO_Init+0x1e0>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a46      	ldr	r2, [pc, #280]	; (800421c <HAL_GPIO_Init+0x2d4>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d00d      	beq.n	8004124 <HAL_GPIO_Init+0x1dc>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a45      	ldr	r2, [pc, #276]	; (8004220 <HAL_GPIO_Init+0x2d8>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d007      	beq.n	8004120 <HAL_GPIO_Init+0x1d8>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a44      	ldr	r2, [pc, #272]	; (8004224 <HAL_GPIO_Init+0x2dc>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d101      	bne.n	800411c <HAL_GPIO_Init+0x1d4>
 8004118:	2303      	movs	r3, #3
 800411a:	e006      	b.n	800412a <HAL_GPIO_Init+0x1e2>
 800411c:	2305      	movs	r3, #5
 800411e:	e004      	b.n	800412a <HAL_GPIO_Init+0x1e2>
 8004120:	2302      	movs	r3, #2
 8004122:	e002      	b.n	800412a <HAL_GPIO_Init+0x1e2>
 8004124:	2301      	movs	r3, #1
 8004126:	e000      	b.n	800412a <HAL_GPIO_Init+0x1e2>
 8004128:	2300      	movs	r3, #0
 800412a:	697a      	ldr	r2, [r7, #20]
 800412c:	f002 0203 	and.w	r2, r2, #3
 8004130:	0092      	lsls	r2, r2, #2
 8004132:	4093      	lsls	r3, r2
 8004134:	693a      	ldr	r2, [r7, #16]
 8004136:	4313      	orrs	r3, r2
 8004138:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800413a:	4937      	ldr	r1, [pc, #220]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	089b      	lsrs	r3, r3, #2
 8004140:	3302      	adds	r3, #2
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004148:	4b37      	ldr	r3, [pc, #220]	; (8004228 <HAL_GPIO_Init+0x2e0>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	43db      	mvns	r3, r3
 8004152:	693a      	ldr	r2, [r7, #16]
 8004154:	4013      	ands	r3, r2
 8004156:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d003      	beq.n	800416c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	4313      	orrs	r3, r2
 800416a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800416c:	4a2e      	ldr	r2, [pc, #184]	; (8004228 <HAL_GPIO_Init+0x2e0>)
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004172:	4b2d      	ldr	r3, [pc, #180]	; (8004228 <HAL_GPIO_Init+0x2e0>)
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	43db      	mvns	r3, r3
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	4013      	ands	r3, r2
 8004180:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d003      	beq.n	8004196 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800418e:	693a      	ldr	r2, [r7, #16]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	4313      	orrs	r3, r2
 8004194:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004196:	4a24      	ldr	r2, [pc, #144]	; (8004228 <HAL_GPIO_Init+0x2e0>)
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800419c:	4b22      	ldr	r3, [pc, #136]	; (8004228 <HAL_GPIO_Init+0x2e0>)
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	43db      	mvns	r3, r3
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	4013      	ands	r3, r2
 80041aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	4313      	orrs	r3, r2
 80041be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80041c0:	4a19      	ldr	r2, [pc, #100]	; (8004228 <HAL_GPIO_Init+0x2e0>)
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041c6:	4b18      	ldr	r3, [pc, #96]	; (8004228 <HAL_GPIO_Init+0x2e0>)
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	43db      	mvns	r3, r3
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	4013      	ands	r3, r2
 80041d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d003      	beq.n	80041ea <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80041e2:	693a      	ldr	r2, [r7, #16]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80041ea:	4a0f      	ldr	r2, [pc, #60]	; (8004228 <HAL_GPIO_Init+0x2e0>)
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	3301      	adds	r3, #1
 80041f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004200:	2b00      	cmp	r3, #0
 8004202:	f47f aea9 	bne.w	8003f58 <HAL_GPIO_Init+0x10>
  }
}
 8004206:	bf00      	nop
 8004208:	bf00      	nop
 800420a:	371c      	adds	r7, #28
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr
 8004214:	40021000 	.word	0x40021000
 8004218:	40010000 	.word	0x40010000
 800421c:	48000400 	.word	0x48000400
 8004220:	48000800 	.word	0x48000800
 8004224:	48000c00 	.word	0x48000c00
 8004228:	40010400 	.word	0x40010400

0800422c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	460b      	mov	r3, r1
 8004236:	807b      	strh	r3, [r7, #2]
 8004238:	4613      	mov	r3, r2
 800423a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800423c:	787b      	ldrb	r3, [r7, #1]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d003      	beq.n	800424a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004242:	887a      	ldrh	r2, [r7, #2]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004248:	e002      	b.n	8004250 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800424a:	887a      	ldrh	r2, [r7, #2]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004262:	af00      	add	r7, sp, #0
 8004264:	1d3b      	adds	r3, r7, #4
 8004266:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004268:	1d3b      	adds	r3, r7, #4
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d102      	bne.n	8004276 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	f000 bef4 	b.w	800505e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004276:	1d3b      	adds	r3, r7, #4
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0301 	and.w	r3, r3, #1
 8004280:	2b00      	cmp	r3, #0
 8004282:	f000 816a 	beq.w	800455a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004286:	4bb3      	ldr	r3, [pc, #716]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f003 030c 	and.w	r3, r3, #12
 800428e:	2b04      	cmp	r3, #4
 8004290:	d00c      	beq.n	80042ac <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004292:	4bb0      	ldr	r3, [pc, #704]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f003 030c 	and.w	r3, r3, #12
 800429a:	2b08      	cmp	r3, #8
 800429c:	d159      	bne.n	8004352 <HAL_RCC_OscConfig+0xf6>
 800429e:	4bad      	ldr	r3, [pc, #692]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042aa:	d152      	bne.n	8004352 <HAL_RCC_OscConfig+0xf6>
 80042ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042b0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80042b8:	fa93 f3a3 	rbit	r3, r3
 80042bc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80042c0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c4:	fab3 f383 	clz	r3, r3
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	095b      	lsrs	r3, r3, #5
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	f043 0301 	orr.w	r3, r3, #1
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d102      	bne.n	80042de <HAL_RCC_OscConfig+0x82>
 80042d8:	4b9e      	ldr	r3, [pc, #632]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	e015      	b.n	800430a <HAL_RCC_OscConfig+0xae>
 80042de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042e2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80042ea:	fa93 f3a3 	rbit	r3, r3
 80042ee:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80042f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042f6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80042fa:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80042fe:	fa93 f3a3 	rbit	r3, r3
 8004302:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004306:	4b93      	ldr	r3, [pc, #588]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 8004308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800430e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004312:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004316:	fa92 f2a2 	rbit	r2, r2
 800431a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800431e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004322:	fab2 f282 	clz	r2, r2
 8004326:	b2d2      	uxtb	r2, r2
 8004328:	f042 0220 	orr.w	r2, r2, #32
 800432c:	b2d2      	uxtb	r2, r2
 800432e:	f002 021f 	and.w	r2, r2, #31
 8004332:	2101      	movs	r1, #1
 8004334:	fa01 f202 	lsl.w	r2, r1, r2
 8004338:	4013      	ands	r3, r2
 800433a:	2b00      	cmp	r3, #0
 800433c:	f000 810c 	beq.w	8004558 <HAL_RCC_OscConfig+0x2fc>
 8004340:	1d3b      	adds	r3, r7, #4
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	f040 8106 	bne.w	8004558 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	f000 be86 	b.w	800505e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004352:	1d3b      	adds	r3, r7, #4
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800435c:	d106      	bne.n	800436c <HAL_RCC_OscConfig+0x110>
 800435e:	4b7d      	ldr	r3, [pc, #500]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a7c      	ldr	r2, [pc, #496]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 8004364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004368:	6013      	str	r3, [r2, #0]
 800436a:	e030      	b.n	80043ce <HAL_RCC_OscConfig+0x172>
 800436c:	1d3b      	adds	r3, r7, #4
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d10c      	bne.n	8004390 <HAL_RCC_OscConfig+0x134>
 8004376:	4b77      	ldr	r3, [pc, #476]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a76      	ldr	r2, [pc, #472]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 800437c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004380:	6013      	str	r3, [r2, #0]
 8004382:	4b74      	ldr	r3, [pc, #464]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a73      	ldr	r2, [pc, #460]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 8004388:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800438c:	6013      	str	r3, [r2, #0]
 800438e:	e01e      	b.n	80043ce <HAL_RCC_OscConfig+0x172>
 8004390:	1d3b      	adds	r3, r7, #4
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800439a:	d10c      	bne.n	80043b6 <HAL_RCC_OscConfig+0x15a>
 800439c:	4b6d      	ldr	r3, [pc, #436]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a6c      	ldr	r2, [pc, #432]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 80043a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043a6:	6013      	str	r3, [r2, #0]
 80043a8:	4b6a      	ldr	r3, [pc, #424]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a69      	ldr	r2, [pc, #420]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 80043ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043b2:	6013      	str	r3, [r2, #0]
 80043b4:	e00b      	b.n	80043ce <HAL_RCC_OscConfig+0x172>
 80043b6:	4b67      	ldr	r3, [pc, #412]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a66      	ldr	r2, [pc, #408]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 80043bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043c0:	6013      	str	r3, [r2, #0]
 80043c2:	4b64      	ldr	r3, [pc, #400]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a63      	ldr	r2, [pc, #396]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 80043c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043cc:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80043ce:	4b61      	ldr	r3, [pc, #388]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 80043d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d2:	f023 020f 	bic.w	r2, r3, #15
 80043d6:	1d3b      	adds	r3, r7, #4
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	495d      	ldr	r1, [pc, #372]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043e2:	1d3b      	adds	r3, r7, #4
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d059      	beq.n	80044a0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ec:	f7fe f9a2 	bl	8002734 <HAL_GetTick>
 80043f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043f4:	e00a      	b.n	800440c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043f6:	f7fe f99d 	bl	8002734 <HAL_GetTick>
 80043fa:	4602      	mov	r2, r0
 80043fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b64      	cmp	r3, #100	; 0x64
 8004404:	d902      	bls.n	800440c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	f000 be29 	b.w	800505e <HAL_RCC_OscConfig+0xe02>
 800440c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004410:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004414:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004418:	fa93 f3a3 	rbit	r3, r3
 800441c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004420:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004424:	fab3 f383 	clz	r3, r3
 8004428:	b2db      	uxtb	r3, r3
 800442a:	095b      	lsrs	r3, r3, #5
 800442c:	b2db      	uxtb	r3, r3
 800442e:	f043 0301 	orr.w	r3, r3, #1
 8004432:	b2db      	uxtb	r3, r3
 8004434:	2b01      	cmp	r3, #1
 8004436:	d102      	bne.n	800443e <HAL_RCC_OscConfig+0x1e2>
 8004438:	4b46      	ldr	r3, [pc, #280]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	e015      	b.n	800446a <HAL_RCC_OscConfig+0x20e>
 800443e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004442:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004446:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800444a:	fa93 f3a3 	rbit	r3, r3
 800444e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004452:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004456:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800445a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800445e:	fa93 f3a3 	rbit	r3, r3
 8004462:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004466:	4b3b      	ldr	r3, [pc, #236]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 8004468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800446e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004472:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004476:	fa92 f2a2 	rbit	r2, r2
 800447a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800447e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004482:	fab2 f282 	clz	r2, r2
 8004486:	b2d2      	uxtb	r2, r2
 8004488:	f042 0220 	orr.w	r2, r2, #32
 800448c:	b2d2      	uxtb	r2, r2
 800448e:	f002 021f 	and.w	r2, r2, #31
 8004492:	2101      	movs	r1, #1
 8004494:	fa01 f202 	lsl.w	r2, r1, r2
 8004498:	4013      	ands	r3, r2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d0ab      	beq.n	80043f6 <HAL_RCC_OscConfig+0x19a>
 800449e:	e05c      	b.n	800455a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a0:	f7fe f948 	bl	8002734 <HAL_GetTick>
 80044a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044a8:	e00a      	b.n	80044c0 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044aa:	f7fe f943 	bl	8002734 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b64      	cmp	r3, #100	; 0x64
 80044b8:	d902      	bls.n	80044c0 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	f000 bdcf 	b.w	800505e <HAL_RCC_OscConfig+0xe02>
 80044c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044c4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80044cc:	fa93 f3a3 	rbit	r3, r3
 80044d0:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80044d4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044d8:	fab3 f383 	clz	r3, r3
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	095b      	lsrs	r3, r3, #5
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	f043 0301 	orr.w	r3, r3, #1
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d102      	bne.n	80044f2 <HAL_RCC_OscConfig+0x296>
 80044ec:	4b19      	ldr	r3, [pc, #100]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	e015      	b.n	800451e <HAL_RCC_OscConfig+0x2c2>
 80044f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044f6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044fa:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80044fe:	fa93 f3a3 	rbit	r3, r3
 8004502:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004506:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800450a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800450e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004512:	fa93 f3a3 	rbit	r3, r3
 8004516:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800451a:	4b0e      	ldr	r3, [pc, #56]	; (8004554 <HAL_RCC_OscConfig+0x2f8>)
 800451c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004522:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004526:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800452a:	fa92 f2a2 	rbit	r2, r2
 800452e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004532:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004536:	fab2 f282 	clz	r2, r2
 800453a:	b2d2      	uxtb	r2, r2
 800453c:	f042 0220 	orr.w	r2, r2, #32
 8004540:	b2d2      	uxtb	r2, r2
 8004542:	f002 021f 	and.w	r2, r2, #31
 8004546:	2101      	movs	r1, #1
 8004548:	fa01 f202 	lsl.w	r2, r1, r2
 800454c:	4013      	ands	r3, r2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1ab      	bne.n	80044aa <HAL_RCC_OscConfig+0x24e>
 8004552:	e002      	b.n	800455a <HAL_RCC_OscConfig+0x2fe>
 8004554:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800455a:	1d3b      	adds	r3, r7, #4
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0302 	and.w	r3, r3, #2
 8004564:	2b00      	cmp	r3, #0
 8004566:	f000 816f 	beq.w	8004848 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800456a:	4bd0      	ldr	r3, [pc, #832]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f003 030c 	and.w	r3, r3, #12
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00b      	beq.n	800458e <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004576:	4bcd      	ldr	r3, [pc, #820]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f003 030c 	and.w	r3, r3, #12
 800457e:	2b08      	cmp	r3, #8
 8004580:	d16c      	bne.n	800465c <HAL_RCC_OscConfig+0x400>
 8004582:	4bca      	ldr	r3, [pc, #808]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d166      	bne.n	800465c <HAL_RCC_OscConfig+0x400>
 800458e:	2302      	movs	r3, #2
 8004590:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004594:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004598:	fa93 f3a3 	rbit	r3, r3
 800459c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80045a0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045a4:	fab3 f383 	clz	r3, r3
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	095b      	lsrs	r3, r3, #5
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	f043 0301 	orr.w	r3, r3, #1
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d102      	bne.n	80045be <HAL_RCC_OscConfig+0x362>
 80045b8:	4bbc      	ldr	r3, [pc, #752]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	e013      	b.n	80045e6 <HAL_RCC_OscConfig+0x38a>
 80045be:	2302      	movs	r3, #2
 80045c0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045c4:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80045c8:	fa93 f3a3 	rbit	r3, r3
 80045cc:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80045d0:	2302      	movs	r3, #2
 80045d2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80045d6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80045da:	fa93 f3a3 	rbit	r3, r3
 80045de:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80045e2:	4bb2      	ldr	r3, [pc, #712]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 80045e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e6:	2202      	movs	r2, #2
 80045e8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80045ec:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80045f0:	fa92 f2a2 	rbit	r2, r2
 80045f4:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80045f8:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80045fc:	fab2 f282 	clz	r2, r2
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	f042 0220 	orr.w	r2, r2, #32
 8004606:	b2d2      	uxtb	r2, r2
 8004608:	f002 021f 	and.w	r2, r2, #31
 800460c:	2101      	movs	r1, #1
 800460e:	fa01 f202 	lsl.w	r2, r1, r2
 8004612:	4013      	ands	r3, r2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d007      	beq.n	8004628 <HAL_RCC_OscConfig+0x3cc>
 8004618:	1d3b      	adds	r3, r7, #4
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	691b      	ldr	r3, [r3, #16]
 800461e:	2b01      	cmp	r3, #1
 8004620:	d002      	beq.n	8004628 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	f000 bd1b 	b.w	800505e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004628:	4ba0      	ldr	r3, [pc, #640]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004630:	1d3b      	adds	r3, r7, #4
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	695b      	ldr	r3, [r3, #20]
 8004636:	21f8      	movs	r1, #248	; 0xf8
 8004638:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800463c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004640:	fa91 f1a1 	rbit	r1, r1
 8004644:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004648:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800464c:	fab1 f181 	clz	r1, r1
 8004650:	b2c9      	uxtb	r1, r1
 8004652:	408b      	lsls	r3, r1
 8004654:	4995      	ldr	r1, [pc, #596]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 8004656:	4313      	orrs	r3, r2
 8004658:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800465a:	e0f5      	b.n	8004848 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800465c:	1d3b      	adds	r3, r7, #4
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	2b00      	cmp	r3, #0
 8004664:	f000 8085 	beq.w	8004772 <HAL_RCC_OscConfig+0x516>
 8004668:	2301      	movs	r3, #1
 800466a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800466e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004672:	fa93 f3a3 	rbit	r3, r3
 8004676:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800467a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800467e:	fab3 f383 	clz	r3, r3
 8004682:	b2db      	uxtb	r3, r3
 8004684:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004688:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	461a      	mov	r2, r3
 8004690:	2301      	movs	r3, #1
 8004692:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004694:	f7fe f84e 	bl	8002734 <HAL_GetTick>
 8004698:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800469c:	e00a      	b.n	80046b4 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800469e:	f7fe f849 	bl	8002734 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d902      	bls.n	80046b4 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	f000 bcd5 	b.w	800505e <HAL_RCC_OscConfig+0xe02>
 80046b4:	2302      	movs	r3, #2
 80046b6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ba:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80046be:	fa93 f3a3 	rbit	r3, r3
 80046c2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80046c6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046ca:	fab3 f383 	clz	r3, r3
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	095b      	lsrs	r3, r3, #5
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	f043 0301 	orr.w	r3, r3, #1
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d102      	bne.n	80046e4 <HAL_RCC_OscConfig+0x488>
 80046de:	4b73      	ldr	r3, [pc, #460]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	e013      	b.n	800470c <HAL_RCC_OscConfig+0x4b0>
 80046e4:	2302      	movs	r3, #2
 80046e6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ea:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80046ee:	fa93 f3a3 	rbit	r3, r3
 80046f2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80046f6:	2302      	movs	r3, #2
 80046f8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80046fc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004700:	fa93 f3a3 	rbit	r3, r3
 8004704:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004708:	4b68      	ldr	r3, [pc, #416]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 800470a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470c:	2202      	movs	r2, #2
 800470e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004712:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004716:	fa92 f2a2 	rbit	r2, r2
 800471a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800471e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004722:	fab2 f282 	clz	r2, r2
 8004726:	b2d2      	uxtb	r2, r2
 8004728:	f042 0220 	orr.w	r2, r2, #32
 800472c:	b2d2      	uxtb	r2, r2
 800472e:	f002 021f 	and.w	r2, r2, #31
 8004732:	2101      	movs	r1, #1
 8004734:	fa01 f202 	lsl.w	r2, r1, r2
 8004738:	4013      	ands	r3, r2
 800473a:	2b00      	cmp	r3, #0
 800473c:	d0af      	beq.n	800469e <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800473e:	4b5b      	ldr	r3, [pc, #364]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004746:	1d3b      	adds	r3, r7, #4
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	695b      	ldr	r3, [r3, #20]
 800474c:	21f8      	movs	r1, #248	; 0xf8
 800474e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004752:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004756:	fa91 f1a1 	rbit	r1, r1
 800475a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800475e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004762:	fab1 f181 	clz	r1, r1
 8004766:	b2c9      	uxtb	r1, r1
 8004768:	408b      	lsls	r3, r1
 800476a:	4950      	ldr	r1, [pc, #320]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 800476c:	4313      	orrs	r3, r2
 800476e:	600b      	str	r3, [r1, #0]
 8004770:	e06a      	b.n	8004848 <HAL_RCC_OscConfig+0x5ec>
 8004772:	2301      	movs	r3, #1
 8004774:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004778:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800477c:	fa93 f3a3 	rbit	r3, r3
 8004780:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004784:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004788:	fab3 f383 	clz	r3, r3
 800478c:	b2db      	uxtb	r3, r3
 800478e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004792:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	461a      	mov	r2, r3
 800479a:	2300      	movs	r3, #0
 800479c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800479e:	f7fd ffc9 	bl	8002734 <HAL_GetTick>
 80047a2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047a6:	e00a      	b.n	80047be <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047a8:	f7fd ffc4 	bl	8002734 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d902      	bls.n	80047be <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	f000 bc50 	b.w	800505e <HAL_RCC_OscConfig+0xe02>
 80047be:	2302      	movs	r3, #2
 80047c0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047c4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80047c8:	fa93 f3a3 	rbit	r3, r3
 80047cc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80047d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047d4:	fab3 f383 	clz	r3, r3
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	095b      	lsrs	r3, r3, #5
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	f043 0301 	orr.w	r3, r3, #1
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d102      	bne.n	80047ee <HAL_RCC_OscConfig+0x592>
 80047e8:	4b30      	ldr	r3, [pc, #192]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	e013      	b.n	8004816 <HAL_RCC_OscConfig+0x5ba>
 80047ee:	2302      	movs	r3, #2
 80047f0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80047f8:	fa93 f3a3 	rbit	r3, r3
 80047fc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004800:	2302      	movs	r3, #2
 8004802:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004806:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800480a:	fa93 f3a3 	rbit	r3, r3
 800480e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004812:	4b26      	ldr	r3, [pc, #152]	; (80048ac <HAL_RCC_OscConfig+0x650>)
 8004814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004816:	2202      	movs	r2, #2
 8004818:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800481c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004820:	fa92 f2a2 	rbit	r2, r2
 8004824:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004828:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800482c:	fab2 f282 	clz	r2, r2
 8004830:	b2d2      	uxtb	r2, r2
 8004832:	f042 0220 	orr.w	r2, r2, #32
 8004836:	b2d2      	uxtb	r2, r2
 8004838:	f002 021f 	and.w	r2, r2, #31
 800483c:	2101      	movs	r1, #1
 800483e:	fa01 f202 	lsl.w	r2, r1, r2
 8004842:	4013      	ands	r3, r2
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1af      	bne.n	80047a8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004848:	1d3b      	adds	r3, r7, #4
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0308 	and.w	r3, r3, #8
 8004852:	2b00      	cmp	r3, #0
 8004854:	f000 80da 	beq.w	8004a0c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004858:	1d3b      	adds	r3, r7, #4
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d069      	beq.n	8004936 <HAL_RCC_OscConfig+0x6da>
 8004862:	2301      	movs	r3, #1
 8004864:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004868:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800486c:	fa93 f3a3 	rbit	r3, r3
 8004870:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004874:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004878:	fab3 f383 	clz	r3, r3
 800487c:	b2db      	uxtb	r3, r3
 800487e:	461a      	mov	r2, r3
 8004880:	4b0b      	ldr	r3, [pc, #44]	; (80048b0 <HAL_RCC_OscConfig+0x654>)
 8004882:	4413      	add	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	461a      	mov	r2, r3
 8004888:	2301      	movs	r3, #1
 800488a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800488c:	f7fd ff52 	bl	8002734 <HAL_GetTick>
 8004890:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004894:	e00e      	b.n	80048b4 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004896:	f7fd ff4d 	bl	8002734 <HAL_GetTick>
 800489a:	4602      	mov	r2, r0
 800489c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d906      	bls.n	80048b4 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	e3d9      	b.n	800505e <HAL_RCC_OscConfig+0xe02>
 80048aa:	bf00      	nop
 80048ac:	40021000 	.word	0x40021000
 80048b0:	10908120 	.word	0x10908120
 80048b4:	2302      	movs	r3, #2
 80048b6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ba:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80048be:	fa93 f3a3 	rbit	r3, r3
 80048c2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80048c6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80048ca:	2202      	movs	r2, #2
 80048cc:	601a      	str	r2, [r3, #0]
 80048ce:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	fa93 f2a3 	rbit	r2, r3
 80048d8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80048e2:	2202      	movs	r2, #2
 80048e4:	601a      	str	r2, [r3, #0]
 80048e6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	fa93 f2a3 	rbit	r2, r3
 80048f0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80048f4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048f6:	4ba5      	ldr	r3, [pc, #660]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 80048f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048fa:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80048fe:	2102      	movs	r1, #2
 8004900:	6019      	str	r1, [r3, #0]
 8004902:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	fa93 f1a3 	rbit	r1, r3
 800490c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004910:	6019      	str	r1, [r3, #0]
  return result;
 8004912:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	fab3 f383 	clz	r3, r3
 800491c:	b2db      	uxtb	r3, r3
 800491e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004922:	b2db      	uxtb	r3, r3
 8004924:	f003 031f 	and.w	r3, r3, #31
 8004928:	2101      	movs	r1, #1
 800492a:	fa01 f303 	lsl.w	r3, r1, r3
 800492e:	4013      	ands	r3, r2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d0b0      	beq.n	8004896 <HAL_RCC_OscConfig+0x63a>
 8004934:	e06a      	b.n	8004a0c <HAL_RCC_OscConfig+0x7b0>
 8004936:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800493a:	2201      	movs	r2, #1
 800493c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800493e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	fa93 f2a3 	rbit	r2, r3
 8004948:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800494c:	601a      	str	r2, [r3, #0]
  return result;
 800494e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004952:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004954:	fab3 f383 	clz	r3, r3
 8004958:	b2db      	uxtb	r3, r3
 800495a:	461a      	mov	r2, r3
 800495c:	4b8c      	ldr	r3, [pc, #560]	; (8004b90 <HAL_RCC_OscConfig+0x934>)
 800495e:	4413      	add	r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	461a      	mov	r2, r3
 8004964:	2300      	movs	r3, #0
 8004966:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004968:	f7fd fee4 	bl	8002734 <HAL_GetTick>
 800496c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004970:	e009      	b.n	8004986 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004972:	f7fd fedf 	bl	8002734 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	2b02      	cmp	r3, #2
 8004980:	d901      	bls.n	8004986 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	e36b      	b.n	800505e <HAL_RCC_OscConfig+0xe02>
 8004986:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800498a:	2202      	movs	r2, #2
 800498c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800498e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	fa93 f2a3 	rbit	r2, r3
 8004998:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800499c:	601a      	str	r2, [r3, #0]
 800499e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80049a2:	2202      	movs	r2, #2
 80049a4:	601a      	str	r2, [r3, #0]
 80049a6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	fa93 f2a3 	rbit	r2, r3
 80049b0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80049b4:	601a      	str	r2, [r3, #0]
 80049b6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80049ba:	2202      	movs	r2, #2
 80049bc:	601a      	str	r2, [r3, #0]
 80049be:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	fa93 f2a3 	rbit	r2, r3
 80049c8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80049cc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049ce:	4b6f      	ldr	r3, [pc, #444]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 80049d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049d2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80049d6:	2102      	movs	r1, #2
 80049d8:	6019      	str	r1, [r3, #0]
 80049da:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	fa93 f1a3 	rbit	r1, r3
 80049e4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80049e8:	6019      	str	r1, [r3, #0]
  return result;
 80049ea:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	fab3 f383 	clz	r3, r3
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	f003 031f 	and.w	r3, r3, #31
 8004a00:	2101      	movs	r1, #1
 8004a02:	fa01 f303 	lsl.w	r3, r1, r3
 8004a06:	4013      	ands	r3, r2
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1b2      	bne.n	8004972 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a0c:	1d3b      	adds	r3, r7, #4
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0304 	and.w	r3, r3, #4
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f000 8158 	beq.w	8004ccc <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a22:	4b5a      	ldr	r3, [pc, #360]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004a24:	69db      	ldr	r3, [r3, #28]
 8004a26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d112      	bne.n	8004a54 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a2e:	4b57      	ldr	r3, [pc, #348]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004a30:	69db      	ldr	r3, [r3, #28]
 8004a32:	4a56      	ldr	r2, [pc, #344]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a38:	61d3      	str	r3, [r2, #28]
 8004a3a:	4b54      	ldr	r3, [pc, #336]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004a42:	f107 0308 	add.w	r3, r7, #8
 8004a46:	601a      	str	r2, [r3, #0]
 8004a48:	f107 0308 	add.w	r3, r7, #8
 8004a4c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a54:	4b4f      	ldr	r3, [pc, #316]	; (8004b94 <HAL_RCC_OscConfig+0x938>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d11a      	bne.n	8004a96 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a60:	4b4c      	ldr	r3, [pc, #304]	; (8004b94 <HAL_RCC_OscConfig+0x938>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a4b      	ldr	r2, [pc, #300]	; (8004b94 <HAL_RCC_OscConfig+0x938>)
 8004a66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a6a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a6c:	f7fd fe62 	bl	8002734 <HAL_GetTick>
 8004a70:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a74:	e009      	b.n	8004a8a <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a76:	f7fd fe5d 	bl	8002734 <HAL_GetTick>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b64      	cmp	r3, #100	; 0x64
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e2e9      	b.n	800505e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a8a:	4b42      	ldr	r3, [pc, #264]	; (8004b94 <HAL_RCC_OscConfig+0x938>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d0ef      	beq.n	8004a76 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a96:	1d3b      	adds	r3, r7, #4
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d106      	bne.n	8004aae <HAL_RCC_OscConfig+0x852>
 8004aa0:	4b3a      	ldr	r3, [pc, #232]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004aa2:	6a1b      	ldr	r3, [r3, #32]
 8004aa4:	4a39      	ldr	r2, [pc, #228]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004aa6:	f043 0301 	orr.w	r3, r3, #1
 8004aaa:	6213      	str	r3, [r2, #32]
 8004aac:	e02f      	b.n	8004b0e <HAL_RCC_OscConfig+0x8b2>
 8004aae:	1d3b      	adds	r3, r7, #4
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d10c      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x876>
 8004ab8:	4b34      	ldr	r3, [pc, #208]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004aba:	6a1b      	ldr	r3, [r3, #32]
 8004abc:	4a33      	ldr	r2, [pc, #204]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004abe:	f023 0301 	bic.w	r3, r3, #1
 8004ac2:	6213      	str	r3, [r2, #32]
 8004ac4:	4b31      	ldr	r3, [pc, #196]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004ac6:	6a1b      	ldr	r3, [r3, #32]
 8004ac8:	4a30      	ldr	r2, [pc, #192]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004aca:	f023 0304 	bic.w	r3, r3, #4
 8004ace:	6213      	str	r3, [r2, #32]
 8004ad0:	e01d      	b.n	8004b0e <HAL_RCC_OscConfig+0x8b2>
 8004ad2:	1d3b      	adds	r3, r7, #4
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	2b05      	cmp	r3, #5
 8004ada:	d10c      	bne.n	8004af6 <HAL_RCC_OscConfig+0x89a>
 8004adc:	4b2b      	ldr	r3, [pc, #172]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	4a2a      	ldr	r2, [pc, #168]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004ae2:	f043 0304 	orr.w	r3, r3, #4
 8004ae6:	6213      	str	r3, [r2, #32]
 8004ae8:	4b28      	ldr	r3, [pc, #160]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	4a27      	ldr	r2, [pc, #156]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004aee:	f043 0301 	orr.w	r3, r3, #1
 8004af2:	6213      	str	r3, [r2, #32]
 8004af4:	e00b      	b.n	8004b0e <HAL_RCC_OscConfig+0x8b2>
 8004af6:	4b25      	ldr	r3, [pc, #148]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	4a24      	ldr	r2, [pc, #144]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004afc:	f023 0301 	bic.w	r3, r3, #1
 8004b00:	6213      	str	r3, [r2, #32]
 8004b02:	4b22      	ldr	r3, [pc, #136]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	4a21      	ldr	r2, [pc, #132]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004b08:	f023 0304 	bic.w	r3, r3, #4
 8004b0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b0e:	1d3b      	adds	r3, r7, #4
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d06b      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b18:	f7fd fe0c 	bl	8002734 <HAL_GetTick>
 8004b1c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b20:	e00b      	b.n	8004b3a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b22:	f7fd fe07 	bl	8002734 <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d901      	bls.n	8004b3a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e291      	b.n	800505e <HAL_RCC_OscConfig+0xe02>
 8004b3a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004b3e:	2202      	movs	r2, #2
 8004b40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b42:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	fa93 f2a3 	rbit	r2, r3
 8004b4c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004b56:	2202      	movs	r2, #2
 8004b58:	601a      	str	r2, [r3, #0]
 8004b5a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	fa93 f2a3 	rbit	r2, r3
 8004b64:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004b68:	601a      	str	r2, [r3, #0]
  return result;
 8004b6a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004b6e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b70:	fab3 f383 	clz	r3, r3
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	095b      	lsrs	r3, r3, #5
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	f043 0302 	orr.w	r3, r3, #2
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d109      	bne.n	8004b98 <HAL_RCC_OscConfig+0x93c>
 8004b84:	4b01      	ldr	r3, [pc, #4]	; (8004b8c <HAL_RCC_OscConfig+0x930>)
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	e014      	b.n	8004bb4 <HAL_RCC_OscConfig+0x958>
 8004b8a:	bf00      	nop
 8004b8c:	40021000 	.word	0x40021000
 8004b90:	10908120 	.word	0x10908120
 8004b94:	40007000 	.word	0x40007000
 8004b98:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004b9c:	2202      	movs	r2, #2
 8004b9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ba0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	fa93 f2a3 	rbit	r2, r3
 8004baa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004bae:	601a      	str	r2, [r3, #0]
 8004bb0:	4bbb      	ldr	r3, [pc, #748]	; (8004ea0 <HAL_RCC_OscConfig+0xc44>)
 8004bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004bb8:	2102      	movs	r1, #2
 8004bba:	6011      	str	r1, [r2, #0]
 8004bbc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004bc0:	6812      	ldr	r2, [r2, #0]
 8004bc2:	fa92 f1a2 	rbit	r1, r2
 8004bc6:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004bca:	6011      	str	r1, [r2, #0]
  return result;
 8004bcc:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004bd0:	6812      	ldr	r2, [r2, #0]
 8004bd2:	fab2 f282 	clz	r2, r2
 8004bd6:	b2d2      	uxtb	r2, r2
 8004bd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bdc:	b2d2      	uxtb	r2, r2
 8004bde:	f002 021f 	and.w	r2, r2, #31
 8004be2:	2101      	movs	r1, #1
 8004be4:	fa01 f202 	lsl.w	r2, r1, r2
 8004be8:	4013      	ands	r3, r2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d099      	beq.n	8004b22 <HAL_RCC_OscConfig+0x8c6>
 8004bee:	e063      	b.n	8004cb8 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bf0:	f7fd fda0 	bl	8002734 <HAL_GetTick>
 8004bf4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bf8:	e00b      	b.n	8004c12 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bfa:	f7fd fd9b 	bl	8002734 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d901      	bls.n	8004c12 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e225      	b.n	800505e <HAL_RCC_OscConfig+0xe02>
 8004c12:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004c16:	2202      	movs	r2, #2
 8004c18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	fa93 f2a3 	rbit	r2, r3
 8004c24:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004c28:	601a      	str	r2, [r3, #0]
 8004c2a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004c2e:	2202      	movs	r2, #2
 8004c30:	601a      	str	r2, [r3, #0]
 8004c32:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	fa93 f2a3 	rbit	r2, r3
 8004c3c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004c40:	601a      	str	r2, [r3, #0]
  return result;
 8004c42:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004c46:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c48:	fab3 f383 	clz	r3, r3
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	095b      	lsrs	r3, r3, #5
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	f043 0302 	orr.w	r3, r3, #2
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d102      	bne.n	8004c62 <HAL_RCC_OscConfig+0xa06>
 8004c5c:	4b90      	ldr	r3, [pc, #576]	; (8004ea0 <HAL_RCC_OscConfig+0xc44>)
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	e00d      	b.n	8004c7e <HAL_RCC_OscConfig+0xa22>
 8004c62:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004c66:	2202      	movs	r2, #2
 8004c68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c6a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	fa93 f2a3 	rbit	r2, r3
 8004c74:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004c78:	601a      	str	r2, [r3, #0]
 8004c7a:	4b89      	ldr	r3, [pc, #548]	; (8004ea0 <HAL_RCC_OscConfig+0xc44>)
 8004c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004c82:	2102      	movs	r1, #2
 8004c84:	6011      	str	r1, [r2, #0]
 8004c86:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004c8a:	6812      	ldr	r2, [r2, #0]
 8004c8c:	fa92 f1a2 	rbit	r1, r2
 8004c90:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004c94:	6011      	str	r1, [r2, #0]
  return result;
 8004c96:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004c9a:	6812      	ldr	r2, [r2, #0]
 8004c9c:	fab2 f282 	clz	r2, r2
 8004ca0:	b2d2      	uxtb	r2, r2
 8004ca2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ca6:	b2d2      	uxtb	r2, r2
 8004ca8:	f002 021f 	and.w	r2, r2, #31
 8004cac:	2101      	movs	r1, #1
 8004cae:	fa01 f202 	lsl.w	r2, r1, r2
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1a0      	bne.n	8004bfa <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004cb8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d105      	bne.n	8004ccc <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cc0:	4b77      	ldr	r3, [pc, #476]	; (8004ea0 <HAL_RCC_OscConfig+0xc44>)
 8004cc2:	69db      	ldr	r3, [r3, #28]
 8004cc4:	4a76      	ldr	r2, [pc, #472]	; (8004ea0 <HAL_RCC_OscConfig+0xc44>)
 8004cc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cca:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ccc:	1d3b      	adds	r3, r7, #4
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	69db      	ldr	r3, [r3, #28]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	f000 81c2 	beq.w	800505c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cd8:	4b71      	ldr	r3, [pc, #452]	; (8004ea0 <HAL_RCC_OscConfig+0xc44>)
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f003 030c 	and.w	r3, r3, #12
 8004ce0:	2b08      	cmp	r3, #8
 8004ce2:	f000 819c 	beq.w	800501e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ce6:	1d3b      	adds	r3, r7, #4
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	69db      	ldr	r3, [r3, #28]
 8004cec:	2b02      	cmp	r3, #2
 8004cee:	f040 8114 	bne.w	8004f1a <HAL_RCC_OscConfig+0xcbe>
 8004cf2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004cf6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004cfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cfc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	fa93 f2a3 	rbit	r2, r3
 8004d06:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004d0a:	601a      	str	r2, [r3, #0]
  return result;
 8004d0c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004d10:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d12:	fab3 f383 	clz	r3, r3
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004d1c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	461a      	mov	r2, r3
 8004d24:	2300      	movs	r3, #0
 8004d26:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d28:	f7fd fd04 	bl	8002734 <HAL_GetTick>
 8004d2c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d30:	e009      	b.n	8004d46 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d32:	f7fd fcff 	bl	8002734 <HAL_GetTick>
 8004d36:	4602      	mov	r2, r0
 8004d38:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e18b      	b.n	800505e <HAL_RCC_OscConfig+0xe02>
 8004d46:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004d4a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d50:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	fa93 f2a3 	rbit	r2, r3
 8004d5a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004d5e:	601a      	str	r2, [r3, #0]
  return result;
 8004d60:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004d64:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d66:	fab3 f383 	clz	r3, r3
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	095b      	lsrs	r3, r3, #5
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	f043 0301 	orr.w	r3, r3, #1
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d102      	bne.n	8004d80 <HAL_RCC_OscConfig+0xb24>
 8004d7a:	4b49      	ldr	r3, [pc, #292]	; (8004ea0 <HAL_RCC_OscConfig+0xc44>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	e01b      	b.n	8004db8 <HAL_RCC_OscConfig+0xb5c>
 8004d80:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004d84:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d8a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	fa93 f2a3 	rbit	r2, r3
 8004d94:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004d98:	601a      	str	r2, [r3, #0]
 8004d9a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004d9e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004da2:	601a      	str	r2, [r3, #0]
 8004da4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	fa93 f2a3 	rbit	r2, r3
 8004dae:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004db2:	601a      	str	r2, [r3, #0]
 8004db4:	4b3a      	ldr	r3, [pc, #232]	; (8004ea0 <HAL_RCC_OscConfig+0xc44>)
 8004db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004dbc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004dc0:	6011      	str	r1, [r2, #0]
 8004dc2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004dc6:	6812      	ldr	r2, [r2, #0]
 8004dc8:	fa92 f1a2 	rbit	r1, r2
 8004dcc:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004dd0:	6011      	str	r1, [r2, #0]
  return result;
 8004dd2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004dd6:	6812      	ldr	r2, [r2, #0]
 8004dd8:	fab2 f282 	clz	r2, r2
 8004ddc:	b2d2      	uxtb	r2, r2
 8004dde:	f042 0220 	orr.w	r2, r2, #32
 8004de2:	b2d2      	uxtb	r2, r2
 8004de4:	f002 021f 	and.w	r2, r2, #31
 8004de8:	2101      	movs	r1, #1
 8004dea:	fa01 f202 	lsl.w	r2, r1, r2
 8004dee:	4013      	ands	r3, r2
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d19e      	bne.n	8004d32 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004df4:	4b2a      	ldr	r3, [pc, #168]	; (8004ea0 <HAL_RCC_OscConfig+0xc44>)
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004dfc:	1d3b      	adds	r3, r7, #4
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004e02:	1d3b      	adds	r3, r7, #4
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	6a1b      	ldr	r3, [r3, #32]
 8004e08:	430b      	orrs	r3, r1
 8004e0a:	4925      	ldr	r1, [pc, #148]	; (8004ea0 <HAL_RCC_OscConfig+0xc44>)
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	604b      	str	r3, [r1, #4]
 8004e10:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004e14:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004e18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e1a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	fa93 f2a3 	rbit	r2, r3
 8004e24:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004e28:	601a      	str	r2, [r3, #0]
  return result;
 8004e2a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004e2e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e30:	fab3 f383 	clz	r3, r3
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004e3a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	461a      	mov	r2, r3
 8004e42:	2301      	movs	r3, #1
 8004e44:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e46:	f7fd fc75 	bl	8002734 <HAL_GetTick>
 8004e4a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e4e:	e009      	b.n	8004e64 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e50:	f7fd fc70 	bl	8002734 <HAL_GetTick>
 8004e54:	4602      	mov	r2, r0
 8004e56:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d901      	bls.n	8004e64 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e0fc      	b.n	800505e <HAL_RCC_OscConfig+0xe02>
 8004e64:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004e68:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004e6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e6e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	fa93 f2a3 	rbit	r2, r3
 8004e78:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004e7c:	601a      	str	r2, [r3, #0]
  return result;
 8004e7e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004e82:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e84:	fab3 f383 	clz	r3, r3
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	095b      	lsrs	r3, r3, #5
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	f043 0301 	orr.w	r3, r3, #1
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d105      	bne.n	8004ea4 <HAL_RCC_OscConfig+0xc48>
 8004e98:	4b01      	ldr	r3, [pc, #4]	; (8004ea0 <HAL_RCC_OscConfig+0xc44>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	e01e      	b.n	8004edc <HAL_RCC_OscConfig+0xc80>
 8004e9e:	bf00      	nop
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004ea8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004eac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eae:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	fa93 f2a3 	rbit	r2, r3
 8004eb8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004ec2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ec6:	601a      	str	r2, [r3, #0]
 8004ec8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	fa93 f2a3 	rbit	r2, r3
 8004ed2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004ed6:	601a      	str	r2, [r3, #0]
 8004ed8:	4b63      	ldr	r3, [pc, #396]	; (8005068 <HAL_RCC_OscConfig+0xe0c>)
 8004eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004edc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004ee0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004ee4:	6011      	str	r1, [r2, #0]
 8004ee6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004eea:	6812      	ldr	r2, [r2, #0]
 8004eec:	fa92 f1a2 	rbit	r1, r2
 8004ef0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004ef4:	6011      	str	r1, [r2, #0]
  return result;
 8004ef6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004efa:	6812      	ldr	r2, [r2, #0]
 8004efc:	fab2 f282 	clz	r2, r2
 8004f00:	b2d2      	uxtb	r2, r2
 8004f02:	f042 0220 	orr.w	r2, r2, #32
 8004f06:	b2d2      	uxtb	r2, r2
 8004f08:	f002 021f 	and.w	r2, r2, #31
 8004f0c:	2101      	movs	r1, #1
 8004f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8004f12:	4013      	ands	r3, r2
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d09b      	beq.n	8004e50 <HAL_RCC_OscConfig+0xbf4>
 8004f18:	e0a0      	b.n	800505c <HAL_RCC_OscConfig+0xe00>
 8004f1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004f1e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004f22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f24:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	fa93 f2a3 	rbit	r2, r3
 8004f2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004f32:	601a      	str	r2, [r3, #0]
  return result;
 8004f34:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004f38:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f3a:	fab3 f383 	clz	r3, r3
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004f44:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f50:	f7fd fbf0 	bl	8002734 <HAL_GetTick>
 8004f54:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f58:	e009      	b.n	8004f6e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f5a:	f7fd fbeb 	bl	8002734 <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e077      	b.n	800505e <HAL_RCC_OscConfig+0xe02>
 8004f6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004f72:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f78:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	fa93 f2a3 	rbit	r2, r3
 8004f82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f86:	601a      	str	r2, [r3, #0]
  return result;
 8004f88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f8c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f8e:	fab3 f383 	clz	r3, r3
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	095b      	lsrs	r3, r3, #5
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	f043 0301 	orr.w	r3, r3, #1
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d102      	bne.n	8004fa8 <HAL_RCC_OscConfig+0xd4c>
 8004fa2:	4b31      	ldr	r3, [pc, #196]	; (8005068 <HAL_RCC_OscConfig+0xe0c>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	e01b      	b.n	8004fe0 <HAL_RCC_OscConfig+0xd84>
 8004fa8:	f107 0320 	add.w	r3, r7, #32
 8004fac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004fb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb2:	f107 0320 	add.w	r3, r7, #32
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	fa93 f2a3 	rbit	r2, r3
 8004fbc:	f107 031c 	add.w	r3, r7, #28
 8004fc0:	601a      	str	r2, [r3, #0]
 8004fc2:	f107 0318 	add.w	r3, r7, #24
 8004fc6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	f107 0318 	add.w	r3, r7, #24
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	fa93 f2a3 	rbit	r2, r3
 8004fd6:	f107 0314 	add.w	r3, r7, #20
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	4b22      	ldr	r3, [pc, #136]	; (8005068 <HAL_RCC_OscConfig+0xe0c>)
 8004fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe0:	f107 0210 	add.w	r2, r7, #16
 8004fe4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004fe8:	6011      	str	r1, [r2, #0]
 8004fea:	f107 0210 	add.w	r2, r7, #16
 8004fee:	6812      	ldr	r2, [r2, #0]
 8004ff0:	fa92 f1a2 	rbit	r1, r2
 8004ff4:	f107 020c 	add.w	r2, r7, #12
 8004ff8:	6011      	str	r1, [r2, #0]
  return result;
 8004ffa:	f107 020c 	add.w	r2, r7, #12
 8004ffe:	6812      	ldr	r2, [r2, #0]
 8005000:	fab2 f282 	clz	r2, r2
 8005004:	b2d2      	uxtb	r2, r2
 8005006:	f042 0220 	orr.w	r2, r2, #32
 800500a:	b2d2      	uxtb	r2, r2
 800500c:	f002 021f 	and.w	r2, r2, #31
 8005010:	2101      	movs	r1, #1
 8005012:	fa01 f202 	lsl.w	r2, r1, r2
 8005016:	4013      	ands	r3, r2
 8005018:	2b00      	cmp	r3, #0
 800501a:	d19e      	bne.n	8004f5a <HAL_RCC_OscConfig+0xcfe>
 800501c:	e01e      	b.n	800505c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800501e:	1d3b      	adds	r3, r7, #4
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	69db      	ldr	r3, [r3, #28]
 8005024:	2b01      	cmp	r3, #1
 8005026:	d101      	bne.n	800502c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e018      	b.n	800505e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800502c:	4b0e      	ldr	r3, [pc, #56]	; (8005068 <HAL_RCC_OscConfig+0xe0c>)
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005034:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005038:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800503c:	1d3b      	adds	r3, r7, #4
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	429a      	cmp	r2, r3
 8005044:	d108      	bne.n	8005058 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005046:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800504a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800504e:	1d3b      	adds	r3, r7, #4
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005054:	429a      	cmp	r2, r3
 8005056:	d001      	beq.n	800505c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e000      	b.n	800505e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	40021000 	.word	0x40021000

0800506c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b09e      	sub	sp, #120	; 0x78
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005076:	2300      	movs	r3, #0
 8005078:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d101      	bne.n	8005084 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e162      	b.n	800534a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005084:	4b90      	ldr	r3, [pc, #576]	; (80052c8 <HAL_RCC_ClockConfig+0x25c>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0307 	and.w	r3, r3, #7
 800508c:	683a      	ldr	r2, [r7, #0]
 800508e:	429a      	cmp	r2, r3
 8005090:	d910      	bls.n	80050b4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005092:	4b8d      	ldr	r3, [pc, #564]	; (80052c8 <HAL_RCC_ClockConfig+0x25c>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f023 0207 	bic.w	r2, r3, #7
 800509a:	498b      	ldr	r1, [pc, #556]	; (80052c8 <HAL_RCC_ClockConfig+0x25c>)
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	4313      	orrs	r3, r2
 80050a0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050a2:	4b89      	ldr	r3, [pc, #548]	; (80052c8 <HAL_RCC_ClockConfig+0x25c>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0307 	and.w	r3, r3, #7
 80050aa:	683a      	ldr	r2, [r7, #0]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d001      	beq.n	80050b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e14a      	b.n	800534a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0302 	and.w	r3, r3, #2
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d008      	beq.n	80050d2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050c0:	4b82      	ldr	r3, [pc, #520]	; (80052cc <HAL_RCC_ClockConfig+0x260>)
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	497f      	ldr	r1, [pc, #508]	; (80052cc <HAL_RCC_ClockConfig+0x260>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 0301 	and.w	r3, r3, #1
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 80dc 	beq.w	8005298 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d13c      	bne.n	8005162 <HAL_RCC_ClockConfig+0xf6>
 80050e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80050ec:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80050f0:	fa93 f3a3 	rbit	r3, r3
 80050f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80050f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050f8:	fab3 f383 	clz	r3, r3
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	095b      	lsrs	r3, r3, #5
 8005100:	b2db      	uxtb	r3, r3
 8005102:	f043 0301 	orr.w	r3, r3, #1
 8005106:	b2db      	uxtb	r3, r3
 8005108:	2b01      	cmp	r3, #1
 800510a:	d102      	bne.n	8005112 <HAL_RCC_ClockConfig+0xa6>
 800510c:	4b6f      	ldr	r3, [pc, #444]	; (80052cc <HAL_RCC_ClockConfig+0x260>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	e00f      	b.n	8005132 <HAL_RCC_ClockConfig+0xc6>
 8005112:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005116:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005118:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800511a:	fa93 f3a3 	rbit	r3, r3
 800511e:	667b      	str	r3, [r7, #100]	; 0x64
 8005120:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005124:	663b      	str	r3, [r7, #96]	; 0x60
 8005126:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005128:	fa93 f3a3 	rbit	r3, r3
 800512c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800512e:	4b67      	ldr	r3, [pc, #412]	; (80052cc <HAL_RCC_ClockConfig+0x260>)
 8005130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005132:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005136:	65ba      	str	r2, [r7, #88]	; 0x58
 8005138:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800513a:	fa92 f2a2 	rbit	r2, r2
 800513e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005140:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005142:	fab2 f282 	clz	r2, r2
 8005146:	b2d2      	uxtb	r2, r2
 8005148:	f042 0220 	orr.w	r2, r2, #32
 800514c:	b2d2      	uxtb	r2, r2
 800514e:	f002 021f 	and.w	r2, r2, #31
 8005152:	2101      	movs	r1, #1
 8005154:	fa01 f202 	lsl.w	r2, r1, r2
 8005158:	4013      	ands	r3, r2
 800515a:	2b00      	cmp	r3, #0
 800515c:	d17b      	bne.n	8005256 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e0f3      	b.n	800534a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	2b02      	cmp	r3, #2
 8005168:	d13c      	bne.n	80051e4 <HAL_RCC_ClockConfig+0x178>
 800516a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800516e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005170:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005172:	fa93 f3a3 	rbit	r3, r3
 8005176:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005178:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800517a:	fab3 f383 	clz	r3, r3
 800517e:	b2db      	uxtb	r3, r3
 8005180:	095b      	lsrs	r3, r3, #5
 8005182:	b2db      	uxtb	r3, r3
 8005184:	f043 0301 	orr.w	r3, r3, #1
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b01      	cmp	r3, #1
 800518c:	d102      	bne.n	8005194 <HAL_RCC_ClockConfig+0x128>
 800518e:	4b4f      	ldr	r3, [pc, #316]	; (80052cc <HAL_RCC_ClockConfig+0x260>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	e00f      	b.n	80051b4 <HAL_RCC_ClockConfig+0x148>
 8005194:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005198:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800519a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800519c:	fa93 f3a3 	rbit	r3, r3
 80051a0:	647b      	str	r3, [r7, #68]	; 0x44
 80051a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051a6:	643b      	str	r3, [r7, #64]	; 0x40
 80051a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051aa:	fa93 f3a3 	rbit	r3, r3
 80051ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051b0:	4b46      	ldr	r3, [pc, #280]	; (80052cc <HAL_RCC_ClockConfig+0x260>)
 80051b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051b8:	63ba      	str	r2, [r7, #56]	; 0x38
 80051ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051bc:	fa92 f2a2 	rbit	r2, r2
 80051c0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80051c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80051c4:	fab2 f282 	clz	r2, r2
 80051c8:	b2d2      	uxtb	r2, r2
 80051ca:	f042 0220 	orr.w	r2, r2, #32
 80051ce:	b2d2      	uxtb	r2, r2
 80051d0:	f002 021f 	and.w	r2, r2, #31
 80051d4:	2101      	movs	r1, #1
 80051d6:	fa01 f202 	lsl.w	r2, r1, r2
 80051da:	4013      	ands	r3, r2
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d13a      	bne.n	8005256 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e0b2      	b.n	800534a <HAL_RCC_ClockConfig+0x2de>
 80051e4:	2302      	movs	r3, #2
 80051e6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ea:	fa93 f3a3 	rbit	r3, r3
 80051ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80051f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051f2:	fab3 f383 	clz	r3, r3
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	095b      	lsrs	r3, r3, #5
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	f043 0301 	orr.w	r3, r3, #1
 8005200:	b2db      	uxtb	r3, r3
 8005202:	2b01      	cmp	r3, #1
 8005204:	d102      	bne.n	800520c <HAL_RCC_ClockConfig+0x1a0>
 8005206:	4b31      	ldr	r3, [pc, #196]	; (80052cc <HAL_RCC_ClockConfig+0x260>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	e00d      	b.n	8005228 <HAL_RCC_ClockConfig+0x1bc>
 800520c:	2302      	movs	r3, #2
 800520e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005212:	fa93 f3a3 	rbit	r3, r3
 8005216:	627b      	str	r3, [r7, #36]	; 0x24
 8005218:	2302      	movs	r3, #2
 800521a:	623b      	str	r3, [r7, #32]
 800521c:	6a3b      	ldr	r3, [r7, #32]
 800521e:	fa93 f3a3 	rbit	r3, r3
 8005222:	61fb      	str	r3, [r7, #28]
 8005224:	4b29      	ldr	r3, [pc, #164]	; (80052cc <HAL_RCC_ClockConfig+0x260>)
 8005226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005228:	2202      	movs	r2, #2
 800522a:	61ba      	str	r2, [r7, #24]
 800522c:	69ba      	ldr	r2, [r7, #24]
 800522e:	fa92 f2a2 	rbit	r2, r2
 8005232:	617a      	str	r2, [r7, #20]
  return result;
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	fab2 f282 	clz	r2, r2
 800523a:	b2d2      	uxtb	r2, r2
 800523c:	f042 0220 	orr.w	r2, r2, #32
 8005240:	b2d2      	uxtb	r2, r2
 8005242:	f002 021f 	and.w	r2, r2, #31
 8005246:	2101      	movs	r1, #1
 8005248:	fa01 f202 	lsl.w	r2, r1, r2
 800524c:	4013      	ands	r3, r2
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e079      	b.n	800534a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005256:	4b1d      	ldr	r3, [pc, #116]	; (80052cc <HAL_RCC_ClockConfig+0x260>)
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f023 0203 	bic.w	r2, r3, #3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	491a      	ldr	r1, [pc, #104]	; (80052cc <HAL_RCC_ClockConfig+0x260>)
 8005264:	4313      	orrs	r3, r2
 8005266:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005268:	f7fd fa64 	bl	8002734 <HAL_GetTick>
 800526c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800526e:	e00a      	b.n	8005286 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005270:	f7fd fa60 	bl	8002734 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	f241 3288 	movw	r2, #5000	; 0x1388
 800527e:	4293      	cmp	r3, r2
 8005280:	d901      	bls.n	8005286 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e061      	b.n	800534a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005286:	4b11      	ldr	r3, [pc, #68]	; (80052cc <HAL_RCC_ClockConfig+0x260>)
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f003 020c 	and.w	r2, r3, #12
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	429a      	cmp	r2, r3
 8005296:	d1eb      	bne.n	8005270 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005298:	4b0b      	ldr	r3, [pc, #44]	; (80052c8 <HAL_RCC_ClockConfig+0x25c>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0307 	and.w	r3, r3, #7
 80052a0:	683a      	ldr	r2, [r7, #0]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d214      	bcs.n	80052d0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052a6:	4b08      	ldr	r3, [pc, #32]	; (80052c8 <HAL_RCC_ClockConfig+0x25c>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f023 0207 	bic.w	r2, r3, #7
 80052ae:	4906      	ldr	r1, [pc, #24]	; (80052c8 <HAL_RCC_ClockConfig+0x25c>)
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052b6:	4b04      	ldr	r3, [pc, #16]	; (80052c8 <HAL_RCC_ClockConfig+0x25c>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0307 	and.w	r3, r3, #7
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d005      	beq.n	80052d0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e040      	b.n	800534a <HAL_RCC_ClockConfig+0x2de>
 80052c8:	40022000 	.word	0x40022000
 80052cc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0304 	and.w	r3, r3, #4
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d008      	beq.n	80052ee <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052dc:	4b1d      	ldr	r3, [pc, #116]	; (8005354 <HAL_RCC_ClockConfig+0x2e8>)
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	491a      	ldr	r1, [pc, #104]	; (8005354 <HAL_RCC_ClockConfig+0x2e8>)
 80052ea:	4313      	orrs	r3, r2
 80052ec:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 0308 	and.w	r3, r3, #8
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d009      	beq.n	800530e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052fa:	4b16      	ldr	r3, [pc, #88]	; (8005354 <HAL_RCC_ClockConfig+0x2e8>)
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	00db      	lsls	r3, r3, #3
 8005308:	4912      	ldr	r1, [pc, #72]	; (8005354 <HAL_RCC_ClockConfig+0x2e8>)
 800530a:	4313      	orrs	r3, r2
 800530c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800530e:	f000 f829 	bl	8005364 <HAL_RCC_GetSysClockFreq>
 8005312:	4601      	mov	r1, r0
 8005314:	4b0f      	ldr	r3, [pc, #60]	; (8005354 <HAL_RCC_ClockConfig+0x2e8>)
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800531c:	22f0      	movs	r2, #240	; 0xf0
 800531e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	fa92 f2a2 	rbit	r2, r2
 8005326:	60fa      	str	r2, [r7, #12]
  return result;
 8005328:	68fa      	ldr	r2, [r7, #12]
 800532a:	fab2 f282 	clz	r2, r2
 800532e:	b2d2      	uxtb	r2, r2
 8005330:	40d3      	lsrs	r3, r2
 8005332:	4a09      	ldr	r2, [pc, #36]	; (8005358 <HAL_RCC_ClockConfig+0x2ec>)
 8005334:	5cd3      	ldrb	r3, [r2, r3]
 8005336:	fa21 f303 	lsr.w	r3, r1, r3
 800533a:	4a08      	ldr	r2, [pc, #32]	; (800535c <HAL_RCC_ClockConfig+0x2f0>)
 800533c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800533e:	4b08      	ldr	r3, [pc, #32]	; (8005360 <HAL_RCC_ClockConfig+0x2f4>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4618      	mov	r0, r3
 8005344:	f7fd f9b2 	bl	80026ac <HAL_InitTick>
  
  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3778      	adds	r7, #120	; 0x78
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	40021000 	.word	0x40021000
 8005358:	080078d4 	.word	0x080078d4
 800535c:	20000004 	.word	0x20000004
 8005360:	20000008 	.word	0x20000008

08005364 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005364:	b480      	push	{r7}
 8005366:	b08b      	sub	sp, #44	; 0x2c
 8005368:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800536a:	2300      	movs	r3, #0
 800536c:	61fb      	str	r3, [r7, #28]
 800536e:	2300      	movs	r3, #0
 8005370:	61bb      	str	r3, [r7, #24]
 8005372:	2300      	movs	r3, #0
 8005374:	627b      	str	r3, [r7, #36]	; 0x24
 8005376:	2300      	movs	r3, #0
 8005378:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800537a:	2300      	movs	r3, #0
 800537c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800537e:	4b29      	ldr	r3, [pc, #164]	; (8005424 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	f003 030c 	and.w	r3, r3, #12
 800538a:	2b04      	cmp	r3, #4
 800538c:	d002      	beq.n	8005394 <HAL_RCC_GetSysClockFreq+0x30>
 800538e:	2b08      	cmp	r3, #8
 8005390:	d003      	beq.n	800539a <HAL_RCC_GetSysClockFreq+0x36>
 8005392:	e03c      	b.n	800540e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005394:	4b24      	ldr	r3, [pc, #144]	; (8005428 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005396:	623b      	str	r3, [r7, #32]
      break;
 8005398:	e03c      	b.n	8005414 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80053a0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80053a4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	fa92 f2a2 	rbit	r2, r2
 80053ac:	607a      	str	r2, [r7, #4]
  return result;
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	fab2 f282 	clz	r2, r2
 80053b4:	b2d2      	uxtb	r2, r2
 80053b6:	40d3      	lsrs	r3, r2
 80053b8:	4a1c      	ldr	r2, [pc, #112]	; (800542c <HAL_RCC_GetSysClockFreq+0xc8>)
 80053ba:	5cd3      	ldrb	r3, [r2, r3]
 80053bc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80053be:	4b19      	ldr	r3, [pc, #100]	; (8005424 <HAL_RCC_GetSysClockFreq+0xc0>)
 80053c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c2:	f003 030f 	and.w	r3, r3, #15
 80053c6:	220f      	movs	r2, #15
 80053c8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	fa92 f2a2 	rbit	r2, r2
 80053d0:	60fa      	str	r2, [r7, #12]
  return result;
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	fab2 f282 	clz	r2, r2
 80053d8:	b2d2      	uxtb	r2, r2
 80053da:	40d3      	lsrs	r3, r2
 80053dc:	4a14      	ldr	r2, [pc, #80]	; (8005430 <HAL_RCC_GetSysClockFreq+0xcc>)
 80053de:	5cd3      	ldrb	r3, [r2, r3]
 80053e0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d008      	beq.n	80053fe <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80053ec:	4a0e      	ldr	r2, [pc, #56]	; (8005428 <HAL_RCC_GetSysClockFreq+0xc4>)
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	fb02 f303 	mul.w	r3, r2, r3
 80053fa:	627b      	str	r3, [r7, #36]	; 0x24
 80053fc:	e004      	b.n	8005408 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	4a0c      	ldr	r2, [pc, #48]	; (8005434 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005402:	fb02 f303 	mul.w	r3, r2, r3
 8005406:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540a:	623b      	str	r3, [r7, #32]
      break;
 800540c:	e002      	b.n	8005414 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800540e:	4b0a      	ldr	r3, [pc, #40]	; (8005438 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005410:	623b      	str	r3, [r7, #32]
      break;
 8005412:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005414:	6a3b      	ldr	r3, [r7, #32]
}
 8005416:	4618      	mov	r0, r3
 8005418:	372c      	adds	r7, #44	; 0x2c
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr
 8005422:	bf00      	nop
 8005424:	40021000 	.word	0x40021000
 8005428:	00f42400 	.word	0x00f42400
 800542c:	080078ec 	.word	0x080078ec
 8005430:	080078fc 	.word	0x080078fc
 8005434:	003d0900 	.word	0x003d0900
 8005438:	007a1200 	.word	0x007a1200

0800543c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800543c:	b480      	push	{r7}
 800543e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005440:	4b03      	ldr	r3, [pc, #12]	; (8005450 <HAL_RCC_GetHCLKFreq+0x14>)
 8005442:	681b      	ldr	r3, [r3, #0]
}
 8005444:	4618      	mov	r0, r3
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	20000004 	.word	0x20000004

08005454 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800545a:	f7ff ffef 	bl	800543c <HAL_RCC_GetHCLKFreq>
 800545e:	4601      	mov	r1, r0
 8005460:	4b0b      	ldr	r3, [pc, #44]	; (8005490 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005468:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800546c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	fa92 f2a2 	rbit	r2, r2
 8005474:	603a      	str	r2, [r7, #0]
  return result;
 8005476:	683a      	ldr	r2, [r7, #0]
 8005478:	fab2 f282 	clz	r2, r2
 800547c:	b2d2      	uxtb	r2, r2
 800547e:	40d3      	lsrs	r3, r2
 8005480:	4a04      	ldr	r2, [pc, #16]	; (8005494 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005482:	5cd3      	ldrb	r3, [r2, r3]
 8005484:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005488:	4618      	mov	r0, r3
 800548a:	3708      	adds	r7, #8
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}
 8005490:	40021000 	.word	0x40021000
 8005494:	080078e4 	.word	0x080078e4

08005498 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b082      	sub	sp, #8
 800549c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800549e:	f7ff ffcd 	bl	800543c <HAL_RCC_GetHCLKFreq>
 80054a2:	4601      	mov	r1, r0
 80054a4:	4b0b      	ldr	r3, [pc, #44]	; (80054d4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80054ac:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80054b0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	fa92 f2a2 	rbit	r2, r2
 80054b8:	603a      	str	r2, [r7, #0]
  return result;
 80054ba:	683a      	ldr	r2, [r7, #0]
 80054bc:	fab2 f282 	clz	r2, r2
 80054c0:	b2d2      	uxtb	r2, r2
 80054c2:	40d3      	lsrs	r3, r2
 80054c4:	4a04      	ldr	r2, [pc, #16]	; (80054d8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80054c6:	5cd3      	ldrb	r3, [r2, r3]
 80054c8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80054cc:	4618      	mov	r0, r3
 80054ce:	3708      	adds	r7, #8
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	40021000 	.word	0x40021000
 80054d8:	080078e4 	.word	0x080078e4

080054dc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b092      	sub	sp, #72	; 0x48
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80054e4:	2300      	movs	r3, #0
 80054e6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80054e8:	2300      	movs	r3, #0
 80054ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80054ec:	2300      	movs	r3, #0
 80054ee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f000 80cd 	beq.w	800569a <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005500:	4b86      	ldr	r3, [pc, #536]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005502:	69db      	ldr	r3, [r3, #28]
 8005504:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d10e      	bne.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800550c:	4b83      	ldr	r3, [pc, #524]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800550e:	69db      	ldr	r3, [r3, #28]
 8005510:	4a82      	ldr	r2, [pc, #520]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005512:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005516:	61d3      	str	r3, [r2, #28]
 8005518:	4b80      	ldr	r3, [pc, #512]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800551a:	69db      	ldr	r3, [r3, #28]
 800551c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005520:	60bb      	str	r3, [r7, #8]
 8005522:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005524:	2301      	movs	r3, #1
 8005526:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800552a:	4b7d      	ldr	r3, [pc, #500]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005532:	2b00      	cmp	r3, #0
 8005534:	d118      	bne.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005536:	4b7a      	ldr	r3, [pc, #488]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a79      	ldr	r2, [pc, #484]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800553c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005540:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005542:	f7fd f8f7 	bl	8002734 <HAL_GetTick>
 8005546:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005548:	e008      	b.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800554a:	f7fd f8f3 	bl	8002734 <HAL_GetTick>
 800554e:	4602      	mov	r2, r0
 8005550:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	2b64      	cmp	r3, #100	; 0x64
 8005556:	d901      	bls.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e0db      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800555c:	4b70      	ldr	r3, [pc, #448]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005564:	2b00      	cmp	r3, #0
 8005566:	d0f0      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005568:	4b6c      	ldr	r3, [pc, #432]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005570:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005572:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005574:	2b00      	cmp	r3, #0
 8005576:	d07d      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005580:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005582:	429a      	cmp	r2, r3
 8005584:	d076      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005586:	4b65      	ldr	r3, [pc, #404]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005588:	6a1b      	ldr	r3, [r3, #32]
 800558a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800558e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005590:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005594:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005598:	fa93 f3a3 	rbit	r3, r3
 800559c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800559e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055a0:	fab3 f383 	clz	r3, r3
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	461a      	mov	r2, r3
 80055a8:	4b5e      	ldr	r3, [pc, #376]	; (8005724 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80055aa:	4413      	add	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	461a      	mov	r2, r3
 80055b0:	2301      	movs	r3, #1
 80055b2:	6013      	str	r3, [r2, #0]
 80055b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80055b8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055bc:	fa93 f3a3 	rbit	r3, r3
 80055c0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80055c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055c4:	fab3 f383 	clz	r3, r3
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	461a      	mov	r2, r3
 80055cc:	4b55      	ldr	r3, [pc, #340]	; (8005724 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80055ce:	4413      	add	r3, r2
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	461a      	mov	r2, r3
 80055d4:	2300      	movs	r3, #0
 80055d6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80055d8:	4a50      	ldr	r2, [pc, #320]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80055da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055dc:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80055de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055e0:	f003 0301 	and.w	r3, r3, #1
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d045      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e8:	f7fd f8a4 	bl	8002734 <HAL_GetTick>
 80055ec:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ee:	e00a      	b.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055f0:	f7fd f8a0 	bl	8002734 <HAL_GetTick>
 80055f4:	4602      	mov	r2, r0
 80055f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80055fe:	4293      	cmp	r3, r2
 8005600:	d901      	bls.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e086      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8005606:	2302      	movs	r3, #2
 8005608:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800560a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800560c:	fa93 f3a3 	rbit	r3, r3
 8005610:	627b      	str	r3, [r7, #36]	; 0x24
 8005612:	2302      	movs	r3, #2
 8005614:	623b      	str	r3, [r7, #32]
 8005616:	6a3b      	ldr	r3, [r7, #32]
 8005618:	fa93 f3a3 	rbit	r3, r3
 800561c:	61fb      	str	r3, [r7, #28]
  return result;
 800561e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005620:	fab3 f383 	clz	r3, r3
 8005624:	b2db      	uxtb	r3, r3
 8005626:	095b      	lsrs	r3, r3, #5
 8005628:	b2db      	uxtb	r3, r3
 800562a:	f043 0302 	orr.w	r3, r3, #2
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b02      	cmp	r3, #2
 8005632:	d102      	bne.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005634:	4b39      	ldr	r3, [pc, #228]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005636:	6a1b      	ldr	r3, [r3, #32]
 8005638:	e007      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800563a:	2302      	movs	r3, #2
 800563c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	fa93 f3a3 	rbit	r3, r3
 8005644:	617b      	str	r3, [r7, #20]
 8005646:	4b35      	ldr	r3, [pc, #212]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564a:	2202      	movs	r2, #2
 800564c:	613a      	str	r2, [r7, #16]
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	fa92 f2a2 	rbit	r2, r2
 8005654:	60fa      	str	r2, [r7, #12]
  return result;
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	fab2 f282 	clz	r2, r2
 800565c:	b2d2      	uxtb	r2, r2
 800565e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005662:	b2d2      	uxtb	r2, r2
 8005664:	f002 021f 	and.w	r2, r2, #31
 8005668:	2101      	movs	r1, #1
 800566a:	fa01 f202 	lsl.w	r2, r1, r2
 800566e:	4013      	ands	r3, r2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d0bd      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005674:	4b29      	ldr	r3, [pc, #164]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	4926      	ldr	r1, [pc, #152]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005682:	4313      	orrs	r3, r2
 8005684:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005686:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800568a:	2b01      	cmp	r3, #1
 800568c:	d105      	bne.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800568e:	4b23      	ldr	r3, [pc, #140]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005690:	69db      	ldr	r3, [r3, #28]
 8005692:	4a22      	ldr	r2, [pc, #136]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005694:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005698:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0301 	and.w	r3, r3, #1
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d008      	beq.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056a6:	4b1d      	ldr	r3, [pc, #116]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80056a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056aa:	f023 0203 	bic.w	r2, r3, #3
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	491a      	ldr	r1, [pc, #104]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80056b4:	4313      	orrs	r3, r2
 80056b6:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 0320 	and.w	r3, r3, #32
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d008      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056c4:	4b15      	ldr	r3, [pc, #84]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80056c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c8:	f023 0210 	bic.w	r2, r3, #16
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	4912      	ldr	r1, [pc, #72]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80056d2:	4313      	orrs	r3, r2
 80056d4:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d008      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80056e2:	4b0e      	ldr	r3, [pc, #56]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80056e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	490b      	ldr	r1, [pc, #44]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80056f0:	4313      	orrs	r3, r2
 80056f2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d008      	beq.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005700:	4b06      	ldr	r3, [pc, #24]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005704:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	695b      	ldr	r3, [r3, #20]
 800570c:	4903      	ldr	r1, [pc, #12]	; (800571c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800570e:	4313      	orrs	r3, r2
 8005710:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3748      	adds	r7, #72	; 0x48
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	40021000 	.word	0x40021000
 8005720:	40007000 	.word	0x40007000
 8005724:	10908100 	.word	0x10908100

08005728 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b082      	sub	sp, #8
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d101      	bne.n	800573a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e049      	b.n	80057ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005740:	b2db      	uxtb	r3, r3
 8005742:	2b00      	cmp	r3, #0
 8005744:	d106      	bne.n	8005754 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f7fc fdb2 	bl	80022b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2202      	movs	r2, #2
 8005758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	3304      	adds	r3, #4
 8005764:	4619      	mov	r1, r3
 8005766:	4610      	mov	r0, r2
 8005768:	f000 fbea 	bl	8005f40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3708      	adds	r7, #8
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
	...

080057d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d001      	beq.n	80057f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e040      	b.n	8005872 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68da      	ldr	r2, [r3, #12]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f042 0201 	orr.w	r2, r2, #1
 8005806:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a1c      	ldr	r2, [pc, #112]	; (8005880 <HAL_TIM_Base_Start_IT+0xa8>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d00e      	beq.n	8005830 <HAL_TIM_Base_Start_IT+0x58>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800581a:	d009      	beq.n	8005830 <HAL_TIM_Base_Start_IT+0x58>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a18      	ldr	r2, [pc, #96]	; (8005884 <HAL_TIM_Base_Start_IT+0xac>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d004      	beq.n	8005830 <HAL_TIM_Base_Start_IT+0x58>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a17      	ldr	r2, [pc, #92]	; (8005888 <HAL_TIM_Base_Start_IT+0xb0>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d115      	bne.n	800585c <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	689a      	ldr	r2, [r3, #8]
 8005836:	4b15      	ldr	r3, [pc, #84]	; (800588c <HAL_TIM_Base_Start_IT+0xb4>)
 8005838:	4013      	ands	r3, r2
 800583a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2b06      	cmp	r3, #6
 8005840:	d015      	beq.n	800586e <HAL_TIM_Base_Start_IT+0x96>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005848:	d011      	beq.n	800586e <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f042 0201 	orr.w	r2, r2, #1
 8005858:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800585a:	e008      	b.n	800586e <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f042 0201 	orr.w	r2, r2, #1
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	e000      	b.n	8005870 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800586e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3714      	adds	r7, #20
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr
 800587e:	bf00      	nop
 8005880:	40012c00 	.word	0x40012c00
 8005884:	40000400 	.word	0x40000400
 8005888:	40014000 	.word	0x40014000
 800588c:	00010007 	.word	0x00010007

08005890 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b082      	sub	sp, #8
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d101      	bne.n	80058a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e049      	b.n	8005936 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d106      	bne.n	80058bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f7fc fcde 	bl	8002278 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2202      	movs	r2, #2
 80058c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	3304      	adds	r3, #4
 80058cc:	4619      	mov	r1, r3
 80058ce:	4610      	mov	r0, r2
 80058d0:	f000 fb36 	bl	8005f40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3708      	adds	r7, #8
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}

0800593e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800593e:	b580      	push	{r7, lr}
 8005940:	b086      	sub	sp, #24
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
 8005946:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d101      	bne.n	8005952 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e097      	b.n	8005a82 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d106      	bne.n	800596c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7fc fc14 	bl	8002194 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2202      	movs	r2, #2
 8005970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	6812      	ldr	r2, [r2, #0]
 800597e:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005982:	f023 0307 	bic.w	r3, r3, #7
 8005986:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	3304      	adds	r3, #4
 8005990:	4619      	mov	r1, r3
 8005992:	4610      	mov	r0, r2
 8005994:	f000 fad4 	bl	8005f40 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	6a1b      	ldr	r3, [r3, #32]
 80059ae:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059c0:	f023 0303 	bic.w	r3, r3, #3
 80059c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	689a      	ldr	r2, [r3, #8]
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	021b      	lsls	r3, r3, #8
 80059d0:	4313      	orrs	r3, r2
 80059d2:	693a      	ldr	r2, [r7, #16]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80059de:	f023 030c 	bic.w	r3, r3, #12
 80059e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80059ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	68da      	ldr	r2, [r3, #12]
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	69db      	ldr	r3, [r3, #28]
 80059f8:	021b      	lsls	r3, r3, #8
 80059fa:	4313      	orrs	r3, r2
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	691b      	ldr	r3, [r3, #16]
 8005a06:	011a      	lsls	r2, r3, #4
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	031b      	lsls	r3, r3, #12
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	693a      	ldr	r2, [r7, #16]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005a1c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005a24:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	685a      	ldr	r2, [r3, #4]
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	011b      	lsls	r3, r3, #4
 8005a30:	4313      	orrs	r3, r2
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	697a      	ldr	r2, [r7, #20]
 8005a3e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	68fa      	ldr	r2, [r7, #12]
 8005a4e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3718      	adds	r7, #24
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}

08005a8a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a8a:	b580      	push	{r7, lr}
 8005a8c:	b082      	sub	sp, #8
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	f003 0302 	and.w	r3, r3, #2
 8005a9c:	2b02      	cmp	r3, #2
 8005a9e:	d122      	bne.n	8005ae6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	f003 0302 	and.w	r3, r3, #2
 8005aaa:	2b02      	cmp	r3, #2
 8005aac:	d11b      	bne.n	8005ae6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f06f 0202 	mvn.w	r2, #2
 8005ab6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	699b      	ldr	r3, [r3, #24]
 8005ac4:	f003 0303 	and.w	r3, r3, #3
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d003      	beq.n	8005ad4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 fa19 	bl	8005f04 <HAL_TIM_IC_CaptureCallback>
 8005ad2:	e005      	b.n	8005ae0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 fa0b 	bl	8005ef0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f000 fa1c 	bl	8005f18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	f003 0304 	and.w	r3, r3, #4
 8005af0:	2b04      	cmp	r3, #4
 8005af2:	d122      	bne.n	8005b3a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	f003 0304 	and.w	r3, r3, #4
 8005afe:	2b04      	cmp	r3, #4
 8005b00:	d11b      	bne.n	8005b3a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f06f 0204 	mvn.w	r2, #4
 8005b0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2202      	movs	r2, #2
 8005b10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	699b      	ldr	r3, [r3, #24]
 8005b18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d003      	beq.n	8005b28 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f000 f9ef 	bl	8005f04 <HAL_TIM_IC_CaptureCallback>
 8005b26:	e005      	b.n	8005b34 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f000 f9e1 	bl	8005ef0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 f9f2 	bl	8005f18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	f003 0308 	and.w	r3, r3, #8
 8005b44:	2b08      	cmp	r3, #8
 8005b46:	d122      	bne.n	8005b8e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	f003 0308 	and.w	r3, r3, #8
 8005b52:	2b08      	cmp	r3, #8
 8005b54:	d11b      	bne.n	8005b8e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f06f 0208 	mvn.w	r2, #8
 8005b5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2204      	movs	r2, #4
 8005b64:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	69db      	ldr	r3, [r3, #28]
 8005b6c:	f003 0303 	and.w	r3, r3, #3
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d003      	beq.n	8005b7c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f000 f9c5 	bl	8005f04 <HAL_TIM_IC_CaptureCallback>
 8005b7a:	e005      	b.n	8005b88 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b7c:	6878      	ldr	r0, [r7, #4]
 8005b7e:	f000 f9b7 	bl	8005ef0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f9c8 	bl	8005f18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	f003 0310 	and.w	r3, r3, #16
 8005b98:	2b10      	cmp	r3, #16
 8005b9a:	d122      	bne.n	8005be2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	f003 0310 	and.w	r3, r3, #16
 8005ba6:	2b10      	cmp	r3, #16
 8005ba8:	d11b      	bne.n	8005be2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f06f 0210 	mvn.w	r2, #16
 8005bb2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2208      	movs	r2, #8
 8005bb8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	69db      	ldr	r3, [r3, #28]
 8005bc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d003      	beq.n	8005bd0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f000 f99b 	bl	8005f04 <HAL_TIM_IC_CaptureCallback>
 8005bce:	e005      	b.n	8005bdc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f000 f98d 	bl	8005ef0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 f99e 	bl	8005f18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	691b      	ldr	r3, [r3, #16]
 8005be8:	f003 0301 	and.w	r3, r3, #1
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d10e      	bne.n	8005c0e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	f003 0301 	and.w	r3, r3, #1
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d107      	bne.n	8005c0e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f06f 0201 	mvn.w	r2, #1
 8005c06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f7fb ffeb 	bl	8001be4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c18:	2b80      	cmp	r3, #128	; 0x80
 8005c1a:	d10e      	bne.n	8005c3a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c26:	2b80      	cmp	r3, #128	; 0x80
 8005c28:	d107      	bne.n	8005c3a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005c32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 fd19 	bl	800666c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c48:	d10e      	bne.n	8005c68 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c54:	2b80      	cmp	r3, #128	; 0x80
 8005c56:	d107      	bne.n	8005c68 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f000 fd0c 	bl	8006680 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c72:	2b40      	cmp	r3, #64	; 0x40
 8005c74:	d10e      	bne.n	8005c94 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c80:	2b40      	cmp	r3, #64	; 0x40
 8005c82:	d107      	bne.n	8005c94 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 f94c 	bl	8005f2c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	f003 0320 	and.w	r3, r3, #32
 8005c9e:	2b20      	cmp	r3, #32
 8005ca0:	d10e      	bne.n	8005cc0 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	f003 0320 	and.w	r3, r3, #32
 8005cac:	2b20      	cmp	r3, #32
 8005cae:	d107      	bne.n	8005cc0 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f06f 0220 	mvn.w	r2, #32
 8005cb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 fccc 	bl	8006658 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005cc0:	bf00      	nop
 8005cc2:	3708      	adds	r7, #8
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b086      	sub	sp, #24
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d101      	bne.n	8005ce6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ce2:	2302      	movs	r3, #2
 8005ce4:	e0ff      	b.n	8005ee6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2b14      	cmp	r3, #20
 8005cf2:	f200 80f0 	bhi.w	8005ed6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005cf6:	a201      	add	r2, pc, #4	; (adr r2, 8005cfc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cfc:	08005d51 	.word	0x08005d51
 8005d00:	08005ed7 	.word	0x08005ed7
 8005d04:	08005ed7 	.word	0x08005ed7
 8005d08:	08005ed7 	.word	0x08005ed7
 8005d0c:	08005d91 	.word	0x08005d91
 8005d10:	08005ed7 	.word	0x08005ed7
 8005d14:	08005ed7 	.word	0x08005ed7
 8005d18:	08005ed7 	.word	0x08005ed7
 8005d1c:	08005dd3 	.word	0x08005dd3
 8005d20:	08005ed7 	.word	0x08005ed7
 8005d24:	08005ed7 	.word	0x08005ed7
 8005d28:	08005ed7 	.word	0x08005ed7
 8005d2c:	08005e13 	.word	0x08005e13
 8005d30:	08005ed7 	.word	0x08005ed7
 8005d34:	08005ed7 	.word	0x08005ed7
 8005d38:	08005ed7 	.word	0x08005ed7
 8005d3c:	08005e55 	.word	0x08005e55
 8005d40:	08005ed7 	.word	0x08005ed7
 8005d44:	08005ed7 	.word	0x08005ed7
 8005d48:	08005ed7 	.word	0x08005ed7
 8005d4c:	08005e95 	.word	0x08005e95
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	68b9      	ldr	r1, [r7, #8]
 8005d56:	4618      	mov	r0, r3
 8005d58:	f000 f96a 	bl	8006030 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	699a      	ldr	r2, [r3, #24]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f042 0208 	orr.w	r2, r2, #8
 8005d6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	699a      	ldr	r2, [r3, #24]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f022 0204 	bic.w	r2, r2, #4
 8005d7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	6999      	ldr	r1, [r3, #24]
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	691a      	ldr	r2, [r3, #16]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	430a      	orrs	r2, r1
 8005d8c:	619a      	str	r2, [r3, #24]
      break;
 8005d8e:	e0a5      	b.n	8005edc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68b9      	ldr	r1, [r7, #8]
 8005d96:	4618      	mov	r0, r3
 8005d98:	f000 f9d0 	bl	800613c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	699a      	ldr	r2, [r3, #24]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005daa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	699a      	ldr	r2, [r3, #24]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	6999      	ldr	r1, [r3, #24]
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	021a      	lsls	r2, r3, #8
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	430a      	orrs	r2, r1
 8005dce:	619a      	str	r2, [r3, #24]
      break;
 8005dd0:	e084      	b.n	8005edc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68b9      	ldr	r1, [r7, #8]
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f000 fa2f 	bl	800623c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	69da      	ldr	r2, [r3, #28]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f042 0208 	orr.w	r2, r2, #8
 8005dec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	69da      	ldr	r2, [r3, #28]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f022 0204 	bic.w	r2, r2, #4
 8005dfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	69d9      	ldr	r1, [r3, #28]
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	691a      	ldr	r2, [r3, #16]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	430a      	orrs	r2, r1
 8005e0e:	61da      	str	r2, [r3, #28]
      break;
 8005e10:	e064      	b.n	8005edc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68b9      	ldr	r1, [r7, #8]
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f000 fa8d 	bl	8006338 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	69da      	ldr	r2, [r3, #28]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	69da      	ldr	r2, [r3, #28]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	69d9      	ldr	r1, [r3, #28]
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	691b      	ldr	r3, [r3, #16]
 8005e48:	021a      	lsls	r2, r3, #8
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	430a      	orrs	r2, r1
 8005e50:	61da      	str	r2, [r3, #28]
      break;
 8005e52:	e043      	b.n	8005edc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	68b9      	ldr	r1, [r7, #8]
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f000 fad0 	bl	8006400 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f042 0208 	orr.w	r2, r2, #8
 8005e6e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f022 0204 	bic.w	r2, r2, #4
 8005e7e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	691a      	ldr	r2, [r3, #16]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	430a      	orrs	r2, r1
 8005e90:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005e92:	e023      	b.n	8005edc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68b9      	ldr	r1, [r7, #8]
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f000 fb0e 	bl	80064bc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005eae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ebe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	021a      	lsls	r2, r3, #8
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	430a      	orrs	r2, r1
 8005ed2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005ed4:	e002      	b.n	8005edc <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	75fb      	strb	r3, [r7, #23]
      break;
 8005eda:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ee4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3718      	adds	r7, #24
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop

08005ef0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f0c:	bf00      	nop
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f34:	bf00      	nop
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr

08005f40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a32      	ldr	r2, [pc, #200]	; (800601c <TIM_Base_SetConfig+0xdc>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d007      	beq.n	8005f68 <TIM_Base_SetConfig+0x28>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f5e:	d003      	beq.n	8005f68 <TIM_Base_SetConfig+0x28>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a2f      	ldr	r2, [pc, #188]	; (8006020 <TIM_Base_SetConfig+0xe0>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d108      	bne.n	8005f7a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	68fa      	ldr	r2, [r7, #12]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a27      	ldr	r2, [pc, #156]	; (800601c <TIM_Base_SetConfig+0xdc>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d013      	beq.n	8005faa <TIM_Base_SetConfig+0x6a>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f88:	d00f      	beq.n	8005faa <TIM_Base_SetConfig+0x6a>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a24      	ldr	r2, [pc, #144]	; (8006020 <TIM_Base_SetConfig+0xe0>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d00b      	beq.n	8005faa <TIM_Base_SetConfig+0x6a>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a23      	ldr	r2, [pc, #140]	; (8006024 <TIM_Base_SetConfig+0xe4>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d007      	beq.n	8005faa <TIM_Base_SetConfig+0x6a>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a22      	ldr	r2, [pc, #136]	; (8006028 <TIM_Base_SetConfig+0xe8>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d003      	beq.n	8005faa <TIM_Base_SetConfig+0x6a>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a21      	ldr	r2, [pc, #132]	; (800602c <TIM_Base_SetConfig+0xec>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d108      	bne.n	8005fbc <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	689a      	ldr	r2, [r3, #8]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4a0e      	ldr	r2, [pc, #56]	; (800601c <TIM_Base_SetConfig+0xdc>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d00b      	beq.n	8006000 <TIM_Base_SetConfig+0xc0>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a0e      	ldr	r2, [pc, #56]	; (8006024 <TIM_Base_SetConfig+0xe4>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d007      	beq.n	8006000 <TIM_Base_SetConfig+0xc0>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a0d      	ldr	r2, [pc, #52]	; (8006028 <TIM_Base_SetConfig+0xe8>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d003      	beq.n	8006000 <TIM_Base_SetConfig+0xc0>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a0c      	ldr	r2, [pc, #48]	; (800602c <TIM_Base_SetConfig+0xec>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d103      	bne.n	8006008 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	691a      	ldr	r2, [r3, #16]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	615a      	str	r2, [r3, #20]
}
 800600e:	bf00      	nop
 8006010:	3714      	adds	r7, #20
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr
 800601a:	bf00      	nop
 800601c:	40012c00 	.word	0x40012c00
 8006020:	40000400 	.word	0x40000400
 8006024:	40014000 	.word	0x40014000
 8006028:	40014400 	.word	0x40014400
 800602c:	40014800 	.word	0x40014800

08006030 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006030:	b480      	push	{r7}
 8006032:	b087      	sub	sp, #28
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	f023 0201 	bic.w	r2, r3, #1
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	699b      	ldr	r3, [r3, #24]
 8006056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800605e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f023 0303 	bic.w	r3, r3, #3
 800606a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	4313      	orrs	r3, r2
 8006074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	f023 0302 	bic.w	r3, r3, #2
 800607c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	697a      	ldr	r2, [r7, #20]
 8006084:	4313      	orrs	r3, r2
 8006086:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4a28      	ldr	r2, [pc, #160]	; (800612c <TIM_OC1_SetConfig+0xfc>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d00b      	beq.n	80060a8 <TIM_OC1_SetConfig+0x78>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a27      	ldr	r2, [pc, #156]	; (8006130 <TIM_OC1_SetConfig+0x100>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d007      	beq.n	80060a8 <TIM_OC1_SetConfig+0x78>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a26      	ldr	r2, [pc, #152]	; (8006134 <TIM_OC1_SetConfig+0x104>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d003      	beq.n	80060a8 <TIM_OC1_SetConfig+0x78>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a25      	ldr	r2, [pc, #148]	; (8006138 <TIM_OC1_SetConfig+0x108>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d10c      	bne.n	80060c2 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	f023 0308 	bic.w	r3, r3, #8
 80060ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	697a      	ldr	r2, [r7, #20]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	f023 0304 	bic.w	r3, r3, #4
 80060c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a19      	ldr	r2, [pc, #100]	; (800612c <TIM_OC1_SetConfig+0xfc>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d00b      	beq.n	80060e2 <TIM_OC1_SetConfig+0xb2>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a18      	ldr	r2, [pc, #96]	; (8006130 <TIM_OC1_SetConfig+0x100>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d007      	beq.n	80060e2 <TIM_OC1_SetConfig+0xb2>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	4a17      	ldr	r2, [pc, #92]	; (8006134 <TIM_OC1_SetConfig+0x104>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d003      	beq.n	80060e2 <TIM_OC1_SetConfig+0xb2>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a16      	ldr	r2, [pc, #88]	; (8006138 <TIM_OC1_SetConfig+0x108>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d111      	bne.n	8006106 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	693a      	ldr	r2, [r7, #16]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	693a      	ldr	r2, [r7, #16]
 8006102:	4313      	orrs	r3, r2
 8006104:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	68fa      	ldr	r2, [r7, #12]
 8006110:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	685a      	ldr	r2, [r3, #4]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	697a      	ldr	r2, [r7, #20]
 800611e:	621a      	str	r2, [r3, #32]
}
 8006120:	bf00      	nop
 8006122:	371c      	adds	r7, #28
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr
 800612c:	40012c00 	.word	0x40012c00
 8006130:	40014000 	.word	0x40014000
 8006134:	40014400 	.word	0x40014400
 8006138:	40014800 	.word	0x40014800

0800613c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800613c:	b480      	push	{r7}
 800613e:	b087      	sub	sp, #28
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a1b      	ldr	r3, [r3, #32]
 800614a:	f023 0210 	bic.w	r2, r3, #16
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6a1b      	ldr	r3, [r3, #32]
 8006156:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	699b      	ldr	r3, [r3, #24]
 8006162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800616a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800616e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006176:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	021b      	lsls	r3, r3, #8
 800617e:	68fa      	ldr	r2, [r7, #12]
 8006180:	4313      	orrs	r3, r2
 8006182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	f023 0320 	bic.w	r3, r3, #32
 800618a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	011b      	lsls	r3, r3, #4
 8006192:	697a      	ldr	r2, [r7, #20]
 8006194:	4313      	orrs	r3, r2
 8006196:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	4a24      	ldr	r2, [pc, #144]	; (800622c <TIM_OC2_SetConfig+0xf0>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d10d      	bne.n	80061bc <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	011b      	lsls	r3, r3, #4
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	4a1b      	ldr	r2, [pc, #108]	; (800622c <TIM_OC2_SetConfig+0xf0>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d00b      	beq.n	80061dc <TIM_OC2_SetConfig+0xa0>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a1a      	ldr	r2, [pc, #104]	; (8006230 <TIM_OC2_SetConfig+0xf4>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d007      	beq.n	80061dc <TIM_OC2_SetConfig+0xa0>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a19      	ldr	r2, [pc, #100]	; (8006234 <TIM_OC2_SetConfig+0xf8>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d003      	beq.n	80061dc <TIM_OC2_SetConfig+0xa0>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a18      	ldr	r2, [pc, #96]	; (8006238 <TIM_OC2_SetConfig+0xfc>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d113      	bne.n	8006204 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061e2:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061ea:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	009b      	lsls	r3, r3, #2
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	699b      	ldr	r3, [r3, #24]
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	693a      	ldr	r2, [r7, #16]
 8006200:	4313      	orrs	r3, r2
 8006202:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	693a      	ldr	r2, [r7, #16]
 8006208:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	685a      	ldr	r2, [r3, #4]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	697a      	ldr	r2, [r7, #20]
 800621c:	621a      	str	r2, [r3, #32]
}
 800621e:	bf00      	nop
 8006220:	371c      	adds	r7, #28
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	40012c00 	.word	0x40012c00
 8006230:	40014000 	.word	0x40014000
 8006234:	40014400 	.word	0x40014400
 8006238:	40014800 	.word	0x40014800

0800623c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800623c:	b480      	push	{r7}
 800623e:	b087      	sub	sp, #28
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a1b      	ldr	r3, [r3, #32]
 800624a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a1b      	ldr	r3, [r3, #32]
 8006256:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	69db      	ldr	r3, [r3, #28]
 8006262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800626a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800626e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f023 0303 	bic.w	r3, r3, #3
 8006276:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68fa      	ldr	r2, [r7, #12]
 800627e:	4313      	orrs	r3, r2
 8006280:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006288:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	021b      	lsls	r3, r3, #8
 8006290:	697a      	ldr	r2, [r7, #20]
 8006292:	4313      	orrs	r3, r2
 8006294:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a23      	ldr	r2, [pc, #140]	; (8006328 <TIM_OC3_SetConfig+0xec>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d10d      	bne.n	80062ba <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80062a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	021b      	lsls	r3, r3, #8
 80062ac:	697a      	ldr	r2, [r7, #20]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80062b8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4a1a      	ldr	r2, [pc, #104]	; (8006328 <TIM_OC3_SetConfig+0xec>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d00b      	beq.n	80062da <TIM_OC3_SetConfig+0x9e>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a19      	ldr	r2, [pc, #100]	; (800632c <TIM_OC3_SetConfig+0xf0>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d007      	beq.n	80062da <TIM_OC3_SetConfig+0x9e>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4a18      	ldr	r2, [pc, #96]	; (8006330 <TIM_OC3_SetConfig+0xf4>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d003      	beq.n	80062da <TIM_OC3_SetConfig+0x9e>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a17      	ldr	r2, [pc, #92]	; (8006334 <TIM_OC3_SetConfig+0xf8>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d113      	bne.n	8006302 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80062e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	695b      	ldr	r3, [r3, #20]
 80062ee:	011b      	lsls	r3, r3, #4
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	699b      	ldr	r3, [r3, #24]
 80062fa:	011b      	lsls	r3, r3, #4
 80062fc:	693a      	ldr	r2, [r7, #16]
 80062fe:	4313      	orrs	r3, r2
 8006300:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	68fa      	ldr	r2, [r7, #12]
 800630c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	685a      	ldr	r2, [r3, #4]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	697a      	ldr	r2, [r7, #20]
 800631a:	621a      	str	r2, [r3, #32]
}
 800631c:	bf00      	nop
 800631e:	371c      	adds	r7, #28
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr
 8006328:	40012c00 	.word	0x40012c00
 800632c:	40014000 	.word	0x40014000
 8006330:	40014400 	.word	0x40014400
 8006334:	40014800 	.word	0x40014800

08006338 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006338:	b480      	push	{r7}
 800633a:	b087      	sub	sp, #28
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a1b      	ldr	r3, [r3, #32]
 8006346:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a1b      	ldr	r3, [r3, #32]
 8006352:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	69db      	ldr	r3, [r3, #28]
 800635e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006366:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800636a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006372:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	021b      	lsls	r3, r3, #8
 800637a:	68fa      	ldr	r2, [r7, #12]
 800637c:	4313      	orrs	r3, r2
 800637e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006386:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	031b      	lsls	r3, r3, #12
 800638e:	693a      	ldr	r2, [r7, #16]
 8006390:	4313      	orrs	r3, r2
 8006392:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	4a16      	ldr	r2, [pc, #88]	; (80063f0 <TIM_OC4_SetConfig+0xb8>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d00b      	beq.n	80063b4 <TIM_OC4_SetConfig+0x7c>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	4a15      	ldr	r2, [pc, #84]	; (80063f4 <TIM_OC4_SetConfig+0xbc>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d007      	beq.n	80063b4 <TIM_OC4_SetConfig+0x7c>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4a14      	ldr	r2, [pc, #80]	; (80063f8 <TIM_OC4_SetConfig+0xc0>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d003      	beq.n	80063b4 <TIM_OC4_SetConfig+0x7c>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	4a13      	ldr	r2, [pc, #76]	; (80063fc <TIM_OC4_SetConfig+0xc4>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d109      	bne.n	80063c8 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80063ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	695b      	ldr	r3, [r3, #20]
 80063c0:	019b      	lsls	r3, r3, #6
 80063c2:	697a      	ldr	r2, [r7, #20]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	697a      	ldr	r2, [r7, #20]
 80063cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	68fa      	ldr	r2, [r7, #12]
 80063d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	685a      	ldr	r2, [r3, #4]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	621a      	str	r2, [r3, #32]
}
 80063e2:	bf00      	nop
 80063e4:	371c      	adds	r7, #28
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	40012c00 	.word	0x40012c00
 80063f4:	40014000 	.word	0x40014000
 80063f8:	40014400 	.word	0x40014400
 80063fc:	40014800 	.word	0x40014800

08006400 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006400:	b480      	push	{r7}
 8006402:	b087      	sub	sp, #28
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
 8006408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6a1b      	ldr	r3, [r3, #32]
 800640e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a1b      	ldr	r3, [r3, #32]
 800641a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800642e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006432:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	68fa      	ldr	r2, [r7, #12]
 800643a:	4313      	orrs	r3, r2
 800643c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006444:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	041b      	lsls	r3, r3, #16
 800644c:	693a      	ldr	r2, [r7, #16]
 800644e:	4313      	orrs	r3, r2
 8006450:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a15      	ldr	r2, [pc, #84]	; (80064ac <TIM_OC5_SetConfig+0xac>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d00b      	beq.n	8006472 <TIM_OC5_SetConfig+0x72>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a14      	ldr	r2, [pc, #80]	; (80064b0 <TIM_OC5_SetConfig+0xb0>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d007      	beq.n	8006472 <TIM_OC5_SetConfig+0x72>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a13      	ldr	r2, [pc, #76]	; (80064b4 <TIM_OC5_SetConfig+0xb4>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d003      	beq.n	8006472 <TIM_OC5_SetConfig+0x72>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a12      	ldr	r2, [pc, #72]	; (80064b8 <TIM_OC5_SetConfig+0xb8>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d109      	bne.n	8006486 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006478:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	021b      	lsls	r3, r3, #8
 8006480:	697a      	ldr	r2, [r7, #20]
 8006482:	4313      	orrs	r3, r2
 8006484:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	697a      	ldr	r2, [r7, #20]
 800648a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	685a      	ldr	r2, [r3, #4]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	693a      	ldr	r2, [r7, #16]
 800649e:	621a      	str	r2, [r3, #32]
}
 80064a0:	bf00      	nop
 80064a2:	371c      	adds	r7, #28
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr
 80064ac:	40012c00 	.word	0x40012c00
 80064b0:	40014000 	.word	0x40014000
 80064b4:	40014400 	.word	0x40014400
 80064b8:	40014800 	.word	0x40014800

080064bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80064bc:	b480      	push	{r7}
 80064be:	b087      	sub	sp, #28
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6a1b      	ldr	r3, [r3, #32]
 80064ca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80064ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	021b      	lsls	r3, r3, #8
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006502:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	051b      	lsls	r3, r3, #20
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	4313      	orrs	r3, r2
 800650e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a16      	ldr	r2, [pc, #88]	; (800656c <TIM_OC6_SetConfig+0xb0>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d00b      	beq.n	8006530 <TIM_OC6_SetConfig+0x74>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a15      	ldr	r2, [pc, #84]	; (8006570 <TIM_OC6_SetConfig+0xb4>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d007      	beq.n	8006530 <TIM_OC6_SetConfig+0x74>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a14      	ldr	r2, [pc, #80]	; (8006574 <TIM_OC6_SetConfig+0xb8>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d003      	beq.n	8006530 <TIM_OC6_SetConfig+0x74>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a13      	ldr	r2, [pc, #76]	; (8006578 <TIM_OC6_SetConfig+0xbc>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d109      	bne.n	8006544 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006536:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	695b      	ldr	r3, [r3, #20]
 800653c:	029b      	lsls	r3, r3, #10
 800653e:	697a      	ldr	r2, [r7, #20]
 8006540:	4313      	orrs	r3, r2
 8006542:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	697a      	ldr	r2, [r7, #20]
 8006548:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	685a      	ldr	r2, [r3, #4]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	621a      	str	r2, [r3, #32]
}
 800655e:	bf00      	nop
 8006560:	371c      	adds	r7, #28
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	40012c00 	.word	0x40012c00
 8006570:	40014000 	.word	0x40014000
 8006574:	40014400 	.word	0x40014400
 8006578:	40014800 	.word	0x40014800

0800657c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800657c:	b480      	push	{r7}
 800657e:	b085      	sub	sp, #20
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800658c:	2b01      	cmp	r3, #1
 800658e:	d101      	bne.n	8006594 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006590:	2302      	movs	r3, #2
 8006592:	e054      	b.n	800663e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2202      	movs	r2, #2
 80065a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a24      	ldr	r2, [pc, #144]	; (800664c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d108      	bne.n	80065d0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80065c4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	68fa      	ldr	r2, [r7, #12]
 80065cc:	4313      	orrs	r3, r2
 80065ce:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	4313      	orrs	r3, r2
 80065e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a17      	ldr	r2, [pc, #92]	; (800664c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d00e      	beq.n	8006612 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065fc:	d009      	beq.n	8006612 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a13      	ldr	r2, [pc, #76]	; (8006650 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d004      	beq.n	8006612 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a11      	ldr	r2, [pc, #68]	; (8006654 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d10c      	bne.n	800662c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006618:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	68ba      	ldr	r2, [r7, #8]
 8006620:	4313      	orrs	r3, r2
 8006622:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68ba      	ldr	r2, [r7, #8]
 800662a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3714      	adds	r7, #20
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr
 800664a:	bf00      	nop
 800664c:	40012c00 	.word	0x40012c00
 8006650:	40000400 	.word	0x40000400
 8006654:	40014000 	.word	0x40014000

08006658 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006688:	bf00      	nop
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr

08006694 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b082      	sub	sp, #8
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d101      	bne.n	80066a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e040      	b.n	8006728 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d106      	bne.n	80066bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f7fb fef4 	bl	80024a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2224      	movs	r2, #36	; 0x24
 80066c0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f022 0201 	bic.w	r2, r2, #1
 80066d0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 fb82 	bl	8006ddc <UART_SetConfig>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d101      	bne.n	80066e2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e022      	b.n	8006728 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d002      	beq.n	80066f0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 fcac 	bl	8007048 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	685a      	ldr	r2, [r3, #4]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80066fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	689a      	ldr	r2, [r3, #8]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800670e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f042 0201 	orr.w	r2, r2, #1
 800671e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f000 fd33 	bl	800718c <UART_CheckIdleState>
 8006726:	4603      	mov	r3, r0
}
 8006728:	4618      	mov	r0, r3
 800672a:	3708      	adds	r7, #8
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b08a      	sub	sp, #40	; 0x28
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	4613      	mov	r3, r2
 800673c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006742:	2b20      	cmp	r3, #32
 8006744:	d13d      	bne.n	80067c2 <HAL_UART_Receive_DMA+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d002      	beq.n	8006752 <HAL_UART_Receive_DMA+0x22>
 800674c:	88fb      	ldrh	r3, [r7, #6]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d101      	bne.n	8006756 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e036      	b.n	80067c4 <HAL_UART_Receive_DMA+0x94>
    }

    __HAL_LOCK(huart);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800675c:	2b01      	cmp	r3, #1
 800675e:	d101      	bne.n	8006764 <HAL_UART_Receive_DMA+0x34>
 8006760:	2302      	movs	r3, #2
 8006762:	e02f      	b.n	80067c4 <HAL_UART_Receive_DMA+0x94>
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2200      	movs	r2, #0
 8006770:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800677c:	2b00      	cmp	r3, #0
 800677e:	d018      	beq.n	80067b2 <HAL_UART_Receive_DMA+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	e853 3f00 	ldrex	r3, [r3]
 800678c:	613b      	str	r3, [r7, #16]
   return(result);
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006794:	627b      	str	r3, [r7, #36]	; 0x24
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	461a      	mov	r2, r3
 800679c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800679e:	623b      	str	r3, [r7, #32]
 80067a0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a2:	69f9      	ldr	r1, [r7, #28]
 80067a4:	6a3a      	ldr	r2, [r7, #32]
 80067a6:	e841 2300 	strex	r3, r2, [r1]
 80067aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80067ac:	69bb      	ldr	r3, [r7, #24]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1e6      	bne.n	8006780 <HAL_UART_Receive_DMA+0x50>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80067b2:	88fb      	ldrh	r3, [r7, #6]
 80067b4:	461a      	mov	r2, r3
 80067b6:	68b9      	ldr	r1, [r7, #8]
 80067b8:	68f8      	ldr	r0, [r7, #12]
 80067ba:	f000 fdf5 	bl	80073a8 <UART_Start_Receive_DMA>
 80067be:	4603      	mov	r3, r0
 80067c0:	e000      	b.n	80067c4 <HAL_UART_Receive_DMA+0x94>
  }
  else
  {
    return HAL_BUSY;
 80067c2:	2302      	movs	r3, #2
  }
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3728      	adds	r7, #40	; 0x28
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b0ba      	sub	sp, #232	; 0xe8
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	69db      	ldr	r3, [r3, #28]
 80067da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80067f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80067f6:	f640 030f 	movw	r3, #2063	; 0x80f
 80067fa:	4013      	ands	r3, r2
 80067fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006800:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006804:	2b00      	cmp	r3, #0
 8006806:	d115      	bne.n	8006834 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800680c:	f003 0320 	and.w	r3, r3, #32
 8006810:	2b00      	cmp	r3, #0
 8006812:	d00f      	beq.n	8006834 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006818:	f003 0320 	and.w	r3, r3, #32
 800681c:	2b00      	cmp	r3, #0
 800681e:	d009      	beq.n	8006834 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006824:	2b00      	cmp	r3, #0
 8006826:	f000 82a3 	beq.w	8006d70 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	4798      	blx	r3
      }
      return;
 8006832:	e29d      	b.n	8006d70 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006834:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 8117 	beq.w	8006a6c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800683e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006842:	f003 0301 	and.w	r3, r3, #1
 8006846:	2b00      	cmp	r3, #0
 8006848:	d106      	bne.n	8006858 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800684a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800684e:	4b85      	ldr	r3, [pc, #532]	; (8006a64 <HAL_UART_IRQHandler+0x298>)
 8006850:	4013      	ands	r3, r2
 8006852:	2b00      	cmp	r3, #0
 8006854:	f000 810a 	beq.w	8006a6c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800685c:	f003 0301 	and.w	r3, r3, #1
 8006860:	2b00      	cmp	r3, #0
 8006862:	d011      	beq.n	8006888 <HAL_UART_IRQHandler+0xbc>
 8006864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800686c:	2b00      	cmp	r3, #0
 800686e:	d00b      	beq.n	8006888 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2201      	movs	r2, #1
 8006876:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800687e:	f043 0201 	orr.w	r2, r3, #1
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800688c:	f003 0302 	and.w	r3, r3, #2
 8006890:	2b00      	cmp	r3, #0
 8006892:	d011      	beq.n	80068b8 <HAL_UART_IRQHandler+0xec>
 8006894:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006898:	f003 0301 	and.w	r3, r3, #1
 800689c:	2b00      	cmp	r3, #0
 800689e:	d00b      	beq.n	80068b8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	2202      	movs	r2, #2
 80068a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80068ae:	f043 0204 	orr.w	r2, r3, #4
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068bc:	f003 0304 	and.w	r3, r3, #4
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d011      	beq.n	80068e8 <HAL_UART_IRQHandler+0x11c>
 80068c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068c8:	f003 0301 	and.w	r3, r3, #1
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d00b      	beq.n	80068e8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2204      	movs	r2, #4
 80068d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80068de:	f043 0202 	orr.w	r2, r3, #2
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80068e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068ec:	f003 0308 	and.w	r3, r3, #8
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d017      	beq.n	8006924 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068f8:	f003 0320 	and.w	r3, r3, #32
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d105      	bne.n	800690c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006900:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006904:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006908:	2b00      	cmp	r3, #0
 800690a:	d00b      	beq.n	8006924 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	2208      	movs	r2, #8
 8006912:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800691a:	f043 0208 	orr.w	r2, r3, #8
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006924:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006928:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800692c:	2b00      	cmp	r3, #0
 800692e:	d012      	beq.n	8006956 <HAL_UART_IRQHandler+0x18a>
 8006930:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006934:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006938:	2b00      	cmp	r3, #0
 800693a:	d00c      	beq.n	8006956 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006944:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800694c:	f043 0220 	orr.w	r2, r3, #32
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800695c:	2b00      	cmp	r3, #0
 800695e:	f000 8209 	beq.w	8006d74 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006966:	f003 0320 	and.w	r3, r3, #32
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00d      	beq.n	800698a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800696e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006972:	f003 0320 	and.w	r3, r3, #32
 8006976:	2b00      	cmp	r3, #0
 8006978:	d007      	beq.n	800698a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800697e:	2b00      	cmp	r3, #0
 8006980:	d003      	beq.n	800698a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006990:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800699e:	2b40      	cmp	r3, #64	; 0x40
 80069a0:	d005      	beq.n	80069ae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80069a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80069a6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d04f      	beq.n	8006a4e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 fdc2 	bl	8007538 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069be:	2b40      	cmp	r3, #64	; 0x40
 80069c0:	d141      	bne.n	8006a46 <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	3308      	adds	r3, #8
 80069c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80069d0:	e853 3f00 	ldrex	r3, [r3]
 80069d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80069d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	3308      	adds	r3, #8
 80069ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80069ee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80069f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80069fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80069fe:	e841 2300 	strex	r3, r2, [r1]
 8006a02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006a06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d1d9      	bne.n	80069c2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d013      	beq.n	8006a3e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a1a:	4a13      	ldr	r2, [pc, #76]	; (8006a68 <HAL_UART_IRQHandler+0x29c>)
 8006a1c:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a22:	4618      	mov	r0, r3
 8006a24:	f7fd f961 	bl	8003cea <HAL_DMA_Abort_IT>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d017      	beq.n	8006a5e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006a38:	4610      	mov	r0, r2
 8006a3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a3c:	e00f      	b.n	8006a5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 f9b6 	bl	8006db0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a44:	e00b      	b.n	8006a5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f000 f9b2 	bl	8006db0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a4c:	e007      	b.n	8006a5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 f9ae 	bl	8006db0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006a5c:	e18a      	b.n	8006d74 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a5e:	bf00      	nop
    return;
 8006a60:	e188      	b.n	8006d74 <HAL_UART_IRQHandler+0x5a8>
 8006a62:	bf00      	nop
 8006a64:	04000120 	.word	0x04000120
 8006a68:	080077d1 	.word	0x080077d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	f040 8143 	bne.w	8006cfc <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a7a:	f003 0310 	and.w	r3, r3, #16
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	f000 813c 	beq.w	8006cfc <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a88:	f003 0310 	and.w	r3, r3, #16
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f000 8135 	beq.w	8006cfc <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2210      	movs	r2, #16
 8006a98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aa4:	2b40      	cmp	r3, #64	; 0x40
 8006aa6:	f040 80b1 	bne.w	8006c0c <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ab6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	f000 815c 	beq.w	8006d78 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006ac6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006aca:	429a      	cmp	r2, r3
 8006acc:	f080 8154 	bcs.w	8006d78 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006ad6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	2b20      	cmp	r3, #32
 8006ae2:	f000 8085 	beq.w	8006bf0 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006af2:	e853 3f00 	ldrex	r3, [r3]
 8006af6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006afa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006afe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b02:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006b10:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006b14:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b18:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006b1c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006b20:	e841 2300 	strex	r3, r2, [r1]
 8006b24:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006b28:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d1da      	bne.n	8006ae6 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	3308      	adds	r3, #8
 8006b36:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b38:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b3a:	e853 3f00 	ldrex	r3, [r3]
 8006b3e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006b40:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b42:	f023 0301 	bic.w	r3, r3, #1
 8006b46:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	3308      	adds	r3, #8
 8006b50:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006b54:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006b58:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006b5c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006b60:	e841 2300 	strex	r3, r2, [r1]
 8006b64:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006b66:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1e1      	bne.n	8006b30 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	3308      	adds	r3, #8
 8006b72:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b74:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b76:	e853 3f00 	ldrex	r3, [r3]
 8006b7a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006b7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	3308      	adds	r3, #8
 8006b8c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006b90:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006b92:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b94:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006b96:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006b98:	e841 2300 	strex	r3, r2, [r1]
 8006b9c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006b9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d1e3      	bne.n	8006b6c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2220      	movs	r2, #32
 8006ba8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bb8:	e853 3f00 	ldrex	r3, [r3]
 8006bbc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006bbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bc0:	f023 0310 	bic.w	r3, r3, #16
 8006bc4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	461a      	mov	r2, r3
 8006bce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006bd2:	65bb      	str	r3, [r7, #88]	; 0x58
 8006bd4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006bd8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006bda:	e841 2300 	strex	r3, r2, [r1]
 8006bde:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006be0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d1e4      	bne.n	8006bb0 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bea:	4618      	mov	r0, r3
 8006bec:	f7fd f844 	bl	8003c78 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	4619      	mov	r1, r3
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 f8dd 	bl	8006dc4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006c0a:	e0b5      	b.n	8006d78 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	1ad3      	subs	r3, r2, r3
 8006c1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	f000 80a7 	beq.w	8006d7c <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8006c2e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	f000 80a2 	beq.w	8006d7c <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c40:	e853 3f00 	ldrex	r3, [r3]
 8006c44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c4c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	461a      	mov	r2, r3
 8006c56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006c5a:	647b      	str	r3, [r7, #68]	; 0x44
 8006c5c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c62:	e841 2300 	strex	r3, r2, [r1]
 8006c66:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d1e4      	bne.n	8006c38 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	3308      	adds	r3, #8
 8006c74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c78:	e853 3f00 	ldrex	r3, [r3]
 8006c7c:	623b      	str	r3, [r7, #32]
   return(result);
 8006c7e:	6a3b      	ldr	r3, [r7, #32]
 8006c80:	f023 0301 	bic.w	r3, r3, #1
 8006c84:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	3308      	adds	r3, #8
 8006c8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006c92:	633a      	str	r2, [r7, #48]	; 0x30
 8006c94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c9a:	e841 2300 	strex	r3, r2, [r1]
 8006c9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d1e3      	bne.n	8006c6e <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2220      	movs	r2, #32
 8006caa:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	e853 3f00 	ldrex	r3, [r3]
 8006cc4:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f023 0310 	bic.w	r3, r3, #16
 8006ccc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006cda:	61fb      	str	r3, [r7, #28]
 8006cdc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cde:	69b9      	ldr	r1, [r7, #24]
 8006ce0:	69fa      	ldr	r2, [r7, #28]
 8006ce2:	e841 2300 	strex	r3, r2, [r1]
 8006ce6:	617b      	str	r3, [r7, #20]
   return(result);
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d1e4      	bne.n	8006cb8 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006cee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f000 f865 	bl	8006dc4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006cfa:	e03f      	b.n	8006d7c <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d00e      	beq.n	8006d26 <HAL_UART_IRQHandler+0x55a>
 8006d08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d008      	beq.n	8006d26 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006d1c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 fd96 	bl	8007850 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006d24:	e02d      	b.n	8006d82 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006d26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00e      	beq.n	8006d50 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006d32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d008      	beq.n	8006d50 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d01c      	beq.n	8006d80 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	4798      	blx	r3
    }
    return;
 8006d4e:	e017      	b.n	8006d80 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d012      	beq.n	8006d82 <HAL_UART_IRQHandler+0x5b6>
 8006d5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d00c      	beq.n	8006d82 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f000 fd47 	bl	80077fc <UART_EndTransmit_IT>
    return;
 8006d6e:	e008      	b.n	8006d82 <HAL_UART_IRQHandler+0x5b6>
      return;
 8006d70:	bf00      	nop
 8006d72:	e006      	b.n	8006d82 <HAL_UART_IRQHandler+0x5b6>
    return;
 8006d74:	bf00      	nop
 8006d76:	e004      	b.n	8006d82 <HAL_UART_IRQHandler+0x5b6>
      return;
 8006d78:	bf00      	nop
 8006d7a:	e002      	b.n	8006d82 <HAL_UART_IRQHandler+0x5b6>
      return;
 8006d7c:	bf00      	nop
 8006d7e:	e000      	b.n	8006d82 <HAL_UART_IRQHandler+0x5b6>
    return;
 8006d80:	bf00      	nop
  }

}
 8006d82:	37e8      	adds	r7, #232	; 0xe8
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006d90:	bf00      	nop
 8006d92:	370c      	adds	r7, #12
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr

08006d9c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006da4:	bf00      	nop
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b083      	sub	sp, #12
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006db8:	bf00      	nop
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	460b      	mov	r3, r1
 8006dce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006dd0:	bf00      	nop
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b088      	sub	sp, #32
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006de4:	2300      	movs	r3, #0
 8006de6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	689a      	ldr	r2, [r3, #8]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	691b      	ldr	r3, [r3, #16]
 8006df0:	431a      	orrs	r2, r3
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	695b      	ldr	r3, [r3, #20]
 8006df6:	431a      	orrs	r2, r3
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	69db      	ldr	r3, [r3, #28]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	4b8a      	ldr	r3, [pc, #552]	; (8007030 <UART_SetConfig+0x254>)
 8006e08:	4013      	ands	r3, r2
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	6812      	ldr	r2, [r2, #0]
 8006e0e:	6979      	ldr	r1, [r7, #20]
 8006e10:	430b      	orrs	r3, r1
 8006e12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	68da      	ldr	r2, [r3, #12]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	430a      	orrs	r2, r1
 8006e28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	699b      	ldr	r3, [r3, #24]
 8006e2e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6a1b      	ldr	r3, [r3, #32]
 8006e34:	697a      	ldr	r2, [r7, #20]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	697a      	ldr	r2, [r7, #20]
 8006e4a:	430a      	orrs	r2, r1
 8006e4c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a78      	ldr	r2, [pc, #480]	; (8007034 <UART_SetConfig+0x258>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d120      	bne.n	8006e9a <UART_SetConfig+0xbe>
 8006e58:	4b77      	ldr	r3, [pc, #476]	; (8007038 <UART_SetConfig+0x25c>)
 8006e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e5c:	f003 0303 	and.w	r3, r3, #3
 8006e60:	2b03      	cmp	r3, #3
 8006e62:	d817      	bhi.n	8006e94 <UART_SetConfig+0xb8>
 8006e64:	a201      	add	r2, pc, #4	; (adr r2, 8006e6c <UART_SetConfig+0x90>)
 8006e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e6a:	bf00      	nop
 8006e6c:	08006e7d 	.word	0x08006e7d
 8006e70:	08006e89 	.word	0x08006e89
 8006e74:	08006e8f 	.word	0x08006e8f
 8006e78:	08006e83 	.word	0x08006e83
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	77fb      	strb	r3, [r7, #31]
 8006e80:	e01d      	b.n	8006ebe <UART_SetConfig+0xe2>
 8006e82:	2302      	movs	r3, #2
 8006e84:	77fb      	strb	r3, [r7, #31]
 8006e86:	e01a      	b.n	8006ebe <UART_SetConfig+0xe2>
 8006e88:	2304      	movs	r3, #4
 8006e8a:	77fb      	strb	r3, [r7, #31]
 8006e8c:	e017      	b.n	8006ebe <UART_SetConfig+0xe2>
 8006e8e:	2308      	movs	r3, #8
 8006e90:	77fb      	strb	r3, [r7, #31]
 8006e92:	e014      	b.n	8006ebe <UART_SetConfig+0xe2>
 8006e94:	2310      	movs	r3, #16
 8006e96:	77fb      	strb	r3, [r7, #31]
 8006e98:	e011      	b.n	8006ebe <UART_SetConfig+0xe2>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a67      	ldr	r2, [pc, #412]	; (800703c <UART_SetConfig+0x260>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d102      	bne.n	8006eaa <UART_SetConfig+0xce>
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	77fb      	strb	r3, [r7, #31]
 8006ea8:	e009      	b.n	8006ebe <UART_SetConfig+0xe2>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a64      	ldr	r2, [pc, #400]	; (8007040 <UART_SetConfig+0x264>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d102      	bne.n	8006eba <UART_SetConfig+0xde>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	77fb      	strb	r3, [r7, #31]
 8006eb8:	e001      	b.n	8006ebe <UART_SetConfig+0xe2>
 8006eba:	2310      	movs	r3, #16
 8006ebc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	69db      	ldr	r3, [r3, #28]
 8006ec2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ec6:	d15b      	bne.n	8006f80 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8006ec8:	7ffb      	ldrb	r3, [r7, #31]
 8006eca:	2b08      	cmp	r3, #8
 8006ecc:	d827      	bhi.n	8006f1e <UART_SetConfig+0x142>
 8006ece:	a201      	add	r2, pc, #4	; (adr r2, 8006ed4 <UART_SetConfig+0xf8>)
 8006ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed4:	08006ef9 	.word	0x08006ef9
 8006ed8:	08006f01 	.word	0x08006f01
 8006edc:	08006f09 	.word	0x08006f09
 8006ee0:	08006f1f 	.word	0x08006f1f
 8006ee4:	08006f0f 	.word	0x08006f0f
 8006ee8:	08006f1f 	.word	0x08006f1f
 8006eec:	08006f1f 	.word	0x08006f1f
 8006ef0:	08006f1f 	.word	0x08006f1f
 8006ef4:	08006f17 	.word	0x08006f17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ef8:	f7fe faac 	bl	8005454 <HAL_RCC_GetPCLK1Freq>
 8006efc:	61b8      	str	r0, [r7, #24]
        break;
 8006efe:	e013      	b.n	8006f28 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f00:	f7fe faca 	bl	8005498 <HAL_RCC_GetPCLK2Freq>
 8006f04:	61b8      	str	r0, [r7, #24]
        break;
 8006f06:	e00f      	b.n	8006f28 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f08:	4b4e      	ldr	r3, [pc, #312]	; (8007044 <UART_SetConfig+0x268>)
 8006f0a:	61bb      	str	r3, [r7, #24]
        break;
 8006f0c:	e00c      	b.n	8006f28 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f0e:	f7fe fa29 	bl	8005364 <HAL_RCC_GetSysClockFreq>
 8006f12:	61b8      	str	r0, [r7, #24]
        break;
 8006f14:	e008      	b.n	8006f28 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f1a:	61bb      	str	r3, [r7, #24]
        break;
 8006f1c:	e004      	b.n	8006f28 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	77bb      	strb	r3, [r7, #30]
        break;
 8006f26:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f28:	69bb      	ldr	r3, [r7, #24]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d074      	beq.n	8007018 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f2e:	69bb      	ldr	r3, [r7, #24]
 8006f30:	005a      	lsls	r2, r3, #1
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	085b      	lsrs	r3, r3, #1
 8006f38:	441a      	add	r2, r3
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	2b0f      	cmp	r3, #15
 8006f4a:	d916      	bls.n	8006f7a <UART_SetConfig+0x19e>
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f52:	d212      	bcs.n	8006f7a <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	f023 030f 	bic.w	r3, r3, #15
 8006f5c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	085b      	lsrs	r3, r3, #1
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	f003 0307 	and.w	r3, r3, #7
 8006f68:	b29a      	uxth	r2, r3
 8006f6a:	89fb      	ldrh	r3, [r7, #14]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	89fa      	ldrh	r2, [r7, #14]
 8006f76:	60da      	str	r2, [r3, #12]
 8006f78:	e04e      	b.n	8007018 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	77bb      	strb	r3, [r7, #30]
 8006f7e:	e04b      	b.n	8007018 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f80:	7ffb      	ldrb	r3, [r7, #31]
 8006f82:	2b08      	cmp	r3, #8
 8006f84:	d827      	bhi.n	8006fd6 <UART_SetConfig+0x1fa>
 8006f86:	a201      	add	r2, pc, #4	; (adr r2, 8006f8c <UART_SetConfig+0x1b0>)
 8006f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f8c:	08006fb1 	.word	0x08006fb1
 8006f90:	08006fb9 	.word	0x08006fb9
 8006f94:	08006fc1 	.word	0x08006fc1
 8006f98:	08006fd7 	.word	0x08006fd7
 8006f9c:	08006fc7 	.word	0x08006fc7
 8006fa0:	08006fd7 	.word	0x08006fd7
 8006fa4:	08006fd7 	.word	0x08006fd7
 8006fa8:	08006fd7 	.word	0x08006fd7
 8006fac:	08006fcf 	.word	0x08006fcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fb0:	f7fe fa50 	bl	8005454 <HAL_RCC_GetPCLK1Freq>
 8006fb4:	61b8      	str	r0, [r7, #24]
        break;
 8006fb6:	e013      	b.n	8006fe0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fb8:	f7fe fa6e 	bl	8005498 <HAL_RCC_GetPCLK2Freq>
 8006fbc:	61b8      	str	r0, [r7, #24]
        break;
 8006fbe:	e00f      	b.n	8006fe0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fc0:	4b20      	ldr	r3, [pc, #128]	; (8007044 <UART_SetConfig+0x268>)
 8006fc2:	61bb      	str	r3, [r7, #24]
        break;
 8006fc4:	e00c      	b.n	8006fe0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fc6:	f7fe f9cd 	bl	8005364 <HAL_RCC_GetSysClockFreq>
 8006fca:	61b8      	str	r0, [r7, #24]
        break;
 8006fcc:	e008      	b.n	8006fe0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fd2:	61bb      	str	r3, [r7, #24]
        break;
 8006fd4:	e004      	b.n	8006fe0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	77bb      	strb	r3, [r7, #30]
        break;
 8006fde:	bf00      	nop
    }

    if (pclk != 0U)
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d018      	beq.n	8007018 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	085a      	lsrs	r2, r3, #1
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	441a      	add	r2, r3
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ff8:	b29b      	uxth	r3, r3
 8006ffa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	2b0f      	cmp	r3, #15
 8007000:	d908      	bls.n	8007014 <UART_SetConfig+0x238>
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007008:	d204      	bcs.n	8007014 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	693a      	ldr	r2, [r7, #16]
 8007010:	60da      	str	r2, [r3, #12]
 8007012:	e001      	b.n	8007018 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2200      	movs	r2, #0
 8007022:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007024:	7fbb      	ldrb	r3, [r7, #30]
}
 8007026:	4618      	mov	r0, r3
 8007028:	3720      	adds	r7, #32
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop
 8007030:	efff69f3 	.word	0xefff69f3
 8007034:	40013800 	.word	0x40013800
 8007038:	40021000 	.word	0x40021000
 800703c:	40004400 	.word	0x40004400
 8007040:	40004800 	.word	0x40004800
 8007044:	007a1200 	.word	0x007a1200

08007048 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007054:	f003 0301 	and.w	r3, r3, #1
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00a      	beq.n	8007072 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	430a      	orrs	r2, r1
 8007070:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007076:	f003 0302 	and.w	r3, r3, #2
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00a      	beq.n	8007094 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	430a      	orrs	r2, r1
 8007092:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007098:	f003 0304 	and.w	r3, r3, #4
 800709c:	2b00      	cmp	r3, #0
 800709e:	d00a      	beq.n	80070b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	430a      	orrs	r2, r1
 80070b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ba:	f003 0308 	and.w	r3, r3, #8
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d00a      	beq.n	80070d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	430a      	orrs	r2, r1
 80070d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070dc:	f003 0310 	and.w	r3, r3, #16
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d00a      	beq.n	80070fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	689b      	ldr	r3, [r3, #8]
 80070ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	430a      	orrs	r2, r1
 80070f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070fe:	f003 0320 	and.w	r3, r3, #32
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00a      	beq.n	800711c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	430a      	orrs	r2, r1
 800711a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007124:	2b00      	cmp	r3, #0
 8007126:	d01a      	beq.n	800715e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	430a      	orrs	r2, r1
 800713c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007142:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007146:	d10a      	bne.n	800715e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	430a      	orrs	r2, r1
 800715c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007166:	2b00      	cmp	r3, #0
 8007168:	d00a      	beq.n	8007180 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	430a      	orrs	r2, r1
 800717e:	605a      	str	r2, [r3, #4]
  }
}
 8007180:	bf00      	nop
 8007182:	370c      	adds	r7, #12
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b086      	sub	sp, #24
 8007190:	af02      	add	r7, sp, #8
 8007192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2200      	movs	r2, #0
 8007198:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800719c:	f7fb faca 	bl	8002734 <HAL_GetTick>
 80071a0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 0308 	and.w	r3, r3, #8
 80071ac:	2b08      	cmp	r3, #8
 80071ae:	d10e      	bne.n	80071ce <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80071b4:	9300      	str	r3, [sp, #0]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 f82d 	bl	800721e <UART_WaitOnFlagUntilTimeout>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d001      	beq.n	80071ce <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071ca:	2303      	movs	r3, #3
 80071cc:	e023      	b.n	8007216 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f003 0304 	and.w	r3, r3, #4
 80071d8:	2b04      	cmp	r3, #4
 80071da:	d10e      	bne.n	80071fa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2200      	movs	r2, #0
 80071e6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f000 f817 	bl	800721e <UART_WaitOnFlagUntilTimeout>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d001      	beq.n	80071fa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071f6:	2303      	movs	r3, #3
 80071f8:	e00d      	b.n	8007216 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2220      	movs	r2, #32
 80071fe:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2220      	movs	r2, #32
 8007204:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007214:	2300      	movs	r3, #0
}
 8007216:	4618      	mov	r0, r3
 8007218:	3710      	adds	r7, #16
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}

0800721e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800721e:	b580      	push	{r7, lr}
 8007220:	b09c      	sub	sp, #112	; 0x70
 8007222:	af00      	add	r7, sp, #0
 8007224:	60f8      	str	r0, [r7, #12]
 8007226:	60b9      	str	r1, [r7, #8]
 8007228:	603b      	str	r3, [r7, #0]
 800722a:	4613      	mov	r3, r2
 800722c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800722e:	e0a5      	b.n	800737c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007230:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007236:	f000 80a1 	beq.w	800737c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800723a:	f7fb fa7b 	bl	8002734 <HAL_GetTick>
 800723e:	4602      	mov	r2, r0
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	1ad3      	subs	r3, r2, r3
 8007244:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007246:	429a      	cmp	r2, r3
 8007248:	d302      	bcc.n	8007250 <UART_WaitOnFlagUntilTimeout+0x32>
 800724a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800724c:	2b00      	cmp	r3, #0
 800724e:	d13e      	bne.n	80072ce <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007256:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007258:	e853 3f00 	ldrex	r3, [r3]
 800725c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800725e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007260:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007264:	667b      	str	r3, [r7, #100]	; 0x64
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	461a      	mov	r2, r3
 800726c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800726e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007270:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007272:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007274:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007276:	e841 2300 	strex	r3, r2, [r1]
 800727a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800727c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1e6      	bne.n	8007250 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	3308      	adds	r3, #8
 8007288:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800728c:	e853 3f00 	ldrex	r3, [r3]
 8007290:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007294:	f023 0301 	bic.w	r3, r3, #1
 8007298:	663b      	str	r3, [r7, #96]	; 0x60
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	3308      	adds	r3, #8
 80072a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80072a2:	64ba      	str	r2, [r7, #72]	; 0x48
 80072a4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80072a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80072aa:	e841 2300 	strex	r3, r2, [r1]
 80072ae:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80072b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1e5      	bne.n	8007282 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2220      	movs	r2, #32
 80072ba:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2220      	movs	r2, #32
 80072c0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80072ca:	2303      	movs	r3, #3
 80072cc:	e067      	b.n	800739e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f003 0304 	and.w	r3, r3, #4
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d04f      	beq.n	800737c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	69db      	ldr	r3, [r3, #28]
 80072e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80072e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072ea:	d147      	bne.n	800737c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80072f4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072fe:	e853 3f00 	ldrex	r3, [r3]
 8007302:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007306:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800730a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	461a      	mov	r2, r3
 8007312:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007314:	637b      	str	r3, [r7, #52]	; 0x34
 8007316:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007318:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800731a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800731c:	e841 2300 	strex	r3, r2, [r1]
 8007320:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007324:	2b00      	cmp	r3, #0
 8007326:	d1e6      	bne.n	80072f6 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	3308      	adds	r3, #8
 800732e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	e853 3f00 	ldrex	r3, [r3]
 8007336:	613b      	str	r3, [r7, #16]
   return(result);
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	f023 0301 	bic.w	r3, r3, #1
 800733e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	3308      	adds	r3, #8
 8007346:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007348:	623a      	str	r2, [r7, #32]
 800734a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800734c:	69f9      	ldr	r1, [r7, #28]
 800734e:	6a3a      	ldr	r2, [r7, #32]
 8007350:	e841 2300 	strex	r3, r2, [r1]
 8007354:	61bb      	str	r3, [r7, #24]
   return(result);
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d1e5      	bne.n	8007328 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2220      	movs	r2, #32
 8007360:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2220      	movs	r2, #32
 8007366:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2220      	movs	r2, #32
 800736c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007378:	2303      	movs	r3, #3
 800737a:	e010      	b.n	800739e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	69da      	ldr	r2, [r3, #28]
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	4013      	ands	r3, r2
 8007386:	68ba      	ldr	r2, [r7, #8]
 8007388:	429a      	cmp	r2, r3
 800738a:	bf0c      	ite	eq
 800738c:	2301      	moveq	r3, #1
 800738e:	2300      	movne	r3, #0
 8007390:	b2db      	uxtb	r3, r3
 8007392:	461a      	mov	r2, r3
 8007394:	79fb      	ldrb	r3, [r7, #7]
 8007396:	429a      	cmp	r2, r3
 8007398:	f43f af4a 	beq.w	8007230 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3770      	adds	r7, #112	; 0x70
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
	...

080073a8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b096      	sub	sp, #88	; 0x58
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	4613      	mov	r3, r2
 80073b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	88fa      	ldrh	r2, [r7, #6]
 80073c0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2222      	movs	r2, #34	; 0x22
 80073d0:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d02b      	beq.n	8007432 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073de:	4a40      	ldr	r2, [pc, #256]	; (80074e0 <UART_Start_Receive_DMA+0x138>)
 80073e0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073e6:	4a3f      	ldr	r2, [pc, #252]	; (80074e4 <UART_Start_Receive_DMA+0x13c>)
 80073e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ee:	4a3e      	ldr	r2, [pc, #248]	; (80074e8 <UART_Start_Receive_DMA+0x140>)
 80073f0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073f6:	2200      	movs	r2, #0
 80073f8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	3324      	adds	r3, #36	; 0x24
 8007404:	4619      	mov	r1, r3
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800740a:	461a      	mov	r2, r3
 800740c:	88fb      	ldrh	r3, [r7, #6]
 800740e:	f7fc fbd4 	bl	8003bba <HAL_DMA_Start_IT>
 8007412:	4603      	mov	r3, r0
 8007414:	2b00      	cmp	r3, #0
 8007416:	d00c      	beq.n	8007432 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2210      	movs	r2, #16
 800741c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2220      	movs	r2, #32
 800742c:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 800742e:	2301      	movs	r3, #1
 8007430:	e051      	b.n	80074d6 <UART_Start_Receive_DMA+0x12e>
    }
  }
  __HAL_UNLOCK(huart);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2200      	movs	r2, #0
 8007436:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007440:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007442:	e853 3f00 	ldrex	r3, [r3]
 8007446:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800744a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800744e:	657b      	str	r3, [r7, #84]	; 0x54
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	461a      	mov	r2, r3
 8007456:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007458:	64bb      	str	r3, [r7, #72]	; 0x48
 800745a:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800745e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007460:	e841 2300 	strex	r3, r2, [r1]
 8007464:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007466:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007468:	2b00      	cmp	r3, #0
 800746a:	d1e6      	bne.n	800743a <UART_Start_Receive_DMA+0x92>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	3308      	adds	r3, #8
 8007472:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007476:	e853 3f00 	ldrex	r3, [r3]
 800747a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800747c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800747e:	f043 0301 	orr.w	r3, r3, #1
 8007482:	653b      	str	r3, [r7, #80]	; 0x50
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	3308      	adds	r3, #8
 800748a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800748c:	637a      	str	r2, [r7, #52]	; 0x34
 800748e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007490:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007492:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007494:	e841 2300 	strex	r3, r2, [r1]
 8007498:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800749a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800749c:	2b00      	cmp	r3, #0
 800749e:	d1e5      	bne.n	800746c <UART_Start_Receive_DMA+0xc4>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	3308      	adds	r3, #8
 80074a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	e853 3f00 	ldrex	r3, [r3]
 80074ae:	613b      	str	r3, [r7, #16]
   return(result);
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	3308      	adds	r3, #8
 80074be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80074c0:	623a      	str	r2, [r7, #32]
 80074c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c4:	69f9      	ldr	r1, [r7, #28]
 80074c6:	6a3a      	ldr	r2, [r7, #32]
 80074c8:	e841 2300 	strex	r3, r2, [r1]
 80074cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80074ce:	69bb      	ldr	r3, [r7, #24]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d1e5      	bne.n	80074a0 <UART_Start_Receive_DMA+0xf8>

  return HAL_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3758      	adds	r7, #88	; 0x58
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	080075ff 	.word	0x080075ff
 80074e4:	0800771d 	.word	0x0800771d
 80074e8:	08007755 	.word	0x08007755

080074ec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b089      	sub	sp, #36	; 0x24
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	e853 3f00 	ldrex	r3, [r3]
 8007500:	60bb      	str	r3, [r7, #8]
   return(result);
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007508:	61fb      	str	r3, [r7, #28]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	461a      	mov	r2, r3
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	61bb      	str	r3, [r7, #24]
 8007514:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007516:	6979      	ldr	r1, [r7, #20]
 8007518:	69ba      	ldr	r2, [r7, #24]
 800751a:	e841 2300 	strex	r3, r2, [r1]
 800751e:	613b      	str	r3, [r7, #16]
   return(result);
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d1e6      	bne.n	80074f4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2220      	movs	r2, #32
 800752a:	679a      	str	r2, [r3, #120]	; 0x78
}
 800752c:	bf00      	nop
 800752e:	3724      	adds	r7, #36	; 0x24
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr

08007538 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007538:	b480      	push	{r7}
 800753a:	b095      	sub	sp, #84	; 0x54
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007548:	e853 3f00 	ldrex	r3, [r3]
 800754c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800754e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007550:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007554:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	461a      	mov	r2, r3
 800755c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800755e:	643b      	str	r3, [r7, #64]	; 0x40
 8007560:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007562:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007564:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007566:	e841 2300 	strex	r3, r2, [r1]
 800756a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800756c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800756e:	2b00      	cmp	r3, #0
 8007570:	d1e6      	bne.n	8007540 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	3308      	adds	r3, #8
 8007578:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800757a:	6a3b      	ldr	r3, [r7, #32]
 800757c:	e853 3f00 	ldrex	r3, [r3]
 8007580:	61fb      	str	r3, [r7, #28]
   return(result);
 8007582:	69fb      	ldr	r3, [r7, #28]
 8007584:	f023 0301 	bic.w	r3, r3, #1
 8007588:	64bb      	str	r3, [r7, #72]	; 0x48
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	3308      	adds	r3, #8
 8007590:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007592:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007594:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007596:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007598:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800759a:	e841 2300 	strex	r3, r2, [r1]
 800759e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80075a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1e5      	bne.n	8007572 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075aa:	2b01      	cmp	r3, #1
 80075ac:	d118      	bne.n	80075e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	e853 3f00 	ldrex	r3, [r3]
 80075ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	f023 0310 	bic.w	r3, r3, #16
 80075c2:	647b      	str	r3, [r7, #68]	; 0x44
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	461a      	mov	r2, r3
 80075ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075cc:	61bb      	str	r3, [r7, #24]
 80075ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d0:	6979      	ldr	r1, [r7, #20]
 80075d2:	69ba      	ldr	r2, [r7, #24]
 80075d4:	e841 2300 	strex	r3, r2, [r1]
 80075d8:	613b      	str	r3, [r7, #16]
   return(result);
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d1e6      	bne.n	80075ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2220      	movs	r2, #32
 80075e4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2200      	movs	r2, #0
 80075ea:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2200      	movs	r2, #0
 80075f0:	665a      	str	r2, [r3, #100]	; 0x64
}
 80075f2:	bf00      	nop
 80075f4:	3754      	adds	r7, #84	; 0x54
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr

080075fe <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80075fe:	b580      	push	{r7, lr}
 8007600:	b09c      	sub	sp, #112	; 0x70
 8007602:	af00      	add	r7, sp, #0
 8007604:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800760a:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	699b      	ldr	r3, [r3, #24]
 8007610:	2b20      	cmp	r3, #32
 8007612:	d070      	beq.n	80076f6 <UART_DMAReceiveCplt+0xf8>
  {
    huart->RxXferCount = 0U;
 8007614:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007616:	2200      	movs	r2, #0
 8007618:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800761c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007622:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007624:	e853 3f00 	ldrex	r3, [r3]
 8007628:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800762a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800762c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007630:	66bb      	str	r3, [r7, #104]	; 0x68
 8007632:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	461a      	mov	r2, r3
 8007638:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800763a:	65bb      	str	r3, [r7, #88]	; 0x58
 800763c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800763e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007640:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007642:	e841 2300 	strex	r3, r2, [r1]
 8007646:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007648:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800764a:	2b00      	cmp	r3, #0
 800764c:	d1e6      	bne.n	800761c <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800764e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	3308      	adds	r3, #8
 8007654:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007658:	e853 3f00 	ldrex	r3, [r3]
 800765c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800765e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007660:	f023 0301 	bic.w	r3, r3, #1
 8007664:	667b      	str	r3, [r7, #100]	; 0x64
 8007666:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	3308      	adds	r3, #8
 800766c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800766e:	647a      	str	r2, [r7, #68]	; 0x44
 8007670:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007672:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007674:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007676:	e841 2300 	strex	r3, r2, [r1]
 800767a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800767c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800767e:	2b00      	cmp	r3, #0
 8007680:	d1e5      	bne.n	800764e <UART_DMAReceiveCplt+0x50>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007682:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	3308      	adds	r3, #8
 8007688:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800768c:	e853 3f00 	ldrex	r3, [r3]
 8007690:	623b      	str	r3, [r7, #32]
   return(result);
 8007692:	6a3b      	ldr	r3, [r7, #32]
 8007694:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007698:	663b      	str	r3, [r7, #96]	; 0x60
 800769a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	3308      	adds	r3, #8
 80076a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80076a2:	633a      	str	r2, [r7, #48]	; 0x30
 80076a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80076a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076aa:	e841 2300 	strex	r3, r2, [r1]
 80076ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80076b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d1e5      	bne.n	8007682 <UART_DMAReceiveCplt+0x84>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80076b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076b8:	2220      	movs	r2, #32
 80076ba:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d118      	bne.n	80076f6 <UART_DMAReceiveCplt+0xf8>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	e853 3f00 	ldrex	r3, [r3]
 80076d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f023 0310 	bic.w	r3, r3, #16
 80076d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	461a      	mov	r2, r3
 80076e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076e2:	61fb      	str	r3, [r7, #28]
 80076e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e6:	69b9      	ldr	r1, [r7, #24]
 80076e8:	69fa      	ldr	r2, [r7, #28]
 80076ea:	e841 2300 	strex	r3, r2, [r1]
 80076ee:	617b      	str	r3, [r7, #20]
   return(result);
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d1e6      	bne.n	80076c4 <UART_DMAReceiveCplt+0xc6>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d107      	bne.n	800770e <UART_DMAReceiveCplt+0x110>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007700:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007704:	4619      	mov	r1, r3
 8007706:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007708:	f7ff fb5c 	bl	8006dc4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800770c:	e002      	b.n	8007714 <UART_DMAReceiveCplt+0x116>
    HAL_UART_RxCpltCallback(huart);
 800770e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007710:	f7fa fa58 	bl	8001bc4 <HAL_UART_RxCpltCallback>
}
 8007714:	bf00      	nop
 8007716:	3770      	adds	r7, #112	; 0x70
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b084      	sub	sp, #16
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007728:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800772e:	2b01      	cmp	r3, #1
 8007730:	d109      	bne.n	8007746 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007738:	085b      	lsrs	r3, r3, #1
 800773a:	b29b      	uxth	r3, r3
 800773c:	4619      	mov	r1, r3
 800773e:	68f8      	ldr	r0, [r7, #12]
 8007740:	f7ff fb40 	bl	8006dc4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007744:	e002      	b.n	800774c <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8007746:	68f8      	ldr	r0, [r7, #12]
 8007748:	f7ff fb28 	bl	8006d9c <HAL_UART_RxHalfCpltCallback>
}
 800774c:	bf00      	nop
 800774e:	3710      	adds	r7, #16
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b086      	sub	sp, #24
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007760:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007766:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800776c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007778:	2b80      	cmp	r3, #128	; 0x80
 800777a:	d109      	bne.n	8007790 <UART_DMAError+0x3c>
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	2b21      	cmp	r3, #33	; 0x21
 8007780:	d106      	bne.n	8007790 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	2200      	movs	r2, #0
 8007786:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800778a:	6978      	ldr	r0, [r7, #20]
 800778c:	f7ff feae 	bl	80074ec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	689b      	ldr	r3, [r3, #8]
 8007796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800779a:	2b40      	cmp	r3, #64	; 0x40
 800779c:	d109      	bne.n	80077b2 <UART_DMAError+0x5e>
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2b22      	cmp	r3, #34	; 0x22
 80077a2:	d106      	bne.n	80077b2 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80077ac:	6978      	ldr	r0, [r7, #20]
 80077ae:	f7ff fec3 	bl	8007538 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80077b8:	f043 0210 	orr.w	r2, r3, #16
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077c2:	6978      	ldr	r0, [r7, #20]
 80077c4:	f7ff faf4 	bl	8006db0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077c8:	bf00      	nop
 80077ca:	3718      	adds	r7, #24
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2200      	movs	r2, #0
 80077ea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f7ff fade 	bl	8006db0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077f4:	bf00      	nop
 80077f6:	3710      	adds	r7, #16
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}

080077fc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b088      	sub	sp, #32
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	e853 3f00 	ldrex	r3, [r3]
 8007810:	60bb      	str	r3, [r7, #8]
   return(result);
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007818:	61fb      	str	r3, [r7, #28]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	461a      	mov	r2, r3
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	61bb      	str	r3, [r7, #24]
 8007824:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007826:	6979      	ldr	r1, [r7, #20]
 8007828:	69ba      	ldr	r2, [r7, #24]
 800782a:	e841 2300 	strex	r3, r2, [r1]
 800782e:	613b      	str	r3, [r7, #16]
   return(result);
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d1e6      	bne.n	8007804 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2220      	movs	r2, #32
 800783a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2200      	movs	r2, #0
 8007840:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f7ff faa0 	bl	8006d88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007848:	bf00      	nop
 800784a:	3720      	adds	r7, #32
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}

08007850 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007858:	bf00      	nop
 800785a:	370c      	adds	r7, #12
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr

08007864 <__libc_init_array>:
 8007864:	b570      	push	{r4, r5, r6, lr}
 8007866:	4d0d      	ldr	r5, [pc, #52]	; (800789c <__libc_init_array+0x38>)
 8007868:	4c0d      	ldr	r4, [pc, #52]	; (80078a0 <__libc_init_array+0x3c>)
 800786a:	1b64      	subs	r4, r4, r5
 800786c:	10a4      	asrs	r4, r4, #2
 800786e:	2600      	movs	r6, #0
 8007870:	42a6      	cmp	r6, r4
 8007872:	d109      	bne.n	8007888 <__libc_init_array+0x24>
 8007874:	4d0b      	ldr	r5, [pc, #44]	; (80078a4 <__libc_init_array+0x40>)
 8007876:	4c0c      	ldr	r4, [pc, #48]	; (80078a8 <__libc_init_array+0x44>)
 8007878:	f000 f820 	bl	80078bc <_init>
 800787c:	1b64      	subs	r4, r4, r5
 800787e:	10a4      	asrs	r4, r4, #2
 8007880:	2600      	movs	r6, #0
 8007882:	42a6      	cmp	r6, r4
 8007884:	d105      	bne.n	8007892 <__libc_init_array+0x2e>
 8007886:	bd70      	pop	{r4, r5, r6, pc}
 8007888:	f855 3b04 	ldr.w	r3, [r5], #4
 800788c:	4798      	blx	r3
 800788e:	3601      	adds	r6, #1
 8007890:	e7ee      	b.n	8007870 <__libc_init_array+0xc>
 8007892:	f855 3b04 	ldr.w	r3, [r5], #4
 8007896:	4798      	blx	r3
 8007898:	3601      	adds	r6, #1
 800789a:	e7f2      	b.n	8007882 <__libc_init_array+0x1e>
 800789c:	0800790c 	.word	0x0800790c
 80078a0:	0800790c 	.word	0x0800790c
 80078a4:	0800790c 	.word	0x0800790c
 80078a8:	08007910 	.word	0x08007910

080078ac <memset>:
 80078ac:	4402      	add	r2, r0
 80078ae:	4603      	mov	r3, r0
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d100      	bne.n	80078b6 <memset+0xa>
 80078b4:	4770      	bx	lr
 80078b6:	f803 1b01 	strb.w	r1, [r3], #1
 80078ba:	e7f9      	b.n	80078b0 <memset+0x4>

080078bc <_init>:
 80078bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078be:	bf00      	nop
 80078c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078c2:	bc08      	pop	{r3}
 80078c4:	469e      	mov	lr, r3
 80078c6:	4770      	bx	lr

080078c8 <_fini>:
 80078c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078ca:	bf00      	nop
 80078cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078ce:	bc08      	pop	{r3}
 80078d0:	469e      	mov	lr, r3
 80078d2:	4770      	bx	lr
