// Seed: 3769963710
module module_0 (
    output tri id_0,
    output wire id_1,
    output logic id_2,
    input wor id_3,
    output supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output tri id_8,
    input uwire id_9
);
  initial begin : LABEL_0
    id_2 = 1;
  end
  assign id_2 = id_9;
  logic id_11;
  ;
  logic id_12 = {1{id_12}};
  assign module_1.id_0 = 0;
  wire id_13;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri id_3,
    output tri0 id_4,
    output uwire id_5,
    output wor id_6,
    output uwire id_7,
    input tri1 id_8,
    output logic id_9,
    input wor id_10,
    input tri1 id_11,
    input tri0 id_12
);
  logic id_14;
  ;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_9,
      id_12,
      id_5,
      id_2,
      id_11,
      id_8,
      id_4,
      id_3
  );
  final begin : LABEL_0
    id_9 <= -1;
    id_14[-1 : 1'h0] <= id_8;
  end
  wire id_15;
  assign id_7 = -1 | !-1;
endmodule
