$date
	Fri Jul 05 03:07:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Test_tb $end
$var wire 1 ! valid_ref $end
$var wire 1 " valid $end
$var wire 1 # error_ref $end
$var wire 1 $ error $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' signal $end
$scope module uart_parity_odd_inst $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' signal $end
$var wire 1 " valid $end
$var wire 1 $ error $end
$var parameter 32 ( B1E $end
$var parameter 32 ) B1O $end
$var parameter 32 * B2E $end
$var parameter 32 + B2O $end
$var parameter 32 , B3E $end
$var parameter 32 - B3O $end
$var parameter 32 . B4E $end
$var parameter 32 / B4O $end
$var parameter 32 0 BREAK $end
$var parameter 32 1 IDLE $end
$var parameter 32 2 PE $end
$var parameter 32 3 PO $end
$var parameter 32 4 START $end
$var parameter 32 5 STOPE $end
$var parameter 32 6 STOPO $end
$var reg 16 7 state [15:0] $end
$var reg 16 8 state_next [15:0] $end
$upscope $end
$scope module uart_parity_odd_ref_inst $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' signal $end
$var wire 1 ! valid $end
$var wire 1 # error $end
$var parameter 32 9 BIT1_EVEN $end
$var parameter 32 : BIT1_ODD $end
$var parameter 32 ; BIT2_EVEN $end
$var parameter 32 < BIT2_ODD $end
$var parameter 32 = BIT3_EVEN $end
$var parameter 32 > BIT3_ODD $end
$var parameter 32 ? BIT4_EVEN $end
$var parameter 32 @ BIT4_ODD $end
$var parameter 32 A BREAK $end
$var parameter 32 B IDLE $end
$var parameter 32 C PAR_EVEN $end
$var parameter 32 D PAR_ODD $end
$var parameter 32 E START $end
$var parameter 32 F STP_EVEN $end
$var parameter 32 G STP_ODD $end
$var reg 4 H state [3:0] $end
$var reg 4 I state_next [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1110 G
b1101 F
b10 E
b1100 D
b1011 C
b1 B
b0 A
b1010 @
b1001 ?
b1000 >
b111 =
b110 <
b101 ;
b100 :
b11 9
b1110 6
b1101 5
b10 4
b1100 3
b1011 2
b1 1
b0 0
b1010 /
b110 .
b1001 -
b101 ,
b1000 +
b100 *
b111 )
b11 (
$end
#0
$dumpvars
b0 I
b0 H
b0 8
b0 7
0'
1&
1%
0$
0#
0"
0!
$end
#10
0%
#20
1%
#30
0%
#40
b1 H
b1 7
b1 8
b1 I
1%
1'
0&
#50
0%
#60
b10 H
b10 7
b11 8
b11 I
1%
0'
#70
0%
#80
b101 I
b11 H
b100 8
b11 7
1%
#90
0%
#100
b110 H
b1000 7
b1001 8
b111 I
1%
1'
#110
0%
#120
b0 H
b0 7
b0 8
b0 I
1%
1&
0'
#130
0%
#140
1%
#150
0%
#160
1%
0&
#170
0%
#180
b1 H
b1 7
b1 8
b1 I
1%
1'
#190
0%
#200
b10 H
b10 7
b11 8
b11 I
1%
0'
#210
0%
#220
b100 H
b111 7
b1000 8
b101 I
1%
1'
#230
0%
#240
b110 H
b100 7
b101 8
b1000 I
1%
0'
#250
0%
#260
b111 H
b1001 7
b1010 8
b1010 I
1%
1'
#270
0%
#280
b1001 H
b110 7
b1100 8
b1011 I
1%
0'
#290
0%
#300
b1100 H
b1011 7
b1101 8
b1110 I
1%
1'
#310
0%
#320
b0 H
b0 7
b0 8
b0 I
1%
0'
#330
0%
#340
1%
1&
#350
0%
#360
1%
#370
0%
#380
1%
0&
#390
0%
#400
b1 H
b1 7
b1 8
b1 I
1%
1'
#410
0%
#420
b10 H
b10 7
b11 8
b11 I
1%
0'
#430
0%
#440
b101 I
b11 H
b100 8
b11 7
1%
#450
0%
#460
b110 H
b1000 7
b1001 8
b111 I
1%
1'
#470
0%
#480
b1000 H
b101 7
b110 8
b1010 I
1%
0'
#490
0%
#500
b1100 I
b1010 H
b1100 8
b110 7
1%
#510
0%
#520
b0 I
b1100 H
b0 8
b1100 7
1%
#530
0%
#540
1!
b1110 H
1"
b1110 7
b1 8
b1 I
1%
1'
#550
0%
#560
0!
b1 H
0"
b1 7
1%
#570
0%
#580
1%
#590
0%
#600
1%
#610
0%
#620
b0 H
b0 7
b0 8
b0 I
1%
1&
0'
#630
0%
#640
1%
#650
0%
#660
1%
0&
#670
0%
#680
1%
#690
0%
#700
1%
#710
0%
#720
1%
#730
0%
#740
1%
