#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Dec  5 21:23:06 2022
# Process ID: 940139
# Current directory: /home/builder/6205_Project
# Command line: vivado
# Log file: /home/builder/6205_Project/vivado.log
# Journal file: /home/builder/6205_Project/vivado.jou
# Running On: EECS-DIGITAL-28, OS: Linux, CPU Frequency: 3700.000 MHz, CPU Physical cores: 4, Host memory: 8225 MB
#-----------------------------------------------------------
start_gui
set_param board.repoPaths {/home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store}
xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4:1.1]
create_project project_1 /home/builder/6205_Project/project_1 -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4:part0:1.1 [current_project]
add_files {/home/builder/6205_Project/src/top_level.sv /home/builder/6205_Project/src/crc32.sv /home/builder/6205_Project/src/firewall.sv /home/builder/6205_Project/src/matrix_loader.sv /home/builder/6205_Project/src/bitorder.sv /home/builder/6205_Project/src/fcs.sv /home/builder/6205_Project/src/ether_out.sv /home/builder/6205_Project/src/ether.sv /home/builder/6205_Project/src/aggregate.sv /home/builder/6205_Project/src/bitorder_out.sv /home/builder/6205_Project/src/seven_segment_controller.sv /home/builder/6205_Project/src/simple_dual_two_clocks.v /home/builder/6205_Project/src/matrix_compiler.sv}
add_files -fileset constrs_1 -norecurse /home/builder/6205_Project/xdc/top_level.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Algorithm {Minimum_Area} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 6
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/builder/6205_Project/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/builder/6205_Project/project_1/project_1.ip_user_files -ipstatic_source_dir /home/builder/6205_Project/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} CONFIG.RESET_BOARD_INTERFACE {reset} CONFIG.CLKOUT2_USED {true} CONFIG.PRIMARY_PORT {clk_100mhz} CONFIG.CLK_OUT1_PORT {eth_refclk} CONFIG.CLK_OUT2_PORT {inter_refclk} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 6
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/builder/6205_Project/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/builder/6205_Project/project_1/project_1.ip_user_files -ipstatic_source_dir /home/builder/6205_Project/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
set_property -dict [list CONFIG.USE_FREQ_SYNTH {true} CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.USE_MIN_POWER {false} CONFIG.USE_DYN_RECONFIG {false} CONFIG.CLKOUT3_USED {false} CONFIG.USE_SAFE_CLOCK_STARTUP {false} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.USE_LOCKED {false} CONFIG.LOCKED_PORT {locked} CONFIG.AXI_DRP {false} CONFIG.PHASE_DUTY_CONFIG {false} CONFIG.JITTER_SEL {No_Jitter} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
export_ip_user_files -of_objects  [get_files /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.RESET_BOARD_INTERFACE {reset} CONFIG.CLKOUT2_USED {true} CONFIG.PRIMARY_PORT {clk_100mhz} CONFIG.CLK_OUT1_PORT {eth_refclk} CONFIG.CLK_OUT2_PORT {inter_refclk} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 6
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files /home/builder/6205_Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory /home/builder/6205_Project/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/builder/6205_Project/project_1/project_1.ip_user_files -ipstatic_source_dir /home/builder/6205_Project/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/builder/6205_Project/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
file mkdir /home/builder/6205_Project/project_1/project_1.srcs/sources_1/new
close [ open /home/builder/6205_Project/src/xilinx_simple_dual_port_2_clock_ram.v w ]
add_files /home/builder/6205_Project/src/xilinx_simple_dual_port_2_clock_ram.v
update_compile_order -fileset sources_1
