INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_1/project_1/project_1.sim/sim_1/synth/func/xsim/tb_myip_v1_0_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply
INFO: [VRFC 10-311] analyzing module memory_RAM
INFO: [VRFC 10-311] analyzing module memory_RAM__parameterized0
INFO: [VRFC 10-311] analyzing module memory_RAM__parameterized1
INFO: [VRFC 10-311] analyzing module myip_v1_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_1/tb_myip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_myip_v1_0
