P "CDS_LMAN_SYM_OUTLINE" "-125,1900,1150,-100" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
L -125 1900 -125 -100 -1 0
L -125 1900 1150 1900 -1 0
L 1150 1900 1150 -100 -1 0
L -125 -100 1150 -100 -1 0
T 100 1942 0 0 32 0 0 1 0 13 0
xc7z015_1clg485c
L -175 1800 -125 1800 -1 0
C -175 1800 "F20" -200 1800 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DRST_B_502" -115 1800 0 0 24 0 0 0 0 0 1 0 0
L -175 1750 -125 1750 -1 0
C -175 1750 "D22" -200 1750 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ0_502" -115 1750 0 0 24 0 0 0 0 0 1 0 0
L -175 1700 -125 1700 -1 0
C -175 1700 "C20" -200 1700 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ1_502" -115 1700 0 0 24 0 0 0 0 0 1 0 0
L -175 1650 -125 1650 -1 0
C -175 1650 "B21" -200 1650 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ2_502" -115 1650 0 0 24 0 0 0 0 0 1 0 0
L -175 1600 -125 1600 -1 0
C -175 1600 "D20" -200 1600 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ3_502" -115 1600 0 0 24 0 0 0 0 0 1 0 0
L -175 1550 -125 1550 -1 0
C -175 1550 "B22" -200 1550 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DM0_502" -115 1550 0 0 24 0 0 0 0 0 1 0 0
L -175 1500 -125 1500 -1 0
C -175 1500 "C21" -200 1500 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_P0_502" -115 1500 0 0 24 0 0 0 0 0 1 0 0
L -175 1450 -125 1450 -1 0
C -175 1450 "D21" -200 1450 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_N0_502" -115 1450 0 0 24 0 0 0 0 0 1 0 0
L -175 1400 -125 1400 -1 0
C -175 1400 "E20" -200 1400 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ4_502" -115 1400 0 0 24 0 0 0 0 0 1 0 0
L -175 1350 -125 1350 -1 0
C -175 1350 "E22" -200 1350 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ5_502" -115 1350 0 0 24 0 0 0 0 0 1 0 0
L -175 1300 -125 1300 -1 0
C -175 1300 "F21" -200 1300 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ6_502" -115 1300 0 0 24 0 0 0 0 0 1 0 0
L -175 1250 -125 1250 -1 0
C -175 1250 "F22" -200 1250 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ7_502" -115 1250 0 0 24 0 0 0 0 0 1 0 0
L -175 1200 -125 1200 -1 0
C -175 1200 "G21" -200 1200 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ8_502" -115 1200 0 0 24 0 0 0 0 0 1 0 0
L -175 1150 -125 1150 -1 0
C -175 1150 "G22" -200 1150 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ9_502" -115 1150 0 0 24 0 0 0 0 0 1 0 0
L -175 1100 -125 1100 -1 0
C -175 1100 "L22" -200 1100 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ10_502" -115 1100 0 0 24 0 0 0 0 0 1 0 0
L -175 1050 -125 1050 -1 0
C -175 1050 "L21" -200 1050 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ11_502" -115 1050 0 0 24 0 0 0 0 0 1 0 0
L -175 1000 -125 1000 -1 0
C -175 1000 "H20" -200 1000 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DM1_502" -115 1000 0 0 24 0 0 0 0 0 1 0 0
L -175 950 -125 950 -1 0
C -175 950 "H21" -200 950 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_P1_502" -115 950 0 0 24 0 0 0 0 0 1 0 0
L -175 900 -125 900 -1 0
C -175 900 "J21" -200 900 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_N1_502" -115 900 0 0 24 0 0 0 0 0 1 0 0
L -175 850 -125 850 -1 0
C -175 850 "L20" -200 850 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ12_502" -115 850 0 0 24 0 0 0 0 0 1 0 0
L -175 800 -125 800 -1 0
C -175 800 "K22" -200 800 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ13_502" -115 800 0 0 24 0 0 0 0 0 1 0 0
L -175 750 -125 750 -1 0
C -175 750 "J22" -200 750 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ14_502" -115 750 0 0 24 0 0 0 0 0 1 0 0
L -175 700 -125 700 -1 0
C -175 700 "K20" -200 700 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ15_502" -115 700 0 0 24 0 0 0 0 0 1 0 0
L -175 650 -125 650 -1 0
C -175 650 "G19" -200 650 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A14_502" -115 650 0 0 24 0 0 0 0 0 1 0 0
L -175 600 -125 600 -1 0
C -175 600 "F19" -200 600 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A13_502" -115 600 0 0 24 0 0 0 0 0 1 0 0
L -175 550 -125 550 -1 0
C -175 550 "H19" -200 550 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A12_502" -115 550 0 0 24 0 0 0 0 0 1 0 0
L -175 500 -125 500 -1 0
C -175 500 "G18" -200 500 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A11_502" -115 500 0 0 24 0 0 0 0 0 1 0 0
L -175 450 -125 450 -1 0
C -175 450 "J20" -200 450 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A10_502" -115 450 0 0 24 0 0 0 0 0 1 0 0
L -175 400 -125 400 -1 0
C -175 400 "H18" -200 400 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A9_502" -115 400 0 0 24 0 0 0 0 0 1 0 0
L -175 350 -125 350 -1 0
C -175 350 "J18" -200 350 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A8_502" -115 350 0 0 24 0 0 0 0 0 1 0 0
L -175 300 -125 300 -1 0
C -175 300 "J17" -200 300 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A7_502" -115 300 0 0 24 0 0 0 0 0 1 0 0
L -175 250 -125 250 -1 0
C -175 250 "J16" -200 250 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A6_502" -115 250 0 0 24 0 0 0 0 0 1 0 0
L -175 200 -125 200 -1 0
C -175 200 "K18" -200 200 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A5_502" -115 200 0 0 24 0 0 0 0 0 1 0 0
L -175 150 -125 150 -1 0
C -175 150 "K17" -200 150 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A4_502" -115 150 0 0 24 0 0 0 0 0 1 0 0
L -175 100 -125 100 -1 0
C -175 100 "L19" -200 100 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A3_502" -115 100 0 0 24 0 0 0 0 0 1 0 0
L -175 50 -125 50 -1 0
C -175 50 "M16" -200 50 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_VRN_502" -115 50 0 0 24 0 0 0 0 0 1 0 0
L -175 0 -125 0 -1 0
C -175 0 "N16" -200 0 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_VRP_502" -115 0 0 0 24 0 0 0 0 0 1 0 0
L -175 -50 -125 -50 -1 0
C -175 -50 "N19" -200 -50 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_CKP_502" -115 -49 0 0 24 0 0 0 0 0 1 0 0
L 1200 1800 1150 1800 -1 0
C 1200 1800 "N18" 1225 1800 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CKN_502" 1140 1799 0 0 24 0 0 2 0 0 1 0 0
L 1200 1750 1150 1750 -1 0
C 1200 1750 "K19" 1225 1750 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A2_502" 1140 1749 0 0 24 0 0 2 0 0 1 0 0
L 1200 1700 1150 1700 -1 0
C 1200 1700 "M18" 1225 1700 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A1_502" 1140 1699 0 0 24 0 0 2 0 0 1 0 0
L 1200 1650 1150 1650 -1 0
C 1200 1650 "M19" 1225 1650 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A0_502" 1140 1649 0 0 24 0 0 2 0 0 1 0 0
L 1200 1600 1150 1600 -1 0
C 1200 1600 "M17" 1225 1600 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_BA2_502" 1140 1599 0 0 24 0 0 2 0 0 1 0 0
L 1200 1550 1150 1550 -1 0
C 1200 1550 "L17" 1225 1550 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_BA1_502" 1140 1549 0 0 24 0 0 2 0 0 1 0 0
L 1200 1500 1150 1500 -1 0
C 1200 1500 "L16" 1225 1500 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_BA0_502" 1140 1499 0 0 24 0 0 2 0 0 1 0 0
L 1200 1450 1150 1450 -1 0
C 1200 1450 "P18" 1225 1450 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_ODT_502" 1140 1449 0 0 24 0 0 2 0 0 1 0 0
L 1200 1400 1150 1400 -1 0
C 1200 1400 "P17" 1225 1400 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CS_B_502" 1140 1399 0 0 24 0 0 2 0 0 1 0 0
L 1200 1350 1150 1350 -1 0
C 1200 1350 "T19" 1225 1350 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CKE_502" 1140 1349 0 0 24 0 0 2 0 0 1 0 0
L 1200 1300 1150 1300 -1 0
C 1200 1300 "R19" 1225 1300 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_WE_B_502" 1140 1299 0 0 24 0 0 2 0 0 1 0 0
L 1200 1250 1150 1250 -1 0
C 1200 1250 "P20" 1225 1250 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CAS_B_502" 1140 1249 0 0 24 0 0 2 0 0 1 0 0
L 1200 1200 1150 1200 -1 0
C 1200 1200 "R18" 1225 1200 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_RAS_B_502" 1140 1199 0 0 24 0 0 2 0 0 1 0 0
L 1200 1150 1150 1150 -1 0
C 1200 1150 "M22" 1225 1150 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ16_502" 1140 1149 0 0 24 0 0 2 0 0 1 0 0
L 1200 1100 1150 1100 -1 0
C 1200 1100 "T20" 1225 1100 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ17_502" 1140 1099 0 0 24 0 0 2 0 0 1 0 0
L 1200 1050 1150 1050 -1 0
C 1200 1050 "N20" 1225 1050 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ18_502" 1140 1049 0 0 24 0 0 2 0 0 1 0 0
L 1200 1000 1150 1000 -1 0
C 1200 1000 "T22" 1225 1000 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ19_502" 1140 999 0 0 24 0 0 2 0 0 1 0 0
L 1200 950 1150 950 -1 0
C 1200 950 "P22" 1225 950 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DM2_502" 1140 949 0 0 24 0 0 2 0 0 1 0 0
L 1200 900 1150 900 -1 0
C 1200 900 "N21" 1225 900 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQS_P2_502" 1140 899 0 0 24 0 0 2 0 0 1 0 0
L 1200 850 1150 850 -1 0
C 1200 850 "P21" 1225 850 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQS_N2_502" 1140 849 0 0 24 0 0 2 0 0 1 0 0
L 1200 800 1150 800 -1 0
C 1200 800 "R20" 1225 800 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ20_502" 1140 799 0 0 24 0 0 2 0 0 1 0 0
L 1200 750 1150 750 -1 0
C 1200 750 "T21" 1225 750 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ21_502" 1140 749 0 0 24 0 0 2 0 0 1 0 0
L 1200 700 1150 700 -1 0
C 1200 700 "M21" 1225 700 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ22_502" 1140 699 0 0 24 0 0 2 0 0 1 0 0
L 1200 650 1150 650 -1 0
C 1200 650 "R22" 1225 650 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ23_502" 1140 649 0 0 24 0 0 2 0 0 1 0 0
L 1200 600 1150 600 -1 0
C 1200 600 "Y20" 1225 600 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ24_502" 1140 599 0 0 24 0 0 2 0 0 1 0 0
L 1200 550 1150 550 -1 0
C 1200 550 "U22" 1225 550 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ25_502" 1140 549 0 0 24 0 0 2 0 0 1 0 0
L 1200 500 1150 500 -1 0
C 1200 500 "AA22" 1225 500 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ26_502" 1140 499 0 0 24 0 0 2 0 0 1 0 0
L 1200 450 1150 450 -1 0
C 1200 450 "U21" 1225 450 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ27_502" 1140 449 0 0 24 0 0 2 0 0 1 0 0
L 1200 400 1150 400 -1 0
C 1200 400 "AA21" 1225 400 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DM3_502" 1140 399 0 0 24 0 0 2 0 0 1 0 0
L 1200 350 1150 350 -1 0
C 1200 350 "V21" 1225 350 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQS_P3_502" 1140 349 0 0 24 0 0 2 0 0 1 0 0
L 1200 300 1150 300 -1 0
C 1200 300 "W21" 1225 300 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQS_N3_502" 1140 299 0 0 24 0 0 2 0 0 1 0 0
L 1200 250 1150 250 -1 0
C 1200 250 "W22" 1225 250 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ28_502" 1140 249 0 0 24 0 0 2 0 0 1 0 0
L 1200 200 1150 200 -1 0
C 1200 200 "W20" 1225 200 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ29_502" 1140 199 0 0 24 0 0 2 0 0 1 0 0
L 1200 150 1150 150 -1 0
C 1200 150 "V20" 1225 150 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ30_502" 1140 149 0 0 24 0 0 2 0 0 1 0 0
L 1200 100 1150 100 -1 0
C 1200 100 "Y22" 1225 100 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ31_502" 1140 99 0 0 24 0 0 2 0 0 1 0 0
L 1200 50 1150 50 -1 0
C 1200 50 "G13" 1225 50 0 1 32 0 L
X "PIN_TEXT" "VCCPLL" 1140 49 0 0 24 0 0 2 0 0 1 0 0
L 1200 0 1150 0 -1 0
C 1200 0 "H16" 1225 0 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_VREF0_502" 1140 -1 0 0 24 0 0 2 0 0 1 0 0
L 1200 -50 1150 -50 -1 0
C 1200 -50 "P16" 1225 -50 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_VREF1_502" 1140 -50 0 0 24 0 0 2 0 0 1 0 0


