{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 04 12:09:18 2011 " "Info: Processing started: Sun Sep 04 12:09:18 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_fsm -c key_fsm " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off key_fsm -c key_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_fsm " "Info: Found entity 1: key_fsm" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_fsm " "Info: Elaborating entity \"key_fsm\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key_fsm.v(40) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(40): truncated value with size 32 to match size of target (16)" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key_fsm.v(41) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(41): truncated value with size 32 to match size of target (16)" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_fsm.v(69) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(69): truncated value with size 32 to match size of target (2)" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_fsm.v(93) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(93): truncated value with size 32 to match size of target (2)" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_fsm.v(177) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(177): truncated value with size 32 to match size of target (2)" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_fsm.v(199) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(199): truncated value with size 32 to match size of target (2)" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "key_fsm.v" "Mult1" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 41 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "key_fsm.v" "Mult0" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 41 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Info: Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 41 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 41 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 41 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 41 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SRCH\[4\] GND " "Warning (13410): Pin \"SRCH\[4\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRCH\[5\] GND " "Warning (13410): Pin \"SRCH\[5\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRCH\[6\] GND " "Warning (13410): Pin \"SRCH\[6\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRCH\[7\] GND " "Warning (13410): Pin \"SRCH\[7\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DSTH\[4\] GND " "Warning (13410): Pin \"DSTH\[4\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DSTH\[5\] GND " "Warning (13410): Pin \"DSTH\[5\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DSTH\[6\] GND " "Warning (13410): Pin \"DSTH\[6\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DSTH\[7\] GND " "Warning (13410): Pin \"DSTH\[7\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_OP\[5\] GND " "Warning (13410): Pin \"ALU_OP\[5\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_OP\[6\] GND " "Warning (13410): Pin \"ALU_OP\[6\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_OP\[7\] GND " "Warning (13410): Pin \"ALU_OP\[7\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DST\[12\] GND " "Warning (13410): Pin \"DST\[12\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DST\[13\] GND " "Warning (13410): Pin \"DST\[13\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DST\[14\] GND " "Warning (13410): Pin \"DST\[14\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DST\[15\] GND " "Warning (13410): Pin \"DST\[15\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRC\[12\] GND " "Warning (13410): Pin \"SRC\[12\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRC\[13\] GND " "Warning (13410): Pin \"SRC\[13\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRC\[14\] GND " "Warning (13410): Pin \"SRC\[14\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRC\[15\] GND " "Warning (13410): Pin \"SRC\[15\]\" is stuck at GND" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~39 " "Info: Register \"state~39\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~40 " "Info: Register \"state~40\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~41 " "Info: Register \"state~41\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "269 " "Info: Implemented 269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Info: Implemented 98 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Info: Implemented 160 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 04 12:09:22 2011 " "Info: Processing ended: Sun Sep 04 12:09:22 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
