##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_PWM
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_for_USB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (UART_for_USB_IntClock:R vs. UART_for_USB_IntClock:R)
		5.2::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_for_USB_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_PWM              | Frequency: 43.17 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK              | Frequency: 52.69 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK           | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT              | N/A                   | Target: 24.00 MHz  | 
Clock: UART_for_USB_IntClock  | Frequency: 42.97 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_PWM              Clock_PWM              1e+007           9976837     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_for_USB_IntClock  41666.7          22687       N/A              N/A         N/A              N/A         N/A              N/A         
UART_for_USB_IntClock  UART_for_USB_IntClock  1.08333e+006     1060063     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                 Clock to Out  Clock Name:Phase         
------------------------  ------------  -----------------------  
Pin_Servo_Control(0)_PAD  23985         Clock_PWM:R              
Tx_1(0)_PAD               32600         UART_for_USB_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_PWM
***************************************
Clock: Clock_PWM
Frequency: 43.17 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976837p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18073
-------------------------------------   ----- 
End-of-path arrival time (ps)           18073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3083   8363  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18073  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18073  9976837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 52.69 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22687p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -5210
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13769
-------------------------------------   ----- 
End-of-path arrival time (ps)           13769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell2         2009   2009  22687  RISE       1
\UART_for_USB:BUART:rx_postpoll\/main_1         macrocell15     6101   8110  22687  RISE       1
\UART_for_USB:BUART:rx_postpoll\/q              macrocell15     3350  11460  22687  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13769  22687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_for_USB_IntClock
***************************************************
Clock: UART_for_USB_IntClock
Frequency: 42.97 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060063p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                -11520
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q                      macrocell24     1250   1250  1060063  RISE       1
\UART_for_USB:BUART:counter_load_not\/main_1           macrocell7      4857   6107  1060063  RISE       1
\UART_for_USB:BUART:counter_load_not\/q                macrocell7      3350   9457  1060063  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2293  11750  1060063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (UART_for_USB_IntClock:R vs. UART_for_USB_IntClock:R)
***********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060063p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                -11520
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q                      macrocell24     1250   1250  1060063  RISE       1
\UART_for_USB:BUART:counter_load_not\/main_1           macrocell7      4857   6107  1060063  RISE       1
\UART_for_USB:BUART:counter_load_not\/q                macrocell7      3350   9457  1060063  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2293  11750  1060063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976837p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18073
-------------------------------------   ----- 
End-of-path arrival time (ps)           18073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3083   8363  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18073  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18073  9976837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_for_USB_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22687p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -5210
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13769
-------------------------------------   ----- 
End-of-path arrival time (ps)           13769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell2         2009   2009  22687  RISE       1
\UART_for_USB:BUART:rx_postpoll\/main_1         macrocell15     6101   8110  22687  RISE       1
\UART_for_USB:BUART:rx_postpoll\/q              macrocell15     3350  11460  22687  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13769  22687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22687p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -5210
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13769
-------------------------------------   ----- 
End-of-path arrival time (ps)           13769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell2         2009   2009  22687  RISE       1
\UART_for_USB:BUART:rx_postpoll\/main_1         macrocell15     6101   8110  22687  RISE       1
\UART_for_USB:BUART:rx_postpoll\/q              macrocell15     3350  11460  22687  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13769  22687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:pollcount_0\/main_2
Capture Clock  : \UART_for_USB:BUART:pollcount_0\/clock_0
Path slack     : 30046p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  22687  RISE       1
\UART_for_USB:BUART:pollcount_0\/main_2  macrocell8    6101   8110  30046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:rx_last\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_last\/clock_0
Path slack     : 30046p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell2       2009   2009  22687  RISE       1
\UART_for_USB:BUART:rx_last\/main_0  macrocell13   6101   8110  30046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_last\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:rx_status_3\/main_6
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 30046p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  22687  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_6  macrocell20   6101   8110  30046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:rx_state_0\/main_9
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 30859p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7297
-------------------------------------   ---- 
End-of-path arrival time (ps)           7297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2       2009   2009  22687  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_9  macrocell16   5288   7297  30859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:rx_state_2\/main_8
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 30869p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2       2009   2009  22687  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_8  macrocell17   5279   7288  30869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:pollcount_1\/main_3
Capture Clock  : \UART_for_USB:BUART:pollcount_1\/clock_0
Path slack     : 30870p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  22687  RISE       1
\UART_for_USB:BUART:pollcount_1\/main_3  macrocell9    5278   7287  30870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060063p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                -11520
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q                      macrocell24     1250   1250  1060063  RISE       1
\UART_for_USB:BUART:counter_load_not\/main_1           macrocell7      4857   6107  1060063  RISE       1
\UART_for_USB:BUART:counter_load_not\/q                macrocell7      3350   9457  1060063  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2293  11750  1060063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_for_USB:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_for_USB:BUART:sRX:RxSts\/clock
Path slack     : 1066624p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -1570
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15139
-------------------------------------   ----- 
End-of-path arrival time (ps)           15139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1066624  RISE       1
\UART_for_USB:BUART:rx_status_4\/main_1                 macrocell21     2301   7581  1066624  RISE       1
\UART_for_USB:BUART:rx_status_4\/q                      macrocell21     3350  10931  1066624  RISE       1
\UART_for_USB:BUART:sRX:RxSts\/status_4                 statusicell2    4208  15139  1066624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_for_USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066874p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -4220
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12239
-------------------------------------   ----- 
End-of-path arrival time (ps)           12239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q            macrocell17   1250   1250  1066874  RISE       1
\UART_for_USB:BUART:rx_counter_load\/main_3  macrocell12   5386   6636  1066874  RISE       1
\UART_for_USB:BUART:rx_counter_load\/q       macrocell12   3350   9986  1066874  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/load   count7cell    2253  12239  1066874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_for_USB:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_for_USB:BUART:sTX:TxSts\/clock
Path slack     : 1067187p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -1570
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14576
-------------------------------------   ----- 
End-of-path arrival time (ps)           14576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1067187  RISE       1
\UART_for_USB:BUART:tx_status_0\/main_3                 macrocell27     3632   8912  1067187  RISE       1
\UART_for_USB:BUART:tx_status_0\/q                      macrocell27     3350  12262  1067187  RISE       1
\UART_for_USB:BUART:sTX:TxSts\/status_0                 statusicell3    2314  14576  1067187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxSts\/clock                       statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_for_USB:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_for_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068832p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -6290
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8212
-------------------------------------   ---- 
End-of-path arrival time (ps)           8212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  1060632  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   7212   8212  1068832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1069134p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10690
-------------------------------------   ----- 
End-of-path arrival time (ps)           10690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  1069134  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_2   macrocell16   9440  10690  1069134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_for_USB:BUART:rx_state_3\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1069134p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10690
-------------------------------------   ----- 
End-of-path arrival time (ps)           10690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  1069134  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_2   macrocell18   9440  10690  1069134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_for_USB:BUART:rx_state_2\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1069677p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10147
-------------------------------------   ----- 
End-of-path arrival time (ps)           10147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  1069134  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_2   macrocell17   8897  10147  1069677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069707p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -6300
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q                macrocell16     1250   1250  1068736  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6076   7326  1069707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_3\/q
Path End       : \UART_for_USB:BUART:rx_state_2\/main_3
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1069760p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_3\/q       macrocell18   1250   1250  1068012  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_3  macrocell17   8813  10063  1069760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_3\/q
Path End       : \UART_for_USB:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069760p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_3\/q               macrocell18   1250   1250  1068012  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/main_2  macrocell19   8813  10063  1069760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/clock_0            macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_for_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070232p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -6290
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q                macrocell24     1250   1250  1060063  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5562   6812  1070232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_for_USB:BUART:txn\/main_3
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1070250p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9573
-------------------------------------   ---- 
End-of-path arrival time (ps)           9573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   7280   7280  1070250  RISE       1
\UART_for_USB:BUART:txn\/main_3                macrocell29     2293   9573  1070250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070410p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -6300
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_bitclk_enable\/q          macrocell11     1250   1250  1069134  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5373   6623  1070410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_3\/q
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1070635p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9189
-------------------------------------   ---- 
End-of-path arrival time (ps)           9189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_3\/q         macrocell18   1250   1250  1068012  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_3  macrocell14   7939   9189  1070635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_for_USB:BUART:tx_state_0\/main_3
Capture Clock  : \UART_for_USB:BUART:tx_state_0\/clock_0
Path slack     : 1070912p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8912
-------------------------------------   ---- 
End-of-path arrival time (ps)           8912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1067187  RISE       1
\UART_for_USB:BUART:tx_state_0\/main_3                  macrocell24     3632   8912  1070912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1071126p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  1069134  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_2  macrocell20   7448   8698  1071126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1071139p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8684
-------------------------------------   ---- 
End-of-path arrival time (ps)           8684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_bitclk_enable\/q   macrocell11   1250   1250  1069134  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_2  macrocell14   7434   8684  1071139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_3\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_3
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1071217p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8607
-------------------------------------   ---- 
End-of-path arrival time (ps)           8607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_3\/q        macrocell18   1250   1250  1068012  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_3  macrocell20   7357   8607  1071217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1071716p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8107
-------------------------------------   ---- 
End-of-path arrival time (ps)           8107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q         macrocell17   1250   1250  1066874  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_4  macrocell14   6857   8107  1071716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_4
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1071735p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8088
-------------------------------------   ---- 
End-of-path arrival time (ps)           8088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q        macrocell17   1250   1250  1066874  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_4  macrocell20   6838   8088  1071735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071843p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -6300
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5190
-------------------------------------   ---- 
End-of-path arrival time (ps)           5190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q       macrocell10     1250   1250  1069273  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3940   5190  1071843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:rx_state_2\/main_4
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1071848p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7975
-------------------------------------   ---- 
End-of-path arrival time (ps)           7975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q       macrocell17   1250   1250  1066874  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_4  macrocell17   6725   7975  1071848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_for_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071848p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7975
-------------------------------------   ---- 
End-of-path arrival time (ps)           7975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q               macrocell17   1250   1250  1066874  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/main_3  macrocell19   6725   7975  1071848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/clock_0            macrocell19         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1071948p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q         macrocell16   1250   1250  1068736  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_1  macrocell14   6625   7875  1071948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_1\/q
Path End       : \UART_for_USB:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_for_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072214p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -6290
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_1\/q                macrocell25     1250   1250  1060683  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3579   4829  1072214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1072970p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q        macrocell16   1250   1250  1068736  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_1  macrocell20   5603   6853  1072970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:tx_state_1\/main_1
Capture Clock  : \UART_for_USB:BUART:tx_state_1\/clock_0
Path slack     : 1073014p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6809
-------------------------------------   ---- 
End-of-path arrival time (ps)           6809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q       macrocell24   1250   1250  1060063  RISE       1
\UART_for_USB:BUART:tx_state_1\/main_1  macrocell25   5559   6809  1073014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_for_USB:BUART:tx_state_0\/main_2
Capture Clock  : \UART_for_USB:BUART:tx_state_0\/clock_0
Path slack     : 1073038p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           6785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  1060632  RISE       1
\UART_for_USB:BUART:tx_state_0\/main_2               macrocell24     5785   6785  1073038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_for_USB:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_for_USB:BUART:tx_bitclk\/clock_0
Path slack     : 1073085p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6738
-------------------------------------   ---- 
End-of-path arrival time (ps)           6738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  1060632  RISE       1
\UART_for_USB:BUART:tx_bitclk\/main_2                macrocell23     5738   6738  1073085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_for_USB:BUART:pollcount_0\/main_0
Capture Clock  : \UART_for_USB:BUART:pollcount_0\/clock_0
Path slack     : 1073093p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073093  RISE       1
\UART_for_USB:BUART:pollcount_0\/main_0        macrocell8    4621   6731  1073093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_4
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1073187p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q       macrocell17   1250   1250  1066874  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_4  macrocell16   5386   6636  1073187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:rx_state_3\/main_4
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1073187p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q       macrocell17   1250   1250  1066874  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_4  macrocell18   5386   6636  1073187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_1\/q
Path End       : \UART_for_USB:BUART:tx_state_1\/main_0
Capture Clock  : \UART_for_USB:BUART:tx_state_1\/clock_0
Path slack     : 1073365p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6458
-------------------------------------   ---- 
End-of-path arrival time (ps)           6458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_1\/q       macrocell25   1250   1250  1060683  RISE       1
\UART_for_USB:BUART:tx_state_1\/main_0  macrocell25   5208   6458  1073365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_bitclk\/q
Path End       : \UART_for_USB:BUART:txn\/main_6
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1073430p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_bitclk\/q  macrocell23   1250   1250  1073430  RISE       1
\UART_for_USB:BUART:txn\/main_6   macrocell29   5143   6393  1073430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_for_USB:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073646p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073093  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/main_0   macrocell11   4067   6177  1073646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:tx_state_2\/main_1
Capture Clock  : \UART_for_USB:BUART:tx_state_2\/clock_0
Path slack     : 1073716p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q       macrocell24   1250   1250  1060063  RISE       1
\UART_for_USB:BUART:tx_state_2\/main_1  macrocell26   4857   6107  1073716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_1\/q
Path End       : \UART_for_USB:BUART:tx_state_0\/main_0
Capture Clock  : \UART_for_USB:BUART:tx_state_0\/clock_0
Path slack     : 1073907p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_1\/q       macrocell25   1250   1250  1060683  RISE       1
\UART_for_USB:BUART:tx_state_0\/main_0  macrocell24   4666   5916  1073907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_0\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_10
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1073913p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_0\/q       macrocell8    1250   1250  1068044  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_10  macrocell16   4660   5910  1073913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_0\/q
Path End       : \UART_for_USB:BUART:pollcount_1\/main_4
Capture Clock  : \UART_for_USB:BUART:pollcount_1\/clock_0
Path slack     : 1073922p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_0\/q       macrocell8    1250   1250  1068044  RISE       1
\UART_for_USB:BUART:pollcount_1\/main_4  macrocell9    4652   5902  1073922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_bitclk\/q
Path End       : \UART_for_USB:BUART:tx_state_1\/main_5
Capture Clock  : \UART_for_USB:BUART:tx_state_1\/clock_0
Path slack     : 1073989p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_bitclk\/q        macrocell23   1250   1250  1073430  RISE       1
\UART_for_USB:BUART:tx_state_1\/main_5  macrocell25   4584   5834  1073989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1074128p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074128  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_6       macrocell14   3585   5695  1074128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_for_USB:BUART:tx_state_1\/main_2
Capture Clock  : \UART_for_USB:BUART:tx_state_1\/clock_0
Path slack     : 1074201p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  1060632  RISE       1
\UART_for_USB:BUART:tx_state_1\/main_2               macrocell25     4622   5622  1074201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1074257p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074257  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_5       macrocell14   3456   5566  1074257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:tx_state_0\/main_1
Capture Clock  : \UART_for_USB:BUART:tx_state_0\/clock_0
Path slack     : 1074271p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q       macrocell24   1250   1250  1060063  RISE       1
\UART_for_USB:BUART:tx_state_0\/main_1  macrocell24   4302   5552  1074271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1074276p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074276  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_7       macrocell14   3437   5547  1074276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_for_USB:BUART:tx_state_2\/main_2
Capture Clock  : \UART_for_USB:BUART:tx_state_2\/clock_0
Path slack     : 1074285p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  1060632  RISE       1
\UART_for_USB:BUART:tx_state_2\/main_2               macrocell26     4538   5538  1074285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_for_USB:BUART:tx_state_2\/main_4
Capture Clock  : \UART_for_USB:BUART:tx_state_2\/clock_0
Path slack     : 1074300p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5   1000   1000  1074300  RISE       1
\UART_for_USB:BUART:tx_state_2\/main_4               macrocell26     4523   5523  1074300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_3\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_3
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1074326p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_3\/q       macrocell18   1250   1250  1068012  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_3  macrocell16   4248   5498  1074326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_3\/q
Path End       : \UART_for_USB:BUART:rx_state_3\/main_3
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1074326p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_3\/q       macrocell18   1250   1250  1068012  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_3  macrocell18   4248   5498  1074326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_1\/q
Path End       : \UART_for_USB:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_for_USB:BUART:tx_bitclk\/clock_0
Path slack     : 1074329p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_1\/q      macrocell25   1250   1250  1060683  RISE       1
\UART_for_USB:BUART:tx_bitclk\/main_0  macrocell23   4245   5495  1074329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_1\/q
Path End       : \UART_for_USB:BUART:txn\/main_1
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1074329p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_1\/q  macrocell25   1250   1250  1060683  RISE       1
\UART_for_USB:BUART:txn\/main_1    macrocell29   4245   5495  1074329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_1\/q
Path End       : \UART_for_USB:BUART:tx_state_2\/main_0
Capture Clock  : \UART_for_USB:BUART:tx_state_2\/clock_0
Path slack     : 1074336p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_1\/q       macrocell25   1250   1250  1060683  RISE       1
\UART_for_USB:BUART:tx_state_2\/main_0  macrocell26   4237   5487  1074336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_for_USB:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074417p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074417  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/main_1   macrocell11   3297   5407  1074417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_for_USB:BUART:pollcount_0\/main_1
Capture Clock  : \UART_for_USB:BUART:pollcount_0\/clock_0
Path slack     : 1074439p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074417  RISE       1
\UART_for_USB:BUART:pollcount_0\/main_1        macrocell8    3274   5384  1074439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:rx_state_2\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1074509p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q       macrocell16   1250   1250  1068736  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_1  macrocell17   4064   5314  1074509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074509p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q               macrocell16   1250   1250  1068736  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/main_1  macrocell19   4064   5314  1074509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/clock_0            macrocell19         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1074654p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q  macrocell10   1250   1250  1069273  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_0     macrocell20   3919   5169  1074654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1074666p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q  macrocell10   1250   1250  1069273  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_0    macrocell14   3907   5157  1074666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_bitclk\/q
Path End       : \UART_for_USB:BUART:tx_state_2\/main_5
Capture Clock  : \UART_for_USB:BUART:tx_state_2\/clock_0
Path slack     : 1074795p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_bitclk\/q        macrocell23   1250   1250  1073430  RISE       1
\UART_for_USB:BUART:tx_state_2\/main_5  macrocell26   3778   5028  1074795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_bitclk\/q
Path End       : \UART_for_USB:BUART:tx_state_0\/main_5
Capture Clock  : \UART_for_USB:BUART:tx_state_0\/clock_0
Path slack     : 1074811p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_bitclk\/q        macrocell23   1250   1250  1073430  RISE       1
\UART_for_USB:BUART:tx_state_0\/main_5  macrocell24   3763   5013  1074811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_for_USB:BUART:tx_state_1\/main_4
Capture Clock  : \UART_for_USB:BUART:tx_state_1\/clock_0
Path slack     : 1074854p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5   1000   1000  1074300  RISE       1
\UART_for_USB:BUART:tx_state_1\/main_4               macrocell25     3969   4969  1074854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_for_USB:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074858p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074858  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/main_2   macrocell11   2855   4965  1074858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_for_USB:BUART:rx_state_0\/main_5
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1074869p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074257  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_5         macrocell16   2845   4955  1074869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_for_USB:BUART:rx_state_3\/main_5
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1074869p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074257  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_5         macrocell18   2845   4955  1074869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_for_USB:BUART:rx_state_2\/main_5
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1074876p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074257  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_5         macrocell17   2837   4947  1074876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_status_3\/q
Path End       : \UART_for_USB:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_for_USB:BUART:sRX:RxSts\/clock
Path slack     : 1074893p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -1570
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6870
-------------------------------------   ---- 
End-of-path arrival time (ps)           6870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_status_3\/q       macrocell20    1250   1250  1074893  RISE       1
\UART_for_USB:BUART:sRX:RxSts\/status_3  statusicell2   5620   6870  1074893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_for_USB:BUART:tx_bitclk\/clock_0
Path slack     : 1074987p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q      macrocell24   1250   1250  1060063  RISE       1
\UART_for_USB:BUART:tx_bitclk\/main_1  macrocell23   3587   4837  1074987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:txn\/main_2
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1074987p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q  macrocell24   1250   1250  1060063  RISE       1
\UART_for_USB:BUART:txn\/main_2    macrocell29   3587   4837  1074987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_1\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_5
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1074987p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_1\/q       macrocell9    1250   1250  1067628  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_5  macrocell20   3586   4836  1074987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_for_USB:BUART:rx_state_0\/main_6
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075011p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074128  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_6         macrocell16   2702   4812  1075011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_for_USB:BUART:rx_state_3\/main_6
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075011p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074128  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_6         macrocell18   2702   4812  1075011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_for_USB:BUART:rx_state_2\/main_6
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075013p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074128  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_6         macrocell17   2700   4810  1075013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q       macrocell16   1250   1250  1068736  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_1  macrocell16   3525   4775  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:rx_state_3\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q       macrocell16   1250   1250  1068736  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_1  macrocell18   3525   4775  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_for_USB:BUART:rx_state_0\/main_7
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075136p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074276  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_7         macrocell16   2577   4687  1075136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_for_USB:BUART:rx_state_3\/main_7
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075136p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074276  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_7         macrocell18   2577   4687  1075136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_for_USB:BUART:rx_state_2\/main_7
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075144p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074276  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_7         macrocell17   2570   4680  1075144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_2\/q
Path End       : \UART_for_USB:BUART:tx_state_0\/main_4
Capture Clock  : \UART_for_USB:BUART:tx_state_0\/clock_0
Path slack     : 1075212p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_2\/q       macrocell26   1250   1250  1061562  RISE       1
\UART_for_USB:BUART:tx_state_0\/main_4  macrocell24   3362   4612  1075212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_2\/q
Path End       : \UART_for_USB:BUART:tx_state_2\/main_3
Capture Clock  : \UART_for_USB:BUART:tx_state_2\/clock_0
Path slack     : 1075215p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_2\/q       macrocell26   1250   1250  1061562  RISE       1
\UART_for_USB:BUART:tx_state_2\/main_3  macrocell26   3358   4608  1075215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_2\/q
Path End       : \UART_for_USB:BUART:tx_state_1\/main_3
Capture Clock  : \UART_for_USB:BUART:tx_state_1\/clock_0
Path slack     : 1075215p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_2\/q       macrocell26   1250   1250  1061562  RISE       1
\UART_for_USB:BUART:tx_state_1\/main_3  macrocell25   3358   4608  1075215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_for_USB:BUART:txn\/main_5
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1075306p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5   1000   1000  1074300  RISE       1
\UART_for_USB:BUART:txn\/main_5                      macrocell29     3517   4517  1075306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_0\/q
Path End       : \UART_for_USB:BUART:pollcount_0\/main_3
Capture Clock  : \UART_for_USB:BUART:pollcount_0\/clock_0
Path slack     : 1075403p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_0\/q       macrocell8    1250   1250  1068044  RISE       1
\UART_for_USB:BUART:pollcount_0\/main_3  macrocell8    3171   4421  1075403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_0\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_7
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1075403p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_0\/q       macrocell8    1250   1250  1068044  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_7  macrocell20   3171   4421  1075403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_2\/q
Path End       : \UART_for_USB:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_for_USB:BUART:tx_bitclk\/clock_0
Path slack     : 1075458p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_2\/q      macrocell26   1250   1250  1061562  RISE       1
\UART_for_USB:BUART:tx_bitclk\/main_3  macrocell23   3116   4366  1075458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_2\/q
Path End       : \UART_for_USB:BUART:txn\/main_4
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1075458p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_2\/q  macrocell26   1250   1250  1061562  RISE       1
\UART_for_USB:BUART:txn\/main_4    macrocell29   3116   4366  1075458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_for_USB:BUART:pollcount_1\/main_1
Capture Clock  : \UART_for_USB:BUART:pollcount_1\/clock_0
Path slack     : 1075467p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074417  RISE       1
\UART_for_USB:BUART:pollcount_1\/main_1        macrocell9    2246   4356  1075467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_for_USB:BUART:pollcount_1\/main_0
Capture Clock  : \UART_for_USB:BUART:pollcount_1\/clock_0
Path slack     : 1075468p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073093  RISE       1
\UART_for_USB:BUART:pollcount_1\/main_0        macrocell9    2245   4355  1075468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:rx_state_2\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075582p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q  macrocell10   1250   1250  1069273  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_0      macrocell17   2992   4242  1075582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075582p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q      macrocell10   1250   1250  1069273  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/main_0  macrocell19   2992   4242  1075582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/clock_0            macrocell19         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075587p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q  macrocell10   1250   1250  1069273  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_0      macrocell16   2987   4237  1075587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:rx_state_3\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075587p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q  macrocell10   1250   1250  1069273  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_0      macrocell18   2987   4237  1075587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_last\/q
Path End       : \UART_for_USB:BUART:rx_state_2\/main_9
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075698p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_last\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_last\/q          macrocell13   1250   1250  1075698  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_9  macrocell17   2875   4125  1075698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_1\/q
Path End       : \UART_for_USB:BUART:pollcount_1\/main_2
Capture Clock  : \UART_for_USB:BUART:pollcount_1\/clock_0
Path slack     : 1075886p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_1\/q       macrocell9    1250   1250  1067628  RISE       1
\UART_for_USB:BUART:pollcount_1\/main_2  macrocell9    2687   3937  1075886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_1\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_8
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075886p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_1\/q      macrocell9    1250   1250  1067628  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_8  macrocell16   2687   3937  1075886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:txn\/q
Path End       : \UART_for_USB:BUART:txn\/main_0
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:txn\/q       macrocell29   1250   1250  1075955  RISE       1
\UART_for_USB:BUART:txn\/main_0  macrocell29   2619   3869  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_load_fifo\/q
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1077369p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -1930
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_load_fifo\/q            macrocell14     1250   1250  1070190  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2784   4034  1077369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976837p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18073
-------------------------------------   ----- 
End-of-path arrival time (ps)           18073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3083   8363  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18073  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18073  9976837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9980117p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3083   8363  9980117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9980118p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3082   8362  9980118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9983964p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/clock_0                  macrocell4          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  9980684  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3266   4516  9983964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984006p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/clock_0                  macrocell4          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  9980684  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3224   4474  9984006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9984536p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -1570
------------------------------------------------   -------- 
End-of-path required time (ps)                      9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13894
-------------------------------------   ----- 
End-of-path arrival time (ps)           13894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  9976837  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  9976837  RISE       1
\PWM_Servo:PWMUDB:status_2\/main_1          macrocell6      2957   8237  9984536  RISE       1
\PWM_Servo:PWMUDB:status_2\/q               macrocell6      3350  11587  9984536  RISE       1
\PWM_Servo:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2307  13894  9984536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:genblk8:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_270/main_2
Capture Clock  : Net_270/clock_0
Path slack     : 9986710p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  9986710  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  9986710  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  9986710  RISE       1
Net_270/main_2                             macrocell1      2600   9780  9986710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_Servo:PWMUDB:prevCompare1\/clock_0
Path slack     : 9986710p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  9986710  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  9986710  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  9986710  RISE       1
\PWM_Servo:PWMUDB:prevCompare1\/main_1     macrocell3      2600   9780  9986710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:prevCompare1\/clock_0                    macrocell3          0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_Servo:PWMUDB:status_0\/clock_0
Path slack     : 9986719p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9771
-------------------------------------   ---- 
End-of-path arrival time (ps)           9771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  9986710  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  9986710  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  9986710  RISE       1
\PWM_Servo:PWMUDB:status_0\/main_2         macrocell5      2591   9771  9986719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:status_0\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_270/main_1
Capture Clock  : Net_270/clock_0
Path slack     : 9987384p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9106
-------------------------------------   ---- 
End-of-path arrival time (ps)           9106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   3540   3540  9987384  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   3540  9987384  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2960   6500  9987384  RISE       1
Net_270/main_1                             macrocell1      2606   9106  9987384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_Servo:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo:PWMUDB:prevCompare1\/clock_0
Path slack     : 9987384p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9106
-------------------------------------   ---- 
End-of-path arrival time (ps)           9106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   3540   3540  9987384  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   3540  9987384  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2960   6500  9987384  RISE       1
\PWM_Servo:PWMUDB:prevCompare1\/main_0     macrocell3      2606   9106  9987384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:prevCompare1\/clock_0                    macrocell3          0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_Servo:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo:PWMUDB:status_0\/clock_0
Path slack     : 9987393p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   3540   3540  9987384  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   3540  9987384  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2960   6500  9987384  RISE       1
\PWM_Servo:PWMUDB:status_0\/main_1         macrocell5      2597   9097  9987393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:status_0\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991584p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:genblk1:ctrlreg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  9991584  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/main_0      macrocell4     2326   4906  9991584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/clock_0                  macrocell4          0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:runmode_enable\/q
Path End       : Net_270/main_0
Capture Clock  : Net_270/clock_0
Path slack     : 9992024p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/clock_0                  macrocell4          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:runmode_enable\/q  macrocell4    1250   1250  9980684  RISE       1
Net_270/main_0                       macrocell1    3216   4466  9992024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo:PWMUDB:status_0\/clock_0
Path slack     : 9992928p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:prevCompare1\/clock_0                    macrocell3          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:prevCompare1\/q   macrocell3    1250   1250  9992928  RISE       1
\PWM_Servo:PWMUDB:status_0\/main_0  macrocell5    2312   3562  9992928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:status_0\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:status_0\/q
Path End       : \PWM_Servo:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9994857p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -1570
------------------------------------------------   -------- 
End-of-path required time (ps)                      9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:status_0\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:status_0\/q               macrocell5     1250   1250  9994857  RISE       1
\PWM_Servo:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  9994857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:genblk8:stsreg\/clock                    statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

