

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Thu May 17 18:21:34 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2177|  2177|  2177|  2177|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2176|  2176|        34|          -|          -|    64|    no    |
        | + Loop 1.1  |    32|    32|         2|          -|          -|    16|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.preheader50.i"

 <State 2> : 1.87ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_i = phi i7 [ 0, %newFuncRoot ], [ %i, %.preheader50.i.loopexit ]"
ST_2 : Operation 8 [1/1] (1.48ns)   --->   "%exitcond_i = icmp eq i7 %i_i, -64" [hog_svm_fpga/xillybus_wrapper.cpp:207]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"
ST_2 : Operation 10 [1/1] (1.87ns)   --->   "%i = add i7 %i_i, 1" [hog_svm_fpga/xillybus_wrapper.cpp:207]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %arrayctor.loop8.preheader.exitStub, label %.preheader.preheader.i" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_i, i6 0)" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_117_cast = zext i13 %tmp to i14" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader.i"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 6.89ns
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%p_1_rec_i = phi i5 [ %p_rec_i, %0 ], [ 0, %.preheader.preheader.i ]" [hog_svm_fpga/xillybus_wrapper.cpp:212]
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%j_i = phi i7 [ %j, %0 ], [ 0, %.preheader.preheader.i ]"
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"
ST_3 : Operation 19 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %p_1_rec_i, -16" [hog_svm_fpga/xillybus_wrapper.cpp:209]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (1.78ns)   --->   "%p_rec_i = add i5 %p_1_rec_i, 1" [hog_svm_fpga/xillybus_wrapper.cpp:212]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader50.i.loopexit, label %0" [hog_svm_fpga/xillybus_wrapper.cpp:209]
ST_3 : Operation 22 [1/1] (3.63ns)   --->   "%temp = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_r) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:212]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_125 = trunc i32 %temp to i8" [hog_svm_fpga/xillybus_wrapper.cpp:213]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3_i_cast = zext i7 %j_i to i14" [hog_svm_fpga/xillybus_wrapper.cpp:213]
ST_3 : Operation 25 [1/1] (1.67ns)   --->   "%tmp_s = add i14 %tmp_117_cast, %tmp_3_i_cast" [hog_svm_fpga/xillybus_wrapper.cpp:213]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_118_cast = zext i14 %tmp_s to i64" [hog_svm_fpga/xillybus_wrapper.cpp:213]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%image_V_addr = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_118_cast" [hog_svm_fpga/xillybus_wrapper.cpp:213]
ST_3 : Operation 28 [1/1] (3.25ns)   --->   "store i8 %tmp_125, i8* %image_V_addr, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:213]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_126 = trunc i7 %j_i to i6" [hog_svm_fpga/xillybus_wrapper.cpp:209]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4_i = or i6 %tmp_126, 1" [hog_svm_fpga/xillybus_wrapper.cpp:214]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_111 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_i, i6 %tmp_4_i)" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_112 = zext i13 %tmp_111 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:214]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%image_V_addr_1 = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_112" [hog_svm_fpga/xillybus_wrapper.cpp:214]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_1_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 8, i32 15)" [hog_svm_fpga/xillybus_wrapper.cpp:214]
ST_3 : Operation 35 [1/1] (3.25ns)   --->   "store i8 %p_1_i, i8* %image_V_addr_1, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:214]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_2_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 16, i32 23)" [hog_svm_fpga/xillybus_wrapper.cpp:215]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_3_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 24, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:216]
ST_3 : Operation 38 [1/1] (1.87ns)   --->   "%j = add i7 4, %j_i" [hog_svm_fpga/xillybus_wrapper.cpp:209]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader50.i"

 <State 4> : 3.25ns
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_7_i = or i6 %tmp_126, 2" [hog_svm_fpga/xillybus_wrapper.cpp:215]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_113 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_i, i6 %tmp_7_i)" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_114 = zext i13 %tmp_113 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:215]
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%image_V_addr_2 = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_114" [hog_svm_fpga/xillybus_wrapper.cpp:215]
ST_4 : Operation 44 [1/1] (3.25ns)   --->   "store i8 %p_2_i, i8* %image_V_addr_2, align 2" [hog_svm_fpga/xillybus_wrapper.cpp:215]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_i = or i6 %tmp_126, 3" [hog_svm_fpga/xillybus_wrapper.cpp:216]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_115 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_i, i6 %tmp_i)" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_116 = zext i13 %tmp_115 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:216]
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%image_V_addr_3 = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_116" [hog_svm_fpga/xillybus_wrapper.cpp:216]
ST_4 : Operation 49 [1/1] (3.25ns)   --->   "store i8 %p_3_i, i8* %image_V_addr_3, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:216]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader.i" [hog_svm_fpga/xillybus_wrapper.cpp:209]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5     (specinterface    ) [ 00000]
StgValue_6     (br               ) [ 01111]
i_i            (phi              ) [ 00111]
exitcond_i     (icmp             ) [ 00111]
empty          (speclooptripcount) [ 00000]
i              (add              ) [ 01111]
StgValue_11    (br               ) [ 00000]
tmp            (bitconcatenate   ) [ 00000]
tmp_117_cast   (zext             ) [ 00011]
StgValue_14    (br               ) [ 00111]
StgValue_15    (ret              ) [ 00000]
p_1_rec_i      (phi              ) [ 00010]
j_i            (phi              ) [ 00010]
empty_104      (speclooptripcount) [ 00000]
exitcond       (icmp             ) [ 00111]
p_rec_i        (add              ) [ 00111]
StgValue_21    (br               ) [ 00000]
temp           (read             ) [ 00000]
tmp_125        (trunc            ) [ 00000]
tmp_3_i_cast   (zext             ) [ 00000]
tmp_s          (add              ) [ 00000]
tmp_118_cast   (zext             ) [ 00000]
image_V_addr   (getelementptr    ) [ 00000]
StgValue_28    (store            ) [ 00000]
tmp_126        (trunc            ) [ 00001]
tmp_4_i        (or               ) [ 00000]
tmp_111        (bitconcatenate   ) [ 00000]
tmp_112        (zext             ) [ 00000]
image_V_addr_1 (getelementptr    ) [ 00000]
p_1_i          (partselect       ) [ 00000]
StgValue_35    (store            ) [ 00000]
p_2_i          (partselect       ) [ 00001]
p_3_i          (partselect       ) [ 00001]
j              (add              ) [ 00111]
StgValue_39    (br               ) [ 01111]
tmp_7_i        (or               ) [ 00000]
tmp_113        (bitconcatenate   ) [ 00000]
tmp_114        (zext             ) [ 00000]
image_V_addr_2 (getelementptr    ) [ 00000]
StgValue_44    (store            ) [ 00000]
tmp_i          (or               ) [ 00000]
tmp_115        (bitconcatenate   ) [ 00000]
tmp_116        (zext             ) [ 00000]
image_V_addr_3 (getelementptr    ) [ 00000]
StgValue_49    (store            ) [ 00000]
StgValue_50    (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="temp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="image_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="14" slack="0"/>
<pin id="70" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_V_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="12" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="3" bw="12" slack="0"/>
<pin id="86" dir="0" index="4" bw="8" slack="0"/>
<pin id="76" dir="1" index="2" bw="8" slack="2147483647"/>
<pin id="87" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/3 StgValue_35/3 StgValue_44/4 StgValue_49/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="image_V_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="13" slack="0"/>
<pin id="82" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_V_addr_1/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="image_V_addr_2_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="13" slack="0"/>
<pin id="93" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_V_addr_2/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="image_V_addr_3_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="13" slack="0"/>
<pin id="101" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_V_addr_3/4 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="1"/>
<pin id="107" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_i_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="p_1_rec_i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="1"/>
<pin id="119" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_1_rec_i (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_1_rec_i_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1_rec_i/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="j_i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="1"/>
<pin id="130" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="j_i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="exitcond_i_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="13" slack="0"/>
<pin id="153" dir="0" index="1" bw="7" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_117_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="13" slack="0"/>
<pin id="161" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_117_cast/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="exitcond_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_rec_i_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec_i/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_125_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_125/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_3_i_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_cast/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="13" slack="1"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_118_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118_cast/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_126_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_126/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_4_i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_111_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="1"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_111/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_112_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="13" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_112/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_1_i_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="0" index="3" bw="5" slack="0"/>
<pin id="222" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_1_i/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_2_i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_2_i/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_3_i_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="0" index="3" bw="6" slack="0"/>
<pin id="243" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_3_i/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="j_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_7_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="1"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_i/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_113_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="13" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="2"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_113/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_114_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_114/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="1"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_115_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="13" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="2"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_115/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_116_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_116/4 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_117_cast_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="14" slack="1"/>
<pin id="300" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_117_cast "/>
</bind>
</comp>

<comp id="306" class="1005" name="p_rec_i_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_126_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="1"/>
<pin id="313" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_126 "/>
</bind>
</comp>

<comp id="317" class="1005" name="p_2_i_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="1"/>
<pin id="319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_2_i "/>
</bind>
</comp>

<comp id="322" class="1005" name="p_3_i_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_3_i "/>
</bind>
</comp>

<comp id="327" class="1005" name="j_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="34" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="78" pin="3"/><net_sink comp="73" pin=3"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="73" pin=3"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="109" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="109" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="109" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="121" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="121" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="60" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="183"><net_src comp="132" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="184" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="197"><net_src comp="132" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="105" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="198" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="60" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="227"><net_src comp="217" pin="4"/><net_sink comp="73" pin=4"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="60" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="60" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="132" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="56" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="105" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="254" pin="2"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="105" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="272" pin="2"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="296"><net_src comp="145" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="301"><net_src comp="159" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="309"><net_src comp="169" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="314"><net_src comp="194" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="320"><net_src comp="228" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="325"><net_src comp="238" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="330"><net_src comp="248" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="132" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_V | {3 4 }
 - Input state : 
	Port: Loop_1_proc : in_r | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_i : 1
		i : 1
		StgValue_11 : 2
		tmp : 1
		tmp_117_cast : 2
	State 3
		exitcond : 1
		p_rec_i : 1
		StgValue_21 : 2
		tmp_3_i_cast : 1
		tmp_s : 2
		tmp_118_cast : 3
		image_V_addr : 4
		StgValue_28 : 5
		tmp_126 : 1
		tmp_4_i : 2
		tmp_111 : 2
		tmp_112 : 3
		image_V_addr_1 : 4
		StgValue_35 : 5
		j : 1
	State 4
		tmp_114 : 1
		image_V_addr_2 : 2
		StgValue_44 : 3
		tmp_116 : 1
		image_V_addr_3 : 2
		StgValue_49 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       i_fu_145      |    0    |    15   |
|    add   |    p_rec_i_fu_169   |    0    |    15   |
|          |     tmp_s_fu_184    |    0    |    17   |
|          |       j_fu_248      |    0    |    15   |
|----------|---------------------|---------|---------|
|   icmp   |  exitcond_i_fu_139  |    0    |    11   |
|          |   exitcond_fu_163   |    0    |    11   |
|----------|---------------------|---------|---------|
|   read   |   temp_read_fu_60   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      tmp_fu_151     |    0    |    0    |
|bitconcatenate|    tmp_111_fu_204   |    0    |    0    |
|          |    tmp_113_fu_259   |    0    |    0    |
|          |    tmp_115_fu_277   |    0    |    0    |
|----------|---------------------|---------|---------|
|          | tmp_117_cast_fu_159 |    0    |    0    |
|          | tmp_3_i_cast_fu_180 |    0    |    0    |
|   zext   | tmp_118_cast_fu_189 |    0    |    0    |
|          |    tmp_112_fu_212   |    0    |    0    |
|          |    tmp_114_fu_267   |    0    |    0    |
|          |    tmp_116_fu_285   |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |    tmp_125_fu_175   |    0    |    0    |
|          |    tmp_126_fu_194   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    tmp_4_i_fu_198   |    0    |    0    |
|    or    |    tmp_7_i_fu_254   |    0    |    0    |
|          |     tmp_i_fu_272    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     p_1_i_fu_217    |    0    |    0    |
|partselect|     p_2_i_fu_228    |    0    |    0    |
|          |     p_3_i_fu_238    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    84   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_i_reg_105    |    7   |
|      i_reg_293     |    7   |
|     j_i_reg_128    |    7   |
|      j_reg_327     |    7   |
|  p_1_rec_i_reg_117 |    5   |
|    p_2_i_reg_317   |    8   |
|    p_3_i_reg_322   |    8   |
|   p_rec_i_reg_306  |    5   |
|tmp_117_cast_reg_298|   14   |
|   tmp_126_reg_311  |    6   |
+--------------------+--------+
|        Total       |   74   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_73 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_73 |  p3  |   2  |  12  |   24   ||    9    |
| grp_access_fu_73 |  p4  |   2  |   8  |   16   ||    9    |
|    i_i_reg_105   |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   94   ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   45   |
|  Register |    -   |   74   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   74   |   129  |
+-----------+--------+--------+--------+
