Running: D:\softwares\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/softwares/xilinx projects/count_16_bits/count_tb_isim_beh.exe -prj D:/softwares/xilinx projects/count_16_bits/count_tb_beh.prj work.count_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/softwares/xilinx projects/count_16_bits/count_16_bit.v" into library work
WARNING:HDLCompiler:751 - "D:/softwares/xilinx projects/count_16_bits/count_16_bit.v" Line 27: Redeclaration of ansi port COUNT is not allowed
Analyzing Verilog file "D:/softwares/xilinx projects/count_16_bits/count_tb.v" into library work
Analyzing Verilog file "D:/softwares/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module count_16_bit
Compiling module count_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/softwares/xilinx projects/count_16_bits/count_tb_isim_beh.exe
Fuse Memory Usage: 26972 KB
Fuse CPU Usage: 608 ms
