$date
	Sat Mar 30 09:43:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_full_adder1 $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 1 $ x $end
$var reg 1 % y $end
$var integer 32 & i [31:0] $end
$scope module fa1 $end
$var wire 1 # cin $end
$var wire 1 " cout $end
$var wire 1 ' p1 $end
$var wire 1 ( p2 $end
$var wire 1 ) p3 $end
$var wire 1 ! s $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#1
1!
1#
b1 &
#2
1'
1!
1%
0#
b10 &
#3
1"
1)
0!
1#
b11 &
#4
0"
0)
1!
1$
0%
0#
b100 &
#5
1"
1)
0!
1#
b101 &
#6
0'
1(
0)
0!
1%
0#
b110 &
#7
1!
1#
b111 &
#8
b1000 &
