var classAxiRam =
[
    [ "structure", "classAxiRam_1_1structure.html", "classAxiRam_1_1structure" ],
    [ "TPD_G", "classAxiRam.html#a67a837684e4f18c2d236ac1d053b419b", null ],
    [ "SYNTH_MODE_G", "classAxiRam.html#a2429d17ce4f9328a982076af9f733ab3", null ],
    [ "MEMORY_TYPE_G", "classAxiRam.html#ac19eab973cb6c0196eed65d74fc49dca", null ],
    [ "READ_LATENCY_G", "classAxiRam.html#ac5ee5075e960c9650d1eca532f29c651", null ],
    [ "AXI_CONFIG_G", "classAxiRam.html#a5784155ecf934a441320f66116b4a7b6", null ],
    [ "axiClk", "classAxiRam.html#a7d8781c632c75ab0fdde6e592fd13d60", null ],
    [ "axiRst", "classAxiRam.html#a399a775bae9ae4819d5af6838a95e28e", null ],
    [ "sAxiWriteMaster", "classAxiRam.html#a8b8fc260c0366948e28fe36b656f1a74", null ],
    [ "sAxiWriteSlave", "classAxiRam.html#a38c0504be9cc60af907cad21838ac802", null ],
    [ "sAxiReadMaster", "classAxiRam.html#a6cb1b117f647e65d76c8cea1395561d2", null ],
    [ "sAxiReadSlave", "classAxiRam.html#aa0d2b908429e0b44eb826a53772b2a3a", null ],
    [ "ieee", "classAxiRam.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classAxiRam.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "std_logic_arith", "classAxiRam.html#a0f5ecc6613f63d07f7963a97b1b26095", null ],
    [ "std_logic_unsigned", "classAxiRam.html#a598da929e807d58939b47499e8bc9fa8", null ],
    [ "surf", "classAxiRam.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classAxiRam.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiPkg", "classAxiRam.html#a2265afb78be50b98531f22e9da258a54", null ]
];