#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov  2 13:13:26 2023
# Process ID: 16464
# Current directory: C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2a
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5056 C:\Users\zande\Documents\VSCODE\SchoolStuff\ece153a\Labs\HardwareSetup\lab2a\lab2a.xpr
# Log file: C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2a/vivado.log
# Journal file: C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2a\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2a/lab2a.xpr
update_compile_order -fileset sources_1
save_project_as lab2b C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b -force
open_bd_design {C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name spi_dc [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_clk (100 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_clk (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/spi_dc/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins spi_dc/S_AXI]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells spi_dc]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins spi_dc/gpio_io_o]
endgroup
set_property name spi_dc [get_bd_ports gpio_io_o_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins mig_7series_0/ui_clk]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {15.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {78.125} CONFIG.CLKOUT1_JITTER {290.478} CONFIG.CLKOUT1_PHASE_ERROR {133.882}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property name SPI [get_bd_cells axi_quad_spi_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_clk (100 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_clk (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/SPI/AXI_LITE} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins SPI/AXI_LITE]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins SPI/ext_spi_clk]
set_property location {5 1544 -1469} [get_bd_cells SPI]
set_property location {5 1590 -1504} [get_bd_cells SPI]
set_property location {5 1598 -1492} [get_bd_cells SPI]
startgroup
set_property -dict [list CONFIG.C_USE_STARTUP {0} CONFIG.C_USE_STARTUP_INT {0} CONFIG.C_SCK_RATIO {2} CONFIG.C_FIFO_DEPTH {256}] [get_bd_cells SPI]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SPI/io0_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SPI/sck_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SPI/ss_o]
endgroup
set_property name io0_o [get_bd_ports io0_o_0]
set_property name sck_o [get_bd_ports sck_o_0]
set_property name ss_o [get_bd_ports ss_o_0]
create_bd_port -dir O reset_spi
connect_bd_net [get_bd_ports reset_spi] [get_bd_ports btnCpuReset]
save_bd_design
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_bd_design {C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.srcs/sources_1/bd/system/system.bd}
open_run synth_1 -name synth_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_bd_design {C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
open_bd_design {C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_bd_design {C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.srcs/sources_1/bd/system/system.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.srcs/sources_1/bd/system/system.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.srcs/sources_1/bd/system/system.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.srcs/sources_1/bd/system/system.bd]
refresh_design
close_design
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.srcs/sources_1/bd/system/system.bd}
file copy -force C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.runs/impl_1/system_wrapper.sysdef C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.sdk -hwspec C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.sdk/system_wrapper.hdf
launch_sdk -workspace C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.sdk -hwspec C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.sdk/system_wrapper.hdf
file copy -force C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.runs/impl_1/system_wrapper.sysdef C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.sdk -hwspec C:/Users/zande/Documents/VSCODE/SchoolStuff/ece153a/Labs/HardwareSetup/lab2b/lab2b.sdk/system_wrapper.hdf
