--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml toplvl.twx toplvl.ncd -o toplvl.twr toplvl.pcf -ucf
exam1.ucf

Design file:              toplvl.ncd
Physical constraint file: toplvl.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_1 = PERIOD TIMEGRP "clk_in" 16.666 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_1 = PERIOD TIMEGRP "clk_in" 16.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkControl/dcm_sp_inst/CLKIN
  Logical resource: clkControl/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkControl/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkControl/dcm_sp_inst/CLKIN
  Logical resource: clkControl/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkControl/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clkControl/dcm_sp_inst/CLKIN
  Logical resource: clkControl/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkControl/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_2 = PERIOD TIMEGRP "v_clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_2 = PERIOD TIMEGRP "v_clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: vgaModule/r0/CLK
  Logical resource: vgaModule/Mshreg_r0/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vgaModule/h_counter<3>/CLK
  Logical resource: vgaModule/h_counter_0/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vgaModule/h_counter<3>/CLK
  Logical resource: vgaModule/h_counter_1/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: v_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkControl_clk0 = PERIOD TIMEGRP "clkControl_clk0" TS_1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.196ns.
--------------------------------------------------------------------------------

Paths for end point controlModule/siwua (SLICE_X22Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlModule/state_FSM_FFd3 (FF)
  Destination:          controlModule/siwua (FF)
  Requirement:          16.666ns
  Data Path Delay:      2.037ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.603 - 0.627)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd3 to controlModule/siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.BQ      Tcko                  0.391   controlModule/state_FSM_FFd8
                                                       controlModule/state_FSM_FFd3
    SLICE_X22Y26.SR      net (fanout=2)        1.225   controlModule/state_FSM_FFd3
    SLICE_X22Y26.CLK     Tsrck                 0.421   controlModule/siwua
                                                       controlModule/siwua
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (0.812ns logic, 1.225ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd11 (SLICE_X21Y42.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlModule/state_FSM_FFd1 (FF)
  Destination:          controlModule/state_FSM_FFd11 (FF)
  Requirement:          16.666ns
  Data Path Delay:      1.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd1 to controlModule/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.AQ      Tcko                  0.391   controlModule/state_FSM_FFd8
                                                       controlModule/state_FSM_FFd1
    SLICE_X21Y42.A1      net (fanout=1)        1.035   controlModule/state_FSM_FFd1
    SLICE_X21Y42.CLK     Tas                   0.227   controlModule/state_FSM_FFd8
                                                       controlModule/state_FSM_FFd11-In1
                                                       controlModule/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (0.618ns logic, 1.035ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point controlModule/wr_l (SLICE_X23Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlModule/state_FSM_FFd5 (FF)
  Destination:          controlModule/wr_l (FF)
  Requirement:          16.666ns
  Data Path Delay:      1.681ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.584 - 0.534)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd5 to controlModule/wr_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.CQ      Tcko                  0.391   controlModule/state_FSM_FFd8
                                                       controlModule/state_FSM_FFd5
    SLICE_X23Y49.SR      net (fanout=2)        0.890   controlModule/state_FSM_FFd5
    SLICE_X23Y49.CLK     Tsrck                 0.400   controlModule/wr_l
                                                       controlModule/wr_l
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (0.791ns logic, 0.890ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkControl_clk0 = PERIOD TIMEGRP "clkControl_clk0" TS_1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point controlModule/wr_l (SLICE_X23Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controlModule/state_FSM_FFd5 (FF)
  Destination:          controlModule/wr_l (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.367 - 0.292)
  Source Clock:         d_clk rising at 16.666ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd5 to controlModule/wr_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.CQ      Tcko                  0.198   controlModule/state_FSM_FFd8
                                                       controlModule/state_FSM_FFd5
    SLICE_X23Y49.SR      net (fanout=2)        0.482   controlModule/state_FSM_FFd5
    SLICE_X23Y49.CLK     Tcksr       (-Th)     0.131   controlModule/wr_l
                                                       controlModule/wr_l
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.067ns logic, 0.482ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd5 (SLICE_X21Y42.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controlModule/state_FSM_FFd6 (FF)
  Destination:          controlModule/state_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         d_clk rising at 16.666ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd6 to controlModule/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.CQ      Tcko                  0.234   controlModule/state_FSM_FFd5-In
                                                       controlModule/state_FSM_FFd6
    SLICE_X21Y42.CX      net (fanout=1)        0.192   controlModule/state_FSM_FFd5-In
    SLICE_X21Y42.CLK     Tckdi       (-Th)    -0.059   controlModule/state_FSM_FFd8
                                                       controlModule/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.293ns logic, 0.192ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd9 (SLICE_X20Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controlModule/state_FSM_FFd10 (FF)
  Destination:          controlModule/state_FSM_FFd9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         d_clk rising at 16.666ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd10 to controlModule/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.AQ      Tcko                  0.234   controlModule/state_FSM_FFd10
                                                       controlModule/state_FSM_FFd10
    SLICE_X20Y43.DX      net (fanout=2)        0.220   controlModule/state_FSM_FFd10
    SLICE_X20Y43.CLK     Tckdi       (-Th)    -0.041   controlModule/state_FSM_FFd9
                                                       controlModule/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.275ns logic, 0.220ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkControl_clk0 = PERIOD TIMEGRP "clkControl_clk0" TS_1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.936ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clkControl/clkout1_buf/I0
  Logical resource: clkControl/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clkControl/clk0
--------------------------------------------------------------------------------
Slack: 16.236ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: controlModule/siwua/CLK
  Logical resource: controlModule/siwua/CK
  Location pin: SLICE_X22Y26.CLK
  Clock network: d_clk
--------------------------------------------------------------------------------
Slack: 16.236ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: controlModule/oe_l/CLK
  Logical resource: controlModule/rd_l/CK
  Location pin: SLICE_X22Y48.CLK
  Clock network: d_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkControl_clkfx = PERIOD TIMEGRP "clkControl_clkfx" TS_1 
/ 0.416666667         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 426 paths analyzed, 101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.851ns.
--------------------------------------------------------------------------------

Paths for end point vgaModule/v_counter_9 (SLICE_X2Y4.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaModule/v_counter_1 (FF)
  Destination:          vgaModule/v_counter_9 (FF)
  Requirement:          39.998ns
  Data Path Delay:      3.303ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.149 - 0.162)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaModule/v_counter_1 to vgaModule/v_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y2.BQ        Tcko                  0.408   vgaModule/v_counter<3>
                                                       vgaModule/v_counter_1
    SLICE_X0Y2.D1        net (fanout=3)        0.680   vgaModule/v_counter<1>
    SLICE_X0Y2.DMUX      Tilo                  0.261   vgaModule/tmp_v_sync
                                                       vgaModule/GND_8_o_GND_8_o_equal_4_o<9>_SW0
    SLICE_X0Y2.B1        net (fanout=1)        0.654   N4
    SLICE_X0Y2.B         Tilo                  0.203   vgaModule/tmp_v_sync
                                                       vgaModule/GND_8_o_GND_8_o_equal_4_o<9>
    SLICE_X2Y4.SR        net (fanout=3)        0.642   vgaModule/GND_8_o_GND_8_o_equal_4_o
    SLICE_X2Y4.CLK       Tsrck                 0.455   vgaModule/v_counter<9>
                                                       vgaModule/v_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.327ns logic, 1.976ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaModule/v_counter_6 (FF)
  Destination:          vgaModule/v_counter_9 (FF)
  Requirement:          39.998ns
  Data Path Delay:      3.302ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaModule/v_counter_6 to vgaModule/v_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y3.CQ        Tcko                  0.408   vgaModule/v_counter<7>
                                                       vgaModule/v_counter_6
    SLICE_X0Y2.D2        net (fanout=2)        0.679   vgaModule/v_counter<6>
    SLICE_X0Y2.DMUX      Tilo                  0.261   vgaModule/tmp_v_sync
                                                       vgaModule/GND_8_o_GND_8_o_equal_4_o<9>_SW0
    SLICE_X0Y2.B1        net (fanout=1)        0.654   N4
    SLICE_X0Y2.B         Tilo                  0.203   vgaModule/tmp_v_sync
                                                       vgaModule/GND_8_o_GND_8_o_equal_4_o<9>
    SLICE_X2Y4.SR        net (fanout=3)        0.642   vgaModule/GND_8_o_GND_8_o_equal_4_o
    SLICE_X2Y4.CLK       Tsrck                 0.455   vgaModule/v_counter<9>
                                                       vgaModule/v_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.327ns logic, 1.975ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaModule/v_counter_7 (FF)
  Destination:          vgaModule/v_counter_9 (FF)
  Requirement:          39.998ns
  Data Path Delay:      3.296ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaModule/v_counter_7 to vgaModule/v_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y3.DQ        Tcko                  0.408   vgaModule/v_counter<7>
                                                       vgaModule/v_counter_7
    SLICE_X0Y2.D3        net (fanout=2)        0.673   vgaModule/v_counter<7>
    SLICE_X0Y2.DMUX      Tilo                  0.261   vgaModule/tmp_v_sync
                                                       vgaModule/GND_8_o_GND_8_o_equal_4_o<9>_SW0
    SLICE_X0Y2.B1        net (fanout=1)        0.654   N4
    SLICE_X0Y2.B         Tilo                  0.203   vgaModule/tmp_v_sync
                                                       vgaModule/GND_8_o_GND_8_o_equal_4_o<9>
    SLICE_X2Y4.SR        net (fanout=3)        0.642   vgaModule/GND_8_o_GND_8_o_equal_4_o
    SLICE_X2Y4.CLK       Tsrck                 0.455   vgaModule/v_counter<9>
                                                       vgaModule/v_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.296ns (1.327ns logic, 1.969ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point vgaModule/v_counter_8 (SLICE_X2Y4.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaModule/v_counter_1 (FF)
  Destination:          vgaModule/v_counter_8 (FF)
  Requirement:          39.998ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.149 - 0.162)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaModule/v_counter_1 to vgaModule/v_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y2.BQ        Tcko                  0.408   vgaModule/v_counter<3>
                                                       vgaModule/v_counter_1
    SLICE_X0Y2.D1        net (fanout=3)        0.680   vgaModule/v_counter<1>
    SLICE_X0Y2.DMUX      Tilo                  0.261   vgaModule/tmp_v_sync
                                                       vgaModule/GND_8_o_GND_8_o_equal_4_o<9>_SW0
    SLICE_X0Y2.B1        net (fanout=1)        0.654   N4
    SLICE_X0Y2.B         Tilo                  0.203   vgaModule/tmp_v_sync
                                                       vgaModule/GND_8_o_GND_8_o_equal_4_o<9>
    SLICE_X2Y4.SR        net (fanout=3)        0.642   vgaModule/GND_8_o_GND_8_o_equal_4_o
    SLICE_X2Y4.CLK       Tsrck                 0.444   vgaModule/v_counter<9>
                                                       vgaModule/v_counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (1.316ns logic, 1.976ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaModule/v_counter_6 (FF)
  Destination:          vgaModule/v_counter_8 (FF)
  Requirement:          39.998ns
  Data Path Delay:      3.291ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaModule/v_counter_6 to vgaModule/v_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y3.CQ        Tcko                  0.408   vgaModule/v_counter<7>
                                                       vgaModule/v_counter_6
    SLICE_X0Y2.D2        net (fanout=2)        0.679   vgaModule/v_counter<6>
    SLICE_X0Y2.DMUX      Tilo                  0.261   vgaModule/tmp_v_sync
                                                       vgaModule/GND_8_o_GND_8_o_equal_4_o<9>_SW0
    SLICE_X0Y2.B1        net (fanout=1)        0.654   N4
    SLICE_X0Y2.B         Tilo                  0.203   vgaModule/tmp_v_sync
                                                       vgaModule/GND_8_o_GND_8_o_equal_4_o<9>
    SLICE_X2Y4.SR        net (fanout=3)        0.642   vgaModule/GND_8_o_GND_8_o_equal_4_o
    SLICE_X2Y4.CLK       Tsrck                 0.444   vgaModule/v_counter<9>
                                                       vgaModule/v_counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (1.316ns logic, 1.975ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaModule/v_counter_7 (FF)
  Destination:          vgaModule/v_counter_8 (FF)
  Requirement:          39.998ns
  Data Path Delay:      3.285ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaModule/v_counter_7 to vgaModule/v_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y3.DQ        Tcko                  0.408   vgaModule/v_counter<7>
                                                       vgaModule/v_counter_7
    SLICE_X0Y2.D3        net (fanout=2)        0.673   vgaModule/v_counter<7>
    SLICE_X0Y2.DMUX      Tilo                  0.261   vgaModule/tmp_v_sync
                                                       vgaModule/GND_8_o_GND_8_o_equal_4_o<9>_SW0
    SLICE_X0Y2.B1        net (fanout=1)        0.654   N4
    SLICE_X0Y2.B         Tilo                  0.203   vgaModule/tmp_v_sync
                                                       vgaModule/GND_8_o_GND_8_o_equal_4_o<9>
    SLICE_X2Y4.SR        net (fanout=3)        0.642   vgaModule/GND_8_o_GND_8_o_equal_4_o
    SLICE_X2Y4.CLK       Tsrck                 0.444   vgaModule/v_counter<9>
                                                       vgaModule/v_counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (1.316ns logic, 1.969ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point vgaModule/v_counter_4 (SLICE_X2Y3.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaModule/h_counter_7 (FF)
  Destination:          vgaModule/v_counter_4 (FF)
  Requirement:          39.998ns
  Data Path Delay:      3.221ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.284 - 0.293)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaModule/h_counter_7 to vgaModule/v_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.DQ       Tcko                  0.408   vgaModule/h_counter<7>
                                                       vgaModule/h_counter_7
    SLICE_X7Y14.D4       net (fanout=3)        0.575   vgaModule/h_counter<7>
    SLICE_X7Y14.D        Tilo                  0.259   N6
                                                       vgaModule/GND_8_o_GND_8_o_equal_5_o<9>_SW0
    SLICE_X7Y14.C6       net (fanout=1)        0.118   N6
    SLICE_X7Y14.C        Tilo                  0.259   N6
                                                       vgaModule/GND_8_o_GND_8_o_equal_5_o<9>
    SLICE_X2Y3.CE        net (fanout=6)        1.267   vgaModule/GND_8_o_GND_8_o_equal_5_o
    SLICE_X2Y3.CLK       Tceck                 0.335   vgaModule/v_counter<7>
                                                       vgaModule/v_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (1.261ns logic, 1.960ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaModule/h_counter_1 (FF)
  Destination:          vgaModule/v_counter_4 (FF)
  Requirement:          39.998ns
  Data Path Delay:      3.079ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.284 - 0.293)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaModule/h_counter_1 to vgaModule/v_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BQ       Tcko                  0.408   vgaModule/h_counter<3>
                                                       vgaModule/h_counter_1
    SLICE_X7Y14.D2       net (fanout=2)        0.433   vgaModule/h_counter<1>
    SLICE_X7Y14.D        Tilo                  0.259   N6
                                                       vgaModule/GND_8_o_GND_8_o_equal_5_o<9>_SW0
    SLICE_X7Y14.C6       net (fanout=1)        0.118   N6
    SLICE_X7Y14.C        Tilo                  0.259   N6
                                                       vgaModule/GND_8_o_GND_8_o_equal_5_o<9>
    SLICE_X2Y3.CE        net (fanout=6)        1.267   vgaModule/GND_8_o_GND_8_o_equal_5_o
    SLICE_X2Y3.CLK       Tceck                 0.335   vgaModule/v_counter<7>
                                                       vgaModule/v_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (1.261ns logic, 1.818ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaModule/h_counter_5 (FF)
  Destination:          vgaModule/v_counter_4 (FF)
  Requirement:          39.998ns
  Data Path Delay:      3.031ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.284 - 0.293)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaModule/h_counter_5 to vgaModule/v_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.BQ       Tcko                  0.408   vgaModule/h_counter<7>
                                                       vgaModule/h_counter_5
    SLICE_X7Y14.D5       net (fanout=3)        0.385   vgaModule/h_counter<5>
    SLICE_X7Y14.D        Tilo                  0.259   N6
                                                       vgaModule/GND_8_o_GND_8_o_equal_5_o<9>_SW0
    SLICE_X7Y14.C6       net (fanout=1)        0.118   N6
    SLICE_X7Y14.C        Tilo                  0.259   N6
                                                       vgaModule/GND_8_o_GND_8_o_equal_5_o<9>
    SLICE_X2Y3.CE        net (fanout=6)        1.267   vgaModule/GND_8_o_GND_8_o_equal_5_o
    SLICE_X2Y3.CLK       Tceck                 0.335   vgaModule/v_counter<7>
                                                       vgaModule/v_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (1.261ns logic, 1.770ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkControl_clkfx = PERIOD TIMEGRP "clkControl_clkfx" TS_1 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vgaModule/h_counter_1 (SLICE_X6Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaModule/h_counter_1 (FF)
  Destination:          vgaModule/h_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         v_clk rising at 39.998ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaModule/h_counter_1 to vgaModule/h_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BQ       Tcko                  0.200   vgaModule/h_counter<3>
                                                       vgaModule/h_counter_1
    SLICE_X6Y14.B5       net (fanout=2)        0.076   vgaModule/h_counter<1>
    SLICE_X6Y14.CLK      Tah         (-Th)    -0.234   vgaModule/h_counter<3>
                                                       vgaModule/h_counter<1>_rt
                                                       vgaModule/Mcount_h_counter_cy<3>
                                                       vgaModule/h_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point vgaModule/v_counter_1 (SLICE_X2Y2.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaModule/v_counter_1 (FF)
  Destination:          vgaModule/v_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         v_clk rising at 39.998ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaModule/v_counter_1 to vgaModule/v_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y2.BQ        Tcko                  0.200   vgaModule/v_counter<3>
                                                       vgaModule/v_counter_1
    SLICE_X2Y2.B5        net (fanout=3)        0.076   vgaModule/v_counter<1>
    SLICE_X2Y2.CLK       Tah         (-Th)    -0.234   vgaModule/v_counter<3>
                                                       vgaModule/v_counter<1>_rt
                                                       vgaModule/Mcount_v_counter_cy<3>
                                                       vgaModule/v_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point vgaModule/h_counter_9 (SLICE_X6Y16.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaModule/h_counter_9 (FF)
  Destination:          vgaModule/h_counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         v_clk rising at 39.998ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaModule/h_counter_9 to vgaModule/h_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.BQ       Tcko                  0.200   vgaModule/h_counter<9>
                                                       vgaModule/h_counter_9
    SLICE_X6Y16.B5       net (fanout=3)        0.079   vgaModule/h_counter<9>
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.234   vgaModule/h_counter<9>
                                                       vgaModule/h_counter<9>_rt
                                                       vgaModule/Mcount_h_counter_xor<9>
                                                       vgaModule/h_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkControl_clkfx = PERIOD TIMEGRP "clkControl_clkfx" TS_1 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.268ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clkControl/clkout2_buf/I0
  Logical resource: clkControl/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clkControl/clkfx
--------------------------------------------------------------------------------
Slack: 38.998ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: vgaModule/r0/CLK
  Logical resource: vgaModule/Mshreg_r0/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 39.568ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vgaModule/h_counter<3>/CLK
  Logical resource: vgaModule/h_counter_0/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: v_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 5.667 ns AFTER COMP "clk_in";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 15 endpoints analyzed, 10 failing endpoints
 10 timing errors detected.
 Minimum allowable offset is   6.284ns.
--------------------------------------------------------------------------------

Paths for end point b2 (P2.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.617ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               vgaModule/r0 (FF)
  Destination:          b2 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      4.883ns (Levels of Logic = 1)
  Clock Path Delay:     0.726ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to vgaModule/r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -4.730   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.577   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    SLICE_X0Y54.CLK      net (fanout=10)       1.176   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (-3.620ns logic, 4.346ns route)

  Maximum Data Path at Slow Process Corner: vgaModule/r0 to b2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.BQ       Tcko                  0.447   vgaModule/r0
                                                       vgaModule/r0
    P2.O                 net (fanout=9)        2.055   vgaModule/r0
    P2.PAD               Tioop                 2.381   b2
                                                       b2_OBUF
                                                       b2
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (2.828ns logic, 2.055ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point r0 (P12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.259ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               vgaModule/r0 (FF)
  Destination:          r0 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      4.525ns (Levels of Logic = 1)
  Clock Path Delay:     0.726ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to vgaModule/r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -4.730   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.577   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    SLICE_X0Y54.CLK      net (fanout=10)       1.176   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (-3.620ns logic, 4.346ns route)

  Maximum Data Path at Slow Process Corner: vgaModule/r0 to r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.BQ       Tcko                  0.447   vgaModule/r0
                                                       vgaModule/r0
    P12.O                net (fanout=9)        1.697   vgaModule/r0
    P12.PAD              Tioop                 2.381   r0
                                                       r0_OBUF
                                                       r0
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (2.828ns logic, 1.697ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point b0 (P6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.236ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               vgaModule/r0 (FF)
  Destination:          b0 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      4.502ns (Levels of Logic = 1)
  Clock Path Delay:     0.726ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to vgaModule/r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -4.730   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.577   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    SLICE_X0Y54.CLK      net (fanout=10)       1.176   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (-3.620ns logic, 4.346ns route)

  Maximum Data Path at Slow Process Corner: vgaModule/r0 to b0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.BQ       Tcko                  0.447   vgaModule/r0
                                                       vgaModule/r0
    P6.O                 net (fanout=9)        1.674   vgaModule/r0
    P6.PAD               Tioop                 2.381   b0
                                                       b0_OBUF
                                                       b0
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (2.828ns logic, 1.674ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 5.667 ns AFTER COMP "clk_in";
--------------------------------------------------------------------------------

Paths for end point h_sync (P33.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.999ns (clock arrival + clock path + data path - uncertainty)
  Source:               vgaModule/h_sync (FF)
  Destination:          h_sync (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Data Path Delay:      2.494ns (Levels of Logic = 1)
  Clock Path Delay:     0.180ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_in to vgaModule/h_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.721   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    SLICE_X1Y3.CLK       net (fanout=10)       0.563   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (-2.219ns logic, 2.399ns route)

  Minimum Data Path at Fast Process Corner: vgaModule/h_sync to h_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.198   vgaModule/h_sync
                                                       vgaModule/h_sync
    P33.O                net (fanout=1)        0.900   vgaModule/h_sync
    P33.PAD              Tioop                 1.396   h_sync
                                                       h_sync_OBUF
                                                       h_sync
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (1.594ns logic, 0.900ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point g2 (P7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.079ns (clock arrival + clock path + data path - uncertainty)
  Source:               vgaModule/r0 (FF)
  Destination:          g2 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 1)
  Clock Path Delay:     0.173ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_in to vgaModule/r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.721   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    SLICE_X0Y54.CLK      net (fanout=10)       0.556   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.173ns (-2.219ns logic, 2.392ns route)

  Minimum Data Path at Fast Process Corner: vgaModule/r0 to g2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.BQ       Tcko                  0.234   vgaModule/r0
                                                       vgaModule/r0
    P7.O                 net (fanout=9)        0.951   vgaModule/r0
    P7.PAD               Tioop                 1.396   g2
                                                       g2_OBUF
                                                       g2
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (1.630ns logic, 0.951ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point b1 (P5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.104ns (clock arrival + clock path + data path - uncertainty)
  Source:               vgaModule/r0 (FF)
  Destination:          b1 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Data Path Delay:      2.606ns (Levels of Logic = 1)
  Clock Path Delay:     0.173ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_in to vgaModule/r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.721   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    SLICE_X0Y54.CLK      net (fanout=10)       0.556   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.173ns (-2.219ns logic, 2.392ns route)

  Minimum Data Path at Fast Process Corner: vgaModule/r0 to b1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.BQ       Tcko                  0.234   vgaModule/r0
                                                       vgaModule/r0
    P5.O                 net (fanout=9)        0.976   vgaModule/r0
    P5.PAD               Tioop                 1.396   b1
                                                       b1_OBUF
                                                       b1
    -------------------------------------------------  ---------------------------
    Total                                      2.606ns (1.630ns logic, 0.976ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_in";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.316ns.
--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd10 (SLICE_X20Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.684ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rxf_l (PAD)
  Destination:          controlModule/state_FSM_FFd10 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      5.534ns (Levels of Logic = 2)
  Clock Path Delay:     0.493ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rxf_l to controlModule/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P99.I                Tiopi                 1.310   rxf_l
                                                       rxf_l
                                                       rxf_l_IBUF
                                                       ProtoComp21.IMUX
    SLICE_X21Y42.A3      net (fanout=1)        2.355   rxf_l_IBUF
    SLICE_X21Y42.A       Tilo                  0.259   controlModule/state_FSM_FFd8
                                                       controlModule/rxf_l1
    SLICE_X20Y42.SR      net (fanout=1)        1.185   controlModule/rxf_l_0
    SLICE_X20Y42.CLK     Tsrck                 0.425   controlModule/state_FSM_FFd10
                                                       controlModule/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      5.534ns (1.994ns logic, 3.540ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Clock Path at Slow Process Corner: clk_in to controlModule/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.897   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X20Y42.CLK     net (fanout=8)        0.619   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (-2.911ns logic, 3.404ns route)

--------------------------------------------------------------------------------
Slack (setup path):     3.728ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset_l (PAD)
  Destination:          controlModule/state_FSM_FFd10 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 2)
  Clock Path Delay:     0.493ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_l to controlModule/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.817   reset_l
                                                       reset_l
                                                       reset_l_IBUF
                                                       ProtoComp19.IINV
                                                       ProtoComp19.IMUX
    SLICE_X21Y42.A5      net (fanout=4)        2.804   reset_h
    SLICE_X21Y42.A       Tilo                  0.259   controlModule/state_FSM_FFd8
                                                       controlModule/rxf_l1
    SLICE_X20Y42.SR      net (fanout=1)        1.185   controlModule/rxf_l_0
    SLICE_X20Y42.CLK     Tsrck                 0.425   controlModule/state_FSM_FFd10
                                                       controlModule/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (1.501ns logic, 3.989ns route)
                                                       (27.3% logic, 72.7% route)

  Minimum Clock Path at Slow Process Corner: clk_in to controlModule/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.897   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X20Y42.CLK     net (fanout=8)        0.619   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (-2.911ns logic, 3.404ns route)

--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd6 (SLICE_X20Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.207ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset_l (PAD)
  Destination:          controlModule/state_FSM_FFd6 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 2)
  Clock Path Delay:     0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_l to controlModule/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.817   reset_l
                                                       reset_l
                                                       reset_l_IBUF
                                                       ProtoComp19.IINV
                                                       ProtoComp19.IMUX
    SLICE_X21Y42.B2      net (fanout=4)        3.222   reset_h
    SLICE_X21Y42.B       Tilo                  0.259   controlModule/state_FSM_FFd8
                                                       controlModule/txe_l1
    SLICE_X20Y41.SR      net (fanout=1)        0.280   controlModule/txe_l_0
    SLICE_X20Y41.CLK     Tsrck                 0.431   controlModule/state_FSM_FFd5-In
                                                       controlModule/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (1.507ns logic, 3.502ns route)
                                                       (30.1% logic, 69.9% route)

  Minimum Clock Path at Slow Process Corner: clk_in to controlModule/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.897   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X20Y41.CLK     net (fanout=8)        0.617   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (-2.911ns logic, 3.402ns route)

--------------------------------------------------------------------------------
Slack (setup path):     4.586ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               txe_l (PAD)
  Destination:          controlModule/state_FSM_FFd6 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 2)
  Clock Path Delay:     0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: txe_l to controlModule/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P102.I               Tiopi                 1.310   txe_l
                                                       txe_l
                                                       txe_l_IBUF
                                                       ProtoComp21.IMUX.1
    SLICE_X21Y42.B5      net (fanout=1)        2.350   txe_l_IBUF
    SLICE_X21Y42.B       Tilo                  0.259   controlModule/state_FSM_FFd8
                                                       controlModule/txe_l1
    SLICE_X20Y41.SR      net (fanout=1)        0.280   controlModule/txe_l_0
    SLICE_X20Y41.CLK     Tsrck                 0.431   controlModule/state_FSM_FFd5-In
                                                       controlModule/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (2.000ns logic, 2.630ns route)
                                                       (43.2% logic, 56.8% route)

  Minimum Clock Path at Slow Process Corner: clk_in to controlModule/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.897   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X20Y41.CLK     net (fanout=8)        0.617   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (-2.911ns logic, 3.402ns route)

--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd9 (SLICE_X20Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.835ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset_l (PAD)
  Destination:          controlModule/state_FSM_FFd9 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 1)
  Clock Path Delay:     0.496ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_l to controlModule/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.817   reset_l
                                                       reset_l
                                                       reset_l_IBUF
                                                       ProtoComp19.IINV
                                                       ProtoComp19.IMUX
    SLICE_X20Y43.SR      net (fanout=4)        3.130   reset_h
    SLICE_X20Y43.CLK     Tsrck                 0.439   controlModule/state_FSM_FFd9
                                                       controlModule/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (1.256ns logic, 3.130ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path at Slow Process Corner: clk_in to controlModule/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.897   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X20Y43.CLK     net (fanout=8)        0.622   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (-2.911ns logic, 3.407ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_in";
--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd7 (SLICE_X21Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.689ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               reset_l (PAD)
  Destination:          controlModule/state_FSM_FFd7 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.017ns (Levels of Logic = 1)
  Clock Path Delay:     0.553ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: reset_l to controlModule/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.331   reset_l
                                                       reset_l
                                                       reset_l_IBUF
                                                       ProtoComp19.IINV
                                                       ProtoComp19.IMUX
    SLICE_X21Y42.SR      net (fanout=4)        1.825   reset_h
    SLICE_X21Y42.CLK     Tcksr       (-Th)     0.139   controlModule/state_FSM_FFd8
                                                       controlModule/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      2.017ns (0.192ns logic, 1.825ns route)
                                                       (9.5% logic, 90.5% route)

  Maximum Clock Path at Fast Process Corner: clk_in to controlModule/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.744   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X21Y42.CLK     net (fanout=8)        0.759   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (-2.184ns logic, 2.737ns route)

--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd4 (SLICE_X21Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.690ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               reset_l (PAD)
  Destination:          controlModule/state_FSM_FFd4 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.018ns (Levels of Logic = 1)
  Clock Path Delay:     0.553ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: reset_l to controlModule/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.331   reset_l
                                                       reset_l
                                                       reset_l_IBUF
                                                       ProtoComp19.IINV
                                                       ProtoComp19.IMUX
    SLICE_X21Y42.SR      net (fanout=4)        1.825   reset_h
    SLICE_X21Y42.CLK     Tcksr       (-Th)     0.138   controlModule/state_FSM_FFd8
                                                       controlModule/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (0.193ns logic, 1.825ns route)
                                                       (9.6% logic, 90.4% route)

  Maximum Clock Path at Fast Process Corner: clk_in to controlModule/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.744   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X21Y42.CLK     net (fanout=8)        0.759   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (-2.184ns logic, 2.737ns route)

--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd2 (SLICE_X21Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.696ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               reset_l (PAD)
  Destination:          controlModule/state_FSM_FFd2 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.024ns (Levels of Logic = 1)
  Clock Path Delay:     0.553ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: reset_l to controlModule/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.331   reset_l
                                                       reset_l
                                                       reset_l_IBUF
                                                       ProtoComp19.IINV
                                                       ProtoComp19.IMUX
    SLICE_X21Y42.SR      net (fanout=4)        1.825   reset_h
    SLICE_X21Y42.CLK     Tcksr       (-Th)     0.132   controlModule/state_FSM_FFd8
                                                       controlModule/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.024ns (0.199ns logic, 1.825ns route)
                                                       (9.8% logic, 90.2% route)

  Maximum Clock Path at Fast Process Corner: clk_in to controlModule/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp21.IMUX.2
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.744   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X21Y42.CLK     net (fanout=8)        0.759   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (-2.184ns logic, 2.737ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_1                           |     16.666ns|      8.000ns|      2.196ns|            0|            0|            0|          446|
| TS_clkControl_clk0            |     16.666ns|      2.196ns|          N/A|            0|            0|           20|            0|
| TS_clkControl_clkfx           |     39.998ns|      3.851ns|          N/A|            0|            0|          426|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset_l     |    5.272(R)|      SLOW  |   -1.189(R)|      FAST  |d_clk             |   0.000|
rxf_l       |    5.316(R)|      SLOW  |   -1.558(R)|      FAST  |d_clk             |   0.000|
txe_l       |    4.414(R)|      SLOW  |   -1.501(R)|      FAST  |d_clk             |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_in to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
b0          |         5.903(R)|      SLOW  |         2.244(R)|      FAST  |v_clk             |   0.000|
b1          |         5.699(R)|      SLOW  |         2.104(R)|      FAST  |v_clk             |   0.000|
b2          |         6.284(R)|      SLOW  |         2.475(R)|      FAST  |v_clk             |   0.000|
g0          |         5.838(R)|      SLOW  |         2.176(R)|      FAST  |v_clk             |   0.000|
g1          |         5.844(R)|      SLOW  |         2.208(R)|      FAST  |v_clk             |   0.000|
g2          |         5.677(R)|      SLOW  |         2.079(R)|      FAST  |v_clk             |   0.000|
h_sync      |         5.577(R)|      SLOW  |         1.999(R)|      FAST  |v_clk             |   0.000|
oe_l        |         5.564(R)|      SLOW  |         2.615(R)|      FAST  |d_clk             |   0.000|
r0          |         5.926(R)|      SLOW  |         2.202(R)|      FAST  |v_clk             |   0.000|
r1          |         5.864(R)|      SLOW  |         2.190(R)|      FAST  |v_clk             |   0.000|
r2          |         5.871(R)|      SLOW  |         2.238(R)|      FAST  |v_clk             |   0.000|
rd_l        |         5.651(R)|      SLOW  |         2.662(R)|      FAST  |d_clk             |   0.000|
siwua       |         5.493(R)|      SLOW  |         2.560(R)|      FAST  |d_clk             |   0.000|
v_sync      |         5.802(R)|      SLOW  |         2.166(R)|      FAST  |v_clk             |   0.000|
wr_l        |         5.559(R)|      SLOW  |         2.618(R)|      FAST  |d_clk             |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    3.851|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_in";
Worst Case Data Window 4.127; Ideal Clock Offset To Actual Clock -0.998; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
reset_l           |    5.272(R)|      SLOW  |   -1.189(R)|      FAST  |    3.728|    1.689|        1.020|
rxf_l             |    5.316(R)|      SLOW  |   -1.558(R)|      FAST  |    3.684|    2.058|        0.813|
txe_l             |    4.414(R)|      SLOW  |   -1.501(R)|      FAST  |    4.586|    2.001|        1.293|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.316|         -  |      -1.189|         -  |    3.684|    1.689|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 5.667 ns AFTER COMP "clk_in";
Bus Skew: 0.791 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
b0                                             |        5.903|      SLOW  |        2.244|      FAST  |         0.410|
b1                                             |        5.699|      SLOW  |        2.104|      FAST  |         0.206|
b2                                             |        6.284|      SLOW  |        2.475|      FAST  |         0.791|
g0                                             |        5.838|      SLOW  |        2.176|      FAST  |         0.345|
g1                                             |        5.844|      SLOW  |        2.208|      FAST  |         0.351|
g2                                             |        5.677|      SLOW  |        2.079|      FAST  |         0.184|
h_sync                                         |        5.577|      SLOW  |        1.999|      FAST  |         0.084|
oe_l                                           |        5.564|      SLOW  |        2.615|      FAST  |         0.071|
r0                                             |        5.926|      SLOW  |        2.202|      FAST  |         0.433|
r1                                             |        5.864|      SLOW  |        2.190|      FAST  |         0.371|
r2                                             |        5.871|      SLOW  |        2.238|      FAST  |         0.378|
rd_l                                           |        5.651|      SLOW  |        2.662|      FAST  |         0.158|
siwua                                          |        5.493|      SLOW  |        2.560|      FAST  |         0.000|
v_sync                                         |        5.802|      SLOW  |        2.166|      FAST  |         0.309|
wr_l                                           |        5.559|      SLOW  |        2.618|      FAST  |         0.066|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 10  Score: 2038  (Setup/Max: 2038, Hold: 0)

Constraints cover 476 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)
   Minimum input required time before clock:   5.316ns
   Minimum output required time after clock:   6.284ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 08 02:51:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



