Classic Timing Analyzer report for CPU
Tue Mar 23 12:43:37 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.307 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; AluResult[30]                           ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 45.42 MHz ( period = 22.018 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegData[0]            ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B|Saida[20]                ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; 131          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                         ;            ;          ; 131          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 45.42 MHz ( period = 22.018 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 7.205 ns                ;
; N/A                                     ; 45.98 MHz ( period = 21.748 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 46.29 MHz ( period = 21.604 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 46.36 MHz ( period = 21.572 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.984 ns                ;
; N/A                                     ; 46.37 MHz ( period = 21.566 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 7.547 ns                ;
; N/A                                     ; 46.77 MHz ( period = 21.380 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 46.96 MHz ( period = 21.296 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 7.416 ns                ;
; N/A                                     ; 47.00 MHz ( period = 21.276 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 6.829 ns                ;
; N/A                                     ; 47.28 MHz ( period = 21.152 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 7.342 ns                ;
; N/A                                     ; 47.29 MHz ( period = 21.146 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 6.764 ns                ;
; N/A                                     ; 47.33 MHz ( period = 21.128 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 47.34 MHz ( period = 21.126 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 6.748 ns                ;
; N/A                                     ; 47.34 MHz ( period = 21.122 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 6.752 ns                ;
; N/A                                     ; 47.35 MHz ( period = 21.120 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 7.326 ns                ;
; N/A                                     ; 47.37 MHz ( period = 21.110 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 6.750 ns                ;
; N/A                                     ; 47.48 MHz ( period = 21.062 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 6.720 ns                ;
; N/A                                     ; 47.49 MHz ( period = 21.058 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 6.718 ns                ;
; N/A                                     ; 47.53 MHz ( period = 21.040 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 7.309 ns                ;
; N/A                                     ; 47.61 MHz ( period = 21.006 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 6.698 ns                ;
; N/A                                     ; 47.70 MHz ( period = 20.966 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 6.676 ns                ;
; N/A                                     ; 47.75 MHz ( period = 20.942 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.671 ns                ;
; N/A                                     ; 47.77 MHz ( period = 20.934 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 6.660 ns                ;
; N/A                                     ; 47.86 MHz ( period = 20.894 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 6.645 ns                ;
; N/A                                     ; 47.90 MHz ( period = 20.876 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 6.633 ns                ;
; N/A                                     ; 47.93 MHz ( period = 20.862 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 6.624 ns                ;
; N/A                                     ; 47.94 MHz ( period = 20.858 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 6.618 ns                ;
; N/A                                     ; 47.95 MHz ( period = 20.856 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 47.96 MHz ( period = 20.852 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 6.621 ns                ;
; N/A                                     ; 47.99 MHz ( period = 20.838 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.673 ns                ;
; N/A                                     ; 48.01 MHz ( period = 20.830 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 6.608 ns                ;
; N/A                                     ; 48.10 MHz ( period = 20.792 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 6.589 ns                ;
; N/A                                     ; 48.10 MHz ( period = 20.788 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 6.587 ns                ;
; N/A                                     ; 48.15 MHz ( period = 20.770 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 7.178 ns                ;
; N/A                                     ; 48.23 MHz ( period = 20.732 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 6.559 ns                ;
; N/A                                     ; 48.28 MHz ( period = 20.714 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 48.28 MHz ( period = 20.712 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 6.543 ns                ;
; N/A                                     ; 48.29 MHz ( period = 20.708 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 6.547 ns                ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 6.543 ns                ;
; N/A                                     ; 48.35 MHz ( period = 20.682 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 6.528 ns                ;
; N/A                                     ; 48.36 MHz ( period = 20.680 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 6.527 ns                ;
; N/A                                     ; 48.37 MHz ( period = 20.676 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 48.37 MHz ( period = 20.676 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 6.531 ns                ;
; N/A                                     ; 48.43 MHz ( period = 20.650 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 6.527 ns                ;
; N/A                                     ; 48.43 MHz ( period = 20.648 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 6.515 ns                ;
; N/A                                     ; 48.44 MHz ( period = 20.644 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 48.44 MHz ( period = 20.644 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 48.44 MHz ( period = 20.642 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 6.523 ns                ;
; N/A                                     ; 48.48 MHz ( period = 20.626 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 7.104 ns                ;
; N/A                                     ; 48.49 MHz ( period = 20.624 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 6.514 ns                ;
; N/A                                     ; 48.51 MHz ( period = 20.616 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 6.499 ns                ;
; N/A                                     ; 48.52 MHz ( period = 20.612 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 6.497 ns                ;
; N/A                                     ; 48.56 MHz ( period = 20.594 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 7.088 ns                ;
; N/A                                     ; 48.73 MHz ( period = 20.522 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 48.74 MHz ( period = 20.518 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 7.023 ns                ;
; N/A                                     ; 48.80 MHz ( period = 20.492 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 6.444 ns                ;
; N/A                                     ; 48.80 MHz ( period = 20.490 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 48.83 MHz ( period = 20.480 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 48.85 MHz ( period = 20.470 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 6.435 ns                ;
; N/A                                     ; 48.89 MHz ( period = 20.454 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 6.425 ns                ;
; N/A                                     ; 48.89 MHz ( period = 20.452 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 48.90 MHz ( period = 20.448 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 6.424 ns                ;
; N/A                                     ; 49.05 MHz ( period = 20.386 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 7.015 ns                ;
; N/A                                     ; 49.07 MHz ( period = 20.380 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 49.08 MHz ( period = 20.374 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 49.09 MHz ( period = 20.372 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 6.392 ns                ;
; N/A                                     ; 49.25 MHz ( period = 20.304 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 6.347 ns                ;
; N/A                                     ; 49.36 MHz ( period = 20.258 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.374 ns                ;
; N/A                                     ; 49.38 MHz ( period = 20.252 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 6.324 ns                ;
; N/A                                     ; 49.39 MHz ( period = 20.248 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.892 ns                ;
; N/A                                     ; 49.42 MHz ( period = 20.236 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 6.322 ns                ;
; N/A                                     ; 49.43 MHz ( period = 20.230 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 6.311 ns                ;
; N/A                                     ; 49.44 MHz ( period = 20.228 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 6.318 ns                ;
; N/A                                     ; 49.45 MHz ( period = 20.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.876 ns                ;
; N/A                                     ; 49.45 MHz ( period = 20.222 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.204 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 6.295 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 6.304 ns                ;
; N/A                                     ; 49.51 MHz ( period = 20.198 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 6.295 ns                ;
; N/A                                     ; 49.51 MHz ( period = 20.196 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 49.54 MHz ( period = 20.184 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 6.294 ns                ;
; N/A                                     ; 49.55 MHz ( period = 20.182 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 6.295 ns                ;
; N/A                                     ; 49.73 MHz ( period = 20.108 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 6.250 ns                ;
; N/A                                     ; 49.74 MHz ( period = 20.104 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.818 ns                ;
; N/A                                     ; 49.76 MHz ( period = 20.096 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 6.297 ns                ;
; N/A                                     ; 49.81 MHz ( period = 20.078 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 6.239 ns                ;
; N/A                                     ; 49.81 MHz ( period = 20.076 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 49.82 MHz ( period = 20.072 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 49.83 MHz ( period = 20.070 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 6.230 ns                ;
; N/A                                     ; 49.86 MHz ( period = 20.056 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 6.230 ns                ;
; N/A                                     ; 49.87 MHz ( period = 20.052 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 6.215 ns                ;
; N/A                                     ; 49.88 MHz ( period = 20.050 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 6.214 ns                ;
; N/A                                     ; 49.89 MHz ( period = 20.046 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 6.223 ns                ;
; N/A                                     ; 49.89 MHz ( period = 20.046 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 49.89 MHz ( period = 20.044 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:PC|Saida[30]                      ; clock      ; clock    ; None                        ; None                      ; 6.223 ns                ;
; N/A                                     ; 49.90 MHz ( period = 20.042 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:PC|Saida[31]                      ; clock      ; clock    ; None                        ; None                      ; 6.222 ns                ;
; N/A                                     ; 49.90 MHz ( period = 20.040 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 49.91 MHz ( period = 20.038 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 6.210 ns                ;
; N/A                                     ; 49.91 MHz ( period = 20.038 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 49.94 MHz ( period = 20.024 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 6.214 ns                ;
; N/A                                     ; 49.98 MHz ( period = 20.008 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 6.204 ns                ;
; N/A                                     ; 49.99 MHz ( period = 20.006 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 6.205 ns                ;
; N/A                                     ; 50.04 MHz ( period = 19.986 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 6.186 ns                ;
; N/A                                     ; 50.05 MHz ( period = 19.982 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 6.184 ns                ;
; N/A                                     ; 50.06 MHz ( period = 19.978 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.233 ns                ;
; N/A                                     ; 50.09 MHz ( period = 19.966 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 6.232 ns                ;
; N/A                                     ; 50.09 MHz ( period = 19.964 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.775 ns                ;
; N/A                                     ; 50.10 MHz ( period = 19.962 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.178 ns                ;
; N/A                                     ; 50.11 MHz ( period = 19.958 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 6.160 ns                ;
; N/A                                     ; 50.13 MHz ( period = 19.950 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[29][26] ; clock      ; clock    ; None                        ; None                      ; 6.156 ns                ;
; N/A                                     ; 50.13 MHz ( period = 19.948 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 50.14 MHz ( period = 19.946 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 6.216 ns                ;
; N/A                                     ; 50.15 MHz ( period = 19.942 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 50.17 MHz ( period = 19.934 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 50.26 MHz ( period = 19.898 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 6.142 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.890 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[29][27] ; clock      ; clock    ; None                        ; None                      ; 6.138 ns                ;
; N/A                                     ; 50.30 MHz ( period = 19.882 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 6.188 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.878 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 6.186 ns                ;
; N/A                                     ; 50.35 MHz ( period = 19.860 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.777 ns                ;
; N/A                                     ; 50.46 MHz ( period = 19.818 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 6.111 ns                ;
; N/A                                     ; 50.49 MHz ( period = 19.806 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.716 ns                ;
; N/A                                     ; 50.49 MHz ( period = 19.804 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 6.093 ns                ;
; N/A                                     ; 50.54 MHz ( period = 19.786 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 6.078 ns                ;
; N/A                                     ; 50.55 MHz ( period = 19.784 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 50.56 MHz ( period = 19.780 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 6.081 ns                ;
; N/A                                     ; 50.57 MHz ( period = 19.774 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Registrador:PC|Saida[30]                      ; clock      ; clock    ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 50.58 MHz ( period = 19.772 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Registrador:PC|Saida[31]                      ; clock      ; clock    ; None                        ; None                      ; 6.091 ns                ;
; N/A                                     ; 50.63 MHz ( period = 19.750 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:PC|Saida[29]                      ; clock      ; clock    ; None                        ; None                      ; 6.080 ns                ;
; N/A                                     ; 50.66 MHz ( period = 19.738 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:PC|Saida[28]                      ; clock      ; clock    ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 50.70 MHz ( period = 19.722 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[31][26] ; clock      ; clock    ; None                        ; None                      ; 6.042 ns                ;
; N/A                                     ; 50.71 MHz ( period = 19.720 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 6.049 ns                ;
; N/A                                     ; 50.71 MHz ( period = 19.720 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 6.060 ns                ;
; N/A                                     ; 50.72 MHz ( period = 19.716 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 6.047 ns                ;
; N/A                                     ; 50.73 MHz ( period = 19.714 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 50.74 MHz ( period = 19.708 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 6.054 ns                ;
; N/A                                     ; 50.77 MHz ( period = 19.698 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.638 ns                ;
; N/A                                     ; 50.79 MHz ( period = 19.688 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 50.80 MHz ( period = 19.684 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[0][27]  ; clock      ; clock    ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 50.81 MHz ( period = 19.680 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[29][26] ; clock      ; clock    ; None                        ; None                      ; 6.025 ns                ;
; N/A                                     ; 50.94 MHz ( period = 19.630 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Registrador:PC|Saida[30]                      ; clock      ; clock    ; None                        ; None                      ; 6.018 ns                ;
; N/A                                     ; 50.95 MHz ( period = 19.628 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Registrador:PC|Saida[31]                      ; clock      ; clock    ; None                        ; None                      ; 6.017 ns                ;
; N/A                                     ; 50.95 MHz ( period = 19.628 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 6.011 ns                ;
; N/A                                     ; 50.97 MHz ( period = 19.620 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 6.050 ns                ;
; N/A                                     ; 50.97 MHz ( period = 19.620 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[29][27] ; clock      ; clock    ; None                        ; None                      ; 6.007 ns                ;
; N/A                                     ; 51.03 MHz ( period = 19.598 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Registrador:PC|Saida[30]                      ; clock      ; clock    ; None                        ; None                      ; 6.002 ns                ;
; N/A                                     ; 51.03 MHz ( period = 19.596 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Registrador:PC|Saida[31]                      ; clock      ; clock    ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 51.09 MHz ( period = 19.574 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.993 ns                ;
; N/A                                     ; 51.10 MHz ( period = 19.568 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.982 ns                ;
; N/A                                     ; 51.11 MHz ( period = 19.566 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.989 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.562 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.977 ns                ;
; N/A                                     ; 51.15 MHz ( period = 19.552 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 5.974 ns                ;
; N/A                                     ; 51.15 MHz ( period = 19.550 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[29][31] ; clock      ; clock    ; None                        ; None                      ; 5.971 ns                ;
; N/A                                     ; 51.17 MHz ( period = 19.544 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 5.955 ns                ;
; N/A                                     ; 51.19 MHz ( period = 19.536 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[29][26] ; clock      ; clock    ; None                        ; None                      ; 5.951 ns                ;
; N/A                                     ; 51.21 MHz ( period = 19.526 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9] ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.575 ns                ;
; N/A                                     ; 51.24 MHz ( period = 19.516 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.998 ns                ;
; N/A                                     ; 51.25 MHz ( period = 19.512 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 51.26 MHz ( period = 19.510 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 51.27 MHz ( period = 19.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[29][26] ; clock      ; clock    ; None                        ; None                      ; 5.935 ns                ;
; N/A                                     ; 51.32 MHz ( period = 19.486 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[0][24]  ; clock      ; clock    ; None                        ; None                      ; 5.938 ns                ;
; N/A                                     ; 51.32 MHz ( period = 19.484 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 51.33 MHz ( period = 19.480 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Registrador:PC|Saida[29]                      ; clock      ; clock    ; None                        ; None                      ; 5.949 ns                ;
; N/A                                     ; 51.35 MHz ( period = 19.476 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[29][27] ; clock      ; clock    ; None                        ; None                      ; 5.933 ns                ;
; N/A                                     ; 51.35 MHz ( period = 19.476 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[2][24]  ; clock      ; clock    ; None                        ; None                      ; 5.933 ns                ;
; N/A                                     ; 51.36 MHz ( period = 19.470 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 51.37 MHz ( period = 19.468 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Registrador:PC|Saida[28]                      ; clock      ; clock    ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 51.38 MHz ( period = 19.464 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.984 ns                ;
; N/A                                     ; 51.38 MHz ( period = 19.462 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.991 ns                ;
; N/A                                     ; 51.41 MHz ( period = 19.452 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[31][26] ; clock      ; clock    ; None                        ; None                      ; 5.911 ns                ;
; N/A                                     ; 51.41 MHz ( period = 19.452 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 5.921 ns                ;
; N/A                                     ; 51.41 MHz ( period = 19.450 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 5.929 ns                ;
; N/A                                     ; 51.42 MHz ( period = 19.446 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.921 ns                ;
; N/A                                     ; 51.43 MHz ( period = 19.444 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Banco_reg:banco_registradores|Cluster[29][27] ; clock      ; clock    ; None                        ; None                      ; 5.917 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.442 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.489 ns                ;
; N/A                                     ; 51.45 MHz ( period = 19.438 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 51.50 MHz ( period = 19.416 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.910 ns                ;
; N/A                                     ; 51.51 MHz ( period = 19.414 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Banco_reg:banco_registradores|Cluster[0][27]  ; clock      ; clock    ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 51.52 MHz ( period = 19.410 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 5.886 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Banco_reg:banco_registradores|Cluster[2][25]  ; clock      ; clock    ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 51.56 MHz ( period = 19.394 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 5.901 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.386 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.933 ns                ;
; N/A                                     ; 51.60 MHz ( period = 19.378 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 5.891 ns                ;
; N/A                                     ; 51.61 MHz ( period = 19.376 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.892 ns                ;
; N/A                                     ; 51.63 MHz ( period = 19.368 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 5.918 ns                ;
; N/A                                     ; 51.64 MHz ( period = 19.366 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:PC|Saida[27]                      ; clock      ; clock    ; None                        ; None                      ; 5.864 ns                ;
; N/A                                     ; 51.64 MHz ( period = 19.366 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 5.917 ns                ;
; N/A                                     ; 51.65 MHz ( period = 19.362 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Registrador:PC|Saida[26]                      ; clock      ; clock    ; None                        ; None                      ; 5.862 ns                ;
; N/A                                     ; 51.65 MHz ( period = 19.362 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.921 ns                ;
; N/A                                     ; 51.70 MHz ( period = 19.342 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.340 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9] ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.491 ns                ;
; N/A                                     ; 51.72 MHz ( period = 19.336 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Registrador:PC|Saida[29]                      ; clock      ; clock    ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 51.75 MHz ( period = 19.324 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 5.854 ns                ;
; N/A                                     ; 51.75 MHz ( period = 19.324 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Registrador:PC|Saida[28]                      ; clock      ; clock    ; None                        ; None                      ; 5.869 ns                ;
; N/A                                     ; 51.78 MHz ( period = 19.312 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.912 ns                ;
; N/A                                     ; 51.79 MHz ( period = 19.308 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.856 ns                ;
; N/A                                     ; 51.79 MHz ( period = 19.308 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[31][26] ; clock      ; clock    ; None                        ; None                      ; 5.837 ns                ;
; N/A                                     ; 51.80 MHz ( period = 19.306 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 5.855 ns                ;
; N/A                                     ; 51.80 MHz ( period = 19.304 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Registrador:PC|Saida[29]                      ; clock      ; clock    ; None                        ; None                      ; 5.859 ns                ;
; N/A                                     ; 51.81 MHz ( period = 19.302 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.845 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                            ;
+------------------------------------------+------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 0.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 0.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 0.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 0.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 0.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 0.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1] ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 0.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0] ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1] ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.840 ns                 ;
+------------------------------------------+------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.307 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.172 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.100 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.932 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.907 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.824 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.797 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.772 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.769 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.725 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.717 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.709 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.700 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.689 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.684 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.636 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.617 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.601 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.435 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.427 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.404 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.394 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.377 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.369 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.342 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.317 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.300 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.287 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.286 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.279 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.269 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.261 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.242 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.236 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.234 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.228 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.212 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.197 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.181 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.170 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.154 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.153 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.052 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.027 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.944 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.934 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.912 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.904 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.897 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.896 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.887 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.879 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.866 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.845 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.839 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.814 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.804 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.796 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.787 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.764 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.761 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.735 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.733 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.706 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.689 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.673 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.646 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.560 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.559 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.555 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.534 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.524 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.497 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.479 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.451 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.438 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.407 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.384 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.376 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.376 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.358 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.357 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.349 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.335 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.306 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.295 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.271 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.262 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.257 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.252 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.246 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.234 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.225 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.185 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.171 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.160 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.148 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.142 ns  ; Registrador:PC|Saida[1]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.122 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.104 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.099 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.079 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.077 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.072 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.063 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.062 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.050 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.038 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.036 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.034 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.033 ns  ; Registrador:PC|Saida[0]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.032 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.031 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.027 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.016 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.013 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.011 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.004 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.001 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.996 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.976 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.964 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.963 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.955 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.948 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.941 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.937 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.925 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.920 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.895 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.893 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.887 ns  ; Controle:Controle|ALUSrcA               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.876 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.875 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.868 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.865 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.863 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.862 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.849 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.832 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.828 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.827 ns  ; Registrador:A|Saida[1]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.812 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.805 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.796 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.779 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.774 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.767 ns  ; Registrador:PC|Saida[1]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.756 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.753 ns  ; Registrador:A|Saida[0]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.743 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.742 ns  ; Registrador:PC|Saida[1]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.740 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.723 ns  ; Registrador:A|Saida[3]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.719 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.716 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.696 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.688 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.667 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.659 ns  ; Registrador:PC|Saida[1]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.658 ns  ; Registrador:PC|Saida[0]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.657 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.657 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.644 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.637 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.633 ns  ; Registrador:PC|Saida[0]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.633 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.632 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.630 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.610 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.607 ns  ; Registrador:PC|Saida[3]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.607 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.586 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.581 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.576 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.566 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.563 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.558 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.553 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 13.550 ns  ; Registrador:PC|Saida[0]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.549 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.549 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.535 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.534 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.523 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.508 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.504 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.500 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.500 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.497 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.482 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.477 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.475 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.473 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.452 ns  ; Registrador:A|Saida[1]                  ; AluResult[28] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 23 12:43:37 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
Info: Clock "clock" has Internal fmax of 45.42 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" and destination register "Controle:Controle|RegData[0]" (period= 22.018 ns)
    Info: + Longest register to register delay is 7.205 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: 2: + IC(0.259 ns) + CELL(0.228 ns) = 0.487 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~0'
        Info: 3: + IC(0.221 ns) + CELL(0.053 ns) = 0.761 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~52'
        Info: 4: + IC(0.385 ns) + CELL(0.053 ns) = 1.199 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~48'
        Info: 5: + IC(0.313 ns) + CELL(0.053 ns) = 1.565 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[7]~44'
        Info: 6: + IC(0.205 ns) + CELL(0.053 ns) = 1.823 ns; Loc. = LCCOMB_X21_Y14_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~40'
        Info: 7: + IC(0.303 ns) + CELL(0.053 ns) = 2.179 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~36'
        Info: 8: + IC(0.205 ns) + CELL(0.053 ns) = 2.437 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~32'
        Info: 9: + IC(0.229 ns) + CELL(0.053 ns) = 2.719 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~28'
        Info: 10: + IC(0.376 ns) + CELL(0.053 ns) = 3.148 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[17]~24'
        Info: 11: + IC(0.304 ns) + CELL(0.053 ns) = 3.505 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[19]~20'
        Info: 12: + IC(0.221 ns) + CELL(0.053 ns) = 3.779 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[21]~16'
        Info: 13: + IC(0.603 ns) + CELL(0.053 ns) = 4.435 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~12'
        Info: 14: + IC(0.387 ns) + CELL(0.053 ns) = 4.875 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~8'
        Info: 15: + IC(0.315 ns) + CELL(0.053 ns) = 5.243 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[27]~4'
        Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 5.511 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[29]~1'
        Info: 17: + IC(0.242 ns) + CELL(0.053 ns) = 5.806 ns; Loc. = LCCOMB_X22_Y16_N2; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[30]~2'
        Info: 18: + IC(0.388 ns) + CELL(0.053 ns) = 6.247 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 1; COMB Node = 'Controle:Controle|RegDest[0]~2'
        Info: 19: + IC(0.212 ns) + CELL(0.746 ns) = 7.205 ns; Loc. = LCFF_X22_Y16_N17; Fanout = 6; REG Node = 'Controle:Controle|RegData[0]'
        Info: Total cell delay = 1.822 ns ( 25.29 % )
        Info: Total interconnect delay = 5.383 ns ( 74.71 % )
    Info: - Smallest clock skew is -3.714 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.474 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 385; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X22_Y16_N17; Fanout = 6; REG Node = 'Controle:Controle|RegData[0]'
            Info: Total cell delay = 1.472 ns ( 59.50 % )
            Info: Total interconnect delay = 1.002 ns ( 40.50 % )
        Info: - Longest clock path from clock "clock" to source register is 6.188 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(1.285 ns) + CELL(0.712 ns) = 2.851 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[2]'
            Info: 3: + IC(0.737 ns) + CELL(0.225 ns) = 3.813 ns; Loc. = LCCOMB_X18_Y14_N6; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.394 ns) + CELL(0.000 ns) = 5.207 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.928 ns) + CELL(0.053 ns) = 6.188 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
            Info: Total cell delay = 1.844 ns ( 29.80 % )
            Info: Total interconnect delay = 4.344 ns ( 70.20 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 131 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B|Saida[20]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" for clock "clock" (Hold time is 2.889 ns)
    Info: + Largest clock skew is 3.681 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.137 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(1.285 ns) + CELL(0.712 ns) = 2.851 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[2]'
            Info: 3: + IC(0.737 ns) + CELL(0.225 ns) = 3.813 ns; Loc. = LCCOMB_X18_Y14_N6; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.394 ns) + CELL(0.000 ns) = 5.207 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.877 ns) + CELL(0.053 ns) = 6.137 ns; Loc. = LCCOMB_X18_Y17_N14; Fanout = 7; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]'
            Info: Total cell delay = 1.844 ns ( 30.05 % )
            Info: Total interconnect delay = 4.293 ns ( 69.95 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.456 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 385; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X18_Y17_N11; Fanout = 1; REG Node = 'Registrador:B|Saida[20]'
            Info: Total cell delay = 1.472 ns ( 59.93 % )
            Info: Total interconnect delay = 0.984 ns ( 40.07 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y17_N11; Fanout = 1; REG Node = 'Registrador:B|Saida[20]'
        Info: 2: + IC(0.203 ns) + CELL(0.053 ns) = 0.256 ns; Loc. = LCCOMB_X18_Y17_N12; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux20~0'
        Info: 3: + IC(0.217 ns) + CELL(0.225 ns) = 0.698 ns; Loc. = LCCOMB_X18_Y17_N14; Fanout = 7; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]'
        Info: Total cell delay = 0.278 ns ( 39.83 % )
        Info: Total interconnect delay = 0.420 ns ( 60.17 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "AluResult[30]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is 16.307 ns
    Info: + Longest clock path from clock "clock" to source register is 6.188 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
        Info: 2: + IC(1.285 ns) + CELL(0.712 ns) = 2.851 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[2]'
        Info: 3: + IC(0.737 ns) + CELL(0.225 ns) = 3.813 ns; Loc. = LCCOMB_X18_Y14_N6; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.394 ns) + CELL(0.000 ns) = 5.207 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.928 ns) + CELL(0.053 ns) = 6.188 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: Total cell delay = 1.844 ns ( 29.80 % )
        Info: Total interconnect delay = 4.344 ns ( 70.20 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: 2: + IC(0.259 ns) + CELL(0.228 ns) = 0.487 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~0'
        Info: 3: + IC(0.221 ns) + CELL(0.053 ns) = 0.761 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~52'
        Info: 4: + IC(0.385 ns) + CELL(0.053 ns) = 1.199 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~48'
        Info: 5: + IC(0.313 ns) + CELL(0.053 ns) = 1.565 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[7]~44'
        Info: 6: + IC(0.205 ns) + CELL(0.053 ns) = 1.823 ns; Loc. = LCCOMB_X21_Y14_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~40'
        Info: 7: + IC(0.303 ns) + CELL(0.053 ns) = 2.179 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~36'
        Info: 8: + IC(0.205 ns) + CELL(0.053 ns) = 2.437 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~32'
        Info: 9: + IC(0.229 ns) + CELL(0.053 ns) = 2.719 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~28'
        Info: 10: + IC(0.376 ns) + CELL(0.053 ns) = 3.148 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[17]~24'
        Info: 11: + IC(0.304 ns) + CELL(0.053 ns) = 3.505 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[19]~20'
        Info: 12: + IC(0.221 ns) + CELL(0.053 ns) = 3.779 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[21]~16'
        Info: 13: + IC(0.603 ns) + CELL(0.053 ns) = 4.435 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~12'
        Info: 14: + IC(0.387 ns) + CELL(0.053 ns) = 4.875 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~8'
        Info: 15: + IC(0.315 ns) + CELL(0.053 ns) = 5.243 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[27]~4'
        Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 5.511 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[29]~1'
        Info: 17: + IC(0.504 ns) + CELL(0.053 ns) = 6.068 ns; Loc. = LCCOMB_X25_Y16_N16; Fanout = 2; COMB Node = 'Ula32:Alu|soma_temp[30]'
        Info: 18: + IC(2.069 ns) + CELL(1.982 ns) = 10.119 ns; Loc. = PIN_A17; Fanout = 0; PIN Node = 'AluResult[30]'
        Info: Total cell delay = 3.005 ns ( 29.70 % )
        Info: Total interconnect delay = 7.114 ns ( 70.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Tue Mar 23 12:43:37 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


