INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/dft/dft.srcs/sources_1/new/dft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dft
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/dft/dft.srcs/sim_1/new/dft_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dft_tb
