Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto c95803e152454435a6e077e9c33daa51 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot test1_behav xil_defaultlib.test1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EN' [G:/learn_verilog/project_2/project_2.srcs/sources_1/new/pulse_generator.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EN' [G:/learn_verilog/project_2/project_2.srcs/sources_1/new/pulse_generator.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SUB' [G:/learn_verilog/project_2/project_2.srcs/sources_1/new/modular.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EN' [G:/learn_verilog/project_2/project_2.srcs/sources_1/new/modular.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EQin' [G:/learn_verilog/project_2/project_2.srcs/sources_1/new/modular.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EN' [G:/learn_verilog/project_2/project_2.srcs/sources_1/new/modular.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EN' [G:/learn_verilog/project_2/project_2.srcs/sources_1/new/modular.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EQin' [G:/learn_verilog/project_2/project_2.srcs/sources_1/new/gcd.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EN' [G:/learn_verilog/project_2/project_2.srcs/sources_1/new/gcd.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2_8bit
Compiling module xil_defaultlib.SR_latch
Compiling module xil_defaultlib.SR_latch_gated
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.D_flipflop
Compiling module xil_defaultlib.register_8
Compiling module xil_defaultlib.pulse_generator
Compiling module xil_defaultlib.reg_8
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_8
Compiling module xil_defaultlib.add_sub_8
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.comp_8
Compiling module xil_defaultlib.modular
Compiling module xil_defaultlib.gcd
Compiling module xil_defaultlib.test1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test1_behav
