LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY CLOCK IS
PORT(
	S : OUT STD_LOGIC_VECTOR(0 TO 2)
);
END CLOCK;
ARCHITECTURE BEHAVORIAL OF CLOCK IS
varibale i: integer:=0;
BEGIN
	WHILE(1<10) THEN
		s <= std_logic_vector( unsigned(s) + 1 );
		wait for 10ns;

END BEHAVORIAL;