# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do counter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/clk_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:35 on Nov 08,2019
# vcom -reportprogress 300 -93 -work work C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/clk_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_generator
# -- Compiling architecture arch_clk_generator of clk_generator
# End time: 20:32:35 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/sixty_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:35 on Nov 08,2019
# vcom -reportprogress 300 -93 -work work C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/sixty_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sixty_counter
# -- Compiling architecture arch_sixty_counter of sixty_counter
# End time: 20:32:35 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/seven_seg_dec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:36 on Nov 08,2019
# vcom -reportprogress 300 -93 -work work C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/seven_seg_dec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seven_seg_dec
# -- Compiling architecture arch_seven_seg_dec of seven_seg_dec
# End time: 20:32:36 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:36 on Nov 08,2019
# vcom -reportprogress 300 -93 -work work C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture arch_counter of counter
# End time: 20:32:36 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/simulation/modelsim/counter.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:36 on Nov 08,2019
# vcom -reportprogress 300 -93 -work work C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/simulation/modelsim/counter.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_vhd_tst
# -- Compiling architecture counter_arch of counter_vhd_tst
# End time: 20:32:36 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  test_counter
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" test_counter 
# Start time: 20:32:37 on Nov 08,2019
# ** Error: (vsim-3170) Could not find 'test_counter'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/fiftyfivenm
#             C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/simulation/modelsim/rtl_work
#             C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./counter_run_msim_rtl_vhdl.do PAUSED at line 15
vsim work.counter_vhd_tst
# vsim work.counter_vhd_tst 
# Start time: 20:32:37 on Nov 08,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_vhd_tst(counter_arch)
# Loading ieee.numeric_std(body)
# Loading work.counter(arch_counter)
# Loading work.clk_generator(arch_clk_generator)
# Loading work.sixty_counter(arch_sixty_counter)
# Loading work.seven_seg_dec(arch_seven_seg_dec)
add wave -position insertpoint  \
sim:/counter_vhd_tst/clk_in
add wave -position insertpoint  \
sim:/counter_vhd_tst/left_out
add wave -position insertpoint  \
sim:/counter_vhd_tst/pause
add wave -position insertpoint  \
sim:/counter_vhd_tst/reset
add wave -position insertpoint  \
sim:/counter_vhd_tst/right_out
force -freeze sim:/counter_vhd_tst/clk_in 1 0, 0 {10000 ps} -r 20ns
force -freeze sim:/counter_vhd_tst/left_out 0000000 0
force -freeze sim:/counter_vhd_tst/right_out 0000000 0
force -freeze sim:/counter_vhd_tst/reset 0 0
force -freeze sim:/counter_vhd_tst/pause 0 0
run
force -freeze sim:/counter_vhd_tst/clk_in 1 0, 0 {10 ps} -r 20
force -freeze sim:/counter_vhd_tst/clk_in 1 0, 0 {10 ps} -r 20
# Break key hit
# Break in Process line__18 at C:/Users/user/Desktop/Edu/Guc/5/CSEN 605 (DSD)/counter/clk_generator.vhd line 18
# End time: 20:37:19 on Nov 08,2019, Elapsed time: 0:04:42
# Errors: 1, Warnings: 0
