
Lab6.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000034  00800100  00000ae6  00000b5a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ae6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      0000005c  00000000  00000000  00000b8e  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000bec  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000140  00000000  00000000  00000c30  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001760  00000000  00000000  00000d70  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000f1c  00000000  00000000  000024d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000bb9  00000000  00000000  000033ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000230  00000000  00000000  00003fa8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000784  00000000  00000000  000041d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000772  00000000  00000000  0000495c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000c0  00000000  00000000  000050ce  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 56 00 	jmp	0xac	; 0xac <__ctors_end>
   4:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
   8:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
   c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  10:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  14:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  18:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  1c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  20:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  24:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  28:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  2c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  30:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  34:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  38:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  3c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  40:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  44:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  48:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  4c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  50:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  54:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  58:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  5c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  60:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  64:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  68:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  6c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  70:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  74:	0c 94 04 02 	jmp	0x408	; 0x408 <__vector_29>
  78:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  7c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  80:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  84:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  88:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  8c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  90:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  94:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  98:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  9c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  a0:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  a4:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  a8:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>

000000ac <__ctors_end>:
  ac:	11 24       	eor	r1, r1
  ae:	1f be       	out	0x3f, r1	; 63
  b0:	cf ef       	ldi	r28, 0xFF	; 255
  b2:	da e0       	ldi	r29, 0x0A	; 10
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_copy_data>:
  b8:	11 e0       	ldi	r17, 0x01	; 1
  ba:	a0 e0       	ldi	r26, 0x00	; 0
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	e6 ee       	ldi	r30, 0xE6	; 230
  c0:	fa e0       	ldi	r31, 0x0A	; 10
  c2:	02 c0       	rjmp	.+4      	; 0xc8 <__do_copy_data+0x10>
  c4:	05 90       	lpm	r0, Z+
  c6:	0d 92       	st	X+, r0
  c8:	a4 33       	cpi	r26, 0x34	; 52
  ca:	b1 07       	cpc	r27, r17
  cc:	d9 f7       	brne	.-10     	; 0xc4 <__do_copy_data+0xc>
  ce:	0e 94 0a 01 	call	0x214	; 0x214 <main>
  d2:	0c 94 71 05 	jmp	0xae2	; 0xae2 <_exit>

000000d6 <__bad_interrupt>:
  d6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000da <delay_s>:
  da:	8a ef       	ldi	r24, 0xFA	; 250
  dc:	1e d0       	rcall	.+60     	; 0x11a <delay_ms>
  de:	8a ef       	ldi	r24, 0xFA	; 250
  e0:	1c d0       	rcall	.+56     	; 0x11a <delay_ms>
  e2:	8a ef       	ldi	r24, 0xFA	; 250
  e4:	1a d0       	rcall	.+52     	; 0x11a <delay_ms>
  e6:	8a ef       	ldi	r24, 0xFA	; 250
  e8:	18 d0       	rcall	.+48     	; 0x11a <delay_ms>
  ea:	8a ef       	ldi	r24, 0xFA	; 250
  ec:	16 d0       	rcall	.+44     	; 0x11a <delay_ms>
  ee:	8a ef       	ldi	r24, 0xFA	; 250
  f0:	14 d0       	rcall	.+40     	; 0x11a <delay_ms>
  f2:	08 95       	ret

000000f4 <delay_ay>:
	...
  fc:	08 95       	ret

000000fe <delay_1_micros>:
	...
 10e:	08 95       	ret

00000110 <delay_micros>:
 110:	f1 df       	rcall	.-30     	; 0xf4 <delay_ay>
 112:	8a 95       	dec	r24
 114:	80 30       	cpi	r24, 0x00	; 0
 116:	e1 f7       	brne	.-8      	; 0x110 <delay_micros>
 118:	08 95       	ret

0000011a <delay_ms>:
 11a:	38 2f       	mov	r19, r24

0000011c <loop_dms>:
 11c:	8a ef       	ldi	r24, 0xFA	; 250
 11e:	f8 df       	rcall	.-16     	; 0x110 <delay_micros>
 120:	8a ef       	ldi	r24, 0xFA	; 250
 122:	f6 df       	rcall	.-20     	; 0x110 <delay_micros>
 124:	8a ef       	ldi	r24, 0xFA	; 250
 126:	f4 df       	rcall	.-24     	; 0x110 <delay_micros>
 128:	8a ef       	ldi	r24, 0xFA	; 250
 12a:	f2 df       	rcall	.-28     	; 0x110 <delay_micros>
 12c:	3a 95       	dec	r19
 12e:	30 30       	cpi	r19, 0x00	; 0
 130:	a9 f7       	brne	.-22     	; 0x11c <loop_dms>
 132:	08 95       	ret

00000134 <hmi_init>:
 134:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <numkey_init>
 138:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_init>
 13c:	08 95       	ret

0000013e <output_msg>:
 13e:	ef 92       	push	r14
 140:	ff 92       	push	r15
 142:	0f 93       	push	r16
 144:	1f 93       	push	r17
 146:	cf 93       	push	r28
 148:	7c 01       	movw	r14, r24
 14a:	8b 01       	movw	r16, r22
 14c:	c4 2f       	mov	r28, r20
 14e:	80 e0       	ldi	r24, 0x00	; 0
 150:	0e 94 b5 01 	call	0x36a	; 0x36a <lcd_set_cursor_mode>
 154:	0e 94 ad 01 	call	0x35a	; 0x35a <lcd_clear>
 158:	c7 01       	movw	r24, r14
 15a:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <lcd_write_str>
 15e:	60 e0       	ldi	r22, 0x00	; 0
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <lcd_set_cursor_pos>
 166:	c8 01       	movw	r24, r16
 168:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <lcd_write_str>
 16c:	cc 23       	and	r28, r28
 16e:	19 f0       	breq	.+6      	; 0x176 <output_msg+0x38>
 170:	8c 2f       	mov	r24, r28
 172:	0e 94 6d 00 	call	0xda	; 0xda <delay_s>
 176:	cf 91       	pop	r28
 178:	1f 91       	pop	r17
 17a:	0f 91       	pop	r16
 17c:	ff 90       	pop	r15
 17e:	ef 90       	pop	r14
 180:	08 95       	ret

00000182 <motor_init>:
#include <avr/io.h>

void motor_init(void) {
	// set PC6 (digital pin 5) as output
	//DDRC |= (1<<PINC6);
	DDRC |= (1<<6);
 182:	3e 9a       	sbi	0x07, 6	; 7
	
	// Set OC3A (PC6) to be cleared on Compare Match (Channel A)
	TCCR3A |= (1<<COM3A1) | (0<<COM3A0);
 184:	e0 e9       	ldi	r30, 0x90	; 144
 186:	f0 e0       	ldi	r31, 0x00	; 0
 188:	80 81       	ld	r24, Z
 18a:	80 68       	ori	r24, 0x80	; 128
 18c:	80 83       	st	Z, r24

	// Waveform Generation Mode 5, Fast PWM (8-bit)
	TCCR3A |= (1<<WGM30) | (0<<WGM31);
 18e:	80 81       	ld	r24, Z
 190:	81 60       	ori	r24, 0x01	; 1
 192:	80 83       	st	Z, r24
	TCCR3B |= (1<<WGM32) | (0<<WGM33);
 194:	e1 e9       	ldi	r30, 0x91	; 145
 196:	f0 e0       	ldi	r31, 0x00	; 0
 198:	80 81       	ld	r24, Z
 19a:	88 60       	ori	r24, 0x08	; 8
 19c:	80 83       	st	Z, r24
	
	// Timer Clock, 16/64 MHz = 1/4 MHz (prescale)
	TCCR3B |= (1<<CS30 ) | (1<<CS31) | (0<<CS32);
 19e:	80 81       	ld	r24, Z
 1a0:	83 60       	ori	r24, 0x03	; 3
 1a2:	80 83       	st	Z, r24
 1a4:	08 95       	ret

000001a6 <motor_set_speed>:
 * OCR är ett 16 bitars register.
 * Därför måste vi ge ett värde inom 8 bit.
 */
void motor_set_speed(uint8_t speed) {
	// not used, always 0
	OCR3AH = 0;
 1a6:	10 92 99 00 	sts	0x0099, r1	; 0x800099 <__DATA_REGION_ORIGIN__+0x39>
	
	// set PWM value
	OCR3AL = (speed*255)/100;
 1aa:	2f ef       	ldi	r18, 0xFF	; 255
 1ac:	82 9f       	mul	r24, r18
 1ae:	c0 01       	movw	r24, r0
 1b0:	11 24       	eor	r1, r1
 1b2:	64 e6       	ldi	r22, 0x64	; 100
 1b4:	70 e0       	ldi	r23, 0x00	; 0
 1b6:	0e 94 50 02 	call	0x4a0	; 0x4a0 <__divmodhi4>
 1ba:	60 93 98 00 	sts	0x0098, r22	; 0x800098 <__DATA_REGION_ORIGIN__+0x38>
 1be:	08 95       	ret

000001c0 <numkey_init>:
 1c0:	1d b8       	out	0x0d, r1	; 13
 1c2:	80 ef       	ldi	r24, 0xF0	; 240
 1c4:	84 b9       	out	0x04, r24	; 4
 1c6:	08 95       	ret

000001c8 <numkey_read>:
 1c8:	0f 93       	push	r16
 1ca:	1f 93       	push	r17
 1cc:	cf 93       	push	r28
 1ce:	df 93       	push	r29
 1d0:	c0 e0       	ldi	r28, 0x00	; 0
 1d2:	d0 e0       	ldi	r29, 0x00	; 0
 1d4:	85 b1       	in	r24, 0x05	; 5
 1d6:	28 2f       	mov	r18, r24
 1d8:	2f 70       	andi	r18, 0x0F	; 15
 1da:	ce 01       	movw	r24, r28
 1dc:	82 95       	swap	r24
 1de:	92 95       	swap	r25
 1e0:	90 7f       	andi	r25, 0xF0	; 240
 1e2:	98 27       	eor	r25, r24
 1e4:	80 7f       	andi	r24, 0xF0	; 240
 1e6:	98 27       	eor	r25, r24
 1e8:	82 2b       	or	r24, r18
 1ea:	85 b9       	out	0x05, r24	; 5
 1ec:	81 e0       	ldi	r24, 0x01	; 1
 1ee:	0e 94 8d 00 	call	0x11a	; 0x11a <delay_ms>
 1f2:	66 9b       	sbis	0x0c, 6	; 12
 1f4:	05 c0       	rjmp	.+10     	; 0x200 <numkey_read+0x38>
 1f6:	fe 01       	movw	r30, r28
 1f8:	ee 5f       	subi	r30, 0xFE	; 254
 1fa:	fe 4f       	sbci	r31, 0xFE	; 254
 1fc:	80 81       	ld	r24, Z
 1fe:	05 c0       	rjmp	.+10     	; 0x20a <numkey_read+0x42>
 200:	21 96       	adiw	r28, 0x01	; 1
 202:	cc 30       	cpi	r28, 0x0C	; 12
 204:	d1 05       	cpc	r29, r1
 206:	31 f7       	brne	.-52     	; 0x1d4 <numkey_read+0xc>
 208:	80 e0       	ldi	r24, 0x00	; 0
 20a:	df 91       	pop	r29
 20c:	cf 91       	pop	r28
 20e:	1f 91       	pop	r17
 210:	0f 91       	pop	r16
 212:	08 95       	ret

00000214 <main>:
#include "numkey/numkey.h"
#include "delay/delay.h"
#include "motor/motor.h"

int main(void)
{	
 214:	cf 93       	push	r28
 216:	df 93       	push	r29
 218:	cd b7       	in	r28, 0x3d	; 61
 21a:	de b7       	in	r29, 0x3e	; 62
 21c:	a2 97       	sbiw	r28, 0x22	; 34
 21e:	0f b6       	in	r0, 0x3f	; 63
 220:	f8 94       	cli
 222:	de bf       	out	0x3e, r29	; 62
 224:	0f be       	out	0x3f, r0	; 63
 226:	cd bf       	out	0x3d, r28	; 61
	regulator_init();
 228:	0e 94 19 02 	call	0x432	; 0x432 <regulator_init>
	hmi_init();
 22c:	0e 94 9a 00 	call	0x134	; 0x134 <hmi_init>
	numkey_init();
 230:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <numkey_init>
	motor_init();
 234:	0e 94 c1 00 	call	0x182	; 0x182 <motor_init>
	
	uint8_t key;
	state_t current_state = MOTOR_OFF;
 238:	f1 2c       	mov	r15, r1
    while(1) {
	    key = numkey_read();
	    switch(current_state){
		    case MOTOR_ON:
				if (regulator_read_value() > 0) {
					next_state = MOTOR_RUNNING;
 23a:	68 94       	set
 23c:	88 24       	eor	r8, r8
 23e:	81 f8       	bld	r8, 1
 240:	99 24       	eor	r9, r9
 242:	93 94       	inc	r9
 244:	b1 2c       	mov	r11, r1
					next_state = MOTOR_OFF;
				}
				sprintf(state_str, "MOTOR RUNNING");
				break;
	    }
	    sprintf(regulator_str,"%u%c",regulator_read_value(), '%');
 246:	0f 2e       	mov	r0, r31
 248:	f5 e2       	ldi	r31, 0x25	; 37
 24a:	af 2e       	mov	r10, r31
 24c:	f0 2d       	mov	r31, r0
 24e:	0f 2e       	mov	r0, r31
 250:	ff e2       	ldi	r31, 0x2F	; 47
 252:	cf 2e       	mov	r12, r31
 254:	f1 e0       	ldi	r31, 0x01	; 1
 256:	df 2e       	mov	r13, r31
 258:	f0 2d       	mov	r31, r0
 25a:	8e 01       	movw	r16, r28
 25c:	0e 5e       	subi	r16, 0xEE	; 238
 25e:	1f 4f       	sbci	r17, 0xFF	; 255
	state_t next_state = MOTOR_OFF;
	char state_str[17];
	char regulator_str[17];					//ska ha plats för 16 synliga tecken

    while(1) {
	    key = numkey_read();
 260:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <numkey_read>
 264:	e8 2e       	mov	r14, r24
	    switch(current_state){
 266:	81 e0       	ldi	r24, 0x01	; 1
 268:	f8 16       	cp	r15, r24
 26a:	31 f0       	breq	.+12     	; 0x278 <main+0x64>
 26c:	f8 16       	cp	r15, r24
 26e:	c8 f0       	brcs	.+50     	; 0x2a2 <main+0x8e>
 270:	92 e0       	ldi	r25, 0x02	; 2
 272:	f9 16       	cp	r15, r25
 274:	59 f1       	breq	.+86     	; 0x2cc <main+0xb8>
 276:	3b c0       	rjmp	.+118    	; 0x2ee <main+0xda>
		    case MOTOR_ON:
				if (regulator_read_value() > 0) {
 278:	0e 94 3c 02 	call	0x478	; 0x478 <regulator_read_value>
 27c:	81 11       	cpse	r24, r1
 27e:	06 c0       	rjmp	.+12     	; 0x28c <main+0x78>
					next_state = MOTOR_RUNNING;
 280:	f9 2c       	mov	r15, r9
 282:	81 e3       	ldi	r24, 0x31	; 49
 284:	e8 12       	cpse	r14, r24
 286:	03 c0       	rjmp	.+6      	; 0x28e <main+0x7a>
 288:	fb 2c       	mov	r15, r11
 28a:	01 c0       	rjmp	.+2      	; 0x28e <main+0x7a>
 28c:	f8 2c       	mov	r15, r8
				}
				else if (key == '1'){
					next_state = MOTOR_OFF;
				}
				sprintf(state_str, "MOTOR ON");
 28e:	89 e0       	ldi	r24, 0x09	; 9
 290:	ee e0       	ldi	r30, 0x0E	; 14
 292:	f1 e0       	ldi	r31, 0x01	; 1
 294:	de 01       	movw	r26, r28
 296:	11 96       	adiw	r26, 0x01	; 1
 298:	01 90       	ld	r0, Z+
 29a:	0d 92       	st	X+, r0
 29c:	8a 95       	dec	r24
 29e:	e1 f7       	brne	.-8      	; 0x298 <main+0x84>
				break;
 2a0:	26 c0       	rjmp	.+76     	; 0x2ee <main+0xda>
		   
		    case MOTOR_OFF:
				if(key == '2' && regulator_read_value() == '0') {
 2a2:	92 e3       	ldi	r25, 0x32	; 50
 2a4:	e9 12       	cpse	r14, r25
 2a6:	08 c0       	rjmp	.+16     	; 0x2b8 <main+0xa4>
 2a8:	0e 94 3c 02 	call	0x478	; 0x478 <regulator_read_value>
 2ac:	80 33       	cpi	r24, 0x30	; 48
 2ae:	21 f4       	brne	.+8      	; 0x2b8 <main+0xa4>
					next_state = MOTOR_ON;
					motor_set_speed(0);
 2b0:	8b 2d       	mov	r24, r11
 2b2:	0e 94 d3 00 	call	0x1a6	; 0x1a6 <motor_set_speed>
				sprintf(state_str, "MOTOR ON");
				break;
		   
		    case MOTOR_OFF:
				if(key == '2' && regulator_read_value() == '0') {
					next_state = MOTOR_ON;
 2b6:	f9 2c       	mov	r15, r9
					motor_set_speed(0);
				} 
				sprintf(state_str, "MOTOR OFF");
 2b8:	8a e0       	ldi	r24, 0x0A	; 10
 2ba:	e7 e1       	ldi	r30, 0x17	; 23
 2bc:	f1 e0       	ldi	r31, 0x01	; 1
 2be:	de 01       	movw	r26, r28
 2c0:	11 96       	adiw	r26, 0x01	; 1
 2c2:	01 90       	ld	r0, Z+
 2c4:	0d 92       	st	X+, r0
 2c6:	8a 95       	dec	r24
 2c8:	e1 f7       	brne	.-8      	; 0x2c2 <main+0xae>
				break;
 2ca:	11 c0       	rjmp	.+34     	; 0x2ee <main+0xda>

		    case MOTOR_RUNNING:
				motor_set_speed(regulator_read_value());
 2cc:	0e 94 3c 02 	call	0x478	; 0x478 <regulator_read_value>
 2d0:	0e 94 d3 00 	call	0x1a6	; 0x1a6 <motor_set_speed>
				if (key == '1') {
 2d4:	81 e3       	ldi	r24, 0x31	; 49
 2d6:	e8 12       	cpse	r14, r24
 2d8:	01 c0       	rjmp	.+2      	; 0x2dc <main+0xc8>
					next_state = MOTOR_OFF;
 2da:	fb 2c       	mov	r15, r11
				}
				sprintf(state_str, "MOTOR RUNNING");
 2dc:	8e e0       	ldi	r24, 0x0E	; 14
 2de:	e1 e2       	ldi	r30, 0x21	; 33
 2e0:	f1 e0       	ldi	r31, 0x01	; 1
 2e2:	de 01       	movw	r26, r28
 2e4:	11 96       	adiw	r26, 0x01	; 1
 2e6:	01 90       	ld	r0, Z+
 2e8:	0d 92       	st	X+, r0
 2ea:	8a 95       	dec	r24
 2ec:	e1 f7       	brne	.-8      	; 0x2e6 <main+0xd2>
				break;
	    }
	    sprintf(regulator_str,"%u%c",regulator_read_value(), '%');
 2ee:	0e 94 3c 02 	call	0x478	; 0x478 <regulator_read_value>
 2f2:	1f 92       	push	r1
 2f4:	af 92       	push	r10
 2f6:	1f 92       	push	r1
 2f8:	8f 93       	push	r24
 2fa:	df 92       	push	r13
 2fc:	cf 92       	push	r12
 2fe:	1f 93       	push	r17
 300:	0f 93       	push	r16
 302:	0e 94 87 02 	call	0x50e	; 0x50e <sprintf>
	    output_msg(state_str, regulator_str, 0);
 306:	4b 2d       	mov	r20, r11
 308:	b8 01       	movw	r22, r16
 30a:	ce 01       	movw	r24, r28
 30c:	01 96       	adiw	r24, 0x01	; 1
 30e:	0e 94 9f 00 	call	0x13e	; 0x13e <output_msg>
	    current_state = next_state;
    }
 312:	0f b6       	in	r0, 0x3f	; 63
 314:	f8 94       	cli
 316:	de bf       	out	0x3e, r29	; 62
 318:	0f be       	out	0x3f, r0	; 63
 31a:	cd bf       	out	0x3d, r28	; 61
 31c:	a1 cf       	rjmp	.-190    	; 0x260 <main+0x4c>

0000031e <write_4bit_msb>:
 31e:	91 b3       	in	r25, 0x11	; 17
 320:	9f 70       	andi	r25, 0x0F	; 15
 322:	80 7f       	andi	r24, 0xF0	; 240
 324:	89 2b       	or	r24, r25
 326:	81 bb       	out	0x11, r24	; 17
 328:	5f 9a       	sbi	0x0b, 7	; 11
 32a:	0e 94 7f 00 	call	0xfe	; 0xfe <delay_1_micros>
 32e:	5f 98       	cbi	0x0b, 7	; 11
 330:	08 95       	ret

00000332 <lcd_write>:
 332:	cf 93       	push	r28
 334:	c6 2f       	mov	r28, r22
 336:	81 11       	cpse	r24, r1
 338:	02 c0       	rjmp	.+4      	; 0x33e <lcd_write+0xc>
 33a:	5e 98       	cbi	0x0b, 6	; 11
 33c:	01 c0       	rjmp	.+2      	; 0x340 <lcd_write+0xe>
 33e:	5e 9a       	sbi	0x0b, 6	; 11
 340:	8c 2f       	mov	r24, r28
 342:	0e 94 8f 01 	call	0x31e	; 0x31e <write_4bit_msb>
 346:	8c 2f       	mov	r24, r28
 348:	82 95       	swap	r24
 34a:	80 7f       	andi	r24, 0xF0	; 240
 34c:	0e 94 8f 01 	call	0x31e	; 0x31e <write_4bit_msb>
 350:	8d e2       	ldi	r24, 0x2D	; 45
 352:	0e 94 88 00 	call	0x110	; 0x110 <delay_micros>
 356:	cf 91       	pop	r28
 358:	08 95       	ret

0000035a <lcd_clear>:
 35a:	61 e0       	ldi	r22, 0x01	; 1
 35c:	80 e0       	ldi	r24, 0x00	; 0
 35e:	0e 94 99 01 	call	0x332	; 0x332 <lcd_write>
 362:	82 e0       	ldi	r24, 0x02	; 2
 364:	0e 94 8d 00 	call	0x11a	; 0x11a <delay_ms>
 368:	08 95       	ret

0000036a <lcd_set_cursor_mode>:
 36a:	68 2f       	mov	r22, r24
 36c:	6c 60       	ori	r22, 0x0C	; 12
 36e:	80 e0       	ldi	r24, 0x00	; 0
 370:	0e 94 99 01 	call	0x332	; 0x332 <lcd_write>
 374:	08 95       	ret

00000376 <lcd_init>:
 376:	80 ef       	ldi	r24, 0xF0	; 240
 378:	80 bb       	out	0x10, r24	; 16
 37a:	80 ec       	ldi	r24, 0xC0	; 192
 37c:	8a b9       	out	0x0a, r24	; 10
 37e:	84 e1       	ldi	r24, 0x14	; 20
 380:	0e 94 8d 00 	call	0x11a	; 0x11a <delay_ms>
 384:	5e 98       	cbi	0x0b, 6	; 11
 386:	80 e3       	ldi	r24, 0x30	; 48
 388:	0e 94 8f 01 	call	0x31e	; 0x31e <write_4bit_msb>
 38c:	8a e0       	ldi	r24, 0x0A	; 10
 38e:	0e 94 8d 00 	call	0x11a	; 0x11a <delay_ms>
 392:	80 e3       	ldi	r24, 0x30	; 48
 394:	0e 94 8f 01 	call	0x31e	; 0x31e <write_4bit_msb>
 398:	8a e0       	ldi	r24, 0x0A	; 10
 39a:	0e 94 8d 00 	call	0x11a	; 0x11a <delay_ms>
 39e:	80 e3       	ldi	r24, 0x30	; 48
 3a0:	0e 94 8f 01 	call	0x31e	; 0x31e <write_4bit_msb>
 3a4:	8a e0       	ldi	r24, 0x0A	; 10
 3a6:	0e 94 8d 00 	call	0x11a	; 0x11a <delay_ms>
 3aa:	80 e2       	ldi	r24, 0x20	; 32
 3ac:	0e 94 8f 01 	call	0x31e	; 0x31e <write_4bit_msb>
 3b0:	8d e2       	ldi	r24, 0x2D	; 45
 3b2:	0e 94 88 00 	call	0x110	; 0x110 <delay_micros>
 3b6:	68 e2       	ldi	r22, 0x28	; 40
 3b8:	80 e0       	ldi	r24, 0x00	; 0
 3ba:	0e 94 99 01 	call	0x332	; 0x332 <lcd_write>
 3be:	80 e0       	ldi	r24, 0x00	; 0
 3c0:	0e 94 b5 01 	call	0x36a	; 0x36a <lcd_set_cursor_mode>
 3c4:	0e 94 ad 01 	call	0x35a	; 0x35a <lcd_clear>
 3c8:	66 e0       	ldi	r22, 0x06	; 6
 3ca:	80 e0       	ldi	r24, 0x00	; 0
 3cc:	0e 94 99 01 	call	0x332	; 0x332 <lcd_write>
 3d0:	08 95       	ret

000003d2 <lcd_set_cursor_pos>:
 3d2:	20 e4       	ldi	r18, 0x40	; 64
 3d4:	82 9f       	mul	r24, r18
 3d6:	c0 01       	movw	r24, r0
 3d8:	11 24       	eor	r1, r1
 3da:	60 68       	ori	r22, 0x80	; 128
 3dc:	68 2b       	or	r22, r24
 3de:	80 e0       	ldi	r24, 0x00	; 0
 3e0:	0e 94 99 01 	call	0x332	; 0x332 <lcd_write>
 3e4:	08 95       	ret

000003e6 <lcd_write_str>:
 3e6:	cf 93       	push	r28
 3e8:	df 93       	push	r29
 3ea:	fc 01       	movw	r30, r24
 3ec:	60 81       	ld	r22, Z
 3ee:	66 23       	and	r22, r22
 3f0:	41 f0       	breq	.+16     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
 3f2:	ec 01       	movw	r28, r24
 3f4:	21 96       	adiw	r28, 0x01	; 1
 3f6:	81 e0       	ldi	r24, 0x01	; 1
 3f8:	0e 94 99 01 	call	0x332	; 0x332 <lcd_write>
 3fc:	69 91       	ld	r22, Y+
 3fe:	61 11       	cpse	r22, r1
 400:	fa cf       	rjmp	.-12     	; 0x3f6 <lcd_write_str+0x10>
 402:	df 91       	pop	r29
 404:	cf 91       	pop	r28
 406:	08 95       	ret

00000408 <__vector_29>:
/*
 * Interrupt Service Routine for the ADC.
 * The ISR will execute when a A/D conversion is complete.
 */
ISR(ADC_vect) 
{
 408:	1f 92       	push	r1
 40a:	0f 92       	push	r0
 40c:	0f b6       	in	r0, 0x3f	; 63
 40e:	0f 92       	push	r0
 410:	11 24       	eor	r1, r1
 412:	8f 93       	push	r24
 414:	9f 93       	push	r25
	adc = ADCH;
 416:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
 41a:	90 e0       	ldi	r25, 0x00	; 0
 41c:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
 420:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
 424:	9f 91       	pop	r25
 426:	8f 91       	pop	r24
 428:	0f 90       	pop	r0
 42a:	0f be       	out	0x3f, r0	; 63
 42c:	0f 90       	pop	r0
 42e:	1f 90       	pop	r1
 430:	18 95       	reti

00000432 <regulator_init>:

void regulator_init(void) 
{
	// set reference voltage (internal 5V)
	ADMUX |= (1 << REFS0);											
 432:	ec e7       	ldi	r30, 0x7C	; 124
 434:	f0 e0       	ldi	r31, 0x00	; 0
 436:	80 81       	ld	r24, Z
 438:	80 64       	ori	r24, 0x40	; 64
 43a:	80 83       	st	Z, r24
	// select diff.amp 1x on  ADC1 â€Single Ended Inputâ€
	ADMUX |= (1 << MUX0);	
 43c:	80 81       	ld	r24, Z
 43e:	81 60       	ori	r24, 0x01	; 1
 440:	80 83       	st	Z, r24
	//	left adjustment of ADC value										
	ADMUX |= (1 << ADLAR);
 442:	80 81       	ld	r24, Z
 444:	80 62       	ori	r24, 0x20	; 32
 446:	80 83       	st	Z, r24
	
	// prescaler 128
	ADCSRA |= (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);			
 448:	ea e7       	ldi	r30, 0x7A	; 122
 44a:	f0 e0       	ldi	r31, 0x00	; 0
 44c:	80 81       	ld	r24, Z
 44e:	87 60       	ori	r24, 0x07	; 7
 450:	80 83       	st	Z, r24
	// enable Auto Trigger
	ADCSRA |= (1 << ADATE);											
 452:	80 81       	ld	r24, Z
 454:	80 62       	ori	r24, 0x20	; 32
 456:	80 83       	st	Z, r24
	// enable Interrupt
	ADCSRA |= (1 << ADIE);											
 458:	80 81       	ld	r24, Z
 45a:	88 60       	ori	r24, 0x08	; 8
 45c:	80 83       	st	Z, r24
	// enable ADC
	ADCSRA |= (1 << ADEN);											
 45e:	80 81       	ld	r24, Z
 460:	80 68       	ori	r24, 0x80	; 128
 462:	80 83       	st	Z, r24

	// disable digital input on ADC0 and ADC1
	DIDR0 = 3;
 464:	83 e0       	ldi	r24, 0x03	; 3
 466:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__DATA_REGION_ORIGIN__+0x1e>
	// disable USB controller (to make interrupts possible)
	USBCON = 0;
 46a:	10 92 d8 00 	sts	0x00D8, r1	; 0x8000d8 <__DATA_REGION_ORIGIN__+0x78>
	// enable global interrupts
	sei();
 46e:	78 94       	sei
	// start initial conversion
	ADCSRA |= (1 << ADSC);	
 470:	80 81       	ld	r24, Z
 472:	80 64       	ori	r24, 0x40	; 64
 474:	80 83       	st	Z, r24
 476:	08 95       	ret

00000478 <regulator_read_value>:
/*
 * Returns percent of power (0-100%).
 */
uint8_t regulator_read_value(void)
{
	return (adc*100)/255;
 478:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 47c:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 480:	44 e6       	ldi	r20, 0x64	; 100
 482:	48 9f       	mul	r20, r24
 484:	90 01       	movw	r18, r0
 486:	49 9f       	mul	r20, r25
 488:	30 0d       	add	r19, r0
 48a:	11 24       	eor	r1, r1
 48c:	a1 e8       	ldi	r26, 0x81	; 129
 48e:	b0 e8       	ldi	r27, 0x80	; 128
 490:	0e 94 64 02 	call	0x4c8	; 0x4c8 <__umulhisi3>
 494:	88 0f       	add	r24, r24
 496:	89 2f       	mov	r24, r25
 498:	88 1f       	adc	r24, r24
 49a:	99 0b       	sbc	r25, r25
 49c:	91 95       	neg	r25
}
 49e:	08 95       	ret

000004a0 <__divmodhi4>:
 4a0:	97 fb       	bst	r25, 7
 4a2:	07 2e       	mov	r0, r23
 4a4:	16 f4       	brtc	.+4      	; 0x4aa <__divmodhi4+0xa>
 4a6:	00 94       	com	r0
 4a8:	07 d0       	rcall	.+14     	; 0x4b8 <__divmodhi4_neg1>
 4aa:	77 fd       	sbrc	r23, 7
 4ac:	09 d0       	rcall	.+18     	; 0x4c0 <__divmodhi4_neg2>
 4ae:	0e 94 73 02 	call	0x4e6	; 0x4e6 <__udivmodhi4>
 4b2:	07 fc       	sbrc	r0, 7
 4b4:	05 d0       	rcall	.+10     	; 0x4c0 <__divmodhi4_neg2>
 4b6:	3e f4       	brtc	.+14     	; 0x4c6 <__divmodhi4_exit>

000004b8 <__divmodhi4_neg1>:
 4b8:	90 95       	com	r25
 4ba:	81 95       	neg	r24
 4bc:	9f 4f       	sbci	r25, 0xFF	; 255
 4be:	08 95       	ret

000004c0 <__divmodhi4_neg2>:
 4c0:	70 95       	com	r23
 4c2:	61 95       	neg	r22
 4c4:	7f 4f       	sbci	r23, 0xFF	; 255

000004c6 <__divmodhi4_exit>:
 4c6:	08 95       	ret

000004c8 <__umulhisi3>:
 4c8:	a2 9f       	mul	r26, r18
 4ca:	b0 01       	movw	r22, r0
 4cc:	b3 9f       	mul	r27, r19
 4ce:	c0 01       	movw	r24, r0
 4d0:	a3 9f       	mul	r26, r19
 4d2:	70 0d       	add	r23, r0
 4d4:	81 1d       	adc	r24, r1
 4d6:	11 24       	eor	r1, r1
 4d8:	91 1d       	adc	r25, r1
 4da:	b2 9f       	mul	r27, r18
 4dc:	70 0d       	add	r23, r0
 4de:	81 1d       	adc	r24, r1
 4e0:	11 24       	eor	r1, r1
 4e2:	91 1d       	adc	r25, r1
 4e4:	08 95       	ret

000004e6 <__udivmodhi4>:
 4e6:	aa 1b       	sub	r26, r26
 4e8:	bb 1b       	sub	r27, r27
 4ea:	51 e1       	ldi	r21, 0x11	; 17
 4ec:	07 c0       	rjmp	.+14     	; 0x4fc <__udivmodhi4_ep>

000004ee <__udivmodhi4_loop>:
 4ee:	aa 1f       	adc	r26, r26
 4f0:	bb 1f       	adc	r27, r27
 4f2:	a6 17       	cp	r26, r22
 4f4:	b7 07       	cpc	r27, r23
 4f6:	10 f0       	brcs	.+4      	; 0x4fc <__udivmodhi4_ep>
 4f8:	a6 1b       	sub	r26, r22
 4fa:	b7 0b       	sbc	r27, r23

000004fc <__udivmodhi4_ep>:
 4fc:	88 1f       	adc	r24, r24
 4fe:	99 1f       	adc	r25, r25
 500:	5a 95       	dec	r21
 502:	a9 f7       	brne	.-22     	; 0x4ee <__udivmodhi4_loop>
 504:	80 95       	com	r24
 506:	90 95       	com	r25
 508:	bc 01       	movw	r22, r24
 50a:	cd 01       	movw	r24, r26
 50c:	08 95       	ret

0000050e <sprintf>:
 50e:	ae e0       	ldi	r26, 0x0E	; 14
 510:	b0 e0       	ldi	r27, 0x00	; 0
 512:	ed e8       	ldi	r30, 0x8D	; 141
 514:	f2 e0       	ldi	r31, 0x02	; 2
 516:	0c 94 48 05 	jmp	0xa90	; 0xa90 <__prologue_saves__+0x1c>
 51a:	0d 89       	ldd	r16, Y+21	; 0x15
 51c:	1e 89       	ldd	r17, Y+22	; 0x16
 51e:	86 e0       	ldi	r24, 0x06	; 6
 520:	8c 83       	std	Y+4, r24	; 0x04
 522:	1a 83       	std	Y+2, r17	; 0x02
 524:	09 83       	std	Y+1, r16	; 0x01
 526:	8f ef       	ldi	r24, 0xFF	; 255
 528:	9f e7       	ldi	r25, 0x7F	; 127
 52a:	9e 83       	std	Y+6, r25	; 0x06
 52c:	8d 83       	std	Y+5, r24	; 0x05
 52e:	ae 01       	movw	r20, r28
 530:	47 5e       	subi	r20, 0xE7	; 231
 532:	5f 4f       	sbci	r21, 0xFF	; 255
 534:	6f 89       	ldd	r22, Y+23	; 0x17
 536:	78 8d       	ldd	r23, Y+24	; 0x18
 538:	ce 01       	movw	r24, r28
 53a:	01 96       	adiw	r24, 0x01	; 1
 53c:	0e 94 a9 02 	call	0x552	; 0x552 <vfprintf>
 540:	ef 81       	ldd	r30, Y+7	; 0x07
 542:	f8 85       	ldd	r31, Y+8	; 0x08
 544:	e0 0f       	add	r30, r16
 546:	f1 1f       	adc	r31, r17
 548:	10 82       	st	Z, r1
 54a:	2e 96       	adiw	r28, 0x0e	; 14
 54c:	e4 e0       	ldi	r30, 0x04	; 4
 54e:	0c 94 64 05 	jmp	0xac8	; 0xac8 <__epilogue_restores__+0x1c>

00000552 <vfprintf>:
 552:	ab e0       	ldi	r26, 0x0B	; 11
 554:	b0 e0       	ldi	r27, 0x00	; 0
 556:	ef ea       	ldi	r30, 0xAF	; 175
 558:	f2 e0       	ldi	r31, 0x02	; 2
 55a:	0c 94 3a 05 	jmp	0xa74	; 0xa74 <__prologue_saves__>
 55e:	6c 01       	movw	r12, r24
 560:	7b 01       	movw	r14, r22
 562:	8a 01       	movw	r16, r20
 564:	fc 01       	movw	r30, r24
 566:	17 82       	std	Z+7, r1	; 0x07
 568:	16 82       	std	Z+6, r1	; 0x06
 56a:	83 81       	ldd	r24, Z+3	; 0x03
 56c:	81 ff       	sbrs	r24, 1
 56e:	cc c1       	rjmp	.+920    	; 0x908 <vfprintf+0x3b6>
 570:	ce 01       	movw	r24, r28
 572:	01 96       	adiw	r24, 0x01	; 1
 574:	3c 01       	movw	r6, r24
 576:	f6 01       	movw	r30, r12
 578:	93 81       	ldd	r25, Z+3	; 0x03
 57a:	f7 01       	movw	r30, r14
 57c:	93 fd       	sbrc	r25, 3
 57e:	85 91       	lpm	r24, Z+
 580:	93 ff       	sbrs	r25, 3
 582:	81 91       	ld	r24, Z+
 584:	7f 01       	movw	r14, r30
 586:	88 23       	and	r24, r24
 588:	09 f4       	brne	.+2      	; 0x58c <vfprintf+0x3a>
 58a:	ba c1       	rjmp	.+884    	; 0x900 <vfprintf+0x3ae>
 58c:	85 32       	cpi	r24, 0x25	; 37
 58e:	39 f4       	brne	.+14     	; 0x59e <vfprintf+0x4c>
 590:	93 fd       	sbrc	r25, 3
 592:	85 91       	lpm	r24, Z+
 594:	93 ff       	sbrs	r25, 3
 596:	81 91       	ld	r24, Z+
 598:	7f 01       	movw	r14, r30
 59a:	85 32       	cpi	r24, 0x25	; 37
 59c:	29 f4       	brne	.+10     	; 0x5a8 <vfprintf+0x56>
 59e:	b6 01       	movw	r22, r12
 5a0:	90 e0       	ldi	r25, 0x00	; 0
 5a2:	0e 94 a0 04 	call	0x940	; 0x940 <fputc>
 5a6:	e7 cf       	rjmp	.-50     	; 0x576 <vfprintf+0x24>
 5a8:	91 2c       	mov	r9, r1
 5aa:	21 2c       	mov	r2, r1
 5ac:	31 2c       	mov	r3, r1
 5ae:	ff e1       	ldi	r31, 0x1F	; 31
 5b0:	f3 15       	cp	r31, r3
 5b2:	d8 f0       	brcs	.+54     	; 0x5ea <vfprintf+0x98>
 5b4:	8b 32       	cpi	r24, 0x2B	; 43
 5b6:	79 f0       	breq	.+30     	; 0x5d6 <vfprintf+0x84>
 5b8:	38 f4       	brcc	.+14     	; 0x5c8 <vfprintf+0x76>
 5ba:	80 32       	cpi	r24, 0x20	; 32
 5bc:	79 f0       	breq	.+30     	; 0x5dc <vfprintf+0x8a>
 5be:	83 32       	cpi	r24, 0x23	; 35
 5c0:	a1 f4       	brne	.+40     	; 0x5ea <vfprintf+0x98>
 5c2:	23 2d       	mov	r18, r3
 5c4:	20 61       	ori	r18, 0x10	; 16
 5c6:	1d c0       	rjmp	.+58     	; 0x602 <vfprintf+0xb0>
 5c8:	8d 32       	cpi	r24, 0x2D	; 45
 5ca:	61 f0       	breq	.+24     	; 0x5e4 <vfprintf+0x92>
 5cc:	80 33       	cpi	r24, 0x30	; 48
 5ce:	69 f4       	brne	.+26     	; 0x5ea <vfprintf+0x98>
 5d0:	23 2d       	mov	r18, r3
 5d2:	21 60       	ori	r18, 0x01	; 1
 5d4:	16 c0       	rjmp	.+44     	; 0x602 <vfprintf+0xb0>
 5d6:	83 2d       	mov	r24, r3
 5d8:	82 60       	ori	r24, 0x02	; 2
 5da:	38 2e       	mov	r3, r24
 5dc:	e3 2d       	mov	r30, r3
 5de:	e4 60       	ori	r30, 0x04	; 4
 5e0:	3e 2e       	mov	r3, r30
 5e2:	2a c0       	rjmp	.+84     	; 0x638 <vfprintf+0xe6>
 5e4:	f3 2d       	mov	r31, r3
 5e6:	f8 60       	ori	r31, 0x08	; 8
 5e8:	1d c0       	rjmp	.+58     	; 0x624 <vfprintf+0xd2>
 5ea:	37 fc       	sbrc	r3, 7
 5ec:	2d c0       	rjmp	.+90     	; 0x648 <vfprintf+0xf6>
 5ee:	20 ed       	ldi	r18, 0xD0	; 208
 5f0:	28 0f       	add	r18, r24
 5f2:	2a 30       	cpi	r18, 0x0A	; 10
 5f4:	40 f0       	brcs	.+16     	; 0x606 <vfprintf+0xb4>
 5f6:	8e 32       	cpi	r24, 0x2E	; 46
 5f8:	b9 f4       	brne	.+46     	; 0x628 <vfprintf+0xd6>
 5fa:	36 fc       	sbrc	r3, 6
 5fc:	81 c1       	rjmp	.+770    	; 0x900 <vfprintf+0x3ae>
 5fe:	23 2d       	mov	r18, r3
 600:	20 64       	ori	r18, 0x40	; 64
 602:	32 2e       	mov	r3, r18
 604:	19 c0       	rjmp	.+50     	; 0x638 <vfprintf+0xe6>
 606:	36 fe       	sbrs	r3, 6
 608:	06 c0       	rjmp	.+12     	; 0x616 <vfprintf+0xc4>
 60a:	8a e0       	ldi	r24, 0x0A	; 10
 60c:	98 9e       	mul	r9, r24
 60e:	20 0d       	add	r18, r0
 610:	11 24       	eor	r1, r1
 612:	92 2e       	mov	r9, r18
 614:	11 c0       	rjmp	.+34     	; 0x638 <vfprintf+0xe6>
 616:	ea e0       	ldi	r30, 0x0A	; 10
 618:	2e 9e       	mul	r2, r30
 61a:	20 0d       	add	r18, r0
 61c:	11 24       	eor	r1, r1
 61e:	22 2e       	mov	r2, r18
 620:	f3 2d       	mov	r31, r3
 622:	f0 62       	ori	r31, 0x20	; 32
 624:	3f 2e       	mov	r3, r31
 626:	08 c0       	rjmp	.+16     	; 0x638 <vfprintf+0xe6>
 628:	8c 36       	cpi	r24, 0x6C	; 108
 62a:	21 f4       	brne	.+8      	; 0x634 <vfprintf+0xe2>
 62c:	83 2d       	mov	r24, r3
 62e:	80 68       	ori	r24, 0x80	; 128
 630:	38 2e       	mov	r3, r24
 632:	02 c0       	rjmp	.+4      	; 0x638 <vfprintf+0xe6>
 634:	88 36       	cpi	r24, 0x68	; 104
 636:	41 f4       	brne	.+16     	; 0x648 <vfprintf+0xf6>
 638:	f7 01       	movw	r30, r14
 63a:	93 fd       	sbrc	r25, 3
 63c:	85 91       	lpm	r24, Z+
 63e:	93 ff       	sbrs	r25, 3
 640:	81 91       	ld	r24, Z+
 642:	7f 01       	movw	r14, r30
 644:	81 11       	cpse	r24, r1
 646:	b3 cf       	rjmp	.-154    	; 0x5ae <vfprintf+0x5c>
 648:	98 2f       	mov	r25, r24
 64a:	9f 7d       	andi	r25, 0xDF	; 223
 64c:	95 54       	subi	r25, 0x45	; 69
 64e:	93 30       	cpi	r25, 0x03	; 3
 650:	28 f4       	brcc	.+10     	; 0x65c <vfprintf+0x10a>
 652:	0c 5f       	subi	r16, 0xFC	; 252
 654:	1f 4f       	sbci	r17, 0xFF	; 255
 656:	9f e3       	ldi	r25, 0x3F	; 63
 658:	99 83       	std	Y+1, r25	; 0x01
 65a:	0d c0       	rjmp	.+26     	; 0x676 <vfprintf+0x124>
 65c:	83 36       	cpi	r24, 0x63	; 99
 65e:	31 f0       	breq	.+12     	; 0x66c <vfprintf+0x11a>
 660:	83 37       	cpi	r24, 0x73	; 115
 662:	71 f0       	breq	.+28     	; 0x680 <vfprintf+0x12e>
 664:	83 35       	cpi	r24, 0x53	; 83
 666:	09 f0       	breq	.+2      	; 0x66a <vfprintf+0x118>
 668:	59 c0       	rjmp	.+178    	; 0x71c <vfprintf+0x1ca>
 66a:	21 c0       	rjmp	.+66     	; 0x6ae <vfprintf+0x15c>
 66c:	f8 01       	movw	r30, r16
 66e:	80 81       	ld	r24, Z
 670:	89 83       	std	Y+1, r24	; 0x01
 672:	0e 5f       	subi	r16, 0xFE	; 254
 674:	1f 4f       	sbci	r17, 0xFF	; 255
 676:	88 24       	eor	r8, r8
 678:	83 94       	inc	r8
 67a:	91 2c       	mov	r9, r1
 67c:	53 01       	movw	r10, r6
 67e:	13 c0       	rjmp	.+38     	; 0x6a6 <vfprintf+0x154>
 680:	28 01       	movw	r4, r16
 682:	f2 e0       	ldi	r31, 0x02	; 2
 684:	4f 0e       	add	r4, r31
 686:	51 1c       	adc	r5, r1
 688:	f8 01       	movw	r30, r16
 68a:	a0 80       	ld	r10, Z
 68c:	b1 80       	ldd	r11, Z+1	; 0x01
 68e:	36 fe       	sbrs	r3, 6
 690:	03 c0       	rjmp	.+6      	; 0x698 <vfprintf+0x146>
 692:	69 2d       	mov	r22, r9
 694:	70 e0       	ldi	r23, 0x00	; 0
 696:	02 c0       	rjmp	.+4      	; 0x69c <vfprintf+0x14a>
 698:	6f ef       	ldi	r22, 0xFF	; 255
 69a:	7f ef       	ldi	r23, 0xFF	; 255
 69c:	c5 01       	movw	r24, r10
 69e:	0e 94 95 04 	call	0x92a	; 0x92a <strnlen>
 6a2:	4c 01       	movw	r8, r24
 6a4:	82 01       	movw	r16, r4
 6a6:	f3 2d       	mov	r31, r3
 6a8:	ff 77       	andi	r31, 0x7F	; 127
 6aa:	3f 2e       	mov	r3, r31
 6ac:	16 c0       	rjmp	.+44     	; 0x6da <vfprintf+0x188>
 6ae:	28 01       	movw	r4, r16
 6b0:	22 e0       	ldi	r18, 0x02	; 2
 6b2:	42 0e       	add	r4, r18
 6b4:	51 1c       	adc	r5, r1
 6b6:	f8 01       	movw	r30, r16
 6b8:	a0 80       	ld	r10, Z
 6ba:	b1 80       	ldd	r11, Z+1	; 0x01
 6bc:	36 fe       	sbrs	r3, 6
 6be:	03 c0       	rjmp	.+6      	; 0x6c6 <vfprintf+0x174>
 6c0:	69 2d       	mov	r22, r9
 6c2:	70 e0       	ldi	r23, 0x00	; 0
 6c4:	02 c0       	rjmp	.+4      	; 0x6ca <vfprintf+0x178>
 6c6:	6f ef       	ldi	r22, 0xFF	; 255
 6c8:	7f ef       	ldi	r23, 0xFF	; 255
 6ca:	c5 01       	movw	r24, r10
 6cc:	0e 94 8a 04 	call	0x914	; 0x914 <strnlen_P>
 6d0:	4c 01       	movw	r8, r24
 6d2:	f3 2d       	mov	r31, r3
 6d4:	f0 68       	ori	r31, 0x80	; 128
 6d6:	3f 2e       	mov	r3, r31
 6d8:	82 01       	movw	r16, r4
 6da:	33 fc       	sbrc	r3, 3
 6dc:	1b c0       	rjmp	.+54     	; 0x714 <vfprintf+0x1c2>
 6de:	82 2d       	mov	r24, r2
 6e0:	90 e0       	ldi	r25, 0x00	; 0
 6e2:	88 16       	cp	r8, r24
 6e4:	99 06       	cpc	r9, r25
 6e6:	b0 f4       	brcc	.+44     	; 0x714 <vfprintf+0x1c2>
 6e8:	b6 01       	movw	r22, r12
 6ea:	80 e2       	ldi	r24, 0x20	; 32
 6ec:	90 e0       	ldi	r25, 0x00	; 0
 6ee:	0e 94 a0 04 	call	0x940	; 0x940 <fputc>
 6f2:	2a 94       	dec	r2
 6f4:	f4 cf       	rjmp	.-24     	; 0x6de <vfprintf+0x18c>
 6f6:	f5 01       	movw	r30, r10
 6f8:	37 fc       	sbrc	r3, 7
 6fa:	85 91       	lpm	r24, Z+
 6fc:	37 fe       	sbrs	r3, 7
 6fe:	81 91       	ld	r24, Z+
 700:	5f 01       	movw	r10, r30
 702:	b6 01       	movw	r22, r12
 704:	90 e0       	ldi	r25, 0x00	; 0
 706:	0e 94 a0 04 	call	0x940	; 0x940 <fputc>
 70a:	21 10       	cpse	r2, r1
 70c:	2a 94       	dec	r2
 70e:	21 e0       	ldi	r18, 0x01	; 1
 710:	82 1a       	sub	r8, r18
 712:	91 08       	sbc	r9, r1
 714:	81 14       	cp	r8, r1
 716:	91 04       	cpc	r9, r1
 718:	71 f7       	brne	.-36     	; 0x6f6 <vfprintf+0x1a4>
 71a:	e8 c0       	rjmp	.+464    	; 0x8ec <vfprintf+0x39a>
 71c:	84 36       	cpi	r24, 0x64	; 100
 71e:	11 f0       	breq	.+4      	; 0x724 <vfprintf+0x1d2>
 720:	89 36       	cpi	r24, 0x69	; 105
 722:	41 f5       	brne	.+80     	; 0x774 <vfprintf+0x222>
 724:	f8 01       	movw	r30, r16
 726:	37 fe       	sbrs	r3, 7
 728:	07 c0       	rjmp	.+14     	; 0x738 <vfprintf+0x1e6>
 72a:	60 81       	ld	r22, Z
 72c:	71 81       	ldd	r23, Z+1	; 0x01
 72e:	82 81       	ldd	r24, Z+2	; 0x02
 730:	93 81       	ldd	r25, Z+3	; 0x03
 732:	0c 5f       	subi	r16, 0xFC	; 252
 734:	1f 4f       	sbci	r17, 0xFF	; 255
 736:	08 c0       	rjmp	.+16     	; 0x748 <vfprintf+0x1f6>
 738:	60 81       	ld	r22, Z
 73a:	71 81       	ldd	r23, Z+1	; 0x01
 73c:	07 2e       	mov	r0, r23
 73e:	00 0c       	add	r0, r0
 740:	88 0b       	sbc	r24, r24
 742:	99 0b       	sbc	r25, r25
 744:	0e 5f       	subi	r16, 0xFE	; 254
 746:	1f 4f       	sbci	r17, 0xFF	; 255
 748:	f3 2d       	mov	r31, r3
 74a:	ff 76       	andi	r31, 0x6F	; 111
 74c:	3f 2e       	mov	r3, r31
 74e:	97 ff       	sbrs	r25, 7
 750:	09 c0       	rjmp	.+18     	; 0x764 <vfprintf+0x212>
 752:	90 95       	com	r25
 754:	80 95       	com	r24
 756:	70 95       	com	r23
 758:	61 95       	neg	r22
 75a:	7f 4f       	sbci	r23, 0xFF	; 255
 75c:	8f 4f       	sbci	r24, 0xFF	; 255
 75e:	9f 4f       	sbci	r25, 0xFF	; 255
 760:	f0 68       	ori	r31, 0x80	; 128
 762:	3f 2e       	mov	r3, r31
 764:	2a e0       	ldi	r18, 0x0A	; 10
 766:	30 e0       	ldi	r19, 0x00	; 0
 768:	a3 01       	movw	r20, r6
 76a:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <__ultoa_invert>
 76e:	88 2e       	mov	r8, r24
 770:	86 18       	sub	r8, r6
 772:	45 c0       	rjmp	.+138    	; 0x7fe <vfprintf+0x2ac>
 774:	85 37       	cpi	r24, 0x75	; 117
 776:	31 f4       	brne	.+12     	; 0x784 <vfprintf+0x232>
 778:	23 2d       	mov	r18, r3
 77a:	2f 7e       	andi	r18, 0xEF	; 239
 77c:	b2 2e       	mov	r11, r18
 77e:	2a e0       	ldi	r18, 0x0A	; 10
 780:	30 e0       	ldi	r19, 0x00	; 0
 782:	25 c0       	rjmp	.+74     	; 0x7ce <vfprintf+0x27c>
 784:	93 2d       	mov	r25, r3
 786:	99 7f       	andi	r25, 0xF9	; 249
 788:	b9 2e       	mov	r11, r25
 78a:	8f 36       	cpi	r24, 0x6F	; 111
 78c:	c1 f0       	breq	.+48     	; 0x7be <vfprintf+0x26c>
 78e:	18 f4       	brcc	.+6      	; 0x796 <vfprintf+0x244>
 790:	88 35       	cpi	r24, 0x58	; 88
 792:	79 f0       	breq	.+30     	; 0x7b2 <vfprintf+0x260>
 794:	b5 c0       	rjmp	.+362    	; 0x900 <vfprintf+0x3ae>
 796:	80 37       	cpi	r24, 0x70	; 112
 798:	19 f0       	breq	.+6      	; 0x7a0 <vfprintf+0x24e>
 79a:	88 37       	cpi	r24, 0x78	; 120
 79c:	21 f0       	breq	.+8      	; 0x7a6 <vfprintf+0x254>
 79e:	b0 c0       	rjmp	.+352    	; 0x900 <vfprintf+0x3ae>
 7a0:	e9 2f       	mov	r30, r25
 7a2:	e0 61       	ori	r30, 0x10	; 16
 7a4:	be 2e       	mov	r11, r30
 7a6:	b4 fe       	sbrs	r11, 4
 7a8:	0d c0       	rjmp	.+26     	; 0x7c4 <vfprintf+0x272>
 7aa:	fb 2d       	mov	r31, r11
 7ac:	f4 60       	ori	r31, 0x04	; 4
 7ae:	bf 2e       	mov	r11, r31
 7b0:	09 c0       	rjmp	.+18     	; 0x7c4 <vfprintf+0x272>
 7b2:	34 fe       	sbrs	r3, 4
 7b4:	0a c0       	rjmp	.+20     	; 0x7ca <vfprintf+0x278>
 7b6:	29 2f       	mov	r18, r25
 7b8:	26 60       	ori	r18, 0x06	; 6
 7ba:	b2 2e       	mov	r11, r18
 7bc:	06 c0       	rjmp	.+12     	; 0x7ca <vfprintf+0x278>
 7be:	28 e0       	ldi	r18, 0x08	; 8
 7c0:	30 e0       	ldi	r19, 0x00	; 0
 7c2:	05 c0       	rjmp	.+10     	; 0x7ce <vfprintf+0x27c>
 7c4:	20 e1       	ldi	r18, 0x10	; 16
 7c6:	30 e0       	ldi	r19, 0x00	; 0
 7c8:	02 c0       	rjmp	.+4      	; 0x7ce <vfprintf+0x27c>
 7ca:	20 e1       	ldi	r18, 0x10	; 16
 7cc:	32 e0       	ldi	r19, 0x02	; 2
 7ce:	f8 01       	movw	r30, r16
 7d0:	b7 fe       	sbrs	r11, 7
 7d2:	07 c0       	rjmp	.+14     	; 0x7e2 <vfprintf+0x290>
 7d4:	60 81       	ld	r22, Z
 7d6:	71 81       	ldd	r23, Z+1	; 0x01
 7d8:	82 81       	ldd	r24, Z+2	; 0x02
 7da:	93 81       	ldd	r25, Z+3	; 0x03
 7dc:	0c 5f       	subi	r16, 0xFC	; 252
 7de:	1f 4f       	sbci	r17, 0xFF	; 255
 7e0:	06 c0       	rjmp	.+12     	; 0x7ee <vfprintf+0x29c>
 7e2:	60 81       	ld	r22, Z
 7e4:	71 81       	ldd	r23, Z+1	; 0x01
 7e6:	80 e0       	ldi	r24, 0x00	; 0
 7e8:	90 e0       	ldi	r25, 0x00	; 0
 7ea:	0e 5f       	subi	r16, 0xFE	; 254
 7ec:	1f 4f       	sbci	r17, 0xFF	; 255
 7ee:	a3 01       	movw	r20, r6
 7f0:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <__ultoa_invert>
 7f4:	88 2e       	mov	r8, r24
 7f6:	86 18       	sub	r8, r6
 7f8:	fb 2d       	mov	r31, r11
 7fa:	ff 77       	andi	r31, 0x7F	; 127
 7fc:	3f 2e       	mov	r3, r31
 7fe:	36 fe       	sbrs	r3, 6
 800:	0d c0       	rjmp	.+26     	; 0x81c <vfprintf+0x2ca>
 802:	23 2d       	mov	r18, r3
 804:	2e 7f       	andi	r18, 0xFE	; 254
 806:	a2 2e       	mov	r10, r18
 808:	89 14       	cp	r8, r9
 80a:	58 f4       	brcc	.+22     	; 0x822 <vfprintf+0x2d0>
 80c:	34 fe       	sbrs	r3, 4
 80e:	0b c0       	rjmp	.+22     	; 0x826 <vfprintf+0x2d4>
 810:	32 fc       	sbrc	r3, 2
 812:	09 c0       	rjmp	.+18     	; 0x826 <vfprintf+0x2d4>
 814:	83 2d       	mov	r24, r3
 816:	8e 7e       	andi	r24, 0xEE	; 238
 818:	a8 2e       	mov	r10, r24
 81a:	05 c0       	rjmp	.+10     	; 0x826 <vfprintf+0x2d4>
 81c:	b8 2c       	mov	r11, r8
 81e:	a3 2c       	mov	r10, r3
 820:	03 c0       	rjmp	.+6      	; 0x828 <vfprintf+0x2d6>
 822:	b8 2c       	mov	r11, r8
 824:	01 c0       	rjmp	.+2      	; 0x828 <vfprintf+0x2d6>
 826:	b9 2c       	mov	r11, r9
 828:	a4 fe       	sbrs	r10, 4
 82a:	0f c0       	rjmp	.+30     	; 0x84a <vfprintf+0x2f8>
 82c:	fe 01       	movw	r30, r28
 82e:	e8 0d       	add	r30, r8
 830:	f1 1d       	adc	r31, r1
 832:	80 81       	ld	r24, Z
 834:	80 33       	cpi	r24, 0x30	; 48
 836:	21 f4       	brne	.+8      	; 0x840 <vfprintf+0x2ee>
 838:	9a 2d       	mov	r25, r10
 83a:	99 7e       	andi	r25, 0xE9	; 233
 83c:	a9 2e       	mov	r10, r25
 83e:	09 c0       	rjmp	.+18     	; 0x852 <vfprintf+0x300>
 840:	a2 fe       	sbrs	r10, 2
 842:	06 c0       	rjmp	.+12     	; 0x850 <vfprintf+0x2fe>
 844:	b3 94       	inc	r11
 846:	b3 94       	inc	r11
 848:	04 c0       	rjmp	.+8      	; 0x852 <vfprintf+0x300>
 84a:	8a 2d       	mov	r24, r10
 84c:	86 78       	andi	r24, 0x86	; 134
 84e:	09 f0       	breq	.+2      	; 0x852 <vfprintf+0x300>
 850:	b3 94       	inc	r11
 852:	a3 fc       	sbrc	r10, 3
 854:	11 c0       	rjmp	.+34     	; 0x878 <vfprintf+0x326>
 856:	a0 fe       	sbrs	r10, 0
 858:	06 c0       	rjmp	.+12     	; 0x866 <vfprintf+0x314>
 85a:	b2 14       	cp	r11, r2
 85c:	88 f4       	brcc	.+34     	; 0x880 <vfprintf+0x32e>
 85e:	28 0c       	add	r2, r8
 860:	92 2c       	mov	r9, r2
 862:	9b 18       	sub	r9, r11
 864:	0e c0       	rjmp	.+28     	; 0x882 <vfprintf+0x330>
 866:	b2 14       	cp	r11, r2
 868:	60 f4       	brcc	.+24     	; 0x882 <vfprintf+0x330>
 86a:	b6 01       	movw	r22, r12
 86c:	80 e2       	ldi	r24, 0x20	; 32
 86e:	90 e0       	ldi	r25, 0x00	; 0
 870:	0e 94 a0 04 	call	0x940	; 0x940 <fputc>
 874:	b3 94       	inc	r11
 876:	f7 cf       	rjmp	.-18     	; 0x866 <vfprintf+0x314>
 878:	b2 14       	cp	r11, r2
 87a:	18 f4       	brcc	.+6      	; 0x882 <vfprintf+0x330>
 87c:	2b 18       	sub	r2, r11
 87e:	02 c0       	rjmp	.+4      	; 0x884 <vfprintf+0x332>
 880:	98 2c       	mov	r9, r8
 882:	21 2c       	mov	r2, r1
 884:	a4 fe       	sbrs	r10, 4
 886:	10 c0       	rjmp	.+32     	; 0x8a8 <vfprintf+0x356>
 888:	b6 01       	movw	r22, r12
 88a:	80 e3       	ldi	r24, 0x30	; 48
 88c:	90 e0       	ldi	r25, 0x00	; 0
 88e:	0e 94 a0 04 	call	0x940	; 0x940 <fputc>
 892:	a2 fe       	sbrs	r10, 2
 894:	17 c0       	rjmp	.+46     	; 0x8c4 <vfprintf+0x372>
 896:	a1 fc       	sbrc	r10, 1
 898:	03 c0       	rjmp	.+6      	; 0x8a0 <vfprintf+0x34e>
 89a:	88 e7       	ldi	r24, 0x78	; 120
 89c:	90 e0       	ldi	r25, 0x00	; 0
 89e:	02 c0       	rjmp	.+4      	; 0x8a4 <vfprintf+0x352>
 8a0:	88 e5       	ldi	r24, 0x58	; 88
 8a2:	90 e0       	ldi	r25, 0x00	; 0
 8a4:	b6 01       	movw	r22, r12
 8a6:	0c c0       	rjmp	.+24     	; 0x8c0 <vfprintf+0x36e>
 8a8:	8a 2d       	mov	r24, r10
 8aa:	86 78       	andi	r24, 0x86	; 134
 8ac:	59 f0       	breq	.+22     	; 0x8c4 <vfprintf+0x372>
 8ae:	a1 fe       	sbrs	r10, 1
 8b0:	02 c0       	rjmp	.+4      	; 0x8b6 <vfprintf+0x364>
 8b2:	8b e2       	ldi	r24, 0x2B	; 43
 8b4:	01 c0       	rjmp	.+2      	; 0x8b8 <vfprintf+0x366>
 8b6:	80 e2       	ldi	r24, 0x20	; 32
 8b8:	a7 fc       	sbrc	r10, 7
 8ba:	8d e2       	ldi	r24, 0x2D	; 45
 8bc:	b6 01       	movw	r22, r12
 8be:	90 e0       	ldi	r25, 0x00	; 0
 8c0:	0e 94 a0 04 	call	0x940	; 0x940 <fputc>
 8c4:	89 14       	cp	r8, r9
 8c6:	38 f4       	brcc	.+14     	; 0x8d6 <vfprintf+0x384>
 8c8:	b6 01       	movw	r22, r12
 8ca:	80 e3       	ldi	r24, 0x30	; 48
 8cc:	90 e0       	ldi	r25, 0x00	; 0
 8ce:	0e 94 a0 04 	call	0x940	; 0x940 <fputc>
 8d2:	9a 94       	dec	r9
 8d4:	f7 cf       	rjmp	.-18     	; 0x8c4 <vfprintf+0x372>
 8d6:	8a 94       	dec	r8
 8d8:	f3 01       	movw	r30, r6
 8da:	e8 0d       	add	r30, r8
 8dc:	f1 1d       	adc	r31, r1
 8de:	80 81       	ld	r24, Z
 8e0:	b6 01       	movw	r22, r12
 8e2:	90 e0       	ldi	r25, 0x00	; 0
 8e4:	0e 94 a0 04 	call	0x940	; 0x940 <fputc>
 8e8:	81 10       	cpse	r8, r1
 8ea:	f5 cf       	rjmp	.-22     	; 0x8d6 <vfprintf+0x384>
 8ec:	22 20       	and	r2, r2
 8ee:	09 f4       	brne	.+2      	; 0x8f2 <vfprintf+0x3a0>
 8f0:	42 ce       	rjmp	.-892    	; 0x576 <vfprintf+0x24>
 8f2:	b6 01       	movw	r22, r12
 8f4:	80 e2       	ldi	r24, 0x20	; 32
 8f6:	90 e0       	ldi	r25, 0x00	; 0
 8f8:	0e 94 a0 04 	call	0x940	; 0x940 <fputc>
 8fc:	2a 94       	dec	r2
 8fe:	f6 cf       	rjmp	.-20     	; 0x8ec <vfprintf+0x39a>
 900:	f6 01       	movw	r30, r12
 902:	86 81       	ldd	r24, Z+6	; 0x06
 904:	97 81       	ldd	r25, Z+7	; 0x07
 906:	02 c0       	rjmp	.+4      	; 0x90c <vfprintf+0x3ba>
 908:	8f ef       	ldi	r24, 0xFF	; 255
 90a:	9f ef       	ldi	r25, 0xFF	; 255
 90c:	2b 96       	adiw	r28, 0x0b	; 11
 90e:	e2 e1       	ldi	r30, 0x12	; 18
 910:	0c 94 56 05 	jmp	0xaac	; 0xaac <__epilogue_restores__>

00000914 <strnlen_P>:
 914:	fc 01       	movw	r30, r24
 916:	05 90       	lpm	r0, Z+
 918:	61 50       	subi	r22, 0x01	; 1
 91a:	70 40       	sbci	r23, 0x00	; 0
 91c:	01 10       	cpse	r0, r1
 91e:	d8 f7       	brcc	.-10     	; 0x916 <strnlen_P+0x2>
 920:	80 95       	com	r24
 922:	90 95       	com	r25
 924:	8e 0f       	add	r24, r30
 926:	9f 1f       	adc	r25, r31
 928:	08 95       	ret

0000092a <strnlen>:
 92a:	fc 01       	movw	r30, r24
 92c:	61 50       	subi	r22, 0x01	; 1
 92e:	70 40       	sbci	r23, 0x00	; 0
 930:	01 90       	ld	r0, Z+
 932:	01 10       	cpse	r0, r1
 934:	d8 f7       	brcc	.-10     	; 0x92c <strnlen+0x2>
 936:	80 95       	com	r24
 938:	90 95       	com	r25
 93a:	8e 0f       	add	r24, r30
 93c:	9f 1f       	adc	r25, r31
 93e:	08 95       	ret

00000940 <fputc>:
 940:	0f 93       	push	r16
 942:	1f 93       	push	r17
 944:	cf 93       	push	r28
 946:	df 93       	push	r29
 948:	fb 01       	movw	r30, r22
 94a:	23 81       	ldd	r18, Z+3	; 0x03
 94c:	21 fd       	sbrc	r18, 1
 94e:	03 c0       	rjmp	.+6      	; 0x956 <fputc+0x16>
 950:	8f ef       	ldi	r24, 0xFF	; 255
 952:	9f ef       	ldi	r25, 0xFF	; 255
 954:	2c c0       	rjmp	.+88     	; 0x9ae <fputc+0x6e>
 956:	22 ff       	sbrs	r18, 2
 958:	16 c0       	rjmp	.+44     	; 0x986 <fputc+0x46>
 95a:	46 81       	ldd	r20, Z+6	; 0x06
 95c:	57 81       	ldd	r21, Z+7	; 0x07
 95e:	24 81       	ldd	r18, Z+4	; 0x04
 960:	35 81       	ldd	r19, Z+5	; 0x05
 962:	42 17       	cp	r20, r18
 964:	53 07       	cpc	r21, r19
 966:	44 f4       	brge	.+16     	; 0x978 <fputc+0x38>
 968:	a0 81       	ld	r26, Z
 96a:	b1 81       	ldd	r27, Z+1	; 0x01
 96c:	9d 01       	movw	r18, r26
 96e:	2f 5f       	subi	r18, 0xFF	; 255
 970:	3f 4f       	sbci	r19, 0xFF	; 255
 972:	31 83       	std	Z+1, r19	; 0x01
 974:	20 83       	st	Z, r18
 976:	8c 93       	st	X, r24
 978:	26 81       	ldd	r18, Z+6	; 0x06
 97a:	37 81       	ldd	r19, Z+7	; 0x07
 97c:	2f 5f       	subi	r18, 0xFF	; 255
 97e:	3f 4f       	sbci	r19, 0xFF	; 255
 980:	37 83       	std	Z+7, r19	; 0x07
 982:	26 83       	std	Z+6, r18	; 0x06
 984:	14 c0       	rjmp	.+40     	; 0x9ae <fputc+0x6e>
 986:	8b 01       	movw	r16, r22
 988:	ec 01       	movw	r28, r24
 98a:	fb 01       	movw	r30, r22
 98c:	00 84       	ldd	r0, Z+8	; 0x08
 98e:	f1 85       	ldd	r31, Z+9	; 0x09
 990:	e0 2d       	mov	r30, r0
 992:	09 95       	icall
 994:	89 2b       	or	r24, r25
 996:	e1 f6       	brne	.-72     	; 0x950 <fputc+0x10>
 998:	d8 01       	movw	r26, r16
 99a:	16 96       	adiw	r26, 0x06	; 6
 99c:	8d 91       	ld	r24, X+
 99e:	9c 91       	ld	r25, X
 9a0:	17 97       	sbiw	r26, 0x07	; 7
 9a2:	01 96       	adiw	r24, 0x01	; 1
 9a4:	17 96       	adiw	r26, 0x07	; 7
 9a6:	9c 93       	st	X, r25
 9a8:	8e 93       	st	-X, r24
 9aa:	16 97       	sbiw	r26, 0x06	; 6
 9ac:	ce 01       	movw	r24, r28
 9ae:	df 91       	pop	r29
 9b0:	cf 91       	pop	r28
 9b2:	1f 91       	pop	r17
 9b4:	0f 91       	pop	r16
 9b6:	08 95       	ret

000009b8 <__ultoa_invert>:
 9b8:	fa 01       	movw	r30, r20
 9ba:	aa 27       	eor	r26, r26
 9bc:	28 30       	cpi	r18, 0x08	; 8
 9be:	51 f1       	breq	.+84     	; 0xa14 <__ultoa_invert+0x5c>
 9c0:	20 31       	cpi	r18, 0x10	; 16
 9c2:	81 f1       	breq	.+96     	; 0xa24 <__ultoa_invert+0x6c>
 9c4:	e8 94       	clt
 9c6:	6f 93       	push	r22
 9c8:	6e 7f       	andi	r22, 0xFE	; 254
 9ca:	6e 5f       	subi	r22, 0xFE	; 254
 9cc:	7f 4f       	sbci	r23, 0xFF	; 255
 9ce:	8f 4f       	sbci	r24, 0xFF	; 255
 9d0:	9f 4f       	sbci	r25, 0xFF	; 255
 9d2:	af 4f       	sbci	r26, 0xFF	; 255
 9d4:	b1 e0       	ldi	r27, 0x01	; 1
 9d6:	3e d0       	rcall	.+124    	; 0xa54 <__ultoa_invert+0x9c>
 9d8:	b4 e0       	ldi	r27, 0x04	; 4
 9da:	3c d0       	rcall	.+120    	; 0xa54 <__ultoa_invert+0x9c>
 9dc:	67 0f       	add	r22, r23
 9de:	78 1f       	adc	r23, r24
 9e0:	89 1f       	adc	r24, r25
 9e2:	9a 1f       	adc	r25, r26
 9e4:	a1 1d       	adc	r26, r1
 9e6:	68 0f       	add	r22, r24
 9e8:	79 1f       	adc	r23, r25
 9ea:	8a 1f       	adc	r24, r26
 9ec:	91 1d       	adc	r25, r1
 9ee:	a1 1d       	adc	r26, r1
 9f0:	6a 0f       	add	r22, r26
 9f2:	71 1d       	adc	r23, r1
 9f4:	81 1d       	adc	r24, r1
 9f6:	91 1d       	adc	r25, r1
 9f8:	a1 1d       	adc	r26, r1
 9fa:	20 d0       	rcall	.+64     	; 0xa3c <__ultoa_invert+0x84>
 9fc:	09 f4       	brne	.+2      	; 0xa00 <__ultoa_invert+0x48>
 9fe:	68 94       	set
 a00:	3f 91       	pop	r19
 a02:	2a e0       	ldi	r18, 0x0A	; 10
 a04:	26 9f       	mul	r18, r22
 a06:	11 24       	eor	r1, r1
 a08:	30 19       	sub	r19, r0
 a0a:	30 5d       	subi	r19, 0xD0	; 208
 a0c:	31 93       	st	Z+, r19
 a0e:	de f6       	brtc	.-74     	; 0x9c6 <__ultoa_invert+0xe>
 a10:	cf 01       	movw	r24, r30
 a12:	08 95       	ret
 a14:	46 2f       	mov	r20, r22
 a16:	47 70       	andi	r20, 0x07	; 7
 a18:	40 5d       	subi	r20, 0xD0	; 208
 a1a:	41 93       	st	Z+, r20
 a1c:	b3 e0       	ldi	r27, 0x03	; 3
 a1e:	0f d0       	rcall	.+30     	; 0xa3e <__ultoa_invert+0x86>
 a20:	c9 f7       	brne	.-14     	; 0xa14 <__ultoa_invert+0x5c>
 a22:	f6 cf       	rjmp	.-20     	; 0xa10 <__ultoa_invert+0x58>
 a24:	46 2f       	mov	r20, r22
 a26:	4f 70       	andi	r20, 0x0F	; 15
 a28:	40 5d       	subi	r20, 0xD0	; 208
 a2a:	4a 33       	cpi	r20, 0x3A	; 58
 a2c:	18 f0       	brcs	.+6      	; 0xa34 <__ultoa_invert+0x7c>
 a2e:	49 5d       	subi	r20, 0xD9	; 217
 a30:	31 fd       	sbrc	r19, 1
 a32:	40 52       	subi	r20, 0x20	; 32
 a34:	41 93       	st	Z+, r20
 a36:	02 d0       	rcall	.+4      	; 0xa3c <__ultoa_invert+0x84>
 a38:	a9 f7       	brne	.-22     	; 0xa24 <__ultoa_invert+0x6c>
 a3a:	ea cf       	rjmp	.-44     	; 0xa10 <__ultoa_invert+0x58>
 a3c:	b4 e0       	ldi	r27, 0x04	; 4
 a3e:	a6 95       	lsr	r26
 a40:	97 95       	ror	r25
 a42:	87 95       	ror	r24
 a44:	77 95       	ror	r23
 a46:	67 95       	ror	r22
 a48:	ba 95       	dec	r27
 a4a:	c9 f7       	brne	.-14     	; 0xa3e <__ultoa_invert+0x86>
 a4c:	00 97       	sbiw	r24, 0x00	; 0
 a4e:	61 05       	cpc	r22, r1
 a50:	71 05       	cpc	r23, r1
 a52:	08 95       	ret
 a54:	9b 01       	movw	r18, r22
 a56:	ac 01       	movw	r20, r24
 a58:	0a 2e       	mov	r0, r26
 a5a:	06 94       	lsr	r0
 a5c:	57 95       	ror	r21
 a5e:	47 95       	ror	r20
 a60:	37 95       	ror	r19
 a62:	27 95       	ror	r18
 a64:	ba 95       	dec	r27
 a66:	c9 f7       	brne	.-14     	; 0xa5a <__ultoa_invert+0xa2>
 a68:	62 0f       	add	r22, r18
 a6a:	73 1f       	adc	r23, r19
 a6c:	84 1f       	adc	r24, r20
 a6e:	95 1f       	adc	r25, r21
 a70:	a0 1d       	adc	r26, r0
 a72:	08 95       	ret

00000a74 <__prologue_saves__>:
 a74:	2f 92       	push	r2
 a76:	3f 92       	push	r3
 a78:	4f 92       	push	r4
 a7a:	5f 92       	push	r5
 a7c:	6f 92       	push	r6
 a7e:	7f 92       	push	r7
 a80:	8f 92       	push	r8
 a82:	9f 92       	push	r9
 a84:	af 92       	push	r10
 a86:	bf 92       	push	r11
 a88:	cf 92       	push	r12
 a8a:	df 92       	push	r13
 a8c:	ef 92       	push	r14
 a8e:	ff 92       	push	r15
 a90:	0f 93       	push	r16
 a92:	1f 93       	push	r17
 a94:	cf 93       	push	r28
 a96:	df 93       	push	r29
 a98:	cd b7       	in	r28, 0x3d	; 61
 a9a:	de b7       	in	r29, 0x3e	; 62
 a9c:	ca 1b       	sub	r28, r26
 a9e:	db 0b       	sbc	r29, r27
 aa0:	0f b6       	in	r0, 0x3f	; 63
 aa2:	f8 94       	cli
 aa4:	de bf       	out	0x3e, r29	; 62
 aa6:	0f be       	out	0x3f, r0	; 63
 aa8:	cd bf       	out	0x3d, r28	; 61
 aaa:	09 94       	ijmp

00000aac <__epilogue_restores__>:
 aac:	2a 88       	ldd	r2, Y+18	; 0x12
 aae:	39 88       	ldd	r3, Y+17	; 0x11
 ab0:	48 88       	ldd	r4, Y+16	; 0x10
 ab2:	5f 84       	ldd	r5, Y+15	; 0x0f
 ab4:	6e 84       	ldd	r6, Y+14	; 0x0e
 ab6:	7d 84       	ldd	r7, Y+13	; 0x0d
 ab8:	8c 84       	ldd	r8, Y+12	; 0x0c
 aba:	9b 84       	ldd	r9, Y+11	; 0x0b
 abc:	aa 84       	ldd	r10, Y+10	; 0x0a
 abe:	b9 84       	ldd	r11, Y+9	; 0x09
 ac0:	c8 84       	ldd	r12, Y+8	; 0x08
 ac2:	df 80       	ldd	r13, Y+7	; 0x07
 ac4:	ee 80       	ldd	r14, Y+6	; 0x06
 ac6:	fd 80       	ldd	r15, Y+5	; 0x05
 ac8:	0c 81       	ldd	r16, Y+4	; 0x04
 aca:	1b 81       	ldd	r17, Y+3	; 0x03
 acc:	aa 81       	ldd	r26, Y+2	; 0x02
 ace:	b9 81       	ldd	r27, Y+1	; 0x01
 ad0:	ce 0f       	add	r28, r30
 ad2:	d1 1d       	adc	r29, r1
 ad4:	0f b6       	in	r0, 0x3f	; 63
 ad6:	f8 94       	cli
 ad8:	de bf       	out	0x3e, r29	; 62
 ada:	0f be       	out	0x3f, r0	; 63
 adc:	cd bf       	out	0x3d, r28	; 61
 ade:	ed 01       	movw	r28, r26
 ae0:	08 95       	ret

00000ae2 <_exit>:
 ae2:	f8 94       	cli

00000ae4 <__stop_program>:
 ae4:	ff cf       	rjmp	.-2      	; 0xae4 <__stop_program>
