// Seed: 2090824210
module module_0;
  wire id_1 = id_1;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  wire id_3, id_4;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    inout logic id_3
);
  supply0 id_5 = ~id_2;
  wire id_6;
  module_0 modCall_1 ();
  always_latch @(posedge id_2) begin : LABEL_0
    if (id_1) id_5 = 1;
    $display;
    id_3 <= "";
  end
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_6;
endmodule
