[Inputs]
CLK
ticks
[Outputs]
=rpm[7:0]=
[BiDir]
[ATTRIBUTES]
VeriModel Encoder_fun4fpga

