<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/twi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_6b2c1e3aae921ca15ccf6ff784661eea.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">twi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="twi_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Support and FAQ: visit &lt;a href=&quot;http://www.atmel.com/design-support/&quot;&gt;Atmel Support&lt;/a&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef _SAMG55_TWI_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define _SAMG55_TWI_COMPONENT_</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_twi.xhtml">   56</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#aaf7a309b34fc2ba192282f8ba3c7958a">   57</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_twi.xhtml#aaf7a309b34fc2ba192282f8ba3c7958a">TWI_CR</a>;        </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#abcd5c6cf893e34f8c63b6697855a720d">   58</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#abcd5c6cf893e34f8c63b6697855a720d">TWI_MMR</a>;       </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#afb2e9c92ee9635dcd338f09032cd4e6f">   59</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#afb2e9c92ee9635dcd338f09032cd4e6f">TWI_SMR</a>;       </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a389192128269dc9ab13c3fb99553118d">   60</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#a389192128269dc9ab13c3fb99553118d">TWI_IADR</a>;      </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a1722c85b8de729cb9eb026e2f7c05392">   61</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#a1722c85b8de729cb9eb026e2f7c05392">TWI_CWGR</a>;      </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a53ce3ad456b5e37d49519aa50e785042">   62</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[3];</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a013eb3ffaa279bf7407970b234673320">   63</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_twi.xhtml#a013eb3ffaa279bf7407970b234673320">TWI_SR</a>;        </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#ab05d7323a22bbfe00d1f4539ea50e79f">   64</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_twi.xhtml#ab05d7323a22bbfe00d1f4539ea50e79f">TWI_IER</a>;       </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a7714425c70adfa8fc6079c085c8c19b0">   65</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_twi.xhtml#a7714425c70adfa8fc6079c085c8c19b0">TWI_IDR</a>;       </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#aedd5037a1d812ed638d2eee16bc76e13">   66</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_twi.xhtml#aedd5037a1d812ed638d2eee16bc76e13">TWI_IMR</a>;       </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a0c234be97c419728597e2ca07d6b239e">   67</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_twi.xhtml#a0c234be97c419728597e2ca07d6b239e">TWI_RHR</a>;       </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#ad72e7a949703588154913e818201b704">   68</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_twi.xhtml#ad72e7a949703588154913e818201b704">TWI_THR</a>;       </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#ac605cb7cb8795fcc1223fbce6ce75002">   69</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#ac605cb7cb8795fcc1223fbce6ce75002">TWI_SMBTR</a>;     </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a140d7f0412aa0614e0d3e3443c335024">   70</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved2[1];</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a10d72577ed2ef0c3d5720eb1b2b02482">   71</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#a10d72577ed2ef0c3d5720eb1b2b02482">TWI_ACR</a>;       </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a8111ba51b915ec76b0e2f80e9c74cf73">   72</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#a8111ba51b915ec76b0e2f80e9c74cf73">TWI_FILTR</a>;     </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a61382de86929ac5faba086f807a4d737">   73</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved3[1];</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#ae7a50cdb1f822fe038b231505511f682">   74</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#ae7a50cdb1f822fe038b231505511f682">TWI_SWMR</a>;      </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#af697a7f23bba6e6b7068c6df3a2a7519">   75</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved4[37];</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#adc2d09143f2336ef45a017ac765f1877">   76</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#adc2d09143f2336ef45a017ac765f1877">TWI_WPMR</a>;      </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a1562e870aafbf4a19a4027fc148c7ad5">   77</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_twi.xhtml#a1562e870aafbf4a19a4027fc148c7ad5">TWI_WPSR</a>;      </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a3fd572d9373c7efbcd65b4619c4ff657">   78</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved5[5];</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a43b005f27248c1e140bd158b228b6880">   79</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#a43b005f27248c1e140bd158b228b6880">TWI_RPR</a>;       </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a0b2c40bc3760ba2d2da1caea051e567a">   80</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#a0b2c40bc3760ba2d2da1caea051e567a">TWI_RCR</a>;       </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a4e5862b61959dd29d1b74913a0536391">   81</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#a4e5862b61959dd29d1b74913a0536391">TWI_TPR</a>;       </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a3f03f041dffec14be73d57905d1aa311">   82</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#a3f03f041dffec14be73d57905d1aa311">TWI_TCR</a>;       </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a2eb59c15171a035bb076beb4775c654d">   83</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#a2eb59c15171a035bb076beb4775c654d">TWI_RNPR</a>;      </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a2f028f5a51a37f931f02580d20c6729e">   84</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#a2f028f5a51a37f931f02580d20c6729e">TWI_RNCR</a>;      </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#af2e3124136b411dbd4fbd27715bc6926">   85</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#af2e3124136b411dbd4fbd27715bc6926">TWI_TNPR</a>;      </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a80673dbfab91a32eeec50ee04f27c5b5">   86</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_twi.xhtml#a80673dbfab91a32eeec50ee04f27c5b5">TWI_TNCR</a>;      </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a43769cba16dc6cc0a5ebbfda208dc9fd">   87</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_twi.xhtml#a43769cba16dc6cc0a5ebbfda208dc9fd">TWI_PTCR</a>;      </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_twi.xhtml#a2e2d6ba433b1df5fc4c69d6981049780">   88</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_twi.xhtml#a2e2d6ba433b1df5fc4c69d6981049780">TWI_PTSR</a>;      </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;} <a class="code" href="struct_twi.xhtml">Twi</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* -------- TWI_CR : (TWI Offset: 0x000) TWI Control Register -------- */</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga328d3bc5d5f0e7932b7c032cbfd0e5d7">   92</a></span>&#160;<span class="preprocessor">#define TWI_CR_START (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga7813f2f3303fcc31ea40f2f740e7619c">   93</a></span>&#160;<span class="preprocessor">#define TWI_CR_STOP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gafcd9b4ac6f2a1a947bfef8ee6ed23ec1">   94</a></span>&#160;<span class="preprocessor">#define TWI_CR_MSEN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4d1edde727ae2f2fb8af47bb1fa79f29">   95</a></span>&#160;<span class="preprocessor">#define TWI_CR_MSDIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga5e1d0134643e33cbf772c1ea49506844">   96</a></span>&#160;<span class="preprocessor">#define TWI_CR_SVEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gae016ecef7f10bdcac8de258529b7c0e2">   97</a></span>&#160;<span class="preprocessor">#define TWI_CR_SVDIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaa1085b452d089e822261beef0a9a7401">   98</a></span>&#160;<span class="preprocessor">#define TWI_CR_QUICK (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga3d30ed9d14e20f72a7c6d48b30a955d7">   99</a></span>&#160;<span class="preprocessor">#define TWI_CR_SWRST (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga8f12e4d5e2f45506d9f72846136fd676">  100</a></span>&#160;<span class="preprocessor">#define TWI_CR_HSEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga0f28505eaf736eba25a5e0fc03cbfb8f">  101</a></span>&#160;<span class="preprocessor">#define TWI_CR_HSDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gac6c0d21483409ce740263245294b140b">  102</a></span>&#160;<span class="preprocessor">#define TWI_CR_SMBEN (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gac3489483e8e9e9362bf6a75d09039efe">  103</a></span>&#160;<span class="preprocessor">#define TWI_CR_SMBDIS (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga47f62c336c35b5a642a3b84f2dba0a0a">  104</a></span>&#160;<span class="preprocessor">#define TWI_CR_PECEN (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga2460da889cfaf8421c2f977af8d55332">  105</a></span>&#160;<span class="preprocessor">#define TWI_CR_PECDIS (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga2e58205ece42e88deb31f779f41678d4">  106</a></span>&#160;<span class="preprocessor">#define TWI_CR_PECRQ (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gadadbfe0eb79165428bfad05f455a9b92">  107</a></span>&#160;<span class="preprocessor">#define TWI_CR_CLEAR (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga2f54e6bf3e085e9893bf5912705f9072">  108</a></span>&#160;<span class="preprocessor">#define TWI_CR_ACMEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga29d1ab59e3087d8e0f802aaa7d87aefe">  109</a></span>&#160;<span class="preprocessor">#define TWI_CR_ACMDIS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga819b4610c3af86764b7b74dd9004cd60">  110</a></span>&#160;<span class="preprocessor">#define TWI_CR_THRCLR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga82bdbef551f912f4cac15712b45f2691">  111</a></span>&#160;<span class="preprocessor">#define TWI_CR_LOCKCLR (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_MMR : (TWI Offset: 0x004) TWI Master Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga865ada341dbd9c7131068634d6d6bd6d">  113</a></span>&#160;<span class="preprocessor">#define TWI_MMR_IADRSZ_Pos 8</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga6c919fb57f076c83b045d50bab01bd70">  114</a></span>&#160;<span class="preprocessor">#define TWI_MMR_IADRSZ_Msk (0x3u &lt;&lt; TWI_MMR_IADRSZ_Pos) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga6c0250ea7d21a43e241f069064b26956">  115</a></span>&#160;<span class="preprocessor">#define   TWI_MMR_IADRSZ_NONE (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga6cd79dde0b74cc7032dfc5b70c5f1752">  116</a></span>&#160;<span class="preprocessor">#define   TWI_MMR_IADRSZ_1_BYTE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga77948985298db0560a8e5da8ae253bce">  117</a></span>&#160;<span class="preprocessor">#define   TWI_MMR_IADRSZ_2_BYTE (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaae7da5793118e71b189e0c4b5ddc2b64">  118</a></span>&#160;<span class="preprocessor">#define   TWI_MMR_IADRSZ_3_BYTE (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga152f8f340bea789e835e659e1bc8c40c">  119</a></span>&#160;<span class="preprocessor">#define TWI_MMR_MREAD (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga528498aa361715cb17138662f7838abc">  120</a></span>&#160;<span class="preprocessor">#define TWI_MMR_DADR_Pos 16</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga88f13eb71ef9f54331a541243f165107">  121</a></span>&#160;<span class="preprocessor">#define TWI_MMR_DADR_Msk (0x7fu &lt;&lt; TWI_MMR_DADR_Pos) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga934cd5257139e42faaf817c82f3b22b1">  122</a></span>&#160;<span class="preprocessor">#define TWI_MMR_DADR(value) ((TWI_MMR_DADR_Msk &amp; ((value) &lt;&lt; TWI_MMR_DADR_Pos)))</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* -------- TWI_SMR : (TWI Offset: 0x008) TWI Slave Mode Register -------- */</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga2fb91270afea7195e763124c0bfff09a">  124</a></span>&#160;<span class="preprocessor">#define TWI_SMR_NACKEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga8f7e4073f4e790e52ed8713b71dfc90e">  125</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SMDA (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gae7dfcb0651927d3320dea0b5683a9850">  126</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SMHH (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gabfa76e4d06a84dbea96d9a05efcfb073">  127</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SCLWSDIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga697a44c5d9ee89acdaf6fb0c0d69cf8e">  128</a></span>&#160;<span class="preprocessor">#define TWI_SMR_MASK_Pos 8</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga3c8a7570f5ad6b650be66bf7c5d17bf8">  129</a></span>&#160;<span class="preprocessor">#define TWI_SMR_MASK_Msk (0x7fu &lt;&lt; TWI_SMR_MASK_Pos) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga5ee655e63ec25a9bd884417c0610ed57">  130</a></span>&#160;<span class="preprocessor">#define TWI_SMR_MASK(value) ((TWI_SMR_MASK_Msk &amp; ((value) &lt;&lt; TWI_SMR_MASK_Pos)))</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga984a2cf0d8e1f07723f7cf1b8a99bc60">  131</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SADR_Pos 16</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaa4dc3b219e287d8c3599a0cc84ac436a">  132</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SADR_Msk (0x7fu &lt;&lt; TWI_SMR_SADR_Pos) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4774fdfe66c0c733591e6ec2b6d3a1e3">  133</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SADR(value) ((TWI_SMR_SADR_Msk &amp; ((value) &lt;&lt; TWI_SMR_SADR_Pos)))</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gae89775d2e07bd44d18d9096bd976a15d">  134</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SADR1EN (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga38b6292bd7a038cb609d64f8590a2e9a">  135</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SADR2EN (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga2025ef8f269b6ac95b3063298e034560">  136</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SADR3EN (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaa5e3a4a2d0f447c36debc9eb41557cf9">  137</a></span>&#160;<span class="preprocessor">#define TWI_SMR_DATAMEN (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_IADR : (TWI Offset: 0x00C) TWI Internal Address Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4591adf353c950796602251d91abeefd">  139</a></span>&#160;<span class="preprocessor">#define TWI_IADR_IADR_Pos 0</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga789e6603396f527deb766cde44fdccda">  140</a></span>&#160;<span class="preprocessor">#define TWI_IADR_IADR_Msk (0xffffffu &lt;&lt; TWI_IADR_IADR_Pos) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4dd02f9105aeb7350f486141052bbd98">  141</a></span>&#160;<span class="preprocessor">#define TWI_IADR_IADR(value) ((TWI_IADR_IADR_Msk &amp; ((value) &lt;&lt; TWI_IADR_IADR_Pos)))</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* -------- TWI_CWGR : (TWI Offset: 0x010) TWI Clock Waveform Generator Register -------- */</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga55cc5e0cce44cfc1e2a5a7ef1df82c11">  143</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CLDIV_Pos 0</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga3b9ec780afa7fda9fa4034c5a5a37eed">  144</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CLDIV_Msk (0xffu &lt;&lt; TWI_CWGR_CLDIV_Pos) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga7798a5d3fbe74405f731f3d4a8a1f1dc">  145</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CLDIV(value) ((TWI_CWGR_CLDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CLDIV_Pos)))</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga1865ad382ead5c49424a6a6d536df655">  146</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CHDIV_Pos 8</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gad635b7873689729ee3664db3ac3ed6cc">  147</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CHDIV_Msk (0xffu &lt;&lt; TWI_CWGR_CHDIV_Pos) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga29555688e42edbc047c0305d7453f5b3">  148</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CHDIV(value) ((TWI_CWGR_CHDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CHDIV_Pos)))</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gad80c9bc6f9a57fe14972c9eeb5655766">  149</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CKDIV_Pos 16</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4788bc8f57fd4de8720e5995622ea6f2">  150</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CKDIV_Msk (0x7u &lt;&lt; TWI_CWGR_CKDIV_Pos) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gae88c33f1c8b4366a9239aa58f7b408af">  151</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CKDIV(value) ((TWI_CWGR_CKDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CKDIV_Pos)))</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4951f656ae1fe6b0aeec26f952e61769">  152</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_BRSRCCLK (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga1e9fa6d394e066c90a49da77f114381e">  153</a></span>&#160;<span class="preprocessor">#define   TWI_CWGR_BRSRCCLK_PERIPH_CLK (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga5dd6ce00500c5a2b8f9f6afbe76e8676">  154</a></span>&#160;<span class="preprocessor">#define   TWI_CWGR_BRSRCCLK_PMC_PCK (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga60fc4c23e96647692b4925fdccc15b94">  155</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_HOLD_Pos 24</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga3942fb0ed84c488fdff3e69ae8e52eb5">  156</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_HOLD_Msk (0x1fu &lt;&lt; TWI_CWGR_HOLD_Pos) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga65d07069ce10de3b37dcc74ffd484298">  157</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_HOLD(value) ((TWI_CWGR_HOLD_Msk &amp; ((value) &lt;&lt; TWI_CWGR_HOLD_Pos)))</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* -------- TWI_SR : (TWI Offset: 0x020) TWI Status Register -------- */</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga22a19ea7376d60d8e2623b4615446d46">  159</a></span>&#160;<span class="preprocessor">#define TWI_SR_TXCOMP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga24bcf32b00d0cf9a5b599bbb09f30d41">  160</a></span>&#160;<span class="preprocessor">#define TWI_SR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4d5780bb4ff0377fe6d248a48059ec1a">  161</a></span>&#160;<span class="preprocessor">#define TWI_SR_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga900dd1401405038764f92239a17555ed">  162</a></span>&#160;<span class="preprocessor">#define TWI_SR_SVREAD (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gab17b163d91a251db9eaad6f382a400bb">  163</a></span>&#160;<span class="preprocessor">#define TWI_SR_SVACC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga40ea0eb279f1eeb0dc9ee66ea31969a6">  164</a></span>&#160;<span class="preprocessor">#define TWI_SR_GACC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gae99ccfffb2b606f829047c03928d680d">  165</a></span>&#160;<span class="preprocessor">#define TWI_SR_OVRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga75ccc76daffaf474b0ee1e1445da0107">  166</a></span>&#160;<span class="preprocessor">#define TWI_SR_UNRE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga52a8fd87b6a50a887672358c1abd5e29">  167</a></span>&#160;<span class="preprocessor">#define TWI_SR_NACK (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gad1f7da921bc96eba15f148fe0112742b">  168</a></span>&#160;<span class="preprocessor">#define TWI_SR_ARBLST (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga6643e03253b90419c10d561ea86b057b">  169</a></span>&#160;<span class="preprocessor">#define TWI_SR_SCLWS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga6c992458ee07ab39ec7a1e70f5735d30">  170</a></span>&#160;<span class="preprocessor">#define TWI_SR_EOSACC (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga526be7eeb1482fe956aef44e3b557bec">  171</a></span>&#160;<span class="preprocessor">#define TWI_SR_ENDRX (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga05e5d9ce45a1ca77e012ce77da9b77c3">  172</a></span>&#160;<span class="preprocessor">#define TWI_SR_ENDTX (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gada39a180222b4f215549c9d8915fcfa7">  173</a></span>&#160;<span class="preprocessor">#define TWI_SR_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gadc86a40605a425d6febdb7e8b880e098">  174</a></span>&#160;<span class="preprocessor">#define TWI_SR_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga8e75f0250729d05832fea2e25ace85b5">  175</a></span>&#160;<span class="preprocessor">#define TWI_SR_MCACK (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gadde0fee36d676c1ad50a00df51dd6d50">  176</a></span>&#160;<span class="preprocessor">#define TWI_SR_TOUT (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gad9063bc9dd1619cb6958523682294dff">  177</a></span>&#160;<span class="preprocessor">#define TWI_SR_PECERR (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga3a97b28f9a5ac0b807b5f352f52e54ae">  178</a></span>&#160;<span class="preprocessor">#define TWI_SR_SMBDAM (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gae879095023814f6ec7068b7da66d3dcf">  179</a></span>&#160;<span class="preprocessor">#define TWI_SR_SMBHHM (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaa5531551f2952d02335c5cd8c1bc8361">  180</a></span>&#160;<span class="preprocessor">#define TWI_SR_LOCK (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaee1bec6992e61f4ff74e5ddb652775ed">  181</a></span>&#160;<span class="preprocessor">#define TWI_SR_SCL (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga943abbc5a99c1002d145e479bd808b1d">  182</a></span>&#160;<span class="preprocessor">#define TWI_SR_SDA (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_IER : (TWI Offset: 0x024) TWI Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gabe91bd63eabf3d0442e69b6e278f71cf">  184</a></span>&#160;<span class="preprocessor">#define TWI_IER_TXCOMP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4ff57ed06330643201152f6e004a8f7b">  185</a></span>&#160;<span class="preprocessor">#define TWI_IER_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gac2d04ec4cb7382f83bfed81885e3561c">  186</a></span>&#160;<span class="preprocessor">#define TWI_IER_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gad2b4f2bb27d0fbce74de17018968b905">  187</a></span>&#160;<span class="preprocessor">#define TWI_IER_SVACC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga1a9167b52a89c9b7799e76bbbf6e9bba">  188</a></span>&#160;<span class="preprocessor">#define TWI_IER_GACC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga84481db6f9940ae8e19212b3e99d28da">  189</a></span>&#160;<span class="preprocessor">#define TWI_IER_OVRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga631d77362708c634a557899f4ab6a9c8">  190</a></span>&#160;<span class="preprocessor">#define TWI_IER_UNRE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gafa50ff0480e16b88a9777045297008b3">  191</a></span>&#160;<span class="preprocessor">#define TWI_IER_NACK (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gab5474b90b502445492351944210a3775">  192</a></span>&#160;<span class="preprocessor">#define TWI_IER_ARBLST (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga38c6e3b71accb584497615f144ed93f1">  193</a></span>&#160;<span class="preprocessor">#define TWI_IER_SCL_WS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga927f7d303ac1be5383f7d9e391e8ab82">  194</a></span>&#160;<span class="preprocessor">#define TWI_IER_EOSACC (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaeaab58c0088ea8e9d34b625564adb303">  195</a></span>&#160;<span class="preprocessor">#define TWI_IER_ENDRX (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gac34d8262171be93c480698e2bd27e3a8">  196</a></span>&#160;<span class="preprocessor">#define TWI_IER_ENDTX (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga1bc1e9397f04b171bb1439af74126273">  197</a></span>&#160;<span class="preprocessor">#define TWI_IER_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga52e0678293eff665c97cbd18a0a7b02b">  198</a></span>&#160;<span class="preprocessor">#define TWI_IER_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaf2658dc851863f8e767d4510d8fafed0">  199</a></span>&#160;<span class="preprocessor">#define TWI_IER_MCACK (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gadcaa3b3c4308bb4adfeda52eb8e4a2a3">  200</a></span>&#160;<span class="preprocessor">#define TWI_IER_TOUT (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaaf99d623506cc7f58147eb25f8e99e2d">  201</a></span>&#160;<span class="preprocessor">#define TWI_IER_PECERR (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga6b0ce3e458d0254782397838968c04ca">  202</a></span>&#160;<span class="preprocessor">#define TWI_IER_SMBDAM (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gafd4b5cfec9377f56d9a26651636836b0">  203</a></span>&#160;<span class="preprocessor">#define TWI_IER_SMBHHM (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_IDR : (TWI Offset: 0x028) TWI Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga79586ee38590062cba4857f00f1ad216">  205</a></span>&#160;<span class="preprocessor">#define TWI_IDR_TXCOMP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga33fdfa247ae24f54da97d51279e293d3">  206</a></span>&#160;<span class="preprocessor">#define TWI_IDR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4ebf50bae652d149c7b0b544fa73c355">  207</a></span>&#160;<span class="preprocessor">#define TWI_IDR_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga80ac7874c6815e8356543300efe5c0a5">  208</a></span>&#160;<span class="preprocessor">#define TWI_IDR_SVACC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaadce83eba76e1561be28d132aefb99dd">  209</a></span>&#160;<span class="preprocessor">#define TWI_IDR_GACC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gac6da1ba52ba0e4a19122ef6fcb6b98f6">  210</a></span>&#160;<span class="preprocessor">#define TWI_IDR_OVRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga67913877903e4decff39b4f6f5788389">  211</a></span>&#160;<span class="preprocessor">#define TWI_IDR_UNRE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gada8fbe2c14f56d7c2853dfa87872bbf3">  212</a></span>&#160;<span class="preprocessor">#define TWI_IDR_NACK (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga1628dd81b7f7a5dcc902df6a92805d40">  213</a></span>&#160;<span class="preprocessor">#define TWI_IDR_ARBLST (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga79792170e450f5e30207153e0b8636aa">  214</a></span>&#160;<span class="preprocessor">#define TWI_IDR_SCL_WS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga216e1727564bec1dcb9cf1f822b7a424">  215</a></span>&#160;<span class="preprocessor">#define TWI_IDR_EOSACC (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga09e575ae33dbbd14c2234e1503389f9b">  216</a></span>&#160;<span class="preprocessor">#define TWI_IDR_ENDRX (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaf19437980c74c64f2a548f9be738263d">  217</a></span>&#160;<span class="preprocessor">#define TWI_IDR_ENDTX (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gab5e45024419ede0627780803764528c7">  218</a></span>&#160;<span class="preprocessor">#define TWI_IDR_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gab259a600a0b39ba94a76489f224eefdd">  219</a></span>&#160;<span class="preprocessor">#define TWI_IDR_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga9e4ac36ffe4e1a5639686c6563bd5502">  220</a></span>&#160;<span class="preprocessor">#define TWI_IDR_MCACK (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga528ec634cadb67050f16401a7712283c">  221</a></span>&#160;<span class="preprocessor">#define TWI_IDR_TOUT (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga422c0411d095dcfc3a1ebcc992bb0e0c">  222</a></span>&#160;<span class="preprocessor">#define TWI_IDR_PECERR (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4a33ba274085366efdfcdadf932f8676">  223</a></span>&#160;<span class="preprocessor">#define TWI_IDR_SMBDAM (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4d3beadf9bb30300aebdde115ada7fbe">  224</a></span>&#160;<span class="preprocessor">#define TWI_IDR_SMBHHM (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_IMR : (TWI Offset: 0x02C) TWI Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga638e11531b0f15082fc105d3fbd84e1f">  226</a></span>&#160;<span class="preprocessor">#define TWI_IMR_TXCOMP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaace20cc7ecf71d1bc98542cd10a79182">  227</a></span>&#160;<span class="preprocessor">#define TWI_IMR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga05ec56e70f339d9f36c34ff49396706a">  228</a></span>&#160;<span class="preprocessor">#define TWI_IMR_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga3e420e622256d29006015a54fc39930d">  229</a></span>&#160;<span class="preprocessor">#define TWI_IMR_SVACC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga57cff31c9bf6f8803351e75449737f83">  230</a></span>&#160;<span class="preprocessor">#define TWI_IMR_GACC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga90c16d0fd8417245251cbeb133d9a7f3">  231</a></span>&#160;<span class="preprocessor">#define TWI_IMR_OVRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4925b7f336a4b0017a2de18fc62bbfdb">  232</a></span>&#160;<span class="preprocessor">#define TWI_IMR_UNRE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga6feab98a39516f4faeba24399ef23a33">  233</a></span>&#160;<span class="preprocessor">#define TWI_IMR_NACK (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga470590d5320c6d9eb130af3f39a91507">  234</a></span>&#160;<span class="preprocessor">#define TWI_IMR_ARBLST (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga44d90c37d610d9eccf7593c5ac5acad4">  235</a></span>&#160;<span class="preprocessor">#define TWI_IMR_SCL_WS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gae411ee03985c4ce1bbd0fb33e28d8fc8">  236</a></span>&#160;<span class="preprocessor">#define TWI_IMR_EOSACC (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga6255aa5657e8795199da768066c53d4e">  237</a></span>&#160;<span class="preprocessor">#define TWI_IMR_ENDRX (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaabfe80df679dcbb44930d56e13161d38">  238</a></span>&#160;<span class="preprocessor">#define TWI_IMR_ENDTX (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga572346ae56384908ac23ac6c5468e65d">  239</a></span>&#160;<span class="preprocessor">#define TWI_IMR_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gacd93e373be24176c9ce4a1bbe5871ed6">  240</a></span>&#160;<span class="preprocessor">#define TWI_IMR_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaf36a7c3233c49775afd7a8263f531187">  241</a></span>&#160;<span class="preprocessor">#define TWI_IMR_MCACK (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaef0b9b1e6350166ec3bb3c71a08a6a53">  242</a></span>&#160;<span class="preprocessor">#define TWI_IMR_TOUT (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga955034fc38ca30c94810ef66111c2ac9">  243</a></span>&#160;<span class="preprocessor">#define TWI_IMR_PECERR (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gad2e1646d93135c18876c60cce31981a7">  244</a></span>&#160;<span class="preprocessor">#define TWI_IMR_SMBDAM (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga30b2aea2062ea7b11df1acd52346ccd3">  245</a></span>&#160;<span class="preprocessor">#define TWI_IMR_SMBHHM (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_RHR : (TWI Offset: 0x030) TWI Receive Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gacc248a726b6f0dbf0e0386624ad8d7a2">  247</a></span>&#160;<span class="preprocessor">#define TWI_RHR_RXDATA_Pos 0</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga65f25d9a497aa138600ee37bc9ca42be">  248</a></span>&#160;<span class="preprocessor">#define TWI_RHR_RXDATA_Msk (0xffu &lt;&lt; TWI_RHR_RXDATA_Pos) </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_THR : (TWI Offset: 0x034) TWI Transmit Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga1f009a2ddabe48dc4bc00087e6de475d">  250</a></span>&#160;<span class="preprocessor">#define TWI_THR_TXDATA_Pos 0</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga9de59c0aeb870d3d6cfe7e5ceea46289">  251</a></span>&#160;<span class="preprocessor">#define TWI_THR_TXDATA_Msk (0xffu &lt;&lt; TWI_THR_TXDATA_Pos) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gabf4a1d192a20e48bd226a156cf323f9c">  252</a></span>&#160;<span class="preprocessor">#define TWI_THR_TXDATA(value) ((TWI_THR_TXDATA_Msk &amp; ((value) &lt;&lt; TWI_THR_TXDATA_Pos)))</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* -------- TWI_SMBTR : (TWI Offset: 0x038) TWI SMBus Timing Register -------- */</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga67fed66db233974f3272539baf6745d5">  254</a></span>&#160;<span class="preprocessor">#define TWI_SMBTR_PRESC_Pos 0</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga57bb151a691e65b2a9da042c457cf1ff">  255</a></span>&#160;<span class="preprocessor">#define TWI_SMBTR_PRESC_Msk (0xfu &lt;&lt; TWI_SMBTR_PRESC_Pos) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga83d35d5fb6b3e35d8268fd81a3f41a5c">  256</a></span>&#160;<span class="preprocessor">#define TWI_SMBTR_PRESC(value) ((TWI_SMBTR_PRESC_Msk &amp; ((value) &lt;&lt; TWI_SMBTR_PRESC_Pos)))</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaba5919dfbe93f8c2216ffffedc5242c3">  257</a></span>&#160;<span class="preprocessor">#define TWI_SMBTR_TLOWS_Pos 8</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga0726ed88ae0bb70f3aa0ae5b2f394be3">  258</a></span>&#160;<span class="preprocessor">#define TWI_SMBTR_TLOWS_Msk (0xffu &lt;&lt; TWI_SMBTR_TLOWS_Pos) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga5e69167c29af7dbe695fc7829c1feabd">  259</a></span>&#160;<span class="preprocessor">#define TWI_SMBTR_TLOWS(value) ((TWI_SMBTR_TLOWS_Msk &amp; ((value) &lt;&lt; TWI_SMBTR_TLOWS_Pos)))</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga5a67a0bf591afe5ac80177f7a8081ec9">  260</a></span>&#160;<span class="preprocessor">#define TWI_SMBTR_TLOWM_Pos 16</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga12762788b5e72754d5fb7ccd0d145eb0">  261</a></span>&#160;<span class="preprocessor">#define TWI_SMBTR_TLOWM_Msk (0xffu &lt;&lt; TWI_SMBTR_TLOWM_Pos) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaa7b22307d1ca5de692de3c120d56c453">  262</a></span>&#160;<span class="preprocessor">#define TWI_SMBTR_TLOWM(value) ((TWI_SMBTR_TLOWM_Msk &amp; ((value) &lt;&lt; TWI_SMBTR_TLOWM_Pos)))</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaa00d451c9e12400c652d4500136672af">  263</a></span>&#160;<span class="preprocessor">#define TWI_SMBTR_THMAX_Pos 24</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga6ed9608a15ff214a1229c321f96ec0db">  264</a></span>&#160;<span class="preprocessor">#define TWI_SMBTR_THMAX_Msk (0xffu &lt;&lt; TWI_SMBTR_THMAX_Pos) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga933956ef968354e24fc108026bdbf24c">  265</a></span>&#160;<span class="preprocessor">#define TWI_SMBTR_THMAX(value) ((TWI_SMBTR_THMAX_Msk &amp; ((value) &lt;&lt; TWI_SMBTR_THMAX_Pos)))</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/* -------- TWI_ACR : (TWI Offset: 0x040) TWI Alternative Command Register -------- */</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gac9aba5ab6b2d735d484d83ad34243abb">  267</a></span>&#160;<span class="preprocessor">#define TWI_ACR_DATAL_Pos 0</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga819a1a86b0fb131b6a9718276a541366">  268</a></span>&#160;<span class="preprocessor">#define TWI_ACR_DATAL_Msk (0xffu &lt;&lt; TWI_ACR_DATAL_Pos) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga184c9a54981f794e5f2df9e581537a82">  269</a></span>&#160;<span class="preprocessor">#define TWI_ACR_DATAL(value) ((TWI_ACR_DATAL_Msk &amp; ((value) &lt;&lt; TWI_ACR_DATAL_Pos)))</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gae85f89ca1b4bfddaae4cda051b317984">  270</a></span>&#160;<span class="preprocessor">#define TWI_ACR_DIR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga6915753fdb35041a045368a8ec03af65">  271</a></span>&#160;<span class="preprocessor">#define TWI_ACR_PEC (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gad82ff4c062eb02a6bc597b8464e69712">  272</a></span>&#160;<span class="preprocessor">#define TWI_ACR_NDATAL_Pos 16</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gabdc33f701c791142a9e8f410035d1f1c">  273</a></span>&#160;<span class="preprocessor">#define TWI_ACR_NDATAL_Msk (0xffu &lt;&lt; TWI_ACR_NDATAL_Pos) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga14cd56ed51e2f49f72b10972d075dbd9">  274</a></span>&#160;<span class="preprocessor">#define TWI_ACR_NDATAL(value) ((TWI_ACR_NDATAL_Msk &amp; ((value) &lt;&lt; TWI_ACR_NDATAL_Pos)))</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4ccaf6f228f9d1b319cb491f24fb0276">  275</a></span>&#160;<span class="preprocessor">#define TWI_ACR_NDIR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga411d68b40eb132e7d4008cfb45b2f090">  276</a></span>&#160;<span class="preprocessor">#define TWI_ACR_NPEC (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_FILTR : (TWI Offset: 0x044) TWI Filter Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga3058da554ab6daba61a1e7c58f6a2acc">  278</a></span>&#160;<span class="preprocessor">#define TWI_FILTR_FILT (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaad9720521b72182171e640dc2e5a22ee">  279</a></span>&#160;<span class="preprocessor">#define TWI_FILTR_PADFEN (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga0797e444068ca33621beb40c74ffb073">  280</a></span>&#160;<span class="preprocessor">#define TWI_FILTR_PADFCFG (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gad88e2cfade77cc25b623e9e2885fe025">  281</a></span>&#160;<span class="preprocessor">#define TWI_FILTR_THRES_Pos 8</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaaf45f70fac7281b96e143f3e35e06650">  282</a></span>&#160;<span class="preprocessor">#define TWI_FILTR_THRES_Msk (0x7u &lt;&lt; TWI_FILTR_THRES_Pos) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga435fa7db58bde57de005ebf2904b1fad">  283</a></span>&#160;<span class="preprocessor">#define TWI_FILTR_THRES(value) ((TWI_FILTR_THRES_Msk &amp; ((value) &lt;&lt; TWI_FILTR_THRES_Pos)))</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* -------- TWI_SWMR : (TWI Offset: 0x04C) TWI SleepWalking Matching Register -------- */</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga919c2aa85d75d2e9040385f2aadd42e2">  285</a></span>&#160;<span class="preprocessor">#define TWI_SWMR_SADR1_Pos 0</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gac15e65b1359a4639f953d80824b0f51a">  286</a></span>&#160;<span class="preprocessor">#define TWI_SWMR_SADR1_Msk (0x7fu &lt;&lt; TWI_SWMR_SADR1_Pos) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga350cdc00d97d375a2b92218f178276ce">  287</a></span>&#160;<span class="preprocessor">#define TWI_SWMR_SADR1(value) ((TWI_SWMR_SADR1_Msk &amp; ((value) &lt;&lt; TWI_SWMR_SADR1_Pos)))</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga498b37a1215a2146ac6388b15108a6ac">  288</a></span>&#160;<span class="preprocessor">#define TWI_SWMR_SADR2_Pos 8</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga362c302214897b9ac621c56a2afd1d1a">  289</a></span>&#160;<span class="preprocessor">#define TWI_SWMR_SADR2_Msk (0x7fu &lt;&lt; TWI_SWMR_SADR2_Pos) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga02a7fd5d0ae022e308262afe4f701f6c">  290</a></span>&#160;<span class="preprocessor">#define TWI_SWMR_SADR2(value) ((TWI_SWMR_SADR2_Msk &amp; ((value) &lt;&lt; TWI_SWMR_SADR2_Pos)))</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga666027f07e298759bc6ba195f10ac08f">  291</a></span>&#160;<span class="preprocessor">#define TWI_SWMR_SADR3_Pos 16</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gafb095b919418cc0d930f6f0a6f4f78d5">  292</a></span>&#160;<span class="preprocessor">#define TWI_SWMR_SADR3_Msk (0x7fu &lt;&lt; TWI_SWMR_SADR3_Pos) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga114fd334a30d9d192b055fca980be837">  293</a></span>&#160;<span class="preprocessor">#define TWI_SWMR_SADR3(value) ((TWI_SWMR_SADR3_Msk &amp; ((value) &lt;&lt; TWI_SWMR_SADR3_Pos)))</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga5fe80f33cbb8bbf28e34a305a1514b3a">  294</a></span>&#160;<span class="preprocessor">#define TWI_SWMR_DATAM_Pos 24</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga8aba6ffc1b301412a501f551b4b9d12c">  295</a></span>&#160;<span class="preprocessor">#define TWI_SWMR_DATAM_Msk (0xffu &lt;&lt; TWI_SWMR_DATAM_Pos) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga3b55aa9af9f896bca506a4ae00b6520b">  296</a></span>&#160;<span class="preprocessor">#define TWI_SWMR_DATAM(value) ((TWI_SWMR_DATAM_Msk &amp; ((value) &lt;&lt; TWI_SWMR_DATAM_Pos)))</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* -------- TWI_WPMR : (TWI Offset: 0x0E4) TWI Write Protection Mode Register -------- */</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gade79754bed2eeef845052e821d1a7927">  298</a></span>&#160;<span class="preprocessor">#define TWI_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga262148803380695028be982608dc60a8">  299</a></span>&#160;<span class="preprocessor">#define TWI_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga0d375e09c89a517c29c9530ba68b7e47">  300</a></span>&#160;<span class="preprocessor">#define TWI_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; TWI_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gac87aed0e97b27c0a8e425d352c6e49db">  301</a></span>&#160;<span class="preprocessor">#define   TWI_WPMR_WPKEY_PASSWD (0x545749u &lt;&lt; 8) </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_WPSR : (TWI Offset: 0x0E8) TWI Write Protection Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga0a6d992c9fb1bd20e04635ff6f20fd3d">  303</a></span>&#160;<span class="preprocessor">#define TWI_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga32f9a632769fae4d0a7eb4c69fb4835f">  304</a></span>&#160;<span class="preprocessor">#define TWI_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gae02f2dc1af3c65bbe6f5733637dc58b7">  305</a></span>&#160;<span class="preprocessor">#define TWI_WPSR_WPVSRC_Msk (0xffffffu &lt;&lt; TWI_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_RPR : (TWI Offset: 0x100) Receive Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga1d943eee937aa57da111a88a9c5620b9">  307</a></span>&#160;<span class="preprocessor">#define TWI_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4a634ce228b5ca2a8f96fce82a8a3c78">  308</a></span>&#160;<span class="preprocessor">#define TWI_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; TWI_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga781c346f7c7f5bf9a496a77337104ffe">  309</a></span>&#160;<span class="preprocessor">#define TWI_RPR_RXPTR(value) ((TWI_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; TWI_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/* -------- TWI_RCR : (TWI Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga8d5c2616de230b6dcc44db54a788c7ce">  311</a></span>&#160;<span class="preprocessor">#define TWI_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga17f1ab7031d07b9c96ad090b03be4b62">  312</a></span>&#160;<span class="preprocessor">#define TWI_RCR_RXCTR_Msk (0xffffu &lt;&lt; TWI_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga05b001f78e6edadbe453de7c0ac711d0">  313</a></span>&#160;<span class="preprocessor">#define TWI_RCR_RXCTR(value) ((TWI_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; TWI_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/* -------- TWI_TPR : (TWI Offset: 0x108) Transmit Pointer Register -------- */</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga8390753cbcafdec07a84efec4a1e1e0f">  315</a></span>&#160;<span class="preprocessor">#define TWI_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga594c0835208faabd92bfeeae202d90a3">  316</a></span>&#160;<span class="preprocessor">#define TWI_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; TWI_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4e8688111a433c77c5a3a2bcb8abc365">  317</a></span>&#160;<span class="preprocessor">#define TWI_TPR_TXPTR(value) ((TWI_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; TWI_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/* -------- TWI_TCR : (TWI Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga370b3838a81400c026b2a3e42d7dc1a2">  319</a></span>&#160;<span class="preprocessor">#define TWI_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga7b37bc7acd2e32d6faa1005551cc51bc">  320</a></span>&#160;<span class="preprocessor">#define TWI_TCR_TXCTR_Msk (0xffffu &lt;&lt; TWI_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga1625cda6002c3caafe74def3fda99a47">  321</a></span>&#160;<span class="preprocessor">#define TWI_TCR_TXCTR(value) ((TWI_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; TWI_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* -------- TWI_RNPR : (TWI Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaa7d93b002de912ae5eedc13892441212">  323</a></span>&#160;<span class="preprocessor">#define TWI_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gab24c0a1f007ade924f25d72791444264">  324</a></span>&#160;<span class="preprocessor">#define TWI_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; TWI_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga9d9c912e8ca8ef7aa745aa94c0fb0c3a">  325</a></span>&#160;<span class="preprocessor">#define TWI_RNPR_RXNPTR(value) ((TWI_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; TWI_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* -------- TWI_RNCR : (TWI Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gacf1bb3dce53f12e18ed8a8aff796a343">  327</a></span>&#160;<span class="preprocessor">#define TWI_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga584fa4f455d3945f91339b174030a551">  328</a></span>&#160;<span class="preprocessor">#define TWI_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; TWI_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gac04478927b2c3cbbb6d64421047039c4">  329</a></span>&#160;<span class="preprocessor">#define TWI_RNCR_RXNCTR(value) ((TWI_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; TWI_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* -------- TWI_TNPR : (TWI Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga0caca73698537f2c15e3a3005b2d725a">  331</a></span>&#160;<span class="preprocessor">#define TWI_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga073a478ce113977f19cfad44a0e9daaf">  332</a></span>&#160;<span class="preprocessor">#define TWI_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; TWI_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gae22fb7ae440ac44b1a70dc1a91e1a7ac">  333</a></span>&#160;<span class="preprocessor">#define TWI_TNPR_TXNPTR(value) ((TWI_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; TWI_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* -------- TWI_TNCR : (TWI Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaf0cd3e8d93bdd796387cbe889cd19ef3">  335</a></span>&#160;<span class="preprocessor">#define TWI_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga7d3fbc8d0c7fbeb73717fd91b225bfc8">  336</a></span>&#160;<span class="preprocessor">#define TWI_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; TWI_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga33bcad0223e531e599c9e19666c33a5e">  337</a></span>&#160;<span class="preprocessor">#define TWI_TNCR_TXNCTR(value) ((TWI_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; TWI_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* -------- TWI_PTCR : (TWI Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga557b0ebdfceee76135cc67cdc284bf20">  339</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga8da797c7bae6c45d007c5e0c7c62474b">  340</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga2cb9ad4e52b1e62d2bb89cfbc69333a7">  341</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga1f18ac8da479b72f796fa84ce6a35b58">  342</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga20338474e262aca96b085eb92e19671f">  343</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_RXCBEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga3c65116b2f229e786cffc69086fdb676">  344</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_RXCBDIS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gac1157ea8a69658d3458f850991fa4a16">  345</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_TXCBEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gad971c53024a2cde17474d143112ce0a4">  346</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_TXCBDIS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga4c757c37dd93322deae3286acc54d9b0">  347</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_ERRCLR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_PTSR : (TWI Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gadb29419def41292adc89a092f6bad11c">  349</a></span>&#160;<span class="preprocessor">#define TWI_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gac67dd5b1c94b7c822c8a8744a51c4321">  350</a></span>&#160;<span class="preprocessor">#define TWI_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#gaa40b2e8659ba5758603f50745bd1795f">  351</a></span>&#160;<span class="preprocessor">#define TWI_PTSR_RXCBEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga49903282bd3a91daf5080fe6f6c9b61e">  352</a></span>&#160;<span class="preprocessor">#define TWI_PTSR_TXCBEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___t_w_i.xhtml#ga0a81cc97811251e912be43e83562ead8">  353</a></span>&#160;<span class="preprocessor">#define TWI_PTSR_ERR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMG55_TWI_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_twi_xhtml_a3f03f041dffec14be73d57905d1aa311"><div class="ttname"><a href="struct_twi.xhtml#a3f03f041dffec14be73d57905d1aa311">Twi::TWI_TCR</a></div><div class="ttdeci">__IO uint32_t TWI_TCR</div><div class="ttdoc">(Twi Offset: 0x10C) Transmit Counter Register </div><div class="ttdef"><b>Definition:</b> twi.h:82</div></div>
<div class="ttc" id="struct_twi_xhtml_af2e3124136b411dbd4fbd27715bc6926"><div class="ttname"><a href="struct_twi.xhtml#af2e3124136b411dbd4fbd27715bc6926">Twi::TWI_TNPR</a></div><div class="ttdeci">__IO uint32_t TWI_TNPR</div><div class="ttdoc">(Twi Offset: 0x118) Transmit Next Pointer Register </div><div class="ttdef"><b>Definition:</b> twi.h:85</div></div>
<div class="ttc" id="struct_twi_xhtml_ad72e7a949703588154913e818201b704"><div class="ttname"><a href="struct_twi.xhtml#ad72e7a949703588154913e818201b704">Twi::TWI_THR</a></div><div class="ttdeci">__O uint32_t TWI_THR</div><div class="ttdoc">(Twi Offset: 0x034) TWI Transmit Holding Register </div><div class="ttdef"><b>Definition:</b> twi.h:68</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm4.h:248</div></div>
<div class="ttc" id="struct_twi_xhtml_a1722c85b8de729cb9eb026e2f7c05392"><div class="ttname"><a href="struct_twi.xhtml#a1722c85b8de729cb9eb026e2f7c05392">Twi::TWI_CWGR</a></div><div class="ttdeci">__IO uint32_t TWI_CWGR</div><div class="ttdoc">(Twi Offset: 0x010) TWI Clock Waveform Generator Register </div><div class="ttdef"><b>Definition:</b> twi.h:61</div></div>
<div class="ttc" id="struct_twi_xhtml_a8111ba51b915ec76b0e2f80e9c74cf73"><div class="ttname"><a href="struct_twi.xhtml#a8111ba51b915ec76b0e2f80e9c74cf73">Twi::TWI_FILTR</a></div><div class="ttdeci">__IO uint32_t TWI_FILTR</div><div class="ttdoc">(Twi Offset: 0x044) TWI Filter Register </div><div class="ttdef"><b>Definition:</b> twi.h:72</div></div>
<div class="ttc" id="struct_twi_xhtml_afb2e9c92ee9635dcd338f09032cd4e6f"><div class="ttname"><a href="struct_twi.xhtml#afb2e9c92ee9635dcd338f09032cd4e6f">Twi::TWI_SMR</a></div><div class="ttdeci">__IO uint32_t TWI_SMR</div><div class="ttdoc">(Twi Offset: 0x008) TWI Slave Mode Register </div><div class="ttdef"><b>Definition:</b> twi.h:59</div></div>
<div class="ttc" id="struct_twi_xhtml_a0b2c40bc3760ba2d2da1caea051e567a"><div class="ttname"><a href="struct_twi.xhtml#a0b2c40bc3760ba2d2da1caea051e567a">Twi::TWI_RCR</a></div><div class="ttdeci">__IO uint32_t TWI_RCR</div><div class="ttdoc">(Twi Offset: 0x104) Receive Counter Register </div><div class="ttdef"><b>Definition:</b> twi.h:80</div></div>
<div class="ttc" id="struct_twi_xhtml_aaf7a309b34fc2ba192282f8ba3c7958a"><div class="ttname"><a href="struct_twi.xhtml#aaf7a309b34fc2ba192282f8ba3c7958a">Twi::TWI_CR</a></div><div class="ttdeci">__O uint32_t TWI_CR</div><div class="ttdoc">(Twi Offset: 0x000) TWI Control Register </div><div class="ttdef"><b>Definition:</b> twi.h:57</div></div>
<div class="ttc" id="struct_twi_xhtml_a80673dbfab91a32eeec50ee04f27c5b5"><div class="ttname"><a href="struct_twi.xhtml#a80673dbfab91a32eeec50ee04f27c5b5">Twi::TWI_TNCR</a></div><div class="ttdeci">__IO uint32_t TWI_TNCR</div><div class="ttdoc">(Twi Offset: 0x11C) Transmit Next Counter Register </div><div class="ttdef"><b>Definition:</b> twi.h:86</div></div>
<div class="ttc" id="struct_twi_xhtml_ab05d7323a22bbfe00d1f4539ea50e79f"><div class="ttname"><a href="struct_twi.xhtml#ab05d7323a22bbfe00d1f4539ea50e79f">Twi::TWI_IER</a></div><div class="ttdeci">__O uint32_t TWI_IER</div><div class="ttdoc">(Twi Offset: 0x024) TWI Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> twi.h:64</div></div>
<div class="ttc" id="struct_twi_xhtml_a2f028f5a51a37f931f02580d20c6729e"><div class="ttname"><a href="struct_twi.xhtml#a2f028f5a51a37f931f02580d20c6729e">Twi::TWI_RNCR</a></div><div class="ttdeci">__IO uint32_t TWI_RNCR</div><div class="ttdoc">(Twi Offset: 0x114) Receive Next Counter Register </div><div class="ttdef"><b>Definition:</b> twi.h:84</div></div>
<div class="ttc" id="struct_twi_xhtml_a43b005f27248c1e140bd158b228b6880"><div class="ttname"><a href="struct_twi.xhtml#a43b005f27248c1e140bd158b228b6880">Twi::TWI_RPR</a></div><div class="ttdeci">__IO uint32_t TWI_RPR</div><div class="ttdoc">(Twi Offset: 0x100) Receive Pointer Register </div><div class="ttdef"><b>Definition:</b> twi.h:79</div></div>
<div class="ttc" id="struct_twi_xhtml_ae7a50cdb1f822fe038b231505511f682"><div class="ttname"><a href="struct_twi.xhtml#ae7a50cdb1f822fe038b231505511f682">Twi::TWI_SWMR</a></div><div class="ttdeci">__IO uint32_t TWI_SWMR</div><div class="ttdoc">(Twi Offset: 0x04C) TWI SleepWalking Matching Register </div><div class="ttdef"><b>Definition:</b> twi.h:74</div></div>
<div class="ttc" id="struct_twi_xhtml_a013eb3ffaa279bf7407970b234673320"><div class="ttname"><a href="struct_twi.xhtml#a013eb3ffaa279bf7407970b234673320">Twi::TWI_SR</a></div><div class="ttdeci">__I uint32_t TWI_SR</div><div class="ttdoc">(Twi Offset: 0x020) TWI Status Register </div><div class="ttdef"><b>Definition:</b> twi.h:63</div></div>
<div class="ttc" id="struct_twi_xhtml_a389192128269dc9ab13c3fb99553118d"><div class="ttname"><a href="struct_twi.xhtml#a389192128269dc9ab13c3fb99553118d">Twi::TWI_IADR</a></div><div class="ttdeci">__IO uint32_t TWI_IADR</div><div class="ttdoc">(Twi Offset: 0x00C) TWI Internal Address Register </div><div class="ttdef"><b>Definition:</b> twi.h:60</div></div>
<div class="ttc" id="struct_twi_xhtml_a7714425c70adfa8fc6079c085c8c19b0"><div class="ttname"><a href="struct_twi.xhtml#a7714425c70adfa8fc6079c085c8c19b0">Twi::TWI_IDR</a></div><div class="ttdeci">__O uint32_t TWI_IDR</div><div class="ttdoc">(Twi Offset: 0x028) TWI Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> twi.h:65</div></div>
<div class="ttc" id="struct_twi_xhtml_abcd5c6cf893e34f8c63b6697855a720d"><div class="ttname"><a href="struct_twi.xhtml#abcd5c6cf893e34f8c63b6697855a720d">Twi::TWI_MMR</a></div><div class="ttdeci">__IO uint32_t TWI_MMR</div><div class="ttdoc">(Twi Offset: 0x004) TWI Master Mode Register </div><div class="ttdef"><b>Definition:</b> twi.h:58</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm4.h:249</div></div>
<div class="ttc" id="struct_twi_xhtml_a0c234be97c419728597e2ca07d6b239e"><div class="ttname"><a href="struct_twi.xhtml#a0c234be97c419728597e2ca07d6b239e">Twi::TWI_RHR</a></div><div class="ttdeci">__I uint32_t TWI_RHR</div><div class="ttdoc">(Twi Offset: 0x030) TWI Receive Holding Register </div><div class="ttdef"><b>Definition:</b> twi.h:67</div></div>
<div class="ttc" id="struct_twi_xhtml_adc2d09143f2336ef45a017ac765f1877"><div class="ttname"><a href="struct_twi.xhtml#adc2d09143f2336ef45a017ac765f1877">Twi::TWI_WPMR</a></div><div class="ttdeci">__IO uint32_t TWI_WPMR</div><div class="ttdoc">(Twi Offset: 0x0E4) TWI Write Protection Mode Register </div><div class="ttdef"><b>Definition:</b> twi.h:76</div></div>
<div class="ttc" id="struct_twi_xhtml_a10d72577ed2ef0c3d5720eb1b2b02482"><div class="ttname"><a href="struct_twi.xhtml#a10d72577ed2ef0c3d5720eb1b2b02482">Twi::TWI_ACR</a></div><div class="ttdeci">__IO uint32_t TWI_ACR</div><div class="ttdoc">(Twi Offset: 0x040) TWI Alternative Command Register </div><div class="ttdef"><b>Definition:</b> twi.h:71</div></div>
<div class="ttc" id="struct_twi_xhtml_a2e2d6ba433b1df5fc4c69d6981049780"><div class="ttname"><a href="struct_twi.xhtml#a2e2d6ba433b1df5fc4c69d6981049780">Twi::TWI_PTSR</a></div><div class="ttdeci">__I uint32_t TWI_PTSR</div><div class="ttdoc">(Twi Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> twi.h:88</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm4.h:246</div></div>
<div class="ttc" id="struct_twi_xhtml_a4e5862b61959dd29d1b74913a0536391"><div class="ttname"><a href="struct_twi.xhtml#a4e5862b61959dd29d1b74913a0536391">Twi::TWI_TPR</a></div><div class="ttdeci">__IO uint32_t TWI_TPR</div><div class="ttdoc">(Twi Offset: 0x108) Transmit Pointer Register </div><div class="ttdef"><b>Definition:</b> twi.h:81</div></div>
<div class="ttc" id="struct_twi_xhtml_a43769cba16dc6cc0a5ebbfda208dc9fd"><div class="ttname"><a href="struct_twi.xhtml#a43769cba16dc6cc0a5ebbfda208dc9fd">Twi::TWI_PTCR</a></div><div class="ttdeci">__O uint32_t TWI_PTCR</div><div class="ttdoc">(Twi Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> twi.h:87</div></div>
<div class="ttc" id="struct_twi_xhtml"><div class="ttname"><a href="struct_twi.xhtml">Twi</a></div><div class="ttdoc">Twi hardware registers. </div><div class="ttdef"><b>Definition:</b> twi.h:56</div></div>
<div class="ttc" id="struct_twi_xhtml_a1562e870aafbf4a19a4027fc148c7ad5"><div class="ttname"><a href="struct_twi.xhtml#a1562e870aafbf4a19a4027fc148c7ad5">Twi::TWI_WPSR</a></div><div class="ttdeci">__I uint32_t TWI_WPSR</div><div class="ttdoc">(Twi Offset: 0x0E8) TWI Write Protection Status Register </div><div class="ttdef"><b>Definition:</b> twi.h:77</div></div>
<div class="ttc" id="struct_twi_xhtml_aedd5037a1d812ed638d2eee16bc76e13"><div class="ttname"><a href="struct_twi.xhtml#aedd5037a1d812ed638d2eee16bc76e13">Twi::TWI_IMR</a></div><div class="ttdeci">__I uint32_t TWI_IMR</div><div class="ttdoc">(Twi Offset: 0x02C) TWI Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> twi.h:66</div></div>
<div class="ttc" id="struct_twi_xhtml_ac605cb7cb8795fcc1223fbce6ce75002"><div class="ttname"><a href="struct_twi.xhtml#ac605cb7cb8795fcc1223fbce6ce75002">Twi::TWI_SMBTR</a></div><div class="ttdeci">__IO uint32_t TWI_SMBTR</div><div class="ttdoc">(Twi Offset: 0x038) TWI SMBus Timing Register </div><div class="ttdef"><b>Definition:</b> twi.h:69</div></div>
<div class="ttc" id="struct_twi_xhtml_a2eb59c15171a035bb076beb4775c654d"><div class="ttname"><a href="struct_twi.xhtml#a2eb59c15171a035bb076beb4775c654d">Twi::TWI_RNPR</a></div><div class="ttdeci">__IO uint32_t TWI_RNPR</div><div class="ttdoc">(Twi Offset: 0x110) Receive Next Pointer Register </div><div class="ttdef"><b>Definition:</b> twi.h:83</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
