// Seed: 3938196191
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  ;
  logic id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd28,
    parameter id_6 = 32'd3
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6
);
  input wire _id_6;
  inout wire _id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  reg  id_7 = 1'b0;
  wire id_8;
  ;
  assign id_3[1] = id_3;
  localparam id_9 = -1;
  logic [id_6 : id_5] id_10;
  ;
  wire id_11;
  ;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9,
      id_2
  );
  initial if (-1) id_7 = (~id_6);
  uwire [-1 'b0 : id_6] id_12 = 1'b0;
endmodule
