--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml pop_cpu.twx pop_cpu.ncd -o pop_cpu.twr pop_cpu.pcf -ucf
pop_cpu.ucf

Design file:              pop_cpu.ncd
Physical constraint file: pop_cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RAM1data<0> |    1.658(R)|   -0.101(R)|clk_BUFGP         |   0.000|
RAM1data<1> |    1.389(R)|    0.123(R)|clk_BUFGP         |   0.000|
RAM1data<2> |    0.958(R)|    0.460(R)|clk_BUFGP         |   0.000|
RAM1data<3> |    1.032(R)|    0.401(R)|clk_BUFGP         |   0.000|
RAM1data<4> |    1.237(R)|    0.237(R)|clk_BUFGP         |   0.000|
RAM1data<5> |    0.939(R)|    0.476(R)|clk_BUFGP         |   0.000|
RAM1data<6> |    1.283(R)|    0.207(R)|clk_BUFGP         |   0.000|
RAM1data<7> |    1.746(R)|   -0.164(R)|clk_BUFGP         |   0.000|
RAM1data<8> |    0.971(R)|    0.446(R)|clk_BUFGP         |   0.000|
RAM1data<9> |    1.021(R)|    0.406(R)|clk_BUFGP         |   0.000|
RAM1data<10>|    0.581(R)|    0.763(R)|clk_BUFGP         |   0.000|
RAM1data<11>|    0.632(R)|    0.722(R)|clk_BUFGP         |   0.000|
RAM1data<12>|    0.873(R)|    0.526(R)|clk_BUFGP         |   0.000|
RAM1data<13>|    0.956(R)|    0.459(R)|clk_BUFGP         |   0.000|
RAM1data<14>|    0.946(R)|    0.476(R)|clk_BUFGP         |   0.000|
RAM1data<15>|    0.618(R)|    0.738(R)|clk_BUFGP         |   0.000|
dataReady   |    2.507(R)|   -0.772(R)|clk_BUFGP         |   0.000|
tsre        |    2.534(R)|   -0.802(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
RAM1EN      |   17.813(R)|clk_BUFGP         |   0.000|
RAM1OE      |   17.813(R)|clk_BUFGP         |   0.000|
RAM1WE      |   16.426(R)|clk_BUFGP         |   0.000|
Ram2Addr<0> |   24.896(R)|clk_BUFGP         |   0.000|
Ram2Addr<1> |   24.973(R)|clk_BUFGP         |   0.000|
Ram2Addr<2> |   26.391(R)|clk_BUFGP         |   0.000|
Ram2Addr<3> |   25.066(R)|clk_BUFGP         |   0.000|
Ram2Addr<4> |   24.957(R)|clk_BUFGP         |   0.000|
Ram2Addr<5> |   25.328(R)|clk_BUFGP         |   0.000|
Ram2Addr<6> |   24.530(R)|clk_BUFGP         |   0.000|
Ram2Addr<7> |   24.773(R)|clk_BUFGP         |   0.000|
Ram2Addr<8> |   24.482(R)|clk_BUFGP         |   0.000|
Ram2Addr<9> |   24.064(R)|clk_BUFGP         |   0.000|
Ram2Addr<10>|   24.252(R)|clk_BUFGP         |   0.000|
Ram2Addr<11>|   24.526(R)|clk_BUFGP         |   0.000|
Ram2Addr<12>|   25.603(R)|clk_BUFGP         |   0.000|
Ram2Addr<13>|   24.782(R)|clk_BUFGP         |   0.000|
Ram2Addr<14>|   24.301(R)|clk_BUFGP         |   0.000|
Ram2Addr<15>|   23.888(R)|clk_BUFGP         |   0.000|
Ram2Data<0> |   24.849(R)|clk_BUFGP         |   0.000|
Ram2Data<1> |   25.099(R)|clk_BUFGP         |   0.000|
Ram2Data<2> |   24.528(R)|clk_BUFGP         |   0.000|
Ram2Data<3> |   24.526(R)|clk_BUFGP         |   0.000|
Ram2Data<4> |   24.852(R)|clk_BUFGP         |   0.000|
Ram2Data<5> |   24.530(R)|clk_BUFGP         |   0.000|
Ram2Data<6> |   24.489(R)|clk_BUFGP         |   0.000|
Ram2Data<7> |   25.101(R)|clk_BUFGP         |   0.000|
Ram2Data<8> |   25.963(R)|clk_BUFGP         |   0.000|
Ram2Data<9> |   26.601(R)|clk_BUFGP         |   0.000|
Ram2Data<10>|   24.277(R)|clk_BUFGP         |   0.000|
Ram2Data<11>|   24.815(R)|clk_BUFGP         |   0.000|
Ram2Data<12>|   25.987(R)|clk_BUFGP         |   0.000|
Ram2Data<13>|   26.806(R)|clk_BUFGP         |   0.000|
Ram2Data<14>|   24.568(R)|clk_BUFGP         |   0.000|
Ram2Data<15>|   26.523(R)|clk_BUFGP         |   0.000|
Ram2EN      |   25.255(R)|clk_BUFGP         |   0.000|
Ram2OE      |   25.817(R)|clk_BUFGP         |   0.000|
Ram2WE      |   24.757(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.247|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 27 23:58:14 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 206 MB



