<details>
  <Summary><strong> Day 4 : GLS, Blocking vs Non-Blocking and Synthesis-Simulation Mismatch</strong></summary>

## Contents
1. [GLS Concepts and Optimisation Overview](#1-gls-concepts-and-optimisation-overview)
2. [Labs on GLS and Synthesis-Simulation Mismatch](#2-labs-on-gls-and-synthesis-simulation-mismatch)
3. [Labs on Synthesis Mismatch for Blocking Statement](#3-labs-on-synthesis-mismatch-for-blocking-statement)

## 1. GLS Concepts and Optimisation Overview
### GLS Concepts and Flow Using iverilog
### Synthesis Simulation Mismatch
### Blocking and Non-Blocking Statements in Verilog
### Caveats with Blocking Statements

## 2. Labs on GLS and Synthesis-Simulation Mismatch
### part1
### part2

## 3. Labs on Synthesis Mismatch for Blocking Statement
### part1
### part2
