`timescale 1ns/1ps

module tb_counter;

    // Inputs
    reg sys_clk;
    reg sys_rst_n;

    // Outputs
    wire led_out;

    
    counter exp(
        .sys_clk(sys_clk),
        .sys_rst_n(sys_rst_n),
        .led_out(led_out)
    );

    
    initial begin
        sys_clk = 0;
        forever #10 sys_clk = ~sys_clk;  
    end

   
    initial begin
       
        sys_rst_n = 0;
        
      
        #100;
        sys_rst_n = 1;

        
      
       
    end

endmodule
