   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"QS_uart.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	NVIC_EnableIRQ:
  23              	.LFB96:
  24              		.file 1 "../stm32f4xx/core_cm4.h"
   1:../stm32f4xx/core_cm4.h **** /**************************************************************************//**
   2:../stm32f4xx/core_cm4.h ****  * @file     core_cm4.h
   3:../stm32f4xx/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../stm32f4xx/core_cm4.h ****  * @version  V3.01
   5:../stm32f4xx/core_cm4.h ****  * @date     22. March 2012
   6:../stm32f4xx/core_cm4.h ****  *
   7:../stm32f4xx/core_cm4.h ****  * @note
   8:../stm32f4xx/core_cm4.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../stm32f4xx/core_cm4.h ****  *
  10:../stm32f4xx/core_cm4.h ****  * @par
  11:../stm32f4xx/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../stm32f4xx/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../stm32f4xx/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:../stm32f4xx/core_cm4.h ****  *
  15:../stm32f4xx/core_cm4.h ****  * @par
  16:../stm32f4xx/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../stm32f4xx/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../stm32f4xx/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../stm32f4xx/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../stm32f4xx/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../stm32f4xx/core_cm4.h ****  *
  22:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
  23:../stm32f4xx/core_cm4.h **** #if defined ( __ICCARM__ )
  24:../stm32f4xx/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:../stm32f4xx/core_cm4.h **** #endif
  26:../stm32f4xx/core_cm4.h **** 
  27:../stm32f4xx/core_cm4.h **** #ifdef __cplusplus
  28:../stm32f4xx/core_cm4.h ****  extern "C" {
  29:../stm32f4xx/core_cm4.h **** #endif
  30:../stm32f4xx/core_cm4.h **** 
  31:../stm32f4xx/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../stm32f4xx/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../stm32f4xx/core_cm4.h **** 
  34:../stm32f4xx/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  35:../stm32f4xx/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  36:../stm32f4xx/core_cm4.h **** 
  37:../stm32f4xx/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  38:../stm32f4xx/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  39:../stm32f4xx/core_cm4.h **** 
  40:../stm32f4xx/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  41:../stm32f4xx/core_cm4.h ****      Unions are used for effective representation of core registers.
  42:../stm32f4xx/core_cm4.h **** 
  43:../stm32f4xx/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  44:../stm32f4xx/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  45:../stm32f4xx/core_cm4.h ****  */
  46:../stm32f4xx/core_cm4.h **** 
  47:../stm32f4xx/core_cm4.h **** 
  48:../stm32f4xx/core_cm4.h **** /*******************************************************************************
  49:../stm32f4xx/core_cm4.h ****  *                 CMSIS definitions
  50:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
  51:../stm32f4xx/core_cm4.h **** /** \ingroup Cortex_M4
  52:../stm32f4xx/core_cm4.h ****   @{
  53:../stm32f4xx/core_cm4.h ****  */
  54:../stm32f4xx/core_cm4.h **** 
  55:../stm32f4xx/core_cm4.h **** /*  CMSIS CM4 definitions */
  56:../stm32f4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  57:../stm32f4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x01)                                   /*!< [15:0]  CMSIS HAL s
  58:../stm32f4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  59:../stm32f4xx/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  60:../stm32f4xx/core_cm4.h **** 
  61:../stm32f4xx/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  62:../stm32f4xx/core_cm4.h **** 
  63:../stm32f4xx/core_cm4.h **** 
  64:../stm32f4xx/core_cm4.h **** #if   defined ( __CC_ARM )
  65:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  66:../stm32f4xx/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  67:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  68:../stm32f4xx/core_cm4.h **** 
  69:../stm32f4xx/core_cm4.h **** #elif defined ( __ICCARM__ )
  70:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  71:../stm32f4xx/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  72:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  73:../stm32f4xx/core_cm4.h **** 
  74:../stm32f4xx/core_cm4.h **** #elif defined ( __TMS470__ )
  75:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  76:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  77:../stm32f4xx/core_cm4.h **** 
  78:../stm32f4xx/core_cm4.h **** #elif defined ( __GNUC__ )
  79:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  80:../stm32f4xx/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  81:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  82:../stm32f4xx/core_cm4.h **** 
  83:../stm32f4xx/core_cm4.h **** #elif defined ( __TASKING__ )
  84:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  85:../stm32f4xx/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  86:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  87:../stm32f4xx/core_cm4.h **** 
  88:../stm32f4xx/core_cm4.h **** #endif
  89:../stm32f4xx/core_cm4.h **** 
  90:../stm32f4xx/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
  91:../stm32f4xx/core_cm4.h **** */
  92:../stm32f4xx/core_cm4.h **** #if defined ( __CC_ARM )
  93:../stm32f4xx/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  94:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
  95:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
  96:../stm32f4xx/core_cm4.h ****     #else
  97:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  98:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
  99:../stm32f4xx/core_cm4.h ****     #endif
 100:../stm32f4xx/core_cm4.h ****   #else
 101:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 102:../stm32f4xx/core_cm4.h ****   #endif
 103:../stm32f4xx/core_cm4.h **** 
 104:../stm32f4xx/core_cm4.h **** #elif defined ( __ICCARM__ )
 105:../stm32f4xx/core_cm4.h ****   #if defined __ARMVFP__
 106:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 107:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 108:../stm32f4xx/core_cm4.h ****     #else
 109:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 110:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 111:../stm32f4xx/core_cm4.h ****     #endif
 112:../stm32f4xx/core_cm4.h ****   #else
 113:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 114:../stm32f4xx/core_cm4.h ****   #endif
 115:../stm32f4xx/core_cm4.h **** 
 116:../stm32f4xx/core_cm4.h **** #elif defined ( __TMS470__ )
 117:../stm32f4xx/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 118:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 119:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 120:../stm32f4xx/core_cm4.h ****     #else
 121:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 122:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 123:../stm32f4xx/core_cm4.h ****     #endif
 124:../stm32f4xx/core_cm4.h ****   #else
 125:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 126:../stm32f4xx/core_cm4.h ****   #endif
 127:../stm32f4xx/core_cm4.h **** 
 128:../stm32f4xx/core_cm4.h **** #elif defined ( __GNUC__ )
 129:../stm32f4xx/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 130:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 131:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 132:../stm32f4xx/core_cm4.h ****     #else
 133:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 134:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 135:../stm32f4xx/core_cm4.h ****     #endif
 136:../stm32f4xx/core_cm4.h ****   #else
 137:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 138:../stm32f4xx/core_cm4.h ****   #endif
 139:../stm32f4xx/core_cm4.h **** 
 140:../stm32f4xx/core_cm4.h **** #elif defined ( __TASKING__ )
 141:../stm32f4xx/core_cm4.h ****   #if defined __FPU_VFP__
 142:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 143:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 144:../stm32f4xx/core_cm4.h ****     #else
 145:../stm32f4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 146:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 147:../stm32f4xx/core_cm4.h ****     #endif
 148:../stm32f4xx/core_cm4.h ****   #else
 149:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 150:../stm32f4xx/core_cm4.h ****   #endif
 151:../stm32f4xx/core_cm4.h **** #endif
 152:../stm32f4xx/core_cm4.h **** 
 153:../stm32f4xx/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 154:../stm32f4xx/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 155:../stm32f4xx/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 156:../stm32f4xx/core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 157:../stm32f4xx/core_cm4.h **** 
 158:../stm32f4xx/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 159:../stm32f4xx/core_cm4.h **** 
 160:../stm32f4xx/core_cm4.h **** #ifndef __CMSIS_GENERIC
 161:../stm32f4xx/core_cm4.h **** 
 162:../stm32f4xx/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 163:../stm32f4xx/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 164:../stm32f4xx/core_cm4.h **** 
 165:../stm32f4xx/core_cm4.h **** /* check device defines and use defaults */
 166:../stm32f4xx/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 167:../stm32f4xx/core_cm4.h ****   #ifndef __CM4_REV
 168:../stm32f4xx/core_cm4.h ****     #define __CM4_REV               0x0000
 169:../stm32f4xx/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 170:../stm32f4xx/core_cm4.h ****   #endif
 171:../stm32f4xx/core_cm4.h **** 
 172:../stm32f4xx/core_cm4.h ****   #ifndef __FPU_PRESENT
 173:../stm32f4xx/core_cm4.h ****     #define __FPU_PRESENT             0
 174:../stm32f4xx/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 175:../stm32f4xx/core_cm4.h ****   #endif
 176:../stm32f4xx/core_cm4.h **** 
 177:../stm32f4xx/core_cm4.h ****   #ifndef __MPU_PRESENT
 178:../stm32f4xx/core_cm4.h ****     #define __MPU_PRESENT             0
 179:../stm32f4xx/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 180:../stm32f4xx/core_cm4.h ****   #endif
 181:../stm32f4xx/core_cm4.h **** 
 182:../stm32f4xx/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 183:../stm32f4xx/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 184:../stm32f4xx/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 185:../stm32f4xx/core_cm4.h ****   #endif
 186:../stm32f4xx/core_cm4.h **** 
 187:../stm32f4xx/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 188:../stm32f4xx/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 189:../stm32f4xx/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 190:../stm32f4xx/core_cm4.h ****   #endif
 191:../stm32f4xx/core_cm4.h **** #endif
 192:../stm32f4xx/core_cm4.h **** 
 193:../stm32f4xx/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 194:../stm32f4xx/core_cm4.h **** /**
 195:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 196:../stm32f4xx/core_cm4.h **** 
 197:../stm32f4xx/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 198:../stm32f4xx/core_cm4.h ****     \li to specify the access to peripheral variables.
 199:../stm32f4xx/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 200:../stm32f4xx/core_cm4.h **** */
 201:../stm32f4xx/core_cm4.h **** #ifdef __cplusplus
 202:../stm32f4xx/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 203:../stm32f4xx/core_cm4.h **** #else
 204:../stm32f4xx/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 205:../stm32f4xx/core_cm4.h **** #endif
 206:../stm32f4xx/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 207:../stm32f4xx/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 208:../stm32f4xx/core_cm4.h **** 
 209:../stm32f4xx/core_cm4.h **** /*@} end of group Cortex_M4 */
 210:../stm32f4xx/core_cm4.h **** 
 211:../stm32f4xx/core_cm4.h **** 
 212:../stm32f4xx/core_cm4.h **** 
 213:../stm32f4xx/core_cm4.h **** /*******************************************************************************
 214:../stm32f4xx/core_cm4.h ****  *                 Register Abstraction
 215:../stm32f4xx/core_cm4.h ****   Core Register contain:
 216:../stm32f4xx/core_cm4.h ****   - Core Register
 217:../stm32f4xx/core_cm4.h ****   - Core NVIC Register
 218:../stm32f4xx/core_cm4.h ****   - Core SCB Register
 219:../stm32f4xx/core_cm4.h ****   - Core SysTick Register
 220:../stm32f4xx/core_cm4.h ****   - Core Debug Register
 221:../stm32f4xx/core_cm4.h ****   - Core MPU Register
 222:../stm32f4xx/core_cm4.h ****   - Core FPU Register
 223:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
 224:../stm32f4xx/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 225:../stm32f4xx/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 226:../stm32f4xx/core_cm4.h **** */
 227:../stm32f4xx/core_cm4.h **** 
 228:../stm32f4xx/core_cm4.h **** /** \ingroup    CMSIS_core_register
 229:../stm32f4xx/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 230:../stm32f4xx/core_cm4.h ****     \brief  Core Register type definitions.
 231:../stm32f4xx/core_cm4.h ****   @{
 232:../stm32f4xx/core_cm4.h ****  */
 233:../stm32f4xx/core_cm4.h **** 
 234:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 235:../stm32f4xx/core_cm4.h ****  */
 236:../stm32f4xx/core_cm4.h **** typedef union
 237:../stm32f4xx/core_cm4.h **** {
 238:../stm32f4xx/core_cm4.h ****   struct
 239:../stm32f4xx/core_cm4.h ****   {
 240:../stm32f4xx/core_cm4.h **** #if (__CORTEX_M != 0x04)
 241:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 242:../stm32f4xx/core_cm4.h **** #else
 243:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 244:../stm32f4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 245:../stm32f4xx/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 246:../stm32f4xx/core_cm4.h **** #endif
 247:../stm32f4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 248:../stm32f4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 249:../stm32f4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 250:../stm32f4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 251:../stm32f4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 252:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 253:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 254:../stm32f4xx/core_cm4.h **** } APSR_Type;
 255:../stm32f4xx/core_cm4.h **** 
 256:../stm32f4xx/core_cm4.h **** 
 257:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 258:../stm32f4xx/core_cm4.h ****  */
 259:../stm32f4xx/core_cm4.h **** typedef union
 260:../stm32f4xx/core_cm4.h **** {
 261:../stm32f4xx/core_cm4.h ****   struct
 262:../stm32f4xx/core_cm4.h ****   {
 263:../stm32f4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 264:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 265:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 266:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 267:../stm32f4xx/core_cm4.h **** } IPSR_Type;
 268:../stm32f4xx/core_cm4.h **** 
 269:../stm32f4xx/core_cm4.h **** 
 270:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 271:../stm32f4xx/core_cm4.h ****  */
 272:../stm32f4xx/core_cm4.h **** typedef union
 273:../stm32f4xx/core_cm4.h **** {
 274:../stm32f4xx/core_cm4.h ****   struct
 275:../stm32f4xx/core_cm4.h ****   {
 276:../stm32f4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 277:../stm32f4xx/core_cm4.h **** #if (__CORTEX_M != 0x04)
 278:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 279:../stm32f4xx/core_cm4.h **** #else
 280:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 281:../stm32f4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 282:../stm32f4xx/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 283:../stm32f4xx/core_cm4.h **** #endif
 284:../stm32f4xx/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 285:../stm32f4xx/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 286:../stm32f4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 287:../stm32f4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 288:../stm32f4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 289:../stm32f4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 290:../stm32f4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 291:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 292:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 293:../stm32f4xx/core_cm4.h **** } xPSR_Type;
 294:../stm32f4xx/core_cm4.h **** 
 295:../stm32f4xx/core_cm4.h **** 
 296:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 297:../stm32f4xx/core_cm4.h ****  */
 298:../stm32f4xx/core_cm4.h **** typedef union
 299:../stm32f4xx/core_cm4.h **** {
 300:../stm32f4xx/core_cm4.h ****   struct
 301:../stm32f4xx/core_cm4.h ****   {
 302:../stm32f4xx/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 303:../stm32f4xx/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 304:../stm32f4xx/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 305:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 306:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:../stm32f4xx/core_cm4.h **** } CONTROL_Type;
 309:../stm32f4xx/core_cm4.h **** 
 310:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_CORE */
 311:../stm32f4xx/core_cm4.h **** 
 312:../stm32f4xx/core_cm4.h **** 
 313:../stm32f4xx/core_cm4.h **** /** \ingroup    CMSIS_core_register
 314:../stm32f4xx/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 315:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 316:../stm32f4xx/core_cm4.h ****   @{
 317:../stm32f4xx/core_cm4.h ****  */
 318:../stm32f4xx/core_cm4.h **** 
 319:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 320:../stm32f4xx/core_cm4.h ****  */
 321:../stm32f4xx/core_cm4.h **** typedef struct
 322:../stm32f4xx/core_cm4.h **** {
 323:../stm32f4xx/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 324:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[24];
 325:../stm32f4xx/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 326:../stm32f4xx/core_cm4.h ****        uint32_t RSERVED1[24];
 327:../stm32f4xx/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 328:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[24];
 329:../stm32f4xx/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 330:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED3[24];
 331:../stm32f4xx/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 332:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED4[56];
 333:../stm32f4xx/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 334:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED5[644];
 335:../stm32f4xx/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 336:../stm32f4xx/core_cm4.h **** }  NVIC_Type;
 337:../stm32f4xx/core_cm4.h **** 
 338:../stm32f4xx/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 339:../stm32f4xx/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 340:../stm32f4xx/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 341:../stm32f4xx/core_cm4.h **** 
 342:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 343:../stm32f4xx/core_cm4.h **** 
 344:../stm32f4xx/core_cm4.h **** 
 345:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 346:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 347:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 348:../stm32f4xx/core_cm4.h ****   @{
 349:../stm32f4xx/core_cm4.h ****  */
 350:../stm32f4xx/core_cm4.h **** 
 351:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 352:../stm32f4xx/core_cm4.h ****  */
 353:../stm32f4xx/core_cm4.h **** typedef struct
 354:../stm32f4xx/core_cm4.h **** {
 355:../stm32f4xx/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 356:../stm32f4xx/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 357:../stm32f4xx/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 358:../stm32f4xx/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 359:../stm32f4xx/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 360:../stm32f4xx/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 361:../stm32f4xx/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 362:../stm32f4xx/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 363:../stm32f4xx/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 364:../stm32f4xx/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 365:../stm32f4xx/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 366:../stm32f4xx/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 367:../stm32f4xx/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 368:../stm32f4xx/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 369:../stm32f4xx/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 370:../stm32f4xx/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 371:../stm32f4xx/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 372:../stm32f4xx/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 373:../stm32f4xx/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 374:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[5];
 375:../stm32f4xx/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 376:../stm32f4xx/core_cm4.h **** } SCB_Type;
 377:../stm32f4xx/core_cm4.h **** 
 378:../stm32f4xx/core_cm4.h **** /* SCB CPUID Register Definitions */
 379:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 380:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 381:../stm32f4xx/core_cm4.h **** 
 382:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 383:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 384:../stm32f4xx/core_cm4.h **** 
 385:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 386:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 387:../stm32f4xx/core_cm4.h **** 
 388:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 389:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 390:../stm32f4xx/core_cm4.h **** 
 391:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 392:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 393:../stm32f4xx/core_cm4.h **** 
 394:../stm32f4xx/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 395:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 396:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 397:../stm32f4xx/core_cm4.h **** 
 398:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 399:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 400:../stm32f4xx/core_cm4.h **** 
 401:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 402:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 403:../stm32f4xx/core_cm4.h **** 
 404:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 405:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 406:../stm32f4xx/core_cm4.h **** 
 407:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 408:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 409:../stm32f4xx/core_cm4.h **** 
 410:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 411:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 412:../stm32f4xx/core_cm4.h **** 
 413:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 414:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 415:../stm32f4xx/core_cm4.h **** 
 416:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 417:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 418:../stm32f4xx/core_cm4.h **** 
 419:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 420:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 421:../stm32f4xx/core_cm4.h **** 
 422:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 423:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 424:../stm32f4xx/core_cm4.h **** 
 425:../stm32f4xx/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 426:../stm32f4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 427:../stm32f4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 428:../stm32f4xx/core_cm4.h **** 
 429:../stm32f4xx/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 430:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 431:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 432:../stm32f4xx/core_cm4.h **** 
 433:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 434:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 435:../stm32f4xx/core_cm4.h **** 
 436:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 437:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 438:../stm32f4xx/core_cm4.h **** 
 439:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 440:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 441:../stm32f4xx/core_cm4.h **** 
 442:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 443:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 444:../stm32f4xx/core_cm4.h **** 
 445:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 446:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 447:../stm32f4xx/core_cm4.h **** 
 448:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 449:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 450:../stm32f4xx/core_cm4.h **** 
 451:../stm32f4xx/core_cm4.h **** /* SCB System Control Register Definitions */
 452:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 453:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 454:../stm32f4xx/core_cm4.h **** 
 455:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 456:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 457:../stm32f4xx/core_cm4.h **** 
 458:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 459:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 460:../stm32f4xx/core_cm4.h **** 
 461:../stm32f4xx/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 462:../stm32f4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 463:../stm32f4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 464:../stm32f4xx/core_cm4.h **** 
 465:../stm32f4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 466:../stm32f4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 467:../stm32f4xx/core_cm4.h **** 
 468:../stm32f4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 469:../stm32f4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 470:../stm32f4xx/core_cm4.h **** 
 471:../stm32f4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 472:../stm32f4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 473:../stm32f4xx/core_cm4.h **** 
 474:../stm32f4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 475:../stm32f4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 476:../stm32f4xx/core_cm4.h **** 
 477:../stm32f4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 478:../stm32f4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 479:../stm32f4xx/core_cm4.h **** 
 480:../stm32f4xx/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 481:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 482:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 483:../stm32f4xx/core_cm4.h **** 
 484:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 485:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 486:../stm32f4xx/core_cm4.h **** 
 487:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 488:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 489:../stm32f4xx/core_cm4.h **** 
 490:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 491:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 492:../stm32f4xx/core_cm4.h **** 
 493:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 494:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 495:../stm32f4xx/core_cm4.h **** 
 496:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 497:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 498:../stm32f4xx/core_cm4.h **** 
 499:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 500:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 501:../stm32f4xx/core_cm4.h **** 
 502:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 503:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 504:../stm32f4xx/core_cm4.h **** 
 505:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 506:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 507:../stm32f4xx/core_cm4.h **** 
 508:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 509:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 510:../stm32f4xx/core_cm4.h **** 
 511:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 512:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 513:../stm32f4xx/core_cm4.h **** 
 514:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 515:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 516:../stm32f4xx/core_cm4.h **** 
 517:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 518:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 519:../stm32f4xx/core_cm4.h **** 
 520:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 521:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 522:../stm32f4xx/core_cm4.h **** 
 523:../stm32f4xx/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 524:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 525:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 526:../stm32f4xx/core_cm4.h **** 
 527:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 528:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 529:../stm32f4xx/core_cm4.h **** 
 530:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 531:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 532:../stm32f4xx/core_cm4.h **** 
 533:../stm32f4xx/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 534:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 535:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 536:../stm32f4xx/core_cm4.h **** 
 537:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 538:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 539:../stm32f4xx/core_cm4.h **** 
 540:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 541:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 542:../stm32f4xx/core_cm4.h **** 
 543:../stm32f4xx/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 544:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 545:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 546:../stm32f4xx/core_cm4.h **** 
 547:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 548:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 549:../stm32f4xx/core_cm4.h **** 
 550:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 551:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 552:../stm32f4xx/core_cm4.h **** 
 553:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 554:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 555:../stm32f4xx/core_cm4.h **** 
 556:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 557:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 558:../stm32f4xx/core_cm4.h **** 
 559:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_SCB */
 560:../stm32f4xx/core_cm4.h **** 
 561:../stm32f4xx/core_cm4.h **** 
 562:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 563:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 564:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 565:../stm32f4xx/core_cm4.h ****   @{
 566:../stm32f4xx/core_cm4.h ****  */
 567:../stm32f4xx/core_cm4.h **** 
 568:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 569:../stm32f4xx/core_cm4.h ****  */
 570:../stm32f4xx/core_cm4.h **** typedef struct
 571:../stm32f4xx/core_cm4.h **** {
 572:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[1];
 573:../stm32f4xx/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 574:../stm32f4xx/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 575:../stm32f4xx/core_cm4.h **** } SCnSCB_Type;
 576:../stm32f4xx/core_cm4.h **** 
 577:../stm32f4xx/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 578:../stm32f4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 579:../stm32f4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 580:../stm32f4xx/core_cm4.h **** 
 581:../stm32f4xx/core_cm4.h **** /* Auxiliary Control Register Definitions */
 582:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 583:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 584:../stm32f4xx/core_cm4.h **** 
 585:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 586:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 587:../stm32f4xx/core_cm4.h **** 
 588:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 589:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 590:../stm32f4xx/core_cm4.h **** 
 591:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 592:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 593:../stm32f4xx/core_cm4.h **** 
 594:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 595:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 596:../stm32f4xx/core_cm4.h **** 
 597:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 598:../stm32f4xx/core_cm4.h **** 
 599:../stm32f4xx/core_cm4.h **** 
 600:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 601:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 602:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 603:../stm32f4xx/core_cm4.h ****   @{
 604:../stm32f4xx/core_cm4.h ****  */
 605:../stm32f4xx/core_cm4.h **** 
 606:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 607:../stm32f4xx/core_cm4.h ****  */
 608:../stm32f4xx/core_cm4.h **** typedef struct
 609:../stm32f4xx/core_cm4.h **** {
 610:../stm32f4xx/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 611:../stm32f4xx/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 612:../stm32f4xx/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 613:../stm32f4xx/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 614:../stm32f4xx/core_cm4.h **** } SysTick_Type;
 615:../stm32f4xx/core_cm4.h **** 
 616:../stm32f4xx/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 617:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 618:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 619:../stm32f4xx/core_cm4.h **** 
 620:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 621:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 622:../stm32f4xx/core_cm4.h **** 
 623:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 624:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 625:../stm32f4xx/core_cm4.h **** 
 626:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 627:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 628:../stm32f4xx/core_cm4.h **** 
 629:../stm32f4xx/core_cm4.h **** /* SysTick Reload Register Definitions */
 630:../stm32f4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 631:../stm32f4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 632:../stm32f4xx/core_cm4.h **** 
 633:../stm32f4xx/core_cm4.h **** /* SysTick Current Register Definitions */
 634:../stm32f4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 635:../stm32f4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 636:../stm32f4xx/core_cm4.h **** 
 637:../stm32f4xx/core_cm4.h **** /* SysTick Calibration Register Definitions */
 638:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 639:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 640:../stm32f4xx/core_cm4.h **** 
 641:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 642:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 643:../stm32f4xx/core_cm4.h **** 
 644:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 645:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 646:../stm32f4xx/core_cm4.h **** 
 647:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 648:../stm32f4xx/core_cm4.h **** 
 649:../stm32f4xx/core_cm4.h **** 
 650:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 651:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 652:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 653:../stm32f4xx/core_cm4.h ****   @{
 654:../stm32f4xx/core_cm4.h ****  */
 655:../stm32f4xx/core_cm4.h **** 
 656:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 657:../stm32f4xx/core_cm4.h ****  */
 658:../stm32f4xx/core_cm4.h **** typedef struct
 659:../stm32f4xx/core_cm4.h **** {
 660:../stm32f4xx/core_cm4.h ****   __O  union
 661:../stm32f4xx/core_cm4.h ****   {
 662:../stm32f4xx/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 663:../stm32f4xx/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 664:../stm32f4xx/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 665:../stm32f4xx/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 666:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[864];
 667:../stm32f4xx/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 668:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED1[15];
 669:../stm32f4xx/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 670:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[15];
 671:../stm32f4xx/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 672:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED3[29];                                  
 673:../stm32f4xx/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 674:../stm32f4xx/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 675:../stm32f4xx/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 676:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED4[43];                                  
 677:../stm32f4xx/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 678:../stm32f4xx/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 679:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED5[6];                                   
 680:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 681:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 682:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 683:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 684:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 685:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 686:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 687:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 688:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 689:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 690:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 691:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 692:../stm32f4xx/core_cm4.h **** } ITM_Type;
 693:../stm32f4xx/core_cm4.h **** 
 694:../stm32f4xx/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 695:../stm32f4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 696:../stm32f4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 697:../stm32f4xx/core_cm4.h **** 
 698:../stm32f4xx/core_cm4.h **** /* ITM Trace Control Register Definitions */
 699:../stm32f4xx/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 700:../stm32f4xx/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 701:../stm32f4xx/core_cm4.h **** 
 702:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 703:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 704:../stm32f4xx/core_cm4.h **** 
 705:../stm32f4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 706:../stm32f4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 707:../stm32f4xx/core_cm4.h **** 
 708:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 709:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 710:../stm32f4xx/core_cm4.h **** 
 711:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 712:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 713:../stm32f4xx/core_cm4.h **** 
 714:../stm32f4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 715:../stm32f4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 716:../stm32f4xx/core_cm4.h **** 
 717:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 718:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 719:../stm32f4xx/core_cm4.h **** 
 720:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 721:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 722:../stm32f4xx/core_cm4.h **** 
 723:../stm32f4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 724:../stm32f4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 725:../stm32f4xx/core_cm4.h **** 
 726:../stm32f4xx/core_cm4.h **** /* ITM Integration Write Register Definitions */
 727:../stm32f4xx/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 728:../stm32f4xx/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 729:../stm32f4xx/core_cm4.h **** 
 730:../stm32f4xx/core_cm4.h **** /* ITM Integration Read Register Definitions */
 731:../stm32f4xx/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 732:../stm32f4xx/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 733:../stm32f4xx/core_cm4.h **** 
 734:../stm32f4xx/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 735:../stm32f4xx/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 736:../stm32f4xx/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 737:../stm32f4xx/core_cm4.h **** 
 738:../stm32f4xx/core_cm4.h **** /* ITM Lock Status Register Definitions */
 739:../stm32f4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 740:../stm32f4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 741:../stm32f4xx/core_cm4.h **** 
 742:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 743:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 744:../stm32f4xx/core_cm4.h **** 
 745:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 746:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 747:../stm32f4xx/core_cm4.h **** 
 748:../stm32f4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 749:../stm32f4xx/core_cm4.h **** 
 750:../stm32f4xx/core_cm4.h **** 
 751:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 752:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 753:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 754:../stm32f4xx/core_cm4.h ****   @{
 755:../stm32f4xx/core_cm4.h ****  */
 756:../stm32f4xx/core_cm4.h **** 
 757:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 758:../stm32f4xx/core_cm4.h ****  */
 759:../stm32f4xx/core_cm4.h **** typedef struct
 760:../stm32f4xx/core_cm4.h **** {
 761:../stm32f4xx/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 762:../stm32f4xx/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 763:../stm32f4xx/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 764:../stm32f4xx/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 765:../stm32f4xx/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 766:../stm32f4xx/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 767:../stm32f4xx/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 768:../stm32f4xx/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 769:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 770:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 771:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 772:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[1];
 773:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 774:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 775:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 776:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED1[1];
 777:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 778:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 779:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 780:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[1];
 781:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 782:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 783:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 784:../stm32f4xx/core_cm4.h **** } DWT_Type;
 785:../stm32f4xx/core_cm4.h **** 
 786:../stm32f4xx/core_cm4.h **** /* DWT Control Register Definitions */
 787:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 788:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 789:../stm32f4xx/core_cm4.h **** 
 790:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 791:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 792:../stm32f4xx/core_cm4.h **** 
 793:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 794:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 795:../stm32f4xx/core_cm4.h **** 
 796:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 797:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 798:../stm32f4xx/core_cm4.h **** 
 799:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 800:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 801:../stm32f4xx/core_cm4.h **** 
 802:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 803:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 804:../stm32f4xx/core_cm4.h **** 
 805:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 806:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 807:../stm32f4xx/core_cm4.h **** 
 808:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 809:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 810:../stm32f4xx/core_cm4.h **** 
 811:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 812:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 813:../stm32f4xx/core_cm4.h **** 
 814:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 815:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 816:../stm32f4xx/core_cm4.h **** 
 817:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 818:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 819:../stm32f4xx/core_cm4.h **** 
 820:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 821:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 822:../stm32f4xx/core_cm4.h **** 
 823:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 824:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 825:../stm32f4xx/core_cm4.h **** 
 826:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 827:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 828:../stm32f4xx/core_cm4.h **** 
 829:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 830:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 831:../stm32f4xx/core_cm4.h **** 
 832:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 833:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 834:../stm32f4xx/core_cm4.h **** 
 835:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 836:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 837:../stm32f4xx/core_cm4.h **** 
 838:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 839:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 840:../stm32f4xx/core_cm4.h **** 
 841:../stm32f4xx/core_cm4.h **** /* DWT CPI Count Register Definitions */
 842:../stm32f4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 843:../stm32f4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 844:../stm32f4xx/core_cm4.h **** 
 845:../stm32f4xx/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 846:../stm32f4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 847:../stm32f4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 848:../stm32f4xx/core_cm4.h **** 
 849:../stm32f4xx/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 850:../stm32f4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 851:../stm32f4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 852:../stm32f4xx/core_cm4.h **** 
 853:../stm32f4xx/core_cm4.h **** /* DWT LSU Count Register Definitions */
 854:../stm32f4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 855:../stm32f4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 856:../stm32f4xx/core_cm4.h **** 
 857:../stm32f4xx/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 858:../stm32f4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 859:../stm32f4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 860:../stm32f4xx/core_cm4.h **** 
 861:../stm32f4xx/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 862:../stm32f4xx/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 863:../stm32f4xx/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 864:../stm32f4xx/core_cm4.h **** 
 865:../stm32f4xx/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 866:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 867:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 868:../stm32f4xx/core_cm4.h **** 
 869:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 870:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 871:../stm32f4xx/core_cm4.h **** 
 872:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 873:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 874:../stm32f4xx/core_cm4.h **** 
 875:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 876:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 877:../stm32f4xx/core_cm4.h **** 
 878:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 879:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 880:../stm32f4xx/core_cm4.h **** 
 881:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 882:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 883:../stm32f4xx/core_cm4.h **** 
 884:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 885:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 886:../stm32f4xx/core_cm4.h **** 
 887:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 888:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 889:../stm32f4xx/core_cm4.h **** 
 890:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 891:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 892:../stm32f4xx/core_cm4.h **** 
 893:../stm32f4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 894:../stm32f4xx/core_cm4.h **** 
 895:../stm32f4xx/core_cm4.h **** 
 896:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 897:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 898:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 899:../stm32f4xx/core_cm4.h ****   @{
 900:../stm32f4xx/core_cm4.h ****  */
 901:../stm32f4xx/core_cm4.h **** 
 902:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 903:../stm32f4xx/core_cm4.h ****  */
 904:../stm32f4xx/core_cm4.h **** typedef struct
 905:../stm32f4xx/core_cm4.h **** {
 906:../stm32f4xx/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 907:../stm32f4xx/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 908:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[2];
 909:../stm32f4xx/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 910:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED1[55];
 911:../stm32f4xx/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 912:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[131];
 913:../stm32f4xx/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 914:../stm32f4xx/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 915:../stm32f4xx/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 916:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED3[759];
 917:../stm32f4xx/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 918:../stm32f4xx/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 919:../stm32f4xx/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 920:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED4[1];
 921:../stm32f4xx/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 922:../stm32f4xx/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 923:../stm32f4xx/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 924:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED5[39];
 925:../stm32f4xx/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 926:../stm32f4xx/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 927:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED7[8];
 928:../stm32f4xx/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 929:../stm32f4xx/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 930:../stm32f4xx/core_cm4.h **** } TPI_Type;
 931:../stm32f4xx/core_cm4.h **** 
 932:../stm32f4xx/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 933:../stm32f4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 934:../stm32f4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 935:../stm32f4xx/core_cm4.h **** 
 936:../stm32f4xx/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 937:../stm32f4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 938:../stm32f4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 939:../stm32f4xx/core_cm4.h **** 
 940:../stm32f4xx/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 941:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 942:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 943:../stm32f4xx/core_cm4.h **** 
 944:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 945:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 946:../stm32f4xx/core_cm4.h **** 
 947:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 948:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 949:../stm32f4xx/core_cm4.h **** 
 950:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 951:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 952:../stm32f4xx/core_cm4.h **** 
 953:../stm32f4xx/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 954:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 955:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 956:../stm32f4xx/core_cm4.h **** 
 957:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 958:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 959:../stm32f4xx/core_cm4.h **** 
 960:../stm32f4xx/core_cm4.h **** /* TPI TRIGGER Register Definitions */
 961:../stm32f4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 962:../stm32f4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 963:../stm32f4xx/core_cm4.h **** 
 964:../stm32f4xx/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 965:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 966:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 967:../stm32f4xx/core_cm4.h **** 
 968:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 969:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 970:../stm32f4xx/core_cm4.h **** 
 971:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 972:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 973:../stm32f4xx/core_cm4.h **** 
 974:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 975:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 976:../stm32f4xx/core_cm4.h **** 
 977:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 978:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 979:../stm32f4xx/core_cm4.h **** 
 980:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 981:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 982:../stm32f4xx/core_cm4.h **** 
 983:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 984:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 985:../stm32f4xx/core_cm4.h **** 
 986:../stm32f4xx/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
 987:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 988:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 989:../stm32f4xx/core_cm4.h **** 
 990:../stm32f4xx/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 991:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 992:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 993:../stm32f4xx/core_cm4.h **** 
 994:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 995:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 996:../stm32f4xx/core_cm4.h **** 
 997:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 998:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
 999:../stm32f4xx/core_cm4.h **** 
1000:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1001:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1002:../stm32f4xx/core_cm4.h **** 
1003:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1004:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1005:../stm32f4xx/core_cm4.h **** 
1006:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1007:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1008:../stm32f4xx/core_cm4.h **** 
1009:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1010:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1011:../stm32f4xx/core_cm4.h **** 
1012:../stm32f4xx/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1013:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1014:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1015:../stm32f4xx/core_cm4.h **** 
1016:../stm32f4xx/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1017:../stm32f4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1018:../stm32f4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1019:../stm32f4xx/core_cm4.h **** 
1020:../stm32f4xx/core_cm4.h **** /* TPI DEVID Register Definitions */
1021:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1022:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1023:../stm32f4xx/core_cm4.h **** 
1024:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1025:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1026:../stm32f4xx/core_cm4.h **** 
1027:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1028:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1029:../stm32f4xx/core_cm4.h **** 
1030:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1031:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1032:../stm32f4xx/core_cm4.h **** 
1033:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1034:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1035:../stm32f4xx/core_cm4.h **** 
1036:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1037:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1038:../stm32f4xx/core_cm4.h **** 
1039:../stm32f4xx/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1040:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1041:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1042:../stm32f4xx/core_cm4.h **** 
1043:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1044:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1045:../stm32f4xx/core_cm4.h **** 
1046:../stm32f4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1047:../stm32f4xx/core_cm4.h **** 
1048:../stm32f4xx/core_cm4.h **** 
1049:../stm32f4xx/core_cm4.h **** #if (__MPU_PRESENT == 1)
1050:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
1051:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1052:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1053:../stm32f4xx/core_cm4.h ****   @{
1054:../stm32f4xx/core_cm4.h ****  */
1055:../stm32f4xx/core_cm4.h **** 
1056:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1057:../stm32f4xx/core_cm4.h ****  */
1058:../stm32f4xx/core_cm4.h **** typedef struct
1059:../stm32f4xx/core_cm4.h **** {
1060:../stm32f4xx/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1061:../stm32f4xx/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1062:../stm32f4xx/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1063:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1064:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1065:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1066:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1067:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1068:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1069:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1070:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1071:../stm32f4xx/core_cm4.h **** } MPU_Type;
1072:../stm32f4xx/core_cm4.h **** 
1073:../stm32f4xx/core_cm4.h **** /* MPU Type Register */
1074:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1075:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1076:../stm32f4xx/core_cm4.h **** 
1077:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1078:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1079:../stm32f4xx/core_cm4.h **** 
1080:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1081:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1082:../stm32f4xx/core_cm4.h **** 
1083:../stm32f4xx/core_cm4.h **** /* MPU Control Register */
1084:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1085:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1086:../stm32f4xx/core_cm4.h **** 
1087:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1088:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1089:../stm32f4xx/core_cm4.h **** 
1090:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1091:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1092:../stm32f4xx/core_cm4.h **** 
1093:../stm32f4xx/core_cm4.h **** /* MPU Region Number Register */
1094:../stm32f4xx/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1095:../stm32f4xx/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1096:../stm32f4xx/core_cm4.h **** 
1097:../stm32f4xx/core_cm4.h **** /* MPU Region Base Address Register */
1098:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1099:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1100:../stm32f4xx/core_cm4.h **** 
1101:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1102:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1103:../stm32f4xx/core_cm4.h **** 
1104:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1105:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1106:../stm32f4xx/core_cm4.h **** 
1107:../stm32f4xx/core_cm4.h **** /* MPU Region Attribute and Size Register */
1108:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1109:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1110:../stm32f4xx/core_cm4.h **** 
1111:../stm32f4xx/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1112:../stm32f4xx/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1113:../stm32f4xx/core_cm4.h **** 
1114:../stm32f4xx/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1115:../stm32f4xx/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1116:../stm32f4xx/core_cm4.h **** 
1117:../stm32f4xx/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1118:../stm32f4xx/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1119:../stm32f4xx/core_cm4.h **** 
1120:../stm32f4xx/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1121:../stm32f4xx/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1122:../stm32f4xx/core_cm4.h **** 
1123:../stm32f4xx/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1124:../stm32f4xx/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1125:../stm32f4xx/core_cm4.h **** 
1126:../stm32f4xx/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1127:../stm32f4xx/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1128:../stm32f4xx/core_cm4.h **** 
1129:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1130:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1131:../stm32f4xx/core_cm4.h **** 
1132:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1133:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1134:../stm32f4xx/core_cm4.h **** 
1135:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1136:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1137:../stm32f4xx/core_cm4.h **** 
1138:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_MPU */
1139:../stm32f4xx/core_cm4.h **** #endif
1140:../stm32f4xx/core_cm4.h **** 
1141:../stm32f4xx/core_cm4.h **** 
1142:../stm32f4xx/core_cm4.h **** #if (__FPU_PRESENT == 1)
1143:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
1144:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1145:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1146:../stm32f4xx/core_cm4.h ****   @{
1147:../stm32f4xx/core_cm4.h ****  */
1148:../stm32f4xx/core_cm4.h **** 
1149:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1150:../stm32f4xx/core_cm4.h ****  */
1151:../stm32f4xx/core_cm4.h **** typedef struct
1152:../stm32f4xx/core_cm4.h **** {
1153:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[1];
1154:../stm32f4xx/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1155:../stm32f4xx/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1156:../stm32f4xx/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1157:../stm32f4xx/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1158:../stm32f4xx/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1159:../stm32f4xx/core_cm4.h **** } FPU_Type;
1160:../stm32f4xx/core_cm4.h **** 
1161:../stm32f4xx/core_cm4.h **** /* Floating-Point Context Control Register */
1162:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1163:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1164:../stm32f4xx/core_cm4.h **** 
1165:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1166:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1167:../stm32f4xx/core_cm4.h **** 
1168:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1169:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1170:../stm32f4xx/core_cm4.h **** 
1171:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1172:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1173:../stm32f4xx/core_cm4.h **** 
1174:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1175:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1176:../stm32f4xx/core_cm4.h **** 
1177:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1178:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1179:../stm32f4xx/core_cm4.h **** 
1180:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1181:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1182:../stm32f4xx/core_cm4.h **** 
1183:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1184:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1185:../stm32f4xx/core_cm4.h **** 
1186:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1187:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1188:../stm32f4xx/core_cm4.h **** 
1189:../stm32f4xx/core_cm4.h **** /* Floating-Point Context Address Register */
1190:../stm32f4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1191:../stm32f4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1192:../stm32f4xx/core_cm4.h **** 
1193:../stm32f4xx/core_cm4.h **** /* Floating-Point Default Status Control Register */
1194:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1195:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1196:../stm32f4xx/core_cm4.h **** 
1197:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1198:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1199:../stm32f4xx/core_cm4.h **** 
1200:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1201:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1202:../stm32f4xx/core_cm4.h **** 
1203:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1204:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1205:../stm32f4xx/core_cm4.h **** 
1206:../stm32f4xx/core_cm4.h **** /* Media and FP Feature Register 0 */
1207:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1208:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1209:../stm32f4xx/core_cm4.h **** 
1210:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1211:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1212:../stm32f4xx/core_cm4.h **** 
1213:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1214:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1215:../stm32f4xx/core_cm4.h **** 
1216:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1217:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1218:../stm32f4xx/core_cm4.h **** 
1219:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1220:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1221:../stm32f4xx/core_cm4.h **** 
1222:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1223:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1224:../stm32f4xx/core_cm4.h **** 
1225:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1226:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1227:../stm32f4xx/core_cm4.h **** 
1228:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1229:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1230:../stm32f4xx/core_cm4.h **** 
1231:../stm32f4xx/core_cm4.h **** /* Media and FP Feature Register 1 */
1232:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1233:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1234:../stm32f4xx/core_cm4.h **** 
1235:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1236:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1237:../stm32f4xx/core_cm4.h **** 
1238:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1239:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1240:../stm32f4xx/core_cm4.h **** 
1241:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1242:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1243:../stm32f4xx/core_cm4.h **** 
1244:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_FPU */
1245:../stm32f4xx/core_cm4.h **** #endif
1246:../stm32f4xx/core_cm4.h **** 
1247:../stm32f4xx/core_cm4.h **** 
1248:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
1249:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1250:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1251:../stm32f4xx/core_cm4.h ****   @{
1252:../stm32f4xx/core_cm4.h ****  */
1253:../stm32f4xx/core_cm4.h **** 
1254:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1255:../stm32f4xx/core_cm4.h ****  */
1256:../stm32f4xx/core_cm4.h **** typedef struct
1257:../stm32f4xx/core_cm4.h **** {
1258:../stm32f4xx/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1259:../stm32f4xx/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1260:../stm32f4xx/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1261:../stm32f4xx/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1262:../stm32f4xx/core_cm4.h **** } CoreDebug_Type;
1263:../stm32f4xx/core_cm4.h **** 
1264:../stm32f4xx/core_cm4.h **** /* Debug Halting Control and Status Register */
1265:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1266:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1267:../stm32f4xx/core_cm4.h **** 
1268:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1269:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1270:../stm32f4xx/core_cm4.h **** 
1271:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1272:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1273:../stm32f4xx/core_cm4.h **** 
1274:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1275:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1276:../stm32f4xx/core_cm4.h **** 
1277:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1278:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1279:../stm32f4xx/core_cm4.h **** 
1280:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1281:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1282:../stm32f4xx/core_cm4.h **** 
1283:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1284:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1285:../stm32f4xx/core_cm4.h **** 
1286:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1287:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1288:../stm32f4xx/core_cm4.h **** 
1289:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1290:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1291:../stm32f4xx/core_cm4.h **** 
1292:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1293:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1294:../stm32f4xx/core_cm4.h **** 
1295:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1296:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1297:../stm32f4xx/core_cm4.h **** 
1298:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1299:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1300:../stm32f4xx/core_cm4.h **** 
1301:../stm32f4xx/core_cm4.h **** /* Debug Core Register Selector Register */
1302:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1303:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1304:../stm32f4xx/core_cm4.h **** 
1305:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1306:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1307:../stm32f4xx/core_cm4.h **** 
1308:../stm32f4xx/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1309:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1310:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1311:../stm32f4xx/core_cm4.h **** 
1312:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1313:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1314:../stm32f4xx/core_cm4.h **** 
1315:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1316:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1317:../stm32f4xx/core_cm4.h **** 
1318:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1319:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1320:../stm32f4xx/core_cm4.h **** 
1321:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1322:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1323:../stm32f4xx/core_cm4.h **** 
1324:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1325:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1326:../stm32f4xx/core_cm4.h **** 
1327:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1328:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1329:../stm32f4xx/core_cm4.h **** 
1330:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1331:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1332:../stm32f4xx/core_cm4.h **** 
1333:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1334:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1335:../stm32f4xx/core_cm4.h **** 
1336:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1337:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1338:../stm32f4xx/core_cm4.h **** 
1339:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1340:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1341:../stm32f4xx/core_cm4.h **** 
1342:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1343:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1344:../stm32f4xx/core_cm4.h **** 
1345:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1346:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1347:../stm32f4xx/core_cm4.h **** 
1348:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1349:../stm32f4xx/core_cm4.h **** 
1350:../stm32f4xx/core_cm4.h **** 
1351:../stm32f4xx/core_cm4.h **** /** \ingroup    CMSIS_core_register
1352:../stm32f4xx/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1353:../stm32f4xx/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1354:../stm32f4xx/core_cm4.h ****   @{
1355:../stm32f4xx/core_cm4.h ****  */
1356:../stm32f4xx/core_cm4.h **** 
1357:../stm32f4xx/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1358:../stm32f4xx/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1359:../stm32f4xx/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1360:../stm32f4xx/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1361:../stm32f4xx/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1362:../stm32f4xx/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1363:../stm32f4xx/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1364:../stm32f4xx/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1365:../stm32f4xx/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1366:../stm32f4xx/core_cm4.h **** 
1367:../stm32f4xx/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1368:../stm32f4xx/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1369:../stm32f4xx/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1370:../stm32f4xx/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1371:../stm32f4xx/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1372:../stm32f4xx/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1373:../stm32f4xx/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1374:../stm32f4xx/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1375:../stm32f4xx/core_cm4.h **** 
1376:../stm32f4xx/core_cm4.h **** #if (__MPU_PRESENT == 1)
1377:../stm32f4xx/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1378:../stm32f4xx/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1379:../stm32f4xx/core_cm4.h **** #endif
1380:../stm32f4xx/core_cm4.h **** 
1381:../stm32f4xx/core_cm4.h **** #if (__FPU_PRESENT == 1)
1382:../stm32f4xx/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1383:../stm32f4xx/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1384:../stm32f4xx/core_cm4.h **** #endif
1385:../stm32f4xx/core_cm4.h **** 
1386:../stm32f4xx/core_cm4.h **** /*@} */
1387:../stm32f4xx/core_cm4.h **** 
1388:../stm32f4xx/core_cm4.h **** 
1389:../stm32f4xx/core_cm4.h **** 
1390:../stm32f4xx/core_cm4.h **** /*******************************************************************************
1391:../stm32f4xx/core_cm4.h ****  *                Hardware Abstraction Layer
1392:../stm32f4xx/core_cm4.h ****   Core Function Interface contains:
1393:../stm32f4xx/core_cm4.h ****   - Core NVIC Functions
1394:../stm32f4xx/core_cm4.h ****   - Core SysTick Functions
1395:../stm32f4xx/core_cm4.h ****   - Core Debug Functions
1396:../stm32f4xx/core_cm4.h ****   - Core Register Access Functions
1397:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
1398:../stm32f4xx/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1399:../stm32f4xx/core_cm4.h **** */
1400:../stm32f4xx/core_cm4.h **** 
1401:../stm32f4xx/core_cm4.h **** 
1402:../stm32f4xx/core_cm4.h **** 
1403:../stm32f4xx/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1404:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1405:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1406:../stm32f4xx/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1407:../stm32f4xx/core_cm4.h ****     @{
1408:../stm32f4xx/core_cm4.h ****  */
1409:../stm32f4xx/core_cm4.h **** 
1410:../stm32f4xx/core_cm4.h **** /** \brief  Set Priority Grouping
1411:../stm32f4xx/core_cm4.h **** 
1412:../stm32f4xx/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1413:../stm32f4xx/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1414:../stm32f4xx/core_cm4.h ****   Only values from 0..7 are used.
1415:../stm32f4xx/core_cm4.h ****   In case of a conflict between priority grouping and available
1416:../stm32f4xx/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1417:../stm32f4xx/core_cm4.h **** 
1418:../stm32f4xx/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1419:../stm32f4xx/core_cm4.h ****  */
1420:../stm32f4xx/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1421:../stm32f4xx/core_cm4.h **** {
1422:../stm32f4xx/core_cm4.h ****   uint32_t reg_value;
1423:../stm32f4xx/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1424:../stm32f4xx/core_cm4.h **** 
1425:../stm32f4xx/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1426:../stm32f4xx/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1427:../stm32f4xx/core_cm4.h ****   reg_value  =  (reg_value                                 |
1428:../stm32f4xx/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1429:../stm32f4xx/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1430:../stm32f4xx/core_cm4.h ****   SCB->AIRCR =  reg_value;
1431:../stm32f4xx/core_cm4.h **** }
1432:../stm32f4xx/core_cm4.h **** 
1433:../stm32f4xx/core_cm4.h **** 
1434:../stm32f4xx/core_cm4.h **** /** \brief  Get Priority Grouping
1435:../stm32f4xx/core_cm4.h **** 
1436:../stm32f4xx/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1437:../stm32f4xx/core_cm4.h **** 
1438:../stm32f4xx/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1439:../stm32f4xx/core_cm4.h ****  */
1440:../stm32f4xx/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1441:../stm32f4xx/core_cm4.h **** {
1442:../stm32f4xx/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1443:../stm32f4xx/core_cm4.h **** }
1444:../stm32f4xx/core_cm4.h **** 
1445:../stm32f4xx/core_cm4.h **** 
1446:../stm32f4xx/core_cm4.h **** /** \brief  Enable External Interrupt
1447:../stm32f4xx/core_cm4.h **** 
1448:../stm32f4xx/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1449:../stm32f4xx/core_cm4.h **** 
1450:../stm32f4xx/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1451:../stm32f4xx/core_cm4.h ****  */
1452:../stm32f4xx/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1453:../stm32f4xx/core_cm4.h **** {
  25              		.loc 1 1453 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              	.LCFI2:
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 FB71     		strb	r3, [r7, #7]
1454:../stm32f4xx/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1455:../stm32f4xx/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  42              		.loc 1 1455 0
  43 000a 4FF46143 		mov	r3, #57600
  44 000e CEF20003 		movt	r3, 57344
  45 0012 97F90720 		ldrsb	r2, [r7, #7]
  46 0016 4FEA5212 		lsr	r2, r2, #5
  47 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  48 001c 01F01F01 		and	r1, r1, #31
  49 0020 4FF00100 		mov	r0, #1
  50 0024 00FA01F1 		lsl	r1, r0, r1
  51 0028 43F82210 		str	r1, [r3, r2, lsl #2]
1456:../stm32f4xx/core_cm4.h **** }
  52              		.loc 1 1456 0
  53 002c 07F10C07 		add	r7, r7, #12
  54 0030 BD46     		mov	sp, r7
  55 0032 80BC     		pop	{r7}
  56 0034 7047     		bx	lr
  57              		.cfi_endproc
  58              	.LFE96:
  60 0036 00BF     		.align	2
  61              		.thumb
  62              		.thumb_func
  64              	NVIC_DisableIRQ:
  65              	.LFB97:
1457:../stm32f4xx/core_cm4.h **** 
1458:../stm32f4xx/core_cm4.h **** 
1459:../stm32f4xx/core_cm4.h **** /** \brief  Disable External Interrupt
1460:../stm32f4xx/core_cm4.h **** 
1461:../stm32f4xx/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1462:../stm32f4xx/core_cm4.h **** 
1463:../stm32f4xx/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1464:../stm32f4xx/core_cm4.h ****  */
1465:../stm32f4xx/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1466:../stm32f4xx/core_cm4.h **** {
  66              		.loc 1 1466 0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 8
  69              		@ frame_needed = 1, uses_anonymous_args = 0
  70              		@ link register save eliminated.
  71 0038 80B4     		push	{r7}
  72              	.LCFI3:
  73              		.cfi_def_cfa_offset 4
  74              		.cfi_offset 7, -4
  75 003a 83B0     		sub	sp, sp, #12
  76              	.LCFI4:
  77              		.cfi_def_cfa_offset 16
  78 003c 00AF     		add	r7, sp, #0
  79              	.LCFI5:
  80              		.cfi_def_cfa_register 7
  81 003e 0346     		mov	r3, r0
  82 0040 FB71     		strb	r3, [r7, #7]
1467:../stm32f4xx/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  83              		.loc 1 1467 0
  84 0042 4FF46143 		mov	r3, #57600
  85 0046 CEF20003 		movt	r3, 57344
  86 004a 97F90720 		ldrsb	r2, [r7, #7]
  87 004e 4FEA5212 		lsr	r2, r2, #5
  88 0052 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  89 0054 01F01F01 		and	r1, r1, #31
  90 0058 4FF00100 		mov	r0, #1
  91 005c 00FA01F1 		lsl	r1, r0, r1
  92 0060 02F12002 		add	r2, r2, #32
  93 0064 43F82210 		str	r1, [r3, r2, lsl #2]
1468:../stm32f4xx/core_cm4.h **** }
  94              		.loc 1 1468 0
  95 0068 07F10C07 		add	r7, r7, #12
  96 006c BD46     		mov	sp, r7
  97 006e 80BC     		pop	{r7}
  98 0070 7047     		bx	lr
  99              		.cfi_endproc
 100              	.LFE97:
 102              		.bss
 103              		.align	2
 104              	m_u1rxbuf:
 105 0000 00000000 		.space	12
 105      00000000 
 105      00000000 
 106              		.align	2
 107              	m_u1rxnum:
 108 000c 00000000 		.space	4
 109              	m_u1rx:
 110 0010 00       		.space	1
 111              		.text
 112 0072 00BF     		.align	2
 113              		.global	UART_init
 114              		.thumb
 115              		.thumb_func
 117              	UART_init:
 118              	.LFB111:
 119              		.file 2 "../QS/QS_uart.c"
   1:../QS/QS_uart.c **** /*
   2:../QS/QS_uart.c ****  *	Club Robot ESEO 2008 - 2010
   3:../QS/QS_uart.c ****  *	Archi-Tech', PACMAN
   4:../QS/QS_uart.c ****  *
   5:../QS/QS_uart.c ****  *	Fichier : QS_uart.c
   6:../QS/QS_uart.c ****  *	Package : Qualite Soft
   7:../QS/QS_uart.c ****  *	Description : fonction d'utilisation des uart pour
   8:../QS/QS_uart.c ****  *					interfacage rs232
   9:../QS/QS_uart.c ****  *	Auteur : Jacen
  10:../QS/QS_uart.c ****  *	Licence : CeCILL-C (voir LICENCE.txt)
  11:../QS/QS_uart.c ****  *	Version 20100924
  12:../QS/QS_uart.c ****  */
  13:../QS/QS_uart.c **** 
  14:../QS/QS_uart.c **** #include "QS_uart.h"
  15:../QS/QS_uart.c **** #include "QS_ports.h"
  16:../QS/QS_uart.c **** #include "stm32f4xx_usart.h"
  17:../QS/QS_uart.c **** 
  18:../QS/QS_uart.c **** #ifdef NEW_CONFIG_ORGANISATION
  19:../QS/QS_uart.c **** 	#include "config_pin.h"
  20:../QS/QS_uart.c **** #endif
  21:../QS/QS_uart.c **** 
  22:../QS/QS_uart.c **** //	Determination de la vitesse de l'uart en fonction
  23:../QS/QS_uart.c **** //	de la PLL utilise
  24:../QS/QS_uart.c **** #ifndef UART1_BAUDRATE
  25:../QS/QS_uart.c **** 	#define UART1_BAUDRATE 115200
  26:../QS/QS_uart.c **** #endif
  27:../QS/QS_uart.c **** #ifndef UART2_BAUDRATE
  28:../QS/QS_uart.c **** 	#define UART2_BAUDRATE 115200
  29:../QS/QS_uart.c **** #endif
  30:../QS/QS_uart.c **** #ifndef UART3_BAUDRATE
  31:../QS/QS_uart.c **** 	#define UART3_BAUDRATE 115200
  32:../QS/QS_uart.c **** #endif
  33:../QS/QS_uart.c **** 
  34:../QS/QS_uart.c **** /* Variables Globales pour l'UART */
  35:../QS/QS_uart.c **** #ifdef USE_UART1RXINTERRUPT
  36:../QS/QS_uart.c **** 	static Uint8 m_u1rxbuf[UART_RX_BUF_SIZE];
  37:../QS/QS_uart.c **** 	static volatile Uint32 m_u1rxnum;
  38:../QS/QS_uart.c **** 	static volatile bool_e m_u1rx;	// message reu sur uart1
  39:../QS/QS_uart.c **** #endif /* def USE_UART1RXINTERRUPT */
  40:../QS/QS_uart.c **** #ifdef USE_UART2RXINTERRUPT
  41:../QS/QS_uart.c **** 	static Uint8 m_u2rxbuf[UART_RX_BUF_SIZE];
  42:../QS/QS_uart.c **** 	static volatile Uint32 m_u2rxnum;
  43:../QS/QS_uart.c **** 	static volatile bool_e m_u2rx;	// message reu sur uart2
  44:../QS/QS_uart.c **** #endif /* def USE_UART2RXINTERRUPT */
  45:../QS/QS_uart.c **** #ifdef USE_UART3RXINTERRUPT
  46:../QS/QS_uart.c **** 	static Uint8 m_u3rxbuf[UART_RX_BUF_SIZE];
  47:../QS/QS_uart.c **** 	static volatile Uint32 m_u3rxnum;
  48:../QS/QS_uart.c **** 	static volatile bool_e m_u3rx;	// message reu sur uart3
  49:../QS/QS_uart.c **** #endif /* def USE_UART3RXINTERRUPT */
  50:../QS/QS_uart.c **** #if (defined USE_UART1TXINTERRUPT || defined USE_UART2TXINTERRUPT || defined USE_UART3TXINTERRUPT)
  51:../QS/QS_uart.c **** 	typedef struct
  52:../QS/QS_uart.c **** 	{
  53:../QS/QS_uart.c **** 		volatile Uint8 * datas;
  54:../QS/QS_uart.c **** 		Uint16 size;
  55:../QS/QS_uart.c **** 		Uint16 nb_datas;
  56:../QS/QS_uart.c **** 		Uint16 index_read;
  57:../QS/QS_uart.c **** 		Uint16 index_write;
  58:../QS/QS_uart.c **** 	}buffer_t;
  59:../QS/QS_uart.c **** 
  60:../QS/QS_uart.c **** 	bool_e IsFull_buffer(volatile buffer_t * b)
  61:../QS/QS_uart.c **** 	{
  62:../QS/QS_uart.c **** 		if(b->nb_datas >= b->size)
  63:../QS/QS_uart.c **** 			return TRUE;
  64:../QS/QS_uart.c **** 		else
  65:../QS/QS_uart.c **** 			return FALSE;
  66:../QS/QS_uart.c **** 	}
  67:../QS/QS_uart.c **** 
  68:../QS/QS_uart.c **** 	bool_e IsNotEmpty_buffer(volatile buffer_t * b)
  69:../QS/QS_uart.c **** 	{
  70:../QS/QS_uart.c **** 
  71:../QS/QS_uart.c **** 		if(b->nb_datas > (Uint8)0)
  72:../QS/QS_uart.c **** 			return TRUE;
  73:../QS/QS_uart.c **** 		else
  74:../QS/QS_uart.c **** 			return FALSE;
  75:../QS/QS_uart.c **** 	}
  76:../QS/QS_uart.c **** #endif
  77:../QS/QS_uart.c **** 
  78:../QS/QS_uart.c **** /*	fonction initialisant les uart choisis
  79:../QS/QS_uart.c **** 	vitesse : 115200 bauds (par dfaut)
  80:../QS/QS_uart.c **** 	bits de donnees : 8
  81:../QS/QS_uart.c **** 	parite : aucune
  82:../QS/QS_uart.c **** 	bit de stop : 1
  83:../QS/QS_uart.c **** 	pas de controle de flux
  84:../QS/QS_uart.c **** */
  85:../QS/QS_uart.c **** void UART_init(void)
  86:../QS/QS_uart.c **** {
 120              		.loc 2 86 0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 8
 123              		@ frame_needed = 1, uses_anonymous_args = 0
 124 0074 80B5     		push	{r7, lr}
 125              	.LCFI6:
 126              		.cfi_def_cfa_offset 8
 127              		.cfi_offset 7, -8
 128              		.cfi_offset 14, -4
 129 0076 82B0     		sub	sp, sp, #8
 130              	.LCFI7:
 131              		.cfi_def_cfa_offset 16
 132 0078 00AF     		add	r7, sp, #0
 133              	.LCFI8:
 134              		.cfi_def_cfa_register 7
  87:../QS/QS_uart.c **** 	static bool_e initialized = FALSE;
  88:../QS/QS_uart.c **** 	if(initialized)
 135              		.loc 2 88 0
 136 007a 40F20003 		movw	r3, #:lower16:initialized.5862
 137 007e C0F20003 		movt	r3, #:upper16:initialized.5862
 138 0082 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 139 0084 002B     		cmp	r3, #0
 140 0086 4DD1     		bne	.L3
  89:../QS/QS_uart.c **** 		return;
  90:../QS/QS_uart.c **** 	initialized = TRUE;
 141              		.loc 2 90 0
 142 0088 40F20003 		movw	r3, #:lower16:initialized.5862
 143 008c C0F20003 		movt	r3, #:upper16:initialized.5862
 144 0090 4FF00102 		mov	r2, #1
 145 0094 1A70     		strb	r2, [r3, #0]
  91:../QS/QS_uart.c **** 
  92:../QS/QS_uart.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
  93:../QS/QS_uart.c **** 
  94:../QS/QS_uart.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 146              		.loc 2 94 0
 147 0096 4FF00003 		mov	r3, #0
 148 009a BB71     		strb	r3, [r7, #6]
  95:../QS/QS_uart.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 149              		.loc 2 95 0
 150 009c 4FF00103 		mov	r3, #1
 151 00a0 FB71     		strb	r3, [r7, #7]
  96:../QS/QS_uart.c **** 
  97:../QS/QS_uart.c **** 	PORTS_uarts_init();
 152              		.loc 2 97 0
 153 00a2 FFF7FEFF 		bl	PORTS_uarts_init
  98:../QS/QS_uart.c **** 
  99:../QS/QS_uart.c **** #ifdef USE_UART1
 100:../QS/QS_uart.c **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 154              		.loc 2 100 0
 155 00a6 4FF01000 		mov	r0, #16
 156 00aa 4FF00101 		mov	r1, #1
 157 00ae FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 101:../QS/QS_uart.c **** 	USART_OverSampling8Cmd(USART1, ENABLE);
 158              		.loc 2 101 0
 159 00b2 4FF48050 		mov	r0, #4096
 160 00b6 C4F20100 		movt	r0, 16385
 161 00ba 4FF00101 		mov	r1, #1
 162 00be FFF7FEFF 		bl	USART_OverSampling8Cmd
 102:../QS/QS_uart.c **** 	UART_set_baudrate(1, UART1_BAUDRATE);
 163              		.loc 2 102 0
 164 00c2 4FF00100 		mov	r0, #1
 165 00c6 4FF4E131 		mov	r1, #115200
 166 00ca FFF7FEFF 		bl	UART_set_baudrate
 103:../QS/QS_uart.c **** 
 104:../QS/QS_uart.c **** 	#ifdef USE_UART1RXINTERRUPT
 105:../QS/QS_uart.c **** 		m_u1rxnum = 0;
 167              		.loc 2 105 0
 168 00ce 40F20003 		movw	r3, #:lower16:m_u1rxnum
 169 00d2 C0F20003 		movt	r3, #:upper16:m_u1rxnum
 170 00d6 4FF00002 		mov	r2, #0
 171 00da 1A60     		str	r2, [r3, #0]
 106:../QS/QS_uart.c **** 		m_u1rx = 0;
 172              		.loc 2 106 0
 173 00dc 40F20003 		movw	r3, #:lower16:m_u1rx
 174 00e0 C0F20003 		movt	r3, #:upper16:m_u1rx
 175 00e4 4FF00002 		mov	r2, #0
 176 00e8 1A70     		strb	r2, [r3, #0]
 107:../QS/QS_uart.c **** 		/* Enable the USART1 Interrupt */
 108:../QS/QS_uart.c **** 		NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
 177              		.loc 2 108 0
 178 00ea 4FF00303 		mov	r3, #3
 179 00ee 7B71     		strb	r3, [r7, #5]
 109:../QS/QS_uart.c **** 		NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 180              		.loc 2 109 0
 181 00f0 4FF02503 		mov	r3, #37
 182 00f4 3B71     		strb	r3, [r7, #4]
 110:../QS/QS_uart.c **** 		NVIC_Init(&NVIC_InitStructure);
 183              		.loc 2 110 0
 184 00f6 07F10403 		add	r3, r7, #4
 185 00fa 1846     		mov	r0, r3
 186 00fc FFF7FEFF 		bl	NVIC_Init
 111:../QS/QS_uart.c **** 		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 187              		.loc 2 111 0
 188 0100 4FF48050 		mov	r0, #4096
 189 0104 C4F20100 		movt	r0, 16385
 190 0108 40F22551 		movw	r1, #1317
 191 010c 4FF00102 		mov	r2, #1
 192 0110 FFF7FEFF 		bl	USART_ITConfig
 112:../QS/QS_uart.c **** 	#endif
 113:../QS/QS_uart.c **** 
 114:../QS/QS_uart.c **** 	/* Enable USART */
 115:../QS/QS_uart.c **** 	USART_Cmd(USART1, ENABLE);
 193              		.loc 2 115 0
 194 0114 4FF48050 		mov	r0, #4096
 195 0118 C4F20100 		movt	r0, 16385
 196 011c 4FF00101 		mov	r1, #1
 197 0120 FFF7FEFF 		bl	USART_Cmd
 198              	.L3:
 116:../QS/QS_uart.c **** #endif
 117:../QS/QS_uart.c **** 
 118:../QS/QS_uart.c **** 
 119:../QS/QS_uart.c **** #ifdef USE_UART2
 120:../QS/QS_uart.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 121:../QS/QS_uart.c **** 	USART_OverSampling8Cmd(USART2, ENABLE);
 122:../QS/QS_uart.c **** 	UART_set_baudrate(2, UART2_BAUDRATE);
 123:../QS/QS_uart.c **** 
 124:../QS/QS_uart.c **** 	#ifdef USE_UART2RXINTERRUPT
 125:../QS/QS_uart.c **** 		m_u2rxnum = 0;
 126:../QS/QS_uart.c **** 		m_u2rx = 0;
 127:../QS/QS_uart.c **** 		/* Enable the USART1 Interrupt */
 128:../QS/QS_uart.c **** 		NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 5;
 129:../QS/QS_uart.c **** 		NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 130:../QS/QS_uart.c **** 		NVIC_Init(&NVIC_InitStructure);
 131:../QS/QS_uart.c **** 		USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 132:../QS/QS_uart.c **** 	#endif
 133:../QS/QS_uart.c **** 
 134:../QS/QS_uart.c **** 	/* Enable USART */
 135:../QS/QS_uart.c **** 	USART_Cmd(USART2, ENABLE);
 136:../QS/QS_uart.c **** #endif
 137:../QS/QS_uart.c **** 
 138:../QS/QS_uart.c **** #ifdef USE_UART3
 139:../QS/QS_uart.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 140:../QS/QS_uart.c **** 	USART_OverSampling8Cmd(USART3, ENABLE);
 141:../QS/QS_uart.c **** 	UART_set_baudrate(3, UART3_BAUDRATE);
 142:../QS/QS_uart.c **** 
 143:../QS/QS_uart.c **** 	#ifdef USE_UART3RXINTERRUPT
 144:../QS/QS_uart.c **** 		m_u3rxnum = 0;
 145:../QS/QS_uart.c **** 		m_u3rx = 0;
 146:../QS/QS_uart.c **** 		/* Enable the USART1 Interrupt */
 147:../QS/QS_uart.c **** 		NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 5;
 148:../QS/QS_uart.c **** 		NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 149:../QS/QS_uart.c **** 		NVIC_Init(&NVIC_InitStructure);
 150:../QS/QS_uart.c **** 		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 151:../QS/QS_uart.c **** 	#endif
 152:../QS/QS_uart.c **** 
 153:../QS/QS_uart.c **** 	/* Enable USART */
 154:../QS/QS_uart.c **** 	USART_Cmd(USART3, ENABLE);
 155:../QS/QS_uart.c **** #endif
 156:../QS/QS_uart.c **** 
 157:../QS/QS_uart.c **** }
 199              		.loc 2 157 0
 200 0124 07F10807 		add	r7, r7, #8
 201 0128 BD46     		mov	sp, r7
 202 012a 80BD     		pop	{r7, pc}
 203              		.cfi_endproc
 204              	.LFE111:
 206              		.align	2
 207              		.global	UART_set_baudrate
 208              		.thumb
 209              		.thumb_func
 211              	UART_set_baudrate:
 212              	.LFB112:
 158:../QS/QS_uart.c **** 
 159:../QS/QS_uart.c **** void UART_set_baudrate(Uint8 uart_id, Uint32 baudrate) {
 213              		.loc 2 159 0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 24
 216              		@ frame_needed = 1, uses_anonymous_args = 0
 217 012c 80B5     		push	{r7, lr}
 218              	.LCFI9:
 219              		.cfi_def_cfa_offset 8
 220              		.cfi_offset 7, -8
 221              		.cfi_offset 14, -4
 222 012e 86B0     		sub	sp, sp, #24
 223              	.LCFI10:
 224              		.cfi_def_cfa_offset 32
 225 0130 00AF     		add	r7, sp, #0
 226              	.LCFI11:
 227              		.cfi_def_cfa_register 7
 228 0132 0346     		mov	r3, r0
 229 0134 3960     		str	r1, [r7, #0]
 230 0136 FB71     		strb	r3, [r7, #7]
 160:../QS/QS_uart.c **** 	USART_InitTypeDef USART_InitStructure;
 161:../QS/QS_uart.c **** 
 162:../QS/QS_uart.c **** 	assert(uart_id <= 3);
 163:../QS/QS_uart.c **** 
 164:../QS/QS_uart.c **** 	USART_InitStructure.USART_BaudRate = baudrate;
 231              		.loc 2 164 0
 232 0138 3B68     		ldr	r3, [r7, #0]
 233 013a BB60     		str	r3, [r7, #8]
 165:../QS/QS_uart.c **** 	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 234              		.loc 2 165 0
 235 013c 4FF00003 		mov	r3, #0
 236 0140 BB81     		strh	r3, [r7, #12]	@ movhi
 166:../QS/QS_uart.c **** 	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 237              		.loc 2 166 0
 238 0142 4FF00003 		mov	r3, #0
 239 0146 FB81     		strh	r3, [r7, #14]	@ movhi
 167:../QS/QS_uart.c **** 	USART_InitStructure.USART_Parity = USART_Parity_No;
 240              		.loc 2 167 0
 241 0148 4FF00003 		mov	r3, #0
 242 014c 3B82     		strh	r3, [r7, #16]	@ movhi
 168:../QS/QS_uart.c **** 	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 243              		.loc 2 168 0
 244 014e 4FF00003 		mov	r3, #0
 245 0152 BB82     		strh	r3, [r7, #20]	@ movhi
 169:../QS/QS_uart.c **** 	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 246              		.loc 2 169 0
 247 0154 4FF00C03 		mov	r3, #12
 248 0158 7B82     		strh	r3, [r7, #18]	@ movhi
 170:../QS/QS_uart.c **** 
 171:../QS/QS_uart.c **** 	switch(uart_id) {
 249              		.loc 2 171 0
 250 015a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 251 015c 022B     		cmp	r3, #2
 252 015e 0DD0     		beq	.L9
 253 0160 032B     		cmp	r3, #3
 254 0162 15D0     		beq	.L10
 255 0164 012B     		cmp	r3, #1
 256 0166 1DD1     		bne	.L6
 257              	.L8:
 172:../QS/QS_uart.c **** 		case 1:
 173:../QS/QS_uart.c **** 			USART_Init(USART1, &USART_InitStructure);
 258              		.loc 2 173 0
 259 0168 07F10803 		add	r3, r7, #8
 260 016c 4FF48050 		mov	r0, #4096
 261 0170 C4F20100 		movt	r0, 16385
 262 0174 1946     		mov	r1, r3
 263 0176 FFF7FEFF 		bl	USART_Init
 174:../QS/QS_uart.c **** 			break;
 264              		.loc 2 174 0
 265 017a 13E0     		b	.L6
 266              	.L9:
 175:../QS/QS_uart.c **** 		case 2:
 176:../QS/QS_uart.c **** 			USART_Init(USART2, &USART_InitStructure);
 267              		.loc 2 176 0
 268 017c 07F10803 		add	r3, r7, #8
 269 0180 4FF48840 		mov	r0, #17408
 270 0184 C4F20000 		movt	r0, 16384
 271 0188 1946     		mov	r1, r3
 272 018a FFF7FEFF 		bl	USART_Init
 177:../QS/QS_uart.c **** 			break;
 273              		.loc 2 177 0
 274 018e 09E0     		b	.L6
 275              	.L10:
 178:../QS/QS_uart.c **** 		case 3:
 179:../QS/QS_uart.c **** 			USART_Init(USART3, &USART_InitStructure);
 276              		.loc 2 179 0
 277 0190 07F10803 		add	r3, r7, #8
 278 0194 4FF49040 		mov	r0, #18432
 279 0198 C4F20000 		movt	r0, 16384
 280 019c 1946     		mov	r1, r3
 281 019e FFF7FEFF 		bl	USART_Init
 180:../QS/QS_uart.c **** 			break;
 282              		.loc 2 180 0
 283 01a2 00BF     		nop
 284              	.L6:
 181:../QS/QS_uart.c **** 	}
 182:../QS/QS_uart.c **** }
 285              		.loc 2 182 0
 286 01a4 07F11807 		add	r7, r7, #24
 287 01a8 BD46     		mov	sp, r7
 288 01aa 80BD     		pop	{r7, pc}
 289              		.cfi_endproc
 290              	.LFE112:
 292              		.align	2
 293              		.global	UART1_data_ready
 294              		.thumb
 295              		.thumb_func
 297              	UART1_data_ready:
 298              	.LFB113:
 183:../QS/QS_uart.c **** 
 184:../QS/QS_uart.c **** 
 185:../QS/QS_uart.c **** #ifdef USE_UART1
 186:../QS/QS_uart.c **** 	#ifdef USE_UART1RXINTERRUPT
 187:../QS/QS_uart.c **** 		bool_e UART1_data_ready()
 188:../QS/QS_uart.c **** 		{
 299              		.loc 2 188 0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 0
 302              		@ frame_needed = 1, uses_anonymous_args = 0
 303              		@ link register save eliminated.
 304 01ac 80B4     		push	{r7}
 305              	.LCFI12:
 306              		.cfi_def_cfa_offset 4
 307              		.cfi_offset 7, -4
 308 01ae 00AF     		add	r7, sp, #0
 309              	.LCFI13:
 310              		.cfi_def_cfa_register 7
 189:../QS/QS_uart.c **** 			return m_u1rx;
 311              		.loc 2 189 0
 312 01b0 40F20003 		movw	r3, #:lower16:m_u1rx
 313 01b4 C0F20003 		movt	r3, #:upper16:m_u1rx
 314 01b8 1B78     		ldrb	r3, [r3, #0]
 315 01ba DBB2     		uxtb	r3, r3
 190:../QS/QS_uart.c **** 		}
 316              		.loc 2 190 0
 317 01bc 1846     		mov	r0, r3
 318 01be BD46     		mov	sp, r7
 319 01c0 80BC     		pop	{r7}
 320 01c2 7047     		bx	lr
 321              		.cfi_endproc
 322              	.LFE113:
 324              		.align	2
 325              		.global	UART1_get_next_msg
 326              		.thumb
 327              		.thumb_func
 329              	UART1_get_next_msg:
 330              	.LFB114:
 191:../QS/QS_uart.c **** 
 192:../QS/QS_uart.c **** 		Uint8 UART1_get_next_msg()
 193:../QS/QS_uart.c **** 		{
 331              		.loc 2 193 0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 1, uses_anonymous_args = 0
 335 01c4 80B5     		push	{r7, lr}
 336              	.LCFI14:
 337              		.cfi_def_cfa_offset 8
 338              		.cfi_offset 7, -8
 339              		.cfi_offset 14, -4
 340 01c6 00AF     		add	r7, sp, #0
 341              	.LCFI15:
 342              		.cfi_def_cfa_register 7
 194:../QS/QS_uart.c **** 			static Uint32 next_to_read =0;
 195:../QS/QS_uart.c **** 			if (m_u1rxnum > next_to_read)
 343              		.loc 2 195 0
 344 01c8 40F20003 		movw	r3, #:lower16:m_u1rxnum
 345 01cc C0F20003 		movt	r3, #:upper16:m_u1rxnum
 346 01d0 1A68     		ldr	r2, [r3, #0]
 347 01d2 40F20003 		movw	r3, #:lower16:next_to_read.5877
 348 01d6 C0F20003 		movt	r3, #:upper16:next_to_read.5877
 349 01da 1B68     		ldr	r3, [r3, #0]
 350 01dc 9A42     		cmp	r2, r3
 351 01de 3CD9     		bls	.L14
 196:../QS/QS_uart.c **** 			{
 197:../QS/QS_uart.c **** 				NVIC_DisableIRQ(USART1_IRQn);
 352              		.loc 2 197 0
 353 01e0 4FF02500 		mov	r0, #37
 354 01e4 FFF728FF 		bl	NVIC_DisableIRQ
 198:../QS/QS_uart.c **** 				if (m_u1rxnum - next_to_read == 1)
 355              		.loc 2 198 0
 356 01e8 40F20003 		movw	r3, #:lower16:m_u1rxnum
 357 01ec C0F20003 		movt	r3, #:upper16:m_u1rxnum
 358 01f0 1A68     		ldr	r2, [r3, #0]
 359 01f2 40F20003 		movw	r3, #:lower16:next_to_read.5877
 360 01f6 C0F20003 		movt	r3, #:upper16:next_to_read.5877
 361 01fa 1B68     		ldr	r3, [r3, #0]
 362 01fc D31A     		subs	r3, r2, r3
 363 01fe 012B     		cmp	r3, #1
 364 0200 06D1     		bne	.L15
 199:../QS/QS_uart.c **** 					m_u1rx = 0;
 365              		.loc 2 199 0
 366 0202 40F20003 		movw	r3, #:lower16:m_u1rx
 367 0206 C0F20003 		movt	r3, #:upper16:m_u1rx
 368 020a 4FF00002 		mov	r2, #0
 369 020e 1A70     		strb	r2, [r3, #0]
 370              	.L15:
 200:../QS/QS_uart.c **** 				NVIC_EnableIRQ(USART1_IRQn);
 371              		.loc 2 200 0
 372 0210 4FF02500 		mov	r0, #37
 373 0214 FFF7F4FE 		bl	NVIC_EnableIRQ
 201:../QS/QS_uart.c **** 				return m_u1rxbuf[((next_to_read++) % UART_RX_BUF_SIZE)];
 374              		.loc 2 201 0
 375 0218 40F20003 		movw	r3, #:lower16:next_to_read.5877
 376 021c C0F20003 		movt	r3, #:upper16:next_to_read.5877
 377 0220 1968     		ldr	r1, [r3, #0]
 378 0222 4AF6AB23 		movw	r3, #43691
 379 0226 CAF6AA23 		movt	r3, 43690
 380 022a A3FB0123 		umull	r2, r3, r3, r1
 381 022e 4FEAD302 		lsr	r2, r3, #3
 382 0232 1346     		mov	r3, r2
 383 0234 4FEA4303 		lsl	r3, r3, #1
 384 0238 9B18     		adds	r3, r3, r2
 385 023a 4FEA8303 		lsl	r3, r3, #2
 386 023e CA1A     		subs	r2, r1, r3
 387 0240 40F20003 		movw	r3, #:lower16:m_u1rxbuf
 388 0244 C0F20003 		movt	r3, #:upper16:m_u1rxbuf
 389 0248 9A5C     		ldrb	r2, [r3, r2]	@ zero_extendqisi2
 390 024a 01F10101 		add	r1, r1, #1
 391 024e 40F20003 		movw	r3, #:lower16:next_to_read.5877
 392 0252 C0F20003 		movt	r3, #:upper16:next_to_read.5877
 393 0256 1960     		str	r1, [r3, #0]
 394 0258 01E0     		b	.L16
 395              	.L14:
 202:../QS/QS_uart.c **** 			}
 203:../QS/QS_uart.c **** 			else
 204:../QS/QS_uart.c **** 				return 0;
 396              		.loc 2 204 0
 397 025a 4FF00002 		mov	r2, #0
 398              	.L16:
 399 025e 1346     		mov	r3, r2
 205:../QS/QS_uart.c **** 		}
 400              		.loc 2 205 0
 401 0260 1846     		mov	r0, r3
 402 0262 80BD     		pop	{r7, pc}
 403              		.cfi_endproc
 404              	.LFE114:
 406              		.align	2
 407              		.global	UART1_putc
 408              		.thumb
 409              		.thumb_func
 411              	UART1_putc:
 412              	.LFB115:
 206:../QS/QS_uart.c **** 	#endif /* def USE_UART1RXINTERRUPT */
 207:../QS/QS_uart.c **** 
 208:../QS/QS_uart.c **** 
 209:../QS/QS_uart.c **** 	#ifdef USE_UART1TXINTERRUPT
 210:../QS/QS_uart.c **** 		#ifndef BUFFER_U1TX_SIZE
 211:../QS/QS_uart.c **** 			#warning "Vous devez dfinir la taille du buffer U1TX."
 212:../QS/QS_uart.c **** 		#endif
 213:../QS/QS_uart.c **** 		volatile Uint8 b1tx[BUFFER_U1TX_SIZE];
 214:../QS/QS_uart.c **** 		volatile buffer_t buffer1tx = {b1tx,BUFFER_U1TX_SIZE,0,0,0};
 215:../QS/QS_uart.c **** 
 216:../QS/QS_uart.c **** 		//Permet de savoir, venant de l'extrieur, si des donnes sont en cours d'envoi.
 217:../QS/QS_uart.c **** 		bool_e IsNotEmpty_buffer_u1tx(void)
 218:../QS/QS_uart.c **** 		{
 219:../QS/QS_uart.c **** 			return IsNotEmpty_buffer(&buffer1tx);
 220:../QS/QS_uart.c **** 		}
 221:../QS/QS_uart.c **** 
 222:../QS/QS_uart.c **** 		//Permet de savoir, venant de l'extrieur, si le buffer est plein
 223:../QS/QS_uart.c **** 		bool_e IsFull_buffer_u1tx(void)
 224:../QS/QS_uart.c **** 		{
 225:../QS/QS_uart.c **** 			return IsFull_buffer(&buffer1tx);
 226:../QS/QS_uart.c **** 		}
 227:../QS/QS_uart.c **** 
 228:../QS/QS_uart.c **** 		//Appele par un printf
 229:../QS/QS_uart.c **** 		int _write(int file, char *ptr, int len)
 230:../QS/QS_uart.c **** 		{
 231:../QS/QS_uart.c **** 			int i;
 232:../QS/QS_uart.c **** 
 233:../QS/QS_uart.c **** 			switch (file)
 234:../QS/QS_uart.c **** 			{
 235:../QS/QS_uart.c **** 				case 0:
 236:../QS/QS_uart.c **** 				case 1:
 237:../QS/QS_uart.c **** 				case 2:
 238:../QS/QS_uart.c **** 					for (i = 0; i < len; ++i)
 239:../QS/QS_uart.c **** 					{
 240:../QS/QS_uart.c **** 						UART1_putc(*ptr++);	//MODIFICATION APPORTEE AU CODE DE MICROCHIP...
 241:../QS/QS_uart.c **** 					}
 242:../QS/QS_uart.c **** 					return len;
 243:../QS/QS_uart.c **** 					break;
 244:../QS/QS_uart.c **** 
 245:../QS/QS_uart.c **** 				default:
 246:../QS/QS_uart.c **** 					return 0;
 247:../QS/QS_uart.c **** 					break;
 248:../QS/QS_uart.c **** 			}
 249:../QS/QS_uart.c **** 			return 0;
 250:../QS/QS_uart.c **** 		}
 251:../QS/QS_uart.c **** 
 252:../QS/QS_uart.c **** 		void UART1_putc(Uint8 c)
 253:../QS/QS_uart.c **** 		{
 254:../QS/QS_uart.c **** 			if(USART_GetFlagStatus(USART1, USART_IT_TXE))
 255:../QS/QS_uart.c **** 				USART_SendData(USART1, c);
 256:../QS/QS_uart.c **** 			else
 257:../QS/QS_uart.c **** 			{
 258:../QS/QS_uart.c **** 				//mise en buffer + activation IT U1TX.
 259:../QS/QS_uart.c **** 
 260:../QS/QS_uart.c **** 				assert(buffer1tx.nb_datas < buffer1tx.size + 1);
 261:../QS/QS_uart.c **** 				//Critical section (Interrupt inibition)
 262:../QS/QS_uart.c **** 
 263:../QS/QS_uart.c **** 				while(buffer1tx.nb_datas >= buffer1tx.size);	//ON BLOQUE ICI
 264:../QS/QS_uart.c **** 
 265:../QS/QS_uart.c **** 				NVIC_DisableIRQ(USART1_IRQn);	//On interdit la premption ici.. pour viter les Read pendant le
 266:../QS/QS_uart.c **** 
 267:../QS/QS_uart.c **** 				if(buffer1tx.nb_datas < buffer1tx.size)
 268:../QS/QS_uart.c **** 				{
 269:../QS/QS_uart.c **** 					buffer1tx.datas[buffer1tx.index_write] = c;
 270:../QS/QS_uart.c **** 					buffer1tx.index_write = (buffer1tx.index_write>=buffer1tx.size-1)?0:(buffer1tx.index_write + 1
 271:../QS/QS_uart.c **** 					buffer1tx.nb_datas++;
 272:../QS/QS_uart.c **** 				}
 273:../QS/QS_uart.c **** 
 274:../QS/QS_uart.c **** 				NVIC_EnableIRQ(USART1_IRQn);	//On active l'IT sur TX... lors du premier caractre  envoyer...
 275:../QS/QS_uart.c **** 				USART_ITConfig(USART1, USART_IT_TXE, ENABLE);
 276:../QS/QS_uart.c **** 			}
 277:../QS/QS_uart.c **** 		}
 278:../QS/QS_uart.c **** 	#else	/* def USE_UART1TXINTERRUPT */
 279:../QS/QS_uart.c **** 
 280:../QS/QS_uart.c **** 		//Fonction blocante
 281:../QS/QS_uart.c **** 		void UART1_putc(Uint8 mes)
 282:../QS/QS_uart.c **** 		{
 413              		.loc 2 282 0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 8
 416              		@ frame_needed = 1, uses_anonymous_args = 0
 417 0264 80B5     		push	{r7, lr}
 418              	.LCFI16:
 419              		.cfi_def_cfa_offset 8
 420              		.cfi_offset 7, -8
 421              		.cfi_offset 14, -4
 422 0266 82B0     		sub	sp, sp, #8
 423              	.LCFI17:
 424              		.cfi_def_cfa_offset 16
 425 0268 00AF     		add	r7, sp, #0
 426              	.LCFI18:
 427              		.cfi_def_cfa_register 7
 428 026a 0346     		mov	r3, r0
 429 026c FB71     		strb	r3, [r7, #7]
 283:../QS/QS_uart.c **** 			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET);
 430              		.loc 2 283 0
 431 026e 00BF     		nop
 432              	.L18:
 433              		.loc 2 283 0 is_stmt 0 discriminator 1
 434 0270 4FF48050 		mov	r0, #4096
 435 0274 C4F20100 		movt	r0, 16385
 436 0278 4FF08001 		mov	r1, #128
 437 027c FFF7FEFF 		bl	USART_GetFlagStatus
 438 0280 0346     		mov	r3, r0
 439 0282 002B     		cmp	r3, #0
 440 0284 F4D0     		beq	.L18
 284:../QS/QS_uart.c **** 			USART_SendData(USART1, mes);
 441              		.loc 2 284 0 is_stmt 1
 442 0286 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 443 0288 9BB2     		uxth	r3, r3
 444 028a 4FF48050 		mov	r0, #4096
 445 028e C4F20100 		movt	r0, 16385
 446 0292 1946     		mov	r1, r3
 447 0294 FFF7FEFF 		bl	USART_SendData
 285:../QS/QS_uart.c **** 		}
 448              		.loc 2 285 0
 449 0298 07F10807 		add	r7, r7, #8
 450 029c BD46     		mov	sp, r7
 451 029e 80BD     		pop	{r7, pc}
 452              		.cfi_endproc
 453              	.LFE115:
 455              		.align	2
 456              		.global	USART1_IRQHandler
 457              		.thumb
 458              		.thumb_func
 460              	USART1_IRQHandler:
 461              	.LFB116:
 286:../QS/QS_uart.c **** 	#endif /* def USE_UART1TXINTERRUPT */
 287:../QS/QS_uart.c **** 
 288:../QS/QS_uart.c **** 
 289:../QS/QS_uart.c **** 	void _ISR USART1_IRQHandler(void)
 290:../QS/QS_uart.c **** 	{
 462              		.loc 2 290 0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 8
 465              		@ frame_needed = 1, uses_anonymous_args = 0
 466 02a0 80B5     		push	{r7, lr}
 467              	.LCFI19:
 468              		.cfi_def_cfa_offset 8
 469              		.cfi_offset 7, -8
 470              		.cfi_offset 14, -4
 471 02a2 82B0     		sub	sp, sp, #8
 472              	.LCFI20:
 473              		.cfi_def_cfa_offset 16
 474 02a4 00AF     		add	r7, sp, #0
 475              	.LCFI21:
 476              		.cfi_def_cfa_register 7
 291:../QS/QS_uart.c **** 		#ifdef USE_UART1RXINTERRUPT
 292:../QS/QS_uart.c **** 			if(USART_GetITStatus(USART1, USART_IT_RXNE)) {
 477              		.loc 2 292 0
 478 02a6 4FF48050 		mov	r0, #4096
 479 02aa C4F20100 		movt	r0, 16385
 480 02ae 40F22551 		movw	r1, #1317
 481 02b2 FFF7FEFF 		bl	USART_GetITStatus
 482 02b6 0346     		mov	r3, r0
 483 02b8 002B     		cmp	r3, #0
 484 02ba 6FD0     		beq	.L19
 485              	.LBB2:
 293:../QS/QS_uart.c **** 				Uint8 * receiveddata = &(m_u1rxbuf[(m_u1rxnum%UART_RX_BUF_SIZE)]);
 486              		.loc 2 293 0
 487 02bc 40F20003 		movw	r3, #:lower16:m_u1rxnum
 488 02c0 C0F20003 		movt	r3, #:upper16:m_u1rxnum
 489 02c4 1968     		ldr	r1, [r3, #0]
 490 02c6 4AF6AB23 		movw	r3, #43691
 491 02ca CAF6AA23 		movt	r3, 43690
 492 02ce A3FB0123 		umull	r2, r3, r3, r1
 493 02d2 4FEAD302 		lsr	r2, r3, #3
 494 02d6 1346     		mov	r3, r2
 495 02d8 4FEA4303 		lsl	r3, r3, #1
 496 02dc 9B18     		adds	r3, r3, r2
 497 02de 4FEA8303 		lsl	r3, r3, #2
 498 02e2 CA1A     		subs	r2, r1, r3
 499 02e4 40F20003 		movw	r3, #:lower16:m_u1rxbuf
 500 02e8 C0F20003 		movt	r3, #:upper16:m_u1rxbuf
 501 02ec D318     		adds	r3, r2, r3
 502 02ee 7B60     		str	r3, [r7, #4]
 294:../QS/QS_uart.c **** 
 295:../QS/QS_uart.c **** 				while(USART_GetFlagStatus(USART1, USART_FLAG_RXNE))
 503              		.loc 2 295 0
 504 02f0 41E0     		b	.L21
 505              	.L22:
 296:../QS/QS_uart.c **** 				{
 297:../QS/QS_uart.c **** 					LED_UART=!LED_UART;
 506              		.loc 2 297 0
 507 02f2 4FF44063 		mov	r3, #3072
 508 02f6 C4F20203 		movt	r3, 16386
 509 02fa 4FF44062 		mov	r2, #3072
 510 02fe C4F20202 		movt	r2, 16386
 511 0302 5269     		ldr	r2, [r2, #20]
 512 0304 02F48042 		and	r2, r2, #16384
 513 0308 002A     		cmp	r2, #0
 514 030a 14BF     		ite	ne
 515 030c 0022     		movne	r2, #0
 516 030e 0122     		moveq	r2, #1
 517 0310 D1B2     		uxtb	r1, r2
 518 0312 5A69     		ldr	r2, [r3, #20]
 519 0314 61F38E32 		bfi	r2, r1, #14, #1
 520 0318 5A61     		str	r2, [r3, #20]
 298:../QS/QS_uart.c **** 					*(receiveddata++) = USART_ReceiveData(USART1);
 521              		.loc 2 298 0
 522 031a 4FF48050 		mov	r0, #4096
 523 031e C4F20100 		movt	r0, 16385
 524 0322 FFF7FEFF 		bl	USART_ReceiveData
 525 0326 0346     		mov	r3, r0
 526 0328 DAB2     		uxtb	r2, r3
 527 032a 7B68     		ldr	r3, [r7, #4]
 528 032c 1A70     		strb	r2, [r3, #0]
 529 032e 7B68     		ldr	r3, [r7, #4]
 530 0330 03F10103 		add	r3, r3, #1
 531 0334 7B60     		str	r3, [r7, #4]
 299:../QS/QS_uart.c **** 					m_u1rxnum++;
 532              		.loc 2 299 0
 533 0336 40F20003 		movw	r3, #:lower16:m_u1rxnum
 534 033a C0F20003 		movt	r3, #:upper16:m_u1rxnum
 535 033e 1B68     		ldr	r3, [r3, #0]
 536 0340 03F10102 		add	r2, r3, #1
 537 0344 40F20003 		movw	r3, #:lower16:m_u1rxnum
 538 0348 C0F20003 		movt	r3, #:upper16:m_u1rxnum
 539 034c 1A60     		str	r2, [r3, #0]
 300:../QS/QS_uart.c **** 					m_u1rx =1;
 540              		.loc 2 300 0
 541 034e 40F20003 		movw	r3, #:lower16:m_u1rx
 542 0352 C0F20003 		movt	r3, #:upper16:m_u1rx
 543 0356 4FF00102 		mov	r2, #1
 544 035a 1A70     		strb	r2, [r3, #0]
 301:../QS/QS_uart.c **** 					/* pour eviter les comportements indsirables */
 302:../QS/QS_uart.c **** 					if (receiveddata - m_u1rxbuf >= UART_RX_BUF_SIZE)
 545              		.loc 2 302 0
 546 035c 7A68     		ldr	r2, [r7, #4]
 547 035e 40F20003 		movw	r3, #:lower16:m_u1rxbuf
 548 0362 C0F20003 		movt	r3, #:upper16:m_u1rxbuf
 549 0366 D31A     		subs	r3, r2, r3
 550 0368 0B2B     		cmp	r3, #11
 551 036a 04DD     		ble	.L21
 303:../QS/QS_uart.c **** 						receiveddata = m_u1rxbuf;
 552              		.loc 2 303 0
 553 036c 40F20003 		movw	r3, #:lower16:m_u1rxbuf
 554 0370 C0F20003 		movt	r3, #:upper16:m_u1rxbuf
 555 0374 7B60     		str	r3, [r7, #4]
 556              	.L21:
 295:../QS/QS_uart.c **** 				while(USART_GetFlagStatus(USART1, USART_FLAG_RXNE))
 557              		.loc 2 295 0 discriminator 1
 558 0376 4FF48050 		mov	r0, #4096
 559 037a C4F20100 		movt	r0, 16385
 560 037e 4FF02001 		mov	r1, #32
 561 0382 FFF7FEFF 		bl	USART_GetFlagStatus
 562 0386 0346     		mov	r3, r0
 563 0388 002B     		cmp	r3, #0
 564 038a B2D1     		bne	.L22
 304:../QS/QS_uart.c **** 				}
 305:../QS/QS_uart.c **** 				USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 565              		.loc 2 305 0
 566 038c 4FF48050 		mov	r0, #4096
 567 0390 C4F20100 		movt	r0, 16385
 568 0394 40F22551 		movw	r1, #1317
 569 0398 FFF7FEFF 		bl	USART_ClearITPendingBit
 570              	.L19:
 571              	.LBE2:
 306:../QS/QS_uart.c **** 			}
 307:../QS/QS_uart.c **** 		#endif
 308:../QS/QS_uart.c **** 		#ifdef USE_UART1TXINTERRUPT
 309:../QS/QS_uart.c **** 			if(USART_GetITStatus(USART1, USART_IT_TXE)) {
 310:../QS/QS_uart.c **** 				Uint8 c;
 311:../QS/QS_uart.c **** 
 312:../QS/QS_uart.c **** 				//debufferiser.
 313:../QS/QS_uart.c **** 				if(IsNotEmpty_buffer(&buffer1tx))
 314:../QS/QS_uart.c **** 				{
 315:../QS/QS_uart.c **** 					assert(buffer1tx.index_read < buffer1tx.size);
 316:../QS/QS_uart.c **** 					//Critical section
 317:../QS/QS_uart.c **** 					if(buffer1tx.nb_datas > (Uint8)0)
 318:../QS/QS_uart.c **** 					{
 319:../QS/QS_uart.c **** 						c = buffer1tx.datas[buffer1tx.index_read];
 320:../QS/QS_uart.c **** 						buffer1tx.index_read = (buffer1tx.index_read>=buffer1tx.size-1)?0:(buffer1tx.index_read + 1);
 321:../QS/QS_uart.c **** 						buffer1tx.nb_datas--;
 322:../QS/QS_uart.c **** 						USART_SendData(USART1, c);
 323:../QS/QS_uart.c **** 					}
 324:../QS/QS_uart.c **** 					//Critical section
 325:../QS/QS_uart.c **** 
 326:../QS/QS_uart.c **** 				}
 327:../QS/QS_uart.c **** 				else if(!IsNotEmpty_buffer(&buffer1tx))
 328:../QS/QS_uart.c **** 					USART_ITConfig(USART1, USART_IT_TXE, DISABLE);	//Si buffer vide -> Plus rien  envoyer -> dsa
 329:../QS/QS_uart.c **** 			}
 330:../QS/QS_uart.c **** 		#endif
 331:../QS/QS_uart.c **** 	}
 572              		.loc 2 331 0
 573 039c 07F10807 		add	r7, r7, #8
 574 03a0 BD46     		mov	sp, r7
 575 03a2 80BD     		pop	{r7, pc}
 576              		.cfi_endproc
 577              	.LFE116:
 579              		.bss
 580 0011 000000   		.align	2
 581              	next_to_read.5877:
 582 0014 00000000 		.space	4
 583              	initialized.5862:
 584 0018 00       		.space	1
 585 0019 000000   		.text
 586              	.Letext0:
 587              		.file 3 "../stm32f4xx/stm32f4xx.h"
 588              		.file 4 "c:\\program files (x86)\\eclipse-arm-eseo\\gcc-arm-none-eabi-4_7-2013q2-20130614-win32\\g
 589              		.file 5 "../stm32f4xx/misc.h"
 590              		.file 6 "../QS/QS_types.h"
 591              		.file 7 "../stm32f4xx/stm32f4xx_usart.h"
DEFINED SYMBOLS
                            *ABS*:00000000 QS_uart.c
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:18     .text:00000000 $t
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:22     .text:00000000 NVIC_EnableIRQ
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:64     .text:00000038 NVIC_DisableIRQ
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:103    .bss:00000000 $d
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:104    .bss:00000000 m_u1rxbuf
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:107    .bss:0000000c m_u1rxnum
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:109    .bss:00000010 m_u1rx
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:117    .text:00000074 UART_init
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:583    .bss:00000018 initialized.5862
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:211    .text:0000012c UART_set_baudrate
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:297    .text:000001ac UART1_data_ready
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:329    .text:000001c4 UART1_get_next_msg
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:581    .bss:00000014 next_to_read.5877
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:411    .text:00000264 UART1_putc
C:\Users\Amaury\AppData\Local\Temp\ccSUEeHw.s:460    .text:000002a0 USART1_IRQHandler
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.13c6c37fe6ef97541a459ad1f2cd1ddb
                           .group:00000000 wm4.stm32f4xx.h.54.d172d9d6631f11a8436908e748990b53
                           .group:00000000 wm4.core_cm4.h.32.39d0f71cd333856d56f1935d9037195e
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.b5bb84d7ba97d82b5b1dc1826a7ae811
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.29.013e5bcf58dba2d27c60184174208e07
                           .group:00000000 wm4.core_cm4.h.163.d36d54ebc869626f337c4fcb95a9b424
                           .group:00000000 wm4.stm32f4xx.h.306.7867854ab89778ccd63e1fde7c22c0b6
                           .group:00000000 wm4.stm32f4xx_rcc.h.65.29a27820bc754566c4190ed8ad1c1d80
                           .group:00000000 wm4.misc.h.31.041217492a6cb86f2fb26099f373a465
                           .group:00000000 wm4.stm32f4xx.h.7233.cb6cb3cb095c29e1fc0eb152d26090b1
                           .group:00000000 wm4.Global_config.h.14.bea53ddf4045d71f1c9fb87037131e8e
                           .group:00000000 wm4.config_global.h.12.5c30ea43d7f0d9daa101874e8ba75f6f
                           .group:00000000 wm4.config_qs.h.12.4699be7196e891fb4cd84d522e29cde7
                           .group:00000000 wm4.config_qs.h.12.8e0ab7f7cbbdaecfb1e464f5610b5d86
                           .group:00000000 wm4.QS_macro.h.19.3d2533714681986d2ad8c517737c4640
                           .group:00000000 wm4.stm32f4xx_usart.h.31.b8cf39d5de41afe6bafa390bb6ad93c6
                           .group:00000000 wm4.config_pin.h.12.92dbe1317fae649a069f2ce6e5ad725c
                           .group:00000000 wm4.config_pin.h.12.20ee5a96fdfc3c7ca3bc6056aaec7473

UNDEFINED SYMBOLS
PORTS_uarts_init
RCC_APB2PeriphClockCmd
USART_OverSampling8Cmd
NVIC_Init
USART_ITConfig
USART_Cmd
USART_Init
USART_GetFlagStatus
USART_SendData
USART_GetITStatus
USART_ReceiveData
USART_ClearITPendingBit
