X86_64 WW+RR+WW+WR+po+mfence+po+po
"PodWW Rfe MFencedRR Fre PodWW Coe PodWR Fre"
Cycle=Rfe MFencedRR Fre PodWW Coe PodWR Fre PodWW
Relax=
Safe=Rfe Fre Coe PodWW PodWR MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:a=W,3:a=F,3:x=T
Com=Rf Fr Co Fr
Orig=PodWW Rfe MFencedRR Fre PodWW Coe PodWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 3:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2          | P3            ;
 movq $1,(x) | movq (y),%rax | movq $1,(z) | movq $2,(a)   ;
 movq $1,(y) | mfence        | movq $1,(a) | movq (x),%rax ;
             | movq (z),%rbx |             |               ;
exists (a=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 3:rax=0)
