# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do asip_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/control_unit {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/control_unit/control_unit_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:32 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/control_unit" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/control_unit/control_unit_tb.sv 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 02:07:32 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/control_unit {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/control_unit/control_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:32 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/control_unit" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/control_unit/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 02:07:32 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.control_unit_tb
# vsim work.control_unit_tb 
# Start time: 02:07:37 on Jul 15,2020
# Loading sv_std.std
# Loading work.control_unit_tb
# Loading work.control_unit
add wave -position end  sim:/control_unit_tb/OpCode
add wave -position end  sim:/control_unit_tb/Funct
add wave -position end  sim:/control_unit_tb/Branch
add wave -position end  sim:/control_unit_tb/Ext_Sel
add wave -position end  sim:/control_unit_tb/WR_En
add wave -position end  sim:/control_unit_tb/Opb_Sel
add wave -position end  sim:/control_unit_tb/Alu_Func
add wave -position end  sim:/control_unit_tb/WD_Sel
add wave -position end  sim:/control_unit_tb/WM_En
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: erick  Hostname: DESKTOP-4PN9CM5  ProcessID: 12636
#           Attempting to use alternate WLF file "./wlft7t239n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7t239n
run 200
# End time: 02:08:01 on Jul 15,2020, Elapsed time: 0:00:24
# Errors: 0, Warnings: 2
