/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_peri_sw.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 4/13/11 6:43p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Apr 13 13:16:28 2011
 *                 MD5 Checksum         5014fc6b805cdf8eed48fe0da9f96997
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7231/rdb/b0/bchp_raaga_dsp_peri_sw.h $
 * 
 * Hydra_Software_Devel/1   4/13/11 6:43p albertl
 * SW7231-123: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_PERI_SW_H__
#define BCHP_RAAGA_DSP_PERI_SW_H__

/***************************************************************************
 *RAAGA_DSP_PERI_SW - Raaga DSP SW Control Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE0        0x00821100 /* Semaphore Register 0 */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE1        0x00821104 /* Semaphore Register 1 */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE2        0x00821108 /* Semaphore Register 2 */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE3        0x0082110c /* Semaphore Register 3 */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE4        0x00821110 /* Semaphore Register 4 */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE5        0x00821114 /* Semaphore Register 5 */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE6        0x00821118 /* Semaphore Register 6 */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE7        0x0082111c /* Semaphore Register 7 */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0          0x00821120 /* Mailbox Register 0 */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX1          0x00821124 /* Mailbox Register 1 */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX2          0x00821128 /* Mailbox Register 2 */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX3          0x0082112c /* Mailbox Register 3 */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX4          0x00821130 /* Mailbox Register 4 */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX5          0x00821134 /* Mailbox Register 5 */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX6          0x00821138 /* Mailbox Register 6 */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX7          0x0082113c /* Mailbox Register 7 */
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_STATUS_0 0x00821140 /* SW SET CLEAR Status Register (Register 0) */
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_SET_0    0x00821144 /* SW SET CLEAR Set Register (Register 0) */
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_CLEAR_0  0x00821148 /* SW SET CLEAR Clear Register (Register 0) */
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_STATUS_1 0x0082114c /* SW SET CLEAR Status Register (Register 1) */
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_SET_1    0x00821150 /* SW SET CLEAR Set Register (Register 1) */
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_CLEAR_1  0x00821154 /* SW SET CLEAR Clear Register (Register 1) */

/***************************************************************************
 *SEMAPHORE0 - Semaphore Register 0
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: SEMAPHORE0 :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE0_reserved0_MASK           0xffffff00
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE0_reserved0_SHIFT          8

/* RAAGA_DSP_PERI_SW :: SEMAPHORE0 :: STATUS [07:00] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE0_STATUS_MASK              0x000000ff
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE0_STATUS_SHIFT             0
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE0_STATUS_DEFAULT           0

/***************************************************************************
 *SEMAPHORE1 - Semaphore Register 1
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: SEMAPHORE1 :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE1_reserved0_MASK           0xffffff00
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE1_reserved0_SHIFT          8

/* RAAGA_DSP_PERI_SW :: SEMAPHORE1 :: STATUS [07:00] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE1_STATUS_MASK              0x000000ff
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE1_STATUS_SHIFT             0
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE1_STATUS_DEFAULT           0

/***************************************************************************
 *SEMAPHORE2 - Semaphore Register 2
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: SEMAPHORE2 :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE2_reserved0_MASK           0xffffff00
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE2_reserved0_SHIFT          8

/* RAAGA_DSP_PERI_SW :: SEMAPHORE2 :: STATUS [07:00] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE2_STATUS_MASK              0x000000ff
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE2_STATUS_SHIFT             0
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE2_STATUS_DEFAULT           0

/***************************************************************************
 *SEMAPHORE3 - Semaphore Register 3
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: SEMAPHORE3 :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE3_reserved0_MASK           0xffffff00
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE3_reserved0_SHIFT          8

/* RAAGA_DSP_PERI_SW :: SEMAPHORE3 :: STATUS [07:00] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE3_STATUS_MASK              0x000000ff
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE3_STATUS_SHIFT             0
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE3_STATUS_DEFAULT           0

/***************************************************************************
 *SEMAPHORE4 - Semaphore Register 4
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: SEMAPHORE4 :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE4_reserved0_MASK           0xffffff00
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE4_reserved0_SHIFT          8

/* RAAGA_DSP_PERI_SW :: SEMAPHORE4 :: STATUS [07:00] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE4_STATUS_MASK              0x000000ff
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE4_STATUS_SHIFT             0
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE4_STATUS_DEFAULT           0

/***************************************************************************
 *SEMAPHORE5 - Semaphore Register 5
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: SEMAPHORE5 :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE5_reserved0_MASK           0xffffff00
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE5_reserved0_SHIFT          8

/* RAAGA_DSP_PERI_SW :: SEMAPHORE5 :: STATUS [07:00] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE5_STATUS_MASK              0x000000ff
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE5_STATUS_SHIFT             0
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE5_STATUS_DEFAULT           0

/***************************************************************************
 *SEMAPHORE6 - Semaphore Register 6
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: SEMAPHORE6 :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE6_reserved0_MASK           0xffffff00
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE6_reserved0_SHIFT          8

/* RAAGA_DSP_PERI_SW :: SEMAPHORE6 :: STATUS [07:00] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE6_STATUS_MASK              0x000000ff
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE6_STATUS_SHIFT             0
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE6_STATUS_DEFAULT           0

/***************************************************************************
 *SEMAPHORE7 - Semaphore Register 7
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: SEMAPHORE7 :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE7_reserved0_MASK           0xffffff00
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE7_reserved0_SHIFT          8

/* RAAGA_DSP_PERI_SW :: SEMAPHORE7 :: STATUS [07:00] */
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE7_STATUS_MASK              0x000000ff
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE7_STATUS_SHIFT             0
#define BCHP_RAAGA_DSP_PERI_SW_SEMAPHORE7_STATUS_DEFAULT           0

/***************************************************************************
 *MAILBOX0 - Mailbox Register 0
 ***************************************************************************/
/* union - case MPEG1_LAYER1 [31:00] */
/* RAAGA_DSP_PERI_SW :: MAILBOX0 :: MPEG1_LAYER1 :: MPEG1_LAYER1_DEBUG_VALUE [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_MASK 0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_SHIFT 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_DEFAULT 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Start_of_decoder 3736141825
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_DMA_being_done 3736141826
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Interface_Dump_Start 3736195072
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Interface_Dump_End 3736199168
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_PCM_Samples_Out_Start 3736141872
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Function_Find_Sync 3736185347
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Search_Sync 3736185348
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Found_Sync 3736185349
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Function_Parsing_Header 3736185350
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Function_Layer1_Frame 3736185351
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Function_SubBand_Synthesis 3736185362
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Error_No_Data 3736199169
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Error_No_Sync 3736199170
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Error_Huffman_Error 3736199171
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Error_Undefined 3736199173
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Error_Bad_Header 3736199174
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Exit_from_decoder 3736207359

/* union - case MPEG1_LAYER2 [31:00] */
/* RAAGA_DSP_PERI_SW :: MAILBOX0 :: MPEG1_LAYER2 :: MPEG1_LAYER1_DEBUG_VALUE [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_MASK 0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_SHIFT 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_DEFAULT 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Start_of_decoder 3736207361
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_DMA_being_done 3736207362
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Interface_Dump_Start 3736260608
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Interface_Dump_End 3736264704
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_PCM_Samples_Out_Start 3736207408
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Function_Find_Sync 3736250883
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Search_Sync 3736250884
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Found_Sync 3736250885
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Function_Parsing_Header 3736250886
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Function_Layer2_Frame 3736250888
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Function_SubBand_Synthesis 3736250898
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Error_No_Data 3736264705
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Error_No_Sync 3736264706
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Error_Huffman_Error 3736264707
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Error_Undefined 3736264709
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Error_Bad_Header 3736264710
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Exit_from_decoder 3736272895

/* union - case MPEG1_LAYER3 [31:00] */
/* RAAGA_DSP_PERI_SW :: MAILBOX0 :: MPEG1_LAYER3 :: MPEG1_LAYER1_DEBUG_VALUE [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_MASK 0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_SHIFT 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_DEFAULT 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Start_of_decoder 3736272897
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_DMA_being_done 3736272898
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Interface_Dump_Start 3736326144
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Interface_Dump_End 3736330240
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_PCM_Samples_Out_Start 3736272944
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Find_Sync 3736316419
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Search_Sync 3736316420
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Found_Sync 3736316421
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Parse_Header 3736316422
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Layer3 3736316425
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Side_Info 3736316426
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Main_Data 3736316428
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Get_Scale_Factors 3736316429
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Huff_Decode 3736316430
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Stereo 3736316432
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Hybrid 3736316433
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_SubBand_Synthesis 3736316434
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Error_No_Data 3736330241
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Error_No_Sync 3736330242
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Error_Huffman_Error 3736330243
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Error_Undefined 3736330245
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Error_Bad_Header 3736330246
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Exit_from_decoder 3736338431

/* union - case AAC [31:00] */
/* RAAGA_DSP_PERI_SW :: MAILBOX0 :: AAC :: AAC_DEBUG_VALUE [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AAC_AAC_DEBUG_VALUE_MASK   0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AAC_AAC_DEBUG_VALUE_SHIFT  0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AAC_AAC_DEBUG_VALUE_DEFAULT 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AAC_AAC_DEBUG_VALUE_Start_of_decoder 2864709633
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AAC_AAC_DEBUG_VALUE_DMA_being_done 2864709634
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AAC_AAC_DEBUG_VALUE_End_of_parsing 2864709635
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AAC_AAC_DEBUG_VALUE_Start_of_channel_decode 2864709636
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AAC_AAC_DEBUG_VALUE_End_of_channel_decode 2864709638
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AAC_AAC_DEBUG_VALUE_Exit_from_decoder 2864775167

/* union - case AC3 [31:00] */
/* RAAGA_DSP_PERI_SW :: MAILBOX0 :: AC3 :: AC3_DEBUG_VALUE [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AC3_AC3_DEBUG_VALUE_MASK   0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AC3_AC3_DEBUG_VALUE_SHIFT  0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AC3_AC3_DEBUG_VALUE_DEFAULT 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AC3_AC3_DEBUG_VALUE_Start_of_decoder 2888826881
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AC3_AC3_DEBUG_VALUE_DMA_being_done 2888826882
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AC3_AC3_DEBUG_VALUE_End_of_first_block_decode 2888826883
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AC3_AC3_DEBUG_VALUE_End_of_second_block_decode 2888826884
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AC3_AC3_DEBUG_VALUE_End_of_third_block_decode 2888826885
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AC3_AC3_DEBUG_VALUE_End_of_fourth_block_decode 2888826886
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AC3_AC3_DEBUG_VALUE_End_of_fifth_block_decode 2888826887
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AC3_AC3_DEBUG_VALUE_End_of_sixth_block_decode 2888826888
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX0_AC3_AC3_DEBUG_VALUE_Exit_from_decoder 2888892415

/***************************************************************************
 *MAILBOX1 - Mailbox Register 1
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MAILBOX1 :: MAIL [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX1_MAIL_MASK                  0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX1_MAIL_SHIFT                 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX1_MAIL_DEFAULT               0

/***************************************************************************
 *MAILBOX2 - Mailbox Register 2
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MAILBOX2 :: MAIL [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX2_MAIL_MASK                  0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX2_MAIL_SHIFT                 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX2_MAIL_DEFAULT               0

/***************************************************************************
 *MAILBOX3 - Mailbox Register 3
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MAILBOX3 :: MAIL [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX3_MAIL_MASK                  0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX3_MAIL_SHIFT                 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX3_MAIL_DEFAULT               0

/***************************************************************************
 *MAILBOX4 - Mailbox Register 4
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MAILBOX4 :: MAIL [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX4_MAIL_MASK                  0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX4_MAIL_SHIFT                 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX4_MAIL_DEFAULT               0

/***************************************************************************
 *MAILBOX5 - Mailbox Register 5
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MAILBOX5 :: MAIL [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX5_MAIL_MASK                  0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX5_MAIL_SHIFT                 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX5_MAIL_DEFAULT               0

/***************************************************************************
 *MAILBOX6 - Mailbox Register 6
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MAILBOX6 :: MAIL [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX6_MAIL_MASK                  0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX6_MAIL_SHIFT                 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX6_MAIL_DEFAULT               0

/***************************************************************************
 *MAILBOX7 - Mailbox Register 7
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MAILBOX7 :: MAIL [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX7_MAIL_MASK                  0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX7_MAIL_SHIFT                 0
#define BCHP_RAAGA_DSP_PERI_SW_MAILBOX7_MAIL_DEFAULT               0

/***************************************************************************
 *MSG_BITS_STATUS_0 - SW SET CLEAR Status Register (Register 0)
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MSG_BITS_STATUS_0 :: SW_MSG_BITS [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_STATUS_0_SW_MSG_BITS_MASK  0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_STATUS_0_SW_MSG_BITS_SHIFT 0
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_STATUS_0_SW_MSG_BITS_DEFAULT 0

/***************************************************************************
 *MSG_BITS_SET_0 - SW SET CLEAR Set Register (Register 0)
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MSG_BITS_SET_0 :: SW_MSG_BITS [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_SET_0_SW_MSG_BITS_MASK     0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_SET_0_SW_MSG_BITS_SHIFT    0
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_SET_0_SW_MSG_BITS_DEFAULT  0

/***************************************************************************
 *MSG_BITS_CLEAR_0 - SW SET CLEAR Clear Register (Register 0)
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MSG_BITS_CLEAR_0 :: SW_MSG_BITS [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_CLEAR_0_SW_MSG_BITS_MASK   0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_CLEAR_0_SW_MSG_BITS_SHIFT  0
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_CLEAR_0_SW_MSG_BITS_DEFAULT 0

/***************************************************************************
 *MSG_BITS_STATUS_1 - SW SET CLEAR Status Register (Register 1)
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MSG_BITS_STATUS_1 :: SW_MSG_BITS [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_STATUS_1_SW_MSG_BITS_MASK  0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_STATUS_1_SW_MSG_BITS_SHIFT 0
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_STATUS_1_SW_MSG_BITS_DEFAULT 0

/***************************************************************************
 *MSG_BITS_SET_1 - SW SET CLEAR Set Register (Register 1)
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MSG_BITS_SET_1 :: SW_MSG_BITS [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_SET_1_SW_MSG_BITS_MASK     0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_SET_1_SW_MSG_BITS_SHIFT    0
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_SET_1_SW_MSG_BITS_DEFAULT  0

/***************************************************************************
 *MSG_BITS_CLEAR_1 - SW SET CLEAR Clear Register (Register 1)
 ***************************************************************************/
/* RAAGA_DSP_PERI_SW :: MSG_BITS_CLEAR_1 :: SW_MSG_BITS [31:00] */
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_CLEAR_1_SW_MSG_BITS_MASK   0xffffffff
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_CLEAR_1_SW_MSG_BITS_SHIFT  0
#define BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_CLEAR_1_SW_MSG_BITS_DEFAULT 0

#endif /* #ifndef BCHP_RAAGA_DSP_PERI_SW_H__ */

/* End of File */
