Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Mar 15 14:57:11 2021
| Host         : tp-1a201-07 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_ooc_impl/cva6_ooc.timing_WORST_100.rpt
| Design       : ariane
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 4.755ns (24.780%)  route 14.434ns (75.220%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.770    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.894 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.389    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.513 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.973    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.097 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.557    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.681 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.244    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.368 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.817    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.941 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.465    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.589 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.038    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.162 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.162    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.747ns (24.739%)  route 14.441ns (75.261%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.943    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.067 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.516    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.640 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.161    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.285 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.769    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.893 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.388    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.512 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.972    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.096 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.556    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.680 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.243    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.367 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.816    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.464    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.588 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.037    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.161 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.161    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 f  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.183ns  (logic 4.749ns (24.756%)  route 14.434ns (75.244%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    13.938    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.062 r  id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    14.511    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.635 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.156    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.280 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.764    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.888 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.383    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.967    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.091 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.551    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.675 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.238    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.811    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.935 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.459    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.583 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.032    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.156 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.156    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9359, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  0.810    




