<?xml version="1.0" encoding="UTF-8"?>
<xd:design xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections" cf:name="top">
  <cf:model cf:cpu="cortex_a9" cf:partition="0" cf:prefix="p_0_" cf:name="top" xd:type="design">
  <cf:block cf:name="hwblk_MLP">
    <cf:port cf:name="cmd_MLP" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="image_r" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="l1_w" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="l1_b" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="l2_w" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="l2_b" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="out_r" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:block cf:name="swblk_MLP">
    <cf:port cf:name="cmd_MLP" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="image_r" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="l1_w" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="l1_b" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="l2_w" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="l2_b" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="out_r" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:comp cf:name="bare" xd:componentRef="bare" xd:clockId="0"/>
  <cf:comp cf:name="dm_0" xd:componentRef="axi_dma"/>
  <cf:comp cf:name="dm_1" xd:componentRef="axi_dma"/>
  <cf:comp cf:name="dm_2" xd:componentRef="axi_dma"/>
  <cf:comp cf:name="dm_3" xd:componentRef="axi_dma"/>
  <cf:comp cf:name="dm_4" xd:componentRef="axi_dma"/>
  <cf:comp cf:name="dm_5" xd:componentRef="axi_dma"/>
  <cf:comp cf:name="MLP_1" xd:componentRef="MLP" xd:clockId="0"/>
  <cf:instance cf:name="hwinst_MLP_1" cf:blockName="hwblk_MLP" cf:compName="MLP_1">
    <cf:portMap cf:blockPort="cmd_MLP" cf:compPort="ap_ctrl" xd:register="0x8"/>
    <cf:portMap cf:blockPort="image_r" cf:compPort="image_r" xd:paddedWidth="8"/>
    <cf:portMap cf:blockPort="l1_w" cf:compPort="l1_w" xd:paddedWidth="8"/>
    <cf:portMap cf:blockPort="l1_b" cf:compPort="l1_b" xd:paddedWidth="8"/>
    <cf:portMap cf:blockPort="l2_w" cf:compPort="l2_w" xd:paddedWidth="8"/>
    <cf:portMap cf:blockPort="l2_b" cf:compPort="l2_b" xd:paddedWidth="8"/>
    <cf:portMap cf:blockPort="out_r" cf:compPort="out_r" xd:paddedWidth="8"/>
  </cf:instance>
  <cf:instance cf:name="swinst_MLP_1" cf:blockName="swblk_MLP" cf:compName="bare">
    <cf:portMap cf:blockPort="cmd_MLP" cf:compPort="ps7_0_M_AXI_GP0"/>
    <cf:portMap cf:blockPort="image_r" cf:compPort="ps7_0_S_AXI_ACP" cf:sptag="ACP"/>
    <cf:portMap cf:blockPort="l1_w" cf:compPort="ps7_0_S_AXI_ACP" cf:sptag="ACP"/>
    <cf:portMap cf:blockPort="l1_b" cf:compPort="ps7_0_S_AXI_ACP" cf:sptag="ACP"/>
    <cf:portMap cf:blockPort="l2_w" cf:compPort="ps7_0_S_AXI_ACP" cf:sptag="ACP"/>
    <cf:portMap cf:blockPort="l2_b" cf:compPort="ps7_0_S_AXI_ACP" cf:sptag="ACP"/>
    <cf:portMap cf:blockPort="out_r" cf:compPort="ps7_0_S_AXI_ACP" cf:sptag="ACP"/>
  </cf:instance>
  <cf:connection cf:srcInst="swinst_MLP_1" cf:srcPort="cmd_MLP" cf:dstInst="hwinst_MLP_1" cf:dstPort="cmd_MLP">
    <cf:dataMover cf:compName="bare" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_MLP_1" cf:srcPort="image_r" cf:dstInst="hwinst_MLP_1" cf:dstPort="image_r">
    <cf:dataMover cf:compName="dm_0" cf:softwareLib="axi_dma_simple"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_MLP_1" cf:srcPort="l1_w" cf:dstInst="hwinst_MLP_1" cf:dstPort="l1_w">
    <cf:dataMover cf:compName="dm_1" cf:softwareLib="axi_dma_simple"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_MLP_1" cf:srcPort="l1_b" cf:dstInst="hwinst_MLP_1" cf:dstPort="l1_b">
    <cf:dataMover cf:compName="dm_2" cf:softwareLib="axi_dma_simple"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_MLP_1" cf:srcPort="l2_w" cf:dstInst="hwinst_MLP_1" cf:dstPort="l2_w">
    <cf:dataMover cf:compName="dm_3" cf:softwareLib="axi_dma_simple"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_MLP_1" cf:srcPort="l2_b" cf:dstInst="hwinst_MLP_1" cf:dstPort="l2_b">
    <cf:dataMover cf:compName="dm_4" cf:softwareLib="axi_dma_simple"/>
  </cf:connection>
  <cf:connection cf:srcInst="hwinst_MLP_1" cf:srcPort="out_r" cf:dstInst="swinst_MLP_1" cf:dstPort="out_r">
    <cf:dataMover cf:compName="dm_5" cf:softwareLib="axi_dma_simple"/>
  </cf:connection>
</cf:model>
  <xd:repository>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="SDx_Monitor_AXI_Stream" xd:version="1.0">
        <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="axi_lite_clk" xd:resetRef=""/>
        <xd:busInterface xd:name="MON_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="mon_clk" xd:resetRef="mon_resetn"/>
        <xd:busInterface xd:name="mon_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="mon_clk" xd:library="signal" xd:port="mon_resetn"/>
        <xd:busInterface xd:name="mon_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="mon_clk"/>
        <xd:busInterface xd:name="trace_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="trace_clk"/>
        <xd:busInterface xd:name="trace_rst" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="trace_clk" xd:library="signal" xd:port="trace_rst"/>
        <xd:busInterface xd:name="axi_lite_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="axi_lite_clk"/>
        <xd:busInterface xd:name="axi_lite_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="axi_lite_clk" xd:library="signal" xd:port="axi_lite_resetn"/>
        <xd:busInterface xd:name="TRACE_OUT" xd:busTypeRef="sdsoc_trace" xd:mode="master" xd:clockPort="trace_clk"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="axi_fifo_mm_s" xd:version="4.2" xd:type="datamover">
        <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:regionSize="0x1000" xd:dataWidth="32" xd:clockRef="s_axi_aclk" xd:resetRef="s_axi_aresetn"/>
        <xd:busInterface xd:name="AXI_STR_TXD" xd:busTypeRef="axis" xd:mode="master" xd:hasTlast="true" xd:direction="out" xd:clockRef="s_axi_aclk" xd:resetRef="mm2s_prmry_reset_out_n"/>
        <xd:busInterface xd:name="AXI_STR_RXD" xd:busTypeRef="axis" xd:mode="slave" xd:hasTlast="true" xd:direction="in" xd:clockRef="s_axi_aclk" xd:resetRef="s2mm_prmry_reset_out_n"/>
        <xd:busInterface xd:name="s_axi_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="s_axi_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="mm2s_prmry_reset_out_n" xd:busTypeRef="reset" xd:mode="master" xd:direction="out" xd:library="signal"/>
        <xd:busInterface xd:name="s2mm_prmry_reset_out_n" xd:busTypeRef="reset" xd:mode="master" xd:direction="out" xd:library="signal"/>
        <xd:busInterface xd:name="interrupt" xd:busTypeRef="interrupt" xd:mode="master" xd:direction="out" xd:library="signal"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="Trace_Monitor_Sim" xd:version="3.0">
        <xd:busInterface xd:name="trace_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="trace_resetn"/>
        <xd:busInterface xd:name="axi_lite_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="axi_lite_clk" xd:library="signal" xd:port="axi_lite_resetn"/>
        <xd:busInterface xd:name="trace_rstn" xd:busTypeRef="reset" xd:mode="master" xd:direction="out" xd:library="signal" xd:port="trace_rstn"/>
        <xd:busInterface xd:name="trace_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="trace_clk"/>
        <xd:busInterface xd:name="axi_lite_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="axi_lite_clk"/>
        <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="axi_lite_clk" xd:resetRef="axi_lite_resetn"/>
        <xd:busInterface xd:name="TRACE_0" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_1" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_2" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_3" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_4" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_5" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_6" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_7" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_8" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_9" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_10" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_11" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_12" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_13" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_14" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_15" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_16" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_17" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_18" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_19" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_20" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_21" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_22" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_23" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_24" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_25" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_26" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_27" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_28" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_29" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_30" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_31" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_32" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_33" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_34" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_35" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_36" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_37" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_38" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_39" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_40" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_41" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_42" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_43" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_44" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_45" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_46" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_47" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_48" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_49" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_50" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_51" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_52" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_53" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_54" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_55" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_56" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_57" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_58" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_59" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_60" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_61" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_62" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="Trace_Monitor_ScatterGather_Counter" xd:version="1.0">
        <xd:busInterface xd:name="DMA_AXI_S_LITE" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="axi_lite_clk" xd:resetRef="resetn"/>
        <xd:busInterface xd:name="resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="axi_lite_clk" xd:library="signal" xd:port="resetn"/>
        <xd:busInterface xd:name="DMA_M_AXI_MM2S" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="" xd:resetRef=""/>
        <xd:busInterface xd:name="DMA_M_AXI_S2MM" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="" xd:resetRef=""/>
        <xd:busInterface xd:name="DMA_M_AXI_SG" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="" xd:resetRef=""/>
        <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="axi_lite_clk" xd:resetRef="resetn"/>
        <xd:busInterface xd:name="TRACE_OUT" xd:busTypeRef="sdsoc_trace" xd:mode="master"/>
        <xd:busInterface xd:name="axi_lite_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="axi_lite_clk"/>
        <xd:busInterface xd:name="axi_sg_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="axi_sg_clk"/>
        <xd:busInterface xd:name="axi_mm2s_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="axi_mm2s_clk"/>
        <xd:busInterface xd:name="axi_s2mm_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="axi_s2mm_clk"/>
        <xd:busInterface xd:name="trace_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="trace_clk"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="sdx_memory_subsystem" xd:version="1.0" xd:type="interconnect">
        <xd:busInterface xd:name="DDR4_MEM0" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="DDR4_MEM1" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="DDR4_MEM2" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="DDR4_MEM3" xd:busTypeRef="aximm" xd:mode="slave"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="axi_dma" xd:version="7.1" xd:type="datamover">
        <xd:busInterface xd:name="S_AXI_LITE" xd:busTypeRef="aximm" xd:mode="slave" xd:regionSize="0x10000" xd:clockRef="s_axi_lite_aclk" xd:resetRef="axi_resetn"/>
        <xd:busInterface xd:name="M_AXI_SG" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="m_axi_sg_aclk"/>
        <xd:busInterface xd:name="M_AXI_MM2S" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="m_axi_mm2s_aclk"/>
        <xd:busInterface xd:name="M_AXI_S2MM" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="m_axi_s2mm_aclk"/>
        <xd:busInterface xd:name="M_AXIS_MM2S" xd:busTypeRef="axis" xd:mode="master" xd:hasTlast="true" xd:direction="out"/>
        <xd:busInterface xd:name="S_AXIS_S2MM" xd:busTypeRef="axis" xd:mode="slave" xd:hasTlast="true" xd:direction="in"/>
        <xd:busInterface xd:name="M_AXIS_CNTRL" xd:busTypeRef="axis" xd:mode="master" xd:hasTlast="true" xd:direction="out"/>
        <xd:busInterface xd:name="S_AXIS_STS" xd:busTypeRef="axis" xd:mode="slave" xd:hasTlast="true" xd:direction="in"/>
        <xd:busInterface xd:name="axi_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="mm2s_introut" xd:busTypeRef="interrupt" xd:mode="master" xd:direction="out" xd:library="signal"/>
        <xd:busInterface xd:name="s2mm_introut" xd:busTypeRef="interrupt" xd:mode="master" xd:direction="out" xd:library="signal"/>
        <xd:resourceEstimates xd:type="axi_dma_sg" xd:channel="1:1" xd:axi_width="64" xd:channel_width="64:64" xd:LUT="4207" xd:FF="5598" xd:BRAM="8" xd:DSP="0"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="axis_ic2sgdma" xd:version="1.0">
        <xd:busInterface xd:name="clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="clk"/>
        <xd:busInterface xd:name="M_AXIS_DATA" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:hasTlast="true" xd:clockRef="clk" xd:resetRef="arstn"/>
        <xd:busInterface xd:name="S_AXIS_DATA" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="clk" xd:resetRef="arstn"/>
        <xd:busInterface xd:name="M_AXIS_STATUS" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:hasTlast="true" xd:clockRef="clk" xd:resetRef="arstn"/>
        <xd:busInterface xd:name="arstn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="arstn"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="xlslice" xd:version="1.0">
    <xd:port xd:name="Din" xd:direction="in"/>
    <xd:port xd:name="Dout" xd:direction="out"/>
  </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="sgdma2axis_ic" xd:version="1.0">
        <xd:busInterface xd:name="clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="clk"/>
        <xd:busInterface xd:name="S_AXIS_DATA" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="clk" xd:resetRef="arstn"/>
        <xd:busInterface xd:name="S_AXIS_CTRL" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="clk" xd:resetRef="arstn"/>
        <xd:busInterface xd:name="M_AXIS_DATA" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:hasTlast="true" xd:clockRef="clk" xd:resetRef="arstn"/>
        <xd:busInterface xd:name="arstn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="arstn"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="mdm" xd:version="3.2">
        <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="S_AXI_ACLK" xd:resetRef="S_AXI_ARESETN"/>
        <xd:busInterface xd:name="M_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:dataWidth="32" xd:clockRef="M_AXI_ACLK" xd:resetRef="M_AXI_ARESETN"/>
        <xd:busInterface xd:name="LMB_0" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_1" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_2" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_3" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_4" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_5" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_6" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_7" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_8" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_9" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_10" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_11" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_12" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_13" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_14" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_15" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_16" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_17" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_18" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_19" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_20" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_21" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_22" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_23" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_24" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_25" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_26" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_27" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_28" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_29" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_30" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="LMB_31" xd:busTypeRef="lmb" xd:mode="master" xd:clockPort="M_AXI_ACLK"/>
        <xd:busInterface xd:name="M_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:clockRef="M_AXIS_ACLK" xd:resetRef="M_AXIS_ARESETN"/>
        <xd:busInterface xd:name="TRACE" xd:busTypeRef="zynq_trace" xd:mode="master" xd:dataWidth="32"/>
        <xd:busInterface xd:name="S_AXI_ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="S_AXI_ACLK"/>
        <xd:busInterface xd:name="S_AXI_ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="S_AXI_ARESETN"/>
        <xd:busInterface xd:name="M_AXI_ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="M_AXI_ACLK"/>
        <xd:busInterface xd:name="M_AXI_ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="M_AXI_ARESETN"/>
        <xd:busInterface xd:name="M_AXIS_ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="M_AXIS_ACLK"/>
        <xd:busInterface xd:name="M_AXIS_ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="M_AXIS_ARESETN"/>
        <xd:busInterface xd:name="Debug_SYS_Rst" xd:busTypeRef="reset" xd:mode="master" xd:direction="out" xd:library="signal" xd:port="Debug_SYS_Rst"/>
        <xd:busInterface xd:name="MBDEBUG_0" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_1" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_2" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_3" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_4" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_5" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_6" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_7" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_8" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_9" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_10" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_11" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_12" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_13" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_14" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_15" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_16" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_17" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_18" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_19" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_20" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_21" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_22" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_23" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_24" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_25" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_26" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_27" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_28" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_29" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_30" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="MBDEBUG_31" xd:busTypeRef="mbdebug" xd:mode="master"/>
        <xd:busInterface xd:name="XMTC" xd:busTypeRef="bscan" xd:mode="master"/>
        <xd:busInterface xd:name="INTERRUPT" xd:busTypeRef="interrupt" xd:mode="master" xd:direction="out" xd:library="signal" xd:port="Interrupt"/>
        <xd:busInterface xd:name="TRIG_IN_0" xd:busTypeRef="trigger" xd:mode="slave"/>
        <xd:busInterface xd:name="TRIG_OUT_0" xd:busTypeRef="trigger" xd:mode="master"/>
        <xd:busInterface xd:name="TRIG_IN_1" xd:busTypeRef="trigger" xd:mode="slave"/>
        <xd:busInterface xd:name="TRIG_OUT_1" xd:busTypeRef="trigger" xd:mode="master"/>
        <xd:busInterface xd:name="TRIG_IN_2" xd:busTypeRef="trigger" xd:mode="slave"/>
        <xd:busInterface xd:name="TRIG_OUT_2" xd:busTypeRef="trigger" xd:mode="master"/>
        <xd:busInterface xd:name="TRIG_IN_3" xd:busTypeRef="trigger" xd:mode="slave"/>
        <xd:busInterface xd:name="TRIG_OUT_3" xd:busTypeRef="trigger" xd:mode="master"/>
        <xd:port xd:name="Config_Reset" xd:direction="in"/>
        <xd:port xd:name="Scan_Reset" xd:direction="in"/>
        <xd:port xd:name="Scan_Reset_Sel" xd:direction="in"/>
        <xd:port xd:name="Ext_BRK" xd:direction="out"/>
        <xd:port xd:name="Ext_NM_BRK" xd:direction="out"/>
        <xd:port xd:name="bscan_ext_tdi" xd:direction="in"/>
        <xd:port xd:name="bscan_ext_reset" xd:direction="in"/>
        <xd:port xd:name="bscan_ext_shift" xd:direction="in"/>
        <xd:port xd:name="bscan_ext_update" xd:direction="in"/>
        <xd:port xd:name="bscan_ext_capture" xd:direction="in"/>
        <xd:port xd:name="bscan_ext_sel" xd:direction="in"/>
        <xd:port xd:name="bscan_ext_drck" xd:direction="in"/>
        <xd:port xd:name="bscan_ext_tdo" xd:direction="out"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="xlconcat" xd:version="2.1">
    <xd:parameter xd:name="NUM_PORTS" xd:value="number(count($designComponent/xd:connection/xd:port[@xd:instanceRef=$instance and starts-with(@xd:name, 'In')]))" xd:isValid="'TRUE'"/>
    <xd:port xd:name="In0" xd:direction="in"/>
    <xd:port xd:name="In1" xd:direction="in"/>
    <xd:port xd:name="In2" xd:direction="in"/>
    <xd:port xd:name="In3" xd:direction="in"/>
    <xd:port xd:name="In4" xd:direction="in"/>
    <xd:port xd:name="In5" xd:direction="in"/>
    <xd:port xd:name="In6" xd:direction="in"/>
    <xd:port xd:name="In7" xd:direction="in"/>
    <xd:port xd:name="In8" xd:direction="in"/>
    <xd:port xd:name="In9" xd:direction="in"/>
    <xd:port xd:name="In10" xd:direction="in"/>
    <xd:port xd:name="In11" xd:direction="in"/>
    <xd:port xd:name="In12" xd:direction="in"/>
    <xd:port xd:name="In13" xd:direction="in"/>
    <xd:port xd:name="In14" xd:direction="in"/>
    <xd:port xd:name="In15" xd:direction="in"/>
    <xd:port xd:name="dout" xd:direction="out"/>
  </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="xlconstant" xd:version="1.1">
        <xd:port xd:name="dout" xd:direction="out" xd:size="1"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="smartconnect" xd:version="1.0" xd:type="interconnect">
        <xd:busInterface xd:name="M00_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M01_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M02_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M03_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M04_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M05_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M06_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M07_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M08_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M09_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M10_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M11_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M12_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M13_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M14_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        <xd:busInterface xd:name="M15_AXI" xd:busTypeRef="aximm" xd:mode="master"/>
        
        <xd:busInterface xd:name="S00_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S01_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S02_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S03_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S04_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S05_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S06_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S07_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S08_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S09_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S10_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S11_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S12_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S13_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S14_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="S15_AXI" xd:busTypeRef="aximm" xd:mode="slave"/>
        
        <xd:busInterface xd:name="aclk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk0" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk1" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk2" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk3" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk4" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk5" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk6" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk7" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk8" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk9" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk10" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk11" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk12" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk13" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk14" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk15" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk16" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk17" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk18" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk19" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk20" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk21" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk22" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk23" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk24" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk25" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk26" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk27" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk28" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk29" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk30" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk31" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aclk32" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal"/>

        <xd:port xd:name="S00_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S00_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S01_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S01_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S02_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S02_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S03_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S03_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S04_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S04_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S05_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S05_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S06_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S06_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S07_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S07_AXI_awcache" xd:direction="in" xd:size="1"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="system_cache" xd:version="4.0">
        <xd:busInterface xd:name="ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ACLK"/>
        <xd:busInterface xd:name="ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ARESETN"/>
        <xd:busInterface xd:name="S0_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S1_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S2_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S3_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S4_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S5_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S6_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S7_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S8_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S9_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S10_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S11_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S12_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S13_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S14_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S15_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S0_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S1_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S2_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S3_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S4_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S5_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S6_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S7_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S8_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S9_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S10_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S11_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S12_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S13_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S14_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S15_ACE" xd:busTypeRef="acemm" xd:mode="slave" xd:clockPort="ACLK"/>
        <xd:busInterface xd:name="S0_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S1_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S2_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S3_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S4_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S5_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S6_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S7_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S8_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S9_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S10_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S11_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S12_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S13_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S14_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S15_AXI_GEN" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="S_AXI_CTRL" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="M0_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="M1_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="M2_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="M3_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:dataWidth="32" xd:clockRef="ACLK" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="M0_ACE" xd:busTypeRef="acemm" xd:mode="master" xd:clockPort="ACLK"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="Monitor_AXI_Master" xd:version="1.0">
        <xd:busInterface xd:name="trace_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="trace_clk"/>
        <xd:busInterface xd:name="trace_rst" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="trace_clk" xd:library="signal" xd:port="trace_rst"/>
        <xd:busInterface xd:name="mon_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="mon_clk"/>
        <xd:busInterface xd:name="mon_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="mon_clk" xd:library="signal" xd:port="mon_resetn"/>
        <xd:busInterface xd:name="MON_M_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="mon_clk" xd:resetRef=""/>
        <xd:busInterface xd:name="MON_AP_CTRL" xd:busTypeRef="acc_handshake" xd:mode="slave" xd:direction="in"/>
        <xd:busInterface xd:name="TRACE_OUT_0" xd:busTypeRef="sdsoc_trace" xd:mode="master"/>
        <xd:busInterface xd:name="TRACE_OUT_1" xd:busTypeRef="sdsoc_trace" xd:mode="master"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="axi_interconnect" xd:version="2.1" xd:type="interconnect">
        <xd:busInterface xd:name="M00_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M00_ACLK" xd:resetRef="M00_ARESETN"/>
        <xd:busInterface xd:name="M01_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M01_ACLK" xd:resetRef="M01_ARESETN"/>
        <xd:busInterface xd:name="M02_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M02_ACLK" xd:resetRef="M02_ARESETN"/>
        <xd:busInterface xd:name="M03_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M03_ACLK" xd:resetRef="M03_ARESETN"/>
        <xd:busInterface xd:name="M04_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M04_ACLK" xd:resetRef="M04_ARESETN"/>
        <xd:busInterface xd:name="M05_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M05_ACLK" xd:resetRef="M05_ARESETN"/>
        <xd:busInterface xd:name="M06_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M06_ACLK" xd:resetRef="M06_ARESETN"/>
        <xd:busInterface xd:name="M07_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M07_ACLK" xd:resetRef="M07_ARESETN"/>
        <xd:busInterface xd:name="M08_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M08_ACLK" xd:resetRef="M08_ARESETN"/>
        <xd:busInterface xd:name="M09_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M09_ACLK" xd:resetRef="M09_ARESETN"/>
        <xd:busInterface xd:name="M10_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M10_ACLK" xd:resetRef="M10_ARESETN"/>
        <xd:busInterface xd:name="M11_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M11_ACLK" xd:resetRef="M11_ARESETN"/>
        <xd:busInterface xd:name="M12_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M12_ACLK" xd:resetRef="M12_ARESETN"/>
        <xd:busInterface xd:name="M13_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M13_ACLK" xd:resetRef="M13_ARESETN"/>
        <xd:busInterface xd:name="M14_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M14_ACLK" xd:resetRef="M14_ARESETN"/>
        <xd:busInterface xd:name="M15_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M15_ACLK" xd:resetRef="M15_ARESETN"/>
        <xd:busInterface xd:name="M16_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M16_ACLK" xd:resetRef="M16_ARESETN"/>
        <xd:busInterface xd:name="M17_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M17_ACLK" xd:resetRef="M17_ARESETN"/>
        <xd:busInterface xd:name="M18_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M18_ACLK" xd:resetRef="M18_ARESETN"/>
        <xd:busInterface xd:name="M19_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M19_ACLK" xd:resetRef="M19_ARESETN"/>
        <xd:busInterface xd:name="M20_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M20_ACLK" xd:resetRef="M20_ARESETN"/>
        <xd:busInterface xd:name="M21_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M21_ACLK" xd:resetRef="M21_ARESETN"/>
        <xd:busInterface xd:name="M22_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M22_ACLK" xd:resetRef="M22_ARESETN"/>
        <xd:busInterface xd:name="M23_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M23_ACLK" xd:resetRef="M23_ARESETN"/>
        <xd:busInterface xd:name="M24_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M24_ACLK" xd:resetRef="M24_ARESETN"/>
        <xd:busInterface xd:name="M25_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M25_ACLK" xd:resetRef="M25_ARESETN"/>
        <xd:busInterface xd:name="M26_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M26_ACLK" xd:resetRef="M26_ARESETN"/>
        <xd:busInterface xd:name="M27_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M27_ACLK" xd:resetRef="M27_ARESETN"/>
        <xd:busInterface xd:name="M28_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M28_ACLK" xd:resetRef="M28_ARESETN"/>
        <xd:busInterface xd:name="M29_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M29_ACLK" xd:resetRef="M29_ARESETN"/>
        <xd:busInterface xd:name="M30_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M30_ACLK" xd:resetRef="M30_ARESETN"/>
        <xd:busInterface xd:name="M31_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M31_ACLK" xd:resetRef="M31_ARESETN"/>
        <xd:busInterface xd:name="M32_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M32_ACLK" xd:resetRef="M32_ARESETN"/>
        <xd:busInterface xd:name="M33_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M33_ACLK" xd:resetRef="M33_ARESETN"/>
        <xd:busInterface xd:name="M34_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M34_ACLK" xd:resetRef="M34_ARESETN"/>
        <xd:busInterface xd:name="M35_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M35_ACLK" xd:resetRef="M35_ARESETN"/>
        <xd:busInterface xd:name="M36_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M36_ACLK" xd:resetRef="M36_ARESETN"/>
        <xd:busInterface xd:name="M37_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M37_ACLK" xd:resetRef="M37_ARESETN"/>
        <xd:busInterface xd:name="M38_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M38_ACLK" xd:resetRef="M38_ARESETN"/>
        <xd:busInterface xd:name="M39_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M39_ACLK" xd:resetRef="M39_ARESETN"/>
        <xd:busInterface xd:name="M40_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M40_ACLK" xd:resetRef="M40_ARESETN"/>
        <xd:busInterface xd:name="M41_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M41_ACLK" xd:resetRef="M41_ARESETN"/>
        <xd:busInterface xd:name="M42_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M42_ACLK" xd:resetRef="M42_ARESETN"/>
        <xd:busInterface xd:name="M43_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M43_ACLK" xd:resetRef="M43_ARESETN"/>
        <xd:busInterface xd:name="M44_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M44_ACLK" xd:resetRef="M44_ARESETN"/>
        <xd:busInterface xd:name="M45_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M45_ACLK" xd:resetRef="M45_ARESETN"/>
        <xd:busInterface xd:name="M46_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M46_ACLK" xd:resetRef="M46_ARESETN"/>
        <xd:busInterface xd:name="M47_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M47_ACLK" xd:resetRef="M47_ARESETN"/>
        <xd:busInterface xd:name="M48_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M48_ACLK" xd:resetRef="M48_ARESETN"/>
        <xd:busInterface xd:name="M49_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M49_ACLK" xd:resetRef="M49_ARESETN"/>
        <xd:busInterface xd:name="M50_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M50_ACLK" xd:resetRef="M50_ARESETN"/>
        <xd:busInterface xd:name="M51_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M51_ACLK" xd:resetRef="M51_ARESETN"/>
        <xd:busInterface xd:name="M52_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M52_ACLK" xd:resetRef="M52_ARESETN"/>
        <xd:busInterface xd:name="M53_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M53_ACLK" xd:resetRef="M53_ARESETN"/>
        <xd:busInterface xd:name="M54_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M54_ACLK" xd:resetRef="M54_ARESETN"/>
        <xd:busInterface xd:name="M55_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M55_ACLK" xd:resetRef="M55_ARESETN"/>
        <xd:busInterface xd:name="M56_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M56_ACLK" xd:resetRef="M56_ARESETN"/>
        <xd:busInterface xd:name="M57_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M57_ACLK" xd:resetRef="M57_ARESETN"/>
        <xd:busInterface xd:name="M58_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M58_ACLK" xd:resetRef="M58_ARESETN"/>
        <xd:busInterface xd:name="M59_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M59_ACLK" xd:resetRef="M59_ARESETN"/>
        <xd:busInterface xd:name="M60_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M60_ACLK" xd:resetRef="M60_ARESETN"/>
        <xd:busInterface xd:name="M61_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M61_ACLK" xd:resetRef="M61_ARESETN"/>
        <xd:busInterface xd:name="M62_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M62_ACLK" xd:resetRef="M62_ARESETN"/>
        <xd:busInterface xd:name="M63_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="M63_ACLK" xd:resetRef="M63_ARESETN"/>
        
        <xd:busInterface xd:name="S00_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S00_ACLK" xd:resetRef="S00_ARESETN"/>
        <xd:busInterface xd:name="S01_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S01_ACLK" xd:resetRef="S01_ARESETN"/>
        <xd:busInterface xd:name="S02_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S02_ACLK" xd:resetRef="S02_ARESETN"/>
        <xd:busInterface xd:name="S03_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S03_ACLK" xd:resetRef="S03_ARESETN"/>
        <xd:busInterface xd:name="S04_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S04_ACLK" xd:resetRef="S04_ARESETN"/>
        <xd:busInterface xd:name="S05_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S05_ACLK" xd:resetRef="S05_ARESETN"/>
        <xd:busInterface xd:name="S06_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S06_ACLK" xd:resetRef="S06_ARESETN"/>
        <xd:busInterface xd:name="S07_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S07_ACLK" xd:resetRef="S07_ARESETN"/>
        <xd:busInterface xd:name="S08_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S08_ACLK" xd:resetRef="S08_ARESETN"/>
        <xd:busInterface xd:name="S09_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S09_ACLK" xd:resetRef="S09_ARESETN"/>
        <xd:busInterface xd:name="S10_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S10_ACLK" xd:resetRef="S10_ARESETN"/>
        <xd:busInterface xd:name="S11_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S11_ACLK" xd:resetRef="S11_ARESETN"/>
        <xd:busInterface xd:name="S12_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S12_ACLK" xd:resetRef="S12_ARESETN"/>
        <xd:busInterface xd:name="S13_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S13_ACLK" xd:resetRef="S13_ARESETN"/>
        <xd:busInterface xd:name="S14_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S14_ACLK" xd:resetRef="S14_ARESETN"/>
        <xd:busInterface xd:name="S15_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S15_ACLK" xd:resetRef="S15_ARESETN"/>
        <xd:busInterface xd:name="S16_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S16_ACLK" xd:resetRef="S16_ARESETN"/>
        <xd:busInterface xd:name="S17_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S17_ACLK" xd:resetRef="S17_ARESETN"/>
        <xd:busInterface xd:name="S18_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S18_ACLK" xd:resetRef="S18_ARESETN"/>
        <xd:busInterface xd:name="S19_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S19_ACLK" xd:resetRef="S19_ARESETN"/>
        <xd:busInterface xd:name="S20_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S20_ACLK" xd:resetRef="S20_ARESETN"/>
        <xd:busInterface xd:name="S21_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S21_ACLK" xd:resetRef="S21_ARESETN"/>
        <xd:busInterface xd:name="S22_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S22_ACLK" xd:resetRef="S22_ARESETN"/>
        <xd:busInterface xd:name="S23_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S23_ACLK" xd:resetRef="S23_ARESETN"/>
        <xd:busInterface xd:name="S24_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S24_ACLK" xd:resetRef="S24_ARESETN"/>
        <xd:busInterface xd:name="S25_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S25_ACLK" xd:resetRef="S25_ARESETN"/>
        <xd:busInterface xd:name="S26_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S26_ACLK" xd:resetRef="S26_ARESETN"/>
        <xd:busInterface xd:name="S27_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S27_ACLK" xd:resetRef="S27_ARESETN"/>
        <xd:busInterface xd:name="S28_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S28_ACLK" xd:resetRef="S28_ARESETN"/>
        <xd:busInterface xd:name="S29_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S29_ACLK" xd:resetRef="S29_ARESETN"/>
        <xd:busInterface xd:name="S30_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S30_ACLK" xd:resetRef="S30_ARESETN"/>
        <xd:busInterface xd:name="S31_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S31_ACLK" xd:resetRef="S31_ARESETN"/>
        <xd:busInterface xd:name="S32_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S32_ACLK" xd:resetRef="S32_ARESETN"/>
        <xd:busInterface xd:name="S33_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S33_ACLK" xd:resetRef="S33_ARESETN"/>
        <xd:busInterface xd:name="S34_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S34_ACLK" xd:resetRef="S34_ARESETN"/>
        <xd:busInterface xd:name="S35_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S35_ACLK" xd:resetRef="S35_ARESETN"/>
        <xd:busInterface xd:name="S36_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S36_ACLK" xd:resetRef="S36_ARESETN"/>
        <xd:busInterface xd:name="S37_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S37_ACLK" xd:resetRef="S37_ARESETN"/>
        <xd:busInterface xd:name="S38_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S38_ACLK" xd:resetRef="S38_ARESETN"/>
        <xd:busInterface xd:name="S39_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S39_ACLK" xd:resetRef="S39_ARESETN"/>
        <xd:busInterface xd:name="S40_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S40_ACLK" xd:resetRef="S40_ARESETN"/>
        <xd:busInterface xd:name="S41_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S41_ACLK" xd:resetRef="S41_ARESETN"/>
        <xd:busInterface xd:name="S42_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S42_ACLK" xd:resetRef="S42_ARESETN"/>
        <xd:busInterface xd:name="S43_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S43_ACLK" xd:resetRef="S43_ARESETN"/>
        <xd:busInterface xd:name="S44_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S44_ACLK" xd:resetRef="S44_ARESETN"/>
        <xd:busInterface xd:name="S45_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S45_ACLK" xd:resetRef="S45_ARESETN"/>
        <xd:busInterface xd:name="S46_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S46_ACLK" xd:resetRef="S46_ARESETN"/>
        <xd:busInterface xd:name="S47_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S47_ACLK" xd:resetRef="S47_ARESETN"/>
        <xd:busInterface xd:name="S48_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S48_ACLK" xd:resetRef="S48_ARESETN"/>
        <xd:busInterface xd:name="S49_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S49_ACLK" xd:resetRef="S49_ARESETN"/>
        <xd:busInterface xd:name="S50_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S50_ACLK" xd:resetRef="S50_ARESETN"/>
        <xd:busInterface xd:name="S51_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S51_ACLK" xd:resetRef="S51_ARESETN"/>
        <xd:busInterface xd:name="S52_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S52_ACLK" xd:resetRef="S52_ARESETN"/>
        <xd:busInterface xd:name="S53_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S53_ACLK" xd:resetRef="S53_ARESETN"/>
        <xd:busInterface xd:name="S54_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S54_ACLK" xd:resetRef="S54_ARESETN"/>
        <xd:busInterface xd:name="S55_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S55_ACLK" xd:resetRef="S55_ARESETN"/>
        <xd:busInterface xd:name="S56_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S56_ACLK" xd:resetRef="S56_ARESETN"/>
        <xd:busInterface xd:name="S57_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S57_ACLK" xd:resetRef="S57_ARESETN"/>
        <xd:busInterface xd:name="S58_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S58_ACLK" xd:resetRef="S58_ARESETN"/>
        <xd:busInterface xd:name="S59_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S59_ACLK" xd:resetRef="S59_ARESETN"/>
        <xd:busInterface xd:name="S60_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S60_ACLK" xd:resetRef="S60_ARESETN"/>
        <xd:busInterface xd:name="S61_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S61_ACLK" xd:resetRef="S61_ARESETN"/>
        <xd:busInterface xd:name="S62_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S62_ACLK" xd:resetRef="S62_ARESETN"/>
        <xd:busInterface xd:name="S63_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S63_ACLK" xd:resetRef="S63_ARESETN"/>
        <xd:busInterface xd:name="S64_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S64_ACLK" xd:resetRef="S64_ARESETN"/>
        <xd:busInterface xd:name="S65_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S65_ACLK" xd:resetRef="S65_ARESETN"/>
        <xd:busInterface xd:name="S66_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S66_ACLK" xd:resetRef="S66_ARESETN"/>
        <xd:busInterface xd:name="S67_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S67_ACLK" xd:resetRef="S67_ARESETN"/>
        <xd:busInterface xd:name="S68_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S68_ACLK" xd:resetRef="S68_ARESETN"/>
        <xd:busInterface xd:name="S69_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S69_ACLK" xd:resetRef="S69_ARESETN"/>
        <xd:busInterface xd:name="S70_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S70_ACLK" xd:resetRef="S70_ARESETN"/>
        <xd:busInterface xd:name="S71_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S71_ACLK" xd:resetRef="S71_ARESETN"/>
        <xd:busInterface xd:name="S72_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S72_ACLK" xd:resetRef="S72_ARESETN"/>
        <xd:busInterface xd:name="S73_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S73_ACLK" xd:resetRef="S73_ARESETN"/>
        <xd:busInterface xd:name="S74_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S74_ACLK" xd:resetRef="S74_ARESETN"/>
        <xd:busInterface xd:name="S75_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S75_ACLK" xd:resetRef="S75_ARESETN"/>
        <xd:busInterface xd:name="S76_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S76_ACLK" xd:resetRef="S76_ARESETN"/>
        <xd:busInterface xd:name="S77_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S77_ACLK" xd:resetRef="S77_ARESETN"/>
        <xd:busInterface xd:name="S78_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S78_ACLK" xd:resetRef="S78_ARESETN"/>
        <xd:busInterface xd:name="S79_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S79_ACLK" xd:resetRef="S79_ARESETN"/>
        <xd:busInterface xd:name="S80_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S80_ACLK" xd:resetRef="S80_ARESETN"/>
        <xd:busInterface xd:name="S81_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S81_ACLK" xd:resetRef="S81_ARESETN"/>
        <xd:busInterface xd:name="S82_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S82_ACLK" xd:resetRef="S82_ARESETN"/>
        <xd:busInterface xd:name="S83_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S83_ACLK" xd:resetRef="S83_ARESETN"/>
        <xd:busInterface xd:name="S84_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S84_ACLK" xd:resetRef="S84_ARESETN"/>
        <xd:busInterface xd:name="S85_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S85_ACLK" xd:resetRef="S85_ARESETN"/>
        <xd:busInterface xd:name="S86_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S86_ACLK" xd:resetRef="S86_ARESETN"/>
        <xd:busInterface xd:name="S87_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S87_ACLK" xd:resetRef="S87_ARESETN"/>
        <xd:busInterface xd:name="S88_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S88_ACLK" xd:resetRef="S88_ARESETN"/>
        <xd:busInterface xd:name="S89_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S89_ACLK" xd:resetRef="S89_ARESETN"/>
        <xd:busInterface xd:name="S90_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S90_ACLK" xd:resetRef="S90_ARESETN"/>
        <xd:busInterface xd:name="S91_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S91_ACLK" xd:resetRef="S91_ARESETN"/>
        <xd:busInterface xd:name="S92_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S92_ACLK" xd:resetRef="S92_ARESETN"/>
        <xd:busInterface xd:name="S93_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S93_ACLK" xd:resetRef="S93_ARESETN"/>
        <xd:busInterface xd:name="S94_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S94_ACLK" xd:resetRef="S94_ARESETN"/>
        <xd:busInterface xd:name="S95_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S95_ACLK" xd:resetRef="S95_ARESETN"/>
        <xd:busInterface xd:name="S96_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S96_ACLK" xd:resetRef="S96_ARESETN"/>
        <xd:busInterface xd:name="S97_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S97_ACLK" xd:resetRef="S97_ARESETN"/>
        <xd:busInterface xd:name="S98_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S98_ACLK" xd:resetRef="S98_ARESETN"/>
        <xd:busInterface xd:name="S99_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="S99_ACLK" xd:resetRef="S99_ARESETN"/>

        <xd:busInterface xd:name="ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
        <xd:busInterface xd:name="ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal"/>

        <xd:port xd:name="S00_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S00_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S01_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S01_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S02_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S02_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S03_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S03_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S04_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S04_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S05_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S05_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S06_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S06_AXI_awcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S07_AXI_arcache" xd:direction="in" xd:size="1"/>
        <xd:port xd:name="S07_AXI_awcache" xd:direction="in" xd:size="1"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="axis_data_fifo" xd:version="2.0">
        <xd:busInterface xd:name="S_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="S_CLKIF" xd:resetRef="S_RSTIF" xd:dataWidth="0"/>
        <xd:busInterface xd:name="M_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:hasTlast="true" xd:clockRef="M_CLKIF" xd:resetRef="S_RSTIF" xd:dataWidth="0"/>
        <xd:busInterface xd:name="S_RSTIF" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="s_axis_aresetn"/>
        <xd:busInterface xd:name="S_CLKIF" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="s_axis_aclk"/>
        <xd:busInterface xd:name="M_CLKIF" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="m_axis_aclk"/>
	<xd:port xd:name="axis_wr_data_count" xd:direction="out" xd:size="32"/>
	<xd:port xd:name="axis_rd_data_count" xd:direction="out" xd:size="32"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="adapter_v3_0" xd:version="1.0">
      <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="s_axi_aclk" xd:resetRef="s_axi_aresetn"/>
      <xd:busInterface xd:name="acc_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="acc_aclk"/>
      <xd:busInterface xd:name="acc_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="acc_aclk" xd:library="signal" xd:port="acc_aresetn"/>
      <xd:busInterface xd:name="s_axi_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="s_axi_aclk"/>
      <xd:busInterface xd:name="s_axi_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="s_axi_aresetn"/>
      <xd:busInterface xd:name="S_AXIS_FIFO_0" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="s_axis_fifo_0_aclk" xd:resetRef="s_axis_fifo_0_aresetn"/>
      <xd:busInterface xd:name="S_AXIS_FIFO_1" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="s_axis_fifo_1_aclk" xd:resetRef="s_axis_fifo_1_aresetn"/>
      <xd:busInterface xd:name="S_AXIS_FIFO_2" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="s_axis_fifo_2_aclk" xd:resetRef="s_axis_fifo_2_aresetn"/>
      <xd:busInterface xd:name="S_AXIS_FIFO_3" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="s_axis_fifo_3_aclk" xd:resetRef="s_axis_fifo_3_aresetn"/>
      <xd:busInterface xd:name="S_AXIS_FIFO_4" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="s_axis_fifo_4_aclk" xd:resetRef="s_axis_fifo_4_aresetn"/>
      <xd:busInterface xd:name="M_AXIS_FIFO_0" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:hasTlast="true" xd:clockRef="m_axis_fifo_0_aclk" xd:resetRef="m_axis_fifo_0_aresetn"/>
      <xd:busInterface xd:name="ap_ctrl" xd:busTypeRef="acc_handshake" xd:mode="master" xd:direction="out" xd:offset="0x8"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="Trace_Monitor_AXI_Stream" xd:version="3.0">
        <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="axi_lite_clk" xd:resetRef=""/>
        <xd:busInterface xd:name="MON_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="mon_clk" xd:resetRef="mon_resetn"/>
        <xd:busInterface xd:name="mon_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="mon_clk" xd:library="signal" xd:port="mon_resetn"/>
        <xd:busInterface xd:name="mon_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="mon_clk"/>
        <xd:busInterface xd:name="trace_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="trace_clk"/>
        <xd:busInterface xd:name="trace_rst" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="trace_clk" xd:library="signal" xd:port="trace_rst"/>
        <xd:busInterface xd:name="axi_lite_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="axi_lite_clk"/>
        <xd:busInterface xd:name="axi_lite_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="axi_lite_clk" xd:library="signal" xd:port="axi_lite_resetn"/>
        <xd:busInterface xd:name="TRACE_OUT" xd:busTypeRef="sdsoc_trace" xd:mode="master" xd:clockPort="trace_clk"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="axis_dwidth_converter" xd:version="1.1">
        <xd:busInterface xd:name="S_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:hasTlast="true" xd:direction="in"/>
        <xd:busInterface xd:name="M_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:hasTlast="true" xd:direction="out"/>
        <xd:busInterface xd:name="RSTIF" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="aresetn"/>
        <xd:busInterface xd:name="CLKIF" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="aclk"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="user" xd:name="mem_source" xd:version="1.0" xd:type="datamover">
        <xd:busInterface xd:name="stream" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:hasTlast="true" xd:clockRef="async_clk" xd:resetRef="async_reset_n"/>
        <xd:busInterface xd:name="memory" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="memory_clk" xd:resetRef="memory_reset_n"/>
        <xd:busInterface xd:name="reg_bus" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="reg_bus_clk" xd:resetRef="reg_bus_reset_n"/>
        <xd:busInterface xd:name="async_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="async_clk" xd:resetRef="async_reset_n"/>
        <xd:busInterface xd:name="memory_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="memory_clk" xd:resetRef="memory_reset_n"/>
        <xd:busInterface xd:name="reg_bus_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="reg_bus_clk" xd:resetRef="reg_bus_reset_n"/>
        <xd:busInterface xd:name="reg_bus_reset_n" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="reg_bus_reset_n" xd:activeLevel="low"/>
        <xd:busInterface xd:name="memory_reset_n" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="memory_reset_n" xd:activeLevel="low"/>
        <xd:busInterface xd:name="async_reset_n" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="async_reset_n" xd:activeLevel="low"/>
        <xd:port xd:name="irq_ap_ready" xd:direction="out" xd:busTypeRef="port" xd:mode="master"/>
        <xd:port xd:name="irq_ap_done" xd:direction="out" xd:busTypeRef="port" xd:mode="master"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="hbm_memory_subsystem" xd:version="1.0" xd:type="interconnect">
        <xd:busInterface xd:name="HBM_MEM00" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM01" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM02" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM03" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM04" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM05" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM06" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM07" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM08" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM09" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM10" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM11" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM12" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM13" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM14" xd:busTypeRef="aximm" xd:mode="slave"/>
        <xd:busInterface xd:name="HBM_MEM15" xd:busTypeRef="aximm" xd:mode="slave"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="sdx_accel_monitor" xd:version="1.1">
        <xd:busInterface xd:name="mon_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="mon_clk"/>
        <xd:busInterface xd:name="mon_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="mon_clk" xd:library="signal" xd:port="mon_resetn"/>
        <xd:busInterface xd:name="trace_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="trace_clk"/>
        <xd:busInterface xd:name="trace_rst" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="trace_clk" xd:library="signal" xd:port="trace_rst"/>
        <xd:busInterface xd:name="MON_AP_CTRL" xd:busTypeRef="acc_handshake" xd:mode="slave" xd:direction="in"/>
        <xd:busInterface xd:name="TRACE_OUT" xd:busTypeRef="sdsoc_trace" xd:mode="master" xd:clockPort="trace_clk"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="Trace_Monitor" xd:version="3.0">
        <xd:busInterface xd:name="trace_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="trace_clk" xd:library="signal" xd:port="trace_resetn"/>
        <xd:busInterface xd:name="axi_lite_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="axi_lite_clk" xd:library="signal" xd:port="axi_lite_resetn"/>
        <xd:busInterface xd:name="trace_rst" xd:busTypeRef="reset" xd:mode="master" xd:direction="out" xd:library="signal" xd:port="trace_rstn"/>
        <xd:busInterface xd:name="trace_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="trace_clk"/>
        <xd:busInterface xd:name="axi_lite_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="axi_lite_clk"/>
        <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="axi_lite_clk" xd:resetRef="axi_lite_resetn"/>
        <xd:busInterface xd:name="M_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:hasTlast="false" xd:clockRef="trace_clk" xd:resetRef="trace_resetn"/>
        <xd:busInterface xd:name="TRACE_0" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_1" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_2" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_3" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_4" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_5" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_6" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_7" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_8" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_9" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_10" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_11" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_12" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_13" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_14" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_15" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_16" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_17" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_18" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_19" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_20" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_21" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_22" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_23" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_24" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_25" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_26" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_27" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_28" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_29" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_30" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_31" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_32" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_33" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_34" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_35" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_36" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_37" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_38" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_39" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_40" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_41" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_42" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_43" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_44" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_45" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_46" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_47" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_48" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_49" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_50" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_51" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_52" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_53" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_54" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_55" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_56" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_57" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_58" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_59" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_60" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_61" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_62" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="user" xd:name="mem_sink" xd:version="1.0" xd:type="datamover">
        <xd:busInterface xd:name="stream" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="async_clk" xd:resetRef="async_reset_n"/>
        <xd:busInterface xd:name="memory" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="memory_clk" xd:resetRef="memory_reset_n"/>
        <xd:busInterface xd:name="reg_bus" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="reg_bus_clk" xd:resetRef="reg_bus_reset_n"/>
        <xd:busInterface xd:name="reg_bus_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="reg_bus_clk" xd:resetRef="reg_bus_reset_n"/>
        <xd:busInterface xd:name="reg_bus_reset_n" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="reg_bus_clk" xd:library="signal" xd:port="reg_bus_reset_n" xd:activeLevel="low"/>
        <xd:busInterface xd:name="memory_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="memory_clk" xd:resetRef="memory_reset_n"/>
        <xd:busInterface xd:name="memory_reset_n" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="memory_clk" xd:library="signal" xd:port="memory_reset_n" xd:activeLevel="low"/>
        <xd:busInterface xd:name="async_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="async_clk" xd:resetRef="async_reset_n"/>
        <xd:busInterface xd:name="async_reset_n" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="async_reset_n" xd:activeLevel="low"/>
        <xd:port xd:name="irq_ap_ready" xd:direction="out" xd:busTypeRef="port" xd:mode="master"/>
        <xd:port xd:name="irq_ap_done" xd:direction="out" xd:busTypeRef="port" xd:mode="master"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="Trace_Monitor_Accelerator" xd:version="3.0">
        <xd:busInterface xd:name="mon_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="mon_clk"/>
        <xd:busInterface xd:name="mon_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="mon_clk" xd:library="signal" xd:port="mon_resetn"/>
        <xd:busInterface xd:name="trace_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="trace_clk"/>
        <xd:busInterface xd:name="trace_rst" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="trace_clk" xd:library="signal" xd:port="trace_rst"/>
        <xd:busInterface xd:name="MON_AP_CTRL" xd:busTypeRef="acc_handshake" xd:mode="slave" xd:direction="in"/>
        <xd:busInterface xd:name="TRACE_OUT" xd:busTypeRef="sdsoc_trace" xd:mode="master" xd:clockPort="trace_clk"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="Trace_Integrator" xd:version="1.0">
        <xd:busInterface xd:name="trace_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="trace_clk" xd:library="signal" xd:port="trace_resetn"/>
        <xd:busInterface xd:name="mon_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="mon_clk" xd:library="signal" xd:port="mon_resetn"/>
        <xd:busInterface xd:name="axi_lite_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="axi_lite_clk" xd:library="signal" xd:port="axi_lite_resetn"/>
        <xd:busInterface xd:name="trace_rst" xd:busTypeRef="reset" xd:mode="master" xd:direction="out" xd:library="signal" xd:port="trace_rstn"/>
        <xd:busInterface xd:name="trace_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="trace_clk"/>
        <xd:busInterface xd:name="mon_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="mon_clk"/>
        <xd:busInterface xd:name="axi_lite_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="axi_lite_clk"/>
        <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="axi_lite_clk" xd:resetRef="axi_lite_resetn"/>
        <xd:busInterface xd:name="M_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:hasTlast="false" xd:clockRef="trace_clk" xd:resetRef="trace_resetn"/>
        <xd:busInterface xd:name="TRACE_0" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_1" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_2" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_3" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_4" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_5" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_6" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_7" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_8" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_9" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_10" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_11" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_12" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_13" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_14" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_15" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_16" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_17" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_18" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_19" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_20" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_21" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_22" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_23" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_24" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_25" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_26" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_27" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_28" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_29" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_30" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_31" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_32" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_33" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_34" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_35" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_36" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_37" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_38" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_39" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_40" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_41" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_42" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_43" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_44" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_45" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_46" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_47" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_48" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_49" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_50" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_51" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_52" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_53" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_54" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_55" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_56" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_57" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_58" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_59" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_60" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_61" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
        <xd:busInterface xd:name="TRACE_62" xd:busTypeRef="sdsoc_trace" xd:mode="slave"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="axi_protocol_converter" xd:version="2.1">
        <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="" xd:resetRef=""/>
        <xd:busInterface xd:name="M_AXI" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="" xd:resetRef=""/>
        <xd:busInterface xd:name="CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="aclk"/>
        <xd:busInterface xd:name="RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="aresetn"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="axi_fifo_register" xd:version="3.0">
        <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="AXI_ACLK" xd:resetRef="AXI_ARESETN"/>
        <xd:busInterface xd:name="AXI_ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="AXI_ARESETN"/>
        <xd:busInterface xd:name="AXI_ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="AXI_ACLK"/>
        <xd:busInterface xd:name="S_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="false" xd:clockRef="AXI_ACLK" xd:resetRef="AXI_ARESETN"/>
        <xd:busInterface xd:name="M_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:hasTlast="true" xd:clockRef="AXI_ACLK" xd:resetRef="AXI_ARESETN"/>
        <xd:port xd:name="S_AXIS_count" xd:direction="in" xd:size="32"/>
        <xd:port xd:name="M_AXIS_count" xd:direction="in" xd:size="32"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="processing_system7" xd:version="5.5">
    
    <!-- always define clock frequencies -->
    <xd:parameter xd:name="PCW_FPGA0_PERIPHERAL_FREQMHZ" xd:value="number($platformInfo/xd:systemClocks/xd:clock[@xd:id='0']/@xd:frequency)" xd:isValid="'TRUE'"/>
    <xd:parameter xd:name="PCW_FPGA1_PERIPHERAL_FREQMHZ" xd:value="number($platformInfo/xd:systemClocks/xd:clock[@xd:id='1']/@xd:frequency)" xd:isValid="'TRUE'"/>
    <xd:parameter xd:name="PCW_FPGA2_PERIPHERAL_FREQMHZ" xd:value="number($platformInfo/xd:systemClocks/xd:clock[@xd:id='2']/@xd:frequency)" xd:isValid="'TRUE'"/>
    <xd:parameter xd:name="PCW_FPGA3_PERIPHERAL_FREQMHZ" xd:value="number($platformInfo/xd:systemClocks/xd:clock[@xd:id='3']/@xd:frequency)" xd:isValid="'TRUE'"/>
    
    <xd:parameter xd:name="PCW_EN_EMIO_GPIO" xd:value="1" xd:isValid="count($designComponent/xd:instance[@xd:componentRef='axi_gpio'])&gt;0"/>
    <xd:parameter xd:name="PCW_EMIO_GPIO_WIDTH" xd:value="$designComponent/xd:instance[@xd:componentRef='axi_gpio']/xd:parameter[@xd:name='C_GPIO_WIDTH']/@xd:value" xd:isValid="count($designComponent/xd:instance[@xd:componentRef='axi_gpio'])&gt;0"/>

    <xd:parameter xd:name="PCW_USE_M_AXI_GP0" xd:value="number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M_AXI_GP0']))" xd:isValid="'TRUE'"/>
    <xd:parameter xd:name="PCW_USE_M_AXI_GP1" xd:value="number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M_AXI_GP1']))" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M_AXI_GP1'])&gt;0"/>
    <xd:parameter xd:name="PCW_USE_S_AXI_GP0" xd:value="number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_GP0']))" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_GP0'])&gt;0"/>
    <xd:parameter xd:name="PCW_USE_S_AXI_GP1" xd:value="number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_GP1']))" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_GP1'])&gt;0"/>
    <xd:parameter xd:name="PCW_USE_S_AXI_ACP" xd:value="number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_ACP']))" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_ACP'])&gt;0"/>
    <xd:parameter xd:name="PCW_USE_DEFAULT_ACP_USER_VAL" xd:value="1" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_ACP'])&gt;0"/>
    <xd:parameter xd:name="PCW_USE_S_AXI_HP0" xd:value="number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_HP0']))" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_HP0'])&gt;0"/>
    <xd:parameter xd:name="PCW_USE_S_AXI_HP1" xd:value="number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_HP1']))" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_HP1'])&gt;0"/>
    <xd:parameter xd:name="PCW_USE_S_AXI_HP2" xd:value="number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_HP2']))" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_HP2'])&gt;0"/>
    <xd:parameter xd:name="PCW_USE_S_AXI_HP3" xd:value="number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_HP3']))" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S_AXI_HP3'])&gt;0"/>

    <!-- <xd:parameter xd:name="C_DDR_RAM_HIGHADDR" xd:value="string('0x3FFFFFFF')" xd:isValid="'TRUE'"/> -->
    <xd:parameter xd:name="PCW_EN_DDR" xd:value="1"/>

    <xd:parameter xd:name="PCW_EN_CLK0_PORT" xd:value="0" xd:isValid="count($designComponent/xd:connection/xd:port[@xd:instanceRef=$instance and @xd:name='FCLK_CLK0'])=0"/>
    <xd:parameter xd:name="PCW_EN_CLK0_PORT" xd:value="1" xd:isValid="count($designComponent/xd:connection/xd:port[@xd:instanceRef=$instance and @xd:name='FCLK_CLK0'])&gt;0"/>
    <xd:parameter xd:name="PCW_EN_CLK1_PORT" xd:value="1" xd:isValid="count($designComponent/xd:connection/xd:port[@xd:instanceRef=$instance and @xd:name='FCLK_CLK1'])&gt;0"/>
    <xd:parameter xd:name="PCW_EN_CLK2_PORT" xd:value="1" xd:isValid="count($designComponent/xd:connection/xd:port[@xd:instanceRef=$instance and @xd:name='FCLK_CLK2'])&gt;0"/>
    <xd:parameter xd:name="PCW_EN_CLK3_PORT" xd:value="1" xd:isValid="count($designComponent/xd:connection/xd:port[@xd:instanceRef=$instance and @xd:name='FCLK_CLK3'])&gt;0"/>

    <xd:parameter xd:name="PCW_USE_FABRIC_INTERRUPT" xd:value="1" xd:isValid="count($designComponent/xd:connection/xd:port[@xd:instanceRef=$instance and @xd:name='Irq_F2P'])&gt;0"/>
    <xd:parameter xd:name="PCW_IRQ_F2P_INTR" xd:value="1" xd:isValid="count($designComponent/xd:connection/xd:port[@xd:instanceRef=$instance and @xd:name='Irq_F2P'])&gt;0"/>

    <xd:busInterface xd:name="M_AXI_GP0" xd:busTypeRef="aximm" xd:mode="master" xd:cacheCoherent="false" xd:dataWidth="32" xd:clockPort="M_AXI_GP0_ACLK"/>
    <xd:busInterface xd:name="M_AXI_GP1" xd:busTypeRef="aximm" xd:mode="master" xd:cacheCoherent="false" xd:dataWidth="32" xd:clockPort="M_AXI_GP1_ACLK"/>
    <xd:busInterface xd:name="S_AXI_GP0" xd:busTypeRef="aximm" xd:mode="slave" xd:cacheCoherent="false" xd:dataWidth="32" xd:clockPort="S_AXI_GP0_ACLK"/>
    <xd:busInterface xd:name="S_AXI_GP1" xd:busTypeRef="aximm" xd:mode="slave" xd:cacheCoherent="false" xd:dataWidth="32" xd:clockPort="S_AXI_GP1_ACLK"/>
    <xd:busInterface xd:name="S_AXI_ACP" xd:busTypeRef="aximm" xd:mode="slave" xd:cacheCoherent="true" xd:dataWidth="64" xd:clockPort="S_AXI_ACP_ACLK"/>
    <xd:busInterface xd:name="S_AXI_HP0" xd:busTypeRef="aximm" xd:mode="slave" xd:cacheCoherent="false" xd:dataWidth="64" xd:clockPort="S_AXI_HP0_ACLK"/>
    <xd:busInterface xd:name="S_AXI_HP1" xd:busTypeRef="aximm" xd:mode="slave" xd:cacheCoherent="false" xd:dataWidth="64" xd:clockPort="S_AXI_HP1_ACLK"/>
    <xd:busInterface xd:name="S_AXI_HP2" xd:busTypeRef="aximm" xd:mode="slave" xd:cacheCoherent="false" xd:dataWidth="64" xd:clockPort="S_AXI_HP2_ACLK"/>
    <xd:busInterface xd:name="S_AXI_HP3" xd:busTypeRef="aximm" xd:mode="slave" xd:cacheCoherent="false" xd:dataWidth="64" xd:clockPort="S_AXI_HP3_ACLK"/>

    <!-- FPGA0_CLK_CTRL: addr 0xF8000170 div1[25:20] div0[13:8] (srcsel [5:4] 0x:IO 10:ARM 11:DDR) -->
    <xd:busInterface xd:name="FCLK_CLK0" xd:busTypeRef="clock" xd:mode="master"/> 
    <xd:busInterface xd:name="FCLK_CLK1" xd:busTypeRef="clock" xd:mode="master"/>
    <xd:busInterface xd:name="FCLK_CLK2" xd:busTypeRef="clock" xd:mode="master"/>
    <xd:busInterface xd:name="FCLK_CLK3" xd:busTypeRef="clock" xd:mode="master"/>
    <xd:busInterface xd:name="FCLK_RESET0_N" xd:busTypeRef="reset" xd:mode="master"/>  
    <xd:busInterface xd:name="FCLK_RESET1_N" xd:busTypeRef="reset" xd:mode="master"/>  
    <xd:busInterface xd:name="FCLK_RESET2_N" xd:busTypeRef="reset" xd:mode="master"/>  
    <xd:busInterface xd:name="FCLK_RESET3_N" xd:busTypeRef="reset" xd:mode="master"/>  
    
    <xd:port xd:name="Irq_F2P" xd:left="15" xd:right="0" xd:direction="in">
      <!-- FP_irq[15:8] -->
      <xd:bitSlice xd:index="15" xd:irq="91" xd:value="0b0"/>
      <xd:bitSlice xd:index="14" xd:irq="90" xd:value="0b0"/>
      <xd:bitSlice xd:index="13" xd:irq="89" xd:value="0b0"/>
      <xd:bitSlice xd:index="12" xd:irq="88" xd:value="0b0"/>
      <xd:bitSlice xd:index="11" xd:irq="87" xd:value="0b0"/>
      <xd:bitSlice xd:index="10" xd:irq="86" xd:value="0b0"/>
      <xd:bitSlice xd:index="9" xd:irq="85" xd:value="0b0"/>
      <xd:bitSlice xd:index="8" xd:irq="84" xd:value="0b0"/>
      <!-- FP_irq[7:0] -->
      <xd:bitSlice xd:index="7" xd:irq="68" xd:value="0b0"/>
      <xd:bitSlice xd:index="6" xd:irq="67" xd:value="0b0"/>
      <xd:bitSlice xd:index="5" xd:irq="66" xd:value="0b0"/>
      <xd:bitSlice xd:index="4" xd:irq="65" xd:value="0b0"/>
      <xd:bitSlice xd:index="3" xd:irq="64" xd:value="0b0"/>
      <xd:bitSlice xd:index="2" xd:irq="63" xd:value="0b0"/>
      <xd:bitSlice xd:index="1" xd:irq="62" xd:value="0b0"/>
      <xd:bitSlice xd:index="0" xd:irq="61" xd:value="0b0"/>
    </xd:port>
    
  </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="axis_interconnect" xd:version="2.1" xd:type="interconnect">
    <xd:parameter xd:name="NUM_MI" xd:value="number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and starts-with(substring(@xd:name, 1, 1), 'M') and starts-with(substring(@xd:name, 4, 5), '_AXIS')]))" xd:isValid="'TRUE'"/>
    <xd:parameter xd:name="NUM_SI" xd:value="number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and starts-with(substring(@xd:name, 1, 1), 'S') and starts-with(substring(@xd:name, 4, 5), '_AXIS')]))" xd:isValid="'TRUE'"/>

    <xd:parameter xd:name="S00_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S00_AXIS'])"/>
    <xd:parameter xd:name="S01_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S01_AXIS'])"/>
    <xd:parameter xd:name="S02_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S02_AXIS'])"/>
    <xd:parameter xd:name="S03_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S03_AXIS'])"/>
    <xd:parameter xd:name="S04_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S04_AXIS'])"/>
    <xd:parameter xd:name="S05_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S05_AXIS'])"/>
    <xd:parameter xd:name="S06_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S06_AXIS'])"/>
    <xd:parameter xd:name="S07_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S07_AXIS'])"/>
    <xd:parameter xd:name="S08_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S08_AXIS'])"/>
    <xd:parameter xd:name="S09_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S09_AXIS'])"/>
    <xd:parameter xd:name="S10_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S10_AXIS'])"/>
    <xd:parameter xd:name="S11_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S11_AXIS'])"/>
    <xd:parameter xd:name="S12_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S12_AXIS'])"/>
    <xd:parameter xd:name="S13_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S13_AXIS'])"/>
    <xd:parameter xd:name="S14_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S14_AXIS'])"/>
    <xd:parameter xd:name="S15_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='S15_AXIS'])"/>

    <xd:parameter xd:name="M00_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M00_AXIS'])"/>
    <xd:parameter xd:name="M01_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M01_AXIS'])"/>
    <xd:parameter xd:name="M02_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M02_AXIS'])"/>
    <xd:parameter xd:name="M03_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M03_AXIS'])"/>
    <xd:parameter xd:name="M04_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M04_AXIS'])"/>
    <xd:parameter xd:name="M05_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M05_AXIS'])"/>
    <xd:parameter xd:name="M06_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M06_AXIS'])"/>
    <xd:parameter xd:name="M07_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M07_AXIS'])"/>
    <xd:parameter xd:name="M08_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M08_AXIS'])"/>
    <xd:parameter xd:name="M09_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M09_AXIS'])"/>
    <xd:parameter xd:name="M10_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M10_AXIS'])"/>
    <xd:parameter xd:name="M11_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M11_AXIS'])"/>
    <xd:parameter xd:name="M12_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M12_AXIS'])"/>
    <xd:parameter xd:name="M13_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M13_AXIS'])"/>
    <xd:parameter xd:name="M14_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M14_AXIS'])"/>
    <xd:parameter xd:name="M15_HAS_REGSLICE" xd:value="1" xd:isValid="boolean($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='M15_AXIS'])"/>

    <xd:busInterface xd:name="M00_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M00_AXIS_ACLK" xd:resetRef="M00_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M01_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M01_AXIS_ACLK" xd:resetRef="M01_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M02_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M02_AXIS_ACLK" xd:resetRef="M02_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M03_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M03_AXIS_ACLK" xd:resetRef="M03_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M04_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M04_AXIS_ACLK" xd:resetRef="M04_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M05_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M05_AXIS_ACLK" xd:resetRef="M05_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M06_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M06_AXIS_ACLK" xd:resetRef="M06_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M07_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M07_AXIS_ACLK" xd:resetRef="M07_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M08_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M08_AXIS_ACLK" xd:resetRef="M08_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M09_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M09_AXIS_ACLK" xd:resetRef="M09_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M10_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M10_AXIS_ACLK" xd:resetRef="M10_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M11_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M11_AXIS_ACLK" xd:resetRef="M11_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M12_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M12_AXIS_ACLK" xd:resetRef="M12_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M13_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M13_AXIS_ACLK" xd:resetRef="M13_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M14_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M14_AXIS_ACLK" xd:resetRef="M14_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="M15_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:clockRef="M15_AXIS_ACLK" xd:resetRef="M15_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S00_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S00_AXIS_ACLK" xd:resetRef="S00_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S01_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S01_AXIS_ACLK" xd:resetRef="S01_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S02_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S02_AXIS_ACLK" xd:resetRef="S02_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S03_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S03_AXIS_ACLK" xd:resetRef="S03_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S04_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S04_AXIS_ACLK" xd:resetRef="S04_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S05_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S05_AXIS_ACLK" xd:resetRef="S05_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S06_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S06_AXIS_ACLK" xd:resetRef="S06_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S07_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S07_AXIS_ACLK" xd:resetRef="S07_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S08_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S08_AXIS_ACLK" xd:resetRef="S08_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S09_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S09_AXIS_ACLK" xd:resetRef="S09_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S10_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S10_AXIS_ACLK" xd:resetRef="S10_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S11_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S11_AXIS_ACLK" xd:resetRef="S11_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S12_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S12_AXIS_ACLK" xd:resetRef="S12_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S13_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S13_AXIS_ACLK" xd:resetRef="S13_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S14_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S14_AXIS_ACLK" xd:resetRef="S14_AXIS_ARESETN" xd:hasTlast="true"/>
    <xd:busInterface xd:name="S15_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:clockRef="S15_AXIS_ACLK" xd:resetRef="S15_AXIS_ARESETN" xd:hasTlast="true"/>

    <xd:busInterface xd:name="ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal"/>
    <xd:busInterface xd:name="ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="Trace_Monitor_AXI_Master" xd:version="1.0">
        <xd:busInterface xd:name="trace_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="trace_clk"/>
        <xd:busInterface xd:name="trace_rst" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="trace_clk" xd:library="signal" xd:port="trace_rst"/>
        <xd:busInterface xd:name="mon_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="mon_clk"/>
        <xd:busInterface xd:name="mon_resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="mon_clk" xd:library="signal" xd:port="mon_resetn"/>
        <xd:busInterface xd:name="MON_M_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="mon_clk" xd:resetRef=""/>
        <xd:busInterface xd:name="MON_AP_CTRL" xd:busTypeRef="acc_handshake" xd:mode="slave" xd:direction="in"/>
        <xd:busInterface xd:name="TRACE_OUT_0" xd:busTypeRef="sdsoc_trace" xd:mode="master"/>
        <xd:busInterface xd:name="TRACE_OUT_1" xd:busTypeRef="sdsoc_trace" xd:mode="master"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="Trace_Monitor_DMA_Simple_Counter" xd:version="1.0">
        <xd:busInterface xd:name="resetn" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="axi_lite_clk" xd:library="signal" xd:port="resetn"/>
        <xd:busInterface xd:name="TRACE_OUT" xd:busTypeRef="sdsoc_trace" xd:mode="master"/>
        <xd:busInterface xd:name="AXI_S_LITE" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="" xd:resetRef=""/>
        <xd:busInterface xd:name="M_AXI_MM2S" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="axi_mm2s_clk" xd:resetRef="resetn"/>
        <xd:busInterface xd:name="M_AXI_S2MM" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="axi_s2mm_clk" xd:resetRef="resetn"/>
        <xd:busInterface xd:name="axi_s2mm_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="axi_s2mm_clk"/>
        <xd:busInterface xd:name="axi_mm2s_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="axi_mm2s_clk"/>
        <xd:busInterface xd:name="axi_lite_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="axi_lite_clk"/>
        <xd:busInterface xd:name="trace_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="trace_clk"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="axi_perf_mon" xd:version="5.0">
        <xd:busInterface xd:name="TRIG_IN" xd:busTypeRef="trigger" xd:mode="slave"/>
        <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="s_axi_aclk" xd:resetRef="s_axi_aresetn"/>
        <xd:busInterface xd:name="S_AXI_ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="s_axi_aclk"/>
        <xd:busInterface xd:name="S_AXI_ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="s_axi_aresetn"/>
        <xd:busInterface xd:name="M_AXIS" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:hasTlast="false" xd:clockRef="m_axis_aclk" xd:resetRef="m_axis_aresetn"/>
        <xd:busInterface xd:name="S_AXI_OFFLD" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="" xd:resetRef=""/>
        <xd:busInterface xd:name="SLOT_0_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="slot_0_axis_aclk" xd:resetRef="slot_0_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT_1_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="slot_1_axis_aclk" xd:resetRef="slot_1_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT_2_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="slot_2_axis_aclk" xd:resetRef="slot_2_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT_3_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="slot_3_axis_aclk" xd:resetRef="slot_3_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT_4_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="slot_4_axis_aclk" xd:resetRef="slot_4_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT_5_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="slot_5_axis_aclk" xd:resetRef="slot_5_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_6_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="slot_6_axis_aclk" xd:resetRef="slot_6_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT_7_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="slot_7_axis_aclk" xd:resetRef="slot_7_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT_0_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="slot_0_axi_aclk" xd:resetRef="slot_0_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_0_AXI4LITE" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_0_axi_aclk" xd:resetRef="slot_0_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_1_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="slot_1_axi_aclk" xd:resetRef="slot_1_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_1_AXI4LITE" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_1_axi_aclk" xd:resetRef="slot_1_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_2_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="slot_2_axi_aclk" xd:resetRef="slot_2_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_2_AXI4LITE" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_2_axi_aclk" xd:resetRef="slot_2_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_3_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="slot_3_axi_aclk" xd:resetRef="slot_3_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_3_AXI4LITE" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_3_axi_aclk" xd:resetRef="slot_3_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_4_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="slot_4_axi_aclk" xd:resetRef="slot_4_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_4_AXI4LITE" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_4_axi_aclk" xd:resetRef="slot_4_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_5_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="slot_5_axi_aclk" xd:resetRef="slot_5_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_5_AXI4LITE" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_5_axi_aclk" xd:resetRef="slot_5_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_6_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="slot_6_axi_aclk" xd:resetRef="slot_6_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_6_AXI4LITE" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_6_axi_aclk" xd:resetRef="slot_6_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_7_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:dataWidth="32" xd:clockRef="slot_7_axi_aclk" xd:resetRef="slot_7_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_7_AXI4LITE" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_7_axi_aclk" xd:resetRef="slot_7_axi_aresetn"/>
        <xd:busInterface xd:name="M_AXIS_ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="m_axis_aclk"/>
        <xd:busInterface xd:name="M_AXIS_ARESET" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="m_axis_aresetn"/>
        <xd:busInterface xd:name="S_AXI_OFFLD_ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="s_axi_offld_aclk"/>
        <xd:busInterface xd:name="S_AXI_OFFLD_ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="s_axi_offld_aresetn"/>
        <xd:busInterface xd:name="slot0_axi_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_0_axi_aclk"/>
        <xd:busInterface xd:name="SLOT0_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_0_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT0_AXIS_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_0_axis_aclk"/>
        <xd:busInterface xd:name="SLOT0_AXIS_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_0_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT1_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_1_axi_aclk"/>
        <xd:busInterface xd:name="SLOT1_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_1_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT1_AXIS_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_1_axis_aclk"/>
        <xd:busInterface xd:name="SLOT1_AXIS_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_1_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT2_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_2_axi_aclk"/>
        <xd:busInterface xd:name="SLOT2_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_2_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT2_AXIS_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_2_axis_aclk"/>
        <xd:busInterface xd:name="SLOT2_AXIS_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_2_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT3_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_3_axi_aclk"/>
        <xd:busInterface xd:name="SLOT3_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_3_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT3_AXIS_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_3_axis_aclk"/>
        <xd:busInterface xd:name="SLOT3_AXIS_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_3_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT4_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_4_axi_aclk"/>
        <xd:busInterface xd:name="SLOT4_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_4_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT4_AXIS_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_4_axis_aclk"/>
        <xd:busInterface xd:name="SLOT4_AXIS_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_4_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT5_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_5_axi_aclk"/>
        <xd:busInterface xd:name="SLOT5_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_5_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT6_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_6_axi_aclk"/>
        <xd:busInterface xd:name="SLOT6_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_6_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT6_AXIS_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_6_axis_aclk"/>
        <xd:busInterface xd:name="SLOT6_AXIS_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_6_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT5_AXIS_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_5_axis_aclk"/>
        <xd:busInterface xd:name="SLOT5_AXIS_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_5_axis_aresetn"/>
        <xd:busInterface xd:name="SLOT7_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_7_axi_aclk"/>
        <xd:busInterface xd:name="SLOT7_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_7_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT7_AXIS_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_7_axis_aclk"/>
        <xd:busInterface xd:name="SLOT7_AXIS_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_7_axis_aresetn"/>
        <xd:busInterface xd:name="INTR" xd:busTypeRef="interrupt" xd:mode="master" xd:direction="out" xd:library="signal" xd:port="interrupt"/>
        <xd:busInterface xd:name="CORE_ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="core_aclk"/>
        <xd:busInterface xd:name="CORE_ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="core_aresetn"/>
        <xd:busInterface xd:name="EXT_CLK_0" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_clk_0"/>
        <xd:busInterface xd:name="EXT_CLK_1" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_clk_1"/>
        <xd:busInterface xd:name="EXT_CLK_2" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_clk_2"/>
        <xd:busInterface xd:name="EXT_CLK_3" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_clk_3"/>
        <xd:busInterface xd:name="EXT_CLK_4" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_clk_4"/>
        <xd:busInterface xd:name="EXT_CLK_5" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_clk_5"/>
        <xd:busInterface xd:name="EXT_CLK_6" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_clk_6"/>
        <xd:busInterface xd:name="EXT_CLK_7" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_clk_7"/>
        <xd:busInterface xd:name="EXT_RSTN_0" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_rstn_0"/>
        <xd:busInterface xd:name="EXT_RSTN_1" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_rstn_1"/>
        <xd:busInterface xd:name="EXT_RSTN_2" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_rstn_2"/>
        <xd:busInterface xd:name="EXT_RSTN_3" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_rstn_3"/>
        <xd:busInterface xd:name="EXT_RSTN_4" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_rstn_4"/>
        <xd:busInterface xd:name="EXT_RSTN_5" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_rstn_5"/>
        <xd:busInterface xd:name="EXT_RSTN_6" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_rstn_6"/>
        <xd:busInterface xd:name="EXT_RSTN_7" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ext_rstn_7"/>
        <xd:port xd:name="slot_0_ext_trig" xd:direction="in"/>
        <xd:port xd:name="slot_0_ext_trig_stop" xd:direction="in"/>
        <xd:port xd:name="slot_1_ext_trig" xd:direction="in"/>
        <xd:port xd:name="slot_1_ext_trig_stop" xd:direction="in"/>
        <xd:port xd:name="slot_2_ext_trig" xd:direction="in"/>
        <xd:port xd:name="slot_2_ext_trig_stop" xd:direction="in"/>
        <xd:port xd:name="slot_3_ext_trig" xd:direction="in"/>
        <xd:port xd:name="slot_3_ext_trig_stop" xd:direction="in"/>
        <xd:port xd:name="slot_4_ext_trig" xd:direction="in"/>
        <xd:port xd:name="slot_4_ext_trig_stop" xd:direction="in"/>
        <xd:port xd:name="slot_5_ext_trig" xd:direction="in"/>
        <xd:port xd:name="slot_5_ext_trig_stop" xd:direction="in"/>
        <xd:port xd:name="slot_6_ext_trig" xd:direction="in"/>
        <xd:port xd:name="slot_6_ext_trig_stop" xd:direction="in"/>
        <xd:port xd:name="slot_7_ext_trig" xd:direction="in"/>
        <xd:port xd:name="slot_7_ext_trig_stop" xd:direction="in"/>
        <xd:port xd:name="ext_event_0_cnt_start" xd:direction="in"/>
        <xd:port xd:name="ext_event_0_cnt_stop" xd:direction="in"/>
        <xd:port xd:name="ext_event_0" xd:direction="in"/>
        <xd:port xd:name="ext_event_1_cnt_start" xd:direction="in"/>
        <xd:port xd:name="ext_event_1_cnt_stop" xd:direction="in"/>
        <xd:port xd:name="ext_event_1" xd:direction="in"/>
        <xd:port xd:name="ext_event_2_cnt_start" xd:direction="in"/>
        <xd:port xd:name="ext_event_2_cnt_stop" xd:direction="in"/>
        <xd:port xd:name="ext_event_2" xd:direction="in"/>
        <xd:port xd:name="ext_event_3_cnt_start" xd:direction="in"/>
        <xd:port xd:name="ext_event_3_cnt_stop" xd:direction="in"/>
        <xd:port xd:name="ext_event_3" xd:direction="in"/>
        <xd:port xd:name="ext_event_4_cnt_start" xd:direction="in"/>
        <xd:port xd:name="ext_event_4_cnt_stop" xd:direction="in"/>
        <xd:port xd:name="ext_event_4" xd:direction="in"/>
        <xd:port xd:name="ext_event_5_cnt_start" xd:direction="in"/>
        <xd:port xd:name="ext_event_5_cnt_stop" xd:direction="in"/>
        <xd:port xd:name="ext_event_5" xd:direction="in"/>
        <xd:port xd:name="ext_event_6_cnt_start" xd:direction="in"/>
        <xd:port xd:name="ext_event_6_cnt_stop" xd:direction="in"/>
        <xd:port xd:name="ext_event_6" xd:direction="in"/>
        <xd:port xd:name="ext_event_7_cnt_start" xd:direction="in"/>
        <xd:port xd:name="ext_event_7_cnt_stop" xd:direction="in"/>
        <xd:port xd:name="ext_event_7" xd:direction="in"/>
        <xd:port xd:name="capture_event" xd:direction="in"/>
        <xd:port xd:name="reset_event" xd:direction="in"/>
    </xd:component>
    <xd:component xd:name="bare" xd:library="xd" xd:version="1.0" xd:vendor="xilinx.com" xd:type="platform" xd:BRAM="140" xd:DSP="220" xd:FF="106400" xd:LUT="53200">
    <xd:platformInfo>
      <xd:deviceInfo xd:name="xc7z020clg400-1" xd:architecture="zynq" xd:device="xc7z020" xd:package="clg400" xd:speedGrade="-1"/>
      <xd:registeredDevices xd:kio="0" xd:uio="0"/>
      <xd:description/>
      <xd:systemClocks xd:defaultClock="0">
        <xd:clock xd:name="CPU" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:frequency="650.000000" xd:period="1.538462" xd:status="reserved"/>
        <xd:clock xd:name="ps7_0_FCLK_CLK0" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:id="0" xd:frequency="100.000000" xd:period="10.000000" xd:normalizedPeriod="6.500000" xd:clkDomain="bare_ps7_0_0_FCLK_CLK0" xd:status="changeable"/>
        <xd:clock xd:name="ps7_0_FCLK_CLK1" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:id="1" xd:frequency="142.857132" xd:period="7.000001" xd:normalizedPeriod="4.550000" xd:clkDomain="bare_ps7_0_0_FCLK_CLK1" xd:status="changeable"/>
        <xd:clock xd:name="ps7_0_FCLK_CLK2" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:id="2" xd:frequency="200.000000" xd:period="5.000000" xd:normalizedPeriod="3.250000" xd:clkDomain="bare_ps7_0_0_FCLK_CLK2" xd:status="changeable"/>
        <xd:clock xd:name="ps7_0_FCLK_CLK3" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:id="3" xd:frequency="100.000000" xd:period="10.000000" xd:normalizedPeriod="6.500000" xd:clkDomain="bare_ps7_0_0_FCLK_CLK3" xd:status="changeable"/>
      </xd:systemClocks>
    </xd:platformInfo>
    <xd:parameter xd:name="PCW_USE_M_AXI_GP0" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps7_0_M_AXI_GP0'])&gt;0" xd:value="1"/>
    <xd:parameter xd:name="PCW_USE_M_AXI_GP1" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps7_0_M_AXI_GP1'])&gt;0" xd:value="1"/>
    <xd:parameter xd:name="PCW_USE_S_AXI_ACP" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps7_0_S_AXI_ACP'])&gt;0" xd:value="1"/>
    <xd:parameter xd:name="PCW_USE_DEFAULT_ACP_USER_VAL" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps7_0_S_AXI_ACP'])&gt;0" xd:value="1"/>
    <xd:parameter xd:name="PCW_USE_S_AXI_HP0" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps7_0_S_AXI_HP0'])&gt;0" xd:value="1"/>
    <xd:parameter xd:name="PCW_USE_S_AXI_HP1" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps7_0_S_AXI_HP1'])&gt;0" xd:value="1"/>
    <xd:parameter xd:name="PCW_USE_S_AXI_HP2" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps7_0_S_AXI_HP2'])&gt;0" xd:value="1"/>
    <xd:parameter xd:name="PCW_USE_S_AXI_HP3" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps7_0_S_AXI_HP3'])&gt;0" xd:value="1"/>
    <xd:parameter xd:name="NUM_PORTS" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:isValid="'true'" xd:value="number(count($designComponent/xd:connection/xd:port[@xd:instanceRef=$instance and starts-with(@xd:name,'xlconcat_0_In')])+1)"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps7_0_M_AXI_GP0" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="master" xd:dataWidth="32" xd:clockRef="ps7_0_M_AXI_GP0_ACLK" xd:busInterfaceRef="M_AXI_GP0" xd:memport="M_AXI_GP" xd:sptag="GP" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps7_0_M_AXI_GP1" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="master" xd:dataWidth="32" xd:clockRef="ps7_0_M_AXI_GP1_ACLK" xd:busInterfaceRef="M_AXI_GP1" xd:memport="M_AXI_GP" xd:sptag="GP" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps7_0_S_AXI_ACP" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="slave" xd:dataWidth="64" xd:clockRef="ps7_0_S_AXI_ACP_ACLK" xd:busInterfaceRef="S_AXI_ACP" xd:memport="S_AXI_ACP" xd:sptag="ACP" xd:slr="default" xd:cacheCoherent="true"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps7_0_S_AXI_HP0" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="slave" xd:dataWidth="64" xd:clockRef="ps7_0_S_AXI_HP0_ACLK" xd:busInterfaceRef="S_AXI_HP0" xd:memport="S_AXI_HP" xd:sptag="HP" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps7_0_S_AXI_HP1" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="slave" xd:dataWidth="64" xd:clockRef="ps7_0_S_AXI_HP1_ACLK" xd:busInterfaceRef="S_AXI_HP1" xd:memport="S_AXI_HP" xd:sptag="HP" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps7_0_S_AXI_HP2" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="slave" xd:dataWidth="64" xd:clockRef="ps7_0_S_AXI_HP2_ACLK" xd:busInterfaceRef="S_AXI_HP2" xd:memport="S_AXI_HP" xd:sptag="HP" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps7_0_S_AXI_HP3" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="slave" xd:dataWidth="64" xd:clockRef="ps7_0_S_AXI_HP3_ACLK" xd:busInterfaceRef="S_AXI_HP3" xd:memport="S_AXI_HP" xd:sptag="HP" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In1" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="62" xd:busInterfaceRef="In1"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In2" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="63" xd:busInterfaceRef="In2"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In3" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="64" xd:busInterfaceRef="In3"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In4" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="65" xd:busInterfaceRef="In4"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In5" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="66" xd:busInterfaceRef="In5"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In6" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="67" xd:busInterfaceRef="In6"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In7" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="68" xd:busInterfaceRef="In7"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In8" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="84" xd:busInterfaceRef="In8"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In9" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="85" xd:busInterfaceRef="In9"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In10" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="86" xd:busInterfaceRef="In10"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In11" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="87" xd:busInterfaceRef="In11"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In12" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="88" xd:busInterfaceRef="In12"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In13" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="89" xd:busInterfaceRef="In13"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In14" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="90" xd:busInterfaceRef="In14"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In15" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="91" xd:busInterfaceRef="In15"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps7_0_FCLK_CLK0" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="master" xd:busInterfaceRef="FCLK_CLK0"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps7_0_FCLK_CLK1" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="master" xd:busInterfaceRef="FCLK_CLK1"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps7_0_FCLK_CLK2" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="master" xd:busInterfaceRef="FCLK_CLK2"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps7_0_FCLK_CLK3" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="master" xd:busInterfaceRef="FCLK_CLK3"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps7_0_M_AXI_GP0_ACLK" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="slave" xd:busInterfaceRef="M_AXI_GP0_ACLK"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps7_0_M_AXI_GP1_ACLK" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="slave" xd:busInterfaceRef="M_AXI_GP1_ACLK"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps7_0_S_AXI_ACP_ACLK" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="slave" xd:busInterfaceRef="S_AXI_ACP_ACLK"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps7_0_S_AXI_HP0_ACLK" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="slave" xd:busInterfaceRef="S_AXI_HP0_ACLK"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps7_0_S_AXI_HP1_ACLK" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="slave" xd:busInterfaceRef="S_AXI_HP1_ACLK"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps7_0_S_AXI_HP2_ACLK" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="slave" xd:busInterfaceRef="S_AXI_HP2_ACLK"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps7_0_S_AXI_HP3_ACLK" xd:instanceRef="ps7_0" xd:componentRef="processing_system7" xd:mode="slave" xd:busInterfaceRef="S_AXI_HP3_ACLK"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="rst_ps7_0_fclk0_peripheral_reset" xd:instanceRef="rst_ps7_0_fclk0" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="ps7_0_FCLK_CLK0" xd:busInterfaceRef="peripheral_reset" xd:clkDomain="bare_ps7_0_0_FCLK_CLK0" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="rst_ps7_0_fclk0_interconnect_aresetn" xd:instanceRef="rst_ps7_0_fclk0" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="ps7_0_FCLK_CLK0" xd:busInterfaceRef="interconnect_aresetn" xd:clkDomain="bare_ps7_0_0_FCLK_CLK0" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="rst_ps7_0_fclk0_peripheral_aresetn" xd:instanceRef="rst_ps7_0_fclk0" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="ps7_0_FCLK_CLK0" xd:busInterfaceRef="peripheral_aresetn" xd:clkDomain="bare_ps7_0_0_FCLK_CLK0" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="rst_ps7_0_fclk1_peripheral_reset" xd:instanceRef="rst_ps7_0_fclk1" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="ps7_0_FCLK_CLK1" xd:busInterfaceRef="peripheral_reset" xd:clkDomain="bare_ps7_0_0_FCLK_CLK1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="rst_ps7_0_fclk1_interconnect_aresetn" xd:instanceRef="rst_ps7_0_fclk1" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="ps7_0_FCLK_CLK1" xd:busInterfaceRef="interconnect_aresetn" xd:clkDomain="bare_ps7_0_0_FCLK_CLK1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="rst_ps7_0_fclk1_peripheral_aresetn" xd:instanceRef="rst_ps7_0_fclk1" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="ps7_0_FCLK_CLK1" xd:busInterfaceRef="peripheral_aresetn" xd:clkDomain="bare_ps7_0_0_FCLK_CLK1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="rst_ps7_0_fclk2_peripheral_reset" xd:instanceRef="rst_ps7_0_fclk2" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="ps7_0_FCLK_CLK2" xd:busInterfaceRef="peripheral_reset" xd:clkDomain="bare_ps7_0_0_FCLK_CLK2" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="rst_ps7_0_fclk2_interconnect_aresetn" xd:instanceRef="rst_ps7_0_fclk2" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="ps7_0_FCLK_CLK2" xd:busInterfaceRef="interconnect_aresetn" xd:clkDomain="bare_ps7_0_0_FCLK_CLK2" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="rst_ps7_0_fclk2_peripheral_aresetn" xd:instanceRef="rst_ps7_0_fclk2" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="ps7_0_FCLK_CLK2" xd:busInterfaceRef="peripheral_aresetn" xd:clkDomain="bare_ps7_0_0_FCLK_CLK2" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="rst_ps7_0_fclk3_peripheral_reset" xd:instanceRef="rst_ps7_0_fclk3" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="ps7_0_FCLK_CLK3" xd:busInterfaceRef="peripheral_reset" xd:clkDomain="bare_ps7_0_0_FCLK_CLK3" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="rst_ps7_0_fclk3_interconnect_aresetn" xd:instanceRef="rst_ps7_0_fclk3" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="ps7_0_FCLK_CLK3" xd:busInterfaceRef="interconnect_aresetn" xd:clkDomain="bare_ps7_0_0_FCLK_CLK3" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="rst_ps7_0_fclk3_peripheral_aresetn" xd:instanceRef="rst_ps7_0_fclk3" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="ps7_0_FCLK_CLK3" xd:busInterfaceRef="peripheral_aresetn" xd:clkDomain="bare_ps7_0_0_FCLK_CLK3" xd:slr="default"/>
    <xd:resourceEstimates xd:BRAM="0" xd:DSP="0" xd:FF="0" xd:LUT="0"/>
  </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="hls" xd:name="MLP" xd:version="1.0" xd:type="accelerator" xd:adapterCompRef="MLP_if">
        <xd:busInterface xd:name="ap_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ap_clk" xd:resetRef="ap_rst_n"/>
        <xd:busInterface xd:name="ap_rst_n" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ap_rst_n" xd:activeLevel="low"/>
        <xd:busInterface xd:name="ap_ctrl" xd:busTypeRef="acc_handshake" xd:mode="slave" xd:offset="0x8" xd:dataWidth="4" xd:direction="in"/>
        <xd:busInterface xd:name="image_r" xd:busTypeRef="acc_fifo_read" xd:mode="master" xd:direction="in" xd:bufferDepth="1024" xd:dataWidth="8"/>
        <xd:busInterface xd:name="l1_w" xd:busTypeRef="acc_fifo_read" xd:mode="master" xd:direction="in" xd:bufferDepth="1024" xd:dataWidth="8"/>
        <xd:busInterface xd:name="l1_b" xd:busTypeRef="acc_fifo_read" xd:mode="master" xd:direction="in" xd:bufferDepth="1024" xd:dataWidth="8"/>
        <xd:busInterface xd:name="l2_w" xd:busTypeRef="acc_fifo_read" xd:mode="master" xd:direction="in" xd:bufferDepth="1024" xd:dataWidth="8"/>
        <xd:busInterface xd:name="l2_b" xd:busTypeRef="acc_fifo_read" xd:mode="master" xd:direction="in" xd:bufferDepth="1024" xd:dataWidth="8"/>
        <xd:busInterface xd:name="out_r" xd:busTypeRef="acc_fifo_write" xd:mode="master" xd:direction="out" xd:bufferDepth="1024" xd:dataWidth="8"/>
    </xd:component>
    <xd:component xd:vendor="xilinx.com" xd:library="xd" xd:name="MLP_if" xd:version="1.0" xd:componentRef="adapter_v3_0" xd:adapteeCompRef="MLP" xd:type="accelerator">
    <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="s_axi_aclk" xd:resetRef="s_axi_aresetn" xd:dataWidth="32">
       <xd:reg xd:name="ap_ctrl" xd:offset="0x8" xd:dataWidth="4"/>
    </xd:busInterface>
    <xd:busInterface xd:name="s_axi_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="s_axi_aclk"/>
    <xd:busInterface xd:name="acc_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="acc_aclk"/>
    <xd:busInterface xd:name="s_axi_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="s_axi_aresetn"/>
    <xd:busInterface xd:name="acc_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="acc_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_0" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_0_aclk" xd:resetRef="s_axis_fifo0_aresetn" xd:dataWidth="8" xd:hlsname="image_r"/>
    <xd:busInterface xd:name="S_axis_fifo_0_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_0_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_0_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_0_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_1" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_1_aclk" xd:resetRef="s_axis_fifo1_aresetn" xd:dataWidth="8" xd:hlsname="l1_w"/>
    <xd:busInterface xd:name="S_axis_fifo_1_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_1_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_1_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_1_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_2" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_2_aclk" xd:resetRef="s_axis_fifo2_aresetn" xd:dataWidth="8" xd:hlsname="l1_b"/>
    <xd:busInterface xd:name="S_axis_fifo_2_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_2_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_2_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_2_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_3" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_3_aclk" xd:resetRef="s_axis_fifo3_aresetn" xd:dataWidth="8" xd:hlsname="l2_w"/>
    <xd:busInterface xd:name="S_axis_fifo_3_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_3_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_3_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_3_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_4" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_4_aclk" xd:resetRef="s_axis_fifo4_aresetn" xd:dataWidth="8" xd:hlsname="l2_b"/>
    <xd:busInterface xd:name="S_axis_fifo_4_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_4_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_4_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_4_aresetn"/>
    <xd:busInterface xd:name="M_AXIS_FIFO_0" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="out" xd:mode="master" xd:hasTlast="true" xd:clockRef="m_axis_fifo_0_aclk" xd:resetRef="m_axis_fifo0_aresetn" xd:dataWidth="8" xd:hlsname="out_r"/>
    <xd:busInterface xd:name="M_axis_fifo_0_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="M_axis_fifo_0_aclk"/>
    <xd:busInterface xd:name="M_axis_fifo_0_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="M_axis_fifo_0_aresetn"/>
  </xd:component>
    <xd:fcnMap xd:fcnName="MLP" xd:type="hls_adapter" xd:adapterCompRef="MLP_if" xd:clockId="0" xd:templateInstantiation="__NA__" xd:componentRef="MLP" xd:initiationInterval="317059" xd:clockPeriod="10.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
    <xd:ctrlReg xd:name="control" xd:busInterfaceRef="ap_ctrl" xd:portInterfaceType="acc_handshake" xd:type="axis_acc_adapter" xd:offset="0x8" xd:bufferDepth="16" xd:dataWidth="4"/>
    <xd:arg xd:name="image" xd:swRootName="image" xd:direction="in" xd:busInterfaceRef="image_r" xd:hwName="image_r" xd:portInterfaceType="fifo" xd:dataWidth="8" xd:mode="master" xd:index="0" xd:instanceRef="MLP_if" xd:bufferDepth="1024"/>
    <xd:arg xd:name="l1_w" xd:swRootName="l1_w" xd:direction="in" xd:busInterfaceRef="l1_w" xd:hwName="l1_w" xd:portInterfaceType="fifo" xd:dataWidth="8" xd:mode="master" xd:index="1" xd:instanceRef="MLP_if" xd:bufferDepth="1024"/>
    <xd:arg xd:name="l1_b" xd:swRootName="l1_b" xd:direction="in" xd:busInterfaceRef="l1_b" xd:hwName="l1_b" xd:portInterfaceType="fifo" xd:dataWidth="8" xd:mode="master" xd:index="2" xd:instanceRef="MLP_if" xd:bufferDepth="1024"/>
    <xd:arg xd:name="l2_w" xd:swRootName="l2_w" xd:direction="in" xd:busInterfaceRef="l2_w" xd:hwName="l2_w" xd:portInterfaceType="fifo" xd:dataWidth="8" xd:mode="master" xd:index="3" xd:instanceRef="MLP_if" xd:bufferDepth="1024"/>
    <xd:arg xd:name="l2_b" xd:swRootName="l2_b" xd:direction="in" xd:busInterfaceRef="l2_b" xd:hwName="l2_b" xd:portInterfaceType="fifo" xd:dataWidth="8" xd:mode="master" xd:index="4" xd:instanceRef="MLP_if" xd:bufferDepth="1024"/>
    <xd:arg xd:name="out" xd:swRootName="out" xd:direction="out" xd:busInterfaceRef="out_r" xd:hwName="out_r" xd:portInterfaceType="fifo" xd:firstOut="2" xd:dataWidth="8" xd:mode="master" xd:index="0" xd:instanceRef="MLP_if" xd:bufferDepth="1024"/>
    <xd:latencyEstimates xd:best-case="317058" xd:worst-case="317058" xd:average-case="317058"/>
    <xd:resourceEstimates xd:LUT="1492" xd:FF="470" xd:BRAM="33" xd:DSP="2"/>
  </xd:fcnMap>
  </xd:repository>
</xd:design>
