# ğŸ§ª SystemVerilog UART Verification Framework

<div align="center">

<img src="https://img.shields.io/badge/Language-SystemVerilog-green?style=for-the-badge&logo=systemverilog&logoColor=white" />
<img src="https://img.shields.io/badge/Methodology-UVM_Style_OOP-blue?style=for-the-badge" />
<img src="https://img.shields.io/badge/Sim-Vivado_Simulator-red?style=for-the-badge&logo=xilinx&logoColor=white" />
<img src="https://img.shields.io/badge/Target-UART_Controller-orange?style=for-the-badge" />

<br>

**Constrained Random Verification (CRV) & Self-Checking Environment**<br>
ê°ì²´ ì§€í–¥ í”„ë¡œê·¸ë˜ë°(OOP)ì„ ì ìš©í•œ ê³„ì¸µì  í…ŒìŠ¤íŠ¸ë²¤ì¹˜(Layered Testbench) ì„¤ê³„ ë° ìë™í™”ëœ ê²€ì¦ ì‹œìŠ¤í…œ

</div>

---

## ğŸ“– 1. í”„ë¡œì íŠ¸ ê°œìš” (Overview)

ì´ í”„ë¡œì íŠ¸ëŠ” FPGA ì„¤ê³„ì˜ ì‹ ë¢°ì„±ì„ ë³´ì¥í•˜ê¸° ìœ„í•´ êµ¬ì¶•ëœ **SystemVerilog ê¸°ë°˜ì˜ ê³ ê¸‰ ê²€ì¦ í™˜ê²½(Advanced Verification Environment)**ì…ë‹ˆë‹¤.

ê¸°ì¡´ì˜ ë‹¨ìˆœí•œ íŒŒí˜• ê´€ì¸¡(Directed Test) ë°©ì‹ì€ ë³µì¡í•œ ë””ì§€í„¸ ë¡œì§ì˜ ëª¨ë“  ìƒíƒœë¥¼ ê²€ì¦í•˜ëŠ” ë° í•œê³„ê°€ ìˆìŠµë‹ˆë‹¤. ì´ë¥¼ ê·¹ë³µí•˜ê¸° ìœ„í•´ ë³¸ í”„ë¡œì íŠ¸ëŠ” **í´ë˜ìŠ¤ ê¸°ë°˜(Class-based)** ì•„í‚¤í…ì²˜ë¥¼ ë„ì…í•˜ì—¬ ì¬ì‚¬ìš©ì„±ê³¼ í™•ì¥ì„±ì„ ê·¹ëŒ€í™”í–ˆìŠµë‹ˆë‹¤. `Generator`, `Driver`, `Monitor`, `Scoreboard`ë¡œ êµ¬ì„±ëœ ê³„ì¸µì  êµ¬ì¡°ë¥¼ í†µí•´ ìˆ˜ì²œ ê°œì˜ **ëœë¤ íŠ¸ëœì­ì…˜**ì„ ìë™ìœ¼ë¡œ ìƒì„±í•˜ê³ , DUT(Device Under Test)ì˜ ì‘ë‹µì„ ì‹¤ì‹œê°„ìœ¼ë¡œ ë¹„êµÂ·íŒë³„(Self-Checking)í•˜ì—¬ ê²€ì¦ ì»¤ë²„ë¦¬ì§€ë¥¼ íšê¸°ì ìœ¼ë¡œ ë†’ì˜€ìŠµë‹ˆë‹¤.

### âœ¨ í•µì‹¬ ê²€ì¦ ì² í•™ (Key Philosophies)
* **Layered Architecture:** ì‹ í˜¸ ë ˆë²¨(Signal Level)ê³¼ íŠ¸ëœì­ì…˜ ë ˆë²¨(TLM)ì„ ë¶„ë¦¬í•˜ì—¬ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ì˜ ìœ ì§€ë³´ìˆ˜ì„±ì„ í™•ë³´í–ˆìŠµë‹ˆë‹¤.
* **Constrained Random Verification (CRV):** `rand`, `randc`ë¥¼ í™œìš©í•´ ì‚¬ëŒì´ ë†“ì¹˜ê¸° ì‰¬ìš´ ì½”ë„ˆ ì¼€ì´ìŠ¤(Corner Case)ì™€ ê²½ê³„ ì¡°ê±´ì„ ì§‘ì¤‘ì ìœ¼ë¡œ íƒ€ê²©í•©ë‹ˆë‹¤.
* **Self-Checking Mechanism:** ì‹œë®¬ë ˆì´ì…˜ íŒŒí˜•ì„ ëˆˆìœ¼ë¡œ í™•ì¸í•˜ì§€ ì•Šì•„ë„, Scoreboardê°€ ë°ì´í„° ë¬´ê²°ì„±ì„ ìë™ìœ¼ë¡œ íŒë‹¨í•˜ì—¬ Pass/Failì„ ë¦¬í¬íŒ…í•©ë‹ˆë‹¤.

---

## ğŸ—ï¸ 2. ê²€ì¦ í™˜ê²½ ì•„í‚¤í…ì²˜ (Verification Architecture)

í…ŒìŠ¤íŠ¸ë²¤ì¹˜ëŠ” DUTë¥¼ ê°ì‹¸ëŠ” **Environment** ì»¨í…Œì´ë„ˆ ë‚´ì—ì„œ ë…ë¦½ì ì¸ ê°ì²´ë“¤ì´ `Mailbox`ì™€ `Event`ë¥¼ í†µí•´ ë¹„ë™ê¸°ì ìœ¼ë¡œ í†µì‹ í•˜ëŠ” êµ¬ì¡°ì…ë‹ˆë‹¤.



```mermaid
graph LR
    subgraph "SystemVerilog Environment (OOP)"
        GEN[Generator] -->|Randomize & Put| MBX1(("Gen2Drv<br>Mailbox"))
        MBX1 -->|Get Trans| DRV[Driver]
        
        DRV -->|Virtual Interface| IF[UART Interface]
        IF <==> DUT["UART Controller<br>(RTL Design)"]
        IF -->|Sample Signals| MON[Monitor]
        
        MON -->|Reassemble| MBX2(("Mon2Scb<br>Mailbox"))
        MBX2 -->|Get Actual| SCB[Scoreboard]
        
        DRV -.->|Copy Expected| MBX3(("Drv2Scb<br>Mailbox")) -.-> SCB
    end
    
    SCB -->|Compare & Verify| RESULT[Pass/Fail Report]
````

### ğŸ§© ì£¼ìš” ì»´í¬ë„ŒíŠ¸ ìƒì„¸ ë¶„ì„ (Component Details)

| ì»´í¬ë„ŒíŠ¸ (Class) | ì—­í•  (Role) | ê¸°ìˆ ì  êµ¬í˜„ ìƒì„¸ (Technical Implementation) |
| :--- | :--- | :--- |
| **Transaction** | ë°ì´í„° ê°ì²´í™” | â€¢ ê²€ì¦ ëŒ€ìƒ ë°ì´í„°(Payload)ì™€ ì œì–´ ì •ë³´ë¥¼ í¬í•¨í•œ í´ë˜ìŠ¤.<br>â€¢ `randc bit [7:0] data`ë¡œ ì„ ì–¸í•˜ì—¬ ì¤‘ë³µ ì—†ëŠ” ëœë¤ íŒ¨í„´ ìƒì„±ì„ ë³´ì¥.<br>â€¢ `function display()`ë¥¼ í†µí•´ ë””ë²„ê¹… ì •ë³´ ì¶œë ¥ ì§€ì›. |
| **Generator** | ìê·¹(Stimulus) ìƒì„± | â€¢ `assert(trans.randomize())`ë¥¼ í˜¸ì¶œí•˜ì—¬ ì œì•½ ì¡°ê±´(Constraints)ì„ ë§Œì¡±í•˜ëŠ” ìœ íš¨í•œ ëœë¤ ë°ì´í„°ë¥¼ ìƒì„±.<br>â€¢ ìƒì„±ëœ ê°ì²´(Deep Copy)ë¥¼ Mailboxë¥¼ í†µí•´ Driverë¡œ ì „ë‹¬. |
| **Driver** | ì‹ í˜¸ êµ¬ë™ (Driving) | â€¢ ì¶”ìƒí™”ëœ íŠ¸ëœì­ì…˜ íŒ¨í‚·ì„ ë°›ì•„ ë¬¼ë¦¬ì  ì‹ í˜¸(Pin-level)ë¡œ ë³€í™˜.<br>â€¢ `Virtual Interface`ë¥¼ í†µí•´ RTLì˜ íƒ€ì´ë°(Baudrate)ì— ë§ì¶° Start bit â†’ Data bits â†’ Stop bit ìˆœì„œë¡œ ì‹ í˜¸ë¥¼ ì¸ê°€. |
| **Monitor** | ì‹ í˜¸ ê°ì§€ (Passive) | â€¢ DUTì˜ ì¶œë ¥ ì‹ í˜¸ë¥¼ ê°„ì„­ ì—†ì´ ê´€ì°°(Spying).<br>â€¢ UART í”„ë¡œí† ì½œì˜ íƒ€ì´ë°ì— ë§ì¶° Tx ë¼ì¸ì„ ìƒ˜í”Œë§í•˜ê³ , ì´ë¥¼ ë‹¤ì‹œ íŠ¸ëœì­ì…˜ ê°ì²´ë¡œ ì¬ì¡°ë¦½(Reassemble)í•˜ì—¬ Scoreboardë¡œ ì „ë‹¬. |
| **Scoreboard** | ë¬´ê²°ì„± ê²€ì¦ | â€¢ **Golden Reference Model:** Driverê°€ ë³´ë‚¸ \*\*ê¸°ëŒ€ê°’(Expected)\*\*ê³¼ Monitorê°€ ìˆ˜ì§‘í•œ \*\*ì‹¤ì œê°’(Actual)\*\*ì„ í(Queue)ì— ì €ì¥.<br>â€¢ ì‹¤ì‹œê°„ ë¹„êµ(Compare)ë¥¼ ìˆ˜í–‰í•˜ì—¬ ë°ì´í„° ìœ ì‹¤ì´ë‚˜ ë³€ì¡° ì—¬ë¶€ë¥¼ ì¦‰ì‹œ íŒì •. |

-----

## ğŸ” 3. í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ (Test Scenarios)

### 3.1 Random Data Loopback Test (`tb_uart_top.sv`)

ê°€ì¥ í•µì‹¬ì ì¸ ê²€ì¦ ì‹œë‚˜ë¦¬ì˜¤ë¡œ, ë°ì´í„°ì˜ ì†¡ìˆ˜ì‹  ë¬´ê²°ì„±ì„ í™•ì¸í•©ë‹ˆë‹¤.

  * **ëª©ì :** UART RX FIFO â†’ UART TX FIFO ê²½ë¡œì˜ ë°ì´í„° ë¬´ê²°ì„± ë° ê³ ì† ì „ì†¡ ì•ˆì •ì„± ê²€ì¦.
  * **ë™ì‘ íë¦„:**
    1.  Generatorê°€ 256íšŒ ë°˜ë³µí•˜ë©° `randc`ë¡œ 0\~255ê¹Œì§€ì˜ ì¤‘ë³µ ì—†ëŠ” ëœë¤ ë°”ì´íŠ¸ ìƒì„±.
    2.  Driverê°€ UART í”„ë¡œí† ì½œ(Start/Stop ë¹„íŠ¸ í¬í•¨)ì— ë§ì¶° ë¹„ë™ê¸°ì ìœ¼ë¡œ ë°ì´í„° ì£¼ì….
    3.  DUTëŠ” ìˆ˜ì‹ í•œ ë°ì´í„°ë¥¼ ë‚´ë¶€ FIFOì— ì €ì¥ í›„ ì¦‰ì‹œ ì¬ì „ì†¡(Loopback).
    4.  ScoreboardëŠ” ì…ë ¥ëœ ëœë¤ ê°’ê³¼ ì¶œë ¥ëœ ê°’ì´ ì •í™•íˆ ì¼ì¹˜í•˜ëŠ”ì§€ ë¹„íŠ¸ ë‹¨ìœ„ë¡œ ëŒ€ì¡°.

### 3.2 Functional Control Test (`tb_top_function.sv`)

ì‹œìŠ¤í…œ ì œì–´ ëª…ë ¹ì–´ê°€ ì˜¬ë°”ë¥´ê²Œ íŒŒì‹±ë˜ê³  ë™ì‘í•˜ëŠ”ì§€ í™•ì¸í•©ë‹ˆë‹¤.

  * **ëª©ì :** ASCII ëª…ë ¹ì–´(Keyboard Input)ì— ë”°ë¥¸ ë‚´ë¶€ FSM ìƒíƒœ ì „ì´ ë° ë ˆì§€ìŠ¤í„° ì œì–´ ê²€ì¦.
  * **ê²€ì¦ í•­ëª©:**
      * **Command 'r' (Run):** ìŠ¤í†±ì›Œì¹˜/ì¹´ìš´í„° ëª¨ë“ˆì˜ Enable ì‹ í˜¸ í™œì„±í™” ì—¬ë¶€.
      * **Command 'c' (Clear):** ë‚´ë¶€ ë ˆì§€ìŠ¤í„° ë¦¬ì…‹ ë° ì´ˆê¸°í™” ë™ì‘ í™•ì¸.
      * **Command 'm' (Mode):** ì‹œê³„ â†” ìŠ¤í†±ì›Œì¹˜ ê°„ ëª¨ë“œ ì „í™˜ í”Œë˜ê·¸ ë™ì‘ í™•ì¸.

-----

## ğŸ’» 4. í•µì‹¬ ê¸°ìˆ  ë° ì½”ë“œ ë¦¬ë·° (Technical Highlights)

### 4.1 ê°€ìƒ ì¸í„°í˜ì´ìŠ¤ (Virtual Interface)

SystemVerilogì˜ í´ë˜ìŠ¤(OOP)ëŠ” ë™ì (Dynamic) ê°ì²´ì´ë¯€ë¡œ ì •ì ì¸(Static) í•˜ë“œì›¨ì–´ ëª¨ë“ˆ(Module)ì— ì§ì ‘ ì ‘ê·¼í•  ìˆ˜ ì—†ìŠµë‹ˆë‹¤. ì´ë¥¼ ì—°ê²°í•˜ê¸° ìœ„í•´ **ê°€ìƒ ì¸í„°í˜ì´ìŠ¤** í•¸ë“¤ì„ ì‚¬ìš©í•©ë‹ˆë‹¤.

```systemverilog
// Interface Definition
interface uart_interface;
    logic rx, tx; // Physical signals
endinterface

// Driver Class utilizing Virtual Interface
class driver;
    virtual uart_interface uart_if; // Handle to the physical interface
    
    task run();
        uart_if.rx = 1'b0; // Drive Start Bit directly to RTL
        // ... (Driving Data Bits)
    endtask
endclass
```

### 4.2 Mailboxë¥¼ ì´ìš©í•œ ìŠ¤ë ˆë“œ ë™ê¸°í™” (IPC)

ë…ë¦½ì ìœ¼ë¡œ ì‹¤í–‰ë˜ëŠ” ìŠ¤ë ˆë“œ(Generator, Driver ë“±) ê°„ì˜ ë°ì´í„° ì¶©ëŒì„ ë°©ì§€í•˜ê³  ì•ˆì „í•˜ê²Œ ë°ì´í„°ë¥¼ ì „ë‹¬í•˜ê¸° ìœ„í•´ `mailbox`ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤. ì´ëŠ” ìƒì‚°ì-ì†Œë¹„ì íŒ¨í„´(Producer-Consumer Pattern)ì„ êµ¬í˜„í•©ë‹ˆë‹¤.

```systemverilog
// Generator (Producer)
gen2drv_mbox.put(trans); // Put transaction into the mailbox

// Driver (Consumer)
gen2drv_mbox.get(trans); // Block until data is available, then retrieve
```

### 4.3 Self-Checking Logic (Scoreboard)

ë³„ë„ì˜ íŒŒí˜• ë¶„ì„ ì—†ì´ ì‹œë®¬ë ˆì´ì…˜ ë¡œê·¸ë§Œìœ¼ë¡œ ì„±ê³µ ì—¬ë¶€ë¥¼ íŒë‹¨í•  ìˆ˜ ìˆë„ë¡ ìë™í™”ëœ ë¹„êµ ë¡œì§ì„ í¬í•¨í•©ë‹ˆë‹¤.

```systemverilog
if (expected_data == actual_data) begin
    pass_count++;
    $display("[SCB] PASS: Data matched! (Val: %h)", actual_data);
end else begin
    fail_count++;
    $error("[SCB] FAIL: Mismatch! Exp: %h, Act: %h", expected_data, actual_data);
end
```

-----

## ğŸ“Š 5. ì‹œë®¬ë ˆì´ì…˜ ë¦¬í¬íŠ¸ (Verification Report)

í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì‹¤í–‰ì´ ì™„ë£Œë˜ë©´ `Environment` í´ë˜ìŠ¤ëŠ” ìˆ˜ì§‘ëœ í†µê³„ë¥¼ ë°”íƒ•ìœ¼ë¡œ ìµœì¢… ë¦¬í¬íŠ¸ë¥¼ ì½˜ì†”ì— ì¶œë ¥í•©ë‹ˆë‹¤. ì´ë¥¼ í†µí•´ ê²€ì¦ì˜ ì„±ê³µ ì—¬ë¶€ë¥¼ í•œëˆˆì— íŒŒì•…í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

```text
===================================
=========== TEST REPORT ===========
===================================
==    Total Test Cases : 256     ==  <-- Generated Random Packets
==    Passed Cases     : 256     ==  <-- Successfully Verified
==    Failed Cases     : 0       ==  <-- Mismatches / Errors
===================================
==      STATUS: TEST PASSED      ==
===================================
```

-----

## ğŸ“‚ 6. í”„ë¡œì íŠ¸ ë°œí‘œ ìë£Œ (Presentation)

ê²€ì¦ í™˜ê²½ì˜ ìƒì„¸ ì„¤ê³„ êµ¬ì¡°ì™€ ì‹œë®¬ë ˆì´ì…˜ íŒŒí˜• ë¶„ì„ ê²°ê³¼ëŠ” ì•„ë˜ ë³´ê³ ì„œë¥¼ í†µí•´ í™•ì¸í•˜ì‹¤ ìˆ˜ ìˆìŠµë‹ˆë‹¤.

\<div align="center"\>

[![PDF Report](https://img.shields.io/badge/ğŸ“„_PDF_Report-View_Document-FF0000?style=for-the-badge&logo=adobeacrobatreader&logoColor=white)](https://www.google.com/search?q=https://github.com/seokhyun-hwang/files/blob/main/UART_Verification.pdf)

\</div\>

-----

## ğŸ“‚ 7. ë””ë ‰í† ë¦¬ êµ¬ì¡° (Directory Structure)

```text
ğŸ“¦ UART-SystemVerilog-Verification
 â”£ ğŸ“‚ src                    # RTL Design Sources (DUT)
 â”ƒ â”£ ğŸ“œ uart_top.sv          # [DUT] UART Top Wrapper (FIFO + RX/TX)
 â”ƒ â”£ ğŸ“œ uart_rx.sv           # [DUT] RX Module (Oversampling Logic)
 â”ƒ â”£ ğŸ“œ uart_tx.sv           # [DUT] TX Module
 â”ƒ â”— ğŸ“œ fifo.sv              # [DUT] Circular FIFO Buffer
 â”£ ğŸ“‚ verification           # SystemVerilog Testbench
 â”ƒ â”£ ğŸ“œ tb_uart_top.sv       # [TB] Random Verification Top (Class definitions)
 â”ƒ â”£ ğŸ“œ tb_uart_rx.sv        # [TB] RX Unit Level Test
 â”ƒ â”£ ğŸ“œ tb_top_function.sv   # [TB] Functional Scenario Test
 â”ƒ â”— ğŸ“œ interface.sv         # [TB] Interface Definition
 â”— ğŸ“œ README.md              # Project Documentation
```

-----

## ğŸš€ 8. ì‹¤í–‰ ë°©ë²• (How to Run)

1.  **Vivado ì‹¤í–‰:** Xilinx Vivado Design Suiteë¥¼ ì‹¤í–‰í•©ë‹ˆë‹¤.
2.  **ì†ŒìŠ¤ ì¶”ê°€:** `src` í´ë”ì˜ RTL íŒŒì¼ê³¼ `verification` í´ë”ì˜ Testbench íŒŒì¼ì„ í”„ë¡œì íŠ¸ì— ì¶”ê°€í•©ë‹ˆë‹¤.
3.  **ì‹œë®¬ë ˆì´ì…˜ ì„¤ì •:**
      * **ëœë¤ ê²€ì¦:** `tb_uart_top` ëª¨ë“ˆì„ Simulation Topìœ¼ë¡œ ì„¤ì • í›„ ì‹¤í–‰.
      * **ê¸°ëŠ¥ ê²€ì¦:** `tb_top_function` ëª¨ë“ˆì„ Simulation Topìœ¼ë¡œ ì„¤ì • í›„ ì‹¤í–‰.
4.  **ê²°ê³¼ í™•ì¸:**
      * **Waveform:** ì‹ í˜¸ íŒŒí˜•ì„ í†µí•´ íƒ€ì´ë° ë° ë°ì´í„° íë¦„ í™•ì¸.
      * **Tcl Console:** Scoreboardê°€ ì¶œë ¥í•˜ëŠ” Pass/Fail ë¦¬í¬íŠ¸ í™•ì¸.

<br>

-----
Copyright â“’ 2025. SEOKHYUN HWANG. All rights reserved.
