{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578005550941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578005550942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 01:52:30 2020 " "Processing started: Fri Jan 03 01:52:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578005550942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578005550942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off factorial -c factorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off factorial -c factorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578005550942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1578005551679 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "factorial.v(25) " "Verilog HDL information at factorial.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1578005551784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factorial.v 1 1 " "Found 1 design units, including 1 entities, in source file factorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 factorial " "Found entity 1: factorial" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578005551786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578005551786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "factorial " "Elaborating entity \"factorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578005551817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 factorial.v(16) " "Verilog HDL assignment warning at factorial.v(16): truncated value with size 32 to match size of target (16)" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578005551817 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 factorial.v(21) " "Verilog HDL assignment warning at factorial.v(21): truncated value with size 32 to match size of target (16)" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578005551818 "|factorial"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "M factorial.v(13) " "Verilog HDL warning at factorial.v(13): initial value for variable M should be constant" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1578005551818 "|factorial"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Q factorial.v(13) " "Verilog HDL warning at factorial.v(13): initial value for variable Q should be constant" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1578005551818 "|factorial"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "temp_N factorial.v(13) " "Verilog HDL warning at factorial.v(13): initial value for variable temp_N should be constant" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1578005551818 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 factorial.v(42) " "Verilog HDL assignment warning at factorial.v(42): truncated value with size 32 to match size of target (5)" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578005551819 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 factorial.v(51) " "Verilog HDL assignment warning at factorial.v(51): truncated value with size 32 to match size of target (16)" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578005551819 "|factorial"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1578005553022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ee314/hw_3/part_b/output_files/factorial.map.smsg " "Generated suppressed messages file C:/ee314/hw_3/part_b/output_files/factorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1578005553561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1578005553864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005553864 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[0\] " "No output dependent on input pin \"N\[0\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[1\] " "No output dependent on input pin \"N\[1\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[2\] " "No output dependent on input pin \"N\[2\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[3\] " "No output dependent on input pin \"N\[3\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[4\] " "No output dependent on input pin \"N\[4\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[5\] " "No output dependent on input pin \"N\[5\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[6\] " "No output dependent on input pin \"N\[6\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[7\] " "No output dependent on input pin \"N\[7\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[8\] " "No output dependent on input pin \"N\[8\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[9\] " "No output dependent on input pin \"N\[9\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[10\] " "No output dependent on input pin \"N\[10\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[11\] " "No output dependent on input pin \"N\[11\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[12\] " "No output dependent on input pin \"N\[12\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[13\] " "No output dependent on input pin \"N\[13\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[14\] " "No output dependent on input pin \"N\[14\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[15\] " "No output dependent on input pin \"N\[15\]\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/part_b/factorial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578005554055 "|factorial|N[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1578005554055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1578005554058 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1578005554058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1578005554058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1578005554058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578005554217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 01:52:34 2020 " "Processing ended: Fri Jan 03 01:52:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578005554217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578005554217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578005554217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578005554217 ""}
