{"vcs1":{"timestamp_begin":1731053180.121426705, "rt":1.45, "ut":0.49, "st":0.27}}
{"vcselab":{"timestamp_begin":1731053181.660788372, "rt":1.47, "ut":0.30, "st":0.18}}
{"link":{"timestamp_begin":1731053183.235692873, "rt":0.37, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731053179.333896414}
{"VCS_COMP_START_TIME": 1731053179.333896414}
{"VCS_COMP_END_TIME": 1731053184.938117508}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330492}}
{"stitch_vcselab": {"peak_mem": 231536}}
