$date
  Mon Feb 19 04:30:33 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux_tb $end
$var reg 1 ! a0 $end
$var reg 1 " a1 $end
$var reg 1 # s0 $end
$var reg 1 $ y $end
$scope module uut $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' sel $end
$var reg 1 ( y $end
$var reg 1 ) and_out1 $end
$var reg 1 * and_out2 $end
$var reg 1 + or_out $end
$var reg 1 , not_out $end
$scope module not1 $end
$var reg 1 - x $end
$var reg 1 . w $end
$upscope $end
$scope module and1 $end
$var reg 1 / x $end
$var reg 1 0 y $end
$var reg 1 1 w $end
$upscope $end
$scope module and2 $end
$var reg 1 2 x $end
$var reg 1 3 y $end
$var reg 1 4 w $end
$upscope $end
$scope module or1 $end
$var reg 1 5 x $end
$var reg 1 6 y $end
$var reg 1 7 w $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
1,
0-
1.
0/
10
01
02
03
04
05
06
07
#10000000
1"
1&
12
#20000000
1!
0"
1$
1%
0&
1(
1)
1+
1/
11
02
15
17
#30000000
1"
1&
12
#40000000
0!
0"
1#
0$
0%
0&
1'
0(
0)
0+
0,
1-
0.
0/
00
01
02
13
05
07
#50000000
1"
1$
1&
1(
1*
1+
12
14
16
17
#60000000
