Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  1 15:58:00 2023
| Host         : DESKTOP-HL6DT46 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_loopback_control_sets_placed.rpt
| Design       : uart_loopback
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              32 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              25 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------+---------------------+------------------+----------------+--------------+
|    Clock Signal    |          Enable Signal         |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+--------------------------------+---------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG | u_uart_rx/rx_cnt[3]_i_1_n_0    | u_uart_rx/sys_rst_n |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_uart_tx/tx_cnt[3]_i_1_n_0    | u_uart_rx/sys_rst_n |                2 |              4 |         2.00 |
|  sys_clk_IBUF_BUFG | u_uart_rx/rx_flag0             | u_uart_rx/sys_rst_n |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | u_uart_tx/tx_data_t[7]_i_1_n_0 | u_uart_rx/sys_rst_n |                2 |              9 |         4.50 |
|  sys_clk_IBUF_BUFG |                                | u_uart_rx/sys_rst_n |               10 |             32 |         3.20 |
+--------------------+--------------------------------+---------------------+------------------+----------------+--------------+


