//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z11mvt_kernel1iPfS_S_

.visible .entry _Z11mvt_kernel1iPfS_S_(
	.param .u32 _Z11mvt_kernel1iPfS_S__param_0,
	.param .u64 _Z11mvt_kernel1iPfS_S__param_1,
	.param .u64 _Z11mvt_kernel1iPfS_S__param_2,
	.param .u64 _Z11mvt_kernel1iPfS_S__param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<28>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd8, [_Z11mvt_kernel1iPfS_S__param_1];
	ld.param.u64 	%rd9, [_Z11mvt_kernel1iPfS_S__param_2];
	ld.param.u64 	%rd10, [_Z11mvt_kernel1iPfS_S__param_3];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.gt.s32	%p1, %r4, 4095;
	@%p1 bra 	BB0_3;

	cvta.to.global.u64 	%rd18, %rd10;
	cvta.to.global.u64 	%rd17, %rd8;
	cvta.to.global.u64 	%rd11, %rd9;
	mul.wide.s32 	%rd12, %r4, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.f32 	%f27, [%rd3];
	mul.lo.s32 	%r10, %r1, %r2;
	shl.b32 	%r11, %r3, 12;
	mad.lo.s32 	%r12, %r10, 4096, %r11;
	shl.b32 	%r5, %r12, 2;
	add.s32 	%r13, %r3, %r10;
	shl.b32 	%r6, %r13, 14;
	mov.u32 	%r14, -4096;

BB0_2:
	cvt.s64.s32	%rd13, %r6;
	add.s64 	%rd14, %rd17, %rd13;
	ld.global.f32 	%f4, [%rd18];
	ld.global.f32 	%f5, [%rd14];
	fma.rn.f32 	%f6, %f5, %f4, %f27;
	st.global.f32 	[%rd3], %f6;
	cvt.s64.s32	%rd15, %r5;
	add.s64 	%rd16, %rd17, %rd15;
	ld.global.f32 	%f7, [%rd18+4];
	ld.global.f32 	%f8, [%rd16+4];
	fma.rn.f32 	%f9, %f8, %f7, %f6;
	st.global.f32 	[%rd3], %f9;
	ld.global.f32 	%f10, [%rd18+8];
	ld.global.f32 	%f11, [%rd16+8];
	fma.rn.f32 	%f12, %f11, %f10, %f9;
	st.global.f32 	[%rd3], %f12;
	ld.global.f32 	%f13, [%rd18+12];
	ld.global.f32 	%f14, [%rd16+12];
	fma.rn.f32 	%f15, %f14, %f13, %f12;
	st.global.f32 	[%rd3], %f15;
	ld.global.f32 	%f16, [%rd18+16];
	ld.global.f32 	%f17, [%rd16+16];
	fma.rn.f32 	%f18, %f17, %f16, %f15;
	st.global.f32 	[%rd3], %f18;
	ld.global.f32 	%f19, [%rd18+20];
	ld.global.f32 	%f20, [%rd16+20];
	fma.rn.f32 	%f21, %f20, %f19, %f18;
	st.global.f32 	[%rd3], %f21;
	ld.global.f32 	%f22, [%rd18+24];
	ld.global.f32 	%f23, [%rd16+24];
	fma.rn.f32 	%f24, %f23, %f22, %f21;
	st.global.f32 	[%rd3], %f24;
	ld.global.f32 	%f25, [%rd18+28];
	ld.global.f32 	%f26, [%rd16+28];
	fma.rn.f32 	%f27, %f26, %f25, %f24;
	st.global.f32 	[%rd3], %f27;
	add.s64 	%rd18, %rd18, 32;
	add.s64 	%rd17, %rd17, 32;
	add.s32 	%r14, %r14, 8;
	setp.ne.s32	%p2, %r14, 0;
	@%p2 bra 	BB0_2;

BB0_3:
	ret;
}


