INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/washing machine controller/washing machine controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3028] 'state' was previously declared with a range [C:/Users/nimes/washing machine controller/washing machine controller.srcs/sources_1/new/controller.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/washing machine controller/washing machine controller.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/nimes/washing machine controller/washing machine controller.srcs/sources_1/new/timer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/washing machine controller/washing machine controller.srcs/sources_1/new/washing_machine_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module washing_machine_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/washing machine controller/washing machine controller.srcs/sim_1/new/wm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wm_tb
