# SoC Implementation flow with pads, On-chip PLL block (avsdpll_3v3), and PLL control circuit

We refer to the following github link https://github.com/rsnkhatri3/vsdPLLSoC.git to implement the SoC.

This is the cofiguration TCL file of the SOIC-24 chip:

![](/images/chip1.png)

This is the layout of the SOIC-24 chip:

![](/images/chip2.png)

