--
--	Conversion of Motor_Test.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed May 07 11:56:00 2025
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \UART_PC:Net_9\ : bit;
SIGNAL \UART_PC:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \UART_PC:BUART:clock_op\ : bit;
SIGNAL \UART_PC:BUART:reset_reg\ : bit;
SIGNAL \UART_PC:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_PC:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_PC:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_PC:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_PC:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_PC:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_PC:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_PC:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_PC:BUART:reset_sr\ : bit;
SIGNAL \UART_PC:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_8 : bit;
SIGNAL \UART_PC:BUART:txn\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \UART_PC:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_14 : bit;
SIGNAL \UART_PC:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_PC:BUART:tx_state_1\ : bit;
SIGNAL \UART_PC:BUART:tx_state_0\ : bit;
SIGNAL \UART_PC:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \UART_PC:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:tx_shift_out\ : bit;
SIGNAL \UART_PC:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_PC:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_PC:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:counter_load_not\ : bit;
SIGNAL \UART_PC:BUART:tx_state_2\ : bit;
SIGNAL \UART_PC:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_PC:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_PC:BUART:sc_out_7\ : bit;
SIGNAL \UART_PC:BUART:sc_out_6\ : bit;
SIGNAL \UART_PC:BUART:sc_out_5\ : bit;
SIGNAL \UART_PC:BUART:sc_out_4\ : bit;
SIGNAL \UART_PC:BUART:sc_out_3\ : bit;
SIGNAL \UART_PC:BUART:sc_out_2\ : bit;
SIGNAL \UART_PC:BUART:sc_out_1\ : bit;
SIGNAL \UART_PC:BUART:sc_out_0\ : bit;
SIGNAL \UART_PC:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_PC:BUART:tx_status_6\ : bit;
SIGNAL \UART_PC:BUART:tx_status_5\ : bit;
SIGNAL \UART_PC:BUART:tx_status_4\ : bit;
SIGNAL \UART_PC:BUART:tx_status_0\ : bit;
SIGNAL \UART_PC:BUART:tx_status_1\ : bit;
SIGNAL \UART_PC:BUART:tx_status_2\ : bit;
SIGNAL \UART_PC:BUART:tx_status_3\ : bit;
SIGNAL Net_11 : bit;
SIGNAL \UART_PC:BUART:tx_bitclk\ : bit;
SIGNAL \UART_PC:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_PC:BUART:tx_mark\ : bit;
SIGNAL \UART_PC:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_PC:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_PC:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_PC:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_PC:BUART:rx_state_1\ : bit;
SIGNAL \UART_PC:BUART:rx_state_0\ : bit;
SIGNAL \UART_PC:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_PC:BUART:rx_postpoll\ : bit;
SIGNAL \UART_PC:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_PC:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:hd_shift_out\ : bit;
SIGNAL \UART_PC:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_PC:BUART:rx_fifofull\ : bit;
SIGNAL \UART_PC:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_PC:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_PC:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:rx_counter_load\ : bit;
SIGNAL \UART_PC:BUART:rx_state_3\ : bit;
SIGNAL \UART_PC:BUART:rx_state_2\ : bit;
SIGNAL \UART_PC:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_PC:BUART:rx_count_2\ : bit;
SIGNAL \UART_PC:BUART:rx_count_1\ : bit;
SIGNAL \UART_PC:BUART:rx_count_0\ : bit;
SIGNAL \UART_PC:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_PC:BUART:rx_count_6\ : bit;
SIGNAL \UART_PC:BUART:rx_count_5\ : bit;
SIGNAL \UART_PC:BUART:rx_count_4\ : bit;
SIGNAL \UART_PC:BUART:rx_count_3\ : bit;
SIGNAL \UART_PC:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_PC:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_PC:BUART:rx_bitclk\ : bit;
SIGNAL \UART_PC:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_PC:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_PC:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_PC:BUART:pollingrange\ : bit;
SIGNAL \UART_PC:BUART:pollcount_1\ : bit;
SIGNAL Net_5 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \UART_PC:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_PC:BUART:rx_status_0\ : bit;
SIGNAL \UART_PC:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_PC:BUART:rx_status_1\ : bit;
SIGNAL \UART_PC:BUART:rx_status_2\ : bit;
SIGNAL \UART_PC:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_PC:BUART:rx_status_3\ : bit;
SIGNAL \UART_PC:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_PC:BUART:rx_status_4\ : bit;
SIGNAL \UART_PC:BUART:rx_status_5\ : bit;
SIGNAL \UART_PC:BUART:rx_status_6\ : bit;
SIGNAL \UART_PC:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_4 : bit;
SIGNAL \UART_PC:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_PC:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_PC:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \UART_PC:BUART:rx_address_detected\ : bit;
SIGNAL \UART_PC:BUART:rx_last\ : bit;
SIGNAL \UART_PC:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_PC:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_PC:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_PC_net_0 : bit;
SIGNAL tmpIO_0__Rx_PC_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_PC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_PC_net_0 : bit;
SIGNAL tmpOE__Tx_PC_net_0 : bit;
SIGNAL tmpFB_0__Tx_PC_net_0 : bit;
SIGNAL tmpIO_0__Tx_PC_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_PC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_PC_net_0 : bit;
SIGNAL \PWM_B:PWMUDB:km_run\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_425 : bit;
SIGNAL \PWM_B:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_B:PWMUDB:control_7\ : bit;
SIGNAL \PWM_B:PWMUDB:control_6\ : bit;
SIGNAL \PWM_B:PWMUDB:control_5\ : bit;
SIGNAL \PWM_B:PWMUDB:control_4\ : bit;
SIGNAL \PWM_B:PWMUDB:control_3\ : bit;
SIGNAL \PWM_B:PWMUDB:control_2\ : bit;
SIGNAL \PWM_B:PWMUDB:control_1\ : bit;
SIGNAL \PWM_B:PWMUDB:control_0\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_B:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_B:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_B:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_B:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_B:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_B:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_B:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_B:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_B:PWMUDB:reset\ : bit;
SIGNAL \PWM_B:PWMUDB:status_6\ : bit;
SIGNAL \PWM_B:PWMUDB:status_5\ : bit;
SIGNAL \PWM_B:PWMUDB:status_4\ : bit;
SIGNAL \PWM_B:PWMUDB:status_3\ : bit;
SIGNAL \PWM_B:PWMUDB:status_2\ : bit;
SIGNAL \PWM_B:PWMUDB:status_1\ : bit;
SIGNAL \PWM_B:PWMUDB:status_0\ : bit;
SIGNAL \PWM_B:Net_55\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_B:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_B:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_B:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_B:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:compare1\ : bit;
SIGNAL \PWM_B:PWMUDB:compare2\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_B:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_B:Net_101\ : bit;
SIGNAL \PWM_B:Net_96\ : bit;
SIGNAL Net_422 : bit;
SIGNAL Net_423 : bit;
SIGNAL \PWM_B:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_668 : bit;
SIGNAL Net_662 : bit;
SIGNAL Net_661 : bit;
SIGNAL \PWM_B:Net_113\ : bit;
SIGNAL \PWM_B:Net_107\ : bit;
SIGNAL \PWM_B:Net_114\ : bit;
SIGNAL tmpOE__IN4_net_0 : bit;
SIGNAL tmpFB_0__IN4_net_0 : bit;
SIGNAL tmpIO_0__IN4_net_0 : bit;
TERMINAL tmpSIOVREF__IN4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IN4_net_0 : bit;
SIGNAL \PWM_A:PWMUDB:km_run\ : bit;
SIGNAL \PWM_A:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_191 : bit;
SIGNAL \PWM_A:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_A:PWMUDB:control_7\ : bit;
SIGNAL \PWM_A:PWMUDB:control_6\ : bit;
SIGNAL \PWM_A:PWMUDB:control_5\ : bit;
SIGNAL \PWM_A:PWMUDB:control_4\ : bit;
SIGNAL \PWM_A:PWMUDB:control_3\ : bit;
SIGNAL \PWM_A:PWMUDB:control_2\ : bit;
SIGNAL \PWM_A:PWMUDB:control_1\ : bit;
SIGNAL \PWM_A:PWMUDB:control_0\ : bit;
SIGNAL \PWM_A:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_A:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_A:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_A:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_A:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_A:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_A:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_A:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_A:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_A:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_A:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_A:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_A:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_A:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_A:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_A:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_A:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_A:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_A:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_A:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_A:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_A:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_A:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_A:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_A:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_A:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_A:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_A:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_A:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_A:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_A:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_A:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_A:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM_A:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM_A:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_A:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_A:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_A:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_A:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_A:PWMUDB:reset\ : bit;
SIGNAL \PWM_A:PWMUDB:status_6\ : bit;
SIGNAL \PWM_A:PWMUDB:status_5\ : bit;
SIGNAL \PWM_A:PWMUDB:status_4\ : bit;
SIGNAL \PWM_A:PWMUDB:status_3\ : bit;
SIGNAL \PWM_A:PWMUDB:status_2\ : bit;
SIGNAL \PWM_A:PWMUDB:status_1\ : bit;
SIGNAL \PWM_A:PWMUDB:status_0\ : bit;
SIGNAL \PWM_A:Net_55\ : bit;
SIGNAL \PWM_A:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_A:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_A:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_A:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_A:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_A:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_A:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_A:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_A:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_A:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_A:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_A:PWMUDB:compare1\ : bit;
SIGNAL \PWM_A:PWMUDB:compare2\ : bit;
SIGNAL \PWM_A:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_A:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_A:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_A:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_A:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_A:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_A:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_A:Net_101\ : bit;
SIGNAL \PWM_A:Net_96\ : bit;
SIGNAL Net_72 : bit;
SIGNAL Net_100 : bit;
SIGNAL \PWM_A:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWM_A:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWM_A:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_679 : bit;
SIGNAL Net_673 : bit;
SIGNAL Net_672 : bit;
SIGNAL \PWM_A:Net_113\ : bit;
SIGNAL \PWM_A:Net_107\ : bit;
SIGNAL \PWM_A:Net_114\ : bit;
SIGNAL tmpOE__IN3_net_0 : bit;
SIGNAL tmpFB_0__IN3_net_0 : bit;
SIGNAL tmpIO_0__IN3_net_0 : bit;
TERMINAL tmpSIOVREF__IN3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IN3_net_0 : bit;
SIGNAL tmpOE__fireDirPin_net_0 : bit;
SIGNAL tmpFB_0__fireDirPin_net_0 : bit;
SIGNAL tmpIO_0__fireDirPin_net_0 : bit;
TERMINAL tmpSIOVREF__fireDirPin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__fireDirPin_net_0 : bit;
SIGNAL Net_236 : bit;
SIGNAL \UART_BT:Net_9\ : bit;
SIGNAL Net_231 : bit;
SIGNAL \UART_BT:Net_61\ : bit;
SIGNAL \UART_BT:BUART:clock_op\ : bit;
SIGNAL \UART_BT:BUART:reset_reg\ : bit;
SIGNAL \UART_BT:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_BT:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_BT:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_BT:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_BT:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_BT:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_BT:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_BT:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_BT:BUART:reset_sr\ : bit;
SIGNAL \UART_BT:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_232 : bit;
SIGNAL \UART_BT:BUART:txn\ : bit;
SIGNAL \UART_BT:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_BT:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_BT:BUART:tx_state_1\ : bit;
SIGNAL \UART_BT:BUART:tx_state_0\ : bit;
SIGNAL \UART_BT:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_BT:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:tx_shift_out\ : bit;
SIGNAL \UART_BT:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_BT:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_BT:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:counter_load_not\ : bit;
SIGNAL \UART_BT:BUART:tx_state_2\ : bit;
SIGNAL \UART_BT:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_BT:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_BT:BUART:sc_out_7\ : bit;
SIGNAL \UART_BT:BUART:sc_out_6\ : bit;
SIGNAL \UART_BT:BUART:sc_out_5\ : bit;
SIGNAL \UART_BT:BUART:sc_out_4\ : bit;
SIGNAL \UART_BT:BUART:sc_out_3\ : bit;
SIGNAL \UART_BT:BUART:sc_out_2\ : bit;
SIGNAL \UART_BT:BUART:sc_out_1\ : bit;
SIGNAL \UART_BT:BUART:sc_out_0\ : bit;
SIGNAL \UART_BT:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_BT:BUART:tx_status_6\ : bit;
SIGNAL \UART_BT:BUART:tx_status_5\ : bit;
SIGNAL \UART_BT:BUART:tx_status_4\ : bit;
SIGNAL \UART_BT:BUART:tx_status_0\ : bit;
SIGNAL \UART_BT:BUART:tx_status_1\ : bit;
SIGNAL \UART_BT:BUART:tx_status_2\ : bit;
SIGNAL \UART_BT:BUART:tx_status_3\ : bit;
SIGNAL Net_235 : bit;
SIGNAL \UART_BT:BUART:tx_bitclk\ : bit;
SIGNAL \UART_BT:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_BT:BUART:tx_mark\ : bit;
SIGNAL \UART_BT:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_BT:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_BT:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_BT:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_BT:BUART:rx_state_1\ : bit;
SIGNAL \UART_BT:BUART:rx_state_0\ : bit;
SIGNAL \UART_BT:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_BT:BUART:rx_postpoll\ : bit;
SIGNAL \UART_BT:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_BT:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:hd_shift_out\ : bit;
SIGNAL \UART_BT:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_BT:BUART:rx_fifofull\ : bit;
SIGNAL \UART_BT:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_BT:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_BT:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:rx_counter_load\ : bit;
SIGNAL \UART_BT:BUART:rx_state_3\ : bit;
SIGNAL \UART_BT:BUART:rx_state_2\ : bit;
SIGNAL \UART_BT:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_BT:BUART:rx_count_2\ : bit;
SIGNAL \UART_BT:BUART:rx_count_1\ : bit;
SIGNAL \UART_BT:BUART:rx_count_0\ : bit;
SIGNAL \UART_BT:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_BT:BUART:rx_count_6\ : bit;
SIGNAL \UART_BT:BUART:rx_count_5\ : bit;
SIGNAL \UART_BT:BUART:rx_count_4\ : bit;
SIGNAL \UART_BT:BUART:rx_count_3\ : bit;
SIGNAL \UART_BT:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_BT:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_BT:BUART:rx_bitclk\ : bit;
SIGNAL \UART_BT:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_BT:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_BT:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_BT:BUART:pollingrange\ : bit;
SIGNAL \UART_BT:BUART:pollcount_1\ : bit;
SIGNAL Net_228 : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\ : bit;
SIGNAL \UART_BT:BUART:pollcount_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODIN8_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODIN8_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODIN9_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODIN9_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\ : bit;
SIGNAL \UART_BT:BUART:rx_status_0\ : bit;
SIGNAL \UART_BT:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_BT:BUART:rx_status_1\ : bit;
SIGNAL \UART_BT:BUART:rx_status_2\ : bit;
SIGNAL \UART_BT:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_BT:BUART:rx_status_3\ : bit;
SIGNAL \UART_BT:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_BT:BUART:rx_status_4\ : bit;
SIGNAL \UART_BT:BUART:rx_status_5\ : bit;
SIGNAL \UART_BT:BUART:rx_status_6\ : bit;
SIGNAL \UART_BT:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_227 : bit;
SIGNAL \UART_BT:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_BT:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_BT:BUART:rx_break_status\ : bit;
SIGNAL \UART_BT:BUART:sRX:cmp_vv_vv_MODGEN_11\ : bit;
SIGNAL \UART_BT:BUART:rx_address_detected\ : bit;
SIGNAL \UART_BT:BUART:rx_last\ : bit;
SIGNAL \UART_BT:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_BT:BUART:sRX:cmp_vv_vv_MODGEN_12\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_6\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_5\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_4\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_3\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODIN10_6\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_2\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODIN10_5\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODIN10_4\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODIN10_3\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_6\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_5\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_4\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_3\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_2\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_6\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_5\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_4\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_3\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_2\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_6\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_5\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_4\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_3\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_2\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_6\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_6\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_5\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_5\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_4\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_4\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_3\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_3\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_2\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_2\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:newa_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:newb_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:dataa_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:datab_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:xeq\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:xneq\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:xlt\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:xlte\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:xgt\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:g1:a0:xgte\ : bit;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:lt\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:MODULE_12:lt\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:eq\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:MODULE_12:eq\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:gt\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:MODULE_12:gt\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:gte\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:MODULE_12:gte\:SIGNAL IS 2;
SIGNAL \UART_BT:BUART:sRX:MODULE_12:lte\ : bit;
ATTRIBUTE port_state_att of \UART_BT:BUART:sRX:MODULE_12:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_BT_net_0 : bit;
SIGNAL tmpIO_0__Rx_BT_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_BT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_BT_net_0 : bit;
SIGNAL tmpOE__Tx_BT_net_0 : bit;
SIGNAL tmpFB_0__Tx_BT_net_0 : bit;
SIGNAL tmpIO_0__Tx_BT_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_BT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_BT_net_0 : bit;
SIGNAL tmpOE__IN2_net_0 : bit;
SIGNAL tmpFB_0__IN2_net_0 : bit;
SIGNAL tmpIO_0__IN2_net_0 : bit;
TERMINAL tmpSIOVREF__IN2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IN2_net_0 : bit;
SIGNAL tmpOE__IN1_net_0 : bit;
SIGNAL tmpFB_0__IN1_net_0 : bit;
SIGNAL tmpIO_0__IN1_net_0 : bit;
TERMINAL tmpSIOVREF__IN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IN1_net_0 : bit;
SIGNAL Net_272 : bit;
SIGNAL tmpOE__Trigger_net_0 : bit;
SIGNAL tmpFB_0__Trigger_net_0 : bit;
SIGNAL tmpIO_0__Trigger_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_net_0 : bit;
SIGNAL tmpOE__Echo_net_0 : bit;
SIGNAL Net_268 : bit;
SIGNAL tmpIO_0__Echo_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_net_0 : bit;
TERMINAL Net_96 : bit;
SIGNAL tmpINTERRUPT_0__Echo_net_0 : bit;
TERMINAL Net_73 : bit;
TERMINAL Net_74 : bit;
TERMINAL Net_487 : bit;
TERMINAL Net_488 : bit;
TERMINAL Net_489 : bit;
TERMINAL Net_490 : bit;
TERMINAL Net_491 : bit;
TERMINAL Net_492 : bit;
TERMINAL Net_493 : bit;
TERMINAL Net_494 : bit;
TERMINAL Net_495 : bit;
TERMINAL Net_496 : bit;
TERMINAL Net_77 : bit;
TERMINAL Net_497 : bit;
TERMINAL Net_498 : bit;
TERMINAL Net_499 : bit;
TERMINAL Net_500 : bit;
TERMINAL Net_501 : bit;
TERMINAL Net_502 : bit;
SIGNAL Net_117 : bit;
SIGNAL \Counter:Net_43\ : bit;
SIGNAL Net_507 : bit;
SIGNAL \Counter:Net_49\ : bit;
SIGNAL \Counter:Net_82\ : bit;
SIGNAL \Counter:Net_89\ : bit;
SIGNAL \Counter:Net_95\ : bit;
SIGNAL \Counter:Net_91\ : bit;
SIGNAL \Counter:Net_102\ : bit;
SIGNAL \Counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter:CounterUDB:control_7\ : bit;
SIGNAL \Counter:CounterUDB:control_6\ : bit;
SIGNAL \Counter:CounterUDB:control_5\ : bit;
SIGNAL \Counter:CounterUDB:control_4\ : bit;
SIGNAL \Counter:CounterUDB:control_3\ : bit;
SIGNAL \Counter:CounterUDB:control_2\ : bit;
SIGNAL \Counter:CounterUDB:control_1\ : bit;
SIGNAL \Counter:CounterUDB:control_0\ : bit;
SIGNAL \Counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter:CounterUDB:prevCapture\ : bit;
SIGNAL Net_163 : bit;
SIGNAL \Counter:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter:CounterUDB:reload\ : bit;
SIGNAL Net_506 : bit;
SIGNAL \Counter:CounterUDB:reload_tc\ : bit;
SIGNAL \Counter:CounterUDB:final_enable\ : bit;
SIGNAL \Counter:CounterUDB:disable_run_i\ : bit;
SIGNAL \Counter:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter:CounterUDB:status_0\ : bit;
SIGNAL \Counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter:CounterUDB:status_1\ : bit;
SIGNAL \Counter:CounterUDB:per_zero\ : bit;
SIGNAL \Counter:CounterUDB:status_2\ : bit;
SIGNAL \Counter:CounterUDB:status_3\ : bit;
SIGNAL \Counter:CounterUDB:status_4\ : bit;
SIGNAL \Counter:CounterUDB:status_5\ : bit;
SIGNAL \Counter:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter:CounterUDB:status_6\ : bit;
SIGNAL \Counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter:CounterUDB:overflow\ : bit;
SIGNAL \Counter:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter:CounterUDB:per_equal\ : bit;
SIGNAL \Counter:CounterUDB:underflow\ : bit;
SIGNAL \Counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter:CounterUDB:tc_i\ : bit;
SIGNAL \Counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_503 : bit;
SIGNAL \Counter:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_274 : bit;
SIGNAL \Counter:CounterUDB:count_enable\ : bit;
SIGNAL \Counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter:CounterUDB:nc16\ : bit;
SIGNAL \Counter:CounterUDB:nc17\ : bit;
SIGNAL \Counter:CounterUDB:nc1\ : bit;
SIGNAL \Counter:CounterUDB:nc10\ : bit;
SIGNAL \Counter:CounterUDB:nc2\ : bit;
SIGNAL \Counter:CounterUDB:nc3\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:nc30\ : bit;
SIGNAL \Counter:CounterUDB:nc31\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Counter:CounterUDB:nc43\ : bit;
SIGNAL \Counter:CounterUDB:per_FF\ : bit;
SIGNAL \Counter:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Reset:clk\ : bit;
SIGNAL \Counter_Reset:rst\ : bit;
SIGNAL \Counter_Reset:control_out_0\ : bit;
SIGNAL Net_511 : bit;
SIGNAL \Counter_Reset:control_out_1\ : bit;
SIGNAL Net_512 : bit;
SIGNAL \Counter_Reset:control_out_2\ : bit;
SIGNAL Net_513 : bit;
SIGNAL \Counter_Reset:control_out_3\ : bit;
SIGNAL Net_514 : bit;
SIGNAL \Counter_Reset:control_out_4\ : bit;
SIGNAL Net_515 : bit;
SIGNAL \Counter_Reset:control_out_5\ : bit;
SIGNAL Net_516 : bit;
SIGNAL \Counter_Reset:control_out_6\ : bit;
SIGNAL Net_517 : bit;
SIGNAL \Counter_Reset:control_out_7\ : bit;
SIGNAL \Counter_Reset:control_7\ : bit;
SIGNAL \Counter_Reset:control_6\ : bit;
SIGNAL \Counter_Reset:control_5\ : bit;
SIGNAL \Counter_Reset:control_4\ : bit;
SIGNAL \Counter_Reset:control_3\ : bit;
SIGNAL \Counter_Reset:control_2\ : bit;
SIGNAL \Counter_Reset:control_1\ : bit;
SIGNAL \Counter_Reset:control_0\ : bit;
SIGNAL \FreqDiv:not_last_reset\ : bit;
SIGNAL \FreqDiv:count_0\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_0\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_31\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_30\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_29\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_28\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_27\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_26\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_25\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_24\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_23\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_22\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_21\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_20\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_19\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_18\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_17\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_16\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_15\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_14\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_13\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_12\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_11\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_10\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_9\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_8\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_7\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_6\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_5\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_4\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_3\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_2\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_1\ : bit;
SIGNAL \FreqDiv:MODULE_13:b_0\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv:MODIN11_0\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_31\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_30\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_29\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_28\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_27\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_26\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_25\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_24\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_23\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_22\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_21\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_20\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_19\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_18\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_17\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_16\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_15\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_14\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_13\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_12\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_11\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_10\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_9\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_8\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_7\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_6\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_5\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_4\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_3\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_2\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_13_1\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_698 : bit;
SIGNAL Net_684 : bit;
SIGNAL Net_682 : bit;
SIGNAL \Timer_DS:Net_260\ : bit;
SIGNAL \Timer_DS:Net_266\ : bit;
SIGNAL \Timer_DS:Net_51\ : bit;
SIGNAL \Timer_DS:Net_261\ : bit;
SIGNAL \Timer_DS:Net_57\ : bit;
SIGNAL Net_697 : bit;
SIGNAL \Timer_DS:Net_102\ : bit;
SIGNAL tmpOE__dialDirPin_net_0 : bit;
SIGNAL tmpFB_0__dialDirPin_net_0 : bit;
SIGNAL tmpIO_0__dialDirPin_net_0 : bit;
TERMINAL tmpSIOVREF__dialDirPin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__dialDirPin_net_0 : bit;
SIGNAL tmpOE__dialStepPin_net_0 : bit;
SIGNAL tmpFB_0__dialStepPin_net_0 : bit;
SIGNAL tmpIO_0__dialStepPin_net_0 : bit;
TERMINAL tmpSIOVREF__dialStepPin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__dialStepPin_net_0 : bit;
SIGNAL Net_699 : bit;
SIGNAL \Timer_Stepper:Net_260\ : bit;
SIGNAL Net_704 : bit;
SIGNAL \Timer_Stepper:Net_55\ : bit;
SIGNAL Net_176 : bit;
SIGNAL \Timer_Stepper:Net_53\ : bit;
SIGNAL Net_702 : bit;
SIGNAL \Timer_Stepper:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:control_7\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:control_6\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:control_5\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:control_4\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:control_3\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:control_2\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:control_1\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:control_0\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_701 : bit;
SIGNAL \Timer_Stepper:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:status_6\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:status_5\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:status_4\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:status_0\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:status_1\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:status_2\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:status_3\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Stepper:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_Stepper:Net_102\ : bit;
SIGNAL \Timer_Stepper:Net_266\ : bit;
SIGNAL tmpOE__angleDirPin_net_0 : bit;
SIGNAL tmpFB_0__angleDirPin_net_0 : bit;
SIGNAL tmpIO_0__angleDirPin_net_0 : bit;
TERMINAL tmpSIOVREF__angleDirPin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__angleDirPin_net_0 : bit;
SIGNAL tmpOE__angleStepPin_net_0 : bit;
SIGNAL tmpFB_0__angleStepPin_net_0 : bit;
SIGNAL tmpIO_0__angleStepPin_net_0 : bit;
TERMINAL tmpSIOVREF__angleStepPin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__angleStepPin_net_0 : bit;
SIGNAL tmpOE__fireStepPin_net_0 : bit;
SIGNAL tmpFB_0__fireStepPin_net_0 : bit;
SIGNAL tmpIO_0__fireStepPin_net_0 : bit;
TERMINAL tmpSIOVREF__fireStepPin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__fireStepPin_net_0 : bit;
SIGNAL \UART_PC:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_PC:BUART:txn\\D\ : bit;
SIGNAL \UART_PC:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_PC:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_PC:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_11D : bit;
SIGNAL \UART_PC:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_PC:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_PC:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_PC:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_PC:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_PC:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_last\\D\ : bit;
SIGNAL \UART_PC:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_A:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \UART_BT:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_BT:BUART:txn\\D\ : bit;
SIGNAL \UART_BT:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_BT:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_BT:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_235D : bit;
SIGNAL \UART_BT:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_BT:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_BT:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_BT:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_BT:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_BT:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_last\\D\ : bit;
SIGNAL \UART_BT:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter:CounterUDB:disable_run_i\\D\ : bit;
SIGNAL \Counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL Net_274D : bit;
SIGNAL \FreqDiv:not_last_reset\\D\ : bit;
SIGNAL \FreqDiv:count_0\\D\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_Stepper:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_8 <= (not \UART_PC:BUART:txn\);

zero <=  ('0') ;

\UART_PC:BUART:counter_load_not\ <= ((not \UART_PC:BUART:tx_bitclk_enable_pre\ and \UART_PC:BUART:tx_state_2\)
	OR \UART_PC:BUART:tx_state_0\
	OR \UART_PC:BUART:tx_state_1\);

\UART_PC:BUART:tx_status_0\ <= ((not \UART_PC:BUART:tx_state_1\ and not \UART_PC:BUART:tx_state_0\ and \UART_PC:BUART:tx_bitclk_enable_pre\ and \UART_PC:BUART:tx_fifo_empty\ and \UART_PC:BUART:tx_state_2\));

\UART_PC:BUART:tx_status_2\ <= (not \UART_PC:BUART:tx_fifo_notfull\);

Net_11D <= ((not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:tx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:tx_state_0\)
	OR (not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:tx_state_1\));

\UART_PC:BUART:tx_bitclk\\D\ <= ((not \UART_PC:BUART:tx_state_2\ and \UART_PC:BUART:tx_bitclk_enable_pre\)
	OR (\UART_PC:BUART:tx_state_0\ and \UART_PC:BUART:tx_bitclk_enable_pre\)
	OR (\UART_PC:BUART:tx_state_1\ and \UART_PC:BUART:tx_bitclk_enable_pre\));

\UART_PC:BUART:tx_mark\\D\ <= ((not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:tx_mark\));

\UART_PC:BUART:tx_state_2\\D\ <= ((not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_2\ and \UART_PC:BUART:tx_state_1\ and \UART_PC:BUART:tx_counter_dp\ and \UART_PC:BUART:tx_bitclk\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_2\ and \UART_PC:BUART:tx_state_1\ and \UART_PC:BUART:tx_state_0\ and \UART_PC:BUART:tx_bitclk\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_1\ and \UART_PC:BUART:tx_state_0\ and \UART_PC:BUART:tx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_0\ and \UART_PC:BUART:tx_state_1\ and \UART_PC:BUART:tx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_bitclk_enable_pre\ and \UART_PC:BUART:tx_state_2\));

\UART_PC:BUART:tx_state_1\\D\ <= ((not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_1\ and not \UART_PC:BUART:tx_state_2\ and \UART_PC:BUART:tx_state_0\ and \UART_PC:BUART:tx_bitclk\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_2\ and not \UART_PC:BUART:tx_bitclk\ and \UART_PC:BUART:tx_state_1\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_bitclk_enable_pre\ and \UART_PC:BUART:tx_state_1\ and \UART_PC:BUART:tx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_0\ and not \UART_PC:BUART:tx_counter_dp\ and \UART_PC:BUART:tx_state_1\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_0\ and \UART_PC:BUART:tx_state_1\ and \UART_PC:BUART:tx_state_2\));

\UART_PC:BUART:tx_state_0\\D\ <= ((not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_1\ and not \UART_PC:BUART:tx_fifo_empty\ and \UART_PC:BUART:tx_bitclk_enable_pre\ and \UART_PC:BUART:tx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_1\ and not \UART_PC:BUART:tx_state_0\ and not \UART_PC:BUART:tx_fifo_empty\ and not \UART_PC:BUART:tx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_bitclk_enable_pre\ and \UART_PC:BUART:tx_state_0\ and \UART_PC:BUART:tx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_2\ and not \UART_PC:BUART:tx_bitclk\ and \UART_PC:BUART:tx_state_0\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_fifo_empty\ and \UART_PC:BUART:tx_state_0\ and \UART_PC:BUART:tx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_1\ and \UART_PC:BUART:tx_state_0\ and \UART_PC:BUART:tx_state_2\));

\UART_PC:BUART:txn\\D\ <= ((not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_0\ and not \UART_PC:BUART:tx_shift_out\ and not \UART_PC:BUART:tx_state_2\ and not \UART_PC:BUART:tx_counter_dp\ and \UART_PC:BUART:tx_state_1\ and \UART_PC:BUART:tx_bitclk\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_1\ and not \UART_PC:BUART:tx_state_2\ and not \UART_PC:BUART:tx_bitclk\ and \UART_PC:BUART:tx_state_0\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_state_1\ and not \UART_PC:BUART:tx_shift_out\ and not \UART_PC:BUART:tx_state_2\ and \UART_PC:BUART:tx_state_0\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:tx_bitclk\ and \UART_PC:BUART:txn\ and \UART_PC:BUART:tx_state_1\)
	OR (not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:txn\ and \UART_PC:BUART:tx_state_2\));

\UART_PC:BUART:tx_parity_bit\\D\ <= ((not \UART_PC:BUART:tx_state_0\ and \UART_PC:BUART:txn\ and \UART_PC:BUART:tx_parity_bit\)
	OR (not \UART_PC:BUART:tx_state_1\ and not \UART_PC:BUART:tx_state_0\ and \UART_PC:BUART:tx_parity_bit\)
	OR \UART_PC:BUART:tx_parity_bit\);

\UART_PC:BUART:rx_counter_load\ <= ((not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_0\ and not \UART_PC:BUART:rx_state_3\ and not \UART_PC:BUART:rx_state_2\));

\UART_PC:BUART:rx_bitclk_pre\ <= ((not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\ and not \UART_PC:BUART:rx_count_0\));

\UART_PC:BUART:rx_state_stop1_reg\\D\ <= (not \UART_PC:BUART:rx_state_2\
	OR not \UART_PC:BUART:rx_state_3\
	OR \UART_PC:BUART:rx_state_0\
	OR \UART_PC:BUART:rx_state_1\);

\UART_PC:BUART:pollcount_1\\D\ <= ((not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\ and not MODIN1_1 and Net_5 and MODIN1_0)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\ and not Net_5 and MODIN1_1));

\UART_PC:BUART:pollcount_0\\D\ <= ((not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\ and not MODIN1_0 and Net_5)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\ and not Net_5 and MODIN1_0));

\UART_PC:BUART:rx_postpoll\ <= ((Net_5 and MODIN1_0)
	OR MODIN1_1);

\UART_PC:BUART:rx_status_4\ <= ((\UART_PC:BUART:rx_load_fifo\ and \UART_PC:BUART:rx_fifofull\));

\UART_PC:BUART:rx_status_5\ <= ((\UART_PC:BUART:rx_fifonotempty\ and \UART_PC:BUART:rx_state_stop1_reg\));

\UART_PC:BUART:rx_stop_bit_error\\D\ <= ((not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \UART_PC:BUART:rx_bitclk_enable\ and \UART_PC:BUART:rx_state_3\ and \UART_PC:BUART:rx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_0\ and not Net_5 and not MODIN1_1 and \UART_PC:BUART:rx_bitclk_enable\ and \UART_PC:BUART:rx_state_3\ and \UART_PC:BUART:rx_state_2\));

\UART_PC:BUART:rx_load_fifo\\D\ <= ((not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_0\ and not \UART_PC:BUART:rx_state_2\ and \UART_PC:BUART:rx_bitclk_enable\ and \UART_PC:BUART:rx_state_3\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_3\ and not \UART_PC:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART_PC:BUART:rx_state_0\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_3\ and not \UART_PC:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_PC:BUART:rx_state_0\));

\UART_PC:BUART:rx_state_3\\D\ <= ((not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART_PC:BUART:rx_state_0\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_PC:BUART:rx_state_0\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_bitclk_enable\ and \UART_PC:BUART:rx_state_3\)
	OR (not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:rx_state_1\ and \UART_PC:BUART:rx_state_3\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_2\ and \UART_PC:BUART:rx_state_3\)
	OR (not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:rx_state_0\ and \UART_PC:BUART:rx_state_3\));

\UART_PC:BUART:rx_state_2\\D\ <= ((not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_0\ and not \UART_PC:BUART:rx_state_3\ and not \UART_PC:BUART:rx_state_2\ and not Net_5 and \UART_PC:BUART:rx_last\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_0\ and not \UART_PC:BUART:rx_state_2\ and \UART_PC:BUART:rx_bitclk_enable\ and \UART_PC:BUART:rx_state_3\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \UART_PC:BUART:rx_state_0\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \UART_PC:BUART:rx_state_0\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_bitclk_enable\ and \UART_PC:BUART:rx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:rx_state_1\ and \UART_PC:BUART:rx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:rx_state_0\ and \UART_PC:BUART:rx_state_2\));

\UART_PC:BUART:rx_state_1\\D\ <= ((not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:rx_state_1\));

\UART_PC:BUART:rx_state_0\\D\ <= ((not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \UART_PC:BUART:rx_bitclk_enable\ and \UART_PC:BUART:rx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and not \UART_PC:BUART:rx_state_1\ and not \UART_PC:BUART:rx_state_3\ and not Net_5 and not MODIN1_1 and \UART_PC:BUART:rx_bitclk_enable\ and \UART_PC:BUART:rx_state_2\)
	OR (not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:rx_state_0\ and MODIN4_6)
	OR (not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:rx_state_0\ and \UART_PC:BUART:rx_state_3\)
	OR (not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:rx_state_1\ and \UART_PC:BUART:rx_state_0\)
	OR (not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:rx_state_0\ and \UART_PC:BUART:rx_state_2\));

\UART_PC:BUART:rx_last\\D\ <= ((not \UART_PC:BUART:reset_reg\ and Net_5));

\UART_PC:BUART:rx_address_detected\\D\ <= ((not \UART_PC:BUART:reset_reg\ and \UART_PC:BUART:rx_address_detected\));

\PWM_B:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_B:PWMUDB:tc_i\);

\PWM_B:PWMUDB:dith_count_1\\D\ <= ((not \PWM_B:PWMUDB:dith_count_1\ and \PWM_B:PWMUDB:tc_i\ and \PWM_B:PWMUDB:dith_count_0\)
	OR (not \PWM_B:PWMUDB:dith_count_0\ and \PWM_B:PWMUDB:dith_count_1\)
	OR (not \PWM_B:PWMUDB:tc_i\ and \PWM_B:PWMUDB:dith_count_1\));

\PWM_B:PWMUDB:dith_count_0\\D\ <= ((not \PWM_B:PWMUDB:dith_count_0\ and \PWM_B:PWMUDB:tc_i\)
	OR (not \PWM_B:PWMUDB:tc_i\ and \PWM_B:PWMUDB:dith_count_0\));

\PWM_B:PWMUDB:cmp1_status\ <= ((not \PWM_B:PWMUDB:prevCompare1\ and \PWM_B:PWMUDB:cmp1_less\));

\PWM_B:PWMUDB:cmp2_status\ <= ((not \PWM_B:PWMUDB:prevCompare2\ and \PWM_B:PWMUDB:cmp2_less\));

\PWM_B:PWMUDB:status_2\ <= ((\PWM_B:PWMUDB:runmode_enable\ and \PWM_B:PWMUDB:tc_i\));

\PWM_B:PWMUDB:pwm1_i\ <= ((\PWM_B:PWMUDB:runmode_enable\ and \PWM_B:PWMUDB:cmp1_less\));

\PWM_B:PWMUDB:pwm2_i\ <= ((\PWM_B:PWMUDB:runmode_enable\ and \PWM_B:PWMUDB:cmp2_less\));

\PWM_A:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_A:PWMUDB:tc_i\);

\PWM_A:PWMUDB:dith_count_1\\D\ <= ((not \PWM_A:PWMUDB:dith_count_1\ and \PWM_A:PWMUDB:tc_i\ and \PWM_A:PWMUDB:dith_count_0\)
	OR (not \PWM_A:PWMUDB:dith_count_0\ and \PWM_A:PWMUDB:dith_count_1\)
	OR (not \PWM_A:PWMUDB:tc_i\ and \PWM_A:PWMUDB:dith_count_1\));

\PWM_A:PWMUDB:dith_count_0\\D\ <= ((not \PWM_A:PWMUDB:dith_count_0\ and \PWM_A:PWMUDB:tc_i\)
	OR (not \PWM_A:PWMUDB:tc_i\ and \PWM_A:PWMUDB:dith_count_0\));

\PWM_A:PWMUDB:cmp1_status\ <= ((not \PWM_A:PWMUDB:prevCompare1\ and \PWM_A:PWMUDB:cmp1_less\));

\PWM_A:PWMUDB:cmp2_status\ <= ((not \PWM_A:PWMUDB:prevCompare2\ and \PWM_A:PWMUDB:cmp2_less\));

\PWM_A:PWMUDB:status_2\ <= ((\PWM_A:PWMUDB:runmode_enable\ and \PWM_A:PWMUDB:tc_i\));

\PWM_A:PWMUDB:pwm1_i\ <= ((\PWM_A:PWMUDB:runmode_enable\ and \PWM_A:PWMUDB:cmp1_less\));

\PWM_A:PWMUDB:pwm2_i\ <= ((\PWM_A:PWMUDB:runmode_enable\ and \PWM_A:PWMUDB:cmp2_less\));

Net_232 <= (not \UART_BT:BUART:txn\);

\UART_BT:BUART:counter_load_not\ <= ((not \UART_BT:BUART:tx_bitclk_enable_pre\ and \UART_BT:BUART:tx_state_2\)
	OR \UART_BT:BUART:tx_state_0\
	OR \UART_BT:BUART:tx_state_1\);

\UART_BT:BUART:tx_status_0\ <= ((not \UART_BT:BUART:tx_state_1\ and not \UART_BT:BUART:tx_state_0\ and \UART_BT:BUART:tx_bitclk_enable_pre\ and \UART_BT:BUART:tx_fifo_empty\ and \UART_BT:BUART:tx_state_2\));

\UART_BT:BUART:tx_status_2\ <= (not \UART_BT:BUART:tx_fifo_notfull\);

Net_235D <= ((not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:tx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:tx_state_0\)
	OR (not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:tx_state_1\));

\UART_BT:BUART:tx_bitclk\\D\ <= ((not \UART_BT:BUART:tx_state_2\ and \UART_BT:BUART:tx_bitclk_enable_pre\)
	OR (\UART_BT:BUART:tx_state_0\ and \UART_BT:BUART:tx_bitclk_enable_pre\)
	OR (\UART_BT:BUART:tx_state_1\ and \UART_BT:BUART:tx_bitclk_enable_pre\));

\UART_BT:BUART:tx_mark\\D\ <= ((not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:tx_mark\));

\UART_BT:BUART:tx_state_2\\D\ <= ((not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_2\ and \UART_BT:BUART:tx_state_1\ and \UART_BT:BUART:tx_counter_dp\ and \UART_BT:BUART:tx_bitclk\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_2\ and \UART_BT:BUART:tx_state_1\ and \UART_BT:BUART:tx_state_0\ and \UART_BT:BUART:tx_bitclk\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_1\ and \UART_BT:BUART:tx_state_0\ and \UART_BT:BUART:tx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_0\ and \UART_BT:BUART:tx_state_1\ and \UART_BT:BUART:tx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_bitclk_enable_pre\ and \UART_BT:BUART:tx_state_2\));

\UART_BT:BUART:tx_state_1\\D\ <= ((not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_1\ and not \UART_BT:BUART:tx_state_2\ and \UART_BT:BUART:tx_state_0\ and \UART_BT:BUART:tx_bitclk\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_2\ and not \UART_BT:BUART:tx_bitclk\ and \UART_BT:BUART:tx_state_1\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_bitclk_enable_pre\ and \UART_BT:BUART:tx_state_1\ and \UART_BT:BUART:tx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_0\ and not \UART_BT:BUART:tx_counter_dp\ and \UART_BT:BUART:tx_state_1\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_0\ and \UART_BT:BUART:tx_state_1\ and \UART_BT:BUART:tx_state_2\));

\UART_BT:BUART:tx_state_0\\D\ <= ((not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_1\ and not \UART_BT:BUART:tx_fifo_empty\ and \UART_BT:BUART:tx_bitclk_enable_pre\ and \UART_BT:BUART:tx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_1\ and not \UART_BT:BUART:tx_state_0\ and not \UART_BT:BUART:tx_fifo_empty\ and not \UART_BT:BUART:tx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_bitclk_enable_pre\ and \UART_BT:BUART:tx_state_0\ and \UART_BT:BUART:tx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_2\ and not \UART_BT:BUART:tx_bitclk\ and \UART_BT:BUART:tx_state_0\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_fifo_empty\ and \UART_BT:BUART:tx_state_0\ and \UART_BT:BUART:tx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_1\ and \UART_BT:BUART:tx_state_0\ and \UART_BT:BUART:tx_state_2\));

\UART_BT:BUART:txn\\D\ <= ((not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_0\ and not \UART_BT:BUART:tx_shift_out\ and not \UART_BT:BUART:tx_state_2\ and not \UART_BT:BUART:tx_counter_dp\ and \UART_BT:BUART:tx_state_1\ and \UART_BT:BUART:tx_bitclk\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_1\ and not \UART_BT:BUART:tx_state_2\ and not \UART_BT:BUART:tx_bitclk\ and \UART_BT:BUART:tx_state_0\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_state_1\ and not \UART_BT:BUART:tx_shift_out\ and not \UART_BT:BUART:tx_state_2\ and \UART_BT:BUART:tx_state_0\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:tx_bitclk\ and \UART_BT:BUART:txn\ and \UART_BT:BUART:tx_state_1\)
	OR (not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:txn\ and \UART_BT:BUART:tx_state_2\));

\UART_BT:BUART:tx_parity_bit\\D\ <= ((not \UART_BT:BUART:tx_state_0\ and \UART_BT:BUART:txn\ and \UART_BT:BUART:tx_parity_bit\)
	OR (not \UART_BT:BUART:tx_state_1\ and not \UART_BT:BUART:tx_state_0\ and \UART_BT:BUART:tx_parity_bit\)
	OR \UART_BT:BUART:tx_parity_bit\);

\UART_BT:BUART:rx_counter_load\ <= ((not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_0\ and not \UART_BT:BUART:rx_state_3\ and not \UART_BT:BUART:rx_state_2\));

\UART_BT:BUART:rx_bitclk_pre\ <= ((not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\ and not \UART_BT:BUART:rx_count_0\));

\UART_BT:BUART:rx_state_stop1_reg\\D\ <= (not \UART_BT:BUART:rx_state_2\
	OR not \UART_BT:BUART:rx_state_3\
	OR \UART_BT:BUART:rx_state_0\
	OR \UART_BT:BUART:rx_state_1\);

\UART_BT:BUART:pollcount_1\\D\ <= ((not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\ and not \UART_BT:BUART:pollcount_1\ and Net_228 and \UART_BT:BUART:pollcount_0\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\ and not \UART_BT:BUART:pollcount_0\ and \UART_BT:BUART:pollcount_1\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\ and not Net_228 and \UART_BT:BUART:pollcount_1\));

\UART_BT:BUART:pollcount_0\\D\ <= ((not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\ and not \UART_BT:BUART:pollcount_0\ and Net_228)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\ and not Net_228 and \UART_BT:BUART:pollcount_0\));

\UART_BT:BUART:rx_postpoll\ <= ((Net_228 and \UART_BT:BUART:pollcount_0\)
	OR \UART_BT:BUART:pollcount_1\);

\UART_BT:BUART:rx_status_4\ <= ((\UART_BT:BUART:rx_load_fifo\ and \UART_BT:BUART:rx_fifofull\));

\UART_BT:BUART:rx_status_5\ <= ((\UART_BT:BUART:rx_fifonotempty\ and \UART_BT:BUART:rx_state_stop1_reg\));

\UART_BT:BUART:rx_stop_bit_error\\D\ <= ((not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_0\ and not \UART_BT:BUART:pollcount_1\ and not \UART_BT:BUART:pollcount_0\ and \UART_BT:BUART:rx_bitclk_enable\ and \UART_BT:BUART:rx_state_3\ and \UART_BT:BUART:rx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_0\ and not \UART_BT:BUART:pollcount_1\ and not Net_228 and \UART_BT:BUART:rx_bitclk_enable\ and \UART_BT:BUART:rx_state_3\ and \UART_BT:BUART:rx_state_2\));

\UART_BT:BUART:rx_load_fifo\\D\ <= ((not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_0\ and not \UART_BT:BUART:rx_state_2\ and \UART_BT:BUART:rx_bitclk_enable\ and \UART_BT:BUART:rx_state_3\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_3\ and not \UART_BT:BUART:rx_state_2\ and not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_4\ and \UART_BT:BUART:rx_state_0\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_3\ and not \UART_BT:BUART:rx_state_2\ and not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_5\ and \UART_BT:BUART:rx_state_0\));

\UART_BT:BUART:rx_state_3\\D\ <= ((not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_2\ and not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_4\ and \UART_BT:BUART:rx_state_0\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_2\ and not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_5\ and \UART_BT:BUART:rx_state_0\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_bitclk_enable\ and \UART_BT:BUART:rx_state_3\)
	OR (not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:rx_state_1\ and \UART_BT:BUART:rx_state_3\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_2\ and \UART_BT:BUART:rx_state_3\)
	OR (not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:rx_state_0\ and \UART_BT:BUART:rx_state_3\));

\UART_BT:BUART:rx_state_2\\D\ <= ((not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_0\ and not \UART_BT:BUART:rx_state_3\ and not \UART_BT:BUART:rx_state_2\ and not Net_228 and \UART_BT:BUART:rx_last\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_0\ and not \UART_BT:BUART:rx_state_2\ and \UART_BT:BUART:rx_bitclk_enable\ and \UART_BT:BUART:rx_state_3\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_3\ and not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_4\ and \UART_BT:BUART:rx_state_0\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_3\ and not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_5\ and \UART_BT:BUART:rx_state_0\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_bitclk_enable\ and \UART_BT:BUART:rx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:rx_state_1\ and \UART_BT:BUART:rx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:rx_state_0\ and \UART_BT:BUART:rx_state_2\));

\UART_BT:BUART:rx_state_1\\D\ <= ((not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:rx_state_1\));

\UART_BT:BUART:rx_state_0\\D\ <= ((not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_3\ and not \UART_BT:BUART:pollcount_1\ and not \UART_BT:BUART:pollcount_0\ and \UART_BT:BUART:rx_bitclk_enable\ and \UART_BT:BUART:rx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and not \UART_BT:BUART:rx_state_1\ and not \UART_BT:BUART:rx_state_3\ and not \UART_BT:BUART:pollcount_1\ and not Net_228 and \UART_BT:BUART:rx_bitclk_enable\ and \UART_BT:BUART:rx_state_2\)
	OR (not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:rx_state_0\ and \UART_BT:BUART:rx_count_5\ and \UART_BT:BUART:rx_count_4\)
	OR (not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:rx_state_0\ and \UART_BT:BUART:rx_count_6\)
	OR (not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:rx_state_0\ and \UART_BT:BUART:rx_state_3\)
	OR (not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:rx_state_1\ and \UART_BT:BUART:rx_state_0\)
	OR (not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:rx_state_0\ and \UART_BT:BUART:rx_state_2\));

\UART_BT:BUART:rx_last\\D\ <= ((not \UART_BT:BUART:reset_reg\ and Net_228));

\UART_BT:BUART:rx_address_detected\\D\ <= ((not \UART_BT:BUART:reset_reg\ and \UART_BT:BUART:rx_address_detected\));

\Counter:CounterUDB:hwCapture\ <= ((not Net_268 and not \Counter:CounterUDB:prevCapture\));

\Counter:CounterUDB:reload\ <= (\Counter:CounterUDB:per_equal\
	OR Net_506);

\Counter:CounterUDB:disable_run_i\\D\ <= ((not Net_506 and not \Counter:CounterUDB:overflow_reg_i\ and \Counter:CounterUDB:per_equal\)
	OR (not Net_506 and \Counter:CounterUDB:disable_run_i\));

\Counter:CounterUDB:status_0\ <= ((not \Counter:CounterUDB:prevCompare\ and \Counter:CounterUDB:cmp_out_i\));

\Counter:CounterUDB:overflow_status\ <= ((not \Counter:CounterUDB:overflow_reg_i\ and \Counter:CounterUDB:per_equal\));

\Counter:CounterUDB:count_enable\ <= ((not \Counter:CounterUDB:disable_run_i\ and not \Counter:CounterUDB:count_stored_i\ and \Counter:CounterUDB:control_7\ and Net_274));

Net_163 <= (not Net_268);

\FreqDiv:not_last_reset\\D\ <= ((not Net_506 and \FreqDiv:not_last_reset\)
	OR (not Net_506 and Net_268));

Net_274D <= ((not Net_268 and not Net_506 and Net_274)
	OR (not Net_506 and Net_268 and \FreqDiv:count_0\)
	OR (not Net_506 and not \FreqDiv:not_last_reset\ and Net_268));

\FreqDiv:count_0\\D\ <= ((not Net_506 and not \FreqDiv:count_0\ and Net_268 and \FreqDiv:not_last_reset\)
	OR (not Net_506 and not \FreqDiv:not_last_reset\ and \FreqDiv:count_0\)
	OR (not Net_268 and not Net_506 and \FreqDiv:count_0\));

\Timer_Stepper:TimerUDB:status_tc\ <= ((\Timer_Stepper:TimerUDB:control_7\ and \Timer_Stepper:TimerUDB:per_zero\));

\UART_PC:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_PC:Net_9\,
		dig_domain_out=>open);
\UART_PC:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_PC:Net_9\,
		enable=>one,
		clock_out=>\UART_PC:BUART:clock_op\);
\UART_PC:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_PC:BUART:reset_reg\,
		clk=>\UART_PC:BUART:clock_op\,
		cs_addr=>(\UART_PC:BUART:tx_state_1\, \UART_PC:BUART:tx_state_0\, \UART_PC:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_PC:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_PC:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_PC:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_PC:BUART:reset_reg\,
		clk=>\UART_PC:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_PC:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_PC:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_PC:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_PC:BUART:sc_out_7\, \UART_PC:BUART:sc_out_6\, \UART_PC:BUART:sc_out_5\, \UART_PC:BUART:sc_out_4\,
			\UART_PC:BUART:sc_out_3\, \UART_PC:BUART:sc_out_2\, \UART_PC:BUART:sc_out_1\, \UART_PC:BUART:sc_out_0\));
\UART_PC:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_PC:BUART:reset_reg\,
		clock=>\UART_PC:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_PC:BUART:tx_fifo_notfull\,
			\UART_PC:BUART:tx_status_2\, \UART_PC:BUART:tx_fifo_empty\, \UART_PC:BUART:tx_status_0\),
		interrupt=>\UART_PC:BUART:tx_interrupt_out\);
\UART_PC:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_PC:BUART:reset_reg\,
		clk=>\UART_PC:BUART:clock_op\,
		cs_addr=>(\UART_PC:BUART:rx_state_1\, \UART_PC:BUART:rx_state_0\, \UART_PC:BUART:rx_bitclk_enable\),
		route_si=>\UART_PC:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_PC:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_PC:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_PC:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_PC:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_PC:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_PC:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_PC:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_PC:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_PC:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_PC:BUART:clock_op\,
		reset=>\UART_PC:BUART:reset_reg\,
		load=>\UART_PC:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\UART_PC:BUART:rx_count_2\, \UART_PC:BUART:rx_count_1\, \UART_PC:BUART:rx_count_0\),
		tc=>\UART_PC:BUART:rx_count7_tc\);
\UART_PC:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_PC:BUART:reset_reg\,
		clock=>\UART_PC:BUART:clock_op\,
		status=>(zero, \UART_PC:BUART:rx_status_5\, \UART_PC:BUART:rx_status_4\, \UART_PC:BUART:rx_status_3\,
			\UART_PC:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_14);
Rx_PC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_5,
		analog=>(open),
		io=>(tmpIO_0__Rx_PC_net_0),
		siovref=>(tmpSIOVREF__Rx_PC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_PC_net_0);
Tx_PC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_8,
		fb=>(tmpFB_0__Tx_PC_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_PC_net_0),
		siovref=>(tmpSIOVREF__Tx_PC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_PC_net_0);
isr_uart_rx_PC:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_14);
\PWM_B:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_425,
		enable=>one,
		clock_out=>\PWM_B:PWMUDB:ClockOutFromEnBlock\);
\PWM_B:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_B:PWMUDB:control_7\, \PWM_B:PWMUDB:control_6\, \PWM_B:PWMUDB:control_5\, \PWM_B:PWMUDB:control_4\,
			\PWM_B:PWMUDB:control_3\, \PWM_B:PWMUDB:control_2\, \PWM_B:PWMUDB:control_1\, \PWM_B:PWMUDB:control_0\));
\PWM_B:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_B:PWMUDB:status_5\, zero, \PWM_B:PWMUDB:status_3\,
			\PWM_B:PWMUDB:status_2\, \PWM_B:PWMUDB:status_1\, \PWM_B:PWMUDB:status_0\),
		interrupt=>\PWM_B:Net_55\);
\PWM_B:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_B:PWMUDB:tc_i\, \PWM_B:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_B:PWMUDB:cmp1_eq\,
		cl0=>\PWM_B:PWMUDB:cmp1_less\,
		z0=>\PWM_B:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_B:PWMUDB:cmp2_eq\,
		cl1=>\PWM_B:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_B:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_B:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
IN4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4127444e-d20d-4492-9b29-474d586bb8fb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_423,
		fb=>(tmpFB_0__IN4_net_0),
		analog=>(open),
		io=>(tmpIO_0__IN4_net_0),
		siovref=>(tmpSIOVREF__IN4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IN4_net_0);
\PWM_A:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_191,
		enable=>one,
		clock_out=>\PWM_A:PWMUDB:ClockOutFromEnBlock\);
\PWM_A:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_A:PWMUDB:control_7\, \PWM_A:PWMUDB:control_6\, \PWM_A:PWMUDB:control_5\, \PWM_A:PWMUDB:control_4\,
			\PWM_A:PWMUDB:control_3\, \PWM_A:PWMUDB:control_2\, \PWM_A:PWMUDB:control_1\, \PWM_A:PWMUDB:control_0\));
\PWM_A:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_A:PWMUDB:status_5\, zero, \PWM_A:PWMUDB:status_3\,
			\PWM_A:PWMUDB:status_2\, \PWM_A:PWMUDB:status_1\, \PWM_A:PWMUDB:status_0\),
		interrupt=>\PWM_A:Net_55\);
\PWM_A:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_A:PWMUDB:tc_i\, \PWM_A:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_A:PWMUDB:cmp1_eq\,
		cl0=>\PWM_A:PWMUDB:cmp1_less\,
		z0=>\PWM_A:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_A:PWMUDB:cmp2_eq\,
		cl1=>\PWM_A:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_A:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_A:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_PWM_A:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9705142c-78ca-45cd-91a7-c43606b5571a",
		source_clock_id=>"",
		divisor=>0,
		period=>"66666666666.6667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_191,
		dig_domain_out=>open);
IN3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"49bd7306-ba67-4f20-a8eb-54222cb5ef8f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_422,
		fb=>(tmpFB_0__IN3_net_0),
		analog=>(open),
		io=>(tmpIO_0__IN3_net_0),
		siovref=>(tmpSIOVREF__IN3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IN3_net_0);
Clock_PWM_B:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7e2662de-7b67-4732-a3d3-81e609c55b69",
		source_clock_id=>"",
		divisor=>0,
		period=>"66666666666.6667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_425,
		dig_domain_out=>open);
fireDirPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4ed5e128-bb95-49e3-b009-dc16db259446",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__fireDirPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__fireDirPin_net_0),
		siovref=>(tmpSIOVREF__fireDirPin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__fireDirPin_net_0);
\UART_BT:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_236);
\UART_BT:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fc95ad43-628d-4062-b0d7-f9c8a0606ae8/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_BT:Net_9\,
		dig_domain_out=>open);
\UART_BT:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_231);
\UART_BT:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_BT:Net_9\,
		enable=>one,
		clock_out=>\UART_BT:BUART:clock_op\);
\UART_BT:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_BT:BUART:reset_reg\,
		clk=>\UART_BT:BUART:clock_op\,
		cs_addr=>(\UART_BT:BUART:tx_state_1\, \UART_BT:BUART:tx_state_0\, \UART_BT:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_BT:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_BT:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_BT:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_BT:BUART:reset_reg\,
		clk=>\UART_BT:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_BT:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_BT:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_BT:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_BT:BUART:sc_out_7\, \UART_BT:BUART:sc_out_6\, \UART_BT:BUART:sc_out_5\, \UART_BT:BUART:sc_out_4\,
			\UART_BT:BUART:sc_out_3\, \UART_BT:BUART:sc_out_2\, \UART_BT:BUART:sc_out_1\, \UART_BT:BUART:sc_out_0\));
\UART_BT:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_BT:BUART:reset_reg\,
		clock=>\UART_BT:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_BT:BUART:tx_fifo_notfull\,
			\UART_BT:BUART:tx_status_2\, \UART_BT:BUART:tx_fifo_empty\, \UART_BT:BUART:tx_status_0\),
		interrupt=>Net_236);
\UART_BT:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_BT:BUART:reset_reg\,
		clk=>\UART_BT:BUART:clock_op\,
		cs_addr=>(\UART_BT:BUART:rx_state_1\, \UART_BT:BUART:rx_state_0\, \UART_BT:BUART:rx_bitclk_enable\),
		route_si=>\UART_BT:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_BT:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_BT:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_BT:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_BT:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_BT:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_BT:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_BT:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_BT:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_BT:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_BT:BUART:clock_op\,
		reset=>\UART_BT:BUART:reset_reg\,
		load=>\UART_BT:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_BT:BUART:rx_count_6\, \UART_BT:BUART:rx_count_5\, \UART_BT:BUART:rx_count_4\, \UART_BT:BUART:rx_count_3\,
			\UART_BT:BUART:rx_count_2\, \UART_BT:BUART:rx_count_1\, \UART_BT:BUART:rx_count_0\),
		tc=>\UART_BT:BUART:rx_count7_tc\);
\UART_BT:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_BT:BUART:reset_reg\,
		clock=>\UART_BT:BUART:clock_op\,
		status=>(zero, \UART_BT:BUART:rx_status_5\, \UART_BT:BUART:rx_status_4\, \UART_BT:BUART:rx_status_3\,
			\UART_BT:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_231);
Rx_BT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a4b23c2a-95f3-421e-b0c1-955090c6bcbb",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_228,
		analog=>(open),
		io=>(tmpIO_0__Rx_BT_net_0),
		siovref=>(tmpSIOVREF__Rx_BT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_BT_net_0);
Tx_BT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fc11c2b6-9fcf-4702-898d-fb2348dd995c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_232,
		fb=>(tmpFB_0__Tx_BT_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_BT_net_0),
		siovref=>(tmpSIOVREF__Tx_BT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_BT_net_0);
isr_uart_rx_BT:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_231);
IN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c157a266-02e7-4670-8e81-3f418d5f0045",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_100,
		fb=>(tmpFB_0__IN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__IN2_net_0),
		siovref=>(tmpSIOVREF__IN2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IN2_net_0);
IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1426819e-cd2b-4351-afaf-5cf73d5c6dd5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_72,
		fb=>(tmpFB_0__IN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__IN1_net_0),
		siovref=>(tmpSIOVREF__IN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IN1_net_0);
Clock_24MHz:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2793d801-84ad-4c68-8480-6a3508fce1c4",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_272,
		dig_domain_out=>open);
Trigger:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"432282c6-4583-437f-8bed-ad8b19504447",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Trigger_net_0),
		analog=>(open),
		io=>(tmpIO_0__Trigger_net_0),
		siovref=>(tmpSIOVREF__Trigger_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_net_0);
Echo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_268,
		analog=>(open),
		io=>(tmpIO_0__Echo_net_0),
		siovref=>(tmpSIOVREF__Echo_net_0),
		annotation=>Net_96,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_net_0);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_73);
PWR:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_74);
HC_SR04:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_74, Net_487, Net_488, Net_489,
			Net_490, Net_491, Net_492, Net_493,
			Net_494, Net_495, Net_496, Net_77,
			Net_497, Net_96, Net_73, Net_498,
			Net_499, Net_500, Net_501, Net_502));
isr_echo_int:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_117);
\Counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_272,
		enable=>one,
		clock_out=>\Counter:CounterUDB:ClockOutFromEnBlock\);
\Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_272,
		enable=>one,
		clock_out=>\Counter:CounterUDB:Clk_Ctl_i\);
\Counter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter:CounterUDB:control_7\, \Counter:CounterUDB:control_6\, \Counter:CounterUDB:control_5\, \Counter:CounterUDB:control_4\,
			\Counter:CounterUDB:control_3\, \Counter:CounterUDB:control_2\, \Counter:CounterUDB:control_1\, \Counter:CounterUDB:control_0\));
\Counter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_506,
		clock=>\Counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter:CounterUDB:status_6\, \Counter:CounterUDB:status_5\, \Counter:CounterUDB:hwCapture\, zero,
			\Counter:CounterUDB:overflow_status\, \Counter:CounterUDB:status_1\, \Counter:CounterUDB:status_0\),
		interrupt=>Net_117);
\Counter:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Counter:CounterUDB:count_enable\, \Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter:CounterUDB:nc16\,
		cl0=>\Counter:CounterUDB:nc17\,
		z0=>\Counter:CounterUDB:nc1\,
		ff0=>\Counter:CounterUDB:nc10\,
		ce1=>\Counter:CounterUDB:nc2\,
		cl1=>\Counter:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter:CounterUDB:nc30\,
		f0_blk_stat=>\Counter:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Counter:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Counter:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Counter:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Counter:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Counter:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Counter:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Counter:CounterUDB:sC16:counterdp:cap_1\, \Counter:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Counter:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Counter:CounterUDB:count_enable\, \Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter:CounterUDB:per_equal\,
		cl0=>\Counter:CounterUDB:nc43\,
		z0=>\Counter:CounterUDB:status_1\,
		ff0=>\Counter:CounterUDB:per_FF\,
		ce1=>\Counter:CounterUDB:cmp_out_i\,
		cl1=>\Counter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter:CounterUDB:status_6\,
		f0_blk_stat=>\Counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Counter:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Counter:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Counter:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Counter:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Counter:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Counter:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Counter:CounterUDB:sC16:counterdp:cap_1\, \Counter:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Counter:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_Reset:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Counter_Reset:control_7\, \Counter_Reset:control_6\, \Counter_Reset:control_5\, \Counter_Reset:control_4\,
			\Counter_Reset:control_3\, \Counter_Reset:control_2\, \Counter_Reset:control_1\, Net_506));
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\);
isr_timer_DS:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_698);
\Timer_DS:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_682,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_698,
		compare=>\Timer_DS:Net_261\,
		interrupt=>\Timer_DS:Net_57\);
Clock_5kHz:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c3e6aaac-ac76-46d9-b787-56e482d6993c",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_682,
		dig_domain_out=>open);
dialDirPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"12e55093-2bab-492f-bfbd-d5bd6e3ac24e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__dialDirPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__dialDirPin_net_0),
		siovref=>(tmpSIOVREF__dialDirPin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__dialDirPin_net_0);
dialStepPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77119fb6-e461-47a1-a4b1-34388e3ad5da",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__dialStepPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__dialStepPin_net_0),
		siovref=>(tmpSIOVREF__dialStepPin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__dialStepPin_net_0);
\Timer_Stepper:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_702,
		enable=>one,
		clock_out=>\Timer_Stepper:TimerUDB:ClockOutFromEnBlock\);
\Timer_Stepper:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_702,
		enable=>one,
		clock_out=>\Timer_Stepper:TimerUDB:Clk_Ctl_i\);
\Timer_Stepper:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_Stepper:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_Stepper:TimerUDB:control_7\, \Timer_Stepper:TimerUDB:control_6\, \Timer_Stepper:TimerUDB:control_5\, \Timer_Stepper:TimerUDB:control_4\,
			\Timer_Stepper:TimerUDB:control_3\, \Timer_Stepper:TimerUDB:control_2\, \Timer_Stepper:TimerUDB:control_1\, \Timer_Stepper:TimerUDB:control_0\));
\Timer_Stepper:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_Stepper:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_Stepper:TimerUDB:status_3\,
			\Timer_Stepper:TimerUDB:status_2\, zero, \Timer_Stepper:TimerUDB:status_tc\),
		interrupt=>\Timer_Stepper:Net_55\);
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Stepper:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Stepper:TimerUDB:control_7\, \Timer_Stepper:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Stepper:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Stepper:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_Stepper:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
stepper_isr_timer:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_176);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cdf30850-97da-4ed2-8a24-933f26338b8e",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_702,
		dig_domain_out=>open);
angleDirPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6929d65c-147b-4b8d-9ed6-3023e3d32a3c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__angleDirPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__angleDirPin_net_0),
		siovref=>(tmpSIOVREF__angleDirPin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__angleDirPin_net_0);
angleStepPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4130752f-ffe7-4363-92eb-0b2d5ab60f53",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__angleStepPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__angleStepPin_net_0),
		siovref=>(tmpSIOVREF__angleStepPin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__angleStepPin_net_0);
fireStepPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"571af19e-d50d-41b5-af5b-25143005d9cd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__fireStepPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__fireStepPin_net_0),
		siovref=>(tmpSIOVREF__fireStepPin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__fireStepPin_net_0);
\UART_PC:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:reset_reg\);
\UART_PC:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:txn\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:txn\);
\UART_PC:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:tx_state_1\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:tx_state_1\);
\UART_PC:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:tx_state_0\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:tx_state_0\);
\UART_PC:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:tx_state_2\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:tx_state_2\);
Net_11:cy_dff
	PORT MAP(d=>Net_11D,
		clk=>\UART_PC:BUART:clock_op\,
		q=>Net_11);
\UART_PC:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:tx_bitclk\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:tx_bitclk\);
\UART_PC:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:tx_ctrl_mark_last\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:tx_ctrl_mark_last\);
\UART_PC:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:tx_mark\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:tx_mark\);
\UART_PC:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:tx_parity_bit\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:tx_parity_bit\);
\UART_PC:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_state_1\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_state_1\);
\UART_PC:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_state_0\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_state_0\);
\UART_PC:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_load_fifo\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_load_fifo\);
\UART_PC:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_state_3\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_state_3\);
\UART_PC:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_state_2\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_state_2\);
\UART_PC:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_bitclk_pre\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_bitclk_enable\);
\UART_PC:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_state_stop1_reg\);
\UART_PC:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:pollcount_1\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>MODIN1_1);
\UART_PC:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:pollcount_0\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>MODIN1_0);
\UART_PC:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_markspace_status\);
\UART_PC:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_status_2\);
\UART_PC:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_status_3\);
\UART_PC:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_addr_match_status\);
\UART_PC:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_markspace_pre\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_markspace_pre\);
\UART_PC:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_parity_error_pre\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_parity_error_pre\);
\UART_PC:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_break_status\);
\UART_PC:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_address_detected\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_address_detected\);
\UART_PC:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_last\\D\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_last\);
\UART_PC:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_PC:BUART:rx_parity_bit\,
		clk=>\UART_PC:BUART:clock_op\,
		q=>\UART_PC:BUART:rx_parity_bit\);
\PWM_B:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:min_kill_reg\);
\PWM_B:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:prevCapture\);
\PWM_B:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:trig_last\);
\PWM_B:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:runmode_enable\);
\PWM_B:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:sc_kill_tmp\);
\PWM_B:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:ltch_kill_reg\);
\PWM_B:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:dith_count_1\);
\PWM_B:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:dith_count_0\);
\PWM_B:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:cmp1_less\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:prevCompare1\);
\PWM_B:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:cmp2_less\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:prevCompare2\);
\PWM_B:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:status_0\);
\PWM_B:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:status_1\);
\PWM_B:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:status_5\);
\PWM_B:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:pwm_i_reg\);
\PWM_B:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:pwm1_i\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_422);
\PWM_B:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:pwm2_i\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_423);
\PWM_B:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:status_2\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:tc_i_reg\);
\PWM_A:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:min_kill_reg\);
\PWM_A:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:prevCapture\);
\PWM_A:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:trig_last\);
\PWM_A:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_A:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:runmode_enable\);
\PWM_A:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_A:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:sc_kill_tmp\);
\PWM_A:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:ltch_kill_reg\);
\PWM_A:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_A:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:dith_count_1\);
\PWM_A:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_A:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:dith_count_0\);
\PWM_A:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_A:PWMUDB:cmp1_less\,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:prevCompare1\);
\PWM_A:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_A:PWMUDB:cmp2_less\,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:prevCompare2\);
\PWM_A:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_A:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:status_0\);
\PWM_A:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_A:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:status_1\);
\PWM_A:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:status_5\);
\PWM_A:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:pwm_i_reg\);
\PWM_A:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_A:PWMUDB:pwm1_i\,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_72);
\PWM_A:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_A:PWMUDB:pwm2_i\,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_100);
\PWM_A:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_A:PWMUDB:status_2\,
		clk=>\PWM_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_A:PWMUDB:tc_i_reg\);
\UART_BT:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:reset_reg\);
\UART_BT:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:txn\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:txn\);
\UART_BT:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:tx_state_1\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:tx_state_1\);
\UART_BT:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:tx_state_0\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:tx_state_0\);
\UART_BT:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:tx_state_2\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:tx_state_2\);
Net_235:cy_dff
	PORT MAP(d=>Net_235D,
		clk=>\UART_BT:BUART:clock_op\,
		q=>Net_235);
\UART_BT:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:tx_bitclk\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:tx_bitclk\);
\UART_BT:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:tx_ctrl_mark_last\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:tx_ctrl_mark_last\);
\UART_BT:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:tx_mark\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:tx_mark\);
\UART_BT:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:tx_parity_bit\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:tx_parity_bit\);
\UART_BT:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_state_1\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_state_1\);
\UART_BT:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_state_0\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_state_0\);
\UART_BT:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_load_fifo\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_load_fifo\);
\UART_BT:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_state_3\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_state_3\);
\UART_BT:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_state_2\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_state_2\);
\UART_BT:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_bitclk_pre\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_bitclk_enable\);
\UART_BT:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_state_stop1_reg\);
\UART_BT:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:pollcount_1\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:pollcount_1\);
\UART_BT:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:pollcount_0\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:pollcount_0\);
\UART_BT:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_markspace_status\);
\UART_BT:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_status_2\);
\UART_BT:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_status_3\);
\UART_BT:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_addr_match_status\);
\UART_BT:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_markspace_pre\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_markspace_pre\);
\UART_BT:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_parity_error_pre\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_parity_error_pre\);
\UART_BT:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_break_status\);
\UART_BT:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_address_detected\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_address_detected\);
\UART_BT:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_last\\D\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_last\);
\UART_BT:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_BT:BUART:rx_parity_bit\,
		clk=>\UART_BT:BUART:clock_op\,
		q=>\UART_BT:BUART:rx_parity_bit\);
\Counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_163,
		clk=>\Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter:CounterUDB:prevCapture\);
\Counter:CounterUDB:disable_run_i\:cy_dff
	PORT MAP(d=>\Counter:CounterUDB:disable_run_i\\D\,
		clk=>\Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter:CounterUDB:disable_run_i\);
\Counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter:CounterUDB:per_equal\,
		clk=>\Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter:CounterUDB:overflow_reg_i\);
\Counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter:CounterUDB:underflow_reg_i\);
\Counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter:CounterUDB:per_equal\,
		clk=>\Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter:CounterUDB:tc_reg_i\);
\Counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter:CounterUDB:cmp_out_i\,
		clk=>\Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter:CounterUDB:prevCompare\);
\Counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter:CounterUDB:cmp_out_i\,
		clk=>\Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter:CounterUDB:cmp_out_reg_i\);
\Counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_274,
		clk=>\Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter:CounterUDB:count_stored_i\);
Net_274:cy_dff
	PORT MAP(d=>Net_274D,
		clk=>Net_272,
		q=>Net_274);
\FreqDiv:not_last_reset\:cy_dff
	PORT MAP(d=>\FreqDiv:not_last_reset\\D\,
		clk=>Net_272,
		q=>\FreqDiv:not_last_reset\);
\FreqDiv:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv:count_0\\D\,
		clk=>Net_272,
		q=>\FreqDiv:count_0\);
\Timer_Stepper:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_Stepper:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Stepper:TimerUDB:capture_last\);
\Timer_Stepper:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Stepper:TimerUDB:status_tc\,
		clk=>\Timer_Stepper:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_176);
\Timer_Stepper:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_Stepper:TimerUDB:control_7\,
		clk=>\Timer_Stepper:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Stepper:TimerUDB:hwEnable_reg\);
\Timer_Stepper:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_Stepper:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Stepper:TimerUDB:capture_out_reg_i\);

END R_T_L;
