{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672335305147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672335305163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 01:35:04 2022 " "Processing started: Fri Dec 30 01:35:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672335305163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672335305163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672335305163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672335306256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672335306256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672335317745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672335317745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 FinalProjectPart2.v(191) " "Verilog HDL Expression warning at FinalProjectPart2.v(191): truncated literal to match 2 bits" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 191 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1672335317745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectpart2.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectpart2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProjectPart2 " "Found entity 1: FinalProjectPart2" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672335317745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672335317745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputnumber.v 1 1 " "Found 1 design units, including 1 entities, in source file inputnumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputnumber " "Found entity 1: inputnumber" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672335317761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672335317761 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_BAD_TYPE_FOR_DIR" "input signal <a variable data type, e.g. reg> DotMatrixDisplay.v(7) " "Verilog HDL Port Declaration error at DotMatrixDisplay.v(7): input port \"signal\" cannot be declared with type \"<a variable data type, e.g. reg>\"" {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 7 0 0 } }  } 0 10278 "Verilog HDL Port Declaration error at %4!s!: %1!s! port \"%2!s!\" cannot be declared with type \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672335317761 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand DotMatrixDisplay.v(64) " "Verilog HDL syntax error at DotMatrixDisplay.v(64) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1672335317761 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DotMatrixDisplay DotMatrixDisplay.v(1) " "Ignored design unit \"DotMatrixDisplay\" at DotMatrixDisplay.v(1) due to previous errors" {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1672335317761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixdisplay.v 0 0 " "Found 0 design units, including 0 entities, in source file dotmatrixdisplay.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672335317761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_dot_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_dot_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_dot_matrix " "Found entity 1: clk_div_dot_matrix" {  } { { "clk_div_dot_matrix.v" "" { Text "C:/Verilog/FinalProject/clk_div_dot_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672335317776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672335317776 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"case\";  expecting \"endmodule\" ABSevenDisplay.v(10) " "Verilog HDL syntax error at ABSevenDisplay.v(10) near text: \"case\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ABSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/ABSevenDisplay.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1672335317776 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ABSevenDisplay ABSevenDisplay.v(1) " "Ignored design unit \"ABSevenDisplay\" at ABSevenDisplay.v(1) due to previous errors" {  } { { "ABSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/ABSevenDisplay.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1672335317776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absevendisplay.v 0 0 " "Found 0 design units, including 0 entities, in source file absevendisplay.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672335317776 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"case\";  expecting \"endmodule\" NumberSevenDisplay.v(12) " "Verilog HDL syntax error at NumberSevenDisplay.v(12) near text: \"case\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "NumberSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/NumberSevenDisplay.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1672335317776 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "NumberSevenDisplay NumberSevenDisplay.v(1) " "Ignored design unit \"NumberSevenDisplay\" at NumberSevenDisplay.v(1) due to previous errors" {  } { { "NumberSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/NumberSevenDisplay.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1672335317776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbersevendisplay.v 0 0 " "Found 0 design units, including 0 entities, in source file numbersevendisplay.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672335317776 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672335317847 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 30 01:35:17 2022 " "Processing ended: Fri Dec 30 01:35:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672335317847 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672335317847 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672335317847 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672335317847 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672335318427 ""}
