<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p752" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_752{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_752{left:629px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.31px;}
#t3_752{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_752{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_752{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t6_752{left:96px;bottom:1008px;}
#t7_752{left:124px;bottom:1008px;letter-spacing:0.04px;}
#t8_752{left:96px;bottom:980px;}
#t9_752{left:124px;bottom:980px;letter-spacing:0.07px;}
#ta_752{left:96px;bottom:953px;}
#tb_752{left:124px;bottom:953px;letter-spacing:0.04px;}
#tc_752{left:96px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.45px;}
#td_752{left:96px;bottom:882px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_752{left:96px;bottom:861px;letter-spacing:0.1px;word-spacing:-0.44px;}
#tf_752{left:96px;bottom:826px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tg_752{left:96px;bottom:805px;letter-spacing:0.13px;word-spacing:-0.46px;}
#th_752{left:96px;bottom:783px;letter-spacing:0.11px;word-spacing:-0.45px;}
#ti_752{left:96px;bottom:762px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tj_752{left:96px;bottom:740px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tk_752{left:96px;bottom:719px;letter-spacing:0.13px;}
#tl_752{left:96px;bottom:684px;letter-spacing:0.12px;word-spacing:-0.92px;}
#tm_752{left:96px;bottom:662px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tn_752{left:96px;bottom:641px;letter-spacing:0.11px;word-spacing:-0.44px;}
#to_752{left:96px;bottom:620px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tp_752{left:96px;bottom:598px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_752{left:96px;bottom:577px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tr_752{left:96px;bottom:542px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ts_752{left:96px;bottom:520px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tt_752{left:96px;bottom:499px;letter-spacing:0.12px;word-spacing:-0.87px;}
#tu_752{left:797px;bottom:499px;letter-spacing:-0.06px;}
#tv_752{left:96px;bottom:477px;letter-spacing:0.13px;}
#tw_752{left:183px;bottom:477px;}
#tx_752{left:96px;bottom:442px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ty_752{left:96px;bottom:421px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tz_752{left:96px;bottom:400px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t10_752{left:96px;bottom:378px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t11_752{left:96px;bottom:357px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t12_752{left:96px;bottom:322px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t13_752{left:96px;bottom:300px;letter-spacing:0.13px;word-spacing:-0.62px;}
#t14_752{left:96px;bottom:279px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_752{left:350px;bottom:279px;letter-spacing:0.15px;}
#t16_752{left:420px;bottom:279px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t17_752{left:96px;bottom:257px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t18_752{left:96px;bottom:236px;letter-spacing:0.13px;word-spacing:-0.4px;}
#t19_752{left:96px;bottom:201px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_752{left:96px;bottom:179px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1b_752{left:96px;bottom:158px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1c_752{left:96px;bottom:137px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t1d_752{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_752{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_752{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_752{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_752{font-size:18px;font-family:TimesNewRoman-BoldItalic_61l;color:#000;}
.s5_752{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_752{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts752" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-BoldItalic_61l;
	src: url("fonts/TimesNewRoman-BoldItalic_61l.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg752Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg752" style="-webkit-user-select: none;"><object width="935" height="1210" data="752/752.svg" type="image/svg+xml" id="pdf752" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_752" class="t s1_752">297 </span><span id="t2_752" class="t s2_752">Machine Check Architecture </span>
<span id="t3_752" class="t s1_752">AMD64 Technology </span><span id="t4_752" class="t s1_752">24593—Rev. 3.41—June 2023 </span>
<span id="t5_752" class="t s3_752">Hardware categorizes errors into three classes. These are: </span>
<span id="t6_752" class="t s4_752">• </span><span id="t7_752" class="t s5_752">corrected </span>
<span id="t8_752" class="t s4_752">• </span><span id="t9_752" class="t s5_752">uncorrected </span>
<span id="ta_752" class="t s4_752">• </span><span id="tb_752" class="t s5_752">deferred </span>
<span id="tc_752" class="t s3_752">The following sections describe the characteristics of each of these error classes: </span>
<span id="td_752" class="t s3_752">If an error can be corrected by hardware, no immediate action by software is required. In this case, </span>
<span id="te_752" class="t s3_752">information is logged, if enabled, to aid in later diagnosis and possible repair. </span>
<span id="tf_752" class="t s3_752">If correction is not possible, the error is classified as uncorrected. The occurrence of an uncorrected </span>
<span id="tg_752" class="t s3_752">error requires immediate action by system software to either correct the error and resume the </span>
<span id="th_752" class="t s3_752">interrupted program or, if software-based correction is not possible, to determine the extent of the </span>
<span id="ti_752" class="t s3_752">impact of the uncorrected error to any executing instruction stream or the architectural state of the </span>
<span id="tj_752" class="t s3_752">processor or system and take actions to contain the error condition by terminating corrupted software </span>
<span id="tk_752" class="t s3_752">processes. </span>
<span id="tl_752" class="t s3_752">For errors that are not corrected, but have no immediate impact on the architectural state of the system, </span>
<span id="tm_752" class="t s3_752">processor core, or any current thread of execution, the error may be classified by hardware as a </span>
<span id="tn_752" class="t s3_752">deferred error. Information about deferred errors is logged, if enabled, but not reported via a machine- </span>
<span id="to_752" class="t s3_752">check exception. Instead hardware monitors the error and escalates the error classification to </span>
<span id="tp_752" class="t s3_752">uncorrected at the point in time where the error condition is about to impact the execution of an </span>
<span id="tq_752" class="t s3_752">instruction stream or cause the corruption of the processor core or system architectural state. </span>
<span id="tr_752" class="t s3_752">This escalation results in a #MC exception, assuming that reporting for that error source is enabled. If </span>
<span id="ts_752" class="t s3_752">software can correct the error, it may be possible to resume the affected program. If not, software can </span>
<span id="tt_752" class="t s3_752">terminate the affected program rather than bringing down the entire system. This is referred to as </span><span id="tu_752" class="t s5_752">error </span>
<span id="tv_752" class="t s5_752">localization</span><span id="tw_752" class="t s3_752">. </span>
<span id="tx_752" class="t s3_752">A common example of deferred error processing and localization is the conversion of globally </span>
<span id="ty_752" class="t s3_752">uncorrected DRAM errors to process-specific consumed memory errors. In this example, uncorrected </span>
<span id="tz_752" class="t s3_752">ECC-protected data that has not yet been consumed by any processor core is tagged as “poison.” </span>
<span id="t10_752" class="t s3_752">Hardware reports the uncorrected data as a localized error via a #MC exception when it is about to be </span>
<span id="t11_752" class="t s3_752">used (“consumed”) by an instruction execution stream. </span>
<span id="t12_752" class="t s3_752">In contrast, an error that cannot be contained and is of such severity that it has compromised the </span>
<span id="t13_752" class="t s3_752">continued operation of a processor core requires immediate action to terminate system processing and </span>
<span id="t14_752" class="t s3_752">may result in a hardware-enforced </span><span id="t15_752" class="t s5_752">shutdown</span><span id="t16_752" class="t s3_752">. In the shutdown state, the execution of instructions by </span>
<span id="t17_752" class="t s3_752">that processor core is halted. See Section 8.2.9 “#DF—Double-Fault Exception (Vector 8)” on </span>
<span id="t18_752" class="t s3_752">page 250 for a description of the shutdown processor state. </span>
<span id="t19_752" class="t s3_752">If supported, system software can chose to configure and enable hardware to generate an interrupt </span>
<span id="t1a_752" class="t s3_752">when a deferred error is first detected. Corrected errors may be counted as they are logged. If </span>
<span id="t1b_752" class="t s3_752">supported and enabled, exceeding a software-configured count threshold may be signalled via an </span>
<span id="t1c_752" class="t s3_752">interrupt. These notification mechanisms are independent of machine-check reporting. </span>
<span id="t1d_752" class="t s6_752">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
