INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreyansh/FPGA_projects/bus/bus.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreyansh/FPGA_projects/bus/bus.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
