#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr 21 19:50:41 2018
# Process ID: 5800
# Current directory: C:/Users/LempsPC/Desktop/L-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10368 C:\Users\LempsPC\Desktop\L-CPU\L-CPU.xpr
# Log file: C:/Users/LempsPC/Desktop/L-CPU/vivado.log
# Journal file: C:/Users/LempsPC/Desktop/L-CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LempsPC/Desktop/L-CPU/L-CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/Memtest_x8.vhd w ]
add_files -fileset sim_1 C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/Memtest_x8.vhd
update_compile_order -fileset sim_1
set_property top Memtest_x8 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Memtest_x8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Memtest_x8_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/Memtest_x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memtest_x8
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Memtest_x8_behav xil_defaultlib.Memtest_x8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clear> does not exist in entity <Mem>.  Please compare the definition of block <Mem> to its component declaration and its instantion to detect the mismatch. [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/Memtest_x8.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit memtest_x8 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Memtest_x8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Memtest_x8_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/Memtest_x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memtest_x8
ERROR: [VRFC 10-719] formal port/generic <clear> is not declared in <mem> [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/Memtest_x8.vhd:62]
ERROR: [VRFC 10-2666] formal port data_in has no actual or default value [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/Memtest_x8.vhd:57]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/Memtest_x8.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/Memtest_x8.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Memtest_x8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Memtest_x8_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/Memtest_x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memtest_x8
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Memtest_x8_behav xil_defaultlib.Memtest_x8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.memtest_x8
Built simulation snapshot Memtest_x8_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim/xsim.dir/Memtest_x8_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim/xsim.dir/Memtest_x8_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 21 20:28:08 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 21 20:28:08 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memtest_x8_behav -key {Behavioral:sim_1:Functional:Memtest_x8} -tclbatch {Memtest_x8.tcl} -view {C:/Users/LempsPC/Desktop/L-CPU/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/LempsPC/Desktop/L-CPU/L_CPU_tester1_behav.wcfg
WARNING: Simulation object /L_CPU_tester1/UUT/reset was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/clk was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Flags was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/state was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/next_state was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/inner_flags was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/operators was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/inputs was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/RegA was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/RegB was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/RegC was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/RegM was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/MAR was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/IR was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/PC was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/MDR was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/RdAddress was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/Data_in was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/WrtAddress was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/clk was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/RW was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/rst was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/Data_Out was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/Mem was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/BitWidth was not found in the design.
source Memtest_x8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memtest_x8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 804.168 ; gain = 10.992
add_wave {{/Memtest_x8}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Memtest_x8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Memtest_x8_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Memtest_x8_behav xil_defaultlib.Memtest_x8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 808.480 ; gain = 0.000
