////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : Seg7_Dev16.vf
// /___/   /\     Timestamp : 11/16/2016 10:17:42
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family kintex7 -verilog F:/3150101155/I2Disp/Seg7_Dev16.vf -w F:/3150101155/I2Disp/Seg7_Dev16.sch
//Design Name: Seg7_Dev16
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module MC14495_ZJU_MUSER_Seg7_Dev16(D0, 
                                    D1, 
                                    D2, 
                                    D3, 
                                    LE, 
                                    point, 
                                    a, 
                                    b, 
                                    c, 
                                    d, 
                                    e, 
                                    f, 
                                    g, 
                                    p);

    input D0;
    input D1;
    input D2;
    input D3;
    input LE;
    input point;
   output a;
   output b;
   output c;
   output d;
   output e;
   output f;
   output g;
   output p;
   
   wire XLXN_1;
   wire XLXN_2;
   wire XLXN_14;
   wire XLXN_15;
   wire XLXN_18;
   wire XLXN_19;
   wire XLXN_20;
   wire XLXN_21;
   wire XLXN_22;
   wire XLXN_23;
   wire XLXN_24;
   wire XLXN_25;
   wire XLXN_26;
   wire XLXN_27;
   wire XLXN_37;
   wire XLXN_38;
   wire XLXN_39;
   wire XLXN_44;
   wire XLXN_46;
   wire XLXN_47;
   wire XLXN_48;
   wire XLXN_49;
   wire XLXN_51;
   wire XLXN_52;
   wire XLXN_53;
   wire XLXN_60;
   wire XLXN_61;
   wire XLXN_62;
   wire XLXN_63;
   wire XLXN_65;
   wire XLXN_66;
   wire XLXN_67;
   
   AND4  AD1 (.I0(D0), 
             .I1(D1), 
             .I2(D2), 
             .I3(XLXN_14), 
             .O(XLXN_19));
   AND3  AD2 (.I0(XLXN_2), 
             .I1(XLXN_15), 
             .I2(XLXN_14), 
             .O(XLXN_20));
   AND3  AD3 (.I0(D0), 
             .I1(D1), 
             .I2(XLXN_14), 
             .O(XLXN_21));
   AND3  AD4 (.I0(D1), 
             .I1(XLXN_15), 
             .I2(XLXN_14), 
             .O(XLXN_22));
   AND4  AND0 (.I0(XLXN_1), 
              .I1(XLXN_2), 
              .I2(D2), 
              .I3(D3), 
              .O(XLXN_18));
   AND3  AND5 (.I0(D0), 
              .I1(XLXN_15), 
              .I2(XLXN_14), 
              .O(XLXN_23));
   AND3  AND6 (.I0(D0), 
              .I1(XLXN_2), 
              .I2(XLXN_15), 
              .O(XLXN_25));
   AND3  AND7 (.I0(XLXN_2), 
              .I1(D2), 
              .I2(XLXN_14), 
              .O(XLXN_26));
   AND2  AND8 (.I0(D0), 
              .I1(XLXN_14), 
              .O(XLXN_27));
   AND4  AND9 (.I0(XLXN_1), 
              .I1(D1), 
              .I2(XLXN_15), 
              .I3(D3), 
              .O(XLXN_37));
   AND3  AND10 (.I0(D0), 
               .I1(D1), 
               .I2(D2), 
               .O(XLXN_38));
   AND3  AND11 (.I0(D1), 
               .I1(D2), 
               .I2(D3), 
               .O(XLXN_47));
   AND4  AND12 (.I0(XLXN_1), 
               .I1(D1), 
               .I2(XLXN_15), 
               .I3(XLXN_14), 
               .O(XLXN_48));
   AND3  AND13 (.I0(D0), 
               .I1(D1), 
               .I2(D3), 
               .O(XLXN_51));
   AND3  AND14 (.I0(XLXN_1), 
               .I1(D2), 
               .I2(D3), 
               .O(XLXN_49));
   AND3  AND15 (.I0(XLXN_1), 
               .I1(D1), 
               .I2(D2), 
               .O(XLXN_52));
   AND4  AND16 (.I0(D0), 
               .I1(XLXN_2), 
               .I2(D2), 
               .I3(XLXN_14), 
               .O(XLXN_53));
   AND4  AND17 (.I0(D0), 
               .I1(D1), 
               .I2(XLXN_15), 
               .I3(D3), 
               .O(XLXN_46));
   AND4  AND18 (.I0(D0), 
               .I1(XLXN_2), 
               .I2(D2), 
               .I3(D3), 
               .O(XLXN_24));
   AND4  AND19 (.I0(XLXN_1), 
               .I1(XLXN_2), 
               .I2(D2), 
               .I3(XLXN_14), 
               .O(XLXN_39));
   AND4  AND20 (.I0(D0), 
               .I1(XLXN_15), 
               .I2(XLXN_2), 
               .I3(XLXN_14), 
               .O(XLXN_44));
   OR3  XLXI_28 (.I0(XLXN_18), 
                .I1(XLXN_19), 
                .I2(XLXN_20), 
                .O(XLXN_60));
   OR3  XLXI_29 (.I0(XLXN_25), 
                .I1(XLXN_26), 
                .I2(XLXN_27), 
                .O(XLXN_62));
   OR3  XLXI_30 (.I0(XLXN_47), 
                .I1(XLXN_48), 
                .I2(XLXN_49), 
                .O(XLXN_65));
   OR4  XLXI_31 (.I0(XLXN_21), 
                .I1(XLXN_22), 
                .I2(XLXN_23), 
                .I3(XLXN_24), 
                .O(XLXN_61));
   OR4  XLXI_32 (.I0(XLXN_37), 
                .I1(XLXN_38), 
                .I2(XLXN_39), 
                .I3(XLXN_44), 
                .O(XLXN_63));
   OR4  XLXI_33 (.I0(XLXN_51), 
                .I1(XLXN_49), 
                .I2(XLXN_52), 
                .I3(XLXN_53), 
                .O(XLXN_66));
   OR4  XLXI_34 (.I0(XLXN_46), 
                .I1(XLXN_24), 
                .I2(XLXN_39), 
                .I3(XLXN_44), 
                .O(XLXN_67));
   OR2  XLXI_35 (.I0(LE), 
                .I1(XLXN_60), 
                .O(g));
   OR2  XLXI_36 (.I0(LE), 
                .I1(XLXN_61), 
                .O(f));
   OR2  XLXI_37 (.I0(LE), 
                .I1(XLXN_62), 
                .O(e));
   OR2  XLXI_38 (.I0(LE), 
                .I1(XLXN_63), 
                .O(d));
   OR2  XLXI_39 (.I0(LE), 
                .I1(XLXN_65), 
                .O(c));
   OR2  XLXI_40 (.I0(LE), 
                .I1(XLXN_66), 
                .O(b));
   OR2  XLXI_41 (.I0(LE), 
                .I1(XLXN_67), 
                .O(a));
   INV  XLXI_42 (.I(point), 
                .O(p));
   INV  XLXI_43 (.I(D0), 
                .O(XLXN_1));
   INV  XLXI_44 (.I(D1), 
                .O(XLXN_2));
   INV  XLXI_45 (.I(D2), 
                .O(XLXN_15));
   INV  XLXI_46 (.I(D3), 
                .O(XLXN_14));
endmodule
`timescale 1ns / 1ps

module MUX4T1_MUSER_Seg7_Dev16(I0, 
                               I1, 
                               I2, 
                               I3, 
                               s, 
                               o);

    input [3:0] I0;
    input [3:0] I1;
    input [3:0] I2;
    input [3:0] I3;
    input [1:0] s;
   output [3:0] o;
   
   wire XLXN_1;
   wire XLXN_2;
   wire XLXN_3;
   wire XLXN_4;
   wire XLXN_5;
   wire XLXN_6;
   wire XLXN_7;
   wire XLXN_8;
   wire XLXN_9;
   wire XLXN_10;
   wire XLXN_11;
   wire XLXN_12;
   wire XLXN_13;
   wire XLXN_14;
   wire XLXN_15;
   wire XLXN_16;
   wire XLXN_17;
   wire XLXN_23;
   wire XLXN_29;
   wire XLXN_30;
   wire XLXN_31;
   wire XLXN_32;
   
   INV  XLXI_1 (.I(s[1]), 
               .O(XLXN_17));
   INV  XLXI_2 (.I(s[0]), 
               .O(XLXN_23));
   AND2  XLXI_3 (.I0(XLXN_23), 
                .I1(XLXN_17), 
                .O(XLXN_29));
   AND2  XLXI_4 (.I0(s[0]), 
                .I1(XLXN_17), 
                .O(XLXN_30));
   AND2  XLXI_5 (.I0(s[1]), 
                .I1(XLXN_23), 
                .O(XLXN_31));
   AND2  XLXI_6 (.I0(s[1]), 
                .I1(s[0]), 
                .O(XLXN_32));
   AND2  XLXI_7 (.I0(I0[0]), 
                .I1(XLXN_29), 
                .O(XLXN_1));
   AND2  XLXI_8 (.I0(I1[0]), 
                .I1(XLXN_30), 
                .O(XLXN_2));
   AND2  XLXI_9 (.I0(I2[0]), 
                .I1(XLXN_31), 
                .O(XLXN_3));
   AND2  XLXI_10 (.I0(I3[0]), 
                 .I1(XLXN_32), 
                 .O(XLXN_4));
   OR4  XLXI_19 (.I0(XLXN_4), 
                .I1(XLXN_3), 
                .I2(XLXN_2), 
                .I3(XLXN_1), 
                .O(o[0]));
   AND2  XLXI_20 (.I0(I0[1]), 
                 .I1(XLXN_29), 
                 .O(XLXN_5));
   AND2  XLXI_21 (.I0(I1[1]), 
                 .I1(XLXN_30), 
                 .O(XLXN_6));
   AND2  XLXI_22 (.I0(I2[1]), 
                 .I1(XLXN_31), 
                 .O(XLXN_7));
   AND2  XLXI_23 (.I0(I3[1]), 
                 .I1(XLXN_32), 
                 .O(XLXN_8));
   OR4  XLXI_24 (.I0(XLXN_8), 
                .I1(XLXN_7), 
                .I2(XLXN_6), 
                .I3(XLXN_5), 
                .O(o[1]));
   AND2  XLXI_25 (.I0(I0[2]), 
                 .I1(XLXN_29), 
                 .O(XLXN_9));
   AND2  XLXI_26 (.I0(I1[2]), 
                 .I1(XLXN_30), 
                 .O(XLXN_10));
   AND2  XLXI_27 (.I0(I2[2]), 
                 .I1(XLXN_31), 
                 .O(XLXN_11));
   AND2  XLXI_28 (.I0(I3[2]), 
                 .I1(XLXN_32), 
                 .O(XLXN_12));
   OR4  XLXI_29 (.I0(XLXN_12), 
                .I1(XLXN_11), 
                .I2(XLXN_10), 
                .I3(XLXN_9), 
                .O(o[2]));
   AND2  XLXI_30 (.I0(I0[3]), 
                 .I1(XLXN_29), 
                 .O(XLXN_13));
   AND2  XLXI_31 (.I0(I1[3]), 
                 .I1(XLXN_30), 
                 .O(XLXN_14));
   AND2  XLXI_32 (.I0(I2[3]), 
                 .I1(XLXN_31), 
                 .O(XLXN_15));
   AND2  XLXI_33 (.I0(I3[3]), 
                 .I1(XLXN_32), 
                 .O(XLXN_16));
   OR4  XLXI_34 (.I0(XLXN_16), 
                .I1(XLXN_15), 
                .I2(XLXN_14), 
                .I3(XLXN_13), 
                .O(o[3]));
endmodule
`timescale 1ns / 1ps

module ScanSync_MUSER_Seg7_Dev16(Hexs, 
                                 LES, 
                                 point, 
                                 Scan, 
                                 AN, 
                                 Hex, 
                                 LE, 
                                 p);

    input [15:0] Hexs;
    input [3:0] LES;
    input [3:0] point;
    input [1:0] Scan;
   output [3:0] AN;
   output [3:0] Hex;
   output LE;
   output p;
   
   wire G0;
   wire [3:0] o;
   wire V5;
   
   BUF  XLXI_4 (.I(o[3]), 
               .O(LE));
   BUF  XLXI_5 (.I(o[2]), 
               .O(p));
   VCC  XLXI_6 (.P(V5));
   GND  XLXI_7 (.G(G0));
   MUX4T1_MUSER_Seg7_Dev16  XLXI_8 (.I0(Hexs[3:0]), 
                                   .I1(Hexs[7:4]), 
                                   .I2(Hexs[11:8]), 
                                   .I3(Hexs[15:12]), 
                                   .s(Scan[1:0]), 
                                   .o(Hex[3:0]));
   MUX4T1_MUSER_Seg7_Dev16  XLXI_9 (.I0({LES[0], point[0], G0, G0}), 
                                   .I1({LES[1], point[1], G0, G0}), 
                                   .I2({LES[2], point[2], G0, G0}), 
                                   .I3({LES[3], point[3], G0, G0}), 
                                   .s(Scan[1:0]), 
                                   .o(o[3:0]));
   MUX4T1_MUSER_Seg7_Dev16  XLXI_10 (.I0({V5, V5, V5, G0}), 
                                    .I1({V5, V5, G0, V5}), 
                                    .I2({V5, G0, V5, V5}), 
                                    .I3({G0, V5, V5, V5}), 
                                    .s(Scan[1:0]), 
                                    .o(AN[3:0]));
endmodule
`timescale 1ns / 1ps

module Seg7_Dev16(flash_clk, 
                  Hexs, 
                  LES, 
                  point, 
                  Scan, 
                  AN, 
                  SEGMENT);

    input flash_clk;
    input [15:0] Hexs;
    input [3:0] LES;
    input [3:0] point;
    input [1:0] Scan;
   output [3:0] AN;
   output [7:0] SEGMENT;
   
   wire [3:0] Hex;
   wire XLXN_33;
   wire XLXN_36;
   wire XLXN_37;
   
   ScanSync_MUSER_Seg7_Dev16  M2 (.Hexs(Hexs[15:0]), 
                                 .LES(LES[3:0]), 
                                 .point(point[3:0]), 
                                 .Scan(Scan[1:0]), 
                                 .AN(AN[3:0]), 
                                 .Hex(Hex[3:0]), 
                                 .LE(XLXN_33), 
                                 .p(XLXN_37));
   AND2  XLXI_9 (.I0(XLXN_33), 
                .I1(flash_clk), 
                .O(XLXN_36));
   MC14495_ZJU_MUSER_Seg7_Dev16  XLXI_11 (.D0(Hex[0]), 
                                         .D1(Hex[1]), 
                                         .D2(Hex[2]), 
                                         .D3(Hex[3]), 
                                         .LE(XLXN_36), 
                                         .point(XLXN_37), 
                                         .a(SEGMENT[0]), 
                                         .b(SEGMENT[1]), 
                                         .c(SEGMENT[2]), 
                                         .d(SEGMENT[3]), 
                                         .e(SEGMENT[4]), 
                                         .f(SEGMENT[5]), 
                                         .g(SEGMENT[6]), 
                                         .p(SEGMENT[7]));
endmodule
