module top_module ( );
reg clk;
    initial begin
        clk=0;
   
    forever begin
        #5 clk=~clk;
    end
    end
    dut clk1(clk);
    
endmodule
