# Synospys Constraint Checker(syntax only), version mapact, Build 729R, built Jun 20 2012
# Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

# Written on Tue Apr 08 14:11:23 2014


##### DESIGN INFO #######################################################

Top View:                "cc3000fpga"
Constraint File(s):      "C:\Users\camsoupa\Documents\embedded_final_project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\mss_tshell_syn.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start       Requested     Requested     Clock        Clock          
Clock       Frequency     Period        Type         Group          
--------------------------------------------------------------------
System      1.0 MHz       1000.000      system       system_clkgroup
FAB_CLK     100.0 MHz     10.000        declared     clk_group_0    
FCLK        100.0 MHz     10.000        declared     clk_group_0    
====================================================================
