# CMP 3010: Computer Architecture Project Repository

> **5-Stage Pipelined Processor with Hazard Detection & Forwarding**

---

## üìÇ Project Structure

```
.
‚îú‚îÄ‚îÄ docs/                          # üìö Documentation & Reports
‚îÇ   ‚îú‚îÄ‚îÄ phase1/                    # Phase 1 Requirements
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ schematics/            # Diagrams (ALU, Dataflow, Pipeline stages)
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ instruction_format/    # Opcode and instruction bit details
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ hazards_report.pdf     # Data, Structural, Control hazard solutions
‚îÇ   ‚îî‚îÄ‚îÄ phase2/                    # Phase 2 Requirements
‚îÇ       ‚îú‚îÄ‚îÄ design_changes.pdf     # Changes made after Phase 1
‚îÇ       ‚îî‚îÄ‚îÄ final_report.pdf       # Final pipeline hazard analysis
‚îÇ
‚îú‚îÄ‚îÄ src/                           # üíª VHDL Source Code
‚îÇ   ‚îú‚îÄ‚îÄ common/                    # Shared packages (Types, Constants, Port maps)
‚îÇ   ‚îú‚îÄ‚îÄ components/                # Basic reusable components
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ alu.vhd
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ reg_file.vhd
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ mux.vhd
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ adder.vhd
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ sign_extender.vhd
‚îÇ   ‚îú‚îÄ‚îÄ stages/                    # 5 Pipeline Stages
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ 1_fetch.vhd            # IF:  PC logic, Instruction Fetch
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ 2_decode.vhd           # ID:  Control Unit, Register Read
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ 3_execute.vhd          # EX:  ALU operations, Flag (CCR) updates
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ 4_memory.vhd           # MEM: Memory Access logic
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ 5_writeback.vhd        # WB:  Write back to Register File
‚îÇ   ‚îú‚îÄ‚îÄ pipeline/                  # Pipeline Registers & Hazard Logic
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ if_id_reg.vhd          # IF/ID Pipeline Register
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ id_ex_reg.vhd          # ID/EX Pipeline Register
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ ex_mem_reg.vhd         # EX/MEM Pipeline Register
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ mem_wb_reg.vhd         # MEM/WB Pipeline Register
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ forwarding_unit.vhd    # Data Forwarding logic
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ hazard_detection.vhd   # Stalling & Flush logic
‚îÇ   ‚îî‚îÄ‚îÄ top_level_processor.vhd    # Top-level integration
‚îÇ
‚îú‚îÄ‚îÄ memory/                        # üß† Memory Modules
‚îÇ   ‚îú‚îÄ‚îÄ ram.vhd                    # Von Neumann (Instruction & Data)
‚îÇ   ‚îî‚îÄ‚îÄ stack_pointer.vhd          # SP Logic (Initial: 2^20-1)
‚îÇ
‚îú‚îÄ‚îÄ assembler/                     # üîß Assembly to Machine Code
‚îÇ   ‚îú‚îÄ‚îÄ src/                       # Python/C++ assembler source
‚îÇ   ‚îú‚îÄ‚îÄ tests/                     # Test assembly files (.asm)
‚îÇ   ‚îî‚îÄ‚îÄ output/                    # Generated memory files (.mem, .hex)
‚îÇ
‚îú‚îÄ‚îÄ simulation/                    # üî¨ Modelsim/QuestaSim
‚îÇ   ‚îú‚îÄ‚îÄ do_files/                  # Automation scripts
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ compile.do             # Compiles all VHDL files
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ wave.do                # Signal setup (R0-R7, PC, SP, Flags)
‚îÇ   ‚îú‚îÄ‚îÄ test_cases/                # TA-provided test files
‚îÇ   ‚îî‚îÄ‚îÄ waveforms/                 # Saved simulation results
‚îÇ
‚îî‚îÄ‚îÄ README.md                      # Project overview and setup
```

---

## üõ† Component Breakdown

### 1Ô∏è‚É£ Pipeline Stages (`src/stages/`)

| Stage   | File              | Responsibility                             |
| ------- | ----------------- | ------------------------------------------ |
| **IF**  | `1_fetch.vhd`     | PC increment, Branch/Call/Interrupt muxing |
| **ID**  | `2_decode.vhd`    | Control Unit, Register File reads          |
| **EX**  | `3_execute.vhd`   | ALU operations, CCR flag updates (Z, N, C) |
| **MEM** | `4_memory.vhd`    | Memory access (LDD, STD, PUSH, POP)        |
| **WB**  | `5_writeback.vhd` | Write-back muxing to destination register  |

> **üí° Tip:** Modular stage separation enables easier debugging and unit testing.

---

### 2Ô∏è‚É£ Pipeline Control (`src/pipeline/`)

**Critical for Phase 1 & 2 evaluation**

| Component              | Purpose                                                                      |
| ---------------------- | ---------------------------------------------------------------------------- |
| **Pipeline Registers** | Store control signals and data between stages (IF/ID, ID/EX, EX/MEM, MEM/WB) |
| **Forwarding Unit**    | Implements data forwarding to resolve data hazards                           |
| **Hazard Detection**   | Handles stalls, flushes, and branch prediction                               |

**Requirements:**

- ‚úÖ Static branch prediction (always taken/not taken)
- üéØ **Bonus:** 2-bit dynamic branch predictor

---

### 3Ô∏è‚É£ Assembler (`assembler/`)

**Purpose:** Convert assembly programs to machine code

**Workflow:**

```
Input  ‚Üí program.asm (e.g., ADD R1, R2, R3)
Output ‚Üí instruction_memory.mem (Binary/Hex)
```

**Implementation:** Python or C++ based assembler

---

### 4Ô∏è‚É£ Simulation Setup (`simulation/do_files/`)

**Required deliverables:**

- **`compile.do`**: Compiles all VHDL files
- **`wave.do`**: Configures waveform signals (R0-R7, PC, SP, Flags)
- **`run_test.do`**: Loads memory, resets processor, runs simulation

**Example workflow:**

```tcl
# Reset sequence
force RESET.IN = 1
run 10 ns
force RESET.IN = 0
run 1000 ns
```

---

## üìã Key Design Constraints

| Parameter          | Value       | Description                       |
| ------------------ | ----------- | --------------------------------- |
| **Memory Model**   | Von Neumann | Unified instruction & data memory |
| **Address Space**  | 2^20        | 1 MB total addressable memory     |
| **Stack Pointer**  | 2^20 - 1    | Initial SP value (grows downward) |
| **Registers**      | R0-R7       | 8 general-purpose registers       |
| **Pipeline Depth** | 5 stages    | IF ‚Üí ID ‚Üí EX ‚Üí MEM ‚Üí WB           |

---

## üßπ .gitignore Configuration

Add to `.gitignore` to keep the repository clean:

```gitignore
# Modelsim/QuestaSim generated files
work/
transcript
vsim.wlf
*.mpf
*.mti

# Python (Assembler)
__pycache__/
*.pyc
*.pyo

# Assembler output (optional - comment if needed for submission)
# assembler/output/*.mem
# assembler/output/*.hex

# OS artifacts
.DS_Store
Thumbs.db
desktop.ini

# Editor files
*.swp
*.swo
*~
.vscode/
.idea/
```

---

## üöÄ Quick Start

1. **Clone the repository**

   ```bash
   git clone <repository-url>
   cd stall_3alda2ery
   ```

2. **Compile VHDL files** (Modelsim)

   ```bash
   vsim -do simulation/do_files/compile.do
   ```

3. **Run assembler**

   ```bash
   python assembler/src/assembler.py assembler/tests/program.asm
   ```

4. **Simulate**
   ```bash
   vsim -do simulation/do_files/run_test.do
   ```

---

## üìå Phase Checklist

### Phase 1

- [ ] Pipeline stage implementations (IF, ID, EX, MEM, WB)
- [ ] Basic hazard detection
- [ ] Static branch prediction
- [ ] Assembler implementation
- [ ] Test case documentation

### Phase 2

- [ ] Enhanced hazard handling
- [ ] Data forwarding optimization
- [ ] Performance analysis report
- [ ] Design change documentation
- [ ] Final simulation demonstrations

---

**Last Updated:** 2025-11-27
