Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle pa -incremental -L work -L secureip -o mux.exe --prj /home/ise/ise_proj/puf_s6/puf_proj/puf_proj.sim/sim_1/behav/mux.prj -top work.mux 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "/home/ise/ise_proj/puf_s6/puf_proj/puf_proj.srcs/sources_1/imports/impl/mux.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 110440 KB
Fuse CPU Usage: 1040 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling architecture muxf8_v of entity MUXF8 [muxf8_default]
Compiling architecture clb_prim_f8 of entity mux
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable mux.exe
Fuse Memory Usage: 674992 KB
Fuse CPU Usage: 1110 ms
GCC CPU Usage: 570 ms
