

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Sat Jan 29 01:58:09 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5002|     7354| 50.020 us | 73.540 us |  5002|  7354|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                       |                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |                Instance               |               Module               |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +---------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |dataflow_in_loop_LOOP_S_MOST_OUTER_U0  |dataflow_in_loop_LOOP_S_MOST_OUTER  |     5000|     7352| 50.000 us | 73.520 us |  2786|  3250| dataflow |
        +---------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- LOOP_S_MOST_OUTER  |     5001|     7353| 5002 ~ 7354 |          -|          -|     1|    no    |
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      117|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      200|   134|    50057|    81150|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       64|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      200|   134|    50121|    81285|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       13|     5|        6|       20|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        4|     1|        2|        6|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |dataflow_in_loop_LOOP_S_MOST_OUTER_U0  |dataflow_in_loop_LOOP_S_MOST_OUTER  |      200|  134|  50057|  81150|    0|
    +---------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |Total                                  |                                    |      200|  134|  50057|  81150|    0|
    +---------------------------------------+------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |   0|  0|  39|          32|           1|
    |loop_dataflow_output_count  |     +    |   0|  0|  39|          32|           1|
    |bound_minus_1               |     -    |   0|  0|  39|          32|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 117|          96|           3|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+------+------------+---------------------------+--------------+
|param_L2_TILENUM_S    |  in |    32|   ap_none  |     param_L2_TILENUM_S    |    scalar    |
|param                 |  in |  1184|   ap_none  |           param           |    scalar    |
|param_ap_vld          |  in |     1|   ap_none  |           param           |    scalar    |
|kmo                   |  in |    30|   ap_none  |            kmo            |    scalar    |
|kmo_ap_vld            |  in |     1|   ap_none  |            kmo            |    scalar    |
|bias_in               |  in |    64|   ap_none  |          bias_in          |    scalar    |
|bias_in_ap_vld        |  in |     1|   ap_none  |          bias_in          |    scalar    |
|m_axi_gmem0_AWVALID   | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_AWREADY   |  in |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_AWADDR    | out |    64|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_AWID      | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_AWLEN     | out |    32|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_AWSIZE    | out |     3|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_AWBURST   | out |     2|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_AWLOCK    | out |     2|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_AWCACHE   | out |     4|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_AWPROT    | out |     3|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_AWQOS     | out |     4|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_AWREGION  | out |     4|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_AWUSER    | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_WVALID    | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_WREADY    |  in |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_WDATA     | out |     8|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_WSTRB     | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_WLAST     | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_WID       | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_WUSER     | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARVALID   | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARREADY   |  in |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARADDR    | out |    64|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARID      | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARLEN     | out |    32|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARSIZE    | out |     3|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARBURST   | out |     2|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARLOCK    | out |     2|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARCACHE   | out |     4|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARPROT    | out |     3|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARQOS     | out |     4|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARREGION  | out |     4|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_ARUSER    | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_RVALID    |  in |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_RREADY    | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_RDATA     |  in |     8|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_RLAST     |  in |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_RID       |  in |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_RUSER     |  in |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_RRESP     |  in |     2|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_BVALID    |  in |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_BREADY    | out |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_BRESP     |  in |     2|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_BID       |  in |     1|    m_axi   |           gmem0           |    pointer   |
|m_axi_gmem0_BUSER     |  in |     1|    m_axi   |           gmem0           |    pointer   |
|cmo                   |  in |    32|   ap_none  |            cmo            |    scalar    |
|cmo_ap_vld            |  in |     1|   ap_none  |            cmo            |    scalar    |
|rmo                   |  in |    32|   ap_none  |            rmo            |    scalar    |
|rmo_ap_vld            |  in |     1|   ap_none  |            rmo            |    scalar    |
|weight_in             |  in |    64|   ap_none  |         weight_in         |    scalar    |
|weight_in_ap_vld      |  in |     1|   ap_none  |         weight_in         |    scalar    |
|m_axi_gmem1_AWVALID   | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWREADY   |  in |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWADDR    | out |    64|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWID      | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWLEN     | out |    32|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWSIZE    | out |     3|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWBURST   | out |     2|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWLOCK    | out |     2|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWCACHE   | out |     4|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWPROT    | out |     3|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWQOS     | out |     4|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWREGION  | out |     4|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWUSER    | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WVALID    | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WREADY    |  in |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WDATA     | out |     8|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WSTRB     | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WLAST     | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WID       | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WUSER     | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARVALID   | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARREADY   |  in |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARADDR    | out |    64|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARID      | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARLEN     | out |    32|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARSIZE    | out |     3|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARBURST   | out |     2|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARLOCK    | out |     2|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARCACHE   | out |     4|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARPROT    | out |     3|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARQOS     | out |     4|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARREGION  | out |     4|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARUSER    | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RVALID    |  in |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RREADY    | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RDATA     |  in |     8|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RLAST     |  in |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RID       |  in |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RUSER     |  in |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RRESP     |  in |     2|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_BVALID    |  in |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_BREADY    | out |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_BRESP     |  in |     2|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_BID       |  in |     1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_BUSER     |  in |     1|    m_axi   |           gmem1           |    pointer   |
|hmo                   |  in |    30|   ap_none  |            hmo            |    scalar    |
|hmo_ap_vld            |  in |     1|   ap_none  |            hmo            |    scalar    |
|wmo                   |  in |    30|   ap_none  |            wmo            |    scalar    |
|wmo_ap_vld            |  in |     1|   ap_none  |            wmo            |    scalar    |
|data_in               |  in |    64|   ap_none  |          data_in          |    scalar    |
|data_in_ap_vld        |  in |     1|   ap_none  |          data_in          |    scalar    |
|m_axi_gmem2_AWVALID   | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_AWREADY   |  in |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_AWADDR    | out |    64|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_AWID      | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_AWLEN     | out |    32|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_AWSIZE    | out |     3|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_AWBURST   | out |     2|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_AWLOCK    | out |     2|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_AWCACHE   | out |     4|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_AWPROT    | out |     3|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_AWQOS     | out |     4|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_AWREGION  | out |     4|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_AWUSER    | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_WVALID    | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_WREADY    |  in |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_WDATA     | out |     8|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_WSTRB     | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_WLAST     | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_WID       | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_WUSER     | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARVALID   | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARREADY   |  in |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARADDR    | out |    64|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARID      | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARLEN     | out |    32|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARSIZE    | out |     3|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARBURST   | out |     2|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARLOCK    | out |     2|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARCACHE   | out |     4|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARPROT    | out |     3|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARQOS     | out |     4|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARREGION  | out |     4|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_ARUSER    | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_RVALID    |  in |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_RREADY    | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_RDATA     |  in |     8|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_RLAST     |  in |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_RID       |  in |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_RUSER     |  in |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_RRESP     |  in |     2|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_BVALID    |  in |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_BREADY    | out |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_BRESP     |  in |     2|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_BID       |  in |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem2_BUSER     |  in |     1|    m_axi   |           gmem2           |    pointer   |
|m_axi_gmem3_AWVALID   | out |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_AWREADY   |  in |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_AWADDR    | out |    64|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_AWID      | out |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_AWLEN     | out |    32|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_AWSIZE    | out |     3|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_AWBURST   | out |     2|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_AWLOCK    | out |     2|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_AWCACHE   | out |     4|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_AWPROT    | out |     3|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_AWQOS     | out |     4|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_AWREGION  | out |     4|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_AWUSER    | out |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_WVALID    | out |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_WREADY    |  in |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_WDATA     | out |    32|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_WSTRB     | out |     4|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_WLAST     | out |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_WID       | out |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_WUSER     | out |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARVALID   | out |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARREADY   |  in |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARADDR    | out |    64|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARID      | out |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARLEN     | out |    32|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARSIZE    | out |     3|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARBURST   | out |     2|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARLOCK    | out |     2|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARCACHE   | out |     4|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARPROT    | out |     3|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARQOS     | out |     4|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARREGION  | out |     4|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_ARUSER    | out |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_RVALID    |  in |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_RREADY    | out |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_RDATA     |  in |    32|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_RLAST     |  in |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_RID       |  in |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_RUSER     |  in |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_RRESP     |  in |     2|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_BVALID    |  in |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_BREADY    | out |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_BRESP     |  in |     2|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_BID       |  in |     1|    m_axi   |           gmem3           |    pointer   |
|m_axi_gmem3_BUSER     |  in |     1|    m_axi   |           gmem3           |    pointer   |
|conv_out              |  in |    64|   ap_none  |          conv_out         |    scalar    |
|conv_out_ap_vld       |  in |     1|   ap_none  |          conv_out         |    scalar    |
|ap_clk                |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_rst                |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_start              |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_done               | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_ready              | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_idle               | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_continue           |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
+----------------------+-----+------+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem0, void"   --->   Operation 4 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem1, void"   --->   Operation 5 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem2, void"   --->   Operation 6 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem3, void"   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_29, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_29, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_29, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_29, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv_out"   --->   Operation 12 'read' 'conv_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data_in"   --->   Operation 13 'read' 'data_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wmo_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %wmo"   --->   Operation 14 'read' 'wmo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hmo_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %hmo"   --->   Operation 15 'read' 'hmo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weight_in"   --->   Operation 16 'read' 'weight_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rmo_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rmo"   --->   Operation 17 'read' 'rmo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmo_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cmo"   --->   Operation 18 'read' 'cmo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bias_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias_in"   --->   Operation 19 'read' 'bias_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kmo_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %kmo"   --->   Operation 20 'read' 'kmo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_auto.i1184, i1184 %param"   --->   Operation 21 'read' 'param_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%param_L2_TILENUM_S_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %param_L2_TILENUM_S"   --->   Operation 22 'read' 'param_L2_TILENUM_S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%smo = phi i32, void %newFuncRoot, i32 %smo_1, void %.split"   --->   Operation 24 'phi' 'smo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln292 = icmp_eq  i32 %smo, i32 %param_L2_TILENUM_S_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 25 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln292 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i32 %smo, i32 %param_L2_TILENUM_S" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 26 'specdataflowpipeline' 'specdataflowpipeline_ln292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%smo_1 = add i32 %smo, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 27 'add' 'smo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %icmp_ln292, void %.split, void %.exitStub" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 28 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln292 = call void @dataflow_in_loop_LOOP_S_MOST_OUTER, i1184 %param_read, i30 %kmo_read, i64 %bias_in_read, i8 %gmem0, i32 %cmo_read, i32 %rmo_read, i32 %smo, i64 %weight_in_read, i8 %gmem1, i30 %hmo_read, i30 %wmo_read, i64 %data_in_read, i8 %gmem2, i32 %gmem3, i64 %conv_out_read, i8 %bias_l2_0, i8 %bias_l2_1, i8 %bias_l2_2, i8 %bias_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_reduction_4, i32 %output_l2_4, i32 %output_l2_reduction_5, i32 %output_l2_5, i32 %output_l2_reduction_6, i32 %output_l2_6, i32 %output_l2_reduction_7, i32 %output_l2_7, i32 %output_l2_reduction_8, i32 %output_l2_8, i32 %output_l2_reduction_9, i32 %output_l2_9, i32 %output_l2_reduction_10, i32 %output_l2_10, i32 %output_l2_reduction_11, i32 %output_l2_11, i32 %output_l2_reduction_12, i32 %output_l2_12, i32 %output_l2_reduction_13, i32 %output_l2_13, i32 %output_l2_reduction_14, i32 %output_l2_14, i32 %output_l2_reduction_15, i32 %output_l2_15, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 29 'call' 'call_ln292' <Predicate = (!icmp_ln292)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln292)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln298 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:298]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln298' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln298 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:298]   --->   Operation 32 'specloopname' 'specloopname_ln298' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln292 = call void @dataflow_in_loop_LOOP_S_MOST_OUTER, i1184 %param_read, i30 %kmo_read, i64 %bias_in_read, i8 %gmem0, i32 %cmo_read, i32 %rmo_read, i32 %smo, i64 %weight_in_read, i8 %gmem1, i30 %hmo_read, i30 %wmo_read, i64 %data_in_read, i8 %gmem2, i32 %gmem3, i64 %conv_out_read, i8 %bias_l2_0, i8 %bias_l2_1, i8 %bias_l2_2, i8 %bias_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_reduction_4, i32 %output_l2_4, i32 %output_l2_reduction_5, i32 %output_l2_5, i32 %output_l2_reduction_6, i32 %output_l2_6, i32 %output_l2_reduction_7, i32 %output_l2_7, i32 %output_l2_reduction_8, i32 %output_l2_8, i32 %output_l2_reduction_9, i32 %output_l2_9, i32 %output_l2_reduction_10, i32 %output_l2_10, i32 %output_l2_reduction_11, i32 %output_l2_11, i32 %output_l2_reduction_12, i32 %output_l2_12, i32 %output_l2_reduction_13, i32 %output_l2_13, i32 %output_l2_reduction_14, i32 %output_l2_14, i32 %output_l2_reduction_15, i32 %output_l2_15, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 33 'call' 'call_ln292' <Predicate = (!icmp_ln292)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln292 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 34 'br' 'br_ln292' <Predicate = (!icmp_ln292)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ param_L2_TILENUM_S]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ param]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kmo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ cmo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rmo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ hmo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wmo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specstablecontent_ln0      (specstablecontent   ) [ 0000]
specstablecontent_ln0      (specstablecontent   ) [ 0000]
specstablecontent_ln0      (specstablecontent   ) [ 0000]
specstablecontent_ln0      (specstablecontent   ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
conv_out_read              (read                ) [ 0011]
data_in_read               (read                ) [ 0011]
wmo_read                   (read                ) [ 0011]
hmo_read                   (read                ) [ 0011]
weight_in_read             (read                ) [ 0011]
rmo_read                   (read                ) [ 0011]
cmo_read                   (read                ) [ 0011]
bias_in_read               (read                ) [ 0011]
kmo_read                   (read                ) [ 0011]
param_read                 (read                ) [ 0011]
param_L2_TILENUM_S_read    (read                ) [ 0011]
br_ln0                     (br                  ) [ 0111]
smo                        (phi                 ) [ 0011]
icmp_ln292                 (icmp                ) [ 0011]
specdataflowpipeline_ln292 (specdataflowpipeline) [ 0000]
smo_1                      (add                 ) [ 0111]
br_ln292                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
speclooptripcount_ln298    (speclooptripcount   ) [ 0000]
specloopname_ln298         (specloopname        ) [ 0000]
call_ln292                 (call                ) [ 0000]
br_ln292                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="param_L2_TILENUM_S">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_L2_TILENUM_S"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="param">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kmo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kmo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rmo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rmo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_in">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_in"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="hmo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hmo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="wmo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wmo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_in">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="gmem2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="gmem3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bias_l2_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bias_l2_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bias_l2_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="bias_l2_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weight_l2_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weight_l2_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weight_l2_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weight_l2_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="data_l2_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="data_l2_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="data_l2_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="data_l2_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_l2_reduction_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_l2_reduction_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_l2_reduction_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="output_l2_reduction_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="output_l2_reduction_4">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="output_l2_4">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="output_l2_reduction_5">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="output_l2_5">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="output_l2_reduction_6">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="output_l2_6">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="output_l2_reduction_7">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="output_l2_7">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="output_l2_reduction_8">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="output_l2_8">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="output_l2_reduction_9">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="output_l2_9">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="output_l2_reduction_10">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="output_l2_10">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="output_l2_reduction_11">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="output_l2_11">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="output_l2_reduction_12">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="output_l2_12">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="output_l2_reduction_13">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="output_l2_13">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="output_l2_reduction_14">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="output_l2_14">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="output_l2_reduction_15">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="output_l2_15">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="output_l2_0">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="output_l2_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="output_l2_2">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="output_l2_3">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1184"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_LOOP_S_MOST_OUTER"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="conv_out_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="data_in_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="wmo_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="30" slack="0"/>
<pin id="172" dir="0" index="1" bw="30" slack="0"/>
<pin id="173" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wmo_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="hmo_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="30" slack="0"/>
<pin id="178" dir="0" index="1" bw="30" slack="0"/>
<pin id="179" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hmo_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="weight_in_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_in_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="rmo_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rmo_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="cmo_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmo_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="bias_in_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_in_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="kmo_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="30" slack="0"/>
<pin id="208" dir="0" index="1" bw="30" slack="0"/>
<pin id="209" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kmo_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="param_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1184" slack="0"/>
<pin id="214" dir="0" index="1" bw="1184" slack="0"/>
<pin id="215" dir="1" index="2" bw="1184" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="param_L2_TILENUM_S_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_L2_TILENUM_S_read/1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="smo_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="smo (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="smo_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="smo/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_dataflow_in_loop_LOOP_S_MOST_OUTER_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="1184" slack="1"/>
<pin id="239" dir="0" index="2" bw="30" slack="1"/>
<pin id="240" dir="0" index="3" bw="64" slack="1"/>
<pin id="241" dir="0" index="4" bw="8" slack="0"/>
<pin id="242" dir="0" index="5" bw="32" slack="1"/>
<pin id="243" dir="0" index="6" bw="32" slack="1"/>
<pin id="244" dir="0" index="7" bw="32" slack="0"/>
<pin id="245" dir="0" index="8" bw="64" slack="1"/>
<pin id="246" dir="0" index="9" bw="8" slack="0"/>
<pin id="247" dir="0" index="10" bw="30" slack="1"/>
<pin id="248" dir="0" index="11" bw="30" slack="1"/>
<pin id="249" dir="0" index="12" bw="64" slack="1"/>
<pin id="250" dir="0" index="13" bw="8" slack="0"/>
<pin id="251" dir="0" index="14" bw="32" slack="0"/>
<pin id="252" dir="0" index="15" bw="64" slack="1"/>
<pin id="253" dir="0" index="16" bw="8" slack="0"/>
<pin id="254" dir="0" index="17" bw="8" slack="0"/>
<pin id="255" dir="0" index="18" bw="8" slack="0"/>
<pin id="256" dir="0" index="19" bw="8" slack="0"/>
<pin id="257" dir="0" index="20" bw="8" slack="0"/>
<pin id="258" dir="0" index="21" bw="8" slack="0"/>
<pin id="259" dir="0" index="22" bw="8" slack="0"/>
<pin id="260" dir="0" index="23" bw="8" slack="0"/>
<pin id="261" dir="0" index="24" bw="8" slack="0"/>
<pin id="262" dir="0" index="25" bw="8" slack="0"/>
<pin id="263" dir="0" index="26" bw="8" slack="0"/>
<pin id="264" dir="0" index="27" bw="8" slack="0"/>
<pin id="265" dir="0" index="28" bw="32" slack="0"/>
<pin id="266" dir="0" index="29" bw="32" slack="0"/>
<pin id="267" dir="0" index="30" bw="32" slack="0"/>
<pin id="268" dir="0" index="31" bw="32" slack="0"/>
<pin id="269" dir="0" index="32" bw="32" slack="0"/>
<pin id="270" dir="0" index="33" bw="32" slack="0"/>
<pin id="271" dir="0" index="34" bw="32" slack="0"/>
<pin id="272" dir="0" index="35" bw="32" slack="0"/>
<pin id="273" dir="0" index="36" bw="32" slack="0"/>
<pin id="274" dir="0" index="37" bw="32" slack="0"/>
<pin id="275" dir="0" index="38" bw="32" slack="0"/>
<pin id="276" dir="0" index="39" bw="32" slack="0"/>
<pin id="277" dir="0" index="40" bw="32" slack="0"/>
<pin id="278" dir="0" index="41" bw="32" slack="0"/>
<pin id="279" dir="0" index="42" bw="32" slack="0"/>
<pin id="280" dir="0" index="43" bw="32" slack="0"/>
<pin id="281" dir="0" index="44" bw="32" slack="0"/>
<pin id="282" dir="0" index="45" bw="32" slack="0"/>
<pin id="283" dir="0" index="46" bw="32" slack="0"/>
<pin id="284" dir="0" index="47" bw="32" slack="0"/>
<pin id="285" dir="0" index="48" bw="32" slack="0"/>
<pin id="286" dir="0" index="49" bw="32" slack="0"/>
<pin id="287" dir="0" index="50" bw="32" slack="0"/>
<pin id="288" dir="0" index="51" bw="32" slack="0"/>
<pin id="289" dir="0" index="52" bw="32" slack="0"/>
<pin id="290" dir="0" index="53" bw="32" slack="0"/>
<pin id="291" dir="0" index="54" bw="32" slack="0"/>
<pin id="292" dir="0" index="55" bw="32" slack="0"/>
<pin id="293" dir="0" index="56" bw="32" slack="0"/>
<pin id="294" dir="0" index="57" bw="32" slack="0"/>
<pin id="295" dir="0" index="58" bw="32" slack="0"/>
<pin id="296" dir="0" index="59" bw="32" slack="0"/>
<pin id="297" dir="1" index="60" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln292/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln292_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="smo_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="smo_1/2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="conv_out_read_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_read "/>
</bind>
</comp>

<comp id="364" class="1005" name="data_in_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_in_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="wmo_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="30" slack="1"/>
<pin id="371" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="wmo_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="hmo_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="30" slack="1"/>
<pin id="376" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="hmo_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="weight_in_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_in_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="rmo_read_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rmo_read "/>
</bind>
</comp>

<comp id="389" class="1005" name="cmo_read_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cmo_read "/>
</bind>
</comp>

<comp id="394" class="1005" name="bias_in_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_in_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="kmo_read_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="30" slack="1"/>
<pin id="401" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="kmo_read "/>
</bind>
</comp>

<comp id="404" class="1005" name="param_read_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1184" slack="1"/>
<pin id="406" dir="1" index="1" bw="1184" slack="1"/>
</pin_list>
<bind>
<opset="param_read "/>
</bind>
</comp>

<comp id="409" class="1005" name="param_L2_TILENUM_S_read_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="param_L2_TILENUM_S_read "/>
</bind>
</comp>

<comp id="414" class="1005" name="icmp_ln292_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln292 "/>
</bind>
</comp>

<comp id="418" class="1005" name="smo_1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="smo_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="132" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="132" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="134" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="134" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="132" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="136" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="136" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="132" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="134" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="138" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="136" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="126" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="298"><net_src comp="148" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="300"><net_src comp="228" pin="4"/><net_sink comp="236" pin=7"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="236" pin=9"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="236" pin=13"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="236" pin=14"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="236" pin=16"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="236" pin=17"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="236" pin=18"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="236" pin=19"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="236" pin=20"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="236" pin=21"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="236" pin=22"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="236" pin=23"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="236" pin=24"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="236" pin=25"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="236" pin=26"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="236" pin=27"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="236" pin=28"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="236" pin=29"/></net>

<net id="318"><net_src comp="58" pin="0"/><net_sink comp="236" pin=30"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="236" pin=31"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="236" pin=32"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="236" pin=33"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="236" pin=34"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="236" pin=35"/></net>

<net id="324"><net_src comp="70" pin="0"/><net_sink comp="236" pin=36"/></net>

<net id="325"><net_src comp="72" pin="0"/><net_sink comp="236" pin=37"/></net>

<net id="326"><net_src comp="74" pin="0"/><net_sink comp="236" pin=38"/></net>

<net id="327"><net_src comp="76" pin="0"/><net_sink comp="236" pin=39"/></net>

<net id="328"><net_src comp="78" pin="0"/><net_sink comp="236" pin=40"/></net>

<net id="329"><net_src comp="80" pin="0"/><net_sink comp="236" pin=41"/></net>

<net id="330"><net_src comp="82" pin="0"/><net_sink comp="236" pin=42"/></net>

<net id="331"><net_src comp="84" pin="0"/><net_sink comp="236" pin=43"/></net>

<net id="332"><net_src comp="86" pin="0"/><net_sink comp="236" pin=44"/></net>

<net id="333"><net_src comp="88" pin="0"/><net_sink comp="236" pin=45"/></net>

<net id="334"><net_src comp="90" pin="0"/><net_sink comp="236" pin=46"/></net>

<net id="335"><net_src comp="92" pin="0"/><net_sink comp="236" pin=47"/></net>

<net id="336"><net_src comp="94" pin="0"/><net_sink comp="236" pin=48"/></net>

<net id="337"><net_src comp="96" pin="0"/><net_sink comp="236" pin=49"/></net>

<net id="338"><net_src comp="98" pin="0"/><net_sink comp="236" pin=50"/></net>

<net id="339"><net_src comp="100" pin="0"/><net_sink comp="236" pin=51"/></net>

<net id="340"><net_src comp="102" pin="0"/><net_sink comp="236" pin=52"/></net>

<net id="341"><net_src comp="104" pin="0"/><net_sink comp="236" pin=53"/></net>

<net id="342"><net_src comp="106" pin="0"/><net_sink comp="236" pin=54"/></net>

<net id="343"><net_src comp="108" pin="0"/><net_sink comp="236" pin=55"/></net>

<net id="344"><net_src comp="110" pin="0"/><net_sink comp="236" pin=56"/></net>

<net id="345"><net_src comp="112" pin="0"/><net_sink comp="236" pin=57"/></net>

<net id="346"><net_src comp="114" pin="0"/><net_sink comp="236" pin=58"/></net>

<net id="347"><net_src comp="116" pin="0"/><net_sink comp="236" pin=59"/></net>

<net id="352"><net_src comp="228" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="228" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="146" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="158" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="236" pin=15"/></net>

<net id="367"><net_src comp="164" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="236" pin=12"/></net>

<net id="372"><net_src comp="170" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="236" pin=11"/></net>

<net id="377"><net_src comp="176" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="236" pin=10"/></net>

<net id="382"><net_src comp="182" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="236" pin=8"/></net>

<net id="387"><net_src comp="188" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="236" pin=6"/></net>

<net id="392"><net_src comp="194" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="236" pin=5"/></net>

<net id="397"><net_src comp="200" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="402"><net_src comp="206" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="407"><net_src comp="212" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="412"><net_src comp="218" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="417"><net_src comp="348" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="353" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="228" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: gmem1 | {}
	Port: gmem2 | {}
	Port: gmem3 | {2 3 }
	Port: bias_l2_0 | {2 3 }
	Port: bias_l2_1 | {2 3 }
	Port: bias_l2_2 | {2 3 }
	Port: bias_l2_3 | {2 3 }
	Port: weight_l2_0 | {2 3 }
	Port: weight_l2_1 | {2 3 }
	Port: weight_l2_2 | {2 3 }
	Port: weight_l2_3 | {2 3 }
	Port: data_l2_0 | {2 3 }
	Port: data_l2_1 | {2 3 }
	Port: data_l2_2 | {2 3 }
	Port: data_l2_3 | {2 3 }
	Port: output_l2_reduction_0 | {2 3 }
	Port: output_l2_reduction_1 | {2 3 }
	Port: output_l2_reduction_2 | {2 3 }
	Port: output_l2_reduction_3 | {2 3 }
	Port: output_l2_reduction_4 | {2 3 }
	Port: output_l2_4 | {2 3 }
	Port: output_l2_reduction_5 | {2 3 }
	Port: output_l2_5 | {2 3 }
	Port: output_l2_reduction_6 | {2 3 }
	Port: output_l2_6 | {2 3 }
	Port: output_l2_reduction_7 | {2 3 }
	Port: output_l2_7 | {2 3 }
	Port: output_l2_reduction_8 | {2 3 }
	Port: output_l2_8 | {2 3 }
	Port: output_l2_reduction_9 | {2 3 }
	Port: output_l2_9 | {2 3 }
	Port: output_l2_reduction_10 | {2 3 }
	Port: output_l2_10 | {2 3 }
	Port: output_l2_reduction_11 | {2 3 }
	Port: output_l2_11 | {2 3 }
	Port: output_l2_reduction_12 | {2 3 }
	Port: output_l2_12 | {2 3 }
	Port: output_l2_reduction_13 | {2 3 }
	Port: output_l2_13 | {2 3 }
	Port: output_l2_reduction_14 | {2 3 }
	Port: output_l2_14 | {2 3 }
	Port: output_l2_reduction_15 | {2 3 }
	Port: output_l2_15 | {2 3 }
	Port: output_l2_0 | {2 3 }
	Port: output_l2_1 | {2 3 }
	Port: output_l2_2 | {2 3 }
	Port: output_l2_3 | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc : param_L2_TILENUM_S | {1 }
	Port: dataflow_parent_loop_proc : param | {1 }
	Port: dataflow_parent_loop_proc : kmo | {1 }
	Port: dataflow_parent_loop_proc : bias_in | {1 }
	Port: dataflow_parent_loop_proc : gmem0 | {2 3 }
	Port: dataflow_parent_loop_proc : cmo | {1 }
	Port: dataflow_parent_loop_proc : rmo | {1 }
	Port: dataflow_parent_loop_proc : weight_in | {1 }
	Port: dataflow_parent_loop_proc : gmem1 | {2 3 }
	Port: dataflow_parent_loop_proc : hmo | {1 }
	Port: dataflow_parent_loop_proc : wmo | {1 }
	Port: dataflow_parent_loop_proc : data_in | {1 }
	Port: dataflow_parent_loop_proc : gmem2 | {2 3 }
	Port: dataflow_parent_loop_proc : gmem3 | {2 3 }
	Port: dataflow_parent_loop_proc : conv_out | {1 }
	Port: dataflow_parent_loop_proc : bias_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc : bias_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc : bias_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc : bias_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc : weight_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc : weight_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc : weight_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc : weight_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc : data_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc : data_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc : data_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc : data_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_reduction_0 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_reduction_1 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_reduction_2 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_reduction_3 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_reduction_4 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_4 | {}
	Port: dataflow_parent_loop_proc : output_l2_reduction_5 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_5 | {}
	Port: dataflow_parent_loop_proc : output_l2_reduction_6 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_6 | {}
	Port: dataflow_parent_loop_proc : output_l2_reduction_7 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_7 | {}
	Port: dataflow_parent_loop_proc : output_l2_reduction_8 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_8 | {}
	Port: dataflow_parent_loop_proc : output_l2_reduction_9 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_9 | {}
	Port: dataflow_parent_loop_proc : output_l2_reduction_10 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_10 | {}
	Port: dataflow_parent_loop_proc : output_l2_reduction_11 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_11 | {}
	Port: dataflow_parent_loop_proc : output_l2_reduction_12 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_12 | {}
	Port: dataflow_parent_loop_proc : output_l2_reduction_13 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_13 | {}
	Port: dataflow_parent_loop_proc : output_l2_reduction_14 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_14 | {}
	Port: dataflow_parent_loop_proc : output_l2_reduction_15 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_15 | {}
	Port: dataflow_parent_loop_proc : output_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_3 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln292 : 1
		specdataflowpipeline_ln292 : 1
		smo_1 : 1
		br_ln292 : 2
		call_ln292 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_LOOP_S_MOST_OUTER_fu_236 |    32   |   134   |  133.33 |  41845  |  53370  |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                  smo_1_fu_353                 |    0    |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |               icmp_ln292_fu_348               |    0    |    0    |    0    |    0    |    20   |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|          |           conv_out_read_read_fu_158           |    0    |    0    |    0    |    0    |    0    |
|          |            data_in_read_read_fu_164           |    0    |    0    |    0    |    0    |    0    |
|          |              wmo_read_read_fu_170             |    0    |    0    |    0    |    0    |    0    |
|          |              hmo_read_read_fu_176             |    0    |    0    |    0    |    0    |    0    |
|          |           weight_in_read_read_fu_182          |    0    |    0    |    0    |    0    |    0    |
|   read   |              rmo_read_read_fu_188             |    0    |    0    |    0    |    0    |    0    |
|          |              cmo_read_read_fu_194             |    0    |    0    |    0    |    0    |    0    |
|          |            bias_in_read_read_fu_200           |    0    |    0    |    0    |    0    |    0    |
|          |              kmo_read_read_fu_206             |    0    |    0    |    0    |    0    |    0    |
|          |             param_read_read_fu_212            |    0    |    0    |    0    |    0    |    0    |
|          |      param_L2_TILENUM_S_read_read_fu_218      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                               |    32   |   134   |  133.33 |  41845  |  53429  |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      bias_in_read_reg_394     |   64   |
|        cmo_read_reg_389       |   32   |
|     conv_out_read_reg_359     |   64   |
|      data_in_read_reg_364     |   64   |
|        hmo_read_reg_374       |   30   |
|       icmp_ln292_reg_414      |    1   |
|        kmo_read_reg_399       |   30   |
|param_L2_TILENUM_S_read_reg_409|   32   |
|       param_read_reg_404      |  1184  |
|        rmo_read_reg_384       |   32   |
|         smo_1_reg_418         |   32   |
|          smo_reg_224          |   32   |
|     weight_in_read_reg_379    |   64   |
|        wmo_read_reg_369       |   30   |
+-------------------------------+--------+
|             Total             |  1691  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| smo_reg_224 |  p0  |   2  |  32  |   64   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   64   ||  0.603  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   32   |   134  |   133  |  41845 |  53429 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |  1691  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |   134  |   133  |  43536 |  53438 |
+-----------+--------+--------+--------+--------+--------+
