 
****************************************
Report : qor
Design : top_ppm
Version: J-2014.09-SP2
Date   : Thu Jan 18 12:30:06 2018
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:              44.00
  Critical Path Length:         33.65
  Critical Path Slack:           5.84
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:        380
  Leaf Cell Count:                834
  Buf/Inv Cell Count:             239
  Buf Cell Count:                  12
  Inv Cell Count:                 227
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       755
  Sequential Cell Count:           79
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    68122.600273
  Noncombinational Area: 23387.000183
  Buf/Inv Area:           8918.000328
  Total Buffer Area:           655.20
  Total Inverter Area:        8262.80
  Macro/Black Box Area:      0.000000
  Net Area:              15876.000000
  -----------------------------------
  Cell Area:             91509.600456
  Design Area:          107385.600456


  Design Rules
  -----------------------------------
  Total Number of Nets:           941
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ocaepc26

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.95
  Logic Optimization:                  0.42
  Mapping Optimization:                0.54
  -----------------------------------------
  Overall Compile Time:                4.49
  Overall Compile Wall Clock Time:     5.06

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
