$date
	Tue Sep 10 12:49:11 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ultra $end
$var reg 8 ! AC [7:0] $end
$var reg 8 " ALU [7:0] $end
$var reg 8 # IR [7:0] $end
$var reg 8 $ MA [7:0] $end
$var reg 8 % MD [7:0] $end
$var reg 8 & PC [7:0] $end
$var reg 2 ' opcode [1:0] $end
$scope begin stop_at $end
$upscope $end
$scope begin Init $end
$upscope $end
$scope begin main_process $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1 &
b0 %
b0 $
b10000 #
b0 "
b0 !
$end
#1
b10000 $
#2
b101 %
#3
b101 !
#4
b10 &
b1010010 #
#5
b10010 $
b1 '
#7
b11 &
b10010001 #
#8
b10001 $
b10 '
#9
b1 %
#10
b110 "
#11
b110 !
#12
b100 &
b11000001 #
#13
b1 $
b11 '
#14
b1010010 #
b10 &
#15
b10010 $
b1 '
#16
b110 %
#17
b11 &
b10010001 #
#18
b10001 $
b10 '
#19
b1 %
#20
b111 "
#21
b111 !
#22
b100 &
b11000001 #
#23
b1 $
b11 '
#24
b1010010 #
b10 &
#25
b10010 $
b1 '
#26
b111 %
#27
b11 &
b10010001 #
#28
b10001 $
b10 '
#29
b1 %
#30
b1000 "
#31
b1000 !
#32
b100 &
b11000001 #
#33
b1 $
b11 '
#34
b1010010 #
b10 &
#35
b10010 $
b1 '
#36
b1000 %
#37
b11 &
b10010001 #
#38
b10001 $
b10 '
#39
b1 %
#40
b1001 "
#41
b1001 !
#42
b100 &
b11000001 #
#43
b1 $
b11 '
#44
b1010010 #
b10 &
#45
b10010 $
b1 '
#46
b1001 %
#47
b11 &
b10010001 #
#48
b10001 $
b10 '
#49
b1 %
#50
b1010 "
#51
b1010 !
#52
b100 &
b11000001 #
#53
b1 $
b11 '
#54
b1010010 #
b10 &
#55
b10010 $
b1 '
#56
b1010 %
#57
b11 &
b10010001 #
#58
b10001 $
b10 '
#59
b1 %
#60
b1011 "
#61
b1011 !
#62
b100 &
b11000001 #
#63
b1 $
b11 '
#64
b1010010 #
b10 &
#65
b10010 $
b1 '
#66
b1011 %
#67
b11 &
b10010001 #
#68
b10001 $
b10 '
#69
b1 %
#70
b1100 "
#71
b1100 !
#72
b100 &
b11000001 #
#73
b1 $
b11 '
#74
b1010010 #
b10 &
#75
b10010 $
b1 '
#76
b1100 %
#77
b11 &
b10010001 #
#78
b10001 $
b10 '
#79
b1 %
#80
b1101 "
#81
b1101 !
#82
b100 &
b11000001 #
#83
b1 $
b11 '
#84
b1010010 #
b10 &
#85
b10010 $
b1 '
#86
b1101 %
#87
b11 &
b10010001 #
#88
b10001 $
b10 '
#89
b1 %
#90
b1110 "
#91
b1110 !
#92
b100 &
b11000001 #
#93
b1 $
b11 '
#94
b1010010 #
b10 &
#95
b10010 $
b1 '
#96
b1110 %
#97
b11 &
b10010001 #
#98
b10001 $
b10 '
#99
b1 %
#100
b1111 "
