module InstrMem (
    i_addr : input  logic<32>,
    o_instr: output logic<32>,
) {
    assign o_instr = case i_addr {
        32'h0000_0000: 32'b00100000001000000000000000000100,
        32'h0000_0004: 32'b00100000001000001111111111111000,
        32'h0000_0008: 32'b00100000010000010000000000001000,
        32'h0000_000c: 32'b00000000000000010001000000100000,
        32'h0000_0010: 32'b00100000000000100000000000000010,
        32'h0000_0014: 32'b00000000010000010001100000100010,
        32'h0000_0018: 32'b00000000000000110010000000101010,
        32'h0000_001c: 32'b00101000011001001111111111111011,
        32'h0000_0020: 32'b00000000000001000010100000101010,
        32'h0000_0024: 32'b00000000011000000011000000100101,
        32'h0000_0028: 32'b00000000001000110011100000100100,
        32'h0000_002c: 32'b00000000001000110100000000100111,
        default      : 32'b11111100001000000000000000000001,
    };
}

#[test(instr_mem)]
embed (inline) sv{{{
    module test;
        logic [31:0] addr;
        logic [31:0] instr;

        vips_InstrMem instr_mem(addr, instr);

        initial begin
            
            addr = 0;
            #10;

            addr = 4;
            #10;

            addr = 8;
            #10;
          
            $finish;
        end
    endmodule
}}}
