# Date

2022年09月26日10:54:36

# Fixup Compile

Too few operands in record ATOMIC_SM_ADD_U32_si (no match for variable predicate):

# TODO

### Readable and Writable Hardware States

| LG200 | AMDGPU | LG200_SIZE | AMDGPU_SIZE |
|---|---|---|---|
| **PC** | PC | 50 | 40 |
| V0-V255 | V0-V255 | 32 | 32 |
| S0-S101 | S0-S101 | 32 | 32 |
|  | LDS |  | 64 |
| **SM** | M0 (XXX) | 128KB | 64KB |
| **P0-P3** | EXEC (Execute Mask) | 32 | 64 |
|  | EXECZ (EXEC is zero) |  | 1 |
|  | VCC |  | 64 |
|  | VCCZ |  | 1 |
| SCC | SCC | 1 | 1 |
| FS | FLAT_SCRATCH | 64 | 64 |
|  | XNACK_MASK |  | 64 |
| STATUS | STATUS | 32 | 32 |
| MODE | MODE | 32 | 32 |
| **SIO0/1** |
| **IDXD/IDXS** |  | 8 |
|  | TRAPSTS |
|  | TBA |
|  | TMA |
|  | TTMP0-11 |
|  | VMCNT |
|  | EXPCNT |
|  | LGKMCNT |

# CODE

# Others

let Uses = [M0, EXEC]
let Uses = [SCC]
let Uses = [VCC]
let Uses = ps.Uses;
let Uses = !if(is_flat_global, [EXEC], [EXEC, FLAT_SCR]);
let Uses = !if(has_m0_read, [M0, EXEC], [EXEC]);

# Structions Of Instructions

[AMDGPU_Usage](https://llvm.org/docs/AMDGPUUsage.html#operands)

[AMDGPU_GCN_ISA](https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX8.html)

An instruction has the following syntax:

```
<opcode> <operand0>, <operand1>,... <modifier0> <modifier1>...
```

# Questions

1.

```
s_add_u32
 637312   dag OutOperandList = (outs SReg_32:$sdst);
 637313   dag InOperandList = (ins SSrc_b32:$src0, SSrc_b32:$src1);
```

```
s_add_u64
 637689   dag OutOperandList = (outs SReg_64:$vdst);
 637690   dag InOperandList = (ins SSrc_b64:$src0, SSrc_b64:$src1);
 637691   string AsmString = "";
 637692   list<dag> Pattern = [(set SReg_64:$vdst, (add i64:$src0, i64:$src1))];
```

```
 637940   dag OutOperandList = (outs SReg_64:$sdst);
 637941   dag InOperandList = (ins SSrc_b64:$src0);
 637942   string AsmString = "s_andn1_saveexec_b64 $sdst, $src0";
```
