vendor_name = ModelSim
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/secret_messages/msg_1_for_task2b/message.mif
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/SevenSegmentDisplayDecoder.v
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/s_memory.qip
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/s_memory.v
source_file = 1, oneport.qip
source_file = 1, rom.qip
source_file = 1, result_ram.qip
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/ksa.sv
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/mem_fsm.sv
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/d_memory.qip
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/d_memory.v
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/e_memory.qip
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/e_memory.v
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/control_fsm.sv
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/mem_fsm2.sv
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/mem_fsm3.sv
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/mem_fsm4.sv
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/output_files/Waveform - Task 4.vwf
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/rc4.cbx.xml
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_lrh1.tdf
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_5gd2.tdf
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_n632.tdf
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, c:/altera/13.0.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_i1i1.tdf
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_qeh2.tdf
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_lnc2.tdf
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_bph1.tdf
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_fcd2.tdf
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_l332.tdf
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.0.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/lpm_divide_25m.tdf
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/sign_div_unsign_9kh.tdf
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/alt_u_div_kve.tdf
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/add_sub_lkc.tdf
source_file = 1, C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/add_sub_mkc.tdf
design_name = ksa
instance = comp, \core1|secret_key[20] , core1|secret_key[20], ksa, 1
instance = comp, \core1|secret_key[2] , core1|secret_key[2], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, ksa, 1
instance = comp, \core4|Add4~0 , core4|Add4~0, ksa, 1
instance = comp, \core4|Add4~2 , core4|Add4~2, ksa, 1
instance = comp, \core4|Add4~34 , core4|Add4~34, ksa, 1
instance = comp, \core4|Add4~38 , core4|Add4~38, ksa, 1
instance = comp, \core4|Add5~2 , core4|Add5~2, ksa, 1
instance = comp, \core4|Add5~4 , core4|Add5~4, ksa, 1
instance = comp, \core3|Add4~40 , core3|Add4~40, ksa, 1
instance = comp, \core1|secret_key[2]~26 , core1|secret_key[2]~26, ksa, 1
instance = comp, \core1|secret_key[20]~62 , core1|secret_key[20]~62, ksa, 1
instance = comp, \core1|Add5~2 , core1|Add5~2, ksa, 1
instance = comp, \core1|Add5~6 , core1|Add5~6, ksa, 1
instance = comp, \core1|Add5~8 , core1|Add5~8, ksa, 1
instance = comp, \core1|Add5~10 , core1|Add5~10, ksa, 1
instance = comp, \core1|Add5~12 , core1|Add5~12, ksa, 1
instance = comp, \core1|Add5~14 , core1|Add5~14, ksa, 1
instance = comp, \core2|Add4~0 , core2|Add4~0, ksa, 1
instance = comp, \core2|Add4~2 , core2|Add4~2, ksa, 1
instance = comp, \core2|Add4~6 , core2|Add4~6, ksa, 1
instance = comp, \core2|Add4~10 , core2|Add4~10, ksa, 1
instance = comp, \core2|Add4~14 , core2|Add4~14, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ksa, 1
instance = comp, \core4|Add2~0 , core4|Add2~0, ksa, 1
instance = comp, \core3|Add2~10 , core3|Add2~10, ksa, 1
instance = comp, \core3|Add2~12 , core3|Add2~12, ksa, 1
instance = comp, \core3|Add2~14 , core3|Add2~14, ksa, 1
instance = comp, \core2|Add2~0 , core2|Add2~0, ksa, 1
instance = comp, \core2|Add2~2 , core2|Add2~2, ksa, 1
instance = comp, \core1|Add3~0 , core1|Add3~0, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_1~2 , core1|Mod0|auto_generated|divider|divider|op_1~2, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_2~0 , core1|Mod0|auto_generated|divider|divider|op_2~0, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_2~2 , core1|Mod0|auto_generated|divider|divider|op_2~2, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_3~2 , core1|Mod0|auto_generated|divider|divider|op_3~2, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_4~0 , core1|Mod0|auto_generated|divider|divider|op_4~0, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_4~2 , core1|Mod0|auto_generated|divider|divider|op_4~2, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_6~2 , core1|Mod0|auto_generated|divider|divider|op_6~2, ksa, 1
instance = comp, \core1|Add1~0 , core1|Add1~0, ksa, 1
instance = comp, \core1|Add0~2 , core1|Add0~2, ksa, 1
instance = comp, \core1|Add3~4 , core1|Add3~4, ksa, 1
instance = comp, \core1|Add0~4 , core1|Add0~4, ksa, 1
instance = comp, \core1|Add3~6 , core1|Add3~6, ksa, 1
instance = comp, \core1|Add0~6 , core1|Add0~6, ksa, 1
instance = comp, \core1|Add0~8 , core1|Add0~8, ksa, 1
instance = comp, \core1|Add3~10 , core1|Add3~10, ksa, 1
instance = comp, \core1|Add1~10 , core1|Add1~10, ksa, 1
instance = comp, \core1|Add3~12 , core1|Add3~12, ksa, 1
instance = comp, \core1|Add0~12 , core1|Add0~12, ksa, 1
instance = comp, \core1|Add3~14 , core1|Add3~14, ksa, 1
instance = comp, \core1|Add0~14 , core1|Add0~14, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, ksa, 1
instance = comp, \core2|Add3~0 , core2|Add3~0, ksa, 1
instance = comp, \core2|Add0~0 , core2|Add0~0, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_6~0 , core2|Mod0|auto_generated|divider|divider|op_6~0, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_1~0 , core2|Mod0|auto_generated|divider|divider|op_1~0, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_1~2 , core2|Mod0|auto_generated|divider|divider|op_1~2, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_1~5 , core2|Mod0|auto_generated|divider|divider|op_1~5, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_1~6 , core2|Mod0|auto_generated|divider|divider|op_1~6, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_2~0 , core2|Mod0|auto_generated|divider|divider|op_2~0, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_2~2 , core2|Mod0|auto_generated|divider|divider|op_2~2, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_2~5 , core2|Mod0|auto_generated|divider|divider|op_2~5, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_2~6 , core2|Mod0|auto_generated|divider|divider|op_2~6, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_3~0 , core2|Mod0|auto_generated|divider|divider|op_3~0, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_3~2 , core2|Mod0|auto_generated|divider|divider|op_3~2, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_3~5 , core2|Mod0|auto_generated|divider|divider|op_3~5, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_3~6 , core2|Mod0|auto_generated|divider|divider|op_3~6, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_4~0 , core2|Mod0|auto_generated|divider|divider|op_4~0, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_4~2 , core2|Mod0|auto_generated|divider|divider|op_4~2, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_4~5 , core2|Mod0|auto_generated|divider|divider|op_4~5, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_4~6 , core2|Mod0|auto_generated|divider|divider|op_4~6, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_5~0 , core2|Mod0|auto_generated|divider|divider|op_5~0, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_5~2 , core2|Mod0|auto_generated|divider|divider|op_5~2, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_5~5 , core2|Mod0|auto_generated|divider|divider|op_5~5, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_5~6 , core2|Mod0|auto_generated|divider|divider|op_5~6, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_6~2 , core2|Mod0|auto_generated|divider|divider|op_6~2, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_6~5 , core2|Mod0|auto_generated|divider|divider|op_6~5, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|op_6~6 , core2|Mod0|auto_generated|divider|divider|op_6~6, ksa, 1
instance = comp, \core2|Add1~0 , core2|Add1~0, ksa, 1
instance = comp, \core2|Add3~2 , core2|Add3~2, ksa, 1
instance = comp, \core2|Add0~2 , core2|Add0~2, ksa, 1
instance = comp, \core2|Add1~2 , core2|Add1~2, ksa, 1
instance = comp, \core2|Add3~4 , core2|Add3~4, ksa, 1
instance = comp, \core2|Add0~4 , core2|Add0~4, ksa, 1
instance = comp, \core2|Add1~4 , core2|Add1~4, ksa, 1
instance = comp, \core2|Add3~6 , core2|Add3~6, ksa, 1
instance = comp, \core2|Add0~6 , core2|Add0~6, ksa, 1
instance = comp, \core2|Add1~6 , core2|Add1~6, ksa, 1
instance = comp, \core2|Add3~8 , core2|Add3~8, ksa, 1
instance = comp, \core2|Add0~8 , core2|Add0~8, ksa, 1
instance = comp, \core2|Add1~8 , core2|Add1~8, ksa, 1
instance = comp, \core2|Add3~10 , core2|Add3~10, ksa, 1
instance = comp, \core2|Add0~10 , core2|Add0~10, ksa, 1
instance = comp, \core2|Add1~10 , core2|Add1~10, ksa, 1
instance = comp, \core2|Add3~12 , core2|Add3~12, ksa, 1
instance = comp, \core2|Add0~12 , core2|Add0~12, ksa, 1
instance = comp, \core2|Add1~12 , core2|Add1~12, ksa, 1
instance = comp, \core2|Add3~14 , core2|Add3~14, ksa, 1
instance = comp, \core2|Add0~14 , core2|Add0~14, ksa, 1
instance = comp, \core2|Add1~14 , core2|Add1~14, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_1~0 , core3|Mod0|auto_generated|divider|divider|op_1~0, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_1~2 , core3|Mod0|auto_generated|divider|divider|op_1~2, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_2~0 , core3|Mod0|auto_generated|divider|divider|op_2~0, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_2~2 , core3|Mod0|auto_generated|divider|divider|op_2~2, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_3~0 , core3|Mod0|auto_generated|divider|divider|op_3~0, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_3~2 , core3|Mod0|auto_generated|divider|divider|op_3~2, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_4~0 , core3|Mod0|auto_generated|divider|divider|op_4~0, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_4~2 , core3|Mod0|auto_generated|divider|divider|op_4~2, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_6~2 , core3|Mod0|auto_generated|divider|divider|op_6~2, ksa, 1
instance = comp, \core3|Add1~0 , core3|Add1~0, ksa, 1
instance = comp, \core3|Add0~2 , core3|Add0~2, ksa, 1
instance = comp, \core3|Add3~4 , core3|Add3~4, ksa, 1
instance = comp, \core3|Add0~4 , core3|Add0~4, ksa, 1
instance = comp, \core3|Add1~4 , core3|Add1~4, ksa, 1
instance = comp, \core3|Add0~6 , core3|Add0~6, ksa, 1
instance = comp, \core3|Add3~8 , core3|Add3~8, ksa, 1
instance = comp, \core3|Add0~8 , core3|Add0~8, ksa, 1
instance = comp, \core3|Add3~10 , core3|Add3~10, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, ksa, 1
instance = comp, \core4|Add0~0 , core4|Add0~0, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_2~0 , core4|Mod0|auto_generated|divider|divider|op_2~0, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_2~2 , core4|Mod0|auto_generated|divider|divider|op_2~2, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_4~2 , core4|Mod0|auto_generated|divider|divider|op_4~2, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_5~2 , core4|Mod0|auto_generated|divider|divider|op_5~2, ksa, 1
instance = comp, \core4|Add3~2 , core4|Add3~2, ksa, 1
instance = comp, \core4|Add1~2 , core4|Add1~2, ksa, 1
instance = comp, \core4|Add3~4 , core4|Add3~4, ksa, 1
instance = comp, \core4|Add3~6 , core4|Add3~6, ksa, 1
instance = comp, \core4|Add1~6 , core4|Add1~6, ksa, 1
instance = comp, \core4|Add3~8 , core4|Add3~8, ksa, 1
instance = comp, \core4|Add1~8 , core4|Add1~8, ksa, 1
instance = comp, \core4|Add3~10 , core4|Add3~10, ksa, 1
instance = comp, \core4|Add3~12 , core4|Add3~12, ksa, 1
instance = comp, \core4|Add3~14 , core4|Add3~14, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ksa, 1
instance = comp, \core3|secret_key[21] , core3|secret_key[21], ksa, 1
instance = comp, \core3|LessThan5~1 , core3|LessThan5~1, ksa, 1
instance = comp, \core1|LessThan4~0 , core1|LessThan4~0, ksa, 1
instance = comp, \core1|Selector67~0 , core1|Selector67~0, ksa, 1
instance = comp, \core1|k[5] , core1|k[5], ksa, 1
instance = comp, \core1|k[6] , core1|k[6], ksa, 1
instance = comp, \core1|k[7] , core1|k[7], ksa, 1
instance = comp, \core1|LessThan5~0 , core1|LessThan5~0, ksa, 1
instance = comp, \core2|Selector67~0 , core2|Selector67~0, ksa, 1
instance = comp, \core2|Selector67~1 , core2|Selector67~1, ksa, 1
instance = comp, \core2|LessThan5~1 , core2|LessThan5~1, ksa, 1
instance = comp, \core4|filled_flag , core4|filled_flag, ksa, 1
instance = comp, \control|LEDG[0]~0 , control|LEDG[0]~0, ksa, 1
instance = comp, \control|LEDG[1]~2 , control|LEDG[1]~2, ksa, 1
instance = comp, \core4|swapped_flag2 , core4|swapped_flag2, ksa, 1
instance = comp, \core1|swapped_flag2 , core1|swapped_flag2, ksa, 1
instance = comp, \core2|secret_key[1] , core2|secret_key[1], ksa, 1
instance = comp, \core4|secret_key[1] , core4|secret_key[1], ksa, 1
instance = comp, \control|secret_key[1]~3 , control|secret_key[1]~3, ksa, 1
instance = comp, \core2|secret_key[2] , core2|secret_key[2], ksa, 1
instance = comp, \core4|secret_key[2] , core4|secret_key[2], ksa, 1
instance = comp, \control|secret_key[2]~5 , control|secret_key[2]~5, ksa, 1
instance = comp, \control|secret_key[2]~6 , control|secret_key[2]~6, ksa, 1
instance = comp, \control|secret_key[3]~7 , control|secret_key[3]~7, ksa, 1
instance = comp, \control|secret_key[3]~8 , control|secret_key[3]~8, ksa, 1
instance = comp, \core2|secret_key[4] , core2|secret_key[4], ksa, 1
instance = comp, \core2|secret_key[6] , core2|secret_key[6], ksa, 1
instance = comp, \core2|secret_key[8] , core2|secret_key[8], ksa, 1
instance = comp, \control|secret_key[9]~19 , control|secret_key[9]~19, ksa, 1
instance = comp, \control|secret_key[10]~21 , control|secret_key[10]~21, ksa, 1
instance = comp, \control|secret_key[10]~22 , control|secret_key[10]~22, ksa, 1
instance = comp, \control|secret_key[11]~23 , control|secret_key[11]~23, ksa, 1
instance = comp, \control|secret_key[12]~25 , control|secret_key[12]~25, ksa, 1
instance = comp, \control|secret_key[12]~26 , control|secret_key[12]~26, ksa, 1
instance = comp, \control|secret_key[14]~29 , control|secret_key[14]~29, ksa, 1
instance = comp, \core4|secret_key[18] , core4|secret_key[18], ksa, 1
instance = comp, \control|secret_key[19]~39 , control|secret_key[19]~39, ksa, 1
instance = comp, \core4|secret_key[20] , core4|secret_key[20], ksa, 1
instance = comp, \control|secret_key[20]~41 , control|secret_key[20]~41, ksa, 1
instance = comp, \control|secret_key[20]~42 , control|secret_key[20]~42, ksa, 1
instance = comp, \control|secret_key[21]~43 , control|secret_key[21]~43, ksa, 1
instance = comp, \control|secret_key[21]~44 , control|secret_key[21]~44, ksa, 1
instance = comp, \control|secret_key[22]~45 , control|secret_key[22]~45, ksa, 1
instance = comp, \control|secret_key[23]~47 , control|secret_key[23]~47, ksa, 1
instance = comp, \control|secret_key[23]~48 , control|secret_key[23]~48, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ksa, 1
instance = comp, \core4|Selector71~2 , core4|Selector71~2, ksa, 1
instance = comp, \core4|Equal24~0 , core4|Equal24~0, ksa, 1
instance = comp, \core4|Selector74~4 , core4|Selector74~4, ksa, 1
instance = comp, \core4|Selector74~5 , core4|Selector74~5, ksa, 1
instance = comp, \core4|Selector74~6 , core4|Selector74~6, ksa, 1
instance = comp, \core4|Selector73~22 , core4|Selector73~22, ksa, 1
instance = comp, \core4|Selector73~25 , core4|Selector73~25, ksa, 1
instance = comp, \core4|Selector72~9 , core4|Selector72~9, ksa, 1
instance = comp, \core4|Selector72~10 , core4|Selector72~10, ksa, 1
instance = comp, \core4|Selector72~11 , core4|Selector72~11, ksa, 1
instance = comp, \core4|Selector72~12 , core4|Selector72~12, ksa, 1
instance = comp, \core3|Selector74~1 , core3|Selector74~1, ksa, 1
instance = comp, \core3|Selector74~2 , core3|Selector74~2, ksa, 1
instance = comp, \core3|data_d[0] , core3|data_d[0], ksa, 1
instance = comp, \core3|data_d[1] , core3|data_d[1], ksa, 1
instance = comp, \core3|data_d[2] , core3|data_d[2], ksa, 1
instance = comp, \core3|Selector74~4 , core3|Selector74~4, ksa, 1
instance = comp, \core3|data_d[5] , core3|data_d[5], ksa, 1
instance = comp, \core3|Equal26~0 , core3|Equal26~0, ksa, 1
instance = comp, \core3|Selector73~21 , core3|Selector73~21, ksa, 1
instance = comp, \core3|Selector64~2 , core3|Selector64~2, ksa, 1
instance = comp, \core3|Selector73~23 , core3|Selector73~23, ksa, 1
instance = comp, \core3|Equal5~3 , core3|Equal5~3, ksa, 1
instance = comp, \core3|Selector70~0 , core3|Selector70~0, ksa, 1
instance = comp, \core1|Equal5~0 , core1|Equal5~0, ksa, 1
instance = comp, \core1|Selector73~21 , core1|Selector73~21, ksa, 1
instance = comp, \core1|Selector73~22 , core1|Selector73~22, ksa, 1
instance = comp, \core1|Equal24~0 , core1|Equal24~0, ksa, 1
instance = comp, \core1|Selector71~1 , core1|Selector71~1, ksa, 1
instance = comp, \core1|Selector71~2 , core1|Selector71~2, ksa, 1
instance = comp, \core1|Selector73~23 , core1|Selector73~23, ksa, 1
instance = comp, \core1|Equal5~3 , core1|Equal5~3, ksa, 1
instance = comp, \core1|Selector70~0 , core1|Selector70~0, ksa, 1
instance = comp, \core1|WideOr3~2 , core1|WideOr3~2, ksa, 1
instance = comp, \core1|Selector18~0 , core1|Selector18~0, ksa, 1
instance = comp, \core1|Selector17~0 , core1|Selector17~0, ksa, 1
instance = comp, \core1|Selector16~0 , core1|Selector16~0, ksa, 1
instance = comp, \core2|Equal26~0 , core2|Equal26~0, ksa, 1
instance = comp, \core2|Selector73~19 , core2|Selector73~19, ksa, 1
instance = comp, \core2|Selector73~20 , core2|Selector73~20, ksa, 1
instance = comp, \core2|Selector73~22 , core2|Selector73~22, ksa, 1
instance = comp, \core2|Selector73~23 , core2|Selector73~23, ksa, 1
instance = comp, \core2|Selector73~24 , core2|Selector73~24, ksa, 1
instance = comp, \core2|Equal16~1 , core2|Equal16~1, ksa, 1
instance = comp, \core2|Equal21~0 , core2|Equal21~0, ksa, 1
instance = comp, \core2|Equal5~3 , core2|Equal5~3, ksa, 1
instance = comp, \core2|Equal12~1 , core2|Equal12~1, ksa, 1
instance = comp, \core2|Selector72~10 , core2|Selector72~10, ksa, 1
instance = comp, \core2|Selector72~11 , core2|Selector72~11, ksa, 1
instance = comp, \core2|Selector72~12 , core2|Selector72~12, ksa, 1
instance = comp, \core2|Selector71~2 , core2|Selector71~2, ksa, 1
instance = comp, \core2|Equal24~0 , core2|Equal24~0, ksa, 1
instance = comp, \core2|Selector71~4 , core2|Selector71~4, ksa, 1
instance = comp, \core2|data_d[4] , core2|data_d[4], ksa, 1
instance = comp, \core2|data_d[6] , core2|data_d[6], ksa, 1
instance = comp, \core2|data_d[3] , core2|data_d[3], ksa, 1
instance = comp, \core2|data_d[0] , core2|data_d[0], ksa, 1
instance = comp, \core2|data_d[1] , core2|data_d[1], ksa, 1
instance = comp, \core2|data_d[2] , core2|data_d[2], ksa, 1
instance = comp, \core2|Selector74~5 , core2|Selector74~5, ksa, 1
instance = comp, \core2|Selector74~6 , core2|Selector74~6, ksa, 1
instance = comp, \core2|data_d[5] , core2|data_d[5], ksa, 1
instance = comp, \core2|data_d[7] , core2|data_d[7], ksa, 1
instance = comp, \core2|Selector74~7 , core2|Selector74~7, ksa, 1
instance = comp, \core2|Selector64~0 , core2|Selector64~0, ksa, 1
instance = comp, \core4|Selector64~2 , core4|Selector64~2, ksa, 1
instance = comp, \core4|Selector65~2 , core4|Selector65~2, ksa, 1
instance = comp, \core4|Selector66~2 , core4|Selector66~2, ksa, 1
instance = comp, \core1|Selector66~2 , core1|Selector66~2, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12, ksa, 1
instance = comp, \core1|wren , core1|wren, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, ksa, 1
instance = comp, \core1|wren_d , core1|wren_d, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12, ksa, 1
instance = comp, \core2|wren , core2|wren, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ksa, 1
instance = comp, \core2|data[0] , core2|data[0], ksa, 1
instance = comp, \core2|address[0] , core2|address[0], ksa, 1
instance = comp, \core2|address[1] , core2|address[1], ksa, 1
instance = comp, \core2|address[2] , core2|address[2], ksa, 1
instance = comp, \core2|address[3] , core2|address[3], ksa, 1
instance = comp, \core2|address[4] , core2|address[4], ksa, 1
instance = comp, \core2|address[5] , core2|address[5], ksa, 1
instance = comp, \core2|address[6] , core2|address[6], ksa, 1
instance = comp, \core2|address[7] , core2|address[7], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, ksa, 1
instance = comp, \core2|wren_d , core2|wren_d, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ksa, 1
instance = comp, \core3|wren , core3|wren, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, ksa, 1
instance = comp, \core3|wren_d , core3|wren_d, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12, ksa, 1
instance = comp, \core4|wren , core4|wren, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, ksa, 1
instance = comp, \core4|wren_d , core4|wren_d, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, ksa, 1
instance = comp, \core4|i[5]~0 , core4|i[5]~0, ksa, 1
instance = comp, \core3|Selector57~0 , core3|Selector57~0, ksa, 1
instance = comp, \core3|Selector63~0 , core3|Selector63~0, ksa, 1
instance = comp, \core3|Selector63~1 , core3|Selector63~1, ksa, 1
instance = comp, \core3|Selector62~0 , core3|Selector62~0, ksa, 1
instance = comp, \core3|Selector62~1 , core3|Selector62~1, ksa, 1
instance = comp, \core3|Selector61~0 , core3|Selector61~0, ksa, 1
instance = comp, \core3|Selector61~1 , core3|Selector61~1, ksa, 1
instance = comp, \core3|Selector58~0 , core3|Selector58~0, ksa, 1
instance = comp, \core3|Selector58~1 , core3|Selector58~1, ksa, 1
instance = comp, \core1|Selector59~0 , core1|Selector59~0, ksa, 1
instance = comp, \core1|Selector62~0 , core1|Selector62~0, ksa, 1
instance = comp, \core2|Selector59~0 , core2|Selector59~0, ksa, 1
instance = comp, \core2|WideOr8~4 , core2|WideOr8~4, ksa, 1
instance = comp, \core2|WideOr8~5 , core2|WideOr8~5, ksa, 1
instance = comp, \core2|Selector59~1 , core2|Selector59~1, ksa, 1
instance = comp, \core2|Selector57~0 , core2|Selector57~0, ksa, 1
instance = comp, \core2|Selector57~1 , core2|Selector57~1, ksa, 1
instance = comp, \core2|Selector60~0 , core2|Selector60~0, ksa, 1
instance = comp, \core2|Selector60~1 , core2|Selector60~1, ksa, 1
instance = comp, \core2|Selector63~0 , core2|Selector63~0, ksa, 1
instance = comp, \core2|Selector63~1 , core2|Selector63~1, ksa, 1
instance = comp, \core2|Selector62~0 , core2|Selector62~0, ksa, 1
instance = comp, \core2|Selector62~1 , core2|Selector62~1, ksa, 1
instance = comp, \core2|Selector61~0 , core2|Selector61~0, ksa, 1
instance = comp, \core2|Selector61~1 , core2|Selector61~1, ksa, 1
instance = comp, \core2|Selector58~0 , core2|Selector58~0, ksa, 1
instance = comp, \core2|Selector58~1 , core2|Selector58~1, ksa, 1
instance = comp, \core2|Selector56~0 , core2|Selector56~0, ksa, 1
instance = comp, \core2|Selector56~1 , core2|Selector56~1, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ksa, 1
instance = comp, \core1|Selector68~0 , core1|Selector68~0, ksa, 1
instance = comp, \core1|Selector68~1 , core1|Selector68~1, ksa, 1
instance = comp, \core1|Selector68~2 , core1|Selector68~2, ksa, 1
instance = comp, \core1|Selector68~3 , core1|Selector68~3, ksa, 1
instance = comp, \core1|data~1 , core1|data~1, ksa, 1
instance = comp, \core1|Selector68~4 , core1|Selector68~4, ksa, 1
instance = comp, \core1|Selector55~1 , core1|Selector55~1, ksa, 1
instance = comp, \core1|Equal6~0 , core1|Equal6~0, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[7]~35 , core1|Mod0|auto_generated|divider|divider|StageOut[7]~35, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[6]~37 , core1|Mod0|auto_generated|divider|divider|StageOut[6]~37, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[10]~38 , core1|Mod0|auto_generated|divider|divider|StageOut[10]~38, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[9]~40 , core1|Mod0|auto_generated|divider|divider|StageOut[9]~40, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[12]~43 , core1|Mod0|auto_generated|divider|divider|StageOut[12]~43, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[16]~44 , core1|Mod0|auto_generated|divider|divider|StageOut[16]~44, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[15]~46 , core1|Mod0|auto_generated|divider|divider|StageOut[15]~46, ksa, 1
instance = comp, \core1|Mux7~0 , core1|Mux7~0, ksa, 1
instance = comp, \core1|Mux7~1 , core1|Mux7~1, ksa, 1
instance = comp, \core1|Selector28~0 , core1|Selector28~0, ksa, 1
instance = comp, \core1|Mux4~0 , core1|Mux4~0, ksa, 1
instance = comp, \core1|j[5] , core1|j[5], ksa, 1
instance = comp, \core1|Mux2~0 , core1|Mux2~0, ksa, 1
instance = comp, \core1|Mux2~1 , core1|Mux2~1, ksa, 1
instance = comp, \core1|j[6] , core1|j[6], ksa, 1
instance = comp, \core1|Mux1~0 , core1|Mux1~0, ksa, 1
instance = comp, \core1|Mux1~1 , core1|Mux1~1, ksa, 1
instance = comp, \core1|Selector24~0 , core1|Selector24~0, ksa, 1
instance = comp, \core1|j[7] , core1|j[7], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ksa, 1
instance = comp, \core1|WideOr6~0 , core1|WideOr6~0, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10, ksa, 1
instance = comp, \core1|Selector69~0 , core1|Selector69~0, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ksa, 1
instance = comp, \core2|Selector68~0 , core2|Selector68~0, ksa, 1
instance = comp, \core2|Selector68~1 , core2|Selector68~1, ksa, 1
instance = comp, \core2|Selector68~2 , core2|Selector68~2, ksa, 1
instance = comp, \core2|Selector68~3 , core2|Selector68~3, ksa, 1
instance = comp, \core2|data~0 , core2|data~0, ksa, 1
instance = comp, \core2|data~1 , core2|data~1, ksa, 1
instance = comp, \core2|Selector68~4 , core2|Selector68~4, ksa, 1
instance = comp, \core2|q_j[0] , core2|q_j[0], ksa, 1
instance = comp, \core2|q_i[0] , core2|q_i[0], ksa, 1
instance = comp, \core2|Selector55~0 , core2|Selector55~0, ksa, 1
instance = comp, \core2|Selector55~1 , core2|Selector55~1, ksa, 1
instance = comp, \core2|Selector55~2 , core2|Selector55~2, ksa, 1
instance = comp, \core2|WideOr7~0 , core2|WideOr7~0, ksa, 1
instance = comp, \core2|WideOr7~1 , core2|WideOr7~1, ksa, 1
instance = comp, \core2|Selector31~0 , core2|Selector31~0, ksa, 1
instance = comp, \core2|Equal6~0 , core2|Equal6~0, ksa, 1
instance = comp, \core2|WideOr4 , core2|WideOr4, ksa, 1
instance = comp, \core2|Equal22~0 , core2|Equal22~0, ksa, 1
instance = comp, \core2|j[0] , core2|j[0], ksa, 1
instance = comp, \core2|Equal9~0 , core2|Equal9~0, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[4]~32 , core2|Mod0|auto_generated|divider|divider|StageOut[4]~32, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[3]~33 , core2|Mod0|auto_generated|divider|divider|StageOut[3]~33, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[7]~34 , core2|Mod0|auto_generated|divider|divider|StageOut[7]~34, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[7]~35 , core2|Mod0|auto_generated|divider|divider|StageOut[7]~35, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[6]~36 , core2|Mod0|auto_generated|divider|divider|StageOut[6]~36, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[6]~37 , core2|Mod0|auto_generated|divider|divider|StageOut[6]~37, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[10]~38 , core2|Mod0|auto_generated|divider|divider|StageOut[10]~38, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[9]~39 , core2|Mod0|auto_generated|divider|divider|StageOut[9]~39, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[9]~40 , core2|Mod0|auto_generated|divider|divider|StageOut[9]~40, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[13]~41 , core2|Mod0|auto_generated|divider|divider|StageOut[13]~41, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[12]~42 , core2|Mod0|auto_generated|divider|divider|StageOut[12]~42, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[12]~43 , core2|Mod0|auto_generated|divider|divider|StageOut[12]~43, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[16]~44 , core2|Mod0|auto_generated|divider|divider|StageOut[16]~44, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[15]~45 , core2|Mod0|auto_generated|divider|divider|StageOut[15]~45, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[15]~46 , core2|Mod0|auto_generated|divider|divider|StageOut[15]~46, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[19]~47 , core2|Mod0|auto_generated|divider|divider|StageOut[19]~47, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[18]~48 , core2|Mod0|auto_generated|divider|divider|StageOut[18]~48, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[18]~49 , core2|Mod0|auto_generated|divider|divider|StageOut[18]~49, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[21]~50 , core2|Mod0|auto_generated|divider|divider|StageOut[21]~50, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[22]~51 , core2|Mod0|auto_generated|divider|divider|StageOut[22]~51, ksa, 1
instance = comp, \core2|Mux7~0 , core2|Mux7~0, ksa, 1
instance = comp, \core2|Mux7~1 , core2|Mux7~1, ksa, 1
instance = comp, \core2|Selector31~1 , core2|Selector31~1, ksa, 1
instance = comp, \core2|Selector31~2 , core2|Selector31~2, ksa, 1
instance = comp, \core2|WideOr5~0 , core2|WideOr5~0, ksa, 1
instance = comp, \core2|WideOr5~1 , core2|WideOr5~1, ksa, 1
instance = comp, \core2|WideOr5~2 , core2|WideOr5~2, ksa, 1
instance = comp, \core2|q_i[1] , core2|q_i[1], ksa, 1
instance = comp, \core2|q_j[1] , core2|q_j[1], ksa, 1
instance = comp, \core2|Selector30~0 , core2|Selector30~0, ksa, 1
instance = comp, \core2|j[1] , core2|j[1], ksa, 1
instance = comp, \core2|Mux6~0 , core2|Mux6~0, ksa, 1
instance = comp, \core2|Mux6~1 , core2|Mux6~1, ksa, 1
instance = comp, \core2|Selector30~1 , core2|Selector30~1, ksa, 1
instance = comp, \core2|Selector30~2 , core2|Selector30~2, ksa, 1
instance = comp, \core2|q_i[2] , core2|q_i[2], ksa, 1
instance = comp, \core2|q_j[2] , core2|q_j[2], ksa, 1
instance = comp, \core2|Selector29~0 , core2|Selector29~0, ksa, 1
instance = comp, \core2|j[2] , core2|j[2], ksa, 1
instance = comp, \core2|Mux5~0 , core2|Mux5~0, ksa, 1
instance = comp, \core2|Mux5~1 , core2|Mux5~1, ksa, 1
instance = comp, \core2|Selector29~1 , core2|Selector29~1, ksa, 1
instance = comp, \core2|Selector29~2 , core2|Selector29~2, ksa, 1
instance = comp, \core2|q_i[3] , core2|q_i[3], ksa, 1
instance = comp, \core2|q_j[3] , core2|q_j[3], ksa, 1
instance = comp, \core2|Selector28~0 , core2|Selector28~0, ksa, 1
instance = comp, \core2|j[3] , core2|j[3], ksa, 1
instance = comp, \core2|Mux4~0 , core2|Mux4~0, ksa, 1
instance = comp, \core2|Mux4~1 , core2|Mux4~1, ksa, 1
instance = comp, \core2|Selector28~1 , core2|Selector28~1, ksa, 1
instance = comp, \core2|Selector28~2 , core2|Selector28~2, ksa, 1
instance = comp, \core2|q_i[4] , core2|q_i[4], ksa, 1
instance = comp, \core2|q_j[4] , core2|q_j[4], ksa, 1
instance = comp, \core2|Selector27~0 , core2|Selector27~0, ksa, 1
instance = comp, \core2|j[4] , core2|j[4], ksa, 1
instance = comp, \core2|Mux3~0 , core2|Mux3~0, ksa, 1
instance = comp, \core2|Mux3~1 , core2|Mux3~1, ksa, 1
instance = comp, \core2|Selector27~1 , core2|Selector27~1, ksa, 1
instance = comp, \core2|Selector27~2 , core2|Selector27~2, ksa, 1
instance = comp, \core2|q_i[5] , core2|q_i[5], ksa, 1
instance = comp, \core2|q_j[5] , core2|q_j[5], ksa, 1
instance = comp, \core2|Selector26~0 , core2|Selector26~0, ksa, 1
instance = comp, \core2|j[5] , core2|j[5], ksa, 1
instance = comp, \core2|Mux2~0 , core2|Mux2~0, ksa, 1
instance = comp, \core2|Mux2~1 , core2|Mux2~1, ksa, 1
instance = comp, \core2|Selector26~1 , core2|Selector26~1, ksa, 1
instance = comp, \core2|Selector26~2 , core2|Selector26~2, ksa, 1
instance = comp, \core2|q_i[6] , core2|q_i[6], ksa, 1
instance = comp, \core2|q_j[6] , core2|q_j[6], ksa, 1
instance = comp, \core2|Selector25~0 , core2|Selector25~0, ksa, 1
instance = comp, \core2|j[6] , core2|j[6], ksa, 1
instance = comp, \core2|Mux1~0 , core2|Mux1~0, ksa, 1
instance = comp, \core2|Mux1~1 , core2|Mux1~1, ksa, 1
instance = comp, \core2|Selector25~1 , core2|Selector25~1, ksa, 1
instance = comp, \core2|Selector25~2 , core2|Selector25~2, ksa, 1
instance = comp, \core2|q_i[7] , core2|q_i[7], ksa, 1
instance = comp, \core2|q_j[7] , core2|q_j[7], ksa, 1
instance = comp, \core2|Selector24~0 , core2|Selector24~0, ksa, 1
instance = comp, \core2|j[7] , core2|j[7], ksa, 1
instance = comp, \core2|Mux0~0 , core2|Mux0~0, ksa, 1
instance = comp, \core2|Mux0~1 , core2|Mux0~1, ksa, 1
instance = comp, \core2|Selector24~1 , core2|Selector24~1, ksa, 1
instance = comp, \core2|Selector24~2 , core2|Selector24~2, ksa, 1
instance = comp, \core2|data[1] , core2|data[1], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10, ksa, 1
instance = comp, \core2|Selector69~0 , core2|Selector69~0, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ksa, 1
instance = comp, \core3|Selector68~0 , core3|Selector68~0, ksa, 1
instance = comp, \core3|Selector68~1 , core3|Selector68~1, ksa, 1
instance = comp, \core3|Selector68~2 , core3|Selector68~2, ksa, 1
instance = comp, \core3|Selector68~3 , core3|Selector68~3, ksa, 1
instance = comp, \core3|data~1 , core3|data~1, ksa, 1
instance = comp, \core3|Selector68~4 , core3|Selector68~4, ksa, 1
instance = comp, \core3|Equal6~0 , core3|Equal6~0, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[7]~35 , core3|Mod0|auto_generated|divider|divider|StageOut[7]~35, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[6]~37 , core3|Mod0|auto_generated|divider|divider|StageOut[6]~37, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[10]~38 , core3|Mod0|auto_generated|divider|divider|StageOut[10]~38, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[9]~40 , core3|Mod0|auto_generated|divider|divider|StageOut[9]~40, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[13]~41 , core3|Mod0|auto_generated|divider|divider|StageOut[13]~41, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[12]~43 , core3|Mod0|auto_generated|divider|divider|StageOut[12]~43, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[16]~44 , core3|Mod0|auto_generated|divider|divider|StageOut[16]~44, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[15]~46 , core3|Mod0|auto_generated|divider|divider|StageOut[15]~46, ksa, 1
instance = comp, \core3|Mux7~0 , core3|Mux7~0, ksa, 1
instance = comp, \core3|Mux7~1 , core3|Mux7~1, ksa, 1
instance = comp, \core3|WideOr5~1 , core3|WideOr5~1, ksa, 1
instance = comp, \core3|j[1] , core3|j[1], ksa, 1
instance = comp, \core3|j[2] , core3|j[2], ksa, 1
instance = comp, \core3|Selector29~1 , core3|Selector29~1, ksa, 1
instance = comp, \core3|j[3] , core3|j[3], ksa, 1
instance = comp, \core3|Selector26~0 , core3|Selector26~0, ksa, 1
instance = comp, \core3|Mux2~0 , core3|Mux2~0, ksa, 1
instance = comp, \core3|Mux2~1 , core3|Mux2~1, ksa, 1
instance = comp, \core3|Mux1~0 , core3|Mux1~0, ksa, 1
instance = comp, \core3|Mux1~1 , core3|Mux1~1, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10, ksa, 1
instance = comp, \core3|Selector69~0 , core3|Selector69~0, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ksa, 1
instance = comp, \core4|Selector68~0 , core4|Selector68~0, ksa, 1
instance = comp, \core4|Selector68~1 , core4|Selector68~1, ksa, 1
instance = comp, \core4|Selector68~2 , core4|Selector68~2, ksa, 1
instance = comp, \core4|Selector68~3 , core4|Selector68~3, ksa, 1
instance = comp, \core4|data~1 , core4|data~1, ksa, 1
instance = comp, \core4|Selector68~4 , core4|Selector68~4, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[7]~34 , core4|Mod0|auto_generated|divider|divider|StageOut[7]~34, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[6]~37 , core4|Mod0|auto_generated|divider|divider|StageOut[6]~37, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[10]~38 , core4|Mod0|auto_generated|divider|divider|StageOut[10]~38, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[9]~40 , core4|Mod0|auto_generated|divider|divider|StageOut[9]~40, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[12]~43 , core4|Mod0|auto_generated|divider|divider|StageOut[12]~43, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[16]~44 , core4|Mod0|auto_generated|divider|divider|StageOut[16]~44, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[15]~46 , core4|Mod0|auto_generated|divider|divider|StageOut[15]~46, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[19]~47 , core4|Mod0|auto_generated|divider|divider|StageOut[19]~47, ksa, 1
instance = comp, \core4|q_i[1] , core4|q_i[1], ksa, 1
instance = comp, \core4|Mux6~0 , core4|Mux6~0, ksa, 1
instance = comp, \core4|Mux6~1 , core4|Mux6~1, ksa, 1
instance = comp, \core4|Mux5~0 , core4|Mux5~0, ksa, 1
instance = comp, \core4|Mux5~1 , core4|Mux5~1, ksa, 1
instance = comp, \core4|j[3] , core4|j[3], ksa, 1
instance = comp, \core4|Mux4~0 , core4|Mux4~0, ksa, 1
instance = comp, \core4|q_i[4] , core4|q_i[4], ksa, 1
instance = comp, \core4|Selector27~0 , core4|Selector27~0, ksa, 1
instance = comp, \core4|Mux3~0 , core4|Mux3~0, ksa, 1
instance = comp, \core4|Mux3~1 , core4|Mux3~1, ksa, 1
instance = comp, \core4|Selector26~0 , core4|Selector26~0, ksa, 1
instance = comp, \core4|Mux2~0 , core4|Mux2~0, ksa, 1
instance = comp, \core4|Mux2~1 , core4|Mux2~1, ksa, 1
instance = comp, \core4|Selector25~0 , core4|Selector25~0, ksa, 1
instance = comp, \core4|j[6] , core4|j[6], ksa, 1
instance = comp, \core4|Mux1~0 , core4|Mux1~0, ksa, 1
instance = comp, \core4|Mux1~1 , core4|Mux1~1, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ksa, 1
instance = comp, \core4|Selector69~0 , core4|Selector69~0, ksa, 1
instance = comp, \core2|data[4] , core2|data[4], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ksa, 1
instance = comp, \core2|data[6] , core2|data[6], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ksa, 1
instance = comp, \core2|data[3] , core2|data[3], ksa, 1
instance = comp, \core2|data[2] , core2|data[2], ksa, 1
instance = comp, \core2|data[5] , core2|data[5], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ksa, 1
instance = comp, \core2|data[7] , core2|data[7], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ksa, 1
instance = comp, \core1|WideOr29~0 , core1|WideOr29~0, ksa, 1
instance = comp, \core1|Equal4~3 , core1|Equal4~3, ksa, 1
instance = comp, \core1|q_j~0 , core1|q_j~0, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ksa, 1
instance = comp, \core2|WideOr29~0 , core2|WideOr29~0, ksa, 1
instance = comp, \core2|WideOr29~1 , core2|WideOr29~1, ksa, 1
instance = comp, \core2|Equal4~1 , core2|Equal4~1, ksa, 1
instance = comp, \core2|q_j~0 , core2|q_j~0, ksa, 1
instance = comp, \core2|Selector90~0 , core2|Selector90~0, ksa, 1
instance = comp, \core2|WideOr28~0 , core2|WideOr28~0, ksa, 1
instance = comp, \core2|WideOr28~1 , core2|WideOr28~1, ksa, 1
instance = comp, \core2|Selector82~0 , core2|Selector82~0, ksa, 1
instance = comp, \core2|WideOr2~0 , core2|WideOr2~0, ksa, 1
instance = comp, \core2|WideOr2~1 , core2|WideOr2~1, ksa, 1
instance = comp, \core2|Selector81~0 , core2|Selector81~0, ksa, 1
instance = comp, \core2|Selector89~0 , core2|Selector89~0, ksa, 1
instance = comp, \core2|Selector80~0 , core2|Selector80~0, ksa, 1
instance = comp, \core2|Selector88~0 , core2|Selector88~0, ksa, 1
instance = comp, \core2|Selector79~0 , core2|Selector79~0, ksa, 1
instance = comp, \core2|Selector87~0 , core2|Selector87~0, ksa, 1
instance = comp, \core2|Selector78~0 , core2|Selector78~0, ksa, 1
instance = comp, \core2|Selector86~0 , core2|Selector86~0, ksa, 1
instance = comp, \core2|Selector77~0 , core2|Selector77~0, ksa, 1
instance = comp, \core2|Selector85~0 , core2|Selector85~0, ksa, 1
instance = comp, \core2|Selector76~0 , core2|Selector76~0, ksa, 1
instance = comp, \core2|Selector84~0 , core2|Selector84~0, ksa, 1
instance = comp, \core2|Selector75~0 , core2|Selector75~0, ksa, 1
instance = comp, \core2|Selector83~0 , core2|Selector83~0, ksa, 1
instance = comp, \core2|Selector54~0 , core2|Selector54~0, ksa, 1
instance = comp, \core2|Selector54~1 , core2|Selector54~1, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ksa, 1
instance = comp, \core3|WideOr2~0 , core3|WideOr2~0, ksa, 1
instance = comp, \core3|Selector54~0 , core3|Selector54~0, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ksa, 1
instance = comp, \core4|Selector81~0 , core4|Selector81~0, ksa, 1
instance = comp, \core4|Selector78~0 , core4|Selector78~0, ksa, 1
instance = comp, \core4|Selector54~0 , core4|Selector54~0, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ksa, 1
instance = comp, \core4|Selector51~0 , core4|Selector51~0, ksa, 1
instance = comp, \core4|Selector48~0 , core4|Selector48~0, ksa, 1
instance = comp, \core3|Selector49~0 , core3|Selector49~0, ksa, 1
instance = comp, \core3|Selector52~0 , core3|Selector52~0, ksa, 1
instance = comp, \core2|Selector51~0 , core2|Selector51~0, ksa, 1
instance = comp, \core2|Selector51~1 , core2|Selector51~1, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ksa, 1
instance = comp, \core2|Selector49~0 , core2|Selector49~0, ksa, 1
instance = comp, \core2|Selector49~1 , core2|Selector49~1, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ksa, 1
instance = comp, \core2|Selector52~0 , core2|Selector52~0, ksa, 1
instance = comp, \core2|Selector52~1 , core2|Selector52~1, ksa, 1
instance = comp, \core2|Selector53~0 , core2|Selector53~0, ksa, 1
instance = comp, \core2|Selector53~1 , core2|Selector53~1, ksa, 1
instance = comp, \core2|Selector50~0 , core2|Selector50~0, ksa, 1
instance = comp, \core2|Selector50~1 , core2|Selector50~1, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ksa, 1
instance = comp, \core2|Selector48~0 , core2|Selector48~0, ksa, 1
instance = comp, \core2|Selector48~1 , core2|Selector48~1, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, ksa, 1
instance = comp, \core3|Selector64~4 , core3|Selector64~4, ksa, 1
instance = comp, \core4|Equal3~6 , core4|Equal3~6, ksa, 1
instance = comp, \core4|Selector64~3 , core4|Selector64~3, ksa, 1
instance = comp, \core2|Selector66~3 , core2|Selector66~3, ksa, 1
instance = comp, \core4|Selector66~3 , core4|Selector66~3, ksa, 1
instance = comp, \core1|Selector66~3 , core1|Selector66~3, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, ksa, 1
instance = comp, \core3|WideOr8~6 , core3|WideOr8~6, ksa, 1
instance = comp, \core1|WideOr8~6 , core1|WideOr8~6, ksa, 1
instance = comp, \core2|WideOr8~6 , core2|WideOr8~6, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19, ksa, 1
instance = comp, \core2|q_i~2 , core2|q_i~2, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[13]~53 , core1|Mod0|auto_generated|divider|divider|StageOut[13]~53, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[19]~55 , core1|Mod0|auto_generated|divider|divider|StageOut[19]~55, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[10]~52 , core2|Mod0|auto_generated|divider|divider|StageOut[10]~52, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[13]~53 , core2|Mod0|auto_generated|divider|divider|StageOut[13]~53, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[16]~54 , core2|Mod0|auto_generated|divider|divider|StageOut[16]~54, ksa, 1
instance = comp, \core2|Mod0|auto_generated|divider|divider|StageOut[19]~55 , core2|Mod0|auto_generated|divider|divider|StageOut[19]~55, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[19]~55 , core3|Mod0|auto_generated|divider|divider|StageOut[19]~55, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[13]~53 , core4|Mod0|auto_generated|divider|divider|StageOut[13]~53, ksa, 1
instance = comp, \core1|Equal28~0 , core1|Equal28~0, ksa, 1
instance = comp, \core2|Equal2~2 , core2|Equal2~2, ksa, 1
instance = comp, \core3|Selector72~3 , core3|Selector72~3, ksa, 1
instance = comp, \core1|Selector73~9 , core1|Selector73~9, ksa, 1
instance = comp, \core3|secret_key[21]~1 , core3|secret_key[21]~1, ksa, 1
instance = comp, \core4|secret_key[20]~3 , core4|secret_key[20]~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~25 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~25, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[6]~27 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[6]~27, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[9]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[9]~reg0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Mux14~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Mux14~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Mux14~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~17, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~24 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~24, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~25 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~25, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~32 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~32, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~33 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~33, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~40 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~40, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~41 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~41, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~48 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~48, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~49 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~49, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~56 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~56, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~57 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~57, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~64 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~64, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~65 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~65, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~66 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~66, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~9, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~68 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~68, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~69 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~69, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~70 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~70, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~71 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~71, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~72 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~72, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~73 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~73, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~79 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~79, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~80 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~80, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~81 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~81, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~87 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~87, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~88 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~88, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~89 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~89, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~95 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~95, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~96 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~96, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~97 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~97, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal12~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal12~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~11, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal12~9, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal12~10, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~24 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~24, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~25 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~25, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~27 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~27, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~29 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~29, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~30 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~30, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal6~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal6~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~36 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~36, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~37 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~37, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~39 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~39, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~40 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~40, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~43 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~43, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~45 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~45, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~46 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~46, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~47 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~47, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~48 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~48, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~51 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~51, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~52 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~52, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~53 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~53, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~54 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~54, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~55 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~55, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~59 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~59, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~62 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~62, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~63 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~63, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~68 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~68, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~71 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~71, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~72 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~72, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~73 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~73, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~77 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~77, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~78 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~78, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~79 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~79, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~80 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~80, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~81 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~81, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~16, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~25 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~25, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~32 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~32, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~33 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~33, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~36 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~36, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~40 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~40, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~41 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~41, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~45 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~45, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~46 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~46, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~48 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~48, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~49 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~49, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~56 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~56, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~57 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~57, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~60 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~60, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~61 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~61, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~62 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~62, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~64 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~64, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~65 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~65, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~66 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~66, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~68 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~68, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~69 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~69, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~70 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~70, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~71 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~71, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~72 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~72, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~73 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~73, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~76 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~76, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~77 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~77, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~79 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~79, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~80 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~80, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~81 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~81, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~82 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~82, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~84 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~84, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~87 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~87, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~88 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~88, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~89 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~89, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~92 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~92, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~93 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~93, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~95 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~95, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~96 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~96, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~97 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~97, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~20, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~21 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~21, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~83 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~83, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~24 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~24, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, ksa, 1
instance = comp, \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder, ksa, 1
instance = comp, \core1|Equal3~5 , core1|Equal3~5, ksa, 1
instance = comp, \altera_reserved_tck~I , altera_reserved_tck, ksa, 1
instance = comp, \altera_reserved_tdi~I , altera_reserved_tdi, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~32 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~32, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~34 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~34, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~5, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~34 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~34, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~clkctrl, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~38 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~38, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~38 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~38, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal12~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~7, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~36 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~36, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, ksa, 1
instance = comp, \~GND , ~GND, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~75 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~75, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~76 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~76, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~18, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~19, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~82 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~82, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~22, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~clkctrl, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~22, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~23, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~23, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~60 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~60, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~5, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~6, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~67 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~67, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~69 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~69, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~70 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~70, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~74 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~74, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~42 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~42, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~6, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~42 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~42, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~clkctrl, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal12~5, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[6]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[6]~reg0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~46 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~46, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~45 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~45, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~44 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~44, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~44 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~44, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~47 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~47, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~47 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~47, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4], ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~50 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~50, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~7, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~50 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~50, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal12~6, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~9, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[7]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[7]~reg0, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~52 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~52, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~52 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~52, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~54 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~54, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~54 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~54, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~55 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~55, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~55 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~55, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~61 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~61, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~58 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~58, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~58 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~58, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~clkctrl, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~62 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~62, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal12~7, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~10, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~60 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~60, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~61 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~61, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~63 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~63, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~63 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~63, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~64 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~64, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~65 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~65, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~66 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~66, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~39 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~39, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~39 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~39, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~26 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~26, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~26 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~26, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal12~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~6, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~30 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~30, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~30 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~30, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~29 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~29, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~29 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~29, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~28 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~28, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~31 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~31, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~31 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~31, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4], ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ksa, 1
instance = comp, \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~56 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~56, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~57 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~57, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal12~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~58 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~58, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~41 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~41, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~35 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~35, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~38 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~38, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~42 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~42, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~49 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~49, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~44 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~44, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~50 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~50, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~17, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ksa, 1
instance = comp, \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~28 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~28, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~19, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~21 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~21, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~15, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~16, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~23, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~22, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~90 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~90, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~12, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~90 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~90, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal12~11, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~14, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[12]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[12]~reg0, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~92 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~92, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~93 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~93, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][2], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~94 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~94, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~94 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~94, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ksa, 1
instance = comp, \CLOCK_50~I , CLOCK_50, ksa, 1
instance = comp, \CLOCK_50~clkctrl , CLOCK_50~clkctrl, ksa, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~10, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~12, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[10]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[10]~reg0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~77 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~77, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][2], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ksa, 1
instance = comp, \core4|Equal4~2 , core4|Equal4~2, ksa, 1
instance = comp, \core4|Equal27~0 , core4|Equal27~0, ksa, 1
instance = comp, \core4|Equal3~4 , core4|Equal3~4, ksa, 1
instance = comp, \core4|Equal19~0 , core4|Equal19~0, ksa, 1
instance = comp, \core4|Selector71~1 , core4|Selector71~1, ksa, 1
instance = comp, \core4|Equal21~1 , core4|Equal21~1, ksa, 1
instance = comp, \core4|Equal5~0 , core4|Equal5~0, ksa, 1
instance = comp, \core4|Equal21~0 , core4|Equal21~0, ksa, 1
instance = comp, \core4|Equal28~0 , core4|Equal28~0, ksa, 1
instance = comp, \core4|Equal29~0 , core4|Equal29~0, ksa, 1
instance = comp, \core4|Selector73~26 , core4|Selector73~26, ksa, 1
instance = comp, \core4|Equal33~0 , core4|Equal33~0, ksa, 1
instance = comp, \core4|Equal35~0 , core4|Equal35~0, ksa, 1
instance = comp, \core4|WideOr3~2 , core4|WideOr3~2, ksa, 1
instance = comp, \core4|WideOr3~3 , core4|WideOr3~3, ksa, 1
instance = comp, \core4|Selector21~0 , core4|Selector21~0, ksa, 1
instance = comp, \core4|k[2] , core4|k[2], ksa, 1
instance = comp, \core4|Selector22~0 , core4|Selector22~0, ksa, 1
instance = comp, \core4|k[1] , core4|k[1], ksa, 1
instance = comp, \core4|Add5~0 , core4|Add5~0, ksa, 1
instance = comp, \core4|Add5~6 , core4|Add5~6, ksa, 1
instance = comp, \core4|Selector20~0 , core4|Selector20~0, ksa, 1
instance = comp, \core4|k[3] , core4|k[3], ksa, 1
instance = comp, \core4|Add5~8 , core4|Add5~8, ksa, 1
instance = comp, \core4|Add5~10 , core4|Add5~10, ksa, 1
instance = comp, \core4|Selector18~0 , core4|Selector18~0, ksa, 1
instance = comp, \core4|k[5] , core4|k[5], ksa, 1
instance = comp, \core4|Add5~12 , core4|Add5~12, ksa, 1
instance = comp, \core4|Selector17~0 , core4|Selector17~0, ksa, 1
instance = comp, \core4|k[6] , core4|k[6], ksa, 1
instance = comp, \core4|Add5~14 , core4|Add5~14, ksa, 1
instance = comp, \core4|Selector16~0 , core4|Selector16~0, ksa, 1
instance = comp, \core4|k[7] , core4|k[7], ksa, 1
instance = comp, \core4|LessThan5~0 , core4|LessThan5~0, ksa, 1
instance = comp, \core4|Selector23~0 , core4|Selector23~0, ksa, 1
instance = comp, \core4|k[0] , core4|k[0], ksa, 1
instance = comp, \core4|LessThan5~1 , core4|LessThan5~1, ksa, 1
instance = comp, \core4|LessThan5~2 , core4|LessThan5~2, ksa, 1
instance = comp, \core4|secret_key[0]~2 , core4|secret_key[0]~2, ksa, 1
instance = comp, \core4|secret_key[0]~1 , core4|secret_key[0]~1, ksa, 1
instance = comp, \core4|secret_key[0] , core4|secret_key[0], ksa, 1
instance = comp, \core4|Add4~4 , core4|Add4~4, ksa, 1
instance = comp, \core4|secret_key[3] , core4|secret_key[3], ksa, 1
instance = comp, \core4|Add4~6 , core4|Add4~6, ksa, 1
instance = comp, \core4|Add4~8 , core4|Add4~8, ksa, 1
instance = comp, \core4|secret_key[5] , core4|secret_key[5], ksa, 1
instance = comp, \core4|Add4~10 , core4|Add4~10, ksa, 1
instance = comp, \core4|Add4~12 , core4|Add4~12, ksa, 1
instance = comp, \core4|secret_key[7] , core4|secret_key[7], ksa, 1
instance = comp, \core4|Add4~14 , core4|Add4~14, ksa, 1
instance = comp, \core4|Add4~16 , core4|Add4~16, ksa, 1
instance = comp, \core4|secret_key[9] , core4|secret_key[9], ksa, 1
instance = comp, \core4|Add4~18 , core4|Add4~18, ksa, 1
instance = comp, \core4|secret_key[10] , core4|secret_key[10], ksa, 1
instance = comp, \core4|Add4~20 , core4|Add4~20, ksa, 1
instance = comp, \core4|secret_key[11] , core4|secret_key[11], ksa, 1
instance = comp, \core4|Add4~22 , core4|Add4~22, ksa, 1
instance = comp, \core4|secret_key[12] , core4|secret_key[12], ksa, 1
instance = comp, \core4|Add4~24 , core4|Add4~24, ksa, 1
instance = comp, \core4|secret_key[13] , core4|secret_key[13], ksa, 1
instance = comp, \core4|Add4~26 , core4|Add4~26, ksa, 1
instance = comp, \core4|secret_key[14] , core4|secret_key[14], ksa, 1
instance = comp, \core4|Add4~28 , core4|Add4~28, ksa, 1
instance = comp, \core4|Add4~30 , core4|Add4~30, ksa, 1
instance = comp, \core4|secret_key[16] , core4|secret_key[16], ksa, 1
instance = comp, \core4|Add4~32 , core4|Add4~32, ksa, 1
instance = comp, \core4|Add4~36 , core4|Add4~36, ksa, 1
instance = comp, \core4|secret_key[19] , core4|secret_key[19], ksa, 1
instance = comp, \core4|Add4~40 , core4|Add4~40, ksa, 1
instance = comp, \core4|secret_key[21]~4 , core4|secret_key[21]~4, ksa, 1
instance = comp, \core4|secret_key[21] , core4|secret_key[21], ksa, 1
instance = comp, \core4|Add4~42 , core4|Add4~42, ksa, 1
instance = comp, \core4|Add4~44 , core4|Add4~44, ksa, 1
instance = comp, \core4|secret_key[23] , core4|secret_key[23], ksa, 1
instance = comp, \core4|secret_key[22] , core4|secret_key[22], ksa, 1
instance = comp, \core4|secret_key[0]~0 , core4|secret_key[0]~0, ksa, 1
instance = comp, \core4|Selector70~1 , core4|Selector70~1, ksa, 1
instance = comp, \core4|Selector70~2 , core4|Selector70~2, ksa, 1
instance = comp, \core4|Selector72~13 , core4|Selector72~13, ksa, 1
instance = comp, \core4|Equal5~1 , core4|Equal5~1, ksa, 1
instance = comp, \core4|Equal12~1 , core4|Equal12~1, ksa, 1
instance = comp, \core4|Equal4~4 , core4|Equal4~4, ksa, 1
instance = comp, \core4|Selector72~14 , core4|Selector72~14, ksa, 1
instance = comp, \core4|state[2] , core4|state[2], ksa, 1
instance = comp, \core4|WideOr21~0 , core4|WideOr21~0, ksa, 1
instance = comp, \core4|state[3] , core4|state[3], ksa, 1
instance = comp, \core4|Equal20~0 , core4|Equal20~0, ksa, 1
instance = comp, \core4|Selector71~3 , core4|Selector71~3, ksa, 1
instance = comp, \core4|Equal5~2 , core4|Equal5~2, ksa, 1
instance = comp, \core4|Equal16~0 , core4|Equal16~0, ksa, 1
instance = comp, \core4|WideOr1 , core4|WideOr1, ksa, 1
instance = comp, \core4|Selector7~0 , core4|Selector7~0, ksa, 1
instance = comp, \core4|i[5]~1 , core4|i[5]~1, ksa, 1
instance = comp, \core4|Equal16~1 , core4|Equal16~1, ksa, 1
instance = comp, \core4|i[5]~2 , core4|i[5]~2, ksa, 1
instance = comp, \core4|i[0] , core4|i[0], ksa, 1
instance = comp, \core4|Add2~2 , core4|Add2~2, ksa, 1
instance = comp, \core4|Selector6~0 , core4|Selector6~0, ksa, 1
instance = comp, \core4|i[1] , core4|i[1], ksa, 1
instance = comp, \core4|Add2~4 , core4|Add2~4, ksa, 1
instance = comp, \core4|Selector5~0 , core4|Selector5~0, ksa, 1
instance = comp, \core4|i[2] , core4|i[2], ksa, 1
instance = comp, \core4|Add2~6 , core4|Add2~6, ksa, 1
instance = comp, \core4|Selector4~0 , core4|Selector4~0, ksa, 1
instance = comp, \core4|i[3] , core4|i[3], ksa, 1
instance = comp, \core4|Add2~8 , core4|Add2~8, ksa, 1
instance = comp, \core4|Selector3~0 , core4|Selector3~0, ksa, 1
instance = comp, \core4|i[4] , core4|i[4], ksa, 1
instance = comp, \core4|Add2~10 , core4|Add2~10, ksa, 1
instance = comp, \core4|Add2~12 , core4|Add2~12, ksa, 1
instance = comp, \core4|Selector1~0 , core4|Selector1~0, ksa, 1
instance = comp, \core4|i[6] , core4|i[6], ksa, 1
instance = comp, \core4|Add2~14 , core4|Add2~14, ksa, 1
instance = comp, \core4|Selector0~0 , core4|Selector0~0, ksa, 1
instance = comp, \core4|i[7] , core4|i[7], ksa, 1
instance = comp, \core4|LessThan0~0 , core4|LessThan0~0, ksa, 1
instance = comp, \core4|Selector2~0 , core4|Selector2~0, ksa, 1
instance = comp, \core4|i[5] , core4|i[5], ksa, 1
instance = comp, \core4|LessThan0~1 , core4|LessThan0~1, ksa, 1
instance = comp, \core4|LessThan0~2 , core4|LessThan0~2, ksa, 1
instance = comp, \core4|Equal26~0 , core4|Equal26~0, ksa, 1
instance = comp, \core4|Selector73~19 , core4|Selector73~19, ksa, 1
instance = comp, \core4|Selector73~20 , core4|Selector73~20, ksa, 1
instance = comp, \core4|Selector71~4 , core4|Selector71~4, ksa, 1
instance = comp, \core4|Selector72~3 , core4|Selector72~3, ksa, 1
instance = comp, \core4|Selector72~15 , core4|Selector72~15, ksa, 1
instance = comp, \core4|Selector71~5 , core4|Selector71~5, ksa, 1
instance = comp, \core4|Selector71~0 , core4|Selector71~0, ksa, 1
instance = comp, \core4|Equal17~0 , core4|Equal17~0, ksa, 1
instance = comp, \core4|Selector71~6 , core4|Selector71~6, ksa, 1
instance = comp, \core4|state[4] , core4|state[4], ksa, 1
instance = comp, \core4|Equal3~5 , core4|Equal3~5, ksa, 1
instance = comp, \core4|Selector74~7 , core4|Selector74~7, ksa, 1
instance = comp, \core4|Selector65~3 , core4|Selector65~3, ksa, 1
instance = comp, \core4|swapped_flag , core4|swapped_flag, ksa, 1
instance = comp, \core4|Equal4~3 , core4|Equal4~3, ksa, 1
instance = comp, \core4|Selector74~0 , core4|Selector74~0, ksa, 1
instance = comp, \core4|Selector74~1 , core4|Selector74~1, ksa, 1
instance = comp, \core4|Selector74~2 , core4|Selector74~2, ksa, 1
instance = comp, \core4|Selector74~3 , core4|Selector74~3, ksa, 1
instance = comp, \core4|Selector74~8 , core4|Selector74~8, ksa, 1
instance = comp, \core4|state[0] , core4|state[0], ksa, 1
instance = comp, \core4|Selector73~23 , core4|Selector73~23, ksa, 1
instance = comp, \core4|Equal33~1 , core4|Equal33~1, ksa, 1
instance = comp, \core4|Selector73~24 , core4|Selector73~24, ksa, 1
instance = comp, \core4|Selector73~21 , core4|Selector73~21, ksa, 1
instance = comp, \core4|Selector73~7 , core4|Selector73~7, ksa, 1
instance = comp, \core4|Selector73~28 , core4|Selector73~28, ksa, 1
instance = comp, \core4|Selector73~27 , core4|Selector73~27, ksa, 1
instance = comp, \core4|state[1] , core4|state[1], ksa, 1
instance = comp, \core4|Equal30~0 , core4|Equal30~0, ksa, 1
instance = comp, \core4|Equal5~3 , core4|Equal5~3, ksa, 1
instance = comp, \core4|Selector70~0 , core4|Selector70~0, ksa, 1
instance = comp, \core4|Selector70~3 , core4|Selector70~3, ksa, 1
instance = comp, \core4|state[5] , core4|state[5], ksa, 1
instance = comp, \core4|Equal12~0 , core4|Equal12~0, ksa, 1
instance = comp, \core4|q_j~0 , core4|q_j~0, ksa, 1
instance = comp, \core4|WideOr29~0 , core4|WideOr29~0, ksa, 1
instance = comp, \core4|WideOr29~1 , core4|WideOr29~1, ksa, 1
instance = comp, \core4|Selector90~0 , core4|Selector90~0, ksa, 1
instance = comp, \core4|q_j[0] , core4|q_j[0], ksa, 1
instance = comp, \core4|q_i~2 , core4|q_i~2, ksa, 1
instance = comp, \core4|Selector82~0 , core4|Selector82~0, ksa, 1
instance = comp, \core4|q_i[0] , core4|q_i[0], ksa, 1
instance = comp, \core4|Selector55~0 , core4|Selector55~0, ksa, 1
instance = comp, \core4|Equal2~2 , core4|Equal2~2, ksa, 1
instance = comp, \core4|Equal25~0 , core4|Equal25~0, ksa, 1
instance = comp, \core4|Selector55~1 , core4|Selector55~1, ksa, 1
instance = comp, \core4|Selector55~2 , core4|Selector55~2, ksa, 1
instance = comp, \core4|WideOr7~0 , core4|WideOr7~0, ksa, 1
instance = comp, \core4|WideOr7~1 , core4|WideOr7~1, ksa, 1
instance = comp, \core4|data[0] , core4|data[0], ksa, 1
instance = comp, \core4|Add3~0 , core4|Add3~0, ksa, 1
instance = comp, \core4|Selector31~0 , core4|Selector31~0, ksa, 1
instance = comp, \core4|Equal6~0 , core4|Equal6~0, ksa, 1
instance = comp, \core4|WideOr4 , core4|WideOr4, ksa, 1
instance = comp, \core4|Selector31~2 , core4|Selector31~2, ksa, 1
instance = comp, \core4|WideOr5~1 , core4|WideOr5~1, ksa, 1
instance = comp, \core4|WideOr5~0 , core4|WideOr5~0, ksa, 1
instance = comp, \core4|WideOr5~2 , core4|WideOr5~2, ksa, 1
instance = comp, \core4|address[0] , core4|address[0], ksa, 1
instance = comp, \core4|Selector29~0 , core4|Selector29~0, ksa, 1
instance = comp, \core4|WideOr2~0 , core4|WideOr2~0, ksa, 1
instance = comp, \core4|WideOr2~1 , core4|WideOr2~1, ksa, 1
instance = comp, \core4|j[2] , core4|j[2], ksa, 1
instance = comp, \core4|Equal22~0 , core4|Equal22~0, ksa, 1
instance = comp, \core4|secret_key[8] , core4|secret_key[8], ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_3~0 , core4|Mod0|auto_generated|divider|divider|op_3~0, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[3]~33 , core4|Mod0|auto_generated|divider|divider|StageOut[3]~33, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_1~0 , core4|Mod0|auto_generated|divider|divider|op_1~0, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_1~2 , core4|Mod0|auto_generated|divider|divider|op_1~2, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[4]~32 , core4|Mod0|auto_generated|divider|divider|StageOut[4]~32, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_1~5 , core4|Mod0|auto_generated|divider|divider|op_1~5, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_1~6 , core4|Mod0|auto_generated|divider|divider|op_1~6, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[7]~35 , core4|Mod0|auto_generated|divider|divider|StageOut[7]~35, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[6]~36 , core4|Mod0|auto_generated|divider|divider|StageOut[6]~36, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_2~5 , core4|Mod0|auto_generated|divider|divider|op_2~5, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_2~6 , core4|Mod0|auto_generated|divider|divider|op_2~6, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[10]~52 , core4|Mod0|auto_generated|divider|divider|StageOut[10]~52, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[9]~39 , core4|Mod0|auto_generated|divider|divider|StageOut[9]~39, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_3~2 , core4|Mod0|auto_generated|divider|divider|op_3~2, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_3~5 , core4|Mod0|auto_generated|divider|divider|op_3~5, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_3~6 , core4|Mod0|auto_generated|divider|divider|op_3~6, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[13]~41 , core4|Mod0|auto_generated|divider|divider|StageOut[13]~41, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[12]~42 , core4|Mod0|auto_generated|divider|divider|StageOut[12]~42, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_4~0 , core4|Mod0|auto_generated|divider|divider|op_4~0, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_4~5 , core4|Mod0|auto_generated|divider|divider|op_4~5, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_4~6 , core4|Mod0|auto_generated|divider|divider|op_4~6, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[16]~54 , core4|Mod0|auto_generated|divider|divider|StageOut[16]~54, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[15]~45 , core4|Mod0|auto_generated|divider|divider|StageOut[15]~45, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_5~0 , core4|Mod0|auto_generated|divider|divider|op_5~0, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_5~5 , core4|Mod0|auto_generated|divider|divider|op_5~5, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_5~6 , core4|Mod0|auto_generated|divider|divider|op_5~6, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[18]~48 , core4|Mod0|auto_generated|divider|divider|StageOut[18]~48, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[18]~49 , core4|Mod0|auto_generated|divider|divider|StageOut[18]~49, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_6~0 , core4|Mod0|auto_generated|divider|divider|op_6~0, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_6~2 , core4|Mod0|auto_generated|divider|divider|op_6~2, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[22]~51 , core4|Mod0|auto_generated|divider|divider|StageOut[22]~51, ksa, 1
instance = comp, \core4|Mux7~0 , core4|Mux7~0, ksa, 1
instance = comp, \core4|Mux7~1 , core4|Mux7~1, ksa, 1
instance = comp, \core4|Add1~0 , core4|Add1~0, ksa, 1
instance = comp, \core4|Equal9~0 , core4|Equal9~0, ksa, 1
instance = comp, \core4|Selector31~1 , core4|Selector31~1, ksa, 1
instance = comp, \core4|j[0] , core4|j[0], ksa, 1
instance = comp, \core4|Add0~2 , core4|Add0~2, ksa, 1
instance = comp, \core4|Selector30~1 , core4|Selector30~1, ksa, 1
instance = comp, \core4|j[1] , core4|j[1], ksa, 1
instance = comp, \core4|Add0~4 , core4|Add0~4, ksa, 1
instance = comp, \core4|Add1~4 , core4|Add1~4, ksa, 1
instance = comp, \core4|Selector29~1 , core4|Selector29~1, ksa, 1
instance = comp, \core4|Selector29~2 , core4|Selector29~2, ksa, 1
instance = comp, \core4|address[2] , core4|address[2], ksa, 1
instance = comp, \core4|j[4] , core4|j[4], ksa, 1
instance = comp, \core4|Add0~6 , core4|Add0~6, ksa, 1
instance = comp, \core4|Add0~8 , core4|Add0~8, ksa, 1
instance = comp, \core4|Selector27~1 , core4|Selector27~1, ksa, 1
instance = comp, \core4|Selector27~2 , core4|Selector27~2, ksa, 1
instance = comp, \core4|address[4] , core4|address[4], ksa, 1
instance = comp, \core4|j[5] , core4|j[5], ksa, 1
instance = comp, \core4|Add0~10 , core4|Add0~10, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[19]~55 , core4|Mod0|auto_generated|divider|divider|StageOut[19]~55, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_6~5 , core4|Mod0|auto_generated|divider|divider|op_6~5, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|op_6~6 , core4|Mod0|auto_generated|divider|divider|op_6~6, ksa, 1
instance = comp, \core4|Mod0|auto_generated|divider|divider|StageOut[21]~50 , core4|Mod0|auto_generated|divider|divider|StageOut[21]~50, ksa, 1
instance = comp, \core4|Mux4~1 , core4|Mux4~1, ksa, 1
instance = comp, \core4|Add1~10 , core4|Add1~10, ksa, 1
instance = comp, \core4|Selector26~1 , core4|Selector26~1, ksa, 1
instance = comp, \core4|Selector26~2 , core4|Selector26~2, ksa, 1
instance = comp, \core4|address[5] , core4|address[5], ksa, 1
instance = comp, \core4|Selector24~0 , core4|Selector24~0, ksa, 1
instance = comp, \core4|WideOr28~0 , core4|WideOr28~0, ksa, 1
instance = comp, \core4|WideOr28~1 , core4|WideOr28~1, ksa, 1
instance = comp, \core4|Selector75~0 , core4|Selector75~0, ksa, 1
instance = comp, \core4|q_i[7] , core4|q_i[7], ksa, 1
instance = comp, \core4|j[7] , core4|j[7], ksa, 1
instance = comp, \core4|Add0~12 , core4|Add0~12, ksa, 1
instance = comp, \core4|Add0~14 , core4|Add0~14, ksa, 1
instance = comp, \core4|secret_key[15] , core4|secret_key[15], ksa, 1
instance = comp, \core4|Mux0~0 , core4|Mux0~0, ksa, 1
instance = comp, \core4|Mux0~1 , core4|Mux0~1, ksa, 1
instance = comp, \core4|Add1~12 , core4|Add1~12, ksa, 1
instance = comp, \core4|Add1~14 , core4|Add1~14, ksa, 1
instance = comp, \core4|Selector24~1 , core4|Selector24~1, ksa, 1
instance = comp, \core4|Selector24~2 , core4|Selector24~2, ksa, 1
instance = comp, \core4|address[7] , core4|address[7], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~78 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~78, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~78 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~78, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~76 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~76, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][1], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~74 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~74, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~74 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~74, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ksa, 1
instance = comp, \core4|data~0 , core4|data~0, ksa, 1
instance = comp, \core4|Selector54~1 , core4|Selector54~1, ksa, 1
instance = comp, \core4|data[1] , core4|data[1], ksa, 1
instance = comp, \core4|Selector52~0 , core4|Selector52~0, ksa, 1
instance = comp, \core4|Selector87~0 , core4|Selector87~0, ksa, 1
instance = comp, \core4|q_j[3] , core4|q_j[3], ksa, 1
instance = comp, \core4|Selector52~1 , core4|Selector52~1, ksa, 1
instance = comp, \core4|data[3] , core4|data[3], ksa, 1
instance = comp, \core4|Selector86~0 , core4|Selector86~0, ksa, 1
instance = comp, \core4|q_j[4] , core4|q_j[4], ksa, 1
instance = comp, \core4|Selector51~1 , core4|Selector51~1, ksa, 1
instance = comp, \core4|data[4] , core4|data[4], ksa, 1
instance = comp, \core4|Selector49~0 , core4|Selector49~0, ksa, 1
instance = comp, \core4|Selector84~0 , core4|Selector84~0, ksa, 1
instance = comp, \core4|q_j[6] , core4|q_j[6], ksa, 1
instance = comp, \core4|Selector49~1 , core4|Selector49~1, ksa, 1
instance = comp, \core4|data[6] , core4|data[6], ksa, 1
instance = comp, \core4|Selector83~0 , core4|Selector83~0, ksa, 1
instance = comp, \core4|q_j[7] , core4|q_j[7], ksa, 1
instance = comp, \core4|Selector48~1 , core4|Selector48~1, ksa, 1
instance = comp, \core4|data[7] , core4|data[7], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ksa, 1
instance = comp, \core4|Selector77~0 , core4|Selector77~0, ksa, 1
instance = comp, \core4|q_i[5] , core4|q_i[5], ksa, 1
instance = comp, \core4|Selector50~0 , core4|Selector50~0, ksa, 1
instance = comp, \core4|Selector85~0 , core4|Selector85~0, ksa, 1
instance = comp, \core4|q_j[5] , core4|q_j[5], ksa, 1
instance = comp, \core4|Selector50~1 , core4|Selector50~1, ksa, 1
instance = comp, \core4|data[5] , core4|data[5], ksa, 1
instance = comp, \core4|Selector80~0 , core4|Selector80~0, ksa, 1
instance = comp, \core4|q_i[2] , core4|q_i[2], ksa, 1
instance = comp, \core4|Selector53~0 , core4|Selector53~0, ksa, 1
instance = comp, \core4|Selector88~0 , core4|Selector88~0, ksa, 1
instance = comp, \core4|q_j[2] , core4|q_j[2], ksa, 1
instance = comp, \core4|Selector53~1 , core4|Selector53~1, ksa, 1
instance = comp, \core4|data[2] , core4|data[2], ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ksa, 1
instance = comp, \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ksa, 1
instance = comp, \core4|Selector76~0 , core4|Selector76~0, ksa, 1
instance = comp, \core4|q_i[6] , core4|q_i[6], ksa, 1
instance = comp, \core4|Selector25~1 , core4|Selector25~1, ksa, 1
instance = comp, \core4|Selector25~2 , core4|Selector25~2, ksa, 1
instance = comp, \core4|address[6] , core4|address[6], ksa, 1
instance = comp, \core4|Selector79~0 , core4|Selector79~0, ksa, 1
instance = comp, \core4|q_i[3] , core4|q_i[3], ksa, 1
instance = comp, \core4|Selector28~1 , core4|Selector28~1, ksa, 1
instance = comp, \core4|Selector28~0 , core4|Selector28~0, ksa, 1
instance = comp, \core4|Selector28~2 , core4|Selector28~2, ksa, 1
instance = comp, \core4|address[3] , core4|address[3], ksa, 1
instance = comp, \core4|Selector89~0 , core4|Selector89~0, ksa, 1
instance = comp, \core4|q_j[1] , core4|q_j[1], ksa, 1
instance = comp, \core4|Selector30~0 , core4|Selector30~0, ksa, 1
instance = comp, \core4|Selector30~2 , core4|Selector30~2, ksa, 1
instance = comp, \core4|address[1] , core4|address[1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~85 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~85, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~11, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~85 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~85, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][2], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ksa, 1
instance = comp, \core4|Selector47~0 , core4|Selector47~0, ksa, 1
instance = comp, \core4|address_d[0] , core4|address_d[0], ksa, 1
instance = comp, \core4|WideOr6~0 , core4|WideOr6~0, ksa, 1
instance = comp, \core4|Selector46~0 , core4|Selector46~0, ksa, 1
instance = comp, \core4|address_d[1] , core4|address_d[1], ksa, 1
instance = comp, \core4|Selector45~0 , core4|Selector45~0, ksa, 1
instance = comp, \core4|address_d[2] , core4|address_d[2], ksa, 1
instance = comp, \core4|Selector44~0 , core4|Selector44~0, ksa, 1
instance = comp, \core4|address_d[3] , core4|address_d[3], ksa, 1
instance = comp, \core4|Selector19~0 , core4|Selector19~0, ksa, 1
instance = comp, \core4|k[4] , core4|k[4], ksa, 1
instance = comp, \core4|Selector43~0 , core4|Selector43~0, ksa, 1
instance = comp, \core4|address_d[4] , core4|address_d[4], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~86 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~86, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~86 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~86, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~84 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~84, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~13, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[11]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[11]~reg0, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~82 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~82, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~clkctrl, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ksa, 1
instance = comp, \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ksa, 1
instance = comp, \core4|Selector63~0 , core4|Selector63~0, ksa, 1
instance = comp, \core4|WideOr8~4 , core4|WideOr8~4, ksa, 1
instance = comp, \core4|WideOr8~6 , core4|WideOr8~6, ksa, 1
instance = comp, \core4|WideOr8~5 , core4|WideOr8~5, ksa, 1
instance = comp, \core4|Selector63~1 , core4|Selector63~1, ksa, 1
instance = comp, \core4|data_d[0] , core4|data_d[0], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~clkctrl, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ksa, 1
instance = comp, \core4|Selector62~0 , core4|Selector62~0, ksa, 1
instance = comp, \core4|Selector62~1 , core4|Selector62~1, ksa, 1
instance = comp, \core4|data_d[1] , core4|data_d[1], ksa, 1
instance = comp, \core4|Selector61~0 , core4|Selector61~0, ksa, 1
instance = comp, \core4|Selector61~1 , core4|Selector61~1, ksa, 1
instance = comp, \core4|data_d[2] , core4|data_d[2], ksa, 1
instance = comp, \core4|Selector60~0 , core4|Selector60~0, ksa, 1
instance = comp, \core4|Selector60~1 , core4|Selector60~1, ksa, 1
instance = comp, \core4|data_d[3] , core4|data_d[3], ksa, 1
instance = comp, \core4|Selector59~0 , core4|Selector59~0, ksa, 1
instance = comp, \core4|Selector59~1 , core4|Selector59~1, ksa, 1
instance = comp, \core4|data_d[4] , core4|data_d[4], ksa, 1
instance = comp, \core4|Selector58~0 , core4|Selector58~0, ksa, 1
instance = comp, \core4|Selector58~1 , core4|Selector58~1, ksa, 1
instance = comp, \core4|data_d[5] , core4|data_d[5], ksa, 1
instance = comp, \core4|Selector57~0 , core4|Selector57~0, ksa, 1
instance = comp, \core4|Selector57~1 , core4|Selector57~1, ksa, 1
instance = comp, \core4|data_d[6] , core4|data_d[6], ksa, 1
instance = comp, \core4|Selector56~0 , core4|Selector56~0, ksa, 1
instance = comp, \core4|Selector56~1 , core4|Selector56~1, ksa, 1
instance = comp, \core4|data_d[7] , core4|data_d[7], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ksa, 1
instance = comp, \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Mux14~7, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ksa, 1
instance = comp, \core1|Add5~0 , core1|Add5~0, ksa, 1
instance = comp, \core1|WideOr3~3 , core1|WideOr3~3, ksa, 1
instance = comp, \core1|Selector23~0 , core1|Selector23~0, ksa, 1
instance = comp, \core1|k[0] , core1|k[0], ksa, 1
instance = comp, \core1|Equal19~0 , core1|Equal19~0, ksa, 1
instance = comp, \core1|Selector47~0 , core1|Selector47~0, ksa, 1
instance = comp, \core1|address_d[0] , core1|address_d[0], ksa, 1
instance = comp, \core1|Selector22~0 , core1|Selector22~0, ksa, 1
instance = comp, \core1|k[1] , core1|k[1], ksa, 1
instance = comp, \core1|Selector46~0 , core1|Selector46~0, ksa, 1
instance = comp, \core1|address_d[1] , core1|address_d[1], ksa, 1
instance = comp, \core1|Add5~4 , core1|Add5~4, ksa, 1
instance = comp, \core1|Selector21~0 , core1|Selector21~0, ksa, 1
instance = comp, \core1|k[2] , core1|k[2], ksa, 1
instance = comp, \core1|Selector45~0 , core1|Selector45~0, ksa, 1
instance = comp, \core1|address_d[2] , core1|address_d[2], ksa, 1
instance = comp, \core1|Selector20~0 , core1|Selector20~0, ksa, 1
instance = comp, \core1|k[3] , core1|k[3], ksa, 1
instance = comp, \core1|Selector44~0 , core1|Selector44~0, ksa, 1
instance = comp, \core1|address_d[3] , core1|address_d[3], ksa, 1
instance = comp, \core1|Selector19~0 , core1|Selector19~0, ksa, 1
instance = comp, \core1|k[4] , core1|k[4], ksa, 1
instance = comp, \core1|Selector43~0 , core1|Selector43~0, ksa, 1
instance = comp, \core1|address_d[4] , core1|address_d[4], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ksa, 1
instance = comp, \core1|Equal12~0 , core1|Equal12~0, ksa, 1
instance = comp, \core1|Equal29~0 , core1|Equal29~0, ksa, 1
instance = comp, \core1|Equal25~0 , core1|Equal25~0, ksa, 1
instance = comp, \core1|Equal4~2 , core1|Equal4~2, ksa, 1
instance = comp, \core1|Equal27~0 , core1|Equal27~0, ksa, 1
instance = comp, \core1|Selector71~3 , core1|Selector71~3, ksa, 1
instance = comp, \core1|Selector71~5 , core1|Selector71~5, ksa, 1
instance = comp, \core1|Equal5~1 , core1|Equal5~1, ksa, 1
instance = comp, \core1|Selector71~4 , core1|Selector71~4, ksa, 1
instance = comp, \core1|Equal17~0 , core1|Equal17~0, ksa, 1
instance = comp, \core1|Selector71~6 , core1|Selector71~6, ksa, 1
instance = comp, \core1|state[4] , core1|state[4], ksa, 1
instance = comp, \core1|Equal30~0 , core1|Equal30~0, ksa, 1
instance = comp, \core1|Selector63~0 , core1|Selector63~0, ksa, 1
instance = comp, \core1|WideOr8~4 , core1|WideOr8~4, ksa, 1
instance = comp, \core1|WideOr8~5 , core1|WideOr8~5, ksa, 1
instance = comp, \core1|Selector63~1 , core1|Selector63~1, ksa, 1
instance = comp, \core1|data_d[0] , core1|data_d[0], ksa, 1
instance = comp, \core1|Selector62~1 , core1|Selector62~1, ksa, 1
instance = comp, \core1|data_d[1] , core1|data_d[1], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ksa, 1
instance = comp, \core1|Add2~0 , core1|Add2~0, ksa, 1
instance = comp, \core1|Selector7~0 , core1|Selector7~0, ksa, 1
instance = comp, \core1|i[5]~0 , core1|i[5]~0, ksa, 1
instance = comp, \core1|i[5]~1 , core1|i[5]~1, ksa, 1
instance = comp, \core1|Equal16~0 , core1|Equal16~0, ksa, 1
instance = comp, \core1|Equal16~1 , core1|Equal16~1, ksa, 1
instance = comp, \core1|Equal3~6 , core1|Equal3~6, ksa, 1
instance = comp, \core1|i[5]~2 , core1|i[5]~2, ksa, 1
instance = comp, \core1|i[0] , core1|i[0], ksa, 1
instance = comp, \core1|Equal20~0 , core1|Equal20~0, ksa, 1
instance = comp, \core1|Equal22~0 , core1|Equal22~0, ksa, 1
instance = comp, \core1|WideOr2~0 , core1|WideOr2~0, ksa, 1
instance = comp, \core1|WideOr2~1 , core1|WideOr2~1, ksa, 1
instance = comp, \core1|j[0] , core1|j[0], ksa, 1
instance = comp, \core1|Add0~0 , core1|Add0~0, ksa, 1
instance = comp, \core1|Equal9~0 , core1|Equal9~0, ksa, 1
instance = comp, \core1|Selector31~1 , core1|Selector31~1, ksa, 1
instance = comp, \core1|Selector31~0 , core1|Selector31~0, ksa, 1
instance = comp, \core1|Selector31~2 , core1|Selector31~2, ksa, 1
instance = comp, \core1|WideOr5~1 , core1|WideOr5~1, ksa, 1
instance = comp, \core1|WideOr5~0 , core1|WideOr5~0, ksa, 1
instance = comp, \core1|WideOr5~2 , core1|WideOr5~2, ksa, 1
instance = comp, \core1|address[0] , core1|address[0], ksa, 1
instance = comp, \core1|Add2~2 , core1|Add2~2, ksa, 1
instance = comp, \core1|Selector6~0 , core1|Selector6~0, ksa, 1
instance = comp, \core1|i[1] , core1|i[1], ksa, 1
instance = comp, \core1|Equal2~2 , core1|Equal2~2, ksa, 1
instance = comp, \core1|Equal3~4 , core1|Equal3~4, ksa, 1
instance = comp, \core1|data~0 , core1|data~0, ksa, 1
instance = comp, \core1|WideOr4 , core1|WideOr4, ksa, 1
instance = comp, \core1|Add2~4 , core1|Add2~4, ksa, 1
instance = comp, \core1|Selector29~0 , core1|Selector29~0, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_5~0 , core1|Mod0|auto_generated|divider|divider|op_5~0, ksa, 1
instance = comp, \core1|Add2~6 , core1|Add2~6, ksa, 1
instance = comp, \core1|Selector4~0 , core1|Selector4~0, ksa, 1
instance = comp, \core1|i[3] , core1|i[3], ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_3~0 , core1|Mod0|auto_generated|divider|divider|op_3~0, ksa, 1
instance = comp, \core1|WideOr1 , core1|WideOr1, ksa, 1
instance = comp, \core1|Add2~8 , core1|Add2~8, ksa, 1
instance = comp, \core1|Selector3~0 , core1|Selector3~0, ksa, 1
instance = comp, \core1|i[4] , core1|i[4], ksa, 1
instance = comp, \core1|Add2~10 , core1|Add2~10, ksa, 1
instance = comp, \core1|Selector2~0 , core1|Selector2~0, ksa, 1
instance = comp, \core1|i[5] , core1|i[5], ksa, 1
instance = comp, \core1|Add2~12 , core1|Add2~12, ksa, 1
instance = comp, \core1|Selector1~0 , core1|Selector1~0, ksa, 1
instance = comp, \core1|i[6] , core1|i[6], ksa, 1
instance = comp, \core1|Add2~14 , core1|Add2~14, ksa, 1
instance = comp, \core1|Selector0~0 , core1|Selector0~0, ksa, 1
instance = comp, \core1|i[7] , core1|i[7], ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[4]~32 , core1|Mod0|auto_generated|divider|divider|StageOut[4]~32, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[3]~33 , core1|Mod0|auto_generated|divider|divider|StageOut[3]~33, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_1~0 , core1|Mod0|auto_generated|divider|divider|op_1~0, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_1~5 , core1|Mod0|auto_generated|divider|divider|op_1~5, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_1~6 , core1|Mod0|auto_generated|divider|divider|op_1~6, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[7]~34 , core1|Mod0|auto_generated|divider|divider|StageOut[7]~34, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[6]~36 , core1|Mod0|auto_generated|divider|divider|StageOut[6]~36, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_2~5 , core1|Mod0|auto_generated|divider|divider|op_2~5, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_2~6 , core1|Mod0|auto_generated|divider|divider|op_2~6, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[10]~52 , core1|Mod0|auto_generated|divider|divider|StageOut[10]~52, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[9]~39 , core1|Mod0|auto_generated|divider|divider|StageOut[9]~39, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_3~5 , core1|Mod0|auto_generated|divider|divider|op_3~5, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_3~6 , core1|Mod0|auto_generated|divider|divider|op_3~6, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[13]~41 , core1|Mod0|auto_generated|divider|divider|StageOut[13]~41, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[12]~42 , core1|Mod0|auto_generated|divider|divider|StageOut[12]~42, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_4~5 , core1|Mod0|auto_generated|divider|divider|op_4~5, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_4~6 , core1|Mod0|auto_generated|divider|divider|op_4~6, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[16]~54 , core1|Mod0|auto_generated|divider|divider|StageOut[16]~54, ksa, 1
instance = comp, \core1|Selector5~0 , core1|Selector5~0, ksa, 1
instance = comp, \core1|i[2] , core1|i[2], ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[15]~45 , core1|Mod0|auto_generated|divider|divider|StageOut[15]~45, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_5~2 , core1|Mod0|auto_generated|divider|divider|op_5~2, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_5~5 , core1|Mod0|auto_generated|divider|divider|op_5~5, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_5~6 , core1|Mod0|auto_generated|divider|divider|op_5~6, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[18]~49 , core1|Mod0|auto_generated|divider|divider|StageOut[18]~49, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[19]~47 , core1|Mod0|auto_generated|divider|divider|StageOut[19]~47, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_6~0 , core1|Mod0|auto_generated|divider|divider|op_6~0, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_6~5 , core1|Mod0|auto_generated|divider|divider|op_6~5, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|op_6~6 , core1|Mod0|auto_generated|divider|divider|op_6~6, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[18]~48 , core1|Mod0|auto_generated|divider|divider|StageOut[18]~48, ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[22]~51 , core1|Mod0|auto_generated|divider|divider|StageOut[22]~51, ksa, 1
instance = comp, \core1|secret_key[0]~70 , core1|secret_key[0]~70, ksa, 1
instance = comp, \core1|secret_key[0] , core1|secret_key[0], ksa, 1
instance = comp, \core1|secret_key[1]~24 , core1|secret_key[1]~24, ksa, 1
instance = comp, \core1|secret_key[3]~28 , core1|secret_key[3]~28, ksa, 1
instance = comp, \core1|secret_key[0]~23 , core1|secret_key[0]~23, ksa, 1
instance = comp, \core1|secret_key[3] , core1|secret_key[3], ksa, 1
instance = comp, \core1|secret_key[4]~30 , core1|secret_key[4]~30, ksa, 1
instance = comp, \core1|secret_key[5]~32 , core1|secret_key[5]~32, ksa, 1
instance = comp, \core1|secret_key[5] , core1|secret_key[5], ksa, 1
instance = comp, \core1|secret_key[6]~34 , core1|secret_key[6]~34, ksa, 1
instance = comp, \core1|secret_key[7]~36 , core1|secret_key[7]~36, ksa, 1
instance = comp, \core1|secret_key[7] , core1|secret_key[7], ksa, 1
instance = comp, \core1|secret_key[8]~38 , core1|secret_key[8]~38, ksa, 1
instance = comp, \core1|secret_key[9]~40 , core1|secret_key[9]~40, ksa, 1
instance = comp, \core1|secret_key[9] , core1|secret_key[9], ksa, 1
instance = comp, \core1|secret_key[10]~42 , core1|secret_key[10]~42, ksa, 1
instance = comp, \core1|secret_key[10] , core1|secret_key[10], ksa, 1
instance = comp, \core1|secret_key[11]~44 , core1|secret_key[11]~44, ksa, 1
instance = comp, \core1|secret_key[11] , core1|secret_key[11], ksa, 1
instance = comp, \core1|secret_key[12]~46 , core1|secret_key[12]~46, ksa, 1
instance = comp, \core1|secret_key[12] , core1|secret_key[12], ksa, 1
instance = comp, \core1|secret_key[13]~48 , core1|secret_key[13]~48, ksa, 1
instance = comp, \core1|secret_key[13] , core1|secret_key[13], ksa, 1
instance = comp, \core1|secret_key[14]~50 , core1|secret_key[14]~50, ksa, 1
instance = comp, \core1|secret_key[14] , core1|secret_key[14], ksa, 1
instance = comp, \core1|secret_key[15]~52 , core1|secret_key[15]~52, ksa, 1
instance = comp, \core1|secret_key[16]~54 , core1|secret_key[16]~54, ksa, 1
instance = comp, \core1|secret_key[16] , core1|secret_key[16], ksa, 1
instance = comp, \core1|secret_key[17]~56 , core1|secret_key[17]~56, ksa, 1
instance = comp, \core1|secret_key[18]~58 , core1|secret_key[18]~58, ksa, 1
instance = comp, \core1|secret_key[18] , core1|secret_key[18], ksa, 1
instance = comp, \core1|Mod0|auto_generated|divider|divider|StageOut[21]~50 , core1|Mod0|auto_generated|divider|divider|StageOut[21]~50, ksa, 1
instance = comp, \core1|Mux5~0 , core1|Mux5~0, ksa, 1
instance = comp, \core1|Mux5~1 , core1|Mux5~1, ksa, 1
instance = comp, \core1|secret_key[17] , core1|secret_key[17], ksa, 1
instance = comp, \core1|Mux6~0 , core1|Mux6~0, ksa, 1
instance = comp, \core1|Mux6~1 , core1|Mux6~1, ksa, 1
instance = comp, \core1|Add1~2 , core1|Add1~2, ksa, 1
instance = comp, \core1|Add1~4 , core1|Add1~4, ksa, 1
instance = comp, \core1|Selector29~1 , core1|Selector29~1, ksa, 1
instance = comp, \core1|Selector29~2 , core1|Selector29~2, ksa, 1
instance = comp, \core1|address[2] , core1|address[2], ksa, 1
instance = comp, \core1|Mux4~1 , core1|Mux4~1, ksa, 1
instance = comp, \core1|Add1~6 , core1|Add1~6, ksa, 1
instance = comp, \core1|Selector28~1 , core1|Selector28~1, ksa, 1
instance = comp, \core1|Selector28~2 , core1|Selector28~2, ksa, 1
instance = comp, \core1|address[3] , core1|address[3], ksa, 1
instance = comp, \core1|Selector25~0 , core1|Selector25~0, ksa, 1
instance = comp, \core1|secret_key[15] , core1|secret_key[15], ksa, 1
instance = comp, \core1|secret_key[19]~60 , core1|secret_key[19]~60, ksa, 1
instance = comp, \core1|secret_key[19] , core1|secret_key[19], ksa, 1
instance = comp, \core1|secret_key[21]~64 , core1|secret_key[21]~64, ksa, 1
instance = comp, \core1|secret_key[21] , core1|secret_key[21], ksa, 1
instance = comp, \core1|secret_key[22]~66 , core1|secret_key[22]~66, ksa, 1
instance = comp, \core1|secret_key[23]~68 , core1|secret_key[23]~68, ksa, 1
instance = comp, \core1|secret_key[23] , core1|secret_key[23], ksa, 1
instance = comp, \core1|Mux0~0 , core1|Mux0~0, ksa, 1
instance = comp, \core1|Mux0~1 , core1|Mux0~1, ksa, 1
instance = comp, \core1|WideOr28~0 , core1|WideOr28~0, ksa, 1
instance = comp, \core1|Selector72~12 , core1|Selector72~12, ksa, 1
instance = comp, \core1|WideOr28~1 , core1|WideOr28~1, ksa, 1
instance = comp, \core1|Selector77~0 , core1|Selector77~0, ksa, 1
instance = comp, \core1|q_i[5] , core1|q_i[5], ksa, 1
instance = comp, \core1|Mux3~0 , core1|Mux3~0, ksa, 1
instance = comp, \core1|secret_key[4] , core1|secret_key[4], ksa, 1
instance = comp, \core1|Mux3~1 , core1|Mux3~1, ksa, 1
instance = comp, \core1|Add1~8 , core1|Add1~8, ksa, 1
instance = comp, \core1|Selector27~1 , core1|Selector27~1, ksa, 1
instance = comp, \core1|j[4] , core1|j[4], ksa, 1
instance = comp, \core1|j[3] , core1|j[3], ksa, 1
instance = comp, \core1|j[2] , core1|j[2], ksa, 1
instance = comp, \core1|Selector30~1 , core1|Selector30~1, ksa, 1
instance = comp, \core1|j[1] , core1|j[1], ksa, 1
instance = comp, \core1|Add0~10 , core1|Add0~10, ksa, 1
instance = comp, \core1|Add1~12 , core1|Add1~12, ksa, 1
instance = comp, \core1|Add1~14 , core1|Add1~14, ksa, 1
instance = comp, \core1|Selector24~1 , core1|Selector24~1, ksa, 1
instance = comp, \core1|Selector24~2 , core1|Selector24~2, ksa, 1
instance = comp, \core1|address[7] , core1|address[7], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ksa, 1
instance = comp, \core1|Selector81~0 , core1|Selector81~0, ksa, 1
instance = comp, \core1|q_i[1] , core1|q_i[1], ksa, 1
instance = comp, \core1|Equal12~1 , core1|Equal12~1, ksa, 1
instance = comp, \core1|Selector54~0 , core1|Selector54~0, ksa, 1
instance = comp, \core1|Selector54~1 , core1|Selector54~1, ksa, 1
instance = comp, \core1|WideOr7~0 , core1|WideOr7~0, ksa, 1
instance = comp, \core1|WideOr7~1 , core1|WideOr7~1, ksa, 1
instance = comp, \core1|data[1] , core1|data[1], ksa, 1
instance = comp, \core1|WideOr29~1 , core1|WideOr29~1, ksa, 1
instance = comp, \core1|Selector88~0 , core1|Selector88~0, ksa, 1
instance = comp, \core1|q_j[2] , core1|q_j[2], ksa, 1
instance = comp, \core1|Selector80~0 , core1|Selector80~0, ksa, 1
instance = comp, \core1|q_i[2] , core1|q_i[2], ksa, 1
instance = comp, \core1|Selector53~0 , core1|Selector53~0, ksa, 1
instance = comp, \core1|Selector53~1 , core1|Selector53~1, ksa, 1
instance = comp, \core1|data[2] , core1|data[2], ksa, 1
instance = comp, \core1|Equal21~1 , core1|Equal21~1, ksa, 1
instance = comp, \core1|Equal21~0 , core1|Equal21~0, ksa, 1
instance = comp, \core1|Equal26~0 , core1|Equal26~0, ksa, 1
instance = comp, \core1|q_i~2 , core1|q_i~2, ksa, 1
instance = comp, \core1|Selector78~0 , core1|Selector78~0, ksa, 1
instance = comp, \core1|q_i[4] , core1|q_i[4], ksa, 1
instance = comp, \core1|Selector51~0 , core1|Selector51~0, ksa, 1
instance = comp, \core1|Selector51~1 , core1|Selector51~1, ksa, 1
instance = comp, \core1|data[4] , core1|data[4], ksa, 1
instance = comp, \core1|Selector50~0 , core1|Selector50~0, ksa, 1
instance = comp, \core1|Selector50~1 , core1|Selector50~1, ksa, 1
instance = comp, \core1|data[5] , core1|data[5], ksa, 1
instance = comp, \core1|Selector84~0 , core1|Selector84~0, ksa, 1
instance = comp, \core1|q_j[6] , core1|q_j[6], ksa, 1
instance = comp, \core1|Selector49~0 , core1|Selector49~0, ksa, 1
instance = comp, \core1|Selector49~1 , core1|Selector49~1, ksa, 1
instance = comp, \core1|data[6] , core1|data[6], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ksa, 1
instance = comp, \core1|Selector75~0 , core1|Selector75~0, ksa, 1
instance = comp, \core1|q_i[7] , core1|q_i[7], ksa, 1
instance = comp, \core1|Selector48~0 , core1|Selector48~0, ksa, 1
instance = comp, \core1|Selector83~0 , core1|Selector83~0, ksa, 1
instance = comp, \core1|q_j[7] , core1|q_j[7], ksa, 1
instance = comp, \core1|Selector48~1 , core1|Selector48~1, ksa, 1
instance = comp, \core1|data[7] , core1|data[7], ksa, 1
instance = comp, \core1|Selector79~0 , core1|Selector79~0, ksa, 1
instance = comp, \core1|q_i[3] , core1|q_i[3], ksa, 1
instance = comp, \core1|Selector52~0 , core1|Selector52~0, ksa, 1
instance = comp, \core1|Selector87~0 , core1|Selector87~0, ksa, 1
instance = comp, \core1|q_j[3] , core1|q_j[3], ksa, 1
instance = comp, \core1|Selector52~1 , core1|Selector52~1, ksa, 1
instance = comp, \core1|data[3] , core1|data[3], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ksa, 1
instance = comp, \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ksa, 1
instance = comp, \core1|Selector76~0 , core1|Selector76~0, ksa, 1
instance = comp, \core1|q_i[6] , core1|q_i[6], ksa, 1
instance = comp, \core1|Selector25~1 , core1|Selector25~1, ksa, 1
instance = comp, \core1|Selector25~2 , core1|Selector25~2, ksa, 1
instance = comp, \core1|address[6] , core1|address[6], ksa, 1
instance = comp, \core1|Selector85~0 , core1|Selector85~0, ksa, 1
instance = comp, \core1|q_j[5] , core1|q_j[5], ksa, 1
instance = comp, \core1|Add3~2 , core1|Add3~2, ksa, 1
instance = comp, \core1|Add3~8 , core1|Add3~8, ksa, 1
instance = comp, \core1|Selector26~0 , core1|Selector26~0, ksa, 1
instance = comp, \core1|Selector26~1 , core1|Selector26~1, ksa, 1
instance = comp, \core1|Selector26~2 , core1|Selector26~2, ksa, 1
instance = comp, \core1|address[5] , core1|address[5], ksa, 1
instance = comp, \core1|Selector86~0 , core1|Selector86~0, ksa, 1
instance = comp, \core1|q_j[4] , core1|q_j[4], ksa, 1
instance = comp, \core1|Selector27~0 , core1|Selector27~0, ksa, 1
instance = comp, \core1|Selector27~2 , core1|Selector27~2, ksa, 1
instance = comp, \core1|address[4] , core1|address[4], ksa, 1
instance = comp, \core1|Selector89~0 , core1|Selector89~0, ksa, 1
instance = comp, \core1|q_j[1] , core1|q_j[1], ksa, 1
instance = comp, \core1|Selector30~0 , core1|Selector30~0, ksa, 1
instance = comp, \core1|Selector30~2 , core1|Selector30~2, ksa, 1
instance = comp, \core1|address[1] , core1|address[1], ksa, 1
instance = comp, \core1|Selector82~0 , core1|Selector82~0, ksa, 1
instance = comp, \core1|q_i[0] , core1|q_i[0], ksa, 1
instance = comp, \core1|Selector55~0 , core1|Selector55~0, ksa, 1
instance = comp, \core1|Selector90~0 , core1|Selector90~0, ksa, 1
instance = comp, \core1|q_j[0] , core1|q_j[0], ksa, 1
instance = comp, \core1|Selector55~2 , core1|Selector55~2, ksa, 1
instance = comp, \core1|data[0] , core1|data[0], ksa, 1
instance = comp, \core1|Selector61~0 , core1|Selector61~0, ksa, 1
instance = comp, \core1|Selector61~1 , core1|Selector61~1, ksa, 1
instance = comp, \core1|data_d[2] , core1|data_d[2], ksa, 1
instance = comp, \core1|Selector60~0 , core1|Selector60~0, ksa, 1
instance = comp, \core1|Selector60~1 , core1|Selector60~1, ksa, 1
instance = comp, \core1|data_d[3] , core1|data_d[3], ksa, 1
instance = comp, \core1|Selector59~1 , core1|Selector59~1, ksa, 1
instance = comp, \core1|data_d[4] , core1|data_d[4], ksa, 1
instance = comp, \core1|Selector57~0 , core1|Selector57~0, ksa, 1
instance = comp, \core1|Selector57~1 , core1|Selector57~1, ksa, 1
instance = comp, \core1|data_d[6] , core1|data_d[6], ksa, 1
instance = comp, \core1|Selector56~0 , core1|Selector56~0, ksa, 1
instance = comp, \core1|Selector56~1 , core1|Selector56~1, ksa, 1
instance = comp, \core1|data_d[7] , core1|data_d[7], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ksa, 1
instance = comp, \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Mux14~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Mux14~5, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Mux14~6, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~37 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~37, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~37 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~37, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ksa, 1
instance = comp, \core2|Equal17~0 , core2|Equal17~0, ksa, 1
instance = comp, \core2|Equal20~0 , core2|Equal20~0, ksa, 1
instance = comp, \core2|Equal30~0 , core2|Equal30~0, ksa, 1
instance = comp, \core2|Selector71~0 , core2|Selector71~0, ksa, 1
instance = comp, \core2|Selector72~3 , core2|Selector72~3, ksa, 1
instance = comp, \core2|Selector72~15 , core2|Selector72~15, ksa, 1
instance = comp, \core2|Selector71~5 , core2|Selector71~5, ksa, 1
instance = comp, \core2|Equal19~0 , core2|Equal19~0, ksa, 1
instance = comp, \core2|Equal4~0 , core2|Equal4~0, ksa, 1
instance = comp, \core2|Equal12~0 , core2|Equal12~0, ksa, 1
instance = comp, \core2|Equal27~0 , core2|Equal27~0, ksa, 1
instance = comp, \core2|Selector71~1 , core2|Selector71~1, ksa, 1
instance = comp, \core2|Equal21~1 , core2|Equal21~1, ksa, 1
instance = comp, \core2|Equal25~0 , core2|Equal25~0, ksa, 1
instance = comp, \core2|Equal28~0 , core2|Equal28~0, ksa, 1
instance = comp, \core2|Equal29~0 , core2|Equal29~0, ksa, 1
instance = comp, \core2|Selector71~3 , core2|Selector71~3, ksa, 1
instance = comp, \core2|Selector71~6 , core2|Selector71~6, ksa, 1
instance = comp, \core2|state[4] , core2|state[4], ksa, 1
instance = comp, \core2|Equal3~2 , core2|Equal3~2, ksa, 1
instance = comp, \core2|Equal34~0 , core2|Equal34~0, ksa, 1
instance = comp, \core2|Selector70~1 , core2|Selector70~1, ksa, 1
instance = comp, \core2|Equal5~0 , core2|Equal5~0, ksa, 1
instance = comp, \core2|Equal33~1 , core2|Equal33~1, ksa, 1
instance = comp, \core2|Selector70~0 , core2|Selector70~0, ksa, 1
instance = comp, \core2|Selector70~2 , core2|Selector70~2, ksa, 1
instance = comp, \core2|state[5] , core2|state[5], ksa, 1
instance = comp, \core2|Selector74~2 , core2|Selector74~2, ksa, 1
instance = comp, \core2|Equal3~0 , core2|Equal3~0, ksa, 1
instance = comp, \core2|Selector74~1 , core2|Selector74~1, ksa, 1
instance = comp, \core2|Selector74~3 , core2|Selector74~3, ksa, 1
instance = comp, \core2|Selector74~4 , core2|Selector74~4, ksa, 1
instance = comp, \core2|Selector74~0 , core2|Selector74~0, ksa, 1
instance = comp, \core2|Selector74~8 , core2|Selector74~8, ksa, 1
instance = comp, \core2|state[0] , core2|state[0], ksa, 1
instance = comp, \core2|Equal16~0 , core2|Equal16~0, ksa, 1
instance = comp, \core2|Equal5~1 , core2|Equal5~1, ksa, 1
instance = comp, \core2|Equal5~2 , core2|Equal5~2, ksa, 1
instance = comp, \core2|WideOr1 , core2|WideOr1, ksa, 1
instance = comp, \core2|Selector6~0 , core2|Selector6~0, ksa, 1
instance = comp, \core2|i[7]~1 , core2|i[7]~1, ksa, 1
instance = comp, \core2|i[7]~0 , core2|i[7]~0, ksa, 1
instance = comp, \core2|i[7]~2 , core2|i[7]~2, ksa, 1
instance = comp, \core2|i[1] , core2|i[1], ksa, 1
instance = comp, \core2|Selector7~0 , core2|Selector7~0, ksa, 1
instance = comp, \core2|i[0] , core2|i[0], ksa, 1
instance = comp, \core2|Add2~4 , core2|Add2~4, ksa, 1
instance = comp, \core2|Selector5~0 , core2|Selector5~0, ksa, 1
instance = comp, \core2|i[2] , core2|i[2], ksa, 1
instance = comp, \core2|Add2~6 , core2|Add2~6, ksa, 1
instance = comp, \core2|Selector4~0 , core2|Selector4~0, ksa, 1
instance = comp, \core2|i[3] , core2|i[3], ksa, 1
instance = comp, \core2|Add2~8 , core2|Add2~8, ksa, 1
instance = comp, \core2|Selector3~0 , core2|Selector3~0, ksa, 1
instance = comp, \core2|i[4] , core2|i[4], ksa, 1
instance = comp, \core2|Add2~10 , core2|Add2~10, ksa, 1
instance = comp, \core2|Selector2~0 , core2|Selector2~0, ksa, 1
instance = comp, \core2|i[5] , core2|i[5], ksa, 1
instance = comp, \core2|LessThan0~1 , core2|LessThan0~1, ksa, 1
instance = comp, \core2|Add2~12 , core2|Add2~12, ksa, 1
instance = comp, \core2|Selector1~0 , core2|Selector1~0, ksa, 1
instance = comp, \core2|i[6] , core2|i[6], ksa, 1
instance = comp, \core2|Add2~14 , core2|Add2~14, ksa, 1
instance = comp, \core2|Selector0~0 , core2|Selector0~0, ksa, 1
instance = comp, \core2|i[7] , core2|i[7], ksa, 1
instance = comp, \core2|LessThan0~0 , core2|LessThan0~0, ksa, 1
instance = comp, \core2|LessThan0~2 , core2|LessThan0~2, ksa, 1
instance = comp, \core2|Selector64~1 , core2|Selector64~1, ksa, 1
instance = comp, \core2|filled_flag , core2|filled_flag, ksa, 1
instance = comp, \core2|Selector72~9 , core2|Selector72~9, ksa, 1
instance = comp, \core2|Selector72~13 , core2|Selector72~13, ksa, 1
instance = comp, \core2|Selector73~25 , core2|Selector73~25, ksa, 1
instance = comp, \core2|Selector73~26 , core2|Selector73~26, ksa, 1
instance = comp, \core2|Selector72~14 , core2|Selector72~14, ksa, 1
instance = comp, \core2|state[2] , core2|state[2], ksa, 1
instance = comp, \core2|Equal3~1 , core2|Equal3~1, ksa, 1
instance = comp, \core2|Selector73~21 , core2|Selector73~21, ksa, 1
instance = comp, \core2|Selector73~7 , core2|Selector73~7, ksa, 1
instance = comp, \core2|Selector73~28 , core2|Selector73~28, ksa, 1
instance = comp, \core2|Selector73~27 , core2|Selector73~27, ksa, 1
instance = comp, \core2|state[1] , core2|state[1], ksa, 1
instance = comp, \core2|WideOr21~0 , core2|WideOr21~0, ksa, 1
instance = comp, \core2|state[3] , core2|state[3], ksa, 1
instance = comp, \core2|Equal33~0 , core2|Equal33~0, ksa, 1
instance = comp, \core2|Equal35~0 , core2|Equal35~0, ksa, 1
instance = comp, \core2|WideOr3~2 , core2|WideOr3~2, ksa, 1
instance = comp, \core2|WideOr3~3 , core2|WideOr3~3, ksa, 1
instance = comp, \core2|Add5~0 , core2|Add5~0, ksa, 1
instance = comp, \core2|Add5~2 , core2|Add5~2, ksa, 1
instance = comp, \core2|Selector22~0 , core2|Selector22~0, ksa, 1
instance = comp, \core2|k[1] , core2|k[1], ksa, 1
instance = comp, \core2|Add5~4 , core2|Add5~4, ksa, 1
instance = comp, \core2|Selector21~0 , core2|Selector21~0, ksa, 1
instance = comp, \core2|k[2] , core2|k[2], ksa, 1
instance = comp, \core2|Add5~6 , core2|Add5~6, ksa, 1
instance = comp, \core2|Selector20~0 , core2|Selector20~0, ksa, 1
instance = comp, \core2|k[3] , core2|k[3], ksa, 1
instance = comp, \core2|Add5~8 , core2|Add5~8, ksa, 1
instance = comp, \core2|Selector19~0 , core2|Selector19~0, ksa, 1
instance = comp, \core2|k[4] , core2|k[4], ksa, 1
instance = comp, \core2|Add5~10 , core2|Add5~10, ksa, 1
instance = comp, \core2|Selector18~0 , core2|Selector18~0, ksa, 1
instance = comp, \core2|k[5] , core2|k[5], ksa, 1
instance = comp, \core2|Add5~12 , core2|Add5~12, ksa, 1
instance = comp, \core2|Selector17~0 , core2|Selector17~0, ksa, 1
instance = comp, \core2|k[6] , core2|k[6], ksa, 1
instance = comp, \core2|Add5~14 , core2|Add5~14, ksa, 1
instance = comp, \core2|Selector16~0 , core2|Selector16~0, ksa, 1
instance = comp, \core2|k[7] , core2|k[7], ksa, 1
instance = comp, \core2|LessThan5~0 , core2|LessThan5~0, ksa, 1
instance = comp, \core2|LessThan5~2 , core2|LessThan5~2, ksa, 1
instance = comp, \core2|Selector23~0 , core2|Selector23~0, ksa, 1
instance = comp, \core2|k[0] , core2|k[0], ksa, 1
instance = comp, \core2|Selector47~0 , core2|Selector47~0, ksa, 1
instance = comp, \core2|address_d[0] , core2|address_d[0], ksa, 1
instance = comp, \core2|WideOr6~0 , core2|WideOr6~0, ksa, 1
instance = comp, \core2|Selector46~0 , core2|Selector46~0, ksa, 1
instance = comp, \core2|address_d[1] , core2|address_d[1], ksa, 1
instance = comp, \core2|Selector45~0 , core2|Selector45~0, ksa, 1
instance = comp, \core2|address_d[2] , core2|address_d[2], ksa, 1
instance = comp, \core2|Selector44~0 , core2|Selector44~0, ksa, 1
instance = comp, \core2|address_d[3] , core2|address_d[3], ksa, 1
instance = comp, \core2|Selector43~0 , core2|Selector43~0, ksa, 1
instance = comp, \core2|address_d[4] , core2|address_d[4], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ksa, 1
instance = comp, \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~53 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~53, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][2], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~53 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~53, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ksa, 1
instance = comp, \core3|Equal3~5 , core3|Equal3~5, ksa, 1
instance = comp, \core3|Equal5~0 , core3|Equal5~0, ksa, 1
instance = comp, \core3|Equal33~1 , core3|Equal33~1, ksa, 1
instance = comp, \core3|Selector73~28 , core3|Selector73~28, ksa, 1
instance = comp, \core3|Equal16~0 , core3|Equal16~0, ksa, 1
instance = comp, \core3|Selector65~2 , core3|Selector65~2, ksa, 1
instance = comp, \core3|Equal16~1 , core3|Equal16~1, ksa, 1
instance = comp, \core3|Equal5~1 , core3|Equal5~1, ksa, 1
instance = comp, \core3|Equal5~2 , core3|Equal5~2, ksa, 1
instance = comp, \core3|WideOr1 , core3|WideOr1, ksa, 1
instance = comp, \core3|Selector4~0 , core3|Selector4~0, ksa, 1
instance = comp, \core3|i[2]~2 , core3|i[2]~2, ksa, 1
instance = comp, \core3|Equal3~6 , core3|Equal3~6, ksa, 1
instance = comp, \core3|i[2]~4 , core3|i[2]~4, ksa, 1
instance = comp, \core3|i[2]~3 , core3|i[2]~3, ksa, 1
instance = comp, \core3|i[3] , core3|i[3], ksa, 1
instance = comp, \core3|Selector3~0 , core3|Selector3~0, ksa, 1
instance = comp, \core3|i[4] , core3|i[4], ksa, 1
instance = comp, \core3|Selector2~0 , core3|Selector2~0, ksa, 1
instance = comp, \core3|i[5] , core3|i[5], ksa, 1
instance = comp, \core3|LessThan0~1 , core3|LessThan0~1, ksa, 1
instance = comp, \core3|Selector65~3 , core3|Selector65~3, ksa, 1
instance = comp, \core3|swapped_flag , core3|swapped_flag, ksa, 1
instance = comp, \core3|Selector73~9 , core3|Selector73~9, ksa, 1
instance = comp, \core3|Selector73~29 , core3|Selector73~29, ksa, 1
instance = comp, \core3|Selector73~24 , core3|Selector73~24, ksa, 1
instance = comp, \core3|WideOr3~2 , core3|WideOr3~2, ksa, 1
instance = comp, \core3|WideOr3~3 , core3|WideOr3~3, ksa, 1
instance = comp, \core3|Add5~0 , core3|Add5~0, ksa, 1
instance = comp, \core3|Selector23~0 , core3|Selector23~0, ksa, 1
instance = comp, \core3|k[0] , core3|k[0], ksa, 1
instance = comp, \core3|Add5~2 , core3|Add5~2, ksa, 1
instance = comp, \core3|Selector22~0 , core3|Selector22~0, ksa, 1
instance = comp, \core3|k[1] , core3|k[1], ksa, 1
instance = comp, \core3|Add5~4 , core3|Add5~4, ksa, 1
instance = comp, \core3|Selector21~0 , core3|Selector21~0, ksa, 1
instance = comp, \core3|k[2] , core3|k[2], ksa, 1
instance = comp, \core3|Add5~6 , core3|Add5~6, ksa, 1
instance = comp, \core3|Selector20~0 , core3|Selector20~0, ksa, 1
instance = comp, \core3|k[3] , core3|k[3], ksa, 1
instance = comp, \core3|Add5~8 , core3|Add5~8, ksa, 1
instance = comp, \core3|Add5~10 , core3|Add5~10, ksa, 1
instance = comp, \core3|Selector18~0 , core3|Selector18~0, ksa, 1
instance = comp, \core3|k[5] , core3|k[5], ksa, 1
instance = comp, \core3|Add5~12 , core3|Add5~12, ksa, 1
instance = comp, \core3|Selector17~0 , core3|Selector17~0, ksa, 1
instance = comp, \core3|k[6] , core3|k[6], ksa, 1
instance = comp, \core3|Add5~14 , core3|Add5~14, ksa, 1
instance = comp, \core3|Selector16~0 , core3|Selector16~0, ksa, 1
instance = comp, \core3|k[7] , core3|k[7], ksa, 1
instance = comp, \core3|LessThan5~0 , core3|LessThan5~0, ksa, 1
instance = comp, \core3|Selector19~0 , core3|Selector19~0, ksa, 1
instance = comp, \core3|k[4] , core3|k[4], ksa, 1
instance = comp, \core3|LessThan5~2 , core3|LessThan5~2, ksa, 1
instance = comp, \core3|Selector73~22 , core3|Selector73~22, ksa, 1
instance = comp, \core3|Selector1~0 , core3|Selector1~0, ksa, 1
instance = comp, \core3|i[6] , core3|i[6], ksa, 1
instance = comp, \core3|Add2~0 , core3|Add2~0, ksa, 1
instance = comp, \core3|Add2~2 , core3|Add2~2, ksa, 1
instance = comp, \core3|Selector6~0 , core3|Selector6~0, ksa, 1
instance = comp, \core3|i[1] , core3|i[1], ksa, 1
instance = comp, \core3|Selector0~0 , core3|Selector0~0, ksa, 1
instance = comp, \core3|i[7] , core3|i[7], ksa, 1
instance = comp, \core3|LessThan0~0 , core3|LessThan0~0, ksa, 1
instance = comp, \core3|LessThan0~2 , core3|LessThan0~2, ksa, 1
instance = comp, \core3|Selector73~25 , core3|Selector73~25, ksa, 1
instance = comp, \core3|Equal12~0 , core3|Equal12~0, ksa, 1
instance = comp, \core3|Equal30~0 , core3|Equal30~0, ksa, 1
instance = comp, \core3|Equal20~0 , core3|Equal20~0, ksa, 1
instance = comp, \core3|Selector71~0 , core3|Selector71~0, ksa, 1
instance = comp, \core3|Selector73~26 , core3|Selector73~26, ksa, 1
instance = comp, \core3|Selector73~27 , core3|Selector73~27, ksa, 1
instance = comp, \core3|state[1] , core3|state[1], ksa, 1
instance = comp, \core3|Equal4~4 , core3|Equal4~4, ksa, 1
instance = comp, \core3|Equal12~1 , core3|Equal12~1, ksa, 1
instance = comp, \core3|Selector72~10 , core3|Selector72~10, ksa, 1
instance = comp, \core3|Selector72~11 , core3|Selector72~11, ksa, 1
instance = comp, \core3|Selector72~12 , core3|Selector72~12, ksa, 1
instance = comp, \core3|Selector72~16 , core3|Selector72~16, ksa, 1
instance = comp, \core3|Selector72~13 , core3|Selector72~13, ksa, 1
instance = comp, \core3|Selector72~14 , core3|Selector72~14, ksa, 1
instance = comp, \core3|Selector72~15 , core3|Selector72~15, ksa, 1
instance = comp, \core3|state[2] , core3|state[2], ksa, 1
instance = comp, \core3|WideOr21~0 , core3|WideOr21~0, ksa, 1
instance = comp, \core3|state[3] , core3|state[3], ksa, 1
instance = comp, \core3|Equal33~0 , core3|Equal33~0, ksa, 1
instance = comp, \core3|Equal35~0 , core3|Equal35~0, ksa, 1
instance = comp, \core3|Equal34~0 , core3|Equal34~0, ksa, 1
instance = comp, \core3|Selector72~9 , core3|Selector72~9, ksa, 1
instance = comp, \core3|Selector70~1 , core3|Selector70~1, ksa, 1
instance = comp, \core3|state[5] , core3|state[5], ksa, 1
instance = comp, \core3|Equal3~4 , core3|Equal3~4, ksa, 1
instance = comp, \core3|Selector74~7 , core3|Selector74~7, ksa, 1
instance = comp, \core3|WideOr8~4 , core3|WideOr8~4, ksa, 1
instance = comp, \core3|WideOr8~5 , core3|WideOr8~5, ksa, 1
instance = comp, \core3|WideOr28~0 , core3|WideOr28~0, ksa, 1
instance = comp, \core3|WideOr28~1 , core3|WideOr28~1, ksa, 1
instance = comp, \core3|secret_key[0]~2 , core3|secret_key[0]~2, ksa, 1
instance = comp, \core3|Add4~16 , core3|Add4~16, ksa, 1
instance = comp, \core3|Add4~18 , core3|Add4~18, ksa, 1
instance = comp, \core3|secret_key[10] , core3|secret_key[10], ksa, 1
instance = comp, \core3|Add4~20 , core3|Add4~20, ksa, 1
instance = comp, \core3|secret_key[11] , core3|secret_key[11], ksa, 1
instance = comp, \core3|Add4~22 , core3|Add4~22, ksa, 1
instance = comp, \core3|secret_key[12] , core3|secret_key[12], ksa, 1
instance = comp, \core3|Add4~24 , core3|Add4~24, ksa, 1
instance = comp, \core3|secret_key[13] , core3|secret_key[13], ksa, 1
instance = comp, \core3|Add4~26 , core3|Add4~26, ksa, 1
instance = comp, \core3|secret_key[14] , core3|secret_key[14], ksa, 1
instance = comp, \core3|Add4~28 , core3|Add4~28, ksa, 1
instance = comp, \core3|Add4~30 , core3|Add4~30, ksa, 1
instance = comp, \core3|secret_key[16] , core3|secret_key[16], ksa, 1
instance = comp, \core3|Add4~32 , core3|Add4~32, ksa, 1
instance = comp, \core3|Add4~34 , core3|Add4~34, ksa, 1
instance = comp, \core3|Add4~36 , core3|Add4~36, ksa, 1
instance = comp, \core3|secret_key[19] , core3|secret_key[19], ksa, 1
instance = comp, \core3|Add4~38 , core3|Add4~38, ksa, 1
instance = comp, \core3|Add4~42 , core3|Add4~42, ksa, 1
instance = comp, \core3|Add4~44 , core3|Add4~44, ksa, 1
instance = comp, \core3|secret_key[23] , core3|secret_key[23], ksa, 1
instance = comp, \core3|secret_key[20] , core3|secret_key[20], ksa, 1
instance = comp, \core3|secret_key[22] , core3|secret_key[22], ksa, 1
instance = comp, \core3|LessThan4~0 , core3|LessThan4~0, ksa, 1
instance = comp, \core3|secret_key[0]~0 , core3|secret_key[0]~0, ksa, 1
instance = comp, \core3|secret_key[0] , core3|secret_key[0], ksa, 1
instance = comp, \core3|Add4~0 , core3|Add4~0, ksa, 1
instance = comp, \core3|Add4~2 , core3|Add4~2, ksa, 1
instance = comp, \core3|Add4~4 , core3|Add4~4, ksa, 1
instance = comp, \core3|secret_key[3] , core3|secret_key[3], ksa, 1
instance = comp, \core3|Add4~6 , core3|Add4~6, ksa, 1
instance = comp, \core3|Add4~8 , core3|Add4~8, ksa, 1
instance = comp, \core3|secret_key[5] , core3|secret_key[5], ksa, 1
instance = comp, \core3|Add4~10 , core3|Add4~10, ksa, 1
instance = comp, \core3|Add4~12 , core3|Add4~12, ksa, 1
instance = comp, \core3|secret_key[7] , core3|secret_key[7], ksa, 1
instance = comp, \core3|Add4~14 , core3|Add4~14, ksa, 1
instance = comp, \core3|secret_key[9] , core3|secret_key[9], ksa, 1
instance = comp, \core3|Selector7~0 , core3|Selector7~0, ksa, 1
instance = comp, \core3|i[0] , core3|i[0], ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_6~0 , core3|Mod0|auto_generated|divider|divider|op_6~0, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[4]~32 , core3|Mod0|auto_generated|divider|divider|StageOut[4]~32, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[3]~33 , core3|Mod0|auto_generated|divider|divider|StageOut[3]~33, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_1~5 , core3|Mod0|auto_generated|divider|divider|op_1~5, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_1~6 , core3|Mod0|auto_generated|divider|divider|op_1~6, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[7]~34 , core3|Mod0|auto_generated|divider|divider|StageOut[7]~34, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[6]~36 , core3|Mod0|auto_generated|divider|divider|StageOut[6]~36, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_2~5 , core3|Mod0|auto_generated|divider|divider|op_2~5, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_2~6 , core3|Mod0|auto_generated|divider|divider|op_2~6, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[10]~52 , core3|Mod0|auto_generated|divider|divider|StageOut[10]~52, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[9]~39 , core3|Mod0|auto_generated|divider|divider|StageOut[9]~39, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_3~5 , core3|Mod0|auto_generated|divider|divider|op_3~5, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_3~6 , core3|Mod0|auto_generated|divider|divider|op_3~6, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[13]~53 , core3|Mod0|auto_generated|divider|divider|StageOut[13]~53, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[12]~42 , core3|Mod0|auto_generated|divider|divider|StageOut[12]~42, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_4~5 , core3|Mod0|auto_generated|divider|divider|op_4~5, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_4~6 , core3|Mod0|auto_generated|divider|divider|op_4~6, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[16]~54 , core3|Mod0|auto_generated|divider|divider|StageOut[16]~54, ksa, 1
instance = comp, \core3|Selector5~0 , core3|Selector5~0, ksa, 1
instance = comp, \core3|i[2] , core3|i[2], ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[15]~45 , core3|Mod0|auto_generated|divider|divider|StageOut[15]~45, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_5~0 , core3|Mod0|auto_generated|divider|divider|op_5~0, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_5~2 , core3|Mod0|auto_generated|divider|divider|op_5~2, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_5~5 , core3|Mod0|auto_generated|divider|divider|op_5~5, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_5~6 , core3|Mod0|auto_generated|divider|divider|op_5~6, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[19]~47 , core3|Mod0|auto_generated|divider|divider|StageOut[19]~47, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[18]~48 , core3|Mod0|auto_generated|divider|divider|StageOut[18]~48, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_6~5 , core3|Mod0|auto_generated|divider|divider|op_6~5, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|op_6~6 , core3|Mod0|auto_generated|divider|divider|op_6~6, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[21]~50 , core3|Mod0|auto_generated|divider|divider|StageOut[21]~50, ksa, 1
instance = comp, \core3|secret_key[17] , core3|secret_key[17], ksa, 1
instance = comp, \core3|Mux6~0 , core3|Mux6~0, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[18]~49 , core3|Mod0|auto_generated|divider|divider|StageOut[18]~49, ksa, 1
instance = comp, \core3|Mod0|auto_generated|divider|divider|StageOut[22]~51 , core3|Mod0|auto_generated|divider|divider|StageOut[22]~51, ksa, 1
instance = comp, \core3|secret_key[1] , core3|secret_key[1], ksa, 1
instance = comp, \core3|Mux6~1 , core3|Mux6~1, ksa, 1
instance = comp, \core3|Equal9~0 , core3|Equal9~0, ksa, 1
instance = comp, \core3|Equal22~0 , core3|Equal22~0, ksa, 1
instance = comp, \core3|Selector31~1 , core3|Selector31~1, ksa, 1
instance = comp, \core3|WideOr2~1 , core3|WideOr2~1, ksa, 1
instance = comp, \core3|j[0] , core3|j[0], ksa, 1
instance = comp, \core3|Add0~0 , core3|Add0~0, ksa, 1
instance = comp, \core3|Add1~2 , core3|Add1~2, ksa, 1
instance = comp, \core3|Selector30~1 , core3|Selector30~1, ksa, 1
instance = comp, \core3|Add2~4 , core3|Add2~4, ksa, 1
instance = comp, \core3|Equal19~0 , core3|Equal19~0, ksa, 1
instance = comp, \core3|Selector29~0 , core3|Selector29~0, ksa, 1
instance = comp, \core3|Equal2~2 , core3|Equal2~2, ksa, 1
instance = comp, \core3|data~0 , core3|data~0, ksa, 1
instance = comp, \core3|WideOr4 , core3|WideOr4, ksa, 1
instance = comp, \core3|Selector29~2 , core3|Selector29~2, ksa, 1
instance = comp, \core3|WideOr5~0 , core3|WideOr5~0, ksa, 1
instance = comp, \core3|WideOr5~2 , core3|WideOr5~2, ksa, 1
instance = comp, \core3|address[2] , core3|address[2], ksa, 1
instance = comp, \core3|Equal21~1 , core3|Equal21~1, ksa, 1
instance = comp, \core3|Equal21~0 , core3|Equal21~0, ksa, 1
instance = comp, \core3|q_i~2 , core3|q_i~2, ksa, 1
instance = comp, \core3|Selector79~0 , core3|Selector79~0, ksa, 1
instance = comp, \core3|q_i[3] , core3|q_i[3], ksa, 1
instance = comp, \core3|Selector80~0 , core3|Selector80~0, ksa, 1
instance = comp, \core3|q_i[2] , core3|q_i[2], ksa, 1
instance = comp, \core3|Add3~0 , core3|Add3~0, ksa, 1
instance = comp, \core3|Add3~2 , core3|Add3~2, ksa, 1
instance = comp, \core3|Add3~6 , core3|Add3~6, ksa, 1
instance = comp, \core3|Add2~6 , core3|Add2~6, ksa, 1
instance = comp, \core3|Selector28~0 , core3|Selector28~0, ksa, 1
instance = comp, \core3|Mux4~0 , core3|Mux4~0, ksa, 1
instance = comp, \core3|Mux4~1 , core3|Mux4~1, ksa, 1
instance = comp, \core3|secret_key[18] , core3|secret_key[18], ksa, 1
instance = comp, \core3|Mux5~0 , core3|Mux5~0, ksa, 1
instance = comp, \core3|secret_key[2] , core3|secret_key[2], ksa, 1
instance = comp, \core3|Mux5~1 , core3|Mux5~1, ksa, 1
instance = comp, \core3|Add1~6 , core3|Add1~6, ksa, 1
instance = comp, \core3|Selector28~1 , core3|Selector28~1, ksa, 1
instance = comp, \core3|Selector28~2 , core3|Selector28~2, ksa, 1
instance = comp, \core3|address[3] , core3|address[3], ksa, 1
instance = comp, \core3|Add2~8 , core3|Add2~8, ksa, 1
instance = comp, \core3|Selector27~0 , core3|Selector27~0, ksa, 1
instance = comp, \core3|Mux3~0 , core3|Mux3~0, ksa, 1
instance = comp, \core3|Mux3~1 , core3|Mux3~1, ksa, 1
instance = comp, \core3|Add1~8 , core3|Add1~8, ksa, 1
instance = comp, \core3|Selector27~1 , core3|Selector27~1, ksa, 1
instance = comp, \core3|Selector27~2 , core3|Selector27~2, ksa, 1
instance = comp, \core3|address[4] , core3|address[4], ksa, 1
instance = comp, \core3|j[5] , core3|j[5], ksa, 1
instance = comp, \core3|j[4] , core3|j[4], ksa, 1
instance = comp, \core3|Selector81~0 , core3|Selector81~0, ksa, 1
instance = comp, \core3|q_i[1] , core3|q_i[1], ksa, 1
instance = comp, \core3|Add0~10 , core3|Add0~10, ksa, 1
instance = comp, \core3|Add1~10 , core3|Add1~10, ksa, 1
instance = comp, \core3|Selector26~1 , core3|Selector26~1, ksa, 1
instance = comp, \core3|Selector26~2 , core3|Selector26~2, ksa, 1
instance = comp, \core3|address[5] , core3|address[5], ksa, 1
instance = comp, \core3|Selector76~0 , core3|Selector76~0, ksa, 1
instance = comp, \core3|q_i[6] , core3|q_i[6], ksa, 1
instance = comp, \core3|Selector77~0 , core3|Selector77~0, ksa, 1
instance = comp, \core3|q_i[5] , core3|q_i[5], ksa, 1
instance = comp, \core3|Equal4~3 , core3|Equal4~3, ksa, 1
instance = comp, \core3|Equal24~0 , core3|Equal24~0, ksa, 1
instance = comp, \core3|q_j~0 , core3|q_j~0, ksa, 1
instance = comp, \core3|Selector86~0 , core3|Selector86~0, ksa, 1
instance = comp, \core3|q_j[4] , core3|q_j[4], ksa, 1
instance = comp, \core3|Add3~12 , core3|Add3~12, ksa, 1
instance = comp, \core3|Selector25~0 , core3|Selector25~0, ksa, 1
instance = comp, \core3|j[6] , core3|j[6], ksa, 1
instance = comp, \core3|Add0~12 , core3|Add0~12, ksa, 1
instance = comp, \core3|Add1~12 , core3|Add1~12, ksa, 1
instance = comp, \core3|Selector25~1 , core3|Selector25~1, ksa, 1
instance = comp, \core3|Selector25~2 , core3|Selector25~2, ksa, 1
instance = comp, \core3|address[6] , core3|address[6], ksa, 1
instance = comp, \core3|secret_key[15] , core3|secret_key[15], ksa, 1
instance = comp, \core3|Mux0~0 , core3|Mux0~0, ksa, 1
instance = comp, \core3|Mux0~1 , core3|Mux0~1, ksa, 1
instance = comp, \core3|Add1~14 , core3|Add1~14, ksa, 1
instance = comp, \core3|Selector75~0 , core3|Selector75~0, ksa, 1
instance = comp, \core3|q_i[7] , core3|q_i[7], ksa, 1
instance = comp, \core3|j[7] , core3|j[7], ksa, 1
instance = comp, \core3|Add0~14 , core3|Add0~14, ksa, 1
instance = comp, \core3|Selector24~1 , core3|Selector24~1, ksa, 1
instance = comp, \core3|Selector83~0 , core3|Selector83~0, ksa, 1
instance = comp, \core3|q_j[7] , core3|q_j[7], ksa, 1
instance = comp, \core3|Add3~14 , core3|Add3~14, ksa, 1
instance = comp, \core3|Selector24~0 , core3|Selector24~0, ksa, 1
instance = comp, \core3|Selector24~2 , core3|Selector24~2, ksa, 1
instance = comp, \core3|address[7] , core3|address[7], ksa, 1
instance = comp, \core3|Equal25~0 , core3|Equal25~0, ksa, 1
instance = comp, \core3|Selector55~1 , core3|Selector55~1, ksa, 1
instance = comp, \core3|Selector54~1 , core3|Selector54~1, ksa, 1
instance = comp, \core3|WideOr7~0 , core3|WideOr7~0, ksa, 1
instance = comp, \core3|WideOr7~1 , core3|WideOr7~1, ksa, 1
instance = comp, \core3|data[1] , core3|data[1], ksa, 1
instance = comp, \core3|Selector53~0 , core3|Selector53~0, ksa, 1
instance = comp, \core3|Selector78~0 , core3|Selector78~0, ksa, 1
instance = comp, \core3|q_i[4] , core3|q_i[4], ksa, 1
instance = comp, \core3|Selector51~0 , core3|Selector51~0, ksa, 1
instance = comp, \core3|Selector51~1 , core3|Selector51~1, ksa, 1
instance = comp, \core3|data[4] , core3|data[4], ksa, 1
instance = comp, \core3|Selector48~0 , core3|Selector48~0, ksa, 1
instance = comp, \core3|Selector48~1 , core3|Selector48~1, ksa, 1
instance = comp, \core3|data[7] , core3|data[7], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ksa, 1
instance = comp, \core3|Selector84~0 , core3|Selector84~0, ksa, 1
instance = comp, \core3|q_j[6] , core3|q_j[6], ksa, 1
instance = comp, \core3|Selector49~1 , core3|Selector49~1, ksa, 1
instance = comp, \core3|data[6] , core3|data[6], ksa, 1
instance = comp, \core3|Selector85~0 , core3|Selector85~0, ksa, 1
instance = comp, \core3|q_j[5] , core3|q_j[5], ksa, 1
instance = comp, \core3|Selector50~0 , core3|Selector50~0, ksa, 1
instance = comp, \core3|Selector50~1 , core3|Selector50~1, ksa, 1
instance = comp, \core3|data[5] , core3|data[5], ksa, 1
instance = comp, \core3|Selector87~0 , core3|Selector87~0, ksa, 1
instance = comp, \core3|q_j[3] , core3|q_j[3], ksa, 1
instance = comp, \core3|Selector52~1 , core3|Selector52~1, ksa, 1
instance = comp, \core3|data[3] , core3|data[3], ksa, 1
instance = comp, \core3|Selector88~0 , core3|Selector88~0, ksa, 1
instance = comp, \core3|q_j[2] , core3|q_j[2], ksa, 1
instance = comp, \core3|Selector53~1 , core3|Selector53~1, ksa, 1
instance = comp, \core3|data[2] , core3|data[2], ksa, 1
instance = comp, \core3|Selector89~0 , core3|Selector89~0, ksa, 1
instance = comp, \core3|q_j[1] , core3|q_j[1], ksa, 1
instance = comp, \core3|Selector30~0 , core3|Selector30~0, ksa, 1
instance = comp, \core3|Selector30~2 , core3|Selector30~2, ksa, 1
instance = comp, \core3|address[1] , core3|address[1], ksa, 1
instance = comp, \core3|Selector82~0 , core3|Selector82~0, ksa, 1
instance = comp, \core3|q_i[0] , core3|q_i[0], ksa, 1
instance = comp, \core3|Selector31~0 , core3|Selector31~0, ksa, 1
instance = comp, \core3|Selector31~2 , core3|Selector31~2, ksa, 1
instance = comp, \core3|address[0] , core3|address[0], ksa, 1
instance = comp, \core3|Selector59~0 , core3|Selector59~0, ksa, 1
instance = comp, \core3|Selector59~1 , core3|Selector59~1, ksa, 1
instance = comp, \core3|data_d[4] , core3|data_d[4], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ksa, 1
instance = comp, \core3|WideOr6~0 , core3|WideOr6~0, ksa, 1
instance = comp, \core3|Selector47~0 , core3|Selector47~0, ksa, 1
instance = comp, \core3|address_d[0] , core3|address_d[0], ksa, 1
instance = comp, \core3|Selector46~0 , core3|Selector46~0, ksa, 1
instance = comp, \core3|address_d[1] , core3|address_d[1], ksa, 1
instance = comp, \core3|Selector45~0 , core3|Selector45~0, ksa, 1
instance = comp, \core3|address_d[2] , core3|address_d[2], ksa, 1
instance = comp, \core3|Selector44~0 , core3|Selector44~0, ksa, 1
instance = comp, \core3|address_d[3] , core3|address_d[3], ksa, 1
instance = comp, \core3|Selector43~0 , core3|Selector43~0, ksa, 1
instance = comp, \core3|address_d[4] , core3|address_d[4], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ksa, 1
instance = comp, \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ksa, 1
instance = comp, \core3|Selector60~0 , core3|Selector60~0, ksa, 1
instance = comp, \core3|Selector60~1 , core3|Selector60~1, ksa, 1
instance = comp, \core3|data_d[3] , core3|data_d[3], ksa, 1
instance = comp, \core3|Selector57~1 , core3|Selector57~1, ksa, 1
instance = comp, \core3|data_d[6] , core3|data_d[6], ksa, 1
instance = comp, \core3|Selector74~5 , core3|Selector74~5, ksa, 1
instance = comp, \core3|Selector56~0 , core3|Selector56~0, ksa, 1
instance = comp, \core3|Selector56~1 , core3|Selector56~1, ksa, 1
instance = comp, \core3|data_d[7] , core3|data_d[7], ksa, 1
instance = comp, \core3|Selector74~6 , core3|Selector74~6, ksa, 1
instance = comp, \core3|Equal17~0 , core3|Equal17~0, ksa, 1
instance = comp, \core3|Selector74~0 , core3|Selector74~0, ksa, 1
instance = comp, \core3|Selector74~3 , core3|Selector74~3, ksa, 1
instance = comp, \core3|Selector74~8 , core3|Selector74~8, ksa, 1
instance = comp, \core3|state[0] , core3|state[0], ksa, 1
instance = comp, \core3|Equal28~0 , core3|Equal28~0, ksa, 1
instance = comp, \core3|Equal29~0 , core3|Equal29~0, ksa, 1
instance = comp, \core3|Equal4~2 , core3|Equal4~2, ksa, 1
instance = comp, \core3|Equal27~0 , core3|Equal27~0, ksa, 1
instance = comp, \core3|Selector71~3 , core3|Selector71~3, ksa, 1
instance = comp, \core3|Selector71~5 , core3|Selector71~5, ksa, 1
instance = comp, \core3|Selector71~1 , core3|Selector71~1, ksa, 1
instance = comp, \core3|Selector71~2 , core3|Selector71~2, ksa, 1
instance = comp, \core3|Selector71~4 , core3|Selector71~4, ksa, 1
instance = comp, \core3|Selector71~6 , core3|Selector71~6, ksa, 1
instance = comp, \core3|state[4] , core3|state[4], ksa, 1
instance = comp, \core3|WideOr29~0 , core3|WideOr29~0, ksa, 1
instance = comp, \core3|WideOr29~1 , core3|WideOr29~1, ksa, 1
instance = comp, \core3|Selector90~0 , core3|Selector90~0, ksa, 1
instance = comp, \core3|q_j[0] , core3|q_j[0], ksa, 1
instance = comp, \core3|Selector55~0 , core3|Selector55~0, ksa, 1
instance = comp, \core3|Selector55~2 , core3|Selector55~2, ksa, 1
instance = comp, \core3|data[0] , core3|data[0], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ksa, 1
instance = comp, \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Mux14~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Mux14~8, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~33 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~33, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal6~2, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal6~3, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~34 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~34, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10], ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal12~1, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, ksa, 1
instance = comp, \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ksa, 1
instance = comp, \core1|Selector58~0 , core1|Selector58~0, ksa, 1
instance = comp, \core1|Selector58~1 , core1|Selector58~1, ksa, 1
instance = comp, \core1|data_d[5] , core1|data_d[5], ksa, 1
instance = comp, \core1|Selector74~4 , core1|Selector74~4, ksa, 1
instance = comp, \core1|Selector74~5 , core1|Selector74~5, ksa, 1
instance = comp, \core1|Equal33~1 , core1|Equal33~1, ksa, 1
instance = comp, \core1|Selector74~6 , core1|Selector74~6, ksa, 1
instance = comp, \core1|Selector74~7 , core1|Selector74~7, ksa, 1
instance = comp, \core1|Selector74~0 , core1|Selector74~0, ksa, 1
instance = comp, \core1|Selector74~1 , core1|Selector74~1, ksa, 1
instance = comp, \core1|Selector74~2 , core1|Selector74~2, ksa, 1
instance = comp, \core1|Selector74~3 , core1|Selector74~3, ksa, 1
instance = comp, \core1|Selector74~8 , core1|Selector74~8, ksa, 1
instance = comp, \core1|state[0] , core1|state[0], ksa, 1
instance = comp, \core1|Selector73~29 , core1|Selector73~29, ksa, 1
instance = comp, \core1|Selector73~28 , core1|Selector73~28, ksa, 1
instance = comp, \core1|Selector73~24 , core1|Selector73~24, ksa, 1
instance = comp, \core1|Selector71~0 , core1|Selector71~0, ksa, 1
instance = comp, \core1|LessThan0~1 , core1|LessThan0~1, ksa, 1
instance = comp, \core1|LessThan0~0 , core1|LessThan0~0, ksa, 1
instance = comp, \core1|LessThan0~2 , core1|LessThan0~2, ksa, 1
instance = comp, \core1|Equal5~2 , core1|Equal5~2, ksa, 1
instance = comp, \core1|Selector73~25 , core1|Selector73~25, ksa, 1
instance = comp, \core1|Selector73~26 , core1|Selector73~26, ksa, 1
instance = comp, \core1|Selector64~2 , core1|Selector64~2, ksa, 1
instance = comp, \core1|Selector73~27 , core1|Selector73~27, ksa, 1
instance = comp, \core1|state[1] , core1|state[1], ksa, 1
instance = comp, \core1|Equal4~4 , core1|Equal4~4, ksa, 1
instance = comp, \core1|Selector64~4 , core1|Selector64~4, ksa, 1
instance = comp, \core1|Selector64~3 , core1|Selector64~3, ksa, 1
instance = comp, \core1|filled_flag , core1|filled_flag, ksa, 1
instance = comp, \core1|Selector72~11 , core1|Selector72~11, ksa, 1
instance = comp, \core1|Selector72~13 , core1|Selector72~13, ksa, 1
instance = comp, \core1|Selector72~3 , core1|Selector72~3, ksa, 1
instance = comp, \core1|Selector72~17 , core1|Selector72~17, ksa, 1
instance = comp, \core1|Selector72~14 , core1|Selector72~14, ksa, 1
instance = comp, \core1|Selector72~15 , core1|Selector72~15, ksa, 1
instance = comp, \core1|Selector72~16 , core1|Selector72~16, ksa, 1
instance = comp, \core1|state[2] , core1|state[2], ksa, 1
instance = comp, \core1|WideOr21~0 , core1|WideOr21~0, ksa, 1
instance = comp, \core1|state[3] , core1|state[3], ksa, 1
instance = comp, \core1|Equal33~0 , core1|Equal33~0, ksa, 1
instance = comp, \core1|Selector72~9 , core1|Selector72~9, ksa, 1
instance = comp, \core1|LessThan5~1 , core1|LessThan5~1, ksa, 1
instance = comp, \core1|LessThan5~2 , core1|LessThan5~2, ksa, 1
instance = comp, \core1|Selector72~10 , core1|Selector72~10, ksa, 1
instance = comp, \core1|Selector70~1 , core1|Selector70~1, ksa, 1
instance = comp, \core1|state[5] , core1|state[5], ksa, 1
instance = comp, \core1|Equal35~0 , core1|Equal35~0, ksa, 1
instance = comp, \core1|Selector67~1 , core1|Selector67~1, ksa, 1
instance = comp, \core1|Selector67~2 , core1|Selector67~2, ksa, 1
instance = comp, \core1|LEDG[7] , core1|LEDG[7], ksa, 1
instance = comp, \core4|Selector67~0 , core4|Selector67~0, ksa, 1
instance = comp, \core4|Selector67~1 , core4|Selector67~1, ksa, 1
instance = comp, \core4|Selector67~2 , core4|Selector67~2, ksa, 1
instance = comp, \core4|LEDG[7] , core4|LEDG[7], ksa, 1
instance = comp, \core2|Selector67~2 , core2|Selector67~2, ksa, 1
instance = comp, \core2|LEDG[7] , core2|LEDG[7], ksa, 1
instance = comp, \core3|Selector67~0 , core3|Selector67~0, ksa, 1
instance = comp, \core3|Selector67~1 , core3|Selector67~1, ksa, 1
instance = comp, \core3|Selector67~2 , core3|Selector67~2, ksa, 1
instance = comp, \core3|LEDG[7] , core3|LEDG[7], ksa, 1
instance = comp, \control|LEDR[0]~0 , control|LEDR[0]~0, ksa, 1
instance = comp, \control|always0~0 , control|always0~0, ksa, 1
instance = comp, \control|LEDR[14] , control|LEDR[14], ksa, 1
instance = comp, \control|LEDR[15]~2 , control|LEDR[15]~2, ksa, 1
instance = comp, \control|LEDR[17]~1 , control|LEDR[17]~1, ksa, 1
instance = comp, \control|LEDR[15] , control|LEDR[15], ksa, 1
instance = comp, \control|LEDR[17]~3 , control|LEDR[17]~3, ksa, 1
instance = comp, \control|LEDR[16] , control|LEDR[16], ksa, 1
instance = comp, \control|secret_key[8]~0 , control|secret_key[8]~0, ksa, 1
instance = comp, \core3|Selector64~3 , core3|Selector64~3, ksa, 1
instance = comp, \core3|filled_flag , core3|filled_flag, ksa, 1
instance = comp, \control|LEDG[0]~1 , control|LEDG[0]~1, ksa, 1
instance = comp, \control|LEDR[0]~0clkctrl , control|LEDR[0]~0clkctrl, ksa, 1
instance = comp, \control|LEDG[0] , control|LEDG[0], ksa, 1
instance = comp, \core2|Selector65~2 , core2|Selector65~2, ksa, 1
instance = comp, \core2|Selector65~3 , core2|Selector65~3, ksa, 1
instance = comp, \core2|swapped_flag , core2|swapped_flag, ksa, 1
instance = comp, \core1|Selector65~2 , core1|Selector65~2, ksa, 1
instance = comp, \core1|Selector65~3 , core1|Selector65~3, ksa, 1
instance = comp, \core1|swapped_flag , core1|swapped_flag, ksa, 1
instance = comp, \control|LEDG[1]~3 , control|LEDG[1]~3, ksa, 1
instance = comp, \control|LEDG[1] , control|LEDG[1], ksa, 1
instance = comp, \core2|Selector66~2 , core2|Selector66~2, ksa, 1
instance = comp, \core2|swapped_flag2 , core2|swapped_flag2, ksa, 1
instance = comp, \control|LEDG[2]~4 , control|LEDG[2]~4, ksa, 1
instance = comp, \core3|Selector66~3 , core3|Selector66~3, ksa, 1
instance = comp, \core3|Selector66~2 , core3|Selector66~2, ksa, 1
instance = comp, \core3|swapped_flag2 , core3|swapped_flag2, ksa, 1
instance = comp, \control|LEDG[2]~5 , control|LEDG[2]~5, ksa, 1
instance = comp, \control|LEDG[2] , control|LEDG[2], ksa, 1
instance = comp, \control|secret_key[0]~1 , control|secret_key[0]~1, ksa, 1
instance = comp, \control|secret_key[0]~2 , control|secret_key[0]~2, ksa, 1
instance = comp, \control|secret_key[0] , control|secret_key[0], ksa, 1
instance = comp, \core1|secret_key[1] , core1|secret_key[1], ksa, 1
instance = comp, \control|secret_key[1]~4 , control|secret_key[1]~4, ksa, 1
instance = comp, \control|secret_key[1] , control|secret_key[1], ksa, 1
instance = comp, \control|secret_key[3] , control|secret_key[3], ksa, 1
instance = comp, \control|secret_key[2] , control|secret_key[2], ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst0|WideOr6~0 , SevenSegmentDisplayDecoder_inst0|WideOr6~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst0|WideOr5~0 , SevenSegmentDisplayDecoder_inst0|WideOr5~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst0|WideOr4~0 , SevenSegmentDisplayDecoder_inst0|WideOr4~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst0|WideOr3~0 , SevenSegmentDisplayDecoder_inst0|WideOr3~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst0|WideOr2~0 , SevenSegmentDisplayDecoder_inst0|WideOr2~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst0|WideOr1~0 , SevenSegmentDisplayDecoder_inst0|WideOr1~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst0|WideOr0~0 , SevenSegmentDisplayDecoder_inst0|WideOr0~0, ksa, 1
instance = comp, \control|secret_key[5]~11 , control|secret_key[5]~11, ksa, 1
instance = comp, \control|secret_key[5]~12 , control|secret_key[5]~12, ksa, 1
instance = comp, \control|secret_key[5] , control|secret_key[5], ksa, 1
instance = comp, \core4|secret_key[4] , core4|secret_key[4], ksa, 1
instance = comp, \core3|secret_key[4] , core3|secret_key[4], ksa, 1
instance = comp, \control|secret_key[4]~9 , control|secret_key[4]~9, ksa, 1
instance = comp, \control|secret_key[4]~10 , control|secret_key[4]~10, ksa, 1
instance = comp, \control|secret_key[4] , control|secret_key[4], ksa, 1
instance = comp, \core4|secret_key[6] , core4|secret_key[6], ksa, 1
instance = comp, \core3|secret_key[6] , core3|secret_key[6], ksa, 1
instance = comp, \control|secret_key[6]~13 , control|secret_key[6]~13, ksa, 1
instance = comp, \core1|secret_key[6] , core1|secret_key[6], ksa, 1
instance = comp, \control|secret_key[6]~14 , control|secret_key[6]~14, ksa, 1
instance = comp, \control|secret_key[6] , control|secret_key[6], ksa, 1
instance = comp, \control|secret_key[7]~15 , control|secret_key[7]~15, ksa, 1
instance = comp, \control|secret_key[7]~16 , control|secret_key[7]~16, ksa, 1
instance = comp, \control|secret_key[7] , control|secret_key[7], ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst1|WideOr6~0 , SevenSegmentDisplayDecoder_inst1|WideOr6~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst1|WideOr5~0 , SevenSegmentDisplayDecoder_inst1|WideOr5~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst1|WideOr4~0 , SevenSegmentDisplayDecoder_inst1|WideOr4~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst1|WideOr3~0 , SevenSegmentDisplayDecoder_inst1|WideOr3~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst1|WideOr2~0 , SevenSegmentDisplayDecoder_inst1|WideOr2~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst1|WideOr1~0 , SevenSegmentDisplayDecoder_inst1|WideOr1~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst1|WideOr0~0 , SevenSegmentDisplayDecoder_inst1|WideOr0~0, ksa, 1
instance = comp, \core3|secret_key[8] , core3|secret_key[8], ksa, 1
instance = comp, \control|secret_key[8]~17 , control|secret_key[8]~17, ksa, 1
instance = comp, \core1|secret_key[8] , core1|secret_key[8], ksa, 1
instance = comp, \control|secret_key[8]~18 , control|secret_key[8]~18, ksa, 1
instance = comp, \control|secret_key[8] , control|secret_key[8], ksa, 1
instance = comp, \control|secret_key[9]~20 , control|secret_key[9]~20, ksa, 1
instance = comp, \control|secret_key[9] , control|secret_key[9], ksa, 1
instance = comp, \control|secret_key[10] , control|secret_key[10], ksa, 1
instance = comp, \control|secret_key[11]~24 , control|secret_key[11]~24, ksa, 1
instance = comp, \control|secret_key[11] , control|secret_key[11], ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst2|WideOr6~0 , SevenSegmentDisplayDecoder_inst2|WideOr6~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst2|WideOr5~0 , SevenSegmentDisplayDecoder_inst2|WideOr5~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst2|WideOr4~0 , SevenSegmentDisplayDecoder_inst2|WideOr4~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst2|WideOr3~0 , SevenSegmentDisplayDecoder_inst2|WideOr3~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst2|WideOr2~0 , SevenSegmentDisplayDecoder_inst2|WideOr2~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst2|WideOr1~0 , SevenSegmentDisplayDecoder_inst2|WideOr1~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst2|WideOr0~0 , SevenSegmentDisplayDecoder_inst2|WideOr0~0, ksa, 1
instance = comp, \core2|secret_key[0]~2 , core2|secret_key[0]~2, ksa, 1
instance = comp, \core2|Add4~28 , core2|Add4~28, ksa, 1
instance = comp, \core2|Add4~30 , core2|Add4~30, ksa, 1
instance = comp, \core2|secret_key[16] , core2|secret_key[16], ksa, 1
instance = comp, \core2|Add4~32 , core2|Add4~32, ksa, 1
instance = comp, \core2|Add4~34 , core2|Add4~34, ksa, 1
instance = comp, \core2|Add4~36 , core2|Add4~36, ksa, 1
instance = comp, \core2|secret_key[19] , core2|secret_key[19], ksa, 1
instance = comp, \core2|Add4~38 , core2|Add4~38, ksa, 1
instance = comp, \core2|secret_key[20]~3 , core2|secret_key[20]~3, ksa, 1
instance = comp, \core2|secret_key[20] , core2|secret_key[20], ksa, 1
instance = comp, \core2|Add4~40 , core2|Add4~40, ksa, 1
instance = comp, \core2|secret_key[21] , core2|secret_key[21], ksa, 1
instance = comp, \core2|Add4~42 , core2|Add4~42, ksa, 1
instance = comp, \core2|secret_key[22] , core2|secret_key[22], ksa, 1
instance = comp, \core2|Add4~44 , core2|Add4~44, ksa, 1
instance = comp, \core2|secret_key[23] , core2|secret_key[23], ksa, 1
instance = comp, \core2|secret_key[0]~0 , core2|secret_key[0]~0, ksa, 1
instance = comp, \core2|secret_key[0]~1 , core2|secret_key[0]~1, ksa, 1
instance = comp, \core2|secret_key[0] , core2|secret_key[0], ksa, 1
instance = comp, \core2|Add4~4 , core2|Add4~4, ksa, 1
instance = comp, \core2|secret_key[3] , core2|secret_key[3], ksa, 1
instance = comp, \core2|Add4~8 , core2|Add4~8, ksa, 1
instance = comp, \core2|secret_key[5] , core2|secret_key[5], ksa, 1
instance = comp, \core2|Add4~12 , core2|Add4~12, ksa, 1
instance = comp, \core2|secret_key[7] , core2|secret_key[7], ksa, 1
instance = comp, \core2|Add4~16 , core2|Add4~16, ksa, 1
instance = comp, \core2|secret_key[9] , core2|secret_key[9], ksa, 1
instance = comp, \core2|Add4~18 , core2|Add4~18, ksa, 1
instance = comp, \core2|secret_key[10] , core2|secret_key[10], ksa, 1
instance = comp, \core2|Add4~20 , core2|Add4~20, ksa, 1
instance = comp, \core2|secret_key[11] , core2|secret_key[11], ksa, 1
instance = comp, \core2|Add4~22 , core2|Add4~22, ksa, 1
instance = comp, \core2|secret_key[12] , core2|secret_key[12], ksa, 1
instance = comp, \core2|Add4~24 , core2|Add4~24, ksa, 1
instance = comp, \core2|secret_key[13] , core2|secret_key[13], ksa, 1
instance = comp, \core2|Add4~26 , core2|Add4~26, ksa, 1
instance = comp, \core2|secret_key[14] , core2|secret_key[14], ksa, 1
instance = comp, \core2|secret_key[15] , core2|secret_key[15], ksa, 1
instance = comp, \control|secret_key[15]~31 , control|secret_key[15]~31, ksa, 1
instance = comp, \control|secret_key[15]~32 , control|secret_key[15]~32, ksa, 1
instance = comp, \control|secret_key[15] , control|secret_key[15], ksa, 1
instance = comp, \control|secret_key[14]~30 , control|secret_key[14]~30, ksa, 1
instance = comp, \control|secret_key[14] , control|secret_key[14], ksa, 1
instance = comp, \control|secret_key[12] , control|secret_key[12], ksa, 1
instance = comp, \control|secret_key[13]~27 , control|secret_key[13]~27, ksa, 1
instance = comp, \control|secret_key[13]~28 , control|secret_key[13]~28, ksa, 1
instance = comp, \control|secret_key[13] , control|secret_key[13], ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst3|WideOr6~0 , SevenSegmentDisplayDecoder_inst3|WideOr6~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst3|WideOr5~0 , SevenSegmentDisplayDecoder_inst3|WideOr5~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst3|WideOr4~0 , SevenSegmentDisplayDecoder_inst3|WideOr4~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst3|WideOr3~0 , SevenSegmentDisplayDecoder_inst3|WideOr3~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst3|WideOr2~0 , SevenSegmentDisplayDecoder_inst3|WideOr2~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst3|WideOr1~0 , SevenSegmentDisplayDecoder_inst3|WideOr1~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst3|WideOr0~0 , SevenSegmentDisplayDecoder_inst3|WideOr0~0, ksa, 1
instance = comp, \core2|secret_key[18] , core2|secret_key[18], ksa, 1
instance = comp, \control|secret_key[18]~37 , control|secret_key[18]~37, ksa, 1
instance = comp, \control|secret_key[18]~38 , control|secret_key[18]~38, ksa, 1
instance = comp, \control|secret_key[18] , control|secret_key[18], ksa, 1
instance = comp, \core2|secret_key[17] , core2|secret_key[17], ksa, 1
instance = comp, \core4|secret_key[17] , core4|secret_key[17], ksa, 1
instance = comp, \control|secret_key[17]~35 , control|secret_key[17]~35, ksa, 1
instance = comp, \control|secret_key[17]~36 , control|secret_key[17]~36, ksa, 1
instance = comp, \control|secret_key[17] , control|secret_key[17], ksa, 1
instance = comp, \control|secret_key[19]~40 , control|secret_key[19]~40, ksa, 1
instance = comp, \control|secret_key[19] , control|secret_key[19], ksa, 1
instance = comp, \control|secret_key[16]~33 , control|secret_key[16]~33, ksa, 1
instance = comp, \control|secret_key[16]~34 , control|secret_key[16]~34, ksa, 1
instance = comp, \control|secret_key[16] , control|secret_key[16], ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst4|WideOr6~0 , SevenSegmentDisplayDecoder_inst4|WideOr6~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst4|WideOr5~0 , SevenSegmentDisplayDecoder_inst4|WideOr5~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst4|WideOr4~0 , SevenSegmentDisplayDecoder_inst4|WideOr4~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst4|WideOr3~0 , SevenSegmentDisplayDecoder_inst4|WideOr3~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst4|WideOr2~0 , SevenSegmentDisplayDecoder_inst4|WideOr2~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst4|WideOr1~0 , SevenSegmentDisplayDecoder_inst4|WideOr1~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst4|WideOr0~0 , SevenSegmentDisplayDecoder_inst4|WideOr0~0, ksa, 1
instance = comp, \core1|secret_key[22] , core1|secret_key[22], ksa, 1
instance = comp, \control|secret_key[22]~46 , control|secret_key[22]~46, ksa, 1
instance = comp, \control|secret_key[22] , control|secret_key[22], ksa, 1
instance = comp, \control|secret_key[23] , control|secret_key[23], ksa, 1
instance = comp, \control|secret_key[21] , control|secret_key[21], ksa, 1
instance = comp, \control|secret_key[20] , control|secret_key[20], ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst5|WideOr6~0 , SevenSegmentDisplayDecoder_inst5|WideOr6~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst5|WideOr5~0 , SevenSegmentDisplayDecoder_inst5|WideOr5~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst5|WideOr4~0 , SevenSegmentDisplayDecoder_inst5|WideOr4~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst5|WideOr3~0 , SevenSegmentDisplayDecoder_inst5|WideOr3~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst5|WideOr2~0 , SevenSegmentDisplayDecoder_inst5|WideOr2~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst5|WideOr1~0 , SevenSegmentDisplayDecoder_inst5|WideOr1~0, ksa, 1
instance = comp, \SevenSegmentDisplayDecoder_inst5|WideOr0~0 , SevenSegmentDisplayDecoder_inst5|WideOr0~0, ksa, 1
instance = comp, \altera_reserved_tms~I , altera_reserved_tms, ksa, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, ksa, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, ksa, 1
instance = comp, \KEY[0]~I , KEY[0], ksa, 1
instance = comp, \KEY[1]~I , KEY[1], ksa, 1
instance = comp, \KEY[2]~I , KEY[2], ksa, 1
instance = comp, \KEY[3]~I , KEY[3], ksa, 1
instance = comp, \SW[0]~I , SW[0], ksa, 1
instance = comp, \SW[1]~I , SW[1], ksa, 1
instance = comp, \SW[2]~I , SW[2], ksa, 1
instance = comp, \SW[3]~I , SW[3], ksa, 1
instance = comp, \SW[4]~I , SW[4], ksa, 1
instance = comp, \SW[5]~I , SW[5], ksa, 1
instance = comp, \SW[6]~I , SW[6], ksa, 1
instance = comp, \SW[7]~I , SW[7], ksa, 1
instance = comp, \SW[8]~I , SW[8], ksa, 1
instance = comp, \SW[9]~I , SW[9], ksa, 1
instance = comp, \SW[10]~I , SW[10], ksa, 1
instance = comp, \SW[11]~I , SW[11], ksa, 1
instance = comp, \SW[12]~I , SW[12], ksa, 1
instance = comp, \SW[13]~I , SW[13], ksa, 1
instance = comp, \SW[14]~I , SW[14], ksa, 1
instance = comp, \SW[15]~I , SW[15], ksa, 1
instance = comp, \SW[16]~I , SW[16], ksa, 1
instance = comp, \SW[17]~I , SW[17], ksa, 1
instance = comp, \LEDR[0]~I , LEDR[0], ksa, 1
instance = comp, \LEDR[1]~I , LEDR[1], ksa, 1
instance = comp, \LEDR[2]~I , LEDR[2], ksa, 1
instance = comp, \LEDR[3]~I , LEDR[3], ksa, 1
instance = comp, \LEDR[4]~I , LEDR[4], ksa, 1
instance = comp, \LEDR[5]~I , LEDR[5], ksa, 1
instance = comp, \LEDR[6]~I , LEDR[6], ksa, 1
instance = comp, \LEDR[7]~I , LEDR[7], ksa, 1
instance = comp, \LEDR[8]~I , LEDR[8], ksa, 1
instance = comp, \LEDR[9]~I , LEDR[9], ksa, 1
instance = comp, \LEDR[10]~I , LEDR[10], ksa, 1
instance = comp, \LEDR[11]~I , LEDR[11], ksa, 1
instance = comp, \LEDR[12]~I , LEDR[12], ksa, 1
instance = comp, \LEDR[13]~I , LEDR[13], ksa, 1
instance = comp, \LEDR[14]~I , LEDR[14], ksa, 1
instance = comp, \LEDR[15]~I , LEDR[15], ksa, 1
instance = comp, \LEDR[16]~I , LEDR[16], ksa, 1
instance = comp, \LEDR[17]~I , LEDR[17], ksa, 1
instance = comp, \LEDG[0]~I , LEDG[0], ksa, 1
instance = comp, \LEDG[1]~I , LEDG[1], ksa, 1
instance = comp, \LEDG[2]~I , LEDG[2], ksa, 1
instance = comp, \LEDG[3]~I , LEDG[3], ksa, 1
instance = comp, \LEDG[4]~I , LEDG[4], ksa, 1
instance = comp, \LEDG[5]~I , LEDG[5], ksa, 1
instance = comp, \LEDG[6]~I , LEDG[6], ksa, 1
instance = comp, \LEDG[7]~I , LEDG[7], ksa, 1
instance = comp, \HEX0[0]~I , HEX0[0], ksa, 1
instance = comp, \HEX0[1]~I , HEX0[1], ksa, 1
instance = comp, \HEX0[2]~I , HEX0[2], ksa, 1
instance = comp, \HEX0[3]~I , HEX0[3], ksa, 1
instance = comp, \HEX0[4]~I , HEX0[4], ksa, 1
instance = comp, \HEX0[5]~I , HEX0[5], ksa, 1
instance = comp, \HEX0[6]~I , HEX0[6], ksa, 1
instance = comp, \HEX1[0]~I , HEX1[0], ksa, 1
instance = comp, \HEX1[1]~I , HEX1[1], ksa, 1
instance = comp, \HEX1[2]~I , HEX1[2], ksa, 1
instance = comp, \HEX1[3]~I , HEX1[3], ksa, 1
instance = comp, \HEX1[4]~I , HEX1[4], ksa, 1
instance = comp, \HEX1[5]~I , HEX1[5], ksa, 1
instance = comp, \HEX1[6]~I , HEX1[6], ksa, 1
instance = comp, \HEX2[0]~I , HEX2[0], ksa, 1
instance = comp, \HEX2[1]~I , HEX2[1], ksa, 1
instance = comp, \HEX2[2]~I , HEX2[2], ksa, 1
instance = comp, \HEX2[3]~I , HEX2[3], ksa, 1
instance = comp, \HEX2[4]~I , HEX2[4], ksa, 1
instance = comp, \HEX2[5]~I , HEX2[5], ksa, 1
instance = comp, \HEX2[6]~I , HEX2[6], ksa, 1
instance = comp, \HEX3[0]~I , HEX3[0], ksa, 1
instance = comp, \HEX3[1]~I , HEX3[1], ksa, 1
instance = comp, \HEX3[2]~I , HEX3[2], ksa, 1
instance = comp, \HEX3[3]~I , HEX3[3], ksa, 1
instance = comp, \HEX3[4]~I , HEX3[4], ksa, 1
instance = comp, \HEX3[5]~I , HEX3[5], ksa, 1
instance = comp, \HEX3[6]~I , HEX3[6], ksa, 1
instance = comp, \HEX4[0]~I , HEX4[0], ksa, 1
instance = comp, \HEX4[1]~I , HEX4[1], ksa, 1
instance = comp, \HEX4[2]~I , HEX4[2], ksa, 1
instance = comp, \HEX4[3]~I , HEX4[3], ksa, 1
instance = comp, \HEX4[4]~I , HEX4[4], ksa, 1
instance = comp, \HEX4[5]~I , HEX4[5], ksa, 1
instance = comp, \HEX4[6]~I , HEX4[6], ksa, 1
instance = comp, \HEX5[0]~I , HEX5[0], ksa, 1
instance = comp, \HEX5[1]~I , HEX5[1], ksa, 1
instance = comp, \HEX5[2]~I , HEX5[2], ksa, 1
instance = comp, \HEX5[3]~I , HEX5[3], ksa, 1
instance = comp, \HEX5[4]~I , HEX5[4], ksa, 1
instance = comp, \HEX5[5]~I , HEX5[5], ksa, 1
instance = comp, \HEX5[6]~I , HEX5[6], ksa, 1
instance = comp, \altera_reserved_tdo~I , altera_reserved_tdo, ksa, 1
