

================================================================
== Vivado HLS Report for 'phase'
================================================================
* Date:           Thu Oct  1 23:13:04 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        build
* Solution:       xc7z020clg400-1.phase
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    6|    6|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      74|    104|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     65|
|Register         |        -|      -|      10|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      84|    169|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+-------------------+---------+-------+----+-----+
    |       Instance      |       Module      | BRAM_18K| DSP48E| FF | LUT |
    +---------------------+-------------------+---------+-------+----+-----+
    |phase_CNTRL_s_axi_U  |phase_CNTRL_s_axi  |        0|      0|  74|  104|
    +---------------------+-------------------+---------+-------+----+-----+
    |Total                |                   |        0|      0|  74|  104|
    +---------------------+-------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  41|          8|    1|          8|
    |psen_V      |  15|          3|    1|          3|
    |psincdec_V  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |  65|         13|    3|         13|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_fsm        |  7|   0|    7|          0|
    |psen_V_preg      |  1|   0|    1|          0|
    |psincdec_V_preg  |  1|   0|    1|          0|
    |tmp_reg_66       |  1|   0|    1|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 10|   0|   10|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CNTRL_AWVALID  |  in |    1|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_AWREADY  | out |    1|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_AWADDR   |  in |    5|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_WVALID   |  in |    1|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_WREADY   | out |    1|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_WDATA    |  in |   32|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_WSTRB    |  in |    4|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_ARVALID  |  in |    1|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_ARREADY  | out |    1|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_ARADDR   |  in |    5|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_RVALID   | out |    1|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_RREADY   |  in |    1|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_RDATA    | out |   32|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_RRESP    | out |    2|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_BVALID   | out |    1|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_BREADY   |  in |    1|    s_axi   |     CNTRL    |    scalar    |
|s_axi_CNTRL_BRESP    | out |    2|    s_axi   |     CNTRL    |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs |     phase    | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |     phase    | return value |
|interrupt            | out |    1| ap_ctrl_hs |     phase    | return value |
|psincdec_V           | out |    1|   ap_none  |  psincdec_V  |    pointer   |
|psen_V               | out |    1|   ap_none  |    psen_V    |    pointer   |
|ps_done_V            |  in |    1|   ap_none  |   ps_done_V  |    scalar    |
+---------------------+-----+-----+------------+--------------+--------------+

