Version 3.2 HI-TECH Software Intermediate Code
"14 MotorControl.h
[s S310 `uc 1 `uc 1 `*uc 1 `*uc 1 `uc 1 `i 1 ]
[n S310 DC_motor power direction dutyLowByte dutyHighByte dir_pin PWMperiod ]
"1752 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4331.h
[v _LATA `Vuc ~T0 @X0 0 e@3977 ]
"2273
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"234
[v _CAP1CON `Vuc ~T0 @X0 0 e@3939 ]
"175
[v _CAP2CON `Vuc ~T0 @X0 0 e@3938 ]
"5034
[v _T5CON `Vuc ~T0 @X0 0 e@4023 ]
"52
[v _DFLTCON `Vuc ~T0 @X0 0 e@3936 ]
"353
[v _CAP1BUFH `Vuc ~T0 @X0 0 e@3945 ]
"341
[v _CAP1BUFL `Vuc ~T0 @X0 0 e@3944 ]
"329
[v _CAP2BUFH `Vuc ~T0 @X0 0 e@3943 ]
"317
[v _CAP2BUFL `Vuc ~T0 @X0 0 e@3942 ]
"7 LCDScreen.h
[v _SendLCD `(v ~T0 @X0 0 ef2`uc`uc ]
"194 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\c90\stdio.h
[v _sprintf `(i ~T0 @X0 0 e1v`*uc`*Cuc ]
"10 LCDScreen.h
[v _LCD_String `(v ~T0 @X0 0 ef1`*uc ]
"9
[v _SetLine `(v ~T0 @X0 0 ef1`uc ]
"12 MotorControl.h
[v _initPWM `(v ~T0 @X0 0 ef ]
"892 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4331.h
[v _PDC0L `Vuc ~T0 @X0 0 e@3961 ]
"885
[v _PDC0H `Vuc ~T0 @X0 0 e@3960 ]
"878
[v _PDC1L `Vuc ~T0 @X0 0 e@3959 ]
"871
[v _PDC1H `Vuc ~T0 @X0 0 e@3958 ]
"25 MotorControl.h
[v _turnLeft `(v ~T0 @X0 0 ef2`*S310`*S310 ]
[v F2625 `(v ~T0 @X0 1 tf1`ul ]
"183 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18.h
[v __delay `JF2625 ~T0 @X0 0 e ]
[p i __delay ]
"24 MotorControl.h
[v _stop `(v ~T0 @X0 0 ef2`*S310`*S310 ]
"26
[v _turnRight `(v ~T0 @X0 0 ef2`*S310`*S310 ]
"27
[v _forward `(v ~T0 @X0 0 ef2`*S310`*S310 ]
"1976 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4331.h
[v _LATC `Vuc ~T0 @X0 0 e@3979 ]
"2728
[s S93 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S93 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"2738
[s S94 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S94 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"2727
[u S92 `S93 1 `S94 1 ]
[n S92 . . . ]
"2749
[v _TRISCbits `VS92 ~T0 @X0 0 e@3988 ]
"6702
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
"6708
[s S286 :2 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S286 . SCS IOFS OSTS IRCF IDLEN ]
"6715
[s S287 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S287 . SCS0 SCS1 . IRCF0 IRCF1 IRCF2 ]
"6723
[s S288 :2 `uc 1 :1 `uc 1 ]
[n S288 . . FLTS ]
"6707
[u S285 `S286 1 `S287 1 `S288 1 ]
[n S285 . . . . ]
"6728
[v _OSCCONbits `VS285 ~T0 @X0 0 e@4051 ]
"4863
[v _SPBRG `Vuc ~T0 @X0 0 e@4015 ]
"4875
[v _SPBRGH `Vuc ~T0 @X0 0 e@4016 ]
"4204
[s S152 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S152 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
"4214
[s S153 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S153 . . SCKP . RCMT ]
"4220
[s S154 :5 `uc 1 :1 `uc 1 ]
[n S154 . . RXCKP ]
"4224
[s S155 :1 `uc 1 :1 `uc 1 ]
[n S155 . . W4E ]
"4203
[u S151 `S152 1 `S153 1 `S154 1 `S155 1 ]
[n S151 . . . . . ]
"4229
[v _BAUDCONbits `VS151 ~T0 @X0 0 e@4010 ]
"4594
[s S176 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S176 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"4604
[s S177 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S177 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
"4614
[s S178 :6 `uc 1 :1 `uc 1 ]
[n S178 . . TX8_9 ]
"4618
[s S179 :1 `uc 1 ]
[n S179 . TXD8 ]
"4593
[u S175 `S176 1 `S177 1 `S178 1 `S179 1 ]
[n S175 . . . . . ]
"4622
[v _TXSTAbits `VS175 ~T0 @X0 0 e@4012 ]
"4384
[s S162 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S162 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"4394
[s S163 :3 `uc 1 :1 `uc 1 ]
[n S163 . . ADEN ]
"4398
[s S164 :5 `uc 1 :1 `uc 1 ]
[n S164 . . SRENA ]
"4402
[s S165 :6 `uc 1 :1 `uc 1 ]
[n S165 . . RC8_9 ]
"4406
[s S166 :6 `uc 1 :1 `uc 1 ]
[n S166 . . RC9 ]
"4410
[s S167 :1 `uc 1 ]
[n S167 . RCD8 ]
"4383
[u S161 `S162 1 `S163 1 `S164 1 `S165 1 `S166 1 `S167 1 ]
[n S161 . . . . . . . ]
"4414
[v _RCSTAbits `VS161 ~T0 @X0 0 e@4011 ]
"3617
[s S125 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S125 . TMR1IF TMR2IF CCP1IF SSPIF TXIF RCIF ADIF ]
"3626
[s S126 :4 `uc 1 :1 `uc 1 ]
[n S126 . . TBIF ]
"3630
[s S127 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S127 . . TX1IF RC1IF ]
"3616
[u S124 `S125 1 `S126 1 `S127 1 ]
[n S124 . . . . ]
"3636
[v _PIR1bits `VS124 ~T0 @X0 0 e@3998 ]
"4851
[v _RCREG `Vuc ~T0 @X0 0 e@4014 ]
"6473
[s S272 :1 `uc 1 ]
[n S272 . NOT_BOR ]
"6476
[s S273 :1 `uc 1 :1 `uc 1 ]
[n S273 . . NOT_POR ]
"6480
[s S274 :2 `uc 1 :1 `uc 1 ]
[n S274 . . NOT_PD ]
"6484
[s S275 :3 `uc 1 :1 `uc 1 ]
[n S275 . . NOT_TO ]
"6488
[s S276 :4 `uc 1 :1 `uc 1 ]
[n S276 . . NOT_RI ]
"6492
[s S277 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S277 . nBOR nPOR nPD nTO nRI . IPEN ]
"6501
[s S278 :7 `uc 1 :1 `uc 1 ]
[n S278 . . NOT_IPEN ]
"6505
[s S279 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S279 . BOR POR PD TO RI . nIPEN ]
"6472
[u S271 `S272 1 `S273 1 `S274 1 `S275 1 `S276 1 `S277 1 `S278 1 `S279 1 ]
[n S271 . . . . . . . . . ]
"6515
[v _RCONbits `VS271 ~T0 @X0 0 e@4048 ]
"7313
[s S303 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S303 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"7323
[s S304 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S304 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"7333
[s S305 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S305 . . GIEL GIEH ]
"7312
[u S302 `S303 1 `S304 1 `S305 1 ]
[n S302 . . . . ]
"7339
[v _INTCONbits `VS302 ~T0 @X0 0 e@4082 ]
"3537
[s S121 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S121 . TMR1IE TMR2IE CCP1IE SSPIE TXIE RCIE ADIE ]
"3546
[s S122 :4 `uc 1 :1 `uc 1 ]
[n S122 . . TBIE ]
"3550
[s S123 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S123 . . TX1IE RC1IE ]
"3536
[u S120 `S121 1 `S122 1 `S123 1 ]
[n S120 . . . . ]
"3556
[v _PIE1bits `VS120 ~T0 @X0 0 e@3997 ]
[p mainexit ]
"5152
[v _ANSEL0 `Vuc ~T0 @X0 0 e@4024 ]
"5214
[v _ANSEL1 `Vuc ~T0 @X0 0 e@4025 ]
"8 LCDScreen.h
[v _LCD_Init `(v ~T0 @X0 0 ef ]
"1274 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4331.h
[s S45 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S45 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"1284
[s S46 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S46 . T1OSO T1OSI CCP1 INT0 INT1 INT2 TX RX ]
"1294
[s S47 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S47 . T13CKI CCP2 . T0CKI SDA SCK CK DT ]
"1304
[s S48 :1 `uc 1 :1 `uc 1 ]
[n S48 . . NOT_FLTA ]
"1308
[s S49 :2 `uc 1 :1 `uc 1 ]
[n S49 . . NOT_FLTB ]
"1312
[s S50 :6 `uc 1 :1 `uc 1 ]
[n S50 . . NOT_SS ]
"1316
[s S51 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S51 . . nFLTA nFLTB T5CKI SDI SCL nSS SDO ]
"1326
[s S52 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S52 . . FLTA FLTB . SS ]
"1333
[s S53 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S53 . . PA2 PA1 ]
"1273
[u S44 `S45 1 `S46 1 `S47 1 `S48 1 `S49 1 `S50 1 `S51 1 `S52 1 `S53 1 ]
[n S44 . . . . . . . . . . ]
"1339
[v _PORTCbits `VS44 ~T0 @X0 0 e@3970 ]
"28 MotorControl.h
[v _back `(v ~T0 @X0 0 ef2`*S310`*S310 ]
[; ;xc.h: 18: extern const char __xc8_OPTIM_SPEED;
[; ;xc.h: 20: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4331.h: 52: extern volatile unsigned char DFLTCON __at(0xF60);
"54 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4331.h
[; ;pic18f4331.h: 54: asm("DFLTCON equ 0F60h");
[; <" DFLTCON equ 0F60h ;# ">
[; ;pic18f4331.h: 57: typedef union {
[; ;pic18f4331.h: 58: struct {
[; ;pic18f4331.h: 59: unsigned FLTCK :3;
[; ;pic18f4331.h: 60: unsigned FLT1EN :1;
[; ;pic18f4331.h: 61: unsigned FLT2EN :1;
[; ;pic18f4331.h: 62: unsigned FLT3EN :1;
[; ;pic18f4331.h: 63: unsigned FLT4EN :1;
[; ;pic18f4331.h: 64: };
[; ;pic18f4331.h: 65: struct {
[; ;pic18f4331.h: 66: unsigned FLTCK0 :1;
[; ;pic18f4331.h: 67: unsigned FLTCK1 :1;
[; ;pic18f4331.h: 68: unsigned FLTCK2 :1;
[; ;pic18f4331.h: 69: };
[; ;pic18f4331.h: 70: } DFLTCONbits_t;
[; ;pic18f4331.h: 71: extern volatile DFLTCONbits_t DFLTCONbits __at(0xF60);
[; ;pic18f4331.h: 116: extern volatile unsigned char CAP3CON __at(0xF61);
"118
[; ;pic18f4331.h: 118: asm("CAP3CON equ 0F61h");
[; <" CAP3CON equ 0F61h ;# ">
[; ;pic18f4331.h: 121: typedef union {
[; ;pic18f4331.h: 122: struct {
[; ;pic18f4331.h: 123: unsigned CAP3M :4;
[; ;pic18f4331.h: 124: unsigned :1;
[; ;pic18f4331.h: 125: unsigned CAP3TMR :1;
[; ;pic18f4331.h: 126: unsigned CAP3REN :1;
[; ;pic18f4331.h: 127: };
[; ;pic18f4331.h: 128: struct {
[; ;pic18f4331.h: 129: unsigned CAP3M0 :1;
[; ;pic18f4331.h: 130: unsigned CAP3M1 :1;
[; ;pic18f4331.h: 131: unsigned CAP3M2 :1;
[; ;pic18f4331.h: 132: unsigned CAP3M3 :1;
[; ;pic18f4331.h: 133: };
[; ;pic18f4331.h: 134: } CAP3CONbits_t;
[; ;pic18f4331.h: 135: extern volatile CAP3CONbits_t CAP3CONbits __at(0xF61);
[; ;pic18f4331.h: 175: extern volatile unsigned char CAP2CON __at(0xF62);
"177
[; ;pic18f4331.h: 177: asm("CAP2CON equ 0F62h");
[; <" CAP2CON equ 0F62h ;# ">
[; ;pic18f4331.h: 180: typedef union {
[; ;pic18f4331.h: 181: struct {
[; ;pic18f4331.h: 182: unsigned CAP2M :4;
[; ;pic18f4331.h: 183: unsigned :1;
[; ;pic18f4331.h: 184: unsigned CAP2TMR :1;
[; ;pic18f4331.h: 185: unsigned CAP2REN :1;
[; ;pic18f4331.h: 186: };
[; ;pic18f4331.h: 187: struct {
[; ;pic18f4331.h: 188: unsigned CAP2M0 :1;
[; ;pic18f4331.h: 189: unsigned CAP2M1 :1;
[; ;pic18f4331.h: 190: unsigned CAP2M2 :1;
[; ;pic18f4331.h: 191: unsigned CAP2M3 :1;
[; ;pic18f4331.h: 192: };
[; ;pic18f4331.h: 193: } CAP2CONbits_t;
[; ;pic18f4331.h: 194: extern volatile CAP2CONbits_t CAP2CONbits __at(0xF62);
[; ;pic18f4331.h: 234: extern volatile unsigned char CAP1CON __at(0xF63);
"236
[; ;pic18f4331.h: 236: asm("CAP1CON equ 0F63h");
[; <" CAP1CON equ 0F63h ;# ">
[; ;pic18f4331.h: 239: typedef union {
[; ;pic18f4331.h: 240: struct {
[; ;pic18f4331.h: 241: unsigned CAP1M :4;
[; ;pic18f4331.h: 242: unsigned :1;
[; ;pic18f4331.h: 243: unsigned CAP1TMR :1;
[; ;pic18f4331.h: 244: unsigned CAP1REN :1;
[; ;pic18f4331.h: 245: };
[; ;pic18f4331.h: 246: struct {
[; ;pic18f4331.h: 247: unsigned CAP1M0 :1;
[; ;pic18f4331.h: 248: unsigned CAP1M1 :1;
[; ;pic18f4331.h: 249: unsigned CAP1M2 :1;
[; ;pic18f4331.h: 250: unsigned CAP1M3 :1;
[; ;pic18f4331.h: 251: };
[; ;pic18f4331.h: 252: } CAP1CONbits_t;
[; ;pic18f4331.h: 253: extern volatile CAP1CONbits_t CAP1CONbits __at(0xF63);
[; ;pic18f4331.h: 293: extern volatile unsigned char CAP3BUFL __at(0xF64);
"295
[; ;pic18f4331.h: 295: asm("CAP3BUFL equ 0F64h");
[; <" CAP3BUFL equ 0F64h ;# ">
[; ;pic18f4331.h: 298: extern volatile unsigned char MAXCNTL __at(0xF64);
"300
[; ;pic18f4331.h: 300: asm("MAXCNTL equ 0F64h");
[; <" MAXCNTL equ 0F64h ;# ">
[; ;pic18f4331.h: 305: extern volatile unsigned char CAP3BUFH __at(0xF65);
"307
[; ;pic18f4331.h: 307: asm("CAP3BUFH equ 0F65h");
[; <" CAP3BUFH equ 0F65h ;# ">
[; ;pic18f4331.h: 310: extern volatile unsigned char MAXCNTH __at(0xF65);
"312
[; ;pic18f4331.h: 312: asm("MAXCNTH equ 0F65h");
[; <" MAXCNTH equ 0F65h ;# ">
[; ;pic18f4331.h: 317: extern volatile unsigned char CAP2BUFL __at(0xF66);
"319
[; ;pic18f4331.h: 319: asm("CAP2BUFL equ 0F66h");
[; <" CAP2BUFL equ 0F66h ;# ">
[; ;pic18f4331.h: 322: extern volatile unsigned char POSCNTL __at(0xF66);
"324
[; ;pic18f4331.h: 324: asm("POSCNTL equ 0F66h");
[; <" POSCNTL equ 0F66h ;# ">
[; ;pic18f4331.h: 329: extern volatile unsigned char CAP2BUFH __at(0xF67);
"331
[; ;pic18f4331.h: 331: asm("CAP2BUFH equ 0F67h");
[; <" CAP2BUFH equ 0F67h ;# ">
[; ;pic18f4331.h: 334: extern volatile unsigned char POSCNTH __at(0xF67);
"336
[; ;pic18f4331.h: 336: asm("POSCNTH equ 0F67h");
[; <" POSCNTH equ 0F67h ;# ">
[; ;pic18f4331.h: 341: extern volatile unsigned char CAP1BUFL __at(0xF68);
"343
[; ;pic18f4331.h: 343: asm("CAP1BUFL equ 0F68h");
[; <" CAP1BUFL equ 0F68h ;# ">
[; ;pic18f4331.h: 346: extern volatile unsigned char VELRL __at(0xF68);
"348
[; ;pic18f4331.h: 348: asm("VELRL equ 0F68h");
[; <" VELRL equ 0F68h ;# ">
[; ;pic18f4331.h: 353: extern volatile unsigned char CAP1BUFH __at(0xF69);
"355
[; ;pic18f4331.h: 355: asm("CAP1BUFH equ 0F69h");
[; <" CAP1BUFH equ 0F69h ;# ">
[; ;pic18f4331.h: 358: extern volatile unsigned char VELRH __at(0xF69);
"360
[; ;pic18f4331.h: 360: asm("VELRH equ 0F69h");
[; <" VELRH equ 0F69h ;# ">
[; ;pic18f4331.h: 365: extern volatile unsigned char OVDCONS __at(0xF6A);
"367
[; ;pic18f4331.h: 367: asm("OVDCONS equ 0F6Ah");
[; <" OVDCONS equ 0F6Ah ;# ">
[; ;pic18f4331.h: 370: typedef union {
[; ;pic18f4331.h: 371: struct {
[; ;pic18f4331.h: 372: unsigned POUT :8;
[; ;pic18f4331.h: 373: };
[; ;pic18f4331.h: 374: struct {
[; ;pic18f4331.h: 375: unsigned POUT0 :1;
[; ;pic18f4331.h: 376: unsigned POUT1 :1;
[; ;pic18f4331.h: 377: unsigned POUT2 :1;
[; ;pic18f4331.h: 378: unsigned POUT3 :1;
[; ;pic18f4331.h: 379: unsigned POUT4 :1;
[; ;pic18f4331.h: 380: unsigned POUT5 :1;
[; ;pic18f4331.h: 381: unsigned POUT6 :1;
[; ;pic18f4331.h: 382: unsigned POUT7 :1;
[; ;pic18f4331.h: 383: };
[; ;pic18f4331.h: 384: } OVDCONSbits_t;
[; ;pic18f4331.h: 385: extern volatile OVDCONSbits_t OVDCONSbits __at(0xF6A);
[; ;pic18f4331.h: 435: extern volatile unsigned char OVDCOND __at(0xF6B);
"437
[; ;pic18f4331.h: 437: asm("OVDCOND equ 0F6Bh");
[; <" OVDCOND equ 0F6Bh ;# ">
[; ;pic18f4331.h: 440: typedef union {
[; ;pic18f4331.h: 441: struct {
[; ;pic18f4331.h: 442: unsigned POVD :8;
[; ;pic18f4331.h: 443: };
[; ;pic18f4331.h: 444: struct {
[; ;pic18f4331.h: 445: unsigned POVD0 :1;
[; ;pic18f4331.h: 446: unsigned POVD1 :1;
[; ;pic18f4331.h: 447: unsigned POVD2 :1;
[; ;pic18f4331.h: 448: unsigned POVD3 :1;
[; ;pic18f4331.h: 449: unsigned POVD4 :1;
[; ;pic18f4331.h: 450: unsigned POVD5 :1;
[; ;pic18f4331.h: 451: unsigned POVD6 :1;
[; ;pic18f4331.h: 452: unsigned POVD7 :1;
[; ;pic18f4331.h: 453: };
[; ;pic18f4331.h: 454: } OVDCONDbits_t;
[; ;pic18f4331.h: 455: extern volatile OVDCONDbits_t OVDCONDbits __at(0xF6B);
[; ;pic18f4331.h: 505: extern volatile unsigned char FLTCONFIG __at(0xF6C);
"507
[; ;pic18f4331.h: 507: asm("FLTCONFIG equ 0F6Ch");
[; <" FLTCONFIG equ 0F6Ch ;# ">
[; ;pic18f4331.h: 510: typedef union {
[; ;pic18f4331.h: 511: struct {
[; ;pic18f4331.h: 512: unsigned FLTAEN :1;
[; ;pic18f4331.h: 513: unsigned FLTAMOD :1;
[; ;pic18f4331.h: 514: unsigned FLTAS :1;
[; ;pic18f4331.h: 515: unsigned FLTCON :1;
[; ;pic18f4331.h: 516: unsigned FLTBEN :1;
[; ;pic18f4331.h: 517: unsigned FLTBMOD :1;
[; ;pic18f4331.h: 518: unsigned FLTBS :1;
[; ;pic18f4331.h: 519: unsigned BRFEN :1;
[; ;pic18f4331.h: 520: };
[; ;pic18f4331.h: 521: } FLTCONFIGbits_t;
[; ;pic18f4331.h: 522: extern volatile FLTCONFIGbits_t FLTCONFIGbits __at(0xF6C);
[; ;pic18f4331.h: 567: extern volatile unsigned char DTCON __at(0xF6D);
"569
[; ;pic18f4331.h: 569: asm("DTCON equ 0F6Dh");
[; <" DTCON equ 0F6Dh ;# ">
[; ;pic18f4331.h: 572: typedef union {
[; ;pic18f4331.h: 573: struct {
[; ;pic18f4331.h: 574: unsigned DTA :6;
[; ;pic18f4331.h: 575: unsigned DTAPS :2;
[; ;pic18f4331.h: 576: };
[; ;pic18f4331.h: 577: struct {
[; ;pic18f4331.h: 578: unsigned DT0 :1;
[; ;pic18f4331.h: 579: unsigned DT1 :1;
[; ;pic18f4331.h: 580: unsigned DT2 :1;
[; ;pic18f4331.h: 581: unsigned DT3 :1;
[; ;pic18f4331.h: 582: unsigned DT4 :1;
[; ;pic18f4331.h: 583: unsigned DT5 :1;
[; ;pic18f4331.h: 584: unsigned DTPS0 :1;
[; ;pic18f4331.h: 585: unsigned DTPS1 :1;
[; ;pic18f4331.h: 586: };
[; ;pic18f4331.h: 587: struct {
[; ;pic18f4331.h: 588: unsigned DTA0 :1;
[; ;pic18f4331.h: 589: unsigned DTA1 :1;
[; ;pic18f4331.h: 590: unsigned DTA2 :1;
[; ;pic18f4331.h: 591: unsigned DTA3 :1;
[; ;pic18f4331.h: 592: unsigned DTA4 :1;
[; ;pic18f4331.h: 593: unsigned DTA5 :1;
[; ;pic18f4331.h: 594: unsigned DTAPS0 :1;
[; ;pic18f4331.h: 595: unsigned DTAPS1 :1;
[; ;pic18f4331.h: 596: };
[; ;pic18f4331.h: 597: } DTCONbits_t;
[; ;pic18f4331.h: 598: extern volatile DTCONbits_t DTCONbits __at(0xF6D);
[; ;pic18f4331.h: 693: extern volatile unsigned char PWMCON1 __at(0xF6E);
"695
[; ;pic18f4331.h: 695: asm("PWMCON1 equ 0F6Eh");
[; <" PWMCON1 equ 0F6Eh ;# ">
[; ;pic18f4331.h: 698: typedef union {
[; ;pic18f4331.h: 699: struct {
[; ;pic18f4331.h: 700: unsigned OSYNC :1;
[; ;pic18f4331.h: 701: unsigned UDIS :1;
[; ;pic18f4331.h: 702: unsigned :1;
[; ;pic18f4331.h: 703: unsigned SEVTDIR :1;
[; ;pic18f4331.h: 704: unsigned SEVOPS :4;
[; ;pic18f4331.h: 705: };
[; ;pic18f4331.h: 706: struct {
[; ;pic18f4331.h: 707: unsigned :4;
[; ;pic18f4331.h: 708: unsigned SEVOPS0 :1;
[; ;pic18f4331.h: 709: unsigned SEVOPS1 :1;
[; ;pic18f4331.h: 710: unsigned SEVOPS2 :1;
[; ;pic18f4331.h: 711: unsigned SEVOPS3 :1;
[; ;pic18f4331.h: 712: };
[; ;pic18f4331.h: 713: } PWMCON1bits_t;
[; ;pic18f4331.h: 714: extern volatile PWMCON1bits_t PWMCON1bits __at(0xF6E);
[; ;pic18f4331.h: 759: extern volatile unsigned char PWMCON0 __at(0xF6F);
"761
[; ;pic18f4331.h: 761: asm("PWMCON0 equ 0F6Fh");
[; <" PWMCON0 equ 0F6Fh ;# ">
[; ;pic18f4331.h: 764: typedef union {
[; ;pic18f4331.h: 765: struct {
[; ;pic18f4331.h: 766: unsigned PMOD :4;
[; ;pic18f4331.h: 767: unsigned PWMEN :3;
[; ;pic18f4331.h: 768: };
[; ;pic18f4331.h: 769: struct {
[; ;pic18f4331.h: 770: unsigned PMOD0 :1;
[; ;pic18f4331.h: 771: unsigned PMOD1 :1;
[; ;pic18f4331.h: 772: unsigned PMOD2 :1;
[; ;pic18f4331.h: 773: unsigned PMOD3 :1;
[; ;pic18f4331.h: 774: unsigned PWMEN0 :1;
[; ;pic18f4331.h: 775: unsigned PWMEN1 :1;
[; ;pic18f4331.h: 776: unsigned PWMEN2 :1;
[; ;pic18f4331.h: 777: };
[; ;pic18f4331.h: 778: } PWMCON0bits_t;
[; ;pic18f4331.h: 779: extern volatile PWMCON0bits_t PWMCON0bits __at(0xF6F);
[; ;pic18f4331.h: 829: extern volatile unsigned char SEVTCMPH __at(0xF70);
"831
[; ;pic18f4331.h: 831: asm("SEVTCMPH equ 0F70h");
[; <" SEVTCMPH equ 0F70h ;# ">
[; ;pic18f4331.h: 836: extern volatile unsigned char SEVTCMPL __at(0xF71);
"838
[; ;pic18f4331.h: 838: asm("SEVTCMPL equ 0F71h");
[; <" SEVTCMPL equ 0F71h ;# ">
[; ;pic18f4331.h: 843: extern volatile unsigned char PDC3H __at(0xF72);
"845
[; ;pic18f4331.h: 845: asm("PDC3H equ 0F72h");
[; <" PDC3H equ 0F72h ;# ">
[; ;pic18f4331.h: 850: extern volatile unsigned char PDC3L __at(0xF73);
"852
[; ;pic18f4331.h: 852: asm("PDC3L equ 0F73h");
[; <" PDC3L equ 0F73h ;# ">
[; ;pic18f4331.h: 857: extern volatile unsigned char PDC2H __at(0xF74);
"859
[; ;pic18f4331.h: 859: asm("PDC2H equ 0F74h");
[; <" PDC2H equ 0F74h ;# ">
[; ;pic18f4331.h: 864: extern volatile unsigned char PDC2L __at(0xF75);
"866
[; ;pic18f4331.h: 866: asm("PDC2L equ 0F75h");
[; <" PDC2L equ 0F75h ;# ">
[; ;pic18f4331.h: 871: extern volatile unsigned char PDC1H __at(0xF76);
"873
[; ;pic18f4331.h: 873: asm("PDC1H equ 0F76h");
[; <" PDC1H equ 0F76h ;# ">
[; ;pic18f4331.h: 878: extern volatile unsigned char PDC1L __at(0xF77);
"880
[; ;pic18f4331.h: 880: asm("PDC1L equ 0F77h");
[; <" PDC1L equ 0F77h ;# ">
[; ;pic18f4331.h: 885: extern volatile unsigned char PDC0H __at(0xF78);
"887
[; ;pic18f4331.h: 887: asm("PDC0H equ 0F78h");
[; <" PDC0H equ 0F78h ;# ">
[; ;pic18f4331.h: 892: extern volatile unsigned char PDC0L __at(0xF79);
"894
[; ;pic18f4331.h: 894: asm("PDC0L equ 0F79h");
[; <" PDC0L equ 0F79h ;# ">
[; ;pic18f4331.h: 899: extern volatile unsigned char PTPERH __at(0xF7A);
"901
[; ;pic18f4331.h: 901: asm("PTPERH equ 0F7Ah");
[; <" PTPERH equ 0F7Ah ;# ">
[; ;pic18f4331.h: 906: extern volatile unsigned char PTPERL __at(0xF7B);
"908
[; ;pic18f4331.h: 908: asm("PTPERL equ 0F7Bh");
[; <" PTPERL equ 0F7Bh ;# ">
[; ;pic18f4331.h: 913: extern volatile unsigned char PTMRH __at(0xF7C);
"915
[; ;pic18f4331.h: 915: asm("PTMRH equ 0F7Ch");
[; <" PTMRH equ 0F7Ch ;# ">
[; ;pic18f4331.h: 920: extern volatile unsigned char PTMRL __at(0xF7D);
"922
[; ;pic18f4331.h: 922: asm("PTMRL equ 0F7Dh");
[; <" PTMRL equ 0F7Dh ;# ">
[; ;pic18f4331.h: 927: extern volatile unsigned char PTCON1 __at(0xF7E);
"929
[; ;pic18f4331.h: 929: asm("PTCON1 equ 0F7Eh");
[; <" PTCON1 equ 0F7Eh ;# ">
[; ;pic18f4331.h: 932: typedef union {
[; ;pic18f4331.h: 933: struct {
[; ;pic18f4331.h: 934: unsigned :6;
[; ;pic18f4331.h: 935: unsigned PTDIR :1;
[; ;pic18f4331.h: 936: unsigned PTEN :1;
[; ;pic18f4331.h: 937: };
[; ;pic18f4331.h: 938: } PTCON1bits_t;
[; ;pic18f4331.h: 939: extern volatile PTCON1bits_t PTCON1bits __at(0xF7E);
[; ;pic18f4331.h: 954: extern volatile unsigned char PTCON0 __at(0xF7F);
"956
[; ;pic18f4331.h: 956: asm("PTCON0 equ 0F7Fh");
[; <" PTCON0 equ 0F7Fh ;# ">
[; ;pic18f4331.h: 959: typedef union {
[; ;pic18f4331.h: 960: struct {
[; ;pic18f4331.h: 961: unsigned PTMOD :2;
[; ;pic18f4331.h: 962: unsigned PTCKPS :2;
[; ;pic18f4331.h: 963: unsigned PTOPS :4;
[; ;pic18f4331.h: 964: };
[; ;pic18f4331.h: 965: struct {
[; ;pic18f4331.h: 966: unsigned PTMOD0 :1;
[; ;pic18f4331.h: 967: unsigned PTMOD1 :1;
[; ;pic18f4331.h: 968: unsigned PTCKPS0 :1;
[; ;pic18f4331.h: 969: unsigned PTCKPS1 :1;
[; ;pic18f4331.h: 970: unsigned PTOPS0 :1;
[; ;pic18f4331.h: 971: unsigned PTOPS1 :1;
[; ;pic18f4331.h: 972: unsigned PTOPS2 :1;
[; ;pic18f4331.h: 973: unsigned PTOPS3 :1;
[; ;pic18f4331.h: 974: };
[; ;pic18f4331.h: 975: } PTCON0bits_t;
[; ;pic18f4331.h: 976: extern volatile PTCON0bits_t PTCON0bits __at(0xF7F);
[; ;pic18f4331.h: 1036: extern volatile unsigned char PORTA __at(0xF80);
"1038
[; ;pic18f4331.h: 1038: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4331.h: 1041: typedef union {
[; ;pic18f4331.h: 1042: struct {
[; ;pic18f4331.h: 1043: unsigned RA0 :1;
[; ;pic18f4331.h: 1044: unsigned RA1 :1;
[; ;pic18f4331.h: 1045: unsigned RA2 :1;
[; ;pic18f4331.h: 1046: unsigned RA3 :1;
[; ;pic18f4331.h: 1047: unsigned RA4 :1;
[; ;pic18f4331.h: 1048: unsigned RA5 :1;
[; ;pic18f4331.h: 1049: unsigned RA6 :1;
[; ;pic18f4331.h: 1050: unsigned RA7 :1;
[; ;pic18f4331.h: 1051: };
[; ;pic18f4331.h: 1052: struct {
[; ;pic18f4331.h: 1053: unsigned AN0 :1;
[; ;pic18f4331.h: 1054: unsigned AN1 :1;
[; ;pic18f4331.h: 1055: unsigned AN2 :1;
[; ;pic18f4331.h: 1056: unsigned AN3 :1;
[; ;pic18f4331.h: 1057: unsigned AN4 :1;
[; ;pic18f4331.h: 1058: unsigned AN5 :1;
[; ;pic18f4331.h: 1059: unsigned OSC2 :1;
[; ;pic18f4331.h: 1060: unsigned OSC1 :1;
[; ;pic18f4331.h: 1061: };
[; ;pic18f4331.h: 1062: struct {
[; ;pic18f4331.h: 1063: unsigned :2;
[; ;pic18f4331.h: 1064: unsigned VREFM :1;
[; ;pic18f4331.h: 1065: unsigned VREFP :1;
[; ;pic18f4331.h: 1066: unsigned :1;
[; ;pic18f4331.h: 1067: unsigned LVDIN :1;
[; ;pic18f4331.h: 1068: unsigned CLKO :1;
[; ;pic18f4331.h: 1069: unsigned CLKI :1;
[; ;pic18f4331.h: 1070: };
[; ;pic18f4331.h: 1071: struct {
[; ;pic18f4331.h: 1072: unsigned ULPWUIN :1;
[; ;pic18f4331.h: 1073: unsigned :6;
[; ;pic18f4331.h: 1074: unsigned RJPU :1;
[; ;pic18f4331.h: 1075: };
[; ;pic18f4331.h: 1076: } PORTAbits_t;
[; ;pic18f4331.h: 1077: extern volatile PORTAbits_t PORTAbits __at(0xF80);
[; ;pic18f4331.h: 1197: extern volatile unsigned char PORTB __at(0xF81);
"1199
[; ;pic18f4331.h: 1199: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4331.h: 1202: typedef union {
[; ;pic18f4331.h: 1203: struct {
[; ;pic18f4331.h: 1204: unsigned RB0 :1;
[; ;pic18f4331.h: 1205: unsigned RB1 :1;
[; ;pic18f4331.h: 1206: unsigned RB2 :1;
[; ;pic18f4331.h: 1207: unsigned RB3 :1;
[; ;pic18f4331.h: 1208: unsigned RB4 :1;
[; ;pic18f4331.h: 1209: unsigned RB5 :1;
[; ;pic18f4331.h: 1210: unsigned RB6 :1;
[; ;pic18f4331.h: 1211: unsigned RB7 :1;
[; ;pic18f4331.h: 1212: };
[; ;pic18f4331.h: 1213: struct {
[; ;pic18f4331.h: 1214: unsigned :3;
[; ;pic18f4331.h: 1215: unsigned CCP2_PA2 :1;
[; ;pic18f4331.h: 1216: };
[; ;pic18f4331.h: 1217: } PORTBbits_t;
[; ;pic18f4331.h: 1218: extern volatile PORTBbits_t PORTBbits __at(0xF81);
[; ;pic18f4331.h: 1268: extern volatile unsigned char PORTC __at(0xF82);
"1270
[; ;pic18f4331.h: 1270: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4331.h: 1273: typedef union {
[; ;pic18f4331.h: 1274: struct {
[; ;pic18f4331.h: 1275: unsigned RC0 :1;
[; ;pic18f4331.h: 1276: unsigned RC1 :1;
[; ;pic18f4331.h: 1277: unsigned RC2 :1;
[; ;pic18f4331.h: 1278: unsigned RC3 :1;
[; ;pic18f4331.h: 1279: unsigned RC4 :1;
[; ;pic18f4331.h: 1280: unsigned RC5 :1;
[; ;pic18f4331.h: 1281: unsigned RC6 :1;
[; ;pic18f4331.h: 1282: unsigned RC7 :1;
[; ;pic18f4331.h: 1283: };
[; ;pic18f4331.h: 1284: struct {
[; ;pic18f4331.h: 1285: unsigned T1OSO :1;
[; ;pic18f4331.h: 1286: unsigned T1OSI :1;
[; ;pic18f4331.h: 1287: unsigned CCP1 :1;
[; ;pic18f4331.h: 1288: unsigned INT0 :1;
[; ;pic18f4331.h: 1289: unsigned INT1 :1;
[; ;pic18f4331.h: 1290: unsigned INT2 :1;
[; ;pic18f4331.h: 1291: unsigned TX :1;
[; ;pic18f4331.h: 1292: unsigned RX :1;
[; ;pic18f4331.h: 1293: };
[; ;pic18f4331.h: 1294: struct {
[; ;pic18f4331.h: 1295: unsigned T13CKI :1;
[; ;pic18f4331.h: 1296: unsigned CCP2 :1;
[; ;pic18f4331.h: 1297: unsigned :1;
[; ;pic18f4331.h: 1298: unsigned T0CKI :1;
[; ;pic18f4331.h: 1299: unsigned SDA :1;
[; ;pic18f4331.h: 1300: unsigned SCK :1;
[; ;pic18f4331.h: 1301: unsigned CK :1;
[; ;pic18f4331.h: 1302: unsigned DT :1;
[; ;pic18f4331.h: 1303: };
[; ;pic18f4331.h: 1304: struct {
[; ;pic18f4331.h: 1305: unsigned :1;
[; ;pic18f4331.h: 1306: unsigned NOT_FLTA :1;
[; ;pic18f4331.h: 1307: };
[; ;pic18f4331.h: 1308: struct {
[; ;pic18f4331.h: 1309: unsigned :2;
[; ;pic18f4331.h: 1310: unsigned NOT_FLTB :1;
[; ;pic18f4331.h: 1311: };
[; ;pic18f4331.h: 1312: struct {
[; ;pic18f4331.h: 1313: unsigned :6;
[; ;pic18f4331.h: 1314: unsigned NOT_SS :1;
[; ;pic18f4331.h: 1315: };
[; ;pic18f4331.h: 1316: struct {
[; ;pic18f4331.h: 1317: unsigned :1;
[; ;pic18f4331.h: 1318: unsigned nFLTA :1;
[; ;pic18f4331.h: 1319: unsigned nFLTB :1;
[; ;pic18f4331.h: 1320: unsigned T5CKI :1;
[; ;pic18f4331.h: 1321: unsigned SDI :1;
[; ;pic18f4331.h: 1322: unsigned SCL :1;
[; ;pic18f4331.h: 1323: unsigned nSS :1;
[; ;pic18f4331.h: 1324: unsigned SDO :1;
[; ;pic18f4331.h: 1325: };
[; ;pic18f4331.h: 1326: struct {
[; ;pic18f4331.h: 1327: unsigned :1;
[; ;pic18f4331.h: 1328: unsigned FLTA :1;
[; ;pic18f4331.h: 1329: unsigned FLTB :1;
[; ;pic18f4331.h: 1330: unsigned :3;
[; ;pic18f4331.h: 1331: unsigned SS :1;
[; ;pic18f4331.h: 1332: };
[; ;pic18f4331.h: 1333: struct {
[; ;pic18f4331.h: 1334: unsigned :1;
[; ;pic18f4331.h: 1335: unsigned PA2 :1;
[; ;pic18f4331.h: 1336: unsigned PA1 :1;
[; ;pic18f4331.h: 1337: };
[; ;pic18f4331.h: 1338: } PORTCbits_t;
[; ;pic18f4331.h: 1339: extern volatile PORTCbits_t PORTCbits __at(0xF82);
[; ;pic18f4331.h: 1534: extern volatile unsigned char PORTD __at(0xF83);
"1536
[; ;pic18f4331.h: 1536: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4331.h: 1539: typedef union {
[; ;pic18f4331.h: 1540: struct {
[; ;pic18f4331.h: 1541: unsigned RD0 :1;
[; ;pic18f4331.h: 1542: unsigned RD1 :1;
[; ;pic18f4331.h: 1543: unsigned RD2 :1;
[; ;pic18f4331.h: 1544: unsigned RD3 :1;
[; ;pic18f4331.h: 1545: unsigned RD4 :1;
[; ;pic18f4331.h: 1546: unsigned RD5 :1;
[; ;pic18f4331.h: 1547: unsigned RD6 :1;
[; ;pic18f4331.h: 1548: unsigned RD7 :1;
[; ;pic18f4331.h: 1549: };
[; ;pic18f4331.h: 1550: struct {
[; ;pic18f4331.h: 1551: unsigned :7;
[; ;pic18f4331.h: 1552: unsigned SS2 :1;
[; ;pic18f4331.h: 1553: };
[; ;pic18f4331.h: 1554: } PORTDbits_t;
[; ;pic18f4331.h: 1555: extern volatile PORTDbits_t PORTDbits __at(0xF83);
[; ;pic18f4331.h: 1605: extern volatile unsigned char PORTE __at(0xF84);
"1607
[; ;pic18f4331.h: 1607: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4331.h: 1610: typedef union {
[; ;pic18f4331.h: 1611: struct {
[; ;pic18f4331.h: 1612: unsigned RE0 :1;
[; ;pic18f4331.h: 1613: unsigned RE1 :1;
[; ;pic18f4331.h: 1614: unsigned RE2 :1;
[; ;pic18f4331.h: 1615: unsigned RE3 :1;
[; ;pic18f4331.h: 1616: };
[; ;pic18f4331.h: 1617: struct {
[; ;pic18f4331.h: 1618: unsigned :3;
[; ;pic18f4331.h: 1619: unsigned NOT_MCLR :1;
[; ;pic18f4331.h: 1620: };
[; ;pic18f4331.h: 1621: struct {
[; ;pic18f4331.h: 1622: unsigned :3;
[; ;pic18f4331.h: 1623: unsigned nMCLR :1;
[; ;pic18f4331.h: 1624: };
[; ;pic18f4331.h: 1625: struct {
[; ;pic18f4331.h: 1626: unsigned :3;
[; ;pic18f4331.h: 1627: unsigned MCLR :1;
[; ;pic18f4331.h: 1628: };
[; ;pic18f4331.h: 1629: struct {
[; ;pic18f4331.h: 1630: unsigned PD2 :1;
[; ;pic18f4331.h: 1631: unsigned PC2 :1;
[; ;pic18f4331.h: 1632: unsigned CCP10 :1;
[; ;pic18f4331.h: 1633: unsigned CCP9E :1;
[; ;pic18f4331.h: 1634: };
[; ;pic18f4331.h: 1635: struct {
[; ;pic18f4331.h: 1636: unsigned RDE :1;
[; ;pic18f4331.h: 1637: unsigned WRE :1;
[; ;pic18f4331.h: 1638: unsigned CS :1;
[; ;pic18f4331.h: 1639: unsigned PC3E :1;
[; ;pic18f4331.h: 1640: };
[; ;pic18f4331.h: 1641: struct {
[; ;pic18f4331.h: 1642: unsigned :2;
[; ;pic18f4331.h: 1643: unsigned PB2 :1;
[; ;pic18f4331.h: 1644: };
[; ;pic18f4331.h: 1645: } PORTEbits_t;
[; ;pic18f4331.h: 1646: extern volatile PORTEbits_t PORTEbits __at(0xF84);
[; ;pic18f4331.h: 1731: extern volatile unsigned short TMR5 __at(0xF87);
"1733
[; ;pic18f4331.h: 1733: asm("TMR5 equ 0F87h");
[; <" TMR5 equ 0F87h ;# ">
[; ;pic18f4331.h: 1738: extern volatile unsigned char TMR5L __at(0xF87);
"1740
[; ;pic18f4331.h: 1740: asm("TMR5L equ 0F87h");
[; <" TMR5L equ 0F87h ;# ">
[; ;pic18f4331.h: 1745: extern volatile unsigned char TMR5H __at(0xF88);
"1747
[; ;pic18f4331.h: 1747: asm("TMR5H equ 0F88h");
[; <" TMR5H equ 0F88h ;# ">
[; ;pic18f4331.h: 1752: extern volatile unsigned char LATA __at(0xF89);
"1754
[; ;pic18f4331.h: 1754: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4331.h: 1757: typedef union {
[; ;pic18f4331.h: 1758: struct {
[; ;pic18f4331.h: 1759: unsigned LATA0 :1;
[; ;pic18f4331.h: 1760: unsigned LATA1 :1;
[; ;pic18f4331.h: 1761: unsigned LATA2 :1;
[; ;pic18f4331.h: 1762: unsigned LATA3 :1;
[; ;pic18f4331.h: 1763: unsigned LATA4 :1;
[; ;pic18f4331.h: 1764: unsigned LATA5 :1;
[; ;pic18f4331.h: 1765: unsigned LATA6 :1;
[; ;pic18f4331.h: 1766: unsigned LATA7 :1;
[; ;pic18f4331.h: 1767: };
[; ;pic18f4331.h: 1768: struct {
[; ;pic18f4331.h: 1769: unsigned LA0 :1;
[; ;pic18f4331.h: 1770: unsigned LA1 :1;
[; ;pic18f4331.h: 1771: unsigned LA2 :1;
[; ;pic18f4331.h: 1772: unsigned LA3 :1;
[; ;pic18f4331.h: 1773: unsigned LA4 :1;
[; ;pic18f4331.h: 1774: unsigned LA5 :1;
[; ;pic18f4331.h: 1775: unsigned LA6 :1;
[; ;pic18f4331.h: 1776: unsigned LA7 :1;
[; ;pic18f4331.h: 1777: };
[; ;pic18f4331.h: 1778: } LATAbits_t;
[; ;pic18f4331.h: 1779: extern volatile LATAbits_t LATAbits __at(0xF89);
[; ;pic18f4331.h: 1864: extern volatile unsigned char LATB __at(0xF8A);
"1866
[; ;pic18f4331.h: 1866: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4331.h: 1869: typedef union {
[; ;pic18f4331.h: 1870: struct {
[; ;pic18f4331.h: 1871: unsigned LATB0 :1;
[; ;pic18f4331.h: 1872: unsigned LATB1 :1;
[; ;pic18f4331.h: 1873: unsigned LATB2 :1;
[; ;pic18f4331.h: 1874: unsigned LATB3 :1;
[; ;pic18f4331.h: 1875: unsigned LATB4 :1;
[; ;pic18f4331.h: 1876: unsigned LATB5 :1;
[; ;pic18f4331.h: 1877: unsigned LATB6 :1;
[; ;pic18f4331.h: 1878: unsigned LATB7 :1;
[; ;pic18f4331.h: 1879: };
[; ;pic18f4331.h: 1880: struct {
[; ;pic18f4331.h: 1881: unsigned LB0 :1;
[; ;pic18f4331.h: 1882: unsigned LB1 :1;
[; ;pic18f4331.h: 1883: unsigned LB2 :1;
[; ;pic18f4331.h: 1884: unsigned LB3 :1;
[; ;pic18f4331.h: 1885: unsigned LB4 :1;
[; ;pic18f4331.h: 1886: unsigned LB5 :1;
[; ;pic18f4331.h: 1887: unsigned LB6 :1;
[; ;pic18f4331.h: 1888: unsigned LB7 :1;
[; ;pic18f4331.h: 1889: };
[; ;pic18f4331.h: 1890: } LATBbits_t;
[; ;pic18f4331.h: 1891: extern volatile LATBbits_t LATBbits __at(0xF8A);
[; ;pic18f4331.h: 1976: extern volatile unsigned char LATC __at(0xF8B);
"1978
[; ;pic18f4331.h: 1978: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4331.h: 1981: typedef union {
[; ;pic18f4331.h: 1982: struct {
[; ;pic18f4331.h: 1983: unsigned LATC0 :1;
[; ;pic18f4331.h: 1984: unsigned LATC1 :1;
[; ;pic18f4331.h: 1985: unsigned LATC2 :1;
[; ;pic18f4331.h: 1986: unsigned LATC3 :1;
[; ;pic18f4331.h: 1987: unsigned LATC4 :1;
[; ;pic18f4331.h: 1988: unsigned LATC5 :1;
[; ;pic18f4331.h: 1989: unsigned LATC6 :1;
[; ;pic18f4331.h: 1990: unsigned LATC7 :1;
[; ;pic18f4331.h: 1991: };
[; ;pic18f4331.h: 1992: struct {
[; ;pic18f4331.h: 1993: unsigned LC0 :1;
[; ;pic18f4331.h: 1994: unsigned LC1 :1;
[; ;pic18f4331.h: 1995: unsigned LC2 :1;
[; ;pic18f4331.h: 1996: unsigned LC3 :1;
[; ;pic18f4331.h: 1997: unsigned LC4 :1;
[; ;pic18f4331.h: 1998: unsigned LC5 :1;
[; ;pic18f4331.h: 1999: unsigned LC6 :1;
[; ;pic18f4331.h: 2000: unsigned LC7 :1;
[; ;pic18f4331.h: 2001: };
[; ;pic18f4331.h: 2002: } LATCbits_t;
[; ;pic18f4331.h: 2003: extern volatile LATCbits_t LATCbits __at(0xF8B);
[; ;pic18f4331.h: 2088: extern volatile unsigned char LATD __at(0xF8C);
"2090
[; ;pic18f4331.h: 2090: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4331.h: 2093: typedef union {
[; ;pic18f4331.h: 2094: struct {
[; ;pic18f4331.h: 2095: unsigned LATD0 :1;
[; ;pic18f4331.h: 2096: unsigned LATD1 :1;
[; ;pic18f4331.h: 2097: unsigned LATD2 :1;
[; ;pic18f4331.h: 2098: unsigned LATD3 :1;
[; ;pic18f4331.h: 2099: unsigned LATD4 :1;
[; ;pic18f4331.h: 2100: unsigned LATD5 :1;
[; ;pic18f4331.h: 2101: unsigned LATD6 :1;
[; ;pic18f4331.h: 2102: unsigned LATD7 :1;
[; ;pic18f4331.h: 2103: };
[; ;pic18f4331.h: 2104: struct {
[; ;pic18f4331.h: 2105: unsigned LD0 :1;
[; ;pic18f4331.h: 2106: unsigned LD1 :1;
[; ;pic18f4331.h: 2107: unsigned LD2 :1;
[; ;pic18f4331.h: 2108: unsigned LD3 :1;
[; ;pic18f4331.h: 2109: unsigned LD4 :1;
[; ;pic18f4331.h: 2110: unsigned LD5 :1;
[; ;pic18f4331.h: 2111: unsigned LD6 :1;
[; ;pic18f4331.h: 2112: unsigned LD7 :1;
[; ;pic18f4331.h: 2113: };
[; ;pic18f4331.h: 2114: } LATDbits_t;
[; ;pic18f4331.h: 2115: extern volatile LATDbits_t LATDbits __at(0xF8C);
[; ;pic18f4331.h: 2200: extern volatile unsigned char LATE __at(0xF8D);
"2202
[; ;pic18f4331.h: 2202: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4331.h: 2205: typedef union {
[; ;pic18f4331.h: 2206: struct {
[; ;pic18f4331.h: 2207: unsigned LATE0 :1;
[; ;pic18f4331.h: 2208: unsigned LATE1 :1;
[; ;pic18f4331.h: 2209: unsigned LATE2 :1;
[; ;pic18f4331.h: 2210: };
[; ;pic18f4331.h: 2211: struct {
[; ;pic18f4331.h: 2212: unsigned LE0 :1;
[; ;pic18f4331.h: 2213: unsigned LE1 :1;
[; ;pic18f4331.h: 2214: unsigned LE2 :1;
[; ;pic18f4331.h: 2215: };
[; ;pic18f4331.h: 2216: } LATEbits_t;
[; ;pic18f4331.h: 2217: extern volatile LATEbits_t LATEbits __at(0xF8D);
[; ;pic18f4331.h: 2252: extern volatile unsigned short PR5 __at(0xF90);
"2254
[; ;pic18f4331.h: 2254: asm("PR5 equ 0F90h");
[; <" PR5 equ 0F90h ;# ">
[; ;pic18f4331.h: 2259: extern volatile unsigned char PR5L __at(0xF90);
"2261
[; ;pic18f4331.h: 2261: asm("PR5L equ 0F90h");
[; <" PR5L equ 0F90h ;# ">
[; ;pic18f4331.h: 2266: extern volatile unsigned char PR5H __at(0xF91);
"2268
[; ;pic18f4331.h: 2268: asm("PR5H equ 0F91h");
[; <" PR5H equ 0F91h ;# ">
[; ;pic18f4331.h: 2273: extern volatile unsigned char TRISA __at(0xF92);
"2275
[; ;pic18f4331.h: 2275: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4331.h: 2278: extern volatile unsigned char DDRA __at(0xF92);
"2280
[; ;pic18f4331.h: 2280: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4331.h: 2283: typedef union {
[; ;pic18f4331.h: 2284: struct {
[; ;pic18f4331.h: 2285: unsigned TRISA0 :1;
[; ;pic18f4331.h: 2286: unsigned TRISA1 :1;
[; ;pic18f4331.h: 2287: unsigned TRISA2 :1;
[; ;pic18f4331.h: 2288: unsigned TRISA3 :1;
[; ;pic18f4331.h: 2289: unsigned TRISA4 :1;
[; ;pic18f4331.h: 2290: unsigned TRISA5 :1;
[; ;pic18f4331.h: 2291: unsigned TRISA6 :1;
[; ;pic18f4331.h: 2292: unsigned TRISA7 :1;
[; ;pic18f4331.h: 2293: };
[; ;pic18f4331.h: 2294: struct {
[; ;pic18f4331.h: 2295: unsigned RA0 :1;
[; ;pic18f4331.h: 2296: unsigned RA1 :1;
[; ;pic18f4331.h: 2297: unsigned RA2 :1;
[; ;pic18f4331.h: 2298: unsigned RA3 :1;
[; ;pic18f4331.h: 2299: unsigned RA4 :1;
[; ;pic18f4331.h: 2300: unsigned RA5 :1;
[; ;pic18f4331.h: 2301: unsigned RA6 :1;
[; ;pic18f4331.h: 2302: unsigned RA7 :1;
[; ;pic18f4331.h: 2303: };
[; ;pic18f4331.h: 2304: } TRISAbits_t;
[; ;pic18f4331.h: 2305: extern volatile TRISAbits_t TRISAbits __at(0xF92);
[; ;pic18f4331.h: 2388: typedef union {
[; ;pic18f4331.h: 2389: struct {
[; ;pic18f4331.h: 2390: unsigned TRISA0 :1;
[; ;pic18f4331.h: 2391: unsigned TRISA1 :1;
[; ;pic18f4331.h: 2392: unsigned TRISA2 :1;
[; ;pic18f4331.h: 2393: unsigned TRISA3 :1;
[; ;pic18f4331.h: 2394: unsigned TRISA4 :1;
[; ;pic18f4331.h: 2395: unsigned TRISA5 :1;
[; ;pic18f4331.h: 2396: unsigned TRISA6 :1;
[; ;pic18f4331.h: 2397: unsigned TRISA7 :1;
[; ;pic18f4331.h: 2398: };
[; ;pic18f4331.h: 2399: struct {
[; ;pic18f4331.h: 2400: unsigned RA0 :1;
[; ;pic18f4331.h: 2401: unsigned RA1 :1;
[; ;pic18f4331.h: 2402: unsigned RA2 :1;
[; ;pic18f4331.h: 2403: unsigned RA3 :1;
[; ;pic18f4331.h: 2404: unsigned RA4 :1;
[; ;pic18f4331.h: 2405: unsigned RA5 :1;
[; ;pic18f4331.h: 2406: unsigned RA6 :1;
[; ;pic18f4331.h: 2407: unsigned RA7 :1;
[; ;pic18f4331.h: 2408: };
[; ;pic18f4331.h: 2409: } DDRAbits_t;
[; ;pic18f4331.h: 2410: extern volatile DDRAbits_t DDRAbits __at(0xF92);
[; ;pic18f4331.h: 2495: extern volatile unsigned char TRISB __at(0xF93);
"2497
[; ;pic18f4331.h: 2497: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4331.h: 2500: extern volatile unsigned char DDRB __at(0xF93);
"2502
[; ;pic18f4331.h: 2502: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4331.h: 2505: typedef union {
[; ;pic18f4331.h: 2506: struct {
[; ;pic18f4331.h: 2507: unsigned TRISB0 :1;
[; ;pic18f4331.h: 2508: unsigned TRISB1 :1;
[; ;pic18f4331.h: 2509: unsigned TRISB2 :1;
[; ;pic18f4331.h: 2510: unsigned TRISB3 :1;
[; ;pic18f4331.h: 2511: unsigned TRISB4 :1;
[; ;pic18f4331.h: 2512: unsigned TRISB5 :1;
[; ;pic18f4331.h: 2513: unsigned TRISB6 :1;
[; ;pic18f4331.h: 2514: unsigned TRISB7 :1;
[; ;pic18f4331.h: 2515: };
[; ;pic18f4331.h: 2516: struct {
[; ;pic18f4331.h: 2517: unsigned RB0 :1;
[; ;pic18f4331.h: 2518: unsigned RB1 :1;
[; ;pic18f4331.h: 2519: unsigned RB2 :1;
[; ;pic18f4331.h: 2520: unsigned RB3 :1;
[; ;pic18f4331.h: 2521: unsigned RB4 :1;
[; ;pic18f4331.h: 2522: unsigned RB5 :1;
[; ;pic18f4331.h: 2523: unsigned RB6 :1;
[; ;pic18f4331.h: 2524: unsigned RB7 :1;
[; ;pic18f4331.h: 2525: };
[; ;pic18f4331.h: 2526: } TRISBbits_t;
[; ;pic18f4331.h: 2527: extern volatile TRISBbits_t TRISBbits __at(0xF93);
[; ;pic18f4331.h: 2610: typedef union {
[; ;pic18f4331.h: 2611: struct {
[; ;pic18f4331.h: 2612: unsigned TRISB0 :1;
[; ;pic18f4331.h: 2613: unsigned TRISB1 :1;
[; ;pic18f4331.h: 2614: unsigned TRISB2 :1;
[; ;pic18f4331.h: 2615: unsigned TRISB3 :1;
[; ;pic18f4331.h: 2616: unsigned TRISB4 :1;
[; ;pic18f4331.h: 2617: unsigned TRISB5 :1;
[; ;pic18f4331.h: 2618: unsigned TRISB6 :1;
[; ;pic18f4331.h: 2619: unsigned TRISB7 :1;
[; ;pic18f4331.h: 2620: };
[; ;pic18f4331.h: 2621: struct {
[; ;pic18f4331.h: 2622: unsigned RB0 :1;
[; ;pic18f4331.h: 2623: unsigned RB1 :1;
[; ;pic18f4331.h: 2624: unsigned RB2 :1;
[; ;pic18f4331.h: 2625: unsigned RB3 :1;
[; ;pic18f4331.h: 2626: unsigned RB4 :1;
[; ;pic18f4331.h: 2627: unsigned RB5 :1;
[; ;pic18f4331.h: 2628: unsigned RB6 :1;
[; ;pic18f4331.h: 2629: unsigned RB7 :1;
[; ;pic18f4331.h: 2630: };
[; ;pic18f4331.h: 2631: } DDRBbits_t;
[; ;pic18f4331.h: 2632: extern volatile DDRBbits_t DDRBbits __at(0xF93);
[; ;pic18f4331.h: 2717: extern volatile unsigned char TRISC __at(0xF94);
"2719
[; ;pic18f4331.h: 2719: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4331.h: 2722: extern volatile unsigned char DDRC __at(0xF94);
"2724
[; ;pic18f4331.h: 2724: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4331.h: 2727: typedef union {
[; ;pic18f4331.h: 2728: struct {
[; ;pic18f4331.h: 2729: unsigned TRISC0 :1;
[; ;pic18f4331.h: 2730: unsigned TRISC1 :1;
[; ;pic18f4331.h: 2731: unsigned TRISC2 :1;
[; ;pic18f4331.h: 2732: unsigned TRISC3 :1;
[; ;pic18f4331.h: 2733: unsigned TRISC4 :1;
[; ;pic18f4331.h: 2734: unsigned TRISC5 :1;
[; ;pic18f4331.h: 2735: unsigned TRISC6 :1;
[; ;pic18f4331.h: 2736: unsigned TRISC7 :1;
[; ;pic18f4331.h: 2737: };
[; ;pic18f4331.h: 2738: struct {
[; ;pic18f4331.h: 2739: unsigned RC0 :1;
[; ;pic18f4331.h: 2740: unsigned RC1 :1;
[; ;pic18f4331.h: 2741: unsigned RC2 :1;
[; ;pic18f4331.h: 2742: unsigned RC3 :1;
[; ;pic18f4331.h: 2743: unsigned RC4 :1;
[; ;pic18f4331.h: 2744: unsigned RC5 :1;
[; ;pic18f4331.h: 2745: unsigned RC6 :1;
[; ;pic18f4331.h: 2746: unsigned RC7 :1;
[; ;pic18f4331.h: 2747: };
[; ;pic18f4331.h: 2748: } TRISCbits_t;
[; ;pic18f4331.h: 2749: extern volatile TRISCbits_t TRISCbits __at(0xF94);
[; ;pic18f4331.h: 2832: typedef union {
[; ;pic18f4331.h: 2833: struct {
[; ;pic18f4331.h: 2834: unsigned TRISC0 :1;
[; ;pic18f4331.h: 2835: unsigned TRISC1 :1;
[; ;pic18f4331.h: 2836: unsigned TRISC2 :1;
[; ;pic18f4331.h: 2837: unsigned TRISC3 :1;
[; ;pic18f4331.h: 2838: unsigned TRISC4 :1;
[; ;pic18f4331.h: 2839: unsigned TRISC5 :1;
[; ;pic18f4331.h: 2840: unsigned TRISC6 :1;
[; ;pic18f4331.h: 2841: unsigned TRISC7 :1;
[; ;pic18f4331.h: 2842: };
[; ;pic18f4331.h: 2843: struct {
[; ;pic18f4331.h: 2844: unsigned RC0 :1;
[; ;pic18f4331.h: 2845: unsigned RC1 :1;
[; ;pic18f4331.h: 2846: unsigned RC2 :1;
[; ;pic18f4331.h: 2847: unsigned RC3 :1;
[; ;pic18f4331.h: 2848: unsigned RC4 :1;
[; ;pic18f4331.h: 2849: unsigned RC5 :1;
[; ;pic18f4331.h: 2850: unsigned RC6 :1;
[; ;pic18f4331.h: 2851: unsigned RC7 :1;
[; ;pic18f4331.h: 2852: };
[; ;pic18f4331.h: 2853: } DDRCbits_t;
[; ;pic18f4331.h: 2854: extern volatile DDRCbits_t DDRCbits __at(0xF94);
[; ;pic18f4331.h: 2939: extern volatile unsigned char TRISD __at(0xF95);
"2941
[; ;pic18f4331.h: 2941: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4331.h: 2944: extern volatile unsigned char DDRD __at(0xF95);
"2946
[; ;pic18f4331.h: 2946: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4331.h: 2949: typedef union {
[; ;pic18f4331.h: 2950: struct {
[; ;pic18f4331.h: 2951: unsigned TRISD0 :1;
[; ;pic18f4331.h: 2952: unsigned TRISD1 :1;
[; ;pic18f4331.h: 2953: unsigned TRISD2 :1;
[; ;pic18f4331.h: 2954: unsigned TRISD3 :1;
[; ;pic18f4331.h: 2955: unsigned TRISD4 :1;
[; ;pic18f4331.h: 2956: unsigned TRISD5 :1;
[; ;pic18f4331.h: 2957: unsigned TRISD6 :1;
[; ;pic18f4331.h: 2958: unsigned TRISD7 :1;
[; ;pic18f4331.h: 2959: };
[; ;pic18f4331.h: 2960: struct {
[; ;pic18f4331.h: 2961: unsigned RD0 :1;
[; ;pic18f4331.h: 2962: unsigned RD1 :1;
[; ;pic18f4331.h: 2963: unsigned RD2 :1;
[; ;pic18f4331.h: 2964: unsigned RD3 :1;
[; ;pic18f4331.h: 2965: unsigned RD4 :1;
[; ;pic18f4331.h: 2966: unsigned RD5 :1;
[; ;pic18f4331.h: 2967: unsigned RD6 :1;
[; ;pic18f4331.h: 2968: unsigned RD7 :1;
[; ;pic18f4331.h: 2969: };
[; ;pic18f4331.h: 2970: } TRISDbits_t;
[; ;pic18f4331.h: 2971: extern volatile TRISDbits_t TRISDbits __at(0xF95);
[; ;pic18f4331.h: 3054: typedef union {
[; ;pic18f4331.h: 3055: struct {
[; ;pic18f4331.h: 3056: unsigned TRISD0 :1;
[; ;pic18f4331.h: 3057: unsigned TRISD1 :1;
[; ;pic18f4331.h: 3058: unsigned TRISD2 :1;
[; ;pic18f4331.h: 3059: unsigned TRISD3 :1;
[; ;pic18f4331.h: 3060: unsigned TRISD4 :1;
[; ;pic18f4331.h: 3061: unsigned TRISD5 :1;
[; ;pic18f4331.h: 3062: unsigned TRISD6 :1;
[; ;pic18f4331.h: 3063: unsigned TRISD7 :1;
[; ;pic18f4331.h: 3064: };
[; ;pic18f4331.h: 3065: struct {
[; ;pic18f4331.h: 3066: unsigned RD0 :1;
[; ;pic18f4331.h: 3067: unsigned RD1 :1;
[; ;pic18f4331.h: 3068: unsigned RD2 :1;
[; ;pic18f4331.h: 3069: unsigned RD3 :1;
[; ;pic18f4331.h: 3070: unsigned RD4 :1;
[; ;pic18f4331.h: 3071: unsigned RD5 :1;
[; ;pic18f4331.h: 3072: unsigned RD6 :1;
[; ;pic18f4331.h: 3073: unsigned RD7 :1;
[; ;pic18f4331.h: 3074: };
[; ;pic18f4331.h: 3075: } DDRDbits_t;
[; ;pic18f4331.h: 3076: extern volatile DDRDbits_t DDRDbits __at(0xF95);
[; ;pic18f4331.h: 3161: extern volatile unsigned char TRISE __at(0xF96);
"3163
[; ;pic18f4331.h: 3163: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4331.h: 3166: extern volatile unsigned char DDRE __at(0xF96);
"3168
[; ;pic18f4331.h: 3168: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4331.h: 3171: typedef union {
[; ;pic18f4331.h: 3172: struct {
[; ;pic18f4331.h: 3173: unsigned TRISE0 :1;
[; ;pic18f4331.h: 3174: unsigned TRISE1 :1;
[; ;pic18f4331.h: 3175: unsigned TRISE2 :1;
[; ;pic18f4331.h: 3176: };
[; ;pic18f4331.h: 3177: struct {
[; ;pic18f4331.h: 3178: unsigned RE0 :1;
[; ;pic18f4331.h: 3179: unsigned RE1 :1;
[; ;pic18f4331.h: 3180: unsigned RE2 :1;
[; ;pic18f4331.h: 3181: };
[; ;pic18f4331.h: 3182: } TRISEbits_t;
[; ;pic18f4331.h: 3183: extern volatile TRISEbits_t TRISEbits __at(0xF96);
[; ;pic18f4331.h: 3216: typedef union {
[; ;pic18f4331.h: 3217: struct {
[; ;pic18f4331.h: 3218: unsigned TRISE0 :1;
[; ;pic18f4331.h: 3219: unsigned TRISE1 :1;
[; ;pic18f4331.h: 3220: unsigned TRISE2 :1;
[; ;pic18f4331.h: 3221: };
[; ;pic18f4331.h: 3222: struct {
[; ;pic18f4331.h: 3223: unsigned RE0 :1;
[; ;pic18f4331.h: 3224: unsigned RE1 :1;
[; ;pic18f4331.h: 3225: unsigned RE2 :1;
[; ;pic18f4331.h: 3226: };
[; ;pic18f4331.h: 3227: } DDREbits_t;
[; ;pic18f4331.h: 3228: extern volatile DDREbits_t DDREbits __at(0xF96);
[; ;pic18f4331.h: 3263: extern volatile unsigned char ADCHS __at(0xF99);
"3265
[; ;pic18f4331.h: 3265: asm("ADCHS equ 0F99h");
[; <" ADCHS equ 0F99h ;# ">
[; ;pic18f4331.h: 3268: typedef union {
[; ;pic18f4331.h: 3269: struct {
[; ;pic18f4331.h: 3270: unsigned SASEL :2;
[; ;pic18f4331.h: 3271: unsigned SCSEL :2;
[; ;pic18f4331.h: 3272: unsigned SBSEL :2;
[; ;pic18f4331.h: 3273: unsigned SDSEL :2;
[; ;pic18f4331.h: 3274: };
[; ;pic18f4331.h: 3275: struct {
[; ;pic18f4331.h: 3276: unsigned GASEL0 :1;
[; ;pic18f4331.h: 3277: unsigned GASEL1 :1;
[; ;pic18f4331.h: 3278: unsigned GCSEL0 :1;
[; ;pic18f4331.h: 3279: unsigned GCSEL1 :1;
[; ;pic18f4331.h: 3280: unsigned GBSEL0 :1;
[; ;pic18f4331.h: 3281: unsigned GBSEL1 :1;
[; ;pic18f4331.h: 3282: unsigned GDSEL0 :1;
[; ;pic18f4331.h: 3283: unsigned GDSEL1 :1;
[; ;pic18f4331.h: 3284: };
[; ;pic18f4331.h: 3285: struct {
[; ;pic18f4331.h: 3286: unsigned SASEL0 :1;
[; ;pic18f4331.h: 3287: unsigned SASEL1 :1;
[; ;pic18f4331.h: 3288: unsigned SCSEL0 :1;
[; ;pic18f4331.h: 3289: unsigned SCSEL1 :1;
[; ;pic18f4331.h: 3290: unsigned SBSEL0 :1;
[; ;pic18f4331.h: 3291: unsigned SBSEL1 :1;
[; ;pic18f4331.h: 3292: unsigned SDSEL0 :1;
[; ;pic18f4331.h: 3293: unsigned SDSEL1 :1;
[; ;pic18f4331.h: 3294: };
[; ;pic18f4331.h: 3295: } ADCHSbits_t;
[; ;pic18f4331.h: 3296: extern volatile ADCHSbits_t ADCHSbits __at(0xF99);
[; ;pic18f4331.h: 3401: extern volatile unsigned char ADCON3 __at(0xF9A);
"3403
[; ;pic18f4331.h: 3403: asm("ADCON3 equ 0F9Ah");
[; <" ADCON3 equ 0F9Ah ;# ">
[; ;pic18f4331.h: 3406: typedef union {
[; ;pic18f4331.h: 3407: struct {
[; ;pic18f4331.h: 3408: unsigned SSRC :5;
[; ;pic18f4331.h: 3409: unsigned :1;
[; ;pic18f4331.h: 3410: unsigned ADRS :2;
[; ;pic18f4331.h: 3411: };
[; ;pic18f4331.h: 3412: struct {
[; ;pic18f4331.h: 3413: unsigned SSRC0 :1;
[; ;pic18f4331.h: 3414: unsigned SSRC1 :1;
[; ;pic18f4331.h: 3415: unsigned SSRC2 :1;
[; ;pic18f4331.h: 3416: unsigned SSRC3 :1;
[; ;pic18f4331.h: 3417: unsigned SSRC4 :1;
[; ;pic18f4331.h: 3418: unsigned :1;
[; ;pic18f4331.h: 3419: unsigned ADRS0 :1;
[; ;pic18f4331.h: 3420: unsigned ADRS1 :1;
[; ;pic18f4331.h: 3421: };
[; ;pic18f4331.h: 3422: } ADCON3bits_t;
[; ;pic18f4331.h: 3423: extern volatile ADCON3bits_t ADCON3bits __at(0xF9A);
[; ;pic18f4331.h: 3473: extern volatile unsigned char OSCTUNE __at(0xF9B);
"3475
[; ;pic18f4331.h: 3475: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4331.h: 3478: typedef union {
[; ;pic18f4331.h: 3479: struct {
[; ;pic18f4331.h: 3480: unsigned TUN :6;
[; ;pic18f4331.h: 3481: };
[; ;pic18f4331.h: 3482: struct {
[; ;pic18f4331.h: 3483: unsigned TUN0 :1;
[; ;pic18f4331.h: 3484: unsigned TUN1 :1;
[; ;pic18f4331.h: 3485: unsigned TUN2 :1;
[; ;pic18f4331.h: 3486: unsigned TUN3 :1;
[; ;pic18f4331.h: 3487: unsigned TUN4 :1;
[; ;pic18f4331.h: 3488: unsigned TUN5 :1;
[; ;pic18f4331.h: 3489: };
[; ;pic18f4331.h: 3490: } OSCTUNEbits_t;
[; ;pic18f4331.h: 3491: extern volatile OSCTUNEbits_t OSCTUNEbits __at(0xF9B);
[; ;pic18f4331.h: 3531: extern volatile unsigned char PIE1 __at(0xF9D);
"3533
[; ;pic18f4331.h: 3533: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4331.h: 3536: typedef union {
[; ;pic18f4331.h: 3537: struct {
[; ;pic18f4331.h: 3538: unsigned TMR1IE :1;
[; ;pic18f4331.h: 3539: unsigned TMR2IE :1;
[; ;pic18f4331.h: 3540: unsigned CCP1IE :1;
[; ;pic18f4331.h: 3541: unsigned SSPIE :1;
[; ;pic18f4331.h: 3542: unsigned TXIE :1;
[; ;pic18f4331.h: 3543: unsigned RCIE :1;
[; ;pic18f4331.h: 3544: unsigned ADIE :1;
[; ;pic18f4331.h: 3545: };
[; ;pic18f4331.h: 3546: struct {
[; ;pic18f4331.h: 3547: unsigned :4;
[; ;pic18f4331.h: 3548: unsigned TBIE :1;
[; ;pic18f4331.h: 3549: };
[; ;pic18f4331.h: 3550: struct {
[; ;pic18f4331.h: 3551: unsigned :4;
[; ;pic18f4331.h: 3552: unsigned TX1IE :1;
[; ;pic18f4331.h: 3553: unsigned RC1IE :1;
[; ;pic18f4331.h: 3554: };
[; ;pic18f4331.h: 3555: } PIE1bits_t;
[; ;pic18f4331.h: 3556: extern volatile PIE1bits_t PIE1bits __at(0xF9D);
[; ;pic18f4331.h: 3611: extern volatile unsigned char PIR1 __at(0xF9E);
"3613
[; ;pic18f4331.h: 3613: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4331.h: 3616: typedef union {
[; ;pic18f4331.h: 3617: struct {
[; ;pic18f4331.h: 3618: unsigned TMR1IF :1;
[; ;pic18f4331.h: 3619: unsigned TMR2IF :1;
[; ;pic18f4331.h: 3620: unsigned CCP1IF :1;
[; ;pic18f4331.h: 3621: unsigned SSPIF :1;
[; ;pic18f4331.h: 3622: unsigned TXIF :1;
[; ;pic18f4331.h: 3623: unsigned RCIF :1;
[; ;pic18f4331.h: 3624: unsigned ADIF :1;
[; ;pic18f4331.h: 3625: };
[; ;pic18f4331.h: 3626: struct {
[; ;pic18f4331.h: 3627: unsigned :4;
[; ;pic18f4331.h: 3628: unsigned TBIF :1;
[; ;pic18f4331.h: 3629: };
[; ;pic18f4331.h: 3630: struct {
[; ;pic18f4331.h: 3631: unsigned :4;
[; ;pic18f4331.h: 3632: unsigned TX1IF :1;
[; ;pic18f4331.h: 3633: unsigned RC1IF :1;
[; ;pic18f4331.h: 3634: };
[; ;pic18f4331.h: 3635: } PIR1bits_t;
[; ;pic18f4331.h: 3636: extern volatile PIR1bits_t PIR1bits __at(0xF9E);
[; ;pic18f4331.h: 3691: extern volatile unsigned char IPR1 __at(0xF9F);
"3693
[; ;pic18f4331.h: 3693: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4331.h: 3696: typedef union {
[; ;pic18f4331.h: 3697: struct {
[; ;pic18f4331.h: 3698: unsigned TMR1IP :1;
[; ;pic18f4331.h: 3699: unsigned TMR2IP :1;
[; ;pic18f4331.h: 3700: unsigned CCP1IP :1;
[; ;pic18f4331.h: 3701: unsigned SSPIP :1;
[; ;pic18f4331.h: 3702: unsigned TXIP :1;
[; ;pic18f4331.h: 3703: unsigned RCIP :1;
[; ;pic18f4331.h: 3704: unsigned ADIP :1;
[; ;pic18f4331.h: 3705: };
[; ;pic18f4331.h: 3706: struct {
[; ;pic18f4331.h: 3707: unsigned :4;
[; ;pic18f4331.h: 3708: unsigned TBIP :1;
[; ;pic18f4331.h: 3709: };
[; ;pic18f4331.h: 3710: struct {
[; ;pic18f4331.h: 3711: unsigned :4;
[; ;pic18f4331.h: 3712: unsigned TX1IP :1;
[; ;pic18f4331.h: 3713: unsigned RC1IP :1;
[; ;pic18f4331.h: 3714: };
[; ;pic18f4331.h: 3715: } IPR1bits_t;
[; ;pic18f4331.h: 3716: extern volatile IPR1bits_t IPR1bits __at(0xF9F);
[; ;pic18f4331.h: 3771: extern volatile unsigned char PIE2 __at(0xFA0);
"3773
[; ;pic18f4331.h: 3773: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4331.h: 3776: typedef union {
[; ;pic18f4331.h: 3777: struct {
[; ;pic18f4331.h: 3778: unsigned CCP2IE :1;
[; ;pic18f4331.h: 3779: unsigned :1;
[; ;pic18f4331.h: 3780: unsigned LVDIE :1;
[; ;pic18f4331.h: 3781: unsigned :1;
[; ;pic18f4331.h: 3782: unsigned EEIE :1;
[; ;pic18f4331.h: 3783: unsigned :2;
[; ;pic18f4331.h: 3784: unsigned OSFIE :1;
[; ;pic18f4331.h: 3785: };
[; ;pic18f4331.h: 3786: } PIE2bits_t;
[; ;pic18f4331.h: 3787: extern volatile PIE2bits_t PIE2bits __at(0xFA0);
[; ;pic18f4331.h: 3812: extern volatile unsigned char PIR2 __at(0xFA1);
"3814
[; ;pic18f4331.h: 3814: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4331.h: 3817: typedef union {
[; ;pic18f4331.h: 3818: struct {
[; ;pic18f4331.h: 3819: unsigned CCP2IF :1;
[; ;pic18f4331.h: 3820: unsigned :1;
[; ;pic18f4331.h: 3821: unsigned LVDIF :1;
[; ;pic18f4331.h: 3822: unsigned :1;
[; ;pic18f4331.h: 3823: unsigned EEIF :1;
[; ;pic18f4331.h: 3824: unsigned :2;
[; ;pic18f4331.h: 3825: unsigned OSFIF :1;
[; ;pic18f4331.h: 3826: };
[; ;pic18f4331.h: 3827: } PIR2bits_t;
[; ;pic18f4331.h: 3828: extern volatile PIR2bits_t PIR2bits __at(0xFA1);
[; ;pic18f4331.h: 3853: extern volatile unsigned char IPR2 __at(0xFA2);
"3855
[; ;pic18f4331.h: 3855: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4331.h: 3858: typedef union {
[; ;pic18f4331.h: 3859: struct {
[; ;pic18f4331.h: 3860: unsigned CCP2IP :1;
[; ;pic18f4331.h: 3861: unsigned :1;
[; ;pic18f4331.h: 3862: unsigned LVDIP :1;
[; ;pic18f4331.h: 3863: unsigned :1;
[; ;pic18f4331.h: 3864: unsigned EEIP :1;
[; ;pic18f4331.h: 3865: unsigned :2;
[; ;pic18f4331.h: 3866: unsigned OSFIP :1;
[; ;pic18f4331.h: 3867: };
[; ;pic18f4331.h: 3868: } IPR2bits_t;
[; ;pic18f4331.h: 3869: extern volatile IPR2bits_t IPR2bits __at(0xFA2);
[; ;pic18f4331.h: 3894: extern volatile unsigned char PIE3 __at(0xFA3);
"3896
[; ;pic18f4331.h: 3896: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f4331.h: 3899: typedef union {
[; ;pic18f4331.h: 3900: struct {
[; ;pic18f4331.h: 3901: unsigned TMR5IE :1;
[; ;pic18f4331.h: 3902: unsigned IC1IE :1;
[; ;pic18f4331.h: 3903: unsigned IC2QEIE :1;
[; ;pic18f4331.h: 3904: unsigned IC3DRIE :1;
[; ;pic18f4331.h: 3905: unsigned PTIE :1;
[; ;pic18f4331.h: 3906: };
[; ;pic18f4331.h: 3907: struct {
[; ;pic18f4331.h: 3908: unsigned RXB0IE :1;
[; ;pic18f4331.h: 3909: unsigned RXB1IE :1;
[; ;pic18f4331.h: 3910: unsigned TXB0IE :1;
[; ;pic18f4331.h: 3911: unsigned TXB1IE :1;
[; ;pic18f4331.h: 3912: unsigned TXB2IE :1;
[; ;pic18f4331.h: 3913: };
[; ;pic18f4331.h: 3914: struct {
[; ;pic18f4331.h: 3915: unsigned :1;
[; ;pic18f4331.h: 3916: unsigned RXBNIE :1;
[; ;pic18f4331.h: 3917: unsigned :2;
[; ;pic18f4331.h: 3918: unsigned TXBNIE :1;
[; ;pic18f4331.h: 3919: };
[; ;pic18f4331.h: 3920: } PIE3bits_t;
[; ;pic18f4331.h: 3921: extern volatile PIE3bits_t PIE3bits __at(0xFA3);
[; ;pic18f4331.h: 3986: extern volatile unsigned char PIR3 __at(0xFA4);
"3988
[; ;pic18f4331.h: 3988: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f4331.h: 3991: typedef union {
[; ;pic18f4331.h: 3992: struct {
[; ;pic18f4331.h: 3993: unsigned TMR5IF :1;
[; ;pic18f4331.h: 3994: unsigned IC1IF :1;
[; ;pic18f4331.h: 3995: unsigned IC2QEIF :1;
[; ;pic18f4331.h: 3996: unsigned IC3DRIF :1;
[; ;pic18f4331.h: 3997: unsigned PTIF :1;
[; ;pic18f4331.h: 3998: };
[; ;pic18f4331.h: 3999: struct {
[; ;pic18f4331.h: 4000: unsigned :1;
[; ;pic18f4331.h: 4001: unsigned RXBNIF :1;
[; ;pic18f4331.h: 4002: unsigned :2;
[; ;pic18f4331.h: 4003: unsigned TXBNIF :1;
[; ;pic18f4331.h: 4004: };
[; ;pic18f4331.h: 4005: } PIR3bits_t;
[; ;pic18f4331.h: 4006: extern volatile PIR3bits_t PIR3bits __at(0xFA4);
[; ;pic18f4331.h: 4046: extern volatile unsigned char IPR3 __at(0xFA5);
"4048
[; ;pic18f4331.h: 4048: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f4331.h: 4051: typedef union {
[; ;pic18f4331.h: 4052: struct {
[; ;pic18f4331.h: 4053: unsigned TMR5IP :1;
[; ;pic18f4331.h: 4054: unsigned IC1IP :1;
[; ;pic18f4331.h: 4055: unsigned IC2QEIP :1;
[; ;pic18f4331.h: 4056: unsigned IC3DRIP :1;
[; ;pic18f4331.h: 4057: unsigned PTIP :1;
[; ;pic18f4331.h: 4058: };
[; ;pic18f4331.h: 4059: struct {
[; ;pic18f4331.h: 4060: unsigned :1;
[; ;pic18f4331.h: 4061: unsigned RXBNIP :1;
[; ;pic18f4331.h: 4062: unsigned :2;
[; ;pic18f4331.h: 4063: unsigned TXBNIP :1;
[; ;pic18f4331.h: 4064: };
[; ;pic18f4331.h: 4065: } IPR3bits_t;
[; ;pic18f4331.h: 4066: extern volatile IPR3bits_t IPR3bits __at(0xFA5);
[; ;pic18f4331.h: 4106: extern volatile unsigned char EECON1 __at(0xFA6);
"4108
[; ;pic18f4331.h: 4108: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4331.h: 4111: typedef union {
[; ;pic18f4331.h: 4112: struct {
[; ;pic18f4331.h: 4113: unsigned RD :1;
[; ;pic18f4331.h: 4114: unsigned WR :1;
[; ;pic18f4331.h: 4115: unsigned WREN :1;
[; ;pic18f4331.h: 4116: unsigned WRERR :1;
[; ;pic18f4331.h: 4117: unsigned FREE :1;
[; ;pic18f4331.h: 4118: unsigned :1;
[; ;pic18f4331.h: 4119: unsigned CFGS :1;
[; ;pic18f4331.h: 4120: unsigned EEPGD :1;
[; ;pic18f4331.h: 4121: };
[; ;pic18f4331.h: 4122: struct {
[; ;pic18f4331.h: 4123: unsigned :6;
[; ;pic18f4331.h: 4124: unsigned EEFS :1;
[; ;pic18f4331.h: 4125: };
[; ;pic18f4331.h: 4126: } EECON1bits_t;
[; ;pic18f4331.h: 4127: extern volatile EECON1bits_t EECON1bits __at(0xFA6);
[; ;pic18f4331.h: 4172: extern volatile unsigned char EECON2 __at(0xFA7);
"4174
[; ;pic18f4331.h: 4174: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4331.h: 4179: extern volatile unsigned char EEDATA __at(0xFA8);
"4181
[; ;pic18f4331.h: 4181: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4331.h: 4186: extern volatile unsigned char EEADR __at(0xFA9);
"4188
[; ;pic18f4331.h: 4188: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4331.h: 4193: extern volatile unsigned char BAUDCON __at(0xFAA);
"4195
[; ;pic18f4331.h: 4195: asm("BAUDCON equ 0FAAh");
[; <" BAUDCON equ 0FAAh ;# ">
[; ;pic18f4331.h: 4198: extern volatile unsigned char BAUDCTL __at(0xFAA);
"4200
[; ;pic18f4331.h: 4200: asm("BAUDCTL equ 0FAAh");
[; <" BAUDCTL equ 0FAAh ;# ">
[; ;pic18f4331.h: 4203: typedef union {
[; ;pic18f4331.h: 4204: struct {
[; ;pic18f4331.h: 4205: unsigned ABDEN :1;
[; ;pic18f4331.h: 4206: unsigned WUE :1;
[; ;pic18f4331.h: 4207: unsigned :1;
[; ;pic18f4331.h: 4208: unsigned BRG16 :1;
[; ;pic18f4331.h: 4209: unsigned TXCKP :1;
[; ;pic18f4331.h: 4210: unsigned RXDTP :1;
[; ;pic18f4331.h: 4211: unsigned RCIDL :1;
[; ;pic18f4331.h: 4212: unsigned ABDOVF :1;
[; ;pic18f4331.h: 4213: };
[; ;pic18f4331.h: 4214: struct {
[; ;pic18f4331.h: 4215: unsigned :4;
[; ;pic18f4331.h: 4216: unsigned SCKP :1;
[; ;pic18f4331.h: 4217: unsigned :1;
[; ;pic18f4331.h: 4218: unsigned RCMT :1;
[; ;pic18f4331.h: 4219: };
[; ;pic18f4331.h: 4220: struct {
[; ;pic18f4331.h: 4221: unsigned :5;
[; ;pic18f4331.h: 4222: unsigned RXCKP :1;
[; ;pic18f4331.h: 4223: };
[; ;pic18f4331.h: 4224: struct {
[; ;pic18f4331.h: 4225: unsigned :1;
[; ;pic18f4331.h: 4226: unsigned W4E :1;
[; ;pic18f4331.h: 4227: };
[; ;pic18f4331.h: 4228: } BAUDCONbits_t;
[; ;pic18f4331.h: 4229: extern volatile BAUDCONbits_t BAUDCONbits __at(0xFAA);
[; ;pic18f4331.h: 4287: typedef union {
[; ;pic18f4331.h: 4288: struct {
[; ;pic18f4331.h: 4289: unsigned ABDEN :1;
[; ;pic18f4331.h: 4290: unsigned WUE :1;
[; ;pic18f4331.h: 4291: unsigned :1;
[; ;pic18f4331.h: 4292: unsigned BRG16 :1;
[; ;pic18f4331.h: 4293: unsigned TXCKP :1;
[; ;pic18f4331.h: 4294: unsigned RXDTP :1;
[; ;pic18f4331.h: 4295: unsigned RCIDL :1;
[; ;pic18f4331.h: 4296: unsigned ABDOVF :1;
[; ;pic18f4331.h: 4297: };
[; ;pic18f4331.h: 4298: struct {
[; ;pic18f4331.h: 4299: unsigned :4;
[; ;pic18f4331.h: 4300: unsigned SCKP :1;
[; ;pic18f4331.h: 4301: unsigned :1;
[; ;pic18f4331.h: 4302: unsigned RCMT :1;
[; ;pic18f4331.h: 4303: };
[; ;pic18f4331.h: 4304: struct {
[; ;pic18f4331.h: 4305: unsigned :5;
[; ;pic18f4331.h: 4306: unsigned RXCKP :1;
[; ;pic18f4331.h: 4307: };
[; ;pic18f4331.h: 4308: struct {
[; ;pic18f4331.h: 4309: unsigned :1;
[; ;pic18f4331.h: 4310: unsigned W4E :1;
[; ;pic18f4331.h: 4311: };
[; ;pic18f4331.h: 4312: } BAUDCTLbits_t;
[; ;pic18f4331.h: 4313: extern volatile BAUDCTLbits_t BAUDCTLbits __at(0xFAA);
[; ;pic18f4331.h: 4373: extern volatile unsigned char RCSTA __at(0xFAB);
"4375
[; ;pic18f4331.h: 4375: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4331.h: 4378: extern volatile unsigned char RCSTA1 __at(0xFAB);
"4380
[; ;pic18f4331.h: 4380: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4331.h: 4383: typedef union {
[; ;pic18f4331.h: 4384: struct {
[; ;pic18f4331.h: 4385: unsigned RX9D :1;
[; ;pic18f4331.h: 4386: unsigned OERR :1;
[; ;pic18f4331.h: 4387: unsigned FERR :1;
[; ;pic18f4331.h: 4388: unsigned ADDEN :1;
[; ;pic18f4331.h: 4389: unsigned CREN :1;
[; ;pic18f4331.h: 4390: unsigned SREN :1;
[; ;pic18f4331.h: 4391: unsigned RX9 :1;
[; ;pic18f4331.h: 4392: unsigned SPEN :1;
[; ;pic18f4331.h: 4393: };
[; ;pic18f4331.h: 4394: struct {
[; ;pic18f4331.h: 4395: unsigned :3;
[; ;pic18f4331.h: 4396: unsigned ADEN :1;
[; ;pic18f4331.h: 4397: };
[; ;pic18f4331.h: 4398: struct {
[; ;pic18f4331.h: 4399: unsigned :5;
[; ;pic18f4331.h: 4400: unsigned SRENA :1;
[; ;pic18f4331.h: 4401: };
[; ;pic18f4331.h: 4402: struct {
[; ;pic18f4331.h: 4403: unsigned :6;
[; ;pic18f4331.h: 4404: unsigned RC8_9 :1;
[; ;pic18f4331.h: 4405: };
[; ;pic18f4331.h: 4406: struct {
[; ;pic18f4331.h: 4407: unsigned :6;
[; ;pic18f4331.h: 4408: unsigned RC9 :1;
[; ;pic18f4331.h: 4409: };
[; ;pic18f4331.h: 4410: struct {
[; ;pic18f4331.h: 4411: unsigned RCD8 :1;
[; ;pic18f4331.h: 4412: };
[; ;pic18f4331.h: 4413: } RCSTAbits_t;
[; ;pic18f4331.h: 4414: extern volatile RCSTAbits_t RCSTAbits __at(0xFAB);
[; ;pic18f4331.h: 4482: typedef union {
[; ;pic18f4331.h: 4483: struct {
[; ;pic18f4331.h: 4484: unsigned RX9D :1;
[; ;pic18f4331.h: 4485: unsigned OERR :1;
[; ;pic18f4331.h: 4486: unsigned FERR :1;
[; ;pic18f4331.h: 4487: unsigned ADDEN :1;
[; ;pic18f4331.h: 4488: unsigned CREN :1;
[; ;pic18f4331.h: 4489: unsigned SREN :1;
[; ;pic18f4331.h: 4490: unsigned RX9 :1;
[; ;pic18f4331.h: 4491: unsigned SPEN :1;
[; ;pic18f4331.h: 4492: };
[; ;pic18f4331.h: 4493: struct {
[; ;pic18f4331.h: 4494: unsigned :3;
[; ;pic18f4331.h: 4495: unsigned ADEN :1;
[; ;pic18f4331.h: 4496: };
[; ;pic18f4331.h: 4497: struct {
[; ;pic18f4331.h: 4498: unsigned :5;
[; ;pic18f4331.h: 4499: unsigned SRENA :1;
[; ;pic18f4331.h: 4500: };
[; ;pic18f4331.h: 4501: struct {
[; ;pic18f4331.h: 4502: unsigned :6;
[; ;pic18f4331.h: 4503: unsigned RC8_9 :1;
[; ;pic18f4331.h: 4504: };
[; ;pic18f4331.h: 4505: struct {
[; ;pic18f4331.h: 4506: unsigned :6;
[; ;pic18f4331.h: 4507: unsigned RC9 :1;
[; ;pic18f4331.h: 4508: };
[; ;pic18f4331.h: 4509: struct {
[; ;pic18f4331.h: 4510: unsigned RCD8 :1;
[; ;pic18f4331.h: 4511: };
[; ;pic18f4331.h: 4512: } RCSTA1bits_t;
[; ;pic18f4331.h: 4513: extern volatile RCSTA1bits_t RCSTA1bits __at(0xFAB);
[; ;pic18f4331.h: 4583: extern volatile unsigned char TXSTA __at(0xFAC);
"4585
[; ;pic18f4331.h: 4585: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4331.h: 4588: extern volatile unsigned char TXSTA1 __at(0xFAC);
"4590
[; ;pic18f4331.h: 4590: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4331.h: 4593: typedef union {
[; ;pic18f4331.h: 4594: struct {
[; ;pic18f4331.h: 4595: unsigned TX9D :1;
[; ;pic18f4331.h: 4596: unsigned TRMT :1;
[; ;pic18f4331.h: 4597: unsigned BRGH :1;
[; ;pic18f4331.h: 4598: unsigned SENDB :1;
[; ;pic18f4331.h: 4599: unsigned SYNC :1;
[; ;pic18f4331.h: 4600: unsigned TXEN :1;
[; ;pic18f4331.h: 4601: unsigned TX9 :1;
[; ;pic18f4331.h: 4602: unsigned CSRC :1;
[; ;pic18f4331.h: 4603: };
[; ;pic18f4331.h: 4604: struct {
[; ;pic18f4331.h: 4605: unsigned TX9D1 :1;
[; ;pic18f4331.h: 4606: unsigned TRMT1 :1;
[; ;pic18f4331.h: 4607: unsigned BRGH1 :1;
[; ;pic18f4331.h: 4608: unsigned SENDB1 :1;
[; ;pic18f4331.h: 4609: unsigned SYNC1 :1;
[; ;pic18f4331.h: 4610: unsigned TXEN1 :1;
[; ;pic18f4331.h: 4611: unsigned TX91 :1;
[; ;pic18f4331.h: 4612: unsigned CSRC1 :1;
[; ;pic18f4331.h: 4613: };
[; ;pic18f4331.h: 4614: struct {
[; ;pic18f4331.h: 4615: unsigned :6;
[; ;pic18f4331.h: 4616: unsigned TX8_9 :1;
[; ;pic18f4331.h: 4617: };
[; ;pic18f4331.h: 4618: struct {
[; ;pic18f4331.h: 4619: unsigned TXD8 :1;
[; ;pic18f4331.h: 4620: };
[; ;pic18f4331.h: 4621: } TXSTAbits_t;
[; ;pic18f4331.h: 4622: extern volatile TXSTAbits_t TXSTAbits __at(0xFAC);
[; ;pic18f4331.h: 4715: typedef union {
[; ;pic18f4331.h: 4716: struct {
[; ;pic18f4331.h: 4717: unsigned TX9D :1;
[; ;pic18f4331.h: 4718: unsigned TRMT :1;
[; ;pic18f4331.h: 4719: unsigned BRGH :1;
[; ;pic18f4331.h: 4720: unsigned SENDB :1;
[; ;pic18f4331.h: 4721: unsigned SYNC :1;
[; ;pic18f4331.h: 4722: unsigned TXEN :1;
[; ;pic18f4331.h: 4723: unsigned TX9 :1;
[; ;pic18f4331.h: 4724: unsigned CSRC :1;
[; ;pic18f4331.h: 4725: };
[; ;pic18f4331.h: 4726: struct {
[; ;pic18f4331.h: 4727: unsigned TX9D1 :1;
[; ;pic18f4331.h: 4728: unsigned TRMT1 :1;
[; ;pic18f4331.h: 4729: unsigned BRGH1 :1;
[; ;pic18f4331.h: 4730: unsigned SENDB1 :1;
[; ;pic18f4331.h: 4731: unsigned SYNC1 :1;
[; ;pic18f4331.h: 4732: unsigned TXEN1 :1;
[; ;pic18f4331.h: 4733: unsigned TX91 :1;
[; ;pic18f4331.h: 4734: unsigned CSRC1 :1;
[; ;pic18f4331.h: 4735: };
[; ;pic18f4331.h: 4736: struct {
[; ;pic18f4331.h: 4737: unsigned :6;
[; ;pic18f4331.h: 4738: unsigned TX8_9 :1;
[; ;pic18f4331.h: 4739: };
[; ;pic18f4331.h: 4740: struct {
[; ;pic18f4331.h: 4741: unsigned TXD8 :1;
[; ;pic18f4331.h: 4742: };
[; ;pic18f4331.h: 4743: } TXSTA1bits_t;
[; ;pic18f4331.h: 4744: extern volatile TXSTA1bits_t TXSTA1bits __at(0xFAC);
[; ;pic18f4331.h: 4839: extern volatile unsigned char TXREG __at(0xFAD);
"4841
[; ;pic18f4331.h: 4841: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4331.h: 4844: extern volatile unsigned char TXREG1 __at(0xFAD);
"4846
[; ;pic18f4331.h: 4846: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4331.h: 4851: extern volatile unsigned char RCREG __at(0xFAE);
"4853
[; ;pic18f4331.h: 4853: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4331.h: 4856: extern volatile unsigned char RCREG1 __at(0xFAE);
"4858
[; ;pic18f4331.h: 4858: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4331.h: 4863: extern volatile unsigned char SPBRG __at(0xFAF);
"4865
[; ;pic18f4331.h: 4865: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4331.h: 4868: extern volatile unsigned char SPBRG1 __at(0xFAF);
"4870
[; ;pic18f4331.h: 4870: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4331.h: 4875: extern volatile unsigned char SPBRGH __at(0xFB0);
"4877
[; ;pic18f4331.h: 4877: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4331.h: 4882: extern volatile unsigned char QEICON __at(0xFB6);
"4884
[; ;pic18f4331.h: 4884: asm("QEICON equ 0FB6h");
[; <" QEICON equ 0FB6h ;# ">
[; ;pic18f4331.h: 4887: typedef union {
[; ;pic18f4331.h: 4888: struct {
[; ;pic18f4331.h: 4889: unsigned :5;
[; ;pic18f4331.h: 4890: unsigned UP_NOT_DOWN :1;
[; ;pic18f4331.h: 4891: };
[; ;pic18f4331.h: 4892: struct {
[; ;pic18f4331.h: 4893: unsigned :7;
[; ;pic18f4331.h: 4894: unsigned NOT_VELM :1;
[; ;pic18f4331.h: 4895: };
[; ;pic18f4331.h: 4896: struct {
[; ;pic18f4331.h: 4897: unsigned PDEC :2;
[; ;pic18f4331.h: 4898: unsigned QEIM :3;
[; ;pic18f4331.h: 4899: unsigned UP_nDOWN :1;
[; ;pic18f4331.h: 4900: unsigned ERROR :1;
[; ;pic18f4331.h: 4901: unsigned nVELM :1;
[; ;pic18f4331.h: 4902: };
[; ;pic18f4331.h: 4903: struct {
[; ;pic18f4331.h: 4904: unsigned PDEC0 :1;
[; ;pic18f4331.h: 4905: unsigned PDEC1 :1;
[; ;pic18f4331.h: 4906: unsigned QEIM0 :1;
[; ;pic18f4331.h: 4907: unsigned QEIM1 :1;
[; ;pic18f4331.h: 4908: unsigned QEIM2 :1;
[; ;pic18f4331.h: 4909: unsigned UP_DOWN :1;
[; ;pic18f4331.h: 4910: unsigned :1;
[; ;pic18f4331.h: 4911: unsigned VELM :1;
[; ;pic18f4331.h: 4912: };
[; ;pic18f4331.h: 4913: struct {
[; ;pic18f4331.h: 4914: unsigned :5;
[; ;pic18f4331.h: 4915: unsigned UP :1;
[; ;pic18f4331.h: 4916: };
[; ;pic18f4331.h: 4917: struct {
[; ;pic18f4331.h: 4918: unsigned :5;
[; ;pic18f4331.h: 4919: unsigned DOWN :1;
[; ;pic18f4331.h: 4920: };
[; ;pic18f4331.h: 4921: struct {
[; ;pic18f4331.h: 4922: unsigned :5;
[; ;pic18f4331.h: 4923: unsigned NOT_DOWN :1;
[; ;pic18f4331.h: 4924: };
[; ;pic18f4331.h: 4925: struct {
[; ;pic18f4331.h: 4926: unsigned :5;
[; ;pic18f4331.h: 4927: unsigned nDOWN :1;
[; ;pic18f4331.h: 4928: };
[; ;pic18f4331.h: 4929: struct {
[; ;pic18f4331.h: 4930: unsigned :5;
[; ;pic18f4331.h: 4931: unsigned UPDOWN :1;
[; ;pic18f4331.h: 4932: };
[; ;pic18f4331.h: 4933: } QEICONbits_t;
[; ;pic18f4331.h: 4934: extern volatile QEICONbits_t QEICONbits __at(0xFB6);
[; ;pic18f4331.h: 5034: extern volatile unsigned char T5CON __at(0xFB7);
"5036
[; ;pic18f4331.h: 5036: asm("T5CON equ 0FB7h");
[; <" T5CON equ 0FB7h ;# ">
[; ;pic18f4331.h: 5039: typedef union {
[; ;pic18f4331.h: 5040: struct {
[; ;pic18f4331.h: 5041: unsigned :2;
[; ;pic18f4331.h: 5042: unsigned NOT_T5SYNC :1;
[; ;pic18f4331.h: 5043: };
[; ;pic18f4331.h: 5044: struct {
[; ;pic18f4331.h: 5045: unsigned :6;
[; ;pic18f4331.h: 5046: unsigned NOT_RESEN :1;
[; ;pic18f4331.h: 5047: };
[; ;pic18f4331.h: 5048: struct {
[; ;pic18f4331.h: 5049: unsigned TMR5ON :1;
[; ;pic18f4331.h: 5050: unsigned TMR5CS :1;
[; ;pic18f4331.h: 5051: unsigned nT5SYNC :1;
[; ;pic18f4331.h: 5052: unsigned T5PS :2;
[; ;pic18f4331.h: 5053: unsigned T5MOD :1;
[; ;pic18f4331.h: 5054: unsigned nRESEN :1;
[; ;pic18f4331.h: 5055: unsigned T5SEN :1;
[; ;pic18f4331.h: 5056: };
[; ;pic18f4331.h: 5057: struct {
[; ;pic18f4331.h: 5058: unsigned :2;
[; ;pic18f4331.h: 5059: unsigned T5SYNC :1;
[; ;pic18f4331.h: 5060: unsigned T5PS0 :1;
[; ;pic18f4331.h: 5061: unsigned T5PS1 :1;
[; ;pic18f4331.h: 5062: unsigned :1;
[; ;pic18f4331.h: 5063: unsigned RESEN :1;
[; ;pic18f4331.h: 5064: };
[; ;pic18f4331.h: 5065: struct {
[; ;pic18f4331.h: 5066: unsigned :1;
[; ;pic18f4331.h: 5067: unsigned RD165 :1;
[; ;pic18f4331.h: 5068: unsigned :1;
[; ;pic18f4331.h: 5069: unsigned SOSCEN5 :1;
[; ;pic18f4331.h: 5070: };
[; ;pic18f4331.h: 5071: } T5CONbits_t;
[; ;pic18f4331.h: 5072: extern volatile T5CONbits_t T5CONbits __at(0xFB7);
[; ;pic18f4331.h: 5152: extern volatile unsigned char ANSEL0 __at(0xFB8);
"5154
[; ;pic18f4331.h: 5154: asm("ANSEL0 equ 0FB8h");
[; <" ANSEL0 equ 0FB8h ;# ">
[; ;pic18f4331.h: 5157: typedef union {
[; ;pic18f4331.h: 5158: struct {
[; ;pic18f4331.h: 5159: unsigned ANS0 :1;
[; ;pic18f4331.h: 5160: unsigned ANS1 :1;
[; ;pic18f4331.h: 5161: unsigned ANS2 :1;
[; ;pic18f4331.h: 5162: unsigned ANS3 :1;
[; ;pic18f4331.h: 5163: unsigned ANS4 :1;
[; ;pic18f4331.h: 5164: unsigned ANS5 :1;
[; ;pic18f4331.h: 5165: unsigned ANS6 :1;
[; ;pic18f4331.h: 5166: unsigned ANS7 :1;
[; ;pic18f4331.h: 5167: };
[; ;pic18f4331.h: 5168: } ANSEL0bits_t;
[; ;pic18f4331.h: 5169: extern volatile ANSEL0bits_t ANSEL0bits __at(0xFB8);
[; ;pic18f4331.h: 5214: extern volatile unsigned char ANSEL1 __at(0xFB9);
"5216
[; ;pic18f4331.h: 5216: asm("ANSEL1 equ 0FB9h");
[; <" ANSEL1 equ 0FB9h ;# ">
[; ;pic18f4331.h: 5219: typedef union {
[; ;pic18f4331.h: 5220: struct {
[; ;pic18f4331.h: 5221: unsigned ANS8 :1;
[; ;pic18f4331.h: 5222: };
[; ;pic18f4331.h: 5223: } ANSEL1bits_t;
[; ;pic18f4331.h: 5224: extern volatile ANSEL1bits_t ANSEL1bits __at(0xFB9);
[; ;pic18f4331.h: 5234: extern volatile unsigned char CCP2CON __at(0xFBA);
"5236
[; ;pic18f4331.h: 5236: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4331.h: 5239: typedef union {
[; ;pic18f4331.h: 5240: struct {
[; ;pic18f4331.h: 5241: unsigned CCP2M :4;
[; ;pic18f4331.h: 5242: unsigned DC2B :2;
[; ;pic18f4331.h: 5243: };
[; ;pic18f4331.h: 5244: struct {
[; ;pic18f4331.h: 5245: unsigned CCP2M0 :1;
[; ;pic18f4331.h: 5246: unsigned CCP2M1 :1;
[; ;pic18f4331.h: 5247: unsigned CCP2M2 :1;
[; ;pic18f4331.h: 5248: unsigned CCP2M3 :1;
[; ;pic18f4331.h: 5249: unsigned CCP2Y :1;
[; ;pic18f4331.h: 5250: unsigned CCP2X :1;
[; ;pic18f4331.h: 5251: };
[; ;pic18f4331.h: 5252: struct {
[; ;pic18f4331.h: 5253: unsigned :4;
[; ;pic18f4331.h: 5254: unsigned DC2B0 :1;
[; ;pic18f4331.h: 5255: unsigned DC2B1 :1;
[; ;pic18f4331.h: 5256: };
[; ;pic18f4331.h: 5257: } CCP2CONbits_t;
[; ;pic18f4331.h: 5258: extern volatile CCP2CONbits_t CCP2CONbits __at(0xFBA);
[; ;pic18f4331.h: 5313: extern volatile unsigned short CCPR2 __at(0xFBB);
"5315
[; ;pic18f4331.h: 5315: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4331.h: 5320: extern volatile unsigned char CCPR2L __at(0xFBB);
"5322
[; ;pic18f4331.h: 5322: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4331.h: 5327: extern volatile unsigned char CCPR2H __at(0xFBC);
"5329
[; ;pic18f4331.h: 5329: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4331.h: 5334: extern volatile unsigned char CCP1CON __at(0xFBD);
"5336
[; ;pic18f4331.h: 5336: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4331.h: 5339: typedef union {
[; ;pic18f4331.h: 5340: struct {
[; ;pic18f4331.h: 5341: unsigned CCP1M :4;
[; ;pic18f4331.h: 5342: unsigned DC1B :2;
[; ;pic18f4331.h: 5343: };
[; ;pic18f4331.h: 5344: struct {
[; ;pic18f4331.h: 5345: unsigned CCP1M0 :1;
[; ;pic18f4331.h: 5346: unsigned CCP1M1 :1;
[; ;pic18f4331.h: 5347: unsigned CCP1M2 :1;
[; ;pic18f4331.h: 5348: unsigned CCP1M3 :1;
[; ;pic18f4331.h: 5349: unsigned CCP1Y :1;
[; ;pic18f4331.h: 5350: unsigned CCP1X :1;
[; ;pic18f4331.h: 5351: };
[; ;pic18f4331.h: 5352: struct {
[; ;pic18f4331.h: 5353: unsigned :4;
[; ;pic18f4331.h: 5354: unsigned DC1B0 :1;
[; ;pic18f4331.h: 5355: unsigned DC1B1 :1;
[; ;pic18f4331.h: 5356: };
[; ;pic18f4331.h: 5357: } CCP1CONbits_t;
[; ;pic18f4331.h: 5358: extern volatile CCP1CONbits_t CCP1CONbits __at(0xFBD);
[; ;pic18f4331.h: 5413: extern volatile unsigned short CCPR1 __at(0xFBE);
"5415
[; ;pic18f4331.h: 5415: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4331.h: 5420: extern volatile unsigned char CCPR1L __at(0xFBE);
"5422
[; ;pic18f4331.h: 5422: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4331.h: 5427: extern volatile unsigned char CCPR1H __at(0xFBF);
"5429
[; ;pic18f4331.h: 5429: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4331.h: 5434: extern volatile unsigned char ADCON2 __at(0xFC0);
"5436
[; ;pic18f4331.h: 5436: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4331.h: 5439: typedef union {
[; ;pic18f4331.h: 5440: struct {
[; ;pic18f4331.h: 5441: unsigned ADCS :3;
[; ;pic18f4331.h: 5442: unsigned ACQT :4;
[; ;pic18f4331.h: 5443: unsigned ADFM :1;
[; ;pic18f4331.h: 5444: };
[; ;pic18f4331.h: 5445: struct {
[; ;pic18f4331.h: 5446: unsigned ADCS0 :1;
[; ;pic18f4331.h: 5447: unsigned ADCS1 :1;
[; ;pic18f4331.h: 5448: unsigned ADCS2 :1;
[; ;pic18f4331.h: 5449: unsigned ACQT0 :1;
[; ;pic18f4331.h: 5450: unsigned ACQT1 :1;
[; ;pic18f4331.h: 5451: unsigned ACQT2 :1;
[; ;pic18f4331.h: 5452: unsigned ACQT3 :1;
[; ;pic18f4331.h: 5453: };
[; ;pic18f4331.h: 5454: } ADCON2bits_t;
[; ;pic18f4331.h: 5455: extern volatile ADCON2bits_t ADCON2bits __at(0xFC0);
[; ;pic18f4331.h: 5510: extern volatile unsigned char ADCON1 __at(0xFC1);
"5512
[; ;pic18f4331.h: 5512: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4331.h: 5515: typedef union {
[; ;pic18f4331.h: 5516: struct {
[; ;pic18f4331.h: 5517: unsigned ADPNT :2;
[; ;pic18f4331.h: 5518: unsigned BFOVFL :1;
[; ;pic18f4331.h: 5519: unsigned BFEMT :1;
[; ;pic18f4331.h: 5520: unsigned FIFOEN :1;
[; ;pic18f4331.h: 5521: unsigned :1;
[; ;pic18f4331.h: 5522: unsigned VCFG :2;
[; ;pic18f4331.h: 5523: };
[; ;pic18f4331.h: 5524: struct {
[; ;pic18f4331.h: 5525: unsigned ADPNT0 :1;
[; ;pic18f4331.h: 5526: unsigned ADPNT1 :1;
[; ;pic18f4331.h: 5527: unsigned :4;
[; ;pic18f4331.h: 5528: unsigned VCFG0 :1;
[; ;pic18f4331.h: 5529: unsigned VCFG1 :1;
[; ;pic18f4331.h: 5530: };
[; ;pic18f4331.h: 5531: struct {
[; ;pic18f4331.h: 5532: unsigned :2;
[; ;pic18f4331.h: 5533: unsigned FFOVFL :1;
[; ;pic18f4331.h: 5534: };
[; ;pic18f4331.h: 5535: struct {
[; ;pic18f4331.h: 5536: unsigned :3;
[; ;pic18f4331.h: 5537: unsigned CHSN3 :1;
[; ;pic18f4331.h: 5538: unsigned VCFG01 :1;
[; ;pic18f4331.h: 5539: };
[; ;pic18f4331.h: 5540: } ADCON1bits_t;
[; ;pic18f4331.h: 5541: extern volatile ADCON1bits_t ADCON1bits __at(0xFC1);
[; ;pic18f4331.h: 5606: extern volatile unsigned char ADCON0 __at(0xFC2);
"5608
[; ;pic18f4331.h: 5608: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4331.h: 5611: typedef union {
[; ;pic18f4331.h: 5612: struct {
[; ;pic18f4331.h: 5613: unsigned :1;
[; ;pic18f4331.h: 5614: unsigned GO_NOT_DONE :1;
[; ;pic18f4331.h: 5615: };
[; ;pic18f4331.h: 5616: struct {
[; ;pic18f4331.h: 5617: unsigned ADON :1;
[; ;pic18f4331.h: 5618: unsigned GO_nDONE :1;
[; ;pic18f4331.h: 5619: unsigned ACMOD :2;
[; ;pic18f4331.h: 5620: unsigned ACSCH :1;
[; ;pic18f4331.h: 5621: unsigned ACONV :1;
[; ;pic18f4331.h: 5622: };
[; ;pic18f4331.h: 5623: struct {
[; ;pic18f4331.h: 5624: unsigned :1;
[; ;pic18f4331.h: 5625: unsigned GO_DONE :1;
[; ;pic18f4331.h: 5626: unsigned ACMOD0 :1;
[; ;pic18f4331.h: 5627: unsigned ACMOD1 :1;
[; ;pic18f4331.h: 5628: };
[; ;pic18f4331.h: 5629: struct {
[; ;pic18f4331.h: 5630: unsigned :1;
[; ;pic18f4331.h: 5631: unsigned DONE :1;
[; ;pic18f4331.h: 5632: };
[; ;pic18f4331.h: 5633: struct {
[; ;pic18f4331.h: 5634: unsigned :1;
[; ;pic18f4331.h: 5635: unsigned GO :1;
[; ;pic18f4331.h: 5636: };
[; ;pic18f4331.h: 5637: struct {
[; ;pic18f4331.h: 5638: unsigned :1;
[; ;pic18f4331.h: 5639: unsigned NOT_DONE :1;
[; ;pic18f4331.h: 5640: };
[; ;pic18f4331.h: 5641: struct {
[; ;pic18f4331.h: 5642: unsigned :1;
[; ;pic18f4331.h: 5643: unsigned nDONE :1;
[; ;pic18f4331.h: 5644: };
[; ;pic18f4331.h: 5645: struct {
[; ;pic18f4331.h: 5646: unsigned :1;
[; ;pic18f4331.h: 5647: unsigned GODONE :1;
[; ;pic18f4331.h: 5648: };
[; ;pic18f4331.h: 5649: } ADCON0bits_t;
[; ;pic18f4331.h: 5650: extern volatile ADCON0bits_t ADCON0bits __at(0xFC2);
[; ;pic18f4331.h: 5725: extern volatile unsigned short ADRES __at(0xFC3);
"5727
[; ;pic18f4331.h: 5727: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4331.h: 5732: extern volatile unsigned char ADRESL __at(0xFC3);
"5734
[; ;pic18f4331.h: 5734: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4331.h: 5739: extern volatile unsigned char ADRESH __at(0xFC4);
"5741
[; ;pic18f4331.h: 5741: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4331.h: 5746: extern volatile unsigned char SSPCON __at(0xFC6);
"5748
[; ;pic18f4331.h: 5748: asm("SSPCON equ 0FC6h");
[; <" SSPCON equ 0FC6h ;# ">
[; ;pic18f4331.h: 5751: extern volatile unsigned char SSPCON1 __at(0xFC6);
"5753
[; ;pic18f4331.h: 5753: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4331.h: 5756: typedef union {
[; ;pic18f4331.h: 5757: struct {
[; ;pic18f4331.h: 5758: unsigned SSPM :4;
[; ;pic18f4331.h: 5759: unsigned CKP :1;
[; ;pic18f4331.h: 5760: unsigned SSPEN :1;
[; ;pic18f4331.h: 5761: unsigned SSPOV :1;
[; ;pic18f4331.h: 5762: unsigned WCOL :1;
[; ;pic18f4331.h: 5763: };
[; ;pic18f4331.h: 5764: struct {
[; ;pic18f4331.h: 5765: unsigned SSPM0 :1;
[; ;pic18f4331.h: 5766: unsigned SSPM1 :1;
[; ;pic18f4331.h: 5767: unsigned SSPM2 :1;
[; ;pic18f4331.h: 5768: unsigned SSPM3 :1;
[; ;pic18f4331.h: 5769: };
[; ;pic18f4331.h: 5770: } SSPCONbits_t;
[; ;pic18f4331.h: 5771: extern volatile SSPCONbits_t SSPCONbits __at(0xFC6);
[; ;pic18f4331.h: 5819: typedef union {
[; ;pic18f4331.h: 5820: struct {
[; ;pic18f4331.h: 5821: unsigned SSPM :4;
[; ;pic18f4331.h: 5822: unsigned CKP :1;
[; ;pic18f4331.h: 5823: unsigned SSPEN :1;
[; ;pic18f4331.h: 5824: unsigned SSPOV :1;
[; ;pic18f4331.h: 5825: unsigned WCOL :1;
[; ;pic18f4331.h: 5826: };
[; ;pic18f4331.h: 5827: struct {
[; ;pic18f4331.h: 5828: unsigned SSPM0 :1;
[; ;pic18f4331.h: 5829: unsigned SSPM1 :1;
[; ;pic18f4331.h: 5830: unsigned SSPM2 :1;
[; ;pic18f4331.h: 5831: unsigned SSPM3 :1;
[; ;pic18f4331.h: 5832: };
[; ;pic18f4331.h: 5833: } SSPCON1bits_t;
[; ;pic18f4331.h: 5834: extern volatile SSPCON1bits_t SSPCON1bits __at(0xFC6);
[; ;pic18f4331.h: 5884: extern volatile unsigned char SSPSTAT __at(0xFC7);
"5886
[; ;pic18f4331.h: 5886: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4331.h: 5889: typedef union {
[; ;pic18f4331.h: 5890: struct {
[; ;pic18f4331.h: 5891: unsigned :2;
[; ;pic18f4331.h: 5892: unsigned R_NOT_W :1;
[; ;pic18f4331.h: 5893: };
[; ;pic18f4331.h: 5894: struct {
[; ;pic18f4331.h: 5895: unsigned :5;
[; ;pic18f4331.h: 5896: unsigned D_NOT_A :1;
[; ;pic18f4331.h: 5897: };
[; ;pic18f4331.h: 5898: struct {
[; ;pic18f4331.h: 5899: unsigned BF :1;
[; ;pic18f4331.h: 5900: unsigned UA :1;
[; ;pic18f4331.h: 5901: unsigned R_nW :1;
[; ;pic18f4331.h: 5902: unsigned S :1;
[; ;pic18f4331.h: 5903: unsigned P :1;
[; ;pic18f4331.h: 5904: unsigned D_nA :1;
[; ;pic18f4331.h: 5905: unsigned CKE :1;
[; ;pic18f4331.h: 5906: unsigned SMP :1;
[; ;pic18f4331.h: 5907: };
[; ;pic18f4331.h: 5908: struct {
[; ;pic18f4331.h: 5909: unsigned :2;
[; ;pic18f4331.h: 5910: unsigned R_W :1;
[; ;pic18f4331.h: 5911: unsigned :2;
[; ;pic18f4331.h: 5912: unsigned D_A :1;
[; ;pic18f4331.h: 5913: };
[; ;pic18f4331.h: 5914: struct {
[; ;pic18f4331.h: 5915: unsigned :2;
[; ;pic18f4331.h: 5916: unsigned nW :1;
[; ;pic18f4331.h: 5917: unsigned :2;
[; ;pic18f4331.h: 5918: unsigned nA :1;
[; ;pic18f4331.h: 5919: };
[; ;pic18f4331.h: 5920: struct {
[; ;pic18f4331.h: 5921: unsigned :2;
[; ;pic18f4331.h: 5922: unsigned NOT_WRITE :1;
[; ;pic18f4331.h: 5923: };
[; ;pic18f4331.h: 5924: struct {
[; ;pic18f4331.h: 5925: unsigned :5;
[; ;pic18f4331.h: 5926: unsigned NOT_ADDRESS :1;
[; ;pic18f4331.h: 5927: };
[; ;pic18f4331.h: 5928: struct {
[; ;pic18f4331.h: 5929: unsigned :2;
[; ;pic18f4331.h: 5930: unsigned nWRITE :1;
[; ;pic18f4331.h: 5931: unsigned :2;
[; ;pic18f4331.h: 5932: unsigned nADDRESS :1;
[; ;pic18f4331.h: 5933: };
[; ;pic18f4331.h: 5934: struct {
[; ;pic18f4331.h: 5935: unsigned :2;
[; ;pic18f4331.h: 5936: unsigned READ_WRITE :1;
[; ;pic18f4331.h: 5937: unsigned :2;
[; ;pic18f4331.h: 5938: unsigned DATA_ADDRESS :1;
[; ;pic18f4331.h: 5939: };
[; ;pic18f4331.h: 5940: struct {
[; ;pic18f4331.h: 5941: unsigned :2;
[; ;pic18f4331.h: 5942: unsigned R :1;
[; ;pic18f4331.h: 5943: unsigned :2;
[; ;pic18f4331.h: 5944: unsigned D :1;
[; ;pic18f4331.h: 5945: };
[; ;pic18f4331.h: 5946: struct {
[; ;pic18f4331.h: 5947: unsigned :2;
[; ;pic18f4331.h: 5948: unsigned RW :1;
[; ;pic18f4331.h: 5949: unsigned START :1;
[; ;pic18f4331.h: 5950: unsigned STOP :1;
[; ;pic18f4331.h: 5951: unsigned DA :1;
[; ;pic18f4331.h: 5952: };
[; ;pic18f4331.h: 5953: struct {
[; ;pic18f4331.h: 5954: unsigned :2;
[; ;pic18f4331.h: 5955: unsigned NOT_W :1;
[; ;pic18f4331.h: 5956: unsigned :2;
[; ;pic18f4331.h: 5957: unsigned NOT_A :1;
[; ;pic18f4331.h: 5958: };
[; ;pic18f4331.h: 5959: } SSPSTATbits_t;
[; ;pic18f4331.h: 5960: extern volatile SSPSTATbits_t SSPSTATbits __at(0xFC7);
[; ;pic18f4331.h: 6105: extern volatile unsigned char SSPADD __at(0xFC8);
"6107
[; ;pic18f4331.h: 6107: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4331.h: 6112: extern volatile unsigned char SSPBUF __at(0xFC9);
"6114
[; ;pic18f4331.h: 6114: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4331.h: 6119: extern volatile unsigned char T2CON __at(0xFCA);
"6121
[; ;pic18f4331.h: 6121: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4331.h: 6124: typedef union {
[; ;pic18f4331.h: 6125: struct {
[; ;pic18f4331.h: 6126: unsigned T2CKPS :2;
[; ;pic18f4331.h: 6127: unsigned TMR2ON :1;
[; ;pic18f4331.h: 6128: unsigned TOUTPS :4;
[; ;pic18f4331.h: 6129: };
[; ;pic18f4331.h: 6130: struct {
[; ;pic18f4331.h: 6131: unsigned T2CKPS0 :1;
[; ;pic18f4331.h: 6132: unsigned T2CKPS1 :1;
[; ;pic18f4331.h: 6133: unsigned :1;
[; ;pic18f4331.h: 6134: unsigned T2OUTPS0 :1;
[; ;pic18f4331.h: 6135: unsigned T2OUTPS1 :1;
[; ;pic18f4331.h: 6136: unsigned T2OUTPS2 :1;
[; ;pic18f4331.h: 6137: unsigned T2OUTPS3 :1;
[; ;pic18f4331.h: 6138: };
[; ;pic18f4331.h: 6139: struct {
[; ;pic18f4331.h: 6140: unsigned :3;
[; ;pic18f4331.h: 6141: unsigned TOUTPS0 :1;
[; ;pic18f4331.h: 6142: unsigned TOUTPS1 :1;
[; ;pic18f4331.h: 6143: unsigned TOUTPS2 :1;
[; ;pic18f4331.h: 6144: unsigned TOUTPS3 :1;
[; ;pic18f4331.h: 6145: };
[; ;pic18f4331.h: 6146: } T2CONbits_t;
[; ;pic18f4331.h: 6147: extern volatile T2CONbits_t T2CONbits __at(0xFCA);
[; ;pic18f4331.h: 6217: extern volatile unsigned char PR2 __at(0xFCB);
"6219
[; ;pic18f4331.h: 6219: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4331.h: 6222: extern volatile unsigned char MEMCON __at(0xFCB);
"6224
[; ;pic18f4331.h: 6224: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4331.h: 6227: typedef union {
[; ;pic18f4331.h: 6228: struct {
[; ;pic18f4331.h: 6229: unsigned :7;
[; ;pic18f4331.h: 6230: unsigned EBDIS :1;
[; ;pic18f4331.h: 6231: };
[; ;pic18f4331.h: 6232: struct {
[; ;pic18f4331.h: 6233: unsigned :4;
[; ;pic18f4331.h: 6234: unsigned WAIT0 :1;
[; ;pic18f4331.h: 6235: };
[; ;pic18f4331.h: 6236: struct {
[; ;pic18f4331.h: 6237: unsigned :5;
[; ;pic18f4331.h: 6238: unsigned WAIT1 :1;
[; ;pic18f4331.h: 6239: };
[; ;pic18f4331.h: 6240: struct {
[; ;pic18f4331.h: 6241: unsigned WM0 :1;
[; ;pic18f4331.h: 6242: };
[; ;pic18f4331.h: 6243: struct {
[; ;pic18f4331.h: 6244: unsigned :1;
[; ;pic18f4331.h: 6245: unsigned WM1 :1;
[; ;pic18f4331.h: 6246: };
[; ;pic18f4331.h: 6247: } PR2bits_t;
[; ;pic18f4331.h: 6248: extern volatile PR2bits_t PR2bits __at(0xFCB);
[; ;pic18f4331.h: 6276: typedef union {
[; ;pic18f4331.h: 6277: struct {
[; ;pic18f4331.h: 6278: unsigned :7;
[; ;pic18f4331.h: 6279: unsigned EBDIS :1;
[; ;pic18f4331.h: 6280: };
[; ;pic18f4331.h: 6281: struct {
[; ;pic18f4331.h: 6282: unsigned :4;
[; ;pic18f4331.h: 6283: unsigned WAIT0 :1;
[; ;pic18f4331.h: 6284: };
[; ;pic18f4331.h: 6285: struct {
[; ;pic18f4331.h: 6286: unsigned :5;
[; ;pic18f4331.h: 6287: unsigned WAIT1 :1;
[; ;pic18f4331.h: 6288: };
[; ;pic18f4331.h: 6289: struct {
[; ;pic18f4331.h: 6290: unsigned WM0 :1;
[; ;pic18f4331.h: 6291: };
[; ;pic18f4331.h: 6292: struct {
[; ;pic18f4331.h: 6293: unsigned :1;
[; ;pic18f4331.h: 6294: unsigned WM1 :1;
[; ;pic18f4331.h: 6295: };
[; ;pic18f4331.h: 6296: } MEMCONbits_t;
[; ;pic18f4331.h: 6297: extern volatile MEMCONbits_t MEMCONbits __at(0xFCB);
[; ;pic18f4331.h: 6327: extern volatile unsigned char TMR2 __at(0xFCC);
"6329
[; ;pic18f4331.h: 6329: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4331.h: 6334: extern volatile unsigned char T1CON __at(0xFCD);
"6336
[; ;pic18f4331.h: 6336: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4331.h: 6339: typedef union {
[; ;pic18f4331.h: 6340: struct {
[; ;pic18f4331.h: 6341: unsigned :2;
[; ;pic18f4331.h: 6342: unsigned NOT_T1SYNC :1;
[; ;pic18f4331.h: 6343: };
[; ;pic18f4331.h: 6344: struct {
[; ;pic18f4331.h: 6345: unsigned TMR1ON :1;
[; ;pic18f4331.h: 6346: unsigned TMR1CS :1;
[; ;pic18f4331.h: 6347: unsigned nT1SYNC :1;
[; ;pic18f4331.h: 6348: unsigned T1OSCEN :1;
[; ;pic18f4331.h: 6349: unsigned T1CKPS :2;
[; ;pic18f4331.h: 6350: unsigned T1RUN :1;
[; ;pic18f4331.h: 6351: unsigned RD16 :1;
[; ;pic18f4331.h: 6352: };
[; ;pic18f4331.h: 6353: struct {
[; ;pic18f4331.h: 6354: unsigned :2;
[; ;pic18f4331.h: 6355: unsigned T1SYNC :1;
[; ;pic18f4331.h: 6356: unsigned :1;
[; ;pic18f4331.h: 6357: unsigned T1CKPS0 :1;
[; ;pic18f4331.h: 6358: unsigned T1CKPS1 :1;
[; ;pic18f4331.h: 6359: };
[; ;pic18f4331.h: 6360: struct {
[; ;pic18f4331.h: 6361: unsigned :2;
[; ;pic18f4331.h: 6362: unsigned T1INSYNC :1;
[; ;pic18f4331.h: 6363: };
[; ;pic18f4331.h: 6364: struct {
[; ;pic18f4331.h: 6365: unsigned :3;
[; ;pic18f4331.h: 6366: unsigned SOSCEN :1;
[; ;pic18f4331.h: 6367: unsigned :3;
[; ;pic18f4331.h: 6368: unsigned T1RD16 :1;
[; ;pic18f4331.h: 6369: };
[; ;pic18f4331.h: 6370: } T1CONbits_t;
[; ;pic18f4331.h: 6371: extern volatile T1CONbits_t T1CONbits __at(0xFCD);
[; ;pic18f4331.h: 6446: extern volatile unsigned short TMR1 __at(0xFCE);
"6448
[; ;pic18f4331.h: 6448: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4331.h: 6453: extern volatile unsigned char TMR1L __at(0xFCE);
"6455
[; ;pic18f4331.h: 6455: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4331.h: 6460: extern volatile unsigned char TMR1H __at(0xFCF);
"6462
[; ;pic18f4331.h: 6462: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4331.h: 6467: extern volatile unsigned char RCON __at(0xFD0);
"6469
[; ;pic18f4331.h: 6469: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4331.h: 6472: typedef union {
[; ;pic18f4331.h: 6473: struct {
[; ;pic18f4331.h: 6474: unsigned NOT_BOR :1;
[; ;pic18f4331.h: 6475: };
[; ;pic18f4331.h: 6476: struct {
[; ;pic18f4331.h: 6477: unsigned :1;
[; ;pic18f4331.h: 6478: unsigned NOT_POR :1;
[; ;pic18f4331.h: 6479: };
[; ;pic18f4331.h: 6480: struct {
[; ;pic18f4331.h: 6481: unsigned :2;
[; ;pic18f4331.h: 6482: unsigned NOT_PD :1;
[; ;pic18f4331.h: 6483: };
[; ;pic18f4331.h: 6484: struct {
[; ;pic18f4331.h: 6485: unsigned :3;
[; ;pic18f4331.h: 6486: unsigned NOT_TO :1;
[; ;pic18f4331.h: 6487: };
[; ;pic18f4331.h: 6488: struct {
[; ;pic18f4331.h: 6489: unsigned :4;
[; ;pic18f4331.h: 6490: unsigned NOT_RI :1;
[; ;pic18f4331.h: 6491: };
[; ;pic18f4331.h: 6492: struct {
[; ;pic18f4331.h: 6493: unsigned nBOR :1;
[; ;pic18f4331.h: 6494: unsigned nPOR :1;
[; ;pic18f4331.h: 6495: unsigned nPD :1;
[; ;pic18f4331.h: 6496: unsigned nTO :1;
[; ;pic18f4331.h: 6497: unsigned nRI :1;
[; ;pic18f4331.h: 6498: unsigned :2;
[; ;pic18f4331.h: 6499: unsigned IPEN :1;
[; ;pic18f4331.h: 6500: };
[; ;pic18f4331.h: 6501: struct {
[; ;pic18f4331.h: 6502: unsigned :7;
[; ;pic18f4331.h: 6503: unsigned NOT_IPEN :1;
[; ;pic18f4331.h: 6504: };
[; ;pic18f4331.h: 6505: struct {
[; ;pic18f4331.h: 6506: unsigned BOR :1;
[; ;pic18f4331.h: 6507: unsigned POR :1;
[; ;pic18f4331.h: 6508: unsigned PD :1;
[; ;pic18f4331.h: 6509: unsigned TO :1;
[; ;pic18f4331.h: 6510: unsigned RI :1;
[; ;pic18f4331.h: 6511: unsigned :2;
[; ;pic18f4331.h: 6512: unsigned nIPEN :1;
[; ;pic18f4331.h: 6513: };
[; ;pic18f4331.h: 6514: } RCONbits_t;
[; ;pic18f4331.h: 6515: extern volatile RCONbits_t RCONbits __at(0xFD0);
[; ;pic18f4331.h: 6610: extern volatile unsigned char WDTCON __at(0xFD1);
"6612
[; ;pic18f4331.h: 6612: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4331.h: 6615: typedef union {
[; ;pic18f4331.h: 6616: struct {
[; ;pic18f4331.h: 6617: unsigned SWDTEN :1;
[; ;pic18f4331.h: 6618: unsigned :6;
[; ;pic18f4331.h: 6619: unsigned WDTW :1;
[; ;pic18f4331.h: 6620: };
[; ;pic18f4331.h: 6621: } WDTCONbits_t;
[; ;pic18f4331.h: 6622: extern volatile WDTCONbits_t WDTCONbits __at(0xFD1);
[; ;pic18f4331.h: 6637: extern volatile unsigned char LVDCON __at(0xFD2);
"6639
[; ;pic18f4331.h: 6639: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4331.h: 6642: typedef union {
[; ;pic18f4331.h: 6643: struct {
[; ;pic18f4331.h: 6644: unsigned LVDL :4;
[; ;pic18f4331.h: 6645: unsigned LVDEN :1;
[; ;pic18f4331.h: 6646: unsigned IRVST :1;
[; ;pic18f4331.h: 6647: };
[; ;pic18f4331.h: 6648: struct {
[; ;pic18f4331.h: 6649: unsigned LVDL0 :1;
[; ;pic18f4331.h: 6650: unsigned LVDL1 :1;
[; ;pic18f4331.h: 6651: unsigned LVDL2 :1;
[; ;pic18f4331.h: 6652: unsigned LVDL3 :1;
[; ;pic18f4331.h: 6653: unsigned :1;
[; ;pic18f4331.h: 6654: unsigned IVRST :1;
[; ;pic18f4331.h: 6655: };
[; ;pic18f4331.h: 6656: } LVDCONbits_t;
[; ;pic18f4331.h: 6657: extern volatile LVDCONbits_t LVDCONbits __at(0xFD2);
[; ;pic18f4331.h: 6702: extern volatile unsigned char OSCCON __at(0xFD3);
"6704
[; ;pic18f4331.h: 6704: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4331.h: 6707: typedef union {
[; ;pic18f4331.h: 6708: struct {
[; ;pic18f4331.h: 6709: unsigned SCS :2;
[; ;pic18f4331.h: 6710: unsigned IOFS :1;
[; ;pic18f4331.h: 6711: unsigned OSTS :1;
[; ;pic18f4331.h: 6712: unsigned IRCF :3;
[; ;pic18f4331.h: 6713: unsigned IDLEN :1;
[; ;pic18f4331.h: 6714: };
[; ;pic18f4331.h: 6715: struct {
[; ;pic18f4331.h: 6716: unsigned SCS0 :1;
[; ;pic18f4331.h: 6717: unsigned SCS1 :1;
[; ;pic18f4331.h: 6718: unsigned :2;
[; ;pic18f4331.h: 6719: unsigned IRCF0 :1;
[; ;pic18f4331.h: 6720: unsigned IRCF1 :1;
[; ;pic18f4331.h: 6721: unsigned IRCF2 :1;
[; ;pic18f4331.h: 6722: };
[; ;pic18f4331.h: 6723: struct {
[; ;pic18f4331.h: 6724: unsigned :2;
[; ;pic18f4331.h: 6725: unsigned FLTS :1;
[; ;pic18f4331.h: 6726: };
[; ;pic18f4331.h: 6727: } OSCCONbits_t;
[; ;pic18f4331.h: 6728: extern volatile OSCCONbits_t OSCCONbits __at(0xFD3);
[; ;pic18f4331.h: 6788: extern volatile unsigned char T0CON __at(0xFD5);
"6790
[; ;pic18f4331.h: 6790: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4331.h: 6793: typedef union {
[; ;pic18f4331.h: 6794: struct {
[; ;pic18f4331.h: 6795: unsigned T0PS :3;
[; ;pic18f4331.h: 6796: unsigned PSA :1;
[; ;pic18f4331.h: 6797: unsigned T0SE :1;
[; ;pic18f4331.h: 6798: unsigned T0CS :1;
[; ;pic18f4331.h: 6799: unsigned T016BIT :1;
[; ;pic18f4331.h: 6800: unsigned TMR0ON :1;
[; ;pic18f4331.h: 6801: };
[; ;pic18f4331.h: 6802: struct {
[; ;pic18f4331.h: 6803: unsigned T0PS0 :1;
[; ;pic18f4331.h: 6804: unsigned T0PS1 :1;
[; ;pic18f4331.h: 6805: unsigned T0PS2 :1;
[; ;pic18f4331.h: 6806: unsigned T0PS3 :1;
[; ;pic18f4331.h: 6807: };
[; ;pic18f4331.h: 6808: } T0CONbits_t;
[; ;pic18f4331.h: 6809: extern volatile T0CONbits_t T0CONbits __at(0xFD5);
[; ;pic18f4331.h: 6864: extern volatile unsigned short TMR0 __at(0xFD6);
"6866
[; ;pic18f4331.h: 6866: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4331.h: 6871: extern volatile unsigned char TMR0L __at(0xFD6);
"6873
[; ;pic18f4331.h: 6873: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4331.h: 6878: extern volatile unsigned char TMR0H __at(0xFD7);
"6880
[; ;pic18f4331.h: 6880: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4331.h: 6885: extern volatile unsigned char STATUS __at(0xFD8);
"6887
[; ;pic18f4331.h: 6887: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4331.h: 6890: typedef union {
[; ;pic18f4331.h: 6891: struct {
[; ;pic18f4331.h: 6892: unsigned C :1;
[; ;pic18f4331.h: 6893: unsigned DC :1;
[; ;pic18f4331.h: 6894: unsigned Z :1;
[; ;pic18f4331.h: 6895: unsigned OV :1;
[; ;pic18f4331.h: 6896: unsigned N :1;
[; ;pic18f4331.h: 6897: };
[; ;pic18f4331.h: 6898: struct {
[; ;pic18f4331.h: 6899: unsigned CARRY :1;
[; ;pic18f4331.h: 6900: unsigned :1;
[; ;pic18f4331.h: 6901: unsigned ZERO :1;
[; ;pic18f4331.h: 6902: unsigned OVERFLOW :1;
[; ;pic18f4331.h: 6903: unsigned NEGATIVE :1;
[; ;pic18f4331.h: 6904: };
[; ;pic18f4331.h: 6905: } STATUSbits_t;
[; ;pic18f4331.h: 6906: extern volatile STATUSbits_t STATUSbits __at(0xFD8);
[; ;pic18f4331.h: 6956: extern volatile unsigned short FSR2 __at(0xFD9);
"6958
[; ;pic18f4331.h: 6958: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4331.h: 6963: extern volatile unsigned char FSR2L __at(0xFD9);
"6965
[; ;pic18f4331.h: 6965: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4331.h: 6970: extern volatile unsigned char FSR2H __at(0xFDA);
"6972
[; ;pic18f4331.h: 6972: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4331.h: 6977: extern volatile unsigned char PLUSW2 __at(0xFDB);
"6979
[; ;pic18f4331.h: 6979: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4331.h: 6984: extern volatile unsigned char PREINC2 __at(0xFDC);
"6986
[; ;pic18f4331.h: 6986: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4331.h: 6991: extern volatile unsigned char POSTDEC2 __at(0xFDD);
"6993
[; ;pic18f4331.h: 6993: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4331.h: 6998: extern volatile unsigned char POSTINC2 __at(0xFDE);
"7000
[; ;pic18f4331.h: 7000: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4331.h: 7005: extern volatile unsigned char INDF2 __at(0xFDF);
"7007
[; ;pic18f4331.h: 7007: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4331.h: 7012: extern volatile unsigned char BSR __at(0xFE0);
"7014
[; ;pic18f4331.h: 7014: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4331.h: 7019: extern volatile unsigned short FSR1 __at(0xFE1);
"7021
[; ;pic18f4331.h: 7021: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4331.h: 7026: extern volatile unsigned char FSR1L __at(0xFE1);
"7028
[; ;pic18f4331.h: 7028: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4331.h: 7033: extern volatile unsigned char FSR1H __at(0xFE2);
"7035
[; ;pic18f4331.h: 7035: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4331.h: 7040: extern volatile unsigned char PLUSW1 __at(0xFE3);
"7042
[; ;pic18f4331.h: 7042: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4331.h: 7047: extern volatile unsigned char PREINC1 __at(0xFE4);
"7049
[; ;pic18f4331.h: 7049: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4331.h: 7054: extern volatile unsigned char POSTDEC1 __at(0xFE5);
"7056
[; ;pic18f4331.h: 7056: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4331.h: 7061: extern volatile unsigned char POSTINC1 __at(0xFE6);
"7063
[; ;pic18f4331.h: 7063: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4331.h: 7068: extern volatile unsigned char INDF1 __at(0xFE7);
"7070
[; ;pic18f4331.h: 7070: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4331.h: 7075: extern volatile unsigned char WREG __at(0xFE8);
"7077
[; ;pic18f4331.h: 7077: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4331.h: 7082: extern volatile unsigned short FSR0 __at(0xFE9);
"7084
[; ;pic18f4331.h: 7084: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4331.h: 7089: extern volatile unsigned char FSR0L __at(0xFE9);
"7091
[; ;pic18f4331.h: 7091: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4331.h: 7096: extern volatile unsigned char FSR0H __at(0xFEA);
"7098
[; ;pic18f4331.h: 7098: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4331.h: 7103: extern volatile unsigned char PLUSW0 __at(0xFEB);
"7105
[; ;pic18f4331.h: 7105: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4331.h: 7110: extern volatile unsigned char PREINC0 __at(0xFEC);
"7112
[; ;pic18f4331.h: 7112: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4331.h: 7117: extern volatile unsigned char POSTDEC0 __at(0xFED);
"7119
[; ;pic18f4331.h: 7119: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4331.h: 7124: extern volatile unsigned char POSTINC0 __at(0xFEE);
"7126
[; ;pic18f4331.h: 7126: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4331.h: 7131: extern volatile unsigned char INDF0 __at(0xFEF);
"7133
[; ;pic18f4331.h: 7133: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4331.h: 7138: extern volatile unsigned char INTCON3 __at(0xFF0);
"7140
[; ;pic18f4331.h: 7140: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4331.h: 7143: typedef union {
[; ;pic18f4331.h: 7144: struct {
[; ;pic18f4331.h: 7145: unsigned INT1IF :1;
[; ;pic18f4331.h: 7146: unsigned INT2IF :1;
[; ;pic18f4331.h: 7147: unsigned :1;
[; ;pic18f4331.h: 7148: unsigned INT1IE :1;
[; ;pic18f4331.h: 7149: unsigned INT2IE :1;
[; ;pic18f4331.h: 7150: unsigned :1;
[; ;pic18f4331.h: 7151: unsigned INT1IP :1;
[; ;pic18f4331.h: 7152: unsigned INT2IP :1;
[; ;pic18f4331.h: 7153: };
[; ;pic18f4331.h: 7154: struct {
[; ;pic18f4331.h: 7155: unsigned INT1F :1;
[; ;pic18f4331.h: 7156: unsigned INT2F :1;
[; ;pic18f4331.h: 7157: unsigned :1;
[; ;pic18f4331.h: 7158: unsigned INT1E :1;
[; ;pic18f4331.h: 7159: unsigned INT2E :1;
[; ;pic18f4331.h: 7160: unsigned :1;
[; ;pic18f4331.h: 7161: unsigned INT1P :1;
[; ;pic18f4331.h: 7162: unsigned INT2P :1;
[; ;pic18f4331.h: 7163: };
[; ;pic18f4331.h: 7164: } INTCON3bits_t;
[; ;pic18f4331.h: 7165: extern volatile INTCON3bits_t INTCON3bits __at(0xFF0);
[; ;pic18f4331.h: 7230: extern volatile unsigned char INTCON2 __at(0xFF1);
"7232
[; ;pic18f4331.h: 7232: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4331.h: 7235: typedef union {
[; ;pic18f4331.h: 7236: struct {
[; ;pic18f4331.h: 7237: unsigned :7;
[; ;pic18f4331.h: 7238: unsigned NOT_RBPU :1;
[; ;pic18f4331.h: 7239: };
[; ;pic18f4331.h: 7240: struct {
[; ;pic18f4331.h: 7241: unsigned RBIP :1;
[; ;pic18f4331.h: 7242: unsigned :1;
[; ;pic18f4331.h: 7243: unsigned TMR0IP :1;
[; ;pic18f4331.h: 7244: unsigned :1;
[; ;pic18f4331.h: 7245: unsigned INTEDG2 :1;
[; ;pic18f4331.h: 7246: unsigned INTEDG1 :1;
[; ;pic18f4331.h: 7247: unsigned INTEDG0 :1;
[; ;pic18f4331.h: 7248: unsigned nRBPU :1;
[; ;pic18f4331.h: 7249: };
[; ;pic18f4331.h: 7250: struct {
[; ;pic18f4331.h: 7251: unsigned :2;
[; ;pic18f4331.h: 7252: unsigned T0IP :1;
[; ;pic18f4331.h: 7253: unsigned :4;
[; ;pic18f4331.h: 7254: unsigned RBPU :1;
[; ;pic18f4331.h: 7255: };
[; ;pic18f4331.h: 7256: } INTCON2bits_t;
[; ;pic18f4331.h: 7257: extern volatile INTCON2bits_t INTCON2bits __at(0xFF1);
[; ;pic18f4331.h: 7307: extern volatile unsigned char INTCON __at(0xFF2);
"7309
[; ;pic18f4331.h: 7309: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4331.h: 7312: typedef union {
[; ;pic18f4331.h: 7313: struct {
[; ;pic18f4331.h: 7314: unsigned RBIF :1;
[; ;pic18f4331.h: 7315: unsigned INT0IF :1;
[; ;pic18f4331.h: 7316: unsigned TMR0IF :1;
[; ;pic18f4331.h: 7317: unsigned RBIE :1;
[; ;pic18f4331.h: 7318: unsigned INT0IE :1;
[; ;pic18f4331.h: 7319: unsigned TMR0IE :1;
[; ;pic18f4331.h: 7320: unsigned PEIE_GIEL :1;
[; ;pic18f4331.h: 7321: unsigned GIE_GIEH :1;
[; ;pic18f4331.h: 7322: };
[; ;pic18f4331.h: 7323: struct {
[; ;pic18f4331.h: 7324: unsigned :1;
[; ;pic18f4331.h: 7325: unsigned INT0F :1;
[; ;pic18f4331.h: 7326: unsigned T0IF :1;
[; ;pic18f4331.h: 7327: unsigned :1;
[; ;pic18f4331.h: 7328: unsigned INT0E :1;
[; ;pic18f4331.h: 7329: unsigned T0IE :1;
[; ;pic18f4331.h: 7330: unsigned PEIE :1;
[; ;pic18f4331.h: 7331: unsigned GIE :1;
[; ;pic18f4331.h: 7332: };
[; ;pic18f4331.h: 7333: struct {
[; ;pic18f4331.h: 7334: unsigned :6;
[; ;pic18f4331.h: 7335: unsigned GIEL :1;
[; ;pic18f4331.h: 7336: unsigned GIEH :1;
[; ;pic18f4331.h: 7337: };
[; ;pic18f4331.h: 7338: } INTCONbits_t;
[; ;pic18f4331.h: 7339: extern volatile INTCONbits_t INTCONbits __at(0xFF2);
[; ;pic18f4331.h: 7424: extern volatile unsigned short PROD __at(0xFF3);
"7426
[; ;pic18f4331.h: 7426: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4331.h: 7431: extern volatile unsigned char PRODL __at(0xFF3);
"7433
[; ;pic18f4331.h: 7433: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4331.h: 7438: extern volatile unsigned char PRODH __at(0xFF4);
"7440
[; ;pic18f4331.h: 7440: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4331.h: 7445: extern volatile unsigned char TABLAT __at(0xFF5);
"7447
[; ;pic18f4331.h: 7447: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4331.h: 7453: extern volatile __uint24 TBLPTR __at(0xFF6);
"7456
[; ;pic18f4331.h: 7456: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4331.h: 7461: extern volatile unsigned char TBLPTRL __at(0xFF6);
"7463
[; ;pic18f4331.h: 7463: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4331.h: 7468: extern volatile unsigned char TBLPTRH __at(0xFF7);
"7470
[; ;pic18f4331.h: 7470: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4331.h: 7475: extern volatile unsigned char TBLPTRU __at(0xFF8);
"7477
[; ;pic18f4331.h: 7477: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4331.h: 7483: extern volatile __uint24 PCLAT __at(0xFF9);
"7486
[; ;pic18f4331.h: 7486: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4331.h: 7490: extern volatile __uint24 PC __at(0xFF9);
"7493
[; ;pic18f4331.h: 7493: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4331.h: 7498: extern volatile unsigned char PCL __at(0xFF9);
"7500
[; ;pic18f4331.h: 7500: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4331.h: 7505: extern volatile unsigned char PCLATH __at(0xFFA);
"7507
[; ;pic18f4331.h: 7507: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4331.h: 7512: extern volatile unsigned char PCLATU __at(0xFFB);
"7514
[; ;pic18f4331.h: 7514: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4331.h: 7519: extern volatile unsigned char STKPTR __at(0xFFC);
"7521
[; ;pic18f4331.h: 7521: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4331.h: 7524: typedef union {
[; ;pic18f4331.h: 7525: struct {
[; ;pic18f4331.h: 7526: unsigned STKPTR :5;
[; ;pic18f4331.h: 7527: unsigned :1;
[; ;pic18f4331.h: 7528: unsigned STKUNF :1;
[; ;pic18f4331.h: 7529: unsigned STKFUL :1;
[; ;pic18f4331.h: 7530: };
[; ;pic18f4331.h: 7531: struct {
[; ;pic18f4331.h: 7532: unsigned STKPTR0 :1;
[; ;pic18f4331.h: 7533: unsigned STKPTR1 :1;
[; ;pic18f4331.h: 7534: unsigned STKPTR2 :1;
[; ;pic18f4331.h: 7535: unsigned STKPTR3 :1;
[; ;pic18f4331.h: 7536: unsigned STKPTR4 :1;
[; ;pic18f4331.h: 7537: unsigned :2;
[; ;pic18f4331.h: 7538: unsigned STKOVF :1;
[; ;pic18f4331.h: 7539: };
[; ;pic18f4331.h: 7540: } STKPTRbits_t;
[; ;pic18f4331.h: 7541: extern volatile STKPTRbits_t STKPTRbits __at(0xFFC);
[; ;pic18f4331.h: 7592: extern volatile __uint24 TOS __at(0xFFD);
"7595
[; ;pic18f4331.h: 7595: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4331.h: 7600: extern volatile unsigned char TOSL __at(0xFFD);
"7602
[; ;pic18f4331.h: 7602: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4331.h: 7607: extern volatile unsigned char TOSH __at(0xFFE);
"7609
[; ;pic18f4331.h: 7609: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4331.h: 7614: extern volatile unsigned char TOSU __at(0xFFF);
"7616
[; ;pic18f4331.h: 7616: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4331.h: 7627: extern volatile __bit ABDEN __at(0x7D50);
[; ;pic18f4331.h: 7630: extern volatile __bit ABDOVF __at(0x7D57);
[; ;pic18f4331.h: 7633: extern volatile __bit ACMOD0 __at(0x7E12);
[; ;pic18f4331.h: 7636: extern volatile __bit ACMOD1 __at(0x7E13);
[; ;pic18f4331.h: 7639: extern volatile __bit ACONV __at(0x7E15);
[; ;pic18f4331.h: 7642: extern volatile __bit ACQT0 __at(0x7E03);
[; ;pic18f4331.h: 7645: extern volatile __bit ACQT1 __at(0x7E04);
[; ;pic18f4331.h: 7648: extern volatile __bit ACQT2 __at(0x7E05);
[; ;pic18f4331.h: 7651: extern volatile __bit ACQT3 __at(0x7E06);
[; ;pic18f4331.h: 7654: extern volatile __bit ACSCH __at(0x7E14);
[; ;pic18f4331.h: 7657: extern volatile __bit ADCS0 __at(0x7E00);
[; ;pic18f4331.h: 7660: extern volatile __bit ADCS1 __at(0x7E01);
[; ;pic18f4331.h: 7663: extern volatile __bit ADCS2 __at(0x7E02);
[; ;pic18f4331.h: 7666: extern volatile __bit ADDEN __at(0x7D5B);
[; ;pic18f4331.h: 7669: extern volatile __bit ADEN __at(0x7D5B);
[; ;pic18f4331.h: 7672: extern volatile __bit ADFM __at(0x7E07);
[; ;pic18f4331.h: 7675: extern volatile __bit ADIE __at(0x7CEE);
[; ;pic18f4331.h: 7678: extern volatile __bit ADIF __at(0x7CF6);
[; ;pic18f4331.h: 7681: extern volatile __bit ADIP __at(0x7CFE);
[; ;pic18f4331.h: 7684: extern volatile __bit ADON __at(0x7E10);
[; ;pic18f4331.h: 7687: extern volatile __bit ADPNT0 __at(0x7E08);
[; ;pic18f4331.h: 7690: extern volatile __bit ADPNT1 __at(0x7E09);
[; ;pic18f4331.h: 7693: extern volatile __bit ADRS0 __at(0x7CD6);
[; ;pic18f4331.h: 7696: extern volatile __bit ADRS1 __at(0x7CD7);
[; ;pic18f4331.h: 7699: extern volatile __bit AN0 __at(0x7C00);
[; ;pic18f4331.h: 7702: extern volatile __bit AN1 __at(0x7C01);
[; ;pic18f4331.h: 7705: extern volatile __bit AN2 __at(0x7C02);
[; ;pic18f4331.h: 7708: extern volatile __bit AN3 __at(0x7C03);
[; ;pic18f4331.h: 7711: extern volatile __bit AN4 __at(0x7C04);
[; ;pic18f4331.h: 7714: extern volatile __bit AN5 __at(0x7C05);
[; ;pic18f4331.h: 7717: extern volatile __bit ANS0 __at(0x7DC0);
[; ;pic18f4331.h: 7720: extern volatile __bit ANS1 __at(0x7DC1);
[; ;pic18f4331.h: 7723: extern volatile __bit ANS2 __at(0x7DC2);
[; ;pic18f4331.h: 7726: extern volatile __bit ANS3 __at(0x7DC3);
[; ;pic18f4331.h: 7729: extern volatile __bit ANS4 __at(0x7DC4);
[; ;pic18f4331.h: 7732: extern volatile __bit ANS5 __at(0x7DC5);
[; ;pic18f4331.h: 7735: extern volatile __bit ANS6 __at(0x7DC6);
[; ;pic18f4331.h: 7738: extern volatile __bit ANS7 __at(0x7DC7);
[; ;pic18f4331.h: 7741: extern volatile __bit ANS8 __at(0x7DC8);
[; ;pic18f4331.h: 7744: extern volatile __bit BF __at(0x7E38);
[; ;pic18f4331.h: 7747: extern volatile __bit BFEMT __at(0x7E0B);
[; ;pic18f4331.h: 7750: extern volatile __bit BFOVFL __at(0x7E0A);
[; ;pic18f4331.h: 7753: extern volatile __bit BOR __at(0x7E80);
[; ;pic18f4331.h: 7756: extern volatile __bit BRFEN __at(0x7B67);
[; ;pic18f4331.h: 7759: extern volatile __bit BRG16 __at(0x7D53);
[; ;pic18f4331.h: 7762: extern volatile __bit BRGH __at(0x7D62);
[; ;pic18f4331.h: 7765: extern volatile __bit BRGH1 __at(0x7D62);
[; ;pic18f4331.h: 7768: extern volatile __bit CAP1M0 __at(0x7B18);
[; ;pic18f4331.h: 7771: extern volatile __bit CAP1M1 __at(0x7B19);
[; ;pic18f4331.h: 7774: extern volatile __bit CAP1M2 __at(0x7B1A);
[; ;pic18f4331.h: 7777: extern volatile __bit CAP1M3 __at(0x7B1B);
[; ;pic18f4331.h: 7780: extern volatile __bit CAP1REN __at(0x7B1E);
[; ;pic18f4331.h: 7783: extern volatile __bit CAP1TMR __at(0x7B1D);
[; ;pic18f4331.h: 7786: extern volatile __bit CAP2M0 __at(0x7B10);
[; ;pic18f4331.h: 7789: extern volatile __bit CAP2M1 __at(0x7B11);
[; ;pic18f4331.h: 7792: extern volatile __bit CAP2M2 __at(0x7B12);
[; ;pic18f4331.h: 7795: extern volatile __bit CAP2M3 __at(0x7B13);
[; ;pic18f4331.h: 7798: extern volatile __bit CAP2REN __at(0x7B16);
[; ;pic18f4331.h: 7801: extern volatile __bit CAP2TMR __at(0x7B15);
[; ;pic18f4331.h: 7804: extern volatile __bit CAP3M0 __at(0x7B08);
[; ;pic18f4331.h: 7807: extern volatile __bit CAP3M1 __at(0x7B09);
[; ;pic18f4331.h: 7810: extern volatile __bit CAP3M2 __at(0x7B0A);
[; ;pic18f4331.h: 7813: extern volatile __bit CAP3M3 __at(0x7B0B);
[; ;pic18f4331.h: 7816: extern volatile __bit CAP3REN __at(0x7B0E);
[; ;pic18f4331.h: 7819: extern volatile __bit CAP3TMR __at(0x7B0D);
[; ;pic18f4331.h: 7822: extern volatile __bit CARRY __at(0x7EC0);
[; ;pic18f4331.h: 7825: extern volatile __bit CCP1 __at(0x7C12);
[; ;pic18f4331.h: 7828: extern volatile __bit CCP10 __at(0x7C22);
[; ;pic18f4331.h: 7831: extern volatile __bit CCP1IE __at(0x7CEA);
[; ;pic18f4331.h: 7834: extern volatile __bit CCP1IF __at(0x7CF2);
[; ;pic18f4331.h: 7837: extern volatile __bit CCP1IP __at(0x7CFA);
[; ;pic18f4331.h: 7840: extern volatile __bit CCP1M0 __at(0x7DE8);
[; ;pic18f4331.h: 7843: extern volatile __bit CCP1M1 __at(0x7DE9);
[; ;pic18f4331.h: 7846: extern volatile __bit CCP1M2 __at(0x7DEA);
[; ;pic18f4331.h: 7849: extern volatile __bit CCP1M3 __at(0x7DEB);
[; ;pic18f4331.h: 7852: extern volatile __bit CCP1X __at(0x7DED);
[; ;pic18f4331.h: 7855: extern volatile __bit CCP1Y __at(0x7DEC);
[; ;pic18f4331.h: 7858: extern volatile __bit CCP2 __at(0x7C11);
[; ;pic18f4331.h: 7861: extern volatile __bit CCP2IE __at(0x7D00);
[; ;pic18f4331.h: 7864: extern volatile __bit CCP2IF __at(0x7D08);
[; ;pic18f4331.h: 7867: extern volatile __bit CCP2IP __at(0x7D10);
[; ;pic18f4331.h: 7870: extern volatile __bit CCP2M0 __at(0x7DD0);
[; ;pic18f4331.h: 7873: extern volatile __bit CCP2M1 __at(0x7DD1);
[; ;pic18f4331.h: 7876: extern volatile __bit CCP2M2 __at(0x7DD2);
[; ;pic18f4331.h: 7879: extern volatile __bit CCP2M3 __at(0x7DD3);
[; ;pic18f4331.h: 7882: extern volatile __bit CCP2X __at(0x7DD5);
[; ;pic18f4331.h: 7885: extern volatile __bit CCP2Y __at(0x7DD4);
[; ;pic18f4331.h: 7888: extern volatile __bit CCP2_PA2 __at(0x7C0B);
[; ;pic18f4331.h: 7891: extern volatile __bit CCP9E __at(0x7C23);
[; ;pic18f4331.h: 7894: extern volatile __bit CFGS __at(0x7D36);
[; ;pic18f4331.h: 7897: extern volatile __bit CHSN3 __at(0x7E0B);
[; ;pic18f4331.h: 7900: extern volatile __bit CK __at(0x7C16);
[; ;pic18f4331.h: 7903: extern volatile __bit CKE __at(0x7E3E);
[; ;pic18f4331.h: 7906: extern volatile __bit CKP __at(0x7E34);
[; ;pic18f4331.h: 7909: extern volatile __bit CLKI __at(0x7C07);
[; ;pic18f4331.h: 7912: extern volatile __bit CLKO __at(0x7C06);
[; ;pic18f4331.h: 7915: extern volatile __bit CREN __at(0x7D5C);
[; ;pic18f4331.h: 7918: extern volatile __bit CS __at(0x7C22);
[; ;pic18f4331.h: 7921: extern volatile __bit CSRC __at(0x7D67);
[; ;pic18f4331.h: 7924: extern volatile __bit CSRC1 __at(0x7D67);
[; ;pic18f4331.h: 7927: extern volatile __bit DA __at(0x7E3D);
[; ;pic18f4331.h: 7930: extern volatile __bit DATA_ADDRESS __at(0x7E3D);
[; ;pic18f4331.h: 7933: extern volatile __bit DC __at(0x7EC1);
[; ;pic18f4331.h: 7936: extern volatile __bit DC1B0 __at(0x7DEC);
[; ;pic18f4331.h: 7939: extern volatile __bit DC1B1 __at(0x7DED);
[; ;pic18f4331.h: 7942: extern volatile __bit DC2B0 __at(0x7DD4);
[; ;pic18f4331.h: 7945: extern volatile __bit DC2B1 __at(0x7DD5);
[; ;pic18f4331.h: 7948: extern volatile __bit DONE __at(0x7E11);
[; ;pic18f4331.h: 7951: extern volatile __bit DOWN __at(0x7DB5);
[; ;pic18f4331.h: 7954: extern volatile __bit DT __at(0x7C17);
[; ;pic18f4331.h: 7957: extern volatile __bit DT0 __at(0x7B68);
[; ;pic18f4331.h: 7960: extern volatile __bit DT1 __at(0x7B69);
[; ;pic18f4331.h: 7963: extern volatile __bit DT2 __at(0x7B6A);
[; ;pic18f4331.h: 7966: extern volatile __bit DT3 __at(0x7B6B);
[; ;pic18f4331.h: 7969: extern volatile __bit DT4 __at(0x7B6C);
[; ;pic18f4331.h: 7972: extern volatile __bit DT5 __at(0x7B6D);
[; ;pic18f4331.h: 7975: extern volatile __bit DTA0 __at(0x7B68);
[; ;pic18f4331.h: 7978: extern volatile __bit DTA1 __at(0x7B69);
[; ;pic18f4331.h: 7981: extern volatile __bit DTA2 __at(0x7B6A);
[; ;pic18f4331.h: 7984: extern volatile __bit DTA3 __at(0x7B6B);
[; ;pic18f4331.h: 7987: extern volatile __bit DTA4 __at(0x7B6C);
[; ;pic18f4331.h: 7990: extern volatile __bit DTA5 __at(0x7B6D);
[; ;pic18f4331.h: 7993: extern volatile __bit DTAPS0 __at(0x7B6E);
[; ;pic18f4331.h: 7996: extern volatile __bit DTAPS1 __at(0x7B6F);
[; ;pic18f4331.h: 7999: extern volatile __bit DTPS0 __at(0x7B6E);
[; ;pic18f4331.h: 8002: extern volatile __bit DTPS1 __at(0x7B6F);
[; ;pic18f4331.h: 8005: extern volatile __bit D_A __at(0x7E3D);
[; ;pic18f4331.h: 8008: extern volatile __bit D_NOT_A __at(0x7E3D);
[; ;pic18f4331.h: 8011: extern volatile __bit D_nA __at(0x7E3D);
[; ;pic18f4331.h: 8014: extern volatile __bit EBDIS __at(0x7E5F);
[; ;pic18f4331.h: 8017: extern volatile __bit EEFS __at(0x7D36);
[; ;pic18f4331.h: 8020: extern volatile __bit EEIE __at(0x7D04);
[; ;pic18f4331.h: 8023: extern volatile __bit EEIF __at(0x7D0C);
[; ;pic18f4331.h: 8026: extern volatile __bit EEIP __at(0x7D14);
[; ;pic18f4331.h: 8029: extern volatile __bit EEPGD __at(0x7D37);
[; ;pic18f4331.h: 8032: extern volatile __bit ERROR __at(0x7DB6);
[; ;pic18f4331.h: 8035: extern volatile __bit FERR __at(0x7D5A);
[; ;pic18f4331.h: 8038: extern volatile __bit FFOVFL __at(0x7E0A);
[; ;pic18f4331.h: 8041: extern volatile __bit FIFOEN __at(0x7E0C);
[; ;pic18f4331.h: 8044: extern volatile __bit FLT1EN __at(0x7B03);
[; ;pic18f4331.h: 8047: extern volatile __bit FLT2EN __at(0x7B04);
[; ;pic18f4331.h: 8050: extern volatile __bit FLT3EN __at(0x7B05);
[; ;pic18f4331.h: 8053: extern volatile __bit FLT4EN __at(0x7B06);
[; ;pic18f4331.h: 8056: extern volatile __bit FLTA __at(0x7C11);
[; ;pic18f4331.h: 8059: extern volatile __bit FLTAEN __at(0x7B60);
[; ;pic18f4331.h: 8062: extern volatile __bit FLTAMOD __at(0x7B61);
[; ;pic18f4331.h: 8065: extern volatile __bit FLTAS __at(0x7B62);
[; ;pic18f4331.h: 8068: extern volatile __bit FLTB __at(0x7C12);
[; ;pic18f4331.h: 8071: extern volatile __bit FLTBEN __at(0x7B64);
[; ;pic18f4331.h: 8074: extern volatile __bit FLTBMOD __at(0x7B65);
[; ;pic18f4331.h: 8077: extern volatile __bit FLTBS __at(0x7B66);
[; ;pic18f4331.h: 8080: extern volatile __bit FLTCK0 __at(0x7B00);
[; ;pic18f4331.h: 8083: extern volatile __bit FLTCK1 __at(0x7B01);
[; ;pic18f4331.h: 8086: extern volatile __bit FLTCK2 __at(0x7B02);
[; ;pic18f4331.h: 8089: extern volatile __bit FLTCON __at(0x7B63);
[; ;pic18f4331.h: 8092: extern volatile __bit FLTS __at(0x7E9A);
[; ;pic18f4331.h: 8095: extern volatile __bit FREE __at(0x7D34);
[; ;pic18f4331.h: 8098: extern volatile __bit GASEL0 __at(0x7CC8);
[; ;pic18f4331.h: 8101: extern volatile __bit GASEL1 __at(0x7CC9);
[; ;pic18f4331.h: 8104: extern volatile __bit GBSEL0 __at(0x7CCC);
[; ;pic18f4331.h: 8107: extern volatile __bit GBSEL1 __at(0x7CCD);
[; ;pic18f4331.h: 8110: extern volatile __bit GCSEL0 __at(0x7CCA);
[; ;pic18f4331.h: 8113: extern volatile __bit GCSEL1 __at(0x7CCB);
[; ;pic18f4331.h: 8116: extern volatile __bit GDSEL0 __at(0x7CCE);
[; ;pic18f4331.h: 8119: extern volatile __bit GDSEL1 __at(0x7CCF);
[; ;pic18f4331.h: 8122: extern volatile __bit GIE __at(0x7F97);
[; ;pic18f4331.h: 8125: extern volatile __bit GIEH __at(0x7F97);
[; ;pic18f4331.h: 8128: extern volatile __bit GIEL __at(0x7F96);
[; ;pic18f4331.h: 8131: extern volatile __bit GIE_GIEH __at(0x7F97);
[; ;pic18f4331.h: 8134: extern volatile __bit GO __at(0x7E11);
[; ;pic18f4331.h: 8137: extern volatile __bit GODONE __at(0x7E11);
[; ;pic18f4331.h: 8140: extern volatile __bit GO_DONE __at(0x7E11);
[; ;pic18f4331.h: 8143: extern volatile __bit GO_NOT_DONE __at(0x7E11);
[; ;pic18f4331.h: 8146: extern volatile __bit GO_nDONE __at(0x7E11);
[; ;pic18f4331.h: 8149: extern volatile __bit IC1IE __at(0x7D19);
[; ;pic18f4331.h: 8152: extern volatile __bit IC1IF __at(0x7D21);
[; ;pic18f4331.h: 8155: extern volatile __bit IC1IP __at(0x7D29);
[; ;pic18f4331.h: 8158: extern volatile __bit IC2QEIE __at(0x7D1A);
[; ;pic18f4331.h: 8161: extern volatile __bit IC2QEIF __at(0x7D22);
[; ;pic18f4331.h: 8164: extern volatile __bit IC2QEIP __at(0x7D2A);
[; ;pic18f4331.h: 8167: extern volatile __bit IC3DRIE __at(0x7D1B);
[; ;pic18f4331.h: 8170: extern volatile __bit IC3DRIF __at(0x7D23);
[; ;pic18f4331.h: 8173: extern volatile __bit IC3DRIP __at(0x7D2B);
[; ;pic18f4331.h: 8176: extern volatile __bit IDLEN __at(0x7E9F);
[; ;pic18f4331.h: 8179: extern volatile __bit INT0 __at(0x7C13);
[; ;pic18f4331.h: 8182: extern volatile __bit INT0E __at(0x7F94);
[; ;pic18f4331.h: 8185: extern volatile __bit INT0F __at(0x7F91);
[; ;pic18f4331.h: 8188: extern volatile __bit INT0IE __at(0x7F94);
[; ;pic18f4331.h: 8191: extern volatile __bit INT0IF __at(0x7F91);
[; ;pic18f4331.h: 8194: extern volatile __bit INT1 __at(0x7C14);
[; ;pic18f4331.h: 8197: extern volatile __bit INT1E __at(0x7F83);
[; ;pic18f4331.h: 8200: extern volatile __bit INT1F __at(0x7F80);
[; ;pic18f4331.h: 8203: extern volatile __bit INT1IE __at(0x7F83);
[; ;pic18f4331.h: 8206: extern volatile __bit INT1IF __at(0x7F80);
[; ;pic18f4331.h: 8209: extern volatile __bit INT1IP __at(0x7F86);
[; ;pic18f4331.h: 8212: extern volatile __bit INT1P __at(0x7F86);
[; ;pic18f4331.h: 8215: extern volatile __bit INT2 __at(0x7C15);
[; ;pic18f4331.h: 8218: extern volatile __bit INT2E __at(0x7F84);
[; ;pic18f4331.h: 8221: extern volatile __bit INT2F __at(0x7F81);
[; ;pic18f4331.h: 8224: extern volatile __bit INT2IE __at(0x7F84);
[; ;pic18f4331.h: 8227: extern volatile __bit INT2IF __at(0x7F81);
[; ;pic18f4331.h: 8230: extern volatile __bit INT2IP __at(0x7F87);
[; ;pic18f4331.h: 8233: extern volatile __bit INT2P __at(0x7F87);
[; ;pic18f4331.h: 8236: extern volatile __bit INTEDG0 __at(0x7F8E);
[; ;pic18f4331.h: 8239: extern volatile __bit INTEDG1 __at(0x7F8D);
[; ;pic18f4331.h: 8242: extern volatile __bit INTEDG2 __at(0x7F8C);
[; ;pic18f4331.h: 8245: extern volatile __bit IOFS __at(0x7E9A);
[; ;pic18f4331.h: 8248: extern volatile __bit IPEN __at(0x7E87);
[; ;pic18f4331.h: 8251: extern volatile __bit IRCF0 __at(0x7E9C);
[; ;pic18f4331.h: 8254: extern volatile __bit IRCF1 __at(0x7E9D);
[; ;pic18f4331.h: 8257: extern volatile __bit IRCF2 __at(0x7E9E);
[; ;pic18f4331.h: 8260: extern volatile __bit IRVST __at(0x7E95);
[; ;pic18f4331.h: 8263: extern volatile __bit IVRST __at(0x7E95);
[; ;pic18f4331.h: 8266: extern volatile __bit LA0 __at(0x7C48);
[; ;pic18f4331.h: 8269: extern volatile __bit LA1 __at(0x7C49);
[; ;pic18f4331.h: 8272: extern volatile __bit LA2 __at(0x7C4A);
[; ;pic18f4331.h: 8275: extern volatile __bit LA3 __at(0x7C4B);
[; ;pic18f4331.h: 8278: extern volatile __bit LA4 __at(0x7C4C);
[; ;pic18f4331.h: 8281: extern volatile __bit LA5 __at(0x7C4D);
[; ;pic18f4331.h: 8284: extern volatile __bit LA6 __at(0x7C4E);
[; ;pic18f4331.h: 8287: extern volatile __bit LA7 __at(0x7C4F);
[; ;pic18f4331.h: 8290: extern volatile __bit LATA0 __at(0x7C48);
[; ;pic18f4331.h: 8293: extern volatile __bit LATA1 __at(0x7C49);
[; ;pic18f4331.h: 8296: extern volatile __bit LATA2 __at(0x7C4A);
[; ;pic18f4331.h: 8299: extern volatile __bit LATA3 __at(0x7C4B);
[; ;pic18f4331.h: 8302: extern volatile __bit LATA4 __at(0x7C4C);
[; ;pic18f4331.h: 8305: extern volatile __bit LATA5 __at(0x7C4D);
[; ;pic18f4331.h: 8308: extern volatile __bit LATA6 __at(0x7C4E);
[; ;pic18f4331.h: 8311: extern volatile __bit LATA7 __at(0x7C4F);
[; ;pic18f4331.h: 8314: extern volatile __bit LATB0 __at(0x7C50);
[; ;pic18f4331.h: 8317: extern volatile __bit LATB1 __at(0x7C51);
[; ;pic18f4331.h: 8320: extern volatile __bit LATB2 __at(0x7C52);
[; ;pic18f4331.h: 8323: extern volatile __bit LATB3 __at(0x7C53);
[; ;pic18f4331.h: 8326: extern volatile __bit LATB4 __at(0x7C54);
[; ;pic18f4331.h: 8329: extern volatile __bit LATB5 __at(0x7C55);
[; ;pic18f4331.h: 8332: extern volatile __bit LATB6 __at(0x7C56);
[; ;pic18f4331.h: 8335: extern volatile __bit LATB7 __at(0x7C57);
[; ;pic18f4331.h: 8338: extern volatile __bit LATC0 __at(0x7C58);
[; ;pic18f4331.h: 8341: extern volatile __bit LATC1 __at(0x7C59);
[; ;pic18f4331.h: 8344: extern volatile __bit LATC2 __at(0x7C5A);
[; ;pic18f4331.h: 8347: extern volatile __bit LATC3 __at(0x7C5B);
[; ;pic18f4331.h: 8350: extern volatile __bit LATC4 __at(0x7C5C);
[; ;pic18f4331.h: 8353: extern volatile __bit LATC5 __at(0x7C5D);
[; ;pic18f4331.h: 8356: extern volatile __bit LATC6 __at(0x7C5E);
[; ;pic18f4331.h: 8359: extern volatile __bit LATC7 __at(0x7C5F);
[; ;pic18f4331.h: 8362: extern volatile __bit LATD0 __at(0x7C60);
[; ;pic18f4331.h: 8365: extern volatile __bit LATD1 __at(0x7C61);
[; ;pic18f4331.h: 8368: extern volatile __bit LATD2 __at(0x7C62);
[; ;pic18f4331.h: 8371: extern volatile __bit LATD3 __at(0x7C63);
[; ;pic18f4331.h: 8374: extern volatile __bit LATD4 __at(0x7C64);
[; ;pic18f4331.h: 8377: extern volatile __bit LATD5 __at(0x7C65);
[; ;pic18f4331.h: 8380: extern volatile __bit LATD6 __at(0x7C66);
[; ;pic18f4331.h: 8383: extern volatile __bit LATD7 __at(0x7C67);
[; ;pic18f4331.h: 8386: extern volatile __bit LATE0 __at(0x7C68);
[; ;pic18f4331.h: 8389: extern volatile __bit LATE1 __at(0x7C69);
[; ;pic18f4331.h: 8392: extern volatile __bit LATE2 __at(0x7C6A);
[; ;pic18f4331.h: 8395: extern volatile __bit LB0 __at(0x7C50);
[; ;pic18f4331.h: 8398: extern volatile __bit LB1 __at(0x7C51);
[; ;pic18f4331.h: 8401: extern volatile __bit LB2 __at(0x7C52);
[; ;pic18f4331.h: 8404: extern volatile __bit LB3 __at(0x7C53);
[; ;pic18f4331.h: 8407: extern volatile __bit LB4 __at(0x7C54);
[; ;pic18f4331.h: 8410: extern volatile __bit LB5 __at(0x7C55);
[; ;pic18f4331.h: 8413: extern volatile __bit LB6 __at(0x7C56);
[; ;pic18f4331.h: 8416: extern volatile __bit LB7 __at(0x7C57);
[; ;pic18f4331.h: 8419: extern volatile __bit LC0 __at(0x7C58);
[; ;pic18f4331.h: 8422: extern volatile __bit LC1 __at(0x7C59);
[; ;pic18f4331.h: 8425: extern volatile __bit LC2 __at(0x7C5A);
[; ;pic18f4331.h: 8428: extern volatile __bit LC3 __at(0x7C5B);
[; ;pic18f4331.h: 8431: extern volatile __bit LC4 __at(0x7C5C);
[; ;pic18f4331.h: 8434: extern volatile __bit LC5 __at(0x7C5D);
[; ;pic18f4331.h: 8437: extern volatile __bit LC6 __at(0x7C5E);
[; ;pic18f4331.h: 8440: extern volatile __bit LC7 __at(0x7C5F);
[; ;pic18f4331.h: 8443: extern volatile __bit LD0 __at(0x7C60);
[; ;pic18f4331.h: 8446: extern volatile __bit LD1 __at(0x7C61);
[; ;pic18f4331.h: 8449: extern volatile __bit LD2 __at(0x7C62);
[; ;pic18f4331.h: 8452: extern volatile __bit LD3 __at(0x7C63);
[; ;pic18f4331.h: 8455: extern volatile __bit LD4 __at(0x7C64);
[; ;pic18f4331.h: 8458: extern volatile __bit LD5 __at(0x7C65);
[; ;pic18f4331.h: 8461: extern volatile __bit LD6 __at(0x7C66);
[; ;pic18f4331.h: 8464: extern volatile __bit LD7 __at(0x7C67);
[; ;pic18f4331.h: 8467: extern volatile __bit LE0 __at(0x7C68);
[; ;pic18f4331.h: 8470: extern volatile __bit LE1 __at(0x7C69);
[; ;pic18f4331.h: 8473: extern volatile __bit LE2 __at(0x7C6A);
[; ;pic18f4331.h: 8476: extern volatile __bit LVDEN __at(0x7E94);
[; ;pic18f4331.h: 8479: extern volatile __bit LVDIE __at(0x7D02);
[; ;pic18f4331.h: 8482: extern volatile __bit LVDIF __at(0x7D0A);
[; ;pic18f4331.h: 8485: extern volatile __bit LVDIN __at(0x7C05);
[; ;pic18f4331.h: 8488: extern volatile __bit LVDIP __at(0x7D12);
[; ;pic18f4331.h: 8491: extern volatile __bit LVDL0 __at(0x7E90);
[; ;pic18f4331.h: 8494: extern volatile __bit LVDL1 __at(0x7E91);
[; ;pic18f4331.h: 8497: extern volatile __bit LVDL2 __at(0x7E92);
[; ;pic18f4331.h: 8500: extern volatile __bit LVDL3 __at(0x7E93);
[; ;pic18f4331.h: 8503: extern volatile __bit MCLR __at(0x7C23);
[; ;pic18f4331.h: 8506: extern volatile __bit NEGATIVE __at(0x7EC4);
[; ;pic18f4331.h: 8509: extern volatile __bit NOT_A __at(0x7E3D);
[; ;pic18f4331.h: 8512: extern volatile __bit NOT_ADDRESS __at(0x7E3D);
[; ;pic18f4331.h: 8515: extern volatile __bit NOT_BOR __at(0x7E80);
[; ;pic18f4331.h: 8518: extern volatile __bit NOT_DONE __at(0x7E11);
[; ;pic18f4331.h: 8521: extern volatile __bit NOT_DOWN __at(0x7DB5);
[; ;pic18f4331.h: 8524: extern volatile __bit NOT_FLTA __at(0x7C11);
[; ;pic18f4331.h: 8527: extern volatile __bit NOT_FLTB __at(0x7C12);
[; ;pic18f4331.h: 8530: extern volatile __bit NOT_IPEN __at(0x7E87);
[; ;pic18f4331.h: 8533: extern volatile __bit NOT_MCLR __at(0x7C23);
[; ;pic18f4331.h: 8536: extern volatile __bit NOT_PD __at(0x7E82);
[; ;pic18f4331.h: 8539: extern volatile __bit NOT_POR __at(0x7E81);
[; ;pic18f4331.h: 8542: extern volatile __bit NOT_RBPU __at(0x7F8F);
[; ;pic18f4331.h: 8545: extern volatile __bit NOT_RESEN __at(0x7DBE);
[; ;pic18f4331.h: 8548: extern volatile __bit NOT_RI __at(0x7E84);
[; ;pic18f4331.h: 8551: extern volatile __bit NOT_SS __at(0x7C16);
[; ;pic18f4331.h: 8554: extern volatile __bit NOT_T1SYNC __at(0x7E6A);
[; ;pic18f4331.h: 8557: extern volatile __bit NOT_T5SYNC __at(0x7DBA);
[; ;pic18f4331.h: 8560: extern volatile __bit NOT_TO __at(0x7E83);
[; ;pic18f4331.h: 8563: extern volatile __bit NOT_VELM __at(0x7DB7);
[; ;pic18f4331.h: 8566: extern volatile __bit NOT_W __at(0x7E3A);
[; ;pic18f4331.h: 8569: extern volatile __bit NOT_WRITE __at(0x7E3A);
[; ;pic18f4331.h: 8572: extern volatile __bit OERR __at(0x7D59);
[; ;pic18f4331.h: 8575: extern volatile __bit OSC1 __at(0x7C07);
[; ;pic18f4331.h: 8578: extern volatile __bit OSC2 __at(0x7C06);
[; ;pic18f4331.h: 8581: extern volatile __bit OSFIE __at(0x7D07);
[; ;pic18f4331.h: 8584: extern volatile __bit OSFIF __at(0x7D0F);
[; ;pic18f4331.h: 8587: extern volatile __bit OSFIP __at(0x7D17);
[; ;pic18f4331.h: 8590: extern volatile __bit OSTS __at(0x7E9B);
[; ;pic18f4331.h: 8593: extern volatile __bit OSYNC __at(0x7B70);
[; ;pic18f4331.h: 8596: extern volatile __bit OV __at(0x7EC3);
[; ;pic18f4331.h: 8599: extern volatile __bit OVERFLOW __at(0x7EC3);
[; ;pic18f4331.h: 8602: extern volatile __bit PA1 __at(0x7C12);
[; ;pic18f4331.h: 8605: extern volatile __bit PA2 __at(0x7C11);
[; ;pic18f4331.h: 8608: extern volatile __bit PB2 __at(0x7C22);
[; ;pic18f4331.h: 8611: extern volatile __bit PC2 __at(0x7C21);
[; ;pic18f4331.h: 8614: extern volatile __bit PC3E __at(0x7C23);
[; ;pic18f4331.h: 8617: extern volatile __bit PD __at(0x7E82);
[; ;pic18f4331.h: 8620: extern volatile __bit PD2 __at(0x7C20);
[; ;pic18f4331.h: 8623: extern volatile __bit PDEC0 __at(0x7DB0);
[; ;pic18f4331.h: 8626: extern volatile __bit PDEC1 __at(0x7DB1);
[; ;pic18f4331.h: 8629: extern volatile __bit PEIE __at(0x7F96);
[; ;pic18f4331.h: 8632: extern volatile __bit PEIE_GIEL __at(0x7F96);
[; ;pic18f4331.h: 8635: extern volatile __bit PMOD0 __at(0x7B78);
[; ;pic18f4331.h: 8638: extern volatile __bit PMOD1 __at(0x7B79);
[; ;pic18f4331.h: 8641: extern volatile __bit PMOD2 __at(0x7B7A);
[; ;pic18f4331.h: 8644: extern volatile __bit PMOD3 __at(0x7B7B);
[; ;pic18f4331.h: 8647: extern volatile __bit POR __at(0x7E81);
[; ;pic18f4331.h: 8650: extern volatile __bit POUT0 __at(0x7B50);
[; ;pic18f4331.h: 8653: extern volatile __bit POUT1 __at(0x7B51);
[; ;pic18f4331.h: 8656: extern volatile __bit POUT2 __at(0x7B52);
[; ;pic18f4331.h: 8659: extern volatile __bit POUT3 __at(0x7B53);
[; ;pic18f4331.h: 8662: extern volatile __bit POUT4 __at(0x7B54);
[; ;pic18f4331.h: 8665: extern volatile __bit POUT5 __at(0x7B55);
[; ;pic18f4331.h: 8668: extern volatile __bit POUT6 __at(0x7B56);
[; ;pic18f4331.h: 8671: extern volatile __bit POUT7 __at(0x7B57);
[; ;pic18f4331.h: 8674: extern volatile __bit POVD0 __at(0x7B58);
[; ;pic18f4331.h: 8677: extern volatile __bit POVD1 __at(0x7B59);
[; ;pic18f4331.h: 8680: extern volatile __bit POVD2 __at(0x7B5A);
[; ;pic18f4331.h: 8683: extern volatile __bit POVD3 __at(0x7B5B);
[; ;pic18f4331.h: 8686: extern volatile __bit POVD4 __at(0x7B5C);
[; ;pic18f4331.h: 8689: extern volatile __bit POVD5 __at(0x7B5D);
[; ;pic18f4331.h: 8692: extern volatile __bit POVD6 __at(0x7B5E);
[; ;pic18f4331.h: 8695: extern volatile __bit POVD7 __at(0x7B5F);
[; ;pic18f4331.h: 8698: extern volatile __bit PSA __at(0x7EAB);
[; ;pic18f4331.h: 8701: extern volatile __bit PTCKPS0 __at(0x7BFA);
[; ;pic18f4331.h: 8704: extern volatile __bit PTCKPS1 __at(0x7BFB);
[; ;pic18f4331.h: 8707: extern volatile __bit PTDIR __at(0x7BF6);
[; ;pic18f4331.h: 8710: extern volatile __bit PTEN __at(0x7BF7);
[; ;pic18f4331.h: 8713: extern volatile __bit PTIE __at(0x7D1C);
[; ;pic18f4331.h: 8716: extern volatile __bit PTIF __at(0x7D24);
[; ;pic18f4331.h: 8719: extern volatile __bit PTIP __at(0x7D2C);
[; ;pic18f4331.h: 8722: extern volatile __bit PTMOD0 __at(0x7BF8);
[; ;pic18f4331.h: 8725: extern volatile __bit PTMOD1 __at(0x7BF9);
[; ;pic18f4331.h: 8728: extern volatile __bit PTOPS0 __at(0x7BFC);
[; ;pic18f4331.h: 8731: extern volatile __bit PTOPS1 __at(0x7BFD);
[; ;pic18f4331.h: 8734: extern volatile __bit PTOPS2 __at(0x7BFE);
[; ;pic18f4331.h: 8737: extern volatile __bit PTOPS3 __at(0x7BFF);
[; ;pic18f4331.h: 8740: extern volatile __bit PWMEN0 __at(0x7B7C);
[; ;pic18f4331.h: 8743: extern volatile __bit PWMEN1 __at(0x7B7D);
[; ;pic18f4331.h: 8746: extern volatile __bit PWMEN2 __at(0x7B7E);
[; ;pic18f4331.h: 8749: extern volatile __bit QEIM0 __at(0x7DB2);
[; ;pic18f4331.h: 8752: extern volatile __bit QEIM1 __at(0x7DB3);
[; ;pic18f4331.h: 8755: extern volatile __bit QEIM2 __at(0x7DB4);
[; ;pic18f4331.h: 8758: extern volatile __bit __attribute__((__deprecated__)) RA0 __at(0x7C00);
[; ;pic18f4331.h: 8761: extern volatile __bit __attribute__((__deprecated__)) RA1 __at(0x7C01);
[; ;pic18f4331.h: 8764: extern volatile __bit __attribute__((__deprecated__)) RA2 __at(0x7C02);
[; ;pic18f4331.h: 8767: extern volatile __bit __attribute__((__deprecated__)) RA3 __at(0x7C03);
[; ;pic18f4331.h: 8770: extern volatile __bit __attribute__((__deprecated__)) RA4 __at(0x7C04);
[; ;pic18f4331.h: 8773: extern volatile __bit __attribute__((__deprecated__)) RA5 __at(0x7C05);
[; ;pic18f4331.h: 8776: extern volatile __bit __attribute__((__deprecated__)) RA6 __at(0x7C06);
[; ;pic18f4331.h: 8779: extern volatile __bit __attribute__((__deprecated__)) RA7 __at(0x7C07);
[; ;pic18f4331.h: 8782: extern volatile __bit __attribute__((__deprecated__)) RB0 __at(0x7C08);
[; ;pic18f4331.h: 8785: extern volatile __bit __attribute__((__deprecated__)) RB1 __at(0x7C09);
[; ;pic18f4331.h: 8788: extern volatile __bit __attribute__((__deprecated__)) RB2 __at(0x7C0A);
[; ;pic18f4331.h: 8791: extern volatile __bit __attribute__((__deprecated__)) RB3 __at(0x7C0B);
[; ;pic18f4331.h: 8794: extern volatile __bit __attribute__((__deprecated__)) RB4 __at(0x7C0C);
[; ;pic18f4331.h: 8797: extern volatile __bit __attribute__((__deprecated__)) RB5 __at(0x7C0D);
[; ;pic18f4331.h: 8800: extern volatile __bit __attribute__((__deprecated__)) RB6 __at(0x7C0E);
[; ;pic18f4331.h: 8803: extern volatile __bit __attribute__((__deprecated__)) RB7 __at(0x7C0F);
[; ;pic18f4331.h: 8806: extern volatile __bit RBIE __at(0x7F93);
[; ;pic18f4331.h: 8809: extern volatile __bit RBIF __at(0x7F90);
[; ;pic18f4331.h: 8812: extern volatile __bit RBIP __at(0x7F88);
[; ;pic18f4331.h: 8815: extern volatile __bit RBPU __at(0x7F8F);
[; ;pic18f4331.h: 8818: extern volatile __bit __attribute__((__deprecated__)) RC0 __at(0x7C10);
[; ;pic18f4331.h: 8821: extern volatile __bit __attribute__((__deprecated__)) RC1 __at(0x7C11);
[; ;pic18f4331.h: 8824: extern volatile __bit RC1IE __at(0x7CED);
[; ;pic18f4331.h: 8827: extern volatile __bit RC1IF __at(0x7CF5);
[; ;pic18f4331.h: 8830: extern volatile __bit RC1IP __at(0x7CFD);
[; ;pic18f4331.h: 8833: extern volatile __bit __attribute__((__deprecated__)) RC2 __at(0x7C12);
[; ;pic18f4331.h: 8836: extern volatile __bit __attribute__((__deprecated__)) RC3 __at(0x7C13);
[; ;pic18f4331.h: 8839: extern volatile __bit __attribute__((__deprecated__)) RC4 __at(0x7C14);
[; ;pic18f4331.h: 8842: extern volatile __bit __attribute__((__deprecated__)) RC5 __at(0x7C15);
[; ;pic18f4331.h: 8845: extern volatile __bit __attribute__((__deprecated__)) RC6 __at(0x7C16);
[; ;pic18f4331.h: 8848: extern volatile __bit __attribute__((__deprecated__)) RC7 __at(0x7C17);
[; ;pic18f4331.h: 8851: extern volatile __bit RC8_9 __at(0x7D5E);
[; ;pic18f4331.h: 8854: extern volatile __bit RC9 __at(0x7D5E);
[; ;pic18f4331.h: 8857: extern volatile __bit RCD8 __at(0x7D58);
[; ;pic18f4331.h: 8860: extern volatile __bit RCIDL __at(0x7D56);
[; ;pic18f4331.h: 8863: extern volatile __bit RCIE __at(0x7CED);
[; ;pic18f4331.h: 8866: extern volatile __bit RCIF __at(0x7CF5);
[; ;pic18f4331.h: 8869: extern volatile __bit RCIP __at(0x7CFD);
[; ;pic18f4331.h: 8872: extern volatile __bit RCMT __at(0x7D56);
[; ;pic18f4331.h: 8875: extern volatile __bit RD __at(0x7D30);
[; ;pic18f4331.h: 8878: extern volatile __bit __attribute__((__deprecated__)) RD0 __at(0x7C18);
[; ;pic18f4331.h: 8881: extern volatile __bit __attribute__((__deprecated__)) RD1 __at(0x7C19);
[; ;pic18f4331.h: 8884: extern volatile __bit RD16 __at(0x7E6F);
[; ;pic18f4331.h: 8887: extern volatile __bit RD165 __at(0x7DB9);
[; ;pic18f4331.h: 8890: extern volatile __bit __attribute__((__deprecated__)) RD2 __at(0x7C1A);
[; ;pic18f4331.h: 8893: extern volatile __bit __attribute__((__deprecated__)) RD3 __at(0x7C1B);
[; ;pic18f4331.h: 8896: extern volatile __bit __attribute__((__deprecated__)) RD4 __at(0x7C1C);
[; ;pic18f4331.h: 8899: extern volatile __bit __attribute__((__deprecated__)) RD5 __at(0x7C1D);
[; ;pic18f4331.h: 8902: extern volatile __bit __attribute__((__deprecated__)) RD6 __at(0x7C1E);
[; ;pic18f4331.h: 8905: extern volatile __bit __attribute__((__deprecated__)) RD7 __at(0x7C1F);
[; ;pic18f4331.h: 8908: extern volatile __bit RDE __at(0x7C20);
[; ;pic18f4331.h: 8911: extern volatile __bit __attribute__((__deprecated__)) RE0 __at(0x7C20);
[; ;pic18f4331.h: 8914: extern volatile __bit __attribute__((__deprecated__)) RE1 __at(0x7C21);
[; ;pic18f4331.h: 8917: extern volatile __bit __attribute__((__deprecated__)) RE2 __at(0x7C22);
[; ;pic18f4331.h: 8920: extern volatile __bit RE3 __at(0x7C23);
[; ;pic18f4331.h: 8923: extern volatile __bit READ_WRITE __at(0x7E3A);
[; ;pic18f4331.h: 8926: extern volatile __bit RESEN __at(0x7DBE);
[; ;pic18f4331.h: 8929: extern volatile __bit RI __at(0x7E84);
[; ;pic18f4331.h: 8932: extern volatile __bit RJPU __at(0x7C07);
[; ;pic18f4331.h: 8935: extern volatile __bit RW __at(0x7E3A);
[; ;pic18f4331.h: 8938: extern volatile __bit RX __at(0x7C17);
[; ;pic18f4331.h: 8941: extern volatile __bit RX9 __at(0x7D5E);
[; ;pic18f4331.h: 8944: extern volatile __bit RX9D __at(0x7D58);
[; ;pic18f4331.h: 8947: extern volatile __bit RXB0IE __at(0x7D18);
[; ;pic18f4331.h: 8950: extern volatile __bit RXB1IE __at(0x7D19);
[; ;pic18f4331.h: 8953: extern volatile __bit RXBNIE __at(0x7D19);
[; ;pic18f4331.h: 8956: extern volatile __bit RXBNIF __at(0x7D21);
[; ;pic18f4331.h: 8959: extern volatile __bit RXBNIP __at(0x7D29);
[; ;pic18f4331.h: 8962: extern volatile __bit RXCKP __at(0x7D55);
[; ;pic18f4331.h: 8965: extern volatile __bit RXDTP __at(0x7D55);
[; ;pic18f4331.h: 8968: extern volatile __bit R_NOT_W __at(0x7E3A);
[; ;pic18f4331.h: 8971: extern volatile __bit R_W __at(0x7E3A);
[; ;pic18f4331.h: 8974: extern volatile __bit R_nW __at(0x7E3A);
[; ;pic18f4331.h: 8977: extern volatile __bit SASEL0 __at(0x7CC8);
[; ;pic18f4331.h: 8980: extern volatile __bit SASEL1 __at(0x7CC9);
[; ;pic18f4331.h: 8983: extern volatile __bit SBSEL0 __at(0x7CCC);
[; ;pic18f4331.h: 8986: extern volatile __bit SBSEL1 __at(0x7CCD);
[; ;pic18f4331.h: 8989: extern volatile __bit SCK __at(0x7C15);
[; ;pic18f4331.h: 8992: extern volatile __bit SCKP __at(0x7D54);
[; ;pic18f4331.h: 8995: extern volatile __bit SCL __at(0x7C15);
[; ;pic18f4331.h: 8998: extern volatile __bit SCS0 __at(0x7E98);
[; ;pic18f4331.h: 9001: extern volatile __bit SCS1 __at(0x7E99);
[; ;pic18f4331.h: 9004: extern volatile __bit SCSEL0 __at(0x7CCA);
[; ;pic18f4331.h: 9007: extern volatile __bit SCSEL1 __at(0x7CCB);
[; ;pic18f4331.h: 9010: extern volatile __bit SDA __at(0x7C14);
[; ;pic18f4331.h: 9013: extern volatile __bit SDI __at(0x7C14);
[; ;pic18f4331.h: 9016: extern volatile __bit SDO __at(0x7C17);
[; ;pic18f4331.h: 9019: extern volatile __bit SDSEL0 __at(0x7CCE);
[; ;pic18f4331.h: 9022: extern volatile __bit SDSEL1 __at(0x7CCF);
[; ;pic18f4331.h: 9025: extern volatile __bit SENDB __at(0x7D63);
[; ;pic18f4331.h: 9028: extern volatile __bit SENDB1 __at(0x7D63);
[; ;pic18f4331.h: 9031: extern volatile __bit SEVOPS0 __at(0x7B74);
[; ;pic18f4331.h: 9034: extern volatile __bit SEVOPS1 __at(0x7B75);
[; ;pic18f4331.h: 9037: extern volatile __bit SEVOPS2 __at(0x7B76);
[; ;pic18f4331.h: 9040: extern volatile __bit SEVOPS3 __at(0x7B77);
[; ;pic18f4331.h: 9043: extern volatile __bit SEVTDIR __at(0x7B73);
[; ;pic18f4331.h: 9046: extern volatile __bit SMP __at(0x7E3F);
[; ;pic18f4331.h: 9049: extern volatile __bit SOSCEN __at(0x7E6B);
[; ;pic18f4331.h: 9052: extern volatile __bit SOSCEN5 __at(0x7DBB);
[; ;pic18f4331.h: 9055: extern volatile __bit SPEN __at(0x7D5F);
[; ;pic18f4331.h: 9058: extern volatile __bit SREN __at(0x7D5D);
[; ;pic18f4331.h: 9061: extern volatile __bit SRENA __at(0x7D5D);
[; ;pic18f4331.h: 9064: extern volatile __bit SS __at(0x7C16);
[; ;pic18f4331.h: 9067: extern volatile __bit SS2 __at(0x7C1F);
[; ;pic18f4331.h: 9070: extern volatile __bit SSPEN __at(0x7E35);
[; ;pic18f4331.h: 9073: extern volatile __bit SSPIE __at(0x7CEB);
[; ;pic18f4331.h: 9076: extern volatile __bit SSPIF __at(0x7CF3);
[; ;pic18f4331.h: 9079: extern volatile __bit SSPIP __at(0x7CFB);
[; ;pic18f4331.h: 9082: extern volatile __bit SSPM0 __at(0x7E30);
[; ;pic18f4331.h: 9085: extern volatile __bit SSPM1 __at(0x7E31);
[; ;pic18f4331.h: 9088: extern volatile __bit SSPM2 __at(0x7E32);
[; ;pic18f4331.h: 9091: extern volatile __bit SSPM3 __at(0x7E33);
[; ;pic18f4331.h: 9094: extern volatile __bit SSPOV __at(0x7E36);
[; ;pic18f4331.h: 9097: extern volatile __bit SSRC0 __at(0x7CD0);
[; ;pic18f4331.h: 9100: extern volatile __bit SSRC1 __at(0x7CD1);
[; ;pic18f4331.h: 9103: extern volatile __bit SSRC2 __at(0x7CD2);
[; ;pic18f4331.h: 9106: extern volatile __bit SSRC3 __at(0x7CD3);
[; ;pic18f4331.h: 9109: extern volatile __bit SSRC4 __at(0x7CD4);
[; ;pic18f4331.h: 9112: extern volatile __bit START __at(0x7E3B);
[; ;pic18f4331.h: 9115: extern volatile __bit STKFUL __at(0x7FE7);
[; ;pic18f4331.h: 9118: extern volatile __bit STKOVF __at(0x7FE7);
[; ;pic18f4331.h: 9121: extern volatile __bit STKPTR0 __at(0x7FE0);
[; ;pic18f4331.h: 9124: extern volatile __bit STKPTR1 __at(0x7FE1);
[; ;pic18f4331.h: 9127: extern volatile __bit STKPTR2 __at(0x7FE2);
[; ;pic18f4331.h: 9130: extern volatile __bit STKPTR3 __at(0x7FE3);
[; ;pic18f4331.h: 9133: extern volatile __bit STKPTR4 __at(0x7FE4);
[; ;pic18f4331.h: 9136: extern volatile __bit STKUNF __at(0x7FE6);
[; ;pic18f4331.h: 9139: extern volatile __bit STOP __at(0x7E3C);
[; ;pic18f4331.h: 9142: extern volatile __bit SWDTEN __at(0x7E88);
[; ;pic18f4331.h: 9145: extern volatile __bit SYNC __at(0x7D64);
[; ;pic18f4331.h: 9148: extern volatile __bit SYNC1 __at(0x7D64);
[; ;pic18f4331.h: 9151: extern volatile __bit T016BIT __at(0x7EAE);
[; ;pic18f4331.h: 9154: extern volatile __bit T0CKI __at(0x7C13);
[; ;pic18f4331.h: 9157: extern volatile __bit T0CS __at(0x7EAD);
[; ;pic18f4331.h: 9160: extern volatile __bit T0IE __at(0x7F95);
[; ;pic18f4331.h: 9163: extern volatile __bit T0IF __at(0x7F92);
[; ;pic18f4331.h: 9166: extern volatile __bit T0IP __at(0x7F8A);
[; ;pic18f4331.h: 9169: extern volatile __bit T0PS0 __at(0x7EA8);
[; ;pic18f4331.h: 9172: extern volatile __bit T0PS1 __at(0x7EA9);
[; ;pic18f4331.h: 9175: extern volatile __bit T0PS2 __at(0x7EAA);
[; ;pic18f4331.h: 9178: extern volatile __bit T0PS3 __at(0x7EAB);
[; ;pic18f4331.h: 9181: extern volatile __bit T0SE __at(0x7EAC);
[; ;pic18f4331.h: 9184: extern volatile __bit T13CKI __at(0x7C10);
[; ;pic18f4331.h: 9187: extern volatile __bit T1CKPS0 __at(0x7E6C);
[; ;pic18f4331.h: 9190: extern volatile __bit T1CKPS1 __at(0x7E6D);
[; ;pic18f4331.h: 9193: extern volatile __bit T1INSYNC __at(0x7E6A);
[; ;pic18f4331.h: 9196: extern volatile __bit T1OSCEN __at(0x7E6B);
[; ;pic18f4331.h: 9199: extern volatile __bit T1OSI __at(0x7C11);
[; ;pic18f4331.h: 9202: extern volatile __bit T1OSO __at(0x7C10);
[; ;pic18f4331.h: 9205: extern volatile __bit T1RD16 __at(0x7E6F);
[; ;pic18f4331.h: 9208: extern volatile __bit T1RUN __at(0x7E6E);
[; ;pic18f4331.h: 9211: extern volatile __bit T1SYNC __at(0x7E6A);
[; ;pic18f4331.h: 9214: extern volatile __bit T2CKPS0 __at(0x7E50);
[; ;pic18f4331.h: 9217: extern volatile __bit T2CKPS1 __at(0x7E51);
[; ;pic18f4331.h: 9220: extern volatile __bit T2OUTPS0 __at(0x7E53);
[; ;pic18f4331.h: 9223: extern volatile __bit T2OUTPS1 __at(0x7E54);
[; ;pic18f4331.h: 9226: extern volatile __bit T2OUTPS2 __at(0x7E55);
[; ;pic18f4331.h: 9229: extern volatile __bit T2OUTPS3 __at(0x7E56);
[; ;pic18f4331.h: 9232: extern volatile __bit T5CKI __at(0x7C13);
[; ;pic18f4331.h: 9235: extern volatile __bit T5MOD __at(0x7DBD);
[; ;pic18f4331.h: 9238: extern volatile __bit T5PS0 __at(0x7DBB);
[; ;pic18f4331.h: 9241: extern volatile __bit T5PS1 __at(0x7DBC);
[; ;pic18f4331.h: 9244: extern volatile __bit T5SEN __at(0x7DBF);
[; ;pic18f4331.h: 9247: extern volatile __bit T5SYNC __at(0x7DBA);
[; ;pic18f4331.h: 9250: extern volatile __bit TBIE __at(0x7CEC);
[; ;pic18f4331.h: 9253: extern volatile __bit TBIF __at(0x7CF4);
[; ;pic18f4331.h: 9256: extern volatile __bit TBIP __at(0x7CFC);
[; ;pic18f4331.h: 9259: extern volatile __bit TMR0IE __at(0x7F95);
[; ;pic18f4331.h: 9262: extern volatile __bit TMR0IF __at(0x7F92);
[; ;pic18f4331.h: 9265: extern volatile __bit TMR0IP __at(0x7F8A);
[; ;pic18f4331.h: 9268: extern volatile __bit TMR0ON __at(0x7EAF);
[; ;pic18f4331.h: 9271: extern volatile __bit TMR1CS __at(0x7E69);
[; ;pic18f4331.h: 9274: extern volatile __bit TMR1IE __at(0x7CE8);
[; ;pic18f4331.h: 9277: extern volatile __bit TMR1IF __at(0x7CF0);
[; ;pic18f4331.h: 9280: extern volatile __bit TMR1IP __at(0x7CF8);
[; ;pic18f4331.h: 9283: extern volatile __bit TMR1ON __at(0x7E68);
[; ;pic18f4331.h: 9286: extern volatile __bit TMR2IE __at(0x7CE9);
[; ;pic18f4331.h: 9289: extern volatile __bit TMR2IF __at(0x7CF1);
[; ;pic18f4331.h: 9292: extern volatile __bit TMR2IP __at(0x7CF9);
[; ;pic18f4331.h: 9295: extern volatile __bit TMR2ON __at(0x7E52);
[; ;pic18f4331.h: 9298: extern volatile __bit TMR5CS __at(0x7DB9);
[; ;pic18f4331.h: 9301: extern volatile __bit TMR5IE __at(0x7D18);
[; ;pic18f4331.h: 9304: extern volatile __bit TMR5IF __at(0x7D20);
[; ;pic18f4331.h: 9307: extern volatile __bit TMR5IP __at(0x7D28);
[; ;pic18f4331.h: 9310: extern volatile __bit TMR5ON __at(0x7DB8);
[; ;pic18f4331.h: 9313: extern volatile __bit TO __at(0x7E83);
[; ;pic18f4331.h: 9316: extern volatile __bit TOUTPS0 __at(0x7E53);
[; ;pic18f4331.h: 9319: extern volatile __bit TOUTPS1 __at(0x7E54);
[; ;pic18f4331.h: 9322: extern volatile __bit TOUTPS2 __at(0x7E55);
[; ;pic18f4331.h: 9325: extern volatile __bit TOUTPS3 __at(0x7E56);
[; ;pic18f4331.h: 9328: extern volatile __bit TRISA0 __at(0x7C90);
[; ;pic18f4331.h: 9331: extern volatile __bit TRISA1 __at(0x7C91);
[; ;pic18f4331.h: 9334: extern volatile __bit TRISA2 __at(0x7C92);
[; ;pic18f4331.h: 9337: extern volatile __bit TRISA3 __at(0x7C93);
[; ;pic18f4331.h: 9340: extern volatile __bit TRISA4 __at(0x7C94);
[; ;pic18f4331.h: 9343: extern volatile __bit TRISA5 __at(0x7C95);
[; ;pic18f4331.h: 9346: extern volatile __bit TRISA6 __at(0x7C96);
[; ;pic18f4331.h: 9349: extern volatile __bit TRISA7 __at(0x7C97);
[; ;pic18f4331.h: 9352: extern volatile __bit TRISB0 __at(0x7C98);
[; ;pic18f4331.h: 9355: extern volatile __bit TRISB1 __at(0x7C99);
[; ;pic18f4331.h: 9358: extern volatile __bit TRISB2 __at(0x7C9A);
[; ;pic18f4331.h: 9361: extern volatile __bit TRISB3 __at(0x7C9B);
[; ;pic18f4331.h: 9364: extern volatile __bit TRISB4 __at(0x7C9C);
[; ;pic18f4331.h: 9367: extern volatile __bit TRISB5 __at(0x7C9D);
[; ;pic18f4331.h: 9370: extern volatile __bit TRISB6 __at(0x7C9E);
[; ;pic18f4331.h: 9373: extern volatile __bit TRISB7 __at(0x7C9F);
[; ;pic18f4331.h: 9376: extern volatile __bit TRISC0 __at(0x7CA0);
[; ;pic18f4331.h: 9379: extern volatile __bit TRISC1 __at(0x7CA1);
[; ;pic18f4331.h: 9382: extern volatile __bit TRISC2 __at(0x7CA2);
[; ;pic18f4331.h: 9385: extern volatile __bit TRISC3 __at(0x7CA3);
[; ;pic18f4331.h: 9388: extern volatile __bit TRISC4 __at(0x7CA4);
[; ;pic18f4331.h: 9391: extern volatile __bit TRISC5 __at(0x7CA5);
[; ;pic18f4331.h: 9394: extern volatile __bit TRISC6 __at(0x7CA6);
[; ;pic18f4331.h: 9397: extern volatile __bit TRISC7 __at(0x7CA7);
[; ;pic18f4331.h: 9400: extern volatile __bit TRISD0 __at(0x7CA8);
[; ;pic18f4331.h: 9403: extern volatile __bit TRISD1 __at(0x7CA9);
[; ;pic18f4331.h: 9406: extern volatile __bit TRISD2 __at(0x7CAA);
[; ;pic18f4331.h: 9409: extern volatile __bit TRISD3 __at(0x7CAB);
[; ;pic18f4331.h: 9412: extern volatile __bit TRISD4 __at(0x7CAC);
[; ;pic18f4331.h: 9415: extern volatile __bit TRISD5 __at(0x7CAD);
[; ;pic18f4331.h: 9418: extern volatile __bit TRISD6 __at(0x7CAE);
[; ;pic18f4331.h: 9421: extern volatile __bit TRISD7 __at(0x7CAF);
[; ;pic18f4331.h: 9424: extern volatile __bit TRISE0 __at(0x7CB0);
[; ;pic18f4331.h: 9427: extern volatile __bit TRISE1 __at(0x7CB1);
[; ;pic18f4331.h: 9430: extern volatile __bit TRISE2 __at(0x7CB2);
[; ;pic18f4331.h: 9433: extern volatile __bit TRMT __at(0x7D61);
[; ;pic18f4331.h: 9436: extern volatile __bit TRMT1 __at(0x7D61);
[; ;pic18f4331.h: 9439: extern volatile __bit TUN0 __at(0x7CD8);
[; ;pic18f4331.h: 9442: extern volatile __bit TUN1 __at(0x7CD9);
[; ;pic18f4331.h: 9445: extern volatile __bit TUN2 __at(0x7CDA);
[; ;pic18f4331.h: 9448: extern volatile __bit TUN3 __at(0x7CDB);
[; ;pic18f4331.h: 9451: extern volatile __bit TUN4 __at(0x7CDC);
[; ;pic18f4331.h: 9454: extern volatile __bit TUN5 __at(0x7CDD);
[; ;pic18f4331.h: 9457: extern volatile __bit TX __at(0x7C16);
[; ;pic18f4331.h: 9460: extern volatile __bit TX1IE __at(0x7CEC);
[; ;pic18f4331.h: 9463: extern volatile __bit TX1IF __at(0x7CF4);
[; ;pic18f4331.h: 9466: extern volatile __bit TX1IP __at(0x7CFC);
[; ;pic18f4331.h: 9469: extern volatile __bit TX8_9 __at(0x7D66);
[; ;pic18f4331.h: 9472: extern volatile __bit TX9 __at(0x7D66);
[; ;pic18f4331.h: 9475: extern volatile __bit TX91 __at(0x7D66);
[; ;pic18f4331.h: 9478: extern volatile __bit TX9D __at(0x7D60);
[; ;pic18f4331.h: 9481: extern volatile __bit TX9D1 __at(0x7D60);
[; ;pic18f4331.h: 9484: extern volatile __bit TXB0IE __at(0x7D1A);
[; ;pic18f4331.h: 9487: extern volatile __bit TXB1IE __at(0x7D1B);
[; ;pic18f4331.h: 9490: extern volatile __bit TXB2IE __at(0x7D1C);
[; ;pic18f4331.h: 9493: extern volatile __bit TXBNIE __at(0x7D1C);
[; ;pic18f4331.h: 9496: extern volatile __bit TXBNIF __at(0x7D24);
[; ;pic18f4331.h: 9499: extern volatile __bit TXBNIP __at(0x7D2C);
[; ;pic18f4331.h: 9502: extern volatile __bit TXCKP __at(0x7D54);
[; ;pic18f4331.h: 9505: extern volatile __bit TXD8 __at(0x7D60);
[; ;pic18f4331.h: 9508: extern volatile __bit TXEN __at(0x7D65);
[; ;pic18f4331.h: 9511: extern volatile __bit TXEN1 __at(0x7D65);
[; ;pic18f4331.h: 9514: extern volatile __bit TXIE __at(0x7CEC);
[; ;pic18f4331.h: 9517: extern volatile __bit TXIF __at(0x7CF4);
[; ;pic18f4331.h: 9520: extern volatile __bit TXIP __at(0x7CFC);
[; ;pic18f4331.h: 9523: extern volatile __bit UA __at(0x7E39);
[; ;pic18f4331.h: 9526: extern volatile __bit UDIS __at(0x7B71);
[; ;pic18f4331.h: 9529: extern volatile __bit ULPWUIN __at(0x7C00);
[; ;pic18f4331.h: 9532: extern volatile __bit UP __at(0x7DB5);
[; ;pic18f4331.h: 9535: extern volatile __bit UPDOWN __at(0x7DB5);
[; ;pic18f4331.h: 9538: extern volatile __bit UP_DOWN __at(0x7DB5);
[; ;pic18f4331.h: 9541: extern volatile __bit UP_NOT_DOWN __at(0x7DB5);
[; ;pic18f4331.h: 9544: extern volatile __bit UP_nDOWN __at(0x7DB5);
[; ;pic18f4331.h: 9547: extern volatile __bit VCFG0 __at(0x7E0E);
[; ;pic18f4331.h: 9550: extern volatile __bit VCFG01 __at(0x7E0C);
[; ;pic18f4331.h: 9553: extern volatile __bit VCFG1 __at(0x7E0F);
[; ;pic18f4331.h: 9556: extern volatile __bit VELM __at(0x7DB7);
[; ;pic18f4331.h: 9559: extern volatile __bit VREFM __at(0x7C02);
[; ;pic18f4331.h: 9562: extern volatile __bit VREFP __at(0x7C03);
[; ;pic18f4331.h: 9565: extern volatile __bit W4E __at(0x7D51);
[; ;pic18f4331.h: 9568: extern volatile __bit WAIT0 __at(0x7E5C);
[; ;pic18f4331.h: 9571: extern volatile __bit WAIT1 __at(0x7E5D);
[; ;pic18f4331.h: 9574: extern volatile __bit WCOL __at(0x7E37);
[; ;pic18f4331.h: 9577: extern volatile __bit WDTW __at(0x7E8F);
[; ;pic18f4331.h: 9580: extern volatile __bit WM0 __at(0x7E58);
[; ;pic18f4331.h: 9583: extern volatile __bit WM1 __at(0x7E59);
[; ;pic18f4331.h: 9586: extern volatile __bit WR __at(0x7D31);
[; ;pic18f4331.h: 9589: extern volatile __bit WRE __at(0x7C21);
[; ;pic18f4331.h: 9592: extern volatile __bit WREN __at(0x7D32);
[; ;pic18f4331.h: 9595: extern volatile __bit WRERR __at(0x7D33);
[; ;pic18f4331.h: 9598: extern volatile __bit WUE __at(0x7D51);
[; ;pic18f4331.h: 9601: extern volatile __bit ZERO __at(0x7EC2);
[; ;pic18f4331.h: 9604: extern volatile __bit nA __at(0x7E3D);
[; ;pic18f4331.h: 9607: extern volatile __bit nADDRESS __at(0x7E3D);
[; ;pic18f4331.h: 9610: extern volatile __bit nBOR __at(0x7E80);
[; ;pic18f4331.h: 9613: extern volatile __bit nDONE __at(0x7E11);
[; ;pic18f4331.h: 9616: extern volatile __bit nDOWN __at(0x7DB5);
[; ;pic18f4331.h: 9619: extern volatile __bit nFLTA __at(0x7C11);
[; ;pic18f4331.h: 9622: extern volatile __bit nFLTB __at(0x7C12);
[; ;pic18f4331.h: 9625: extern volatile __bit nIPEN __at(0x7E87);
[; ;pic18f4331.h: 9628: extern volatile __bit nMCLR __at(0x7C23);
[; ;pic18f4331.h: 9631: extern volatile __bit nPD __at(0x7E82);
[; ;pic18f4331.h: 9634: extern volatile __bit nPOR __at(0x7E81);
[; ;pic18f4331.h: 9637: extern volatile __bit nRBPU __at(0x7F8F);
[; ;pic18f4331.h: 9640: extern volatile __bit nRESEN __at(0x7DBE);
[; ;pic18f4331.h: 9643: extern volatile __bit nRI __at(0x7E84);
[; ;pic18f4331.h: 9646: extern volatile __bit nSS __at(0x7C16);
[; ;pic18f4331.h: 9649: extern volatile __bit nT1SYNC __at(0x7E6A);
[; ;pic18f4331.h: 9652: extern volatile __bit nT5SYNC __at(0x7DBA);
[; ;pic18f4331.h: 9655: extern volatile __bit nTO __at(0x7E83);
[; ;pic18f4331.h: 9658: extern volatile __bit nVELM __at(0x7DB7);
[; ;pic18f4331.h: 9661: extern volatile __bit nW __at(0x7E3A);
[; ;pic18f4331.h: 9664: extern volatile __bit nWRITE __at(0x7E3A);
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 50: extern void __nop(void);
[; ;pic18.h: 154: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 155: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 156: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 174: unsigned char __t1rd16on(void);
[; ;pic18.h: 175: unsigned char __t3rd16on(void);
[; ;pic18.h: 183: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 185: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 187: extern __nonreentrant void _delay3(unsigned char);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;LCDScreen.h: 5: void E_TOG(void);
[; ;LCDScreen.h: 6: void LCDout(unsigned char number);
[; ;LCDScreen.h: 7: void SendLCD(unsigned char ByteType,char type);
[; ;LCDScreen.h: 8: void LCD_Init(void);
[; ;LCDScreen.h: 9: void SetLine (char line);
[; ;LCDScreen.h: 10: void LCD_String(char *string);
[; ;MotorControl.h: 12: void initPWM(void);
[; ;MotorControl.h: 13: void delay_s(char seconds);
[; ;MotorControl.h: 14: struct DC_motor {
[; ;MotorControl.h: 15: char power;
[; ;MotorControl.h: 16: char direction;
[; ;MotorControl.h: 17: unsigned char *dutyLowByte;
[; ;MotorControl.h: 18: unsigned char *dutyHighByte;
[; ;MotorControl.h: 19: char dir_pin;
[; ;MotorControl.h: 20: int PWMperiod;
[; ;MotorControl.h: 21: };
[; ;MotorControl.h: 22: void setMotorPWM(struct DC_motor *m);
[; ;MotorControl.h: 23: void setMotorFullSpeed(struct DC_motor *m);
[; ;MotorControl.h: 24: void stop(struct DC_motor *m_L, struct DC_motor *m_R);
[; ;MotorControl.h: 25: void turnLeft(struct DC_motor *m_L, struct DC_motor *m_R);
[; ;MotorControl.h: 26: void turnRight(struct DC_motor *m_L, struct DC_motor *m_R);
[; ;MotorControl.h: 27: void forward(struct DC_motor *m_L, struct DC_motor *m_R);
[; ;MotorControl.h: 28: void back(struct DC_motor *m_L, struct DC_motor *m_R);
"5 newFILE.c
[p x OSC=IRCIO ]
[p x MCLRE=OFF ]
[p x LVP=OFF ]
"7
[v _counter `ui ~T0 @X0 1 e ]
[i _counter
-> -> 0 `i `ui
]
[; ;newFILE.c: 7: unsigned int counter=0;
"8
[v _arrayCount `ui ~T0 @X0 -> 50 `i e ]
[; ;newFILE.c: 8: unsigned int arrayCount[50];
"9
[v _motorL `S310 ~T0 @X0 1 e ]
[v _motorR `S310 ~T0 @X0 1 e ]
[; ;newFILE.c: 9: struct DC_motor motorL, motorR;
"11
[v _IR_Init `(v ~T0 @X0 1 ef ]
{
[; ;newFILE.c: 11: void IR_Init() {
[e :U _IR_Init ]
[f ]
[; ;newFILE.c: 12: LATA = 0;
"12
[e = _LATA -> -> 0 `i `uc ]
[; ;newFILE.c: 13: TRISA = 0b00001100;
"13
[e = _TRISA -> -> 12 `i `uc ]
[; ;newFILE.c: 14: CAP1CON = 0b01000110;
"14
[e = _CAP1CON -> -> 70 `i `uc ]
[; ;newFILE.c: 15: CAP2CON = 0b01000110;
"15
[e = _CAP2CON -> -> 70 `i `uc ]
[; ;newFILE.c: 16: T5CON = 0b00001001;
"16
[e = _T5CON -> -> 9 `i `uc ]
[; ;newFILE.c: 17: DFLTCON = 0b00011000;
"17
[e = _DFLTCON -> -> 24 `i `uc ]
[; ;newFILE.c: 18: }
"18
[e :UE 311 ]
}
"20
[v _FindIR `(v ~T0 @X0 1 ef2`*ui`*ui ]
{
[; ;newFILE.c: 20: void FindIR(unsigned int *L_IR, unsigned int *R_IR) {
[e :U _FindIR ]
[v _L_IR `*ui ~T0 @X0 1 r1 ]
[v _R_IR `*ui ~T0 @X0 1 r2 ]
[f ]
[; ;newFILE.c: 21: *L_IR = ((CAP1BUFH << 8) | CAP1BUFL);
"21
[e = *U _L_IR -> | << -> _CAP1BUFH `i -> 8 `i -> _CAP1BUFL `i `ui ]
[; ;newFILE.c: 22: *R_IR = ((CAP2BUFH << 8) | CAP2BUFL);
"22
[e = *U _R_IR -> | << -> _CAP2BUFH `i -> 8 `i -> _CAP2BUFL `i `ui ]
[; ;newFILE.c: 23: }
"23
[e :UE 312 ]
}
"26
[v _IRScreen `(v ~T0 @X0 1 ef2`i`i ]
{
[; ;newFILE.c: 26: void IRScreen(int LeftIR,int RightIR){
[e :U _IRScreen ]
[v _LeftIR `i ~T0 @X0 1 r1 ]
[v _RightIR `i ~T0 @X0 1 r2 ]
[f ]
"27
[v _buf `uc ~T0 @X0 -> 16 `i a ]
[; ;newFILE.c: 27: char buf[16];
[; ;newFILE.c: 28: SendLCD(0b00000001,0);
"28
[e ( _SendLCD (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;newFILE.c: 29: sprintf(buf,"L: %u",LeftIR);
"29
[e ( _sprintf (1 , (. , &U _buf :s 1C _LeftIR ]
[; ;newFILE.c: 30: LCD_String(buf);
"30
[e ( _LCD_String (1 &U _buf ]
[; ;newFILE.c: 31: SetLine(2);
"31
[e ( _SetLine (1 -> -> 2 `i `uc ]
[; ;newFILE.c: 32: sprintf(buf,"R: %u",RightIR);
"32
[e ( _sprintf (1 , (. , &U _buf :s 2C _RightIR ]
[; ;newFILE.c: 33: LCD_String(buf);
"33
[e ( _LCD_String (1 &U _buf ]
[; ;newFILE.c: 34: }
"34
[e :UE 313 ]
}
"36
[v _IRScreen2 `(v ~T0 @X0 1 ef1`i ]
{
[; ;newFILE.c: 36: void IRScreen2( int counters){
[e :U _IRScreen2 ]
[v _counters `i ~T0 @X0 1 r1 ]
[f ]
"37
[v _buf `uc ~T0 @X0 -> 16 `i a ]
[; ;newFILE.c: 37: char buf[16];
[; ;newFILE.c: 38: SendLCD(0b00000001,0);
"38
[e ( _SendLCD (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;newFILE.c: 39: sprintf(buf,counters);
"39
[e ( _sprintf (1 , &U _buf -> _counters `*Cuc ]
[; ;newFILE.c: 40: LCD_String(buf);
"40
[e ( _LCD_String (1 &U _buf ]
[; ;newFILE.c: 42: }
"42
[e :UE 314 ]
}
"44
[v _Motor_Init `(v ~T0 @X0 1 ef ]
{
[; ;newFILE.c: 44: void Motor_Init(){
[e :U _Motor_Init ]
[f ]
"45
[v _PWMcycle `i ~T0 @X0 1 a ]
[; ;newFILE.c: 45: int PWMcycle = 199;
[e = _PWMcycle -> 199 `i ]
[; ;newFILE.c: 46: initPWM();
"46
[e ( _initPWM ..  ]
[; ;newFILE.c: 49: motorL.power=0;
"49
[e = . _motorL 0 -> -> 0 `i `uc ]
[; ;newFILE.c: 50: motorL.direction=1;
"50
[e = . _motorL 1 -> -> 1 `i `uc ]
[; ;newFILE.c: 51: motorL.dutyLowByte=(unsigned char*)(&PDC0L);
"51
[e = . _motorL 2 -> &U _PDC0L `*uc ]
[; ;newFILE.c: 52: motorL.dutyHighByte=(unsigned char*)(&PDC0H);
"52
[e = . _motorL 3 -> &U _PDC0H `*uc ]
[; ;newFILE.c: 53: motorL.dir_pin=0;
"53
[e = . _motorL 4 -> -> 0 `i `uc ]
[; ;newFILE.c: 54: motorL.PWMperiod=PWMcycle;
"54
[e = . _motorL 5 _PWMcycle ]
[; ;newFILE.c: 57: motorR.power=0;
"57
[e = . _motorR 0 -> -> 0 `i `uc ]
[; ;newFILE.c: 58: motorR.direction=1;
"58
[e = . _motorR 1 -> -> 1 `i `uc ]
[; ;newFILE.c: 59: motorR.dutyLowByte=(unsigned char*)(&PDC1L);
"59
[e = . _motorR 2 -> &U _PDC1L `*uc ]
[; ;newFILE.c: 60: motorR.dutyHighByte=(unsigned char*)(&PDC1H);
"60
[e = . _motorR 3 -> &U _PDC1H `*uc ]
[; ;newFILE.c: 61: motorR.dir_pin=2;
"61
[e = . _motorR 4 -> -> 2 `i `uc ]
[; ;newFILE.c: 62: motorR.PWMperiod=PWMcycle;
"62
[e = . _motorR 5 _PWMcycle ]
[; ;newFILE.c: 63: }
"63
[e :UE 315 ]
}
"66
[v _fwdCount `(v ~T0 @X0 1 ef ]
"67
{
[; ;newFILE.c: 66: void fwdCount()
[; ;newFILE.c: 67: {
[e :U _fwdCount ]
[f ]
[; ;newFILE.c: 68: arrayCount[counter]=0;
"68
[e = *U + &U _arrayCount * -> _counter `ux -> -> # *U &U _arrayCount `ui `ux -> -> 0 `i `ui ]
[; ;newFILE.c: 69: }
"69
[e :UE 316 ]
}
"71
[v _leftCount `(v ~T0 @X0 1 ef ]
"72
{
[; ;newFILE.c: 71: void leftCount()
[; ;newFILE.c: 72: {
[e :U _leftCount ]
[f ]
[; ;newFILE.c: 73: arrayCount[counter]=1;
"73
[e = *U + &U _arrayCount * -> _counter `ux -> -> # *U &U _arrayCount `ui `ux -> -> 1 `i `ui ]
[; ;newFILE.c: 74: }
"74
[e :UE 317 ]
}
"76
[v _rightCount `(v ~T0 @X0 1 ef ]
"77
{
[; ;newFILE.c: 76: void rightCount()
[; ;newFILE.c: 77: {
[e :U _rightCount ]
[f ]
[; ;newFILE.c: 78: arrayCount[counter]=2;
"78
[e = *U + &U _arrayCount * -> _counter `ux -> -> # *U &U _arrayCount `ui `ux -> -> 2 `i `ui ]
[; ;newFILE.c: 79: }
"79
[e :UE 318 ]
}
"81
[v _TrackIR `(v ~T0 @X0 1 ef2`i`i ]
{
[; ;newFILE.c: 81: void TrackIR(int LeftIR, int RightIR) {
[e :U _TrackIR ]
[v _LeftIR `i ~T0 @X0 1 r1 ]
[v _RightIR `i ~T0 @X0 1 r2 ]
[f ]
"82
[v _limit `i ~T0 @X0 1 a ]
[; ;newFILE.c: 82: int limit=10;
[e = _limit -> 10 `i ]
[; ;newFILE.c: 84: if ((LeftIR - RightIR)>limit) {
"84
[e $ ! > - _LeftIR _RightIR _limit 320  ]
{
[; ;newFILE.c: 85: if(counter==0){
"85
[e $ ! == _counter -> -> 0 `i `ui 321  ]
{
[; ;newFILE.c: 86: turnLeft(&motorL, &motorR);
"86
[e ( _turnLeft (2 , &U _motorL &U _motorR ]
[; ;newFILE.c: 87: leftCount();
"87
[e ( _leftCount ..  ]
[; ;newFILE.c: 88: counter++;
"88
[e ++ _counter -> -> 1 `i `ui ]
[; ;newFILE.c: 89: _delay((unsigned long)((400)*(8000000/4000.0)));
"89
[e ( __delay (1 -> * -> -> 400 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;newFILE.c: 90: stop(&motorL, &motorR);
"90
[e ( _stop (2 , &U _motorL &U _motorR ]
"91
}
[; ;newFILE.c: 91: } else {
[e $U 322  ]
[e :U 321 ]
{
[; ;newFILE.c: 92: turnLeft(&motorL, &motorR);
"92
[e ( _turnLeft (2 , &U _motorL &U _motorR ]
[; ;newFILE.c: 93: leftCount();
"93
[e ( _leftCount ..  ]
[; ;newFILE.c: 94: counter++;
"94
[e ++ _counter -> -> 1 `i `ui ]
[; ;newFILE.c: 95: _delay((unsigned long)((400)*(8000000/4000.0)));
"95
[e ( __delay (1 -> * -> -> 400 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;newFILE.c: 96: stop(&motorL, &motorR);
"96
[e ( _stop (2 , &U _motorL &U _motorR ]
"97
}
[e :U 322 ]
"98
}
[; ;newFILE.c: 97: }
[; ;newFILE.c: 98: }
[e $U 323  ]
"99
[e :U 320 ]
[; ;newFILE.c: 99: else if ((RightIR -LeftIR) >limit) {
[e $ ! > - _RightIR _LeftIR _limit 324  ]
{
[; ;newFILE.c: 101: if(counter==0){
"101
[e $ ! == _counter -> -> 0 `i `ui 325  ]
{
[; ;newFILE.c: 102: turnRight(&motorL, &motorR);
"102
[e ( _turnRight (2 , &U _motorL &U _motorR ]
[; ;newFILE.c: 103: rightCount();
"103
[e ( _rightCount ..  ]
[; ;newFILE.c: 104: counter++;
"104
[e ++ _counter -> -> 1 `i `ui ]
[; ;newFILE.c: 105: _delay((unsigned long)((400)*(8000000/4000.0)));
"105
[e ( __delay (1 -> * -> -> 400 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;newFILE.c: 106: stop(&motorL, &motorR);
"106
[e ( _stop (2 , &U _motorL &U _motorR ]
"107
}
[; ;newFILE.c: 107: } else {
[e $U 326  ]
[e :U 325 ]
{
[; ;newFILE.c: 109: turnRight(&motorL, &motorR);
"109
[e ( _turnRight (2 , &U _motorL &U _motorR ]
[; ;newFILE.c: 110: rightCount();
"110
[e ( _rightCount ..  ]
[; ;newFILE.c: 111: counter++;
"111
[e ++ _counter -> -> 1 `i `ui ]
[; ;newFILE.c: 112: _delay((unsigned long)((400)*(8000000/4000.0)));
"112
[e ( __delay (1 -> * -> -> 400 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;newFILE.c: 113: stop(&motorL, &motorR);
"113
[e ( _stop (2 , &U _motorL &U _motorR ]
"114
}
[e :U 326 ]
"115
}
[; ;newFILE.c: 114: }
[; ;newFILE.c: 115: }
[e $U 327  ]
"116
[e :U 324 ]
[; ;newFILE.c: 116: else {
{
[; ;newFILE.c: 117: if(RightIR>200 && LeftIR>200)
"117
[e $ ! && > _RightIR -> 200 `i > _LeftIR -> 200 `i 328  ]
[; ;newFILE.c: 118: {
"118
{
[; ;newFILE.c: 119: if(counter==0){
"119
[e $ ! == _counter -> -> 0 `i `ui 329  ]
{
[; ;newFILE.c: 120: forward(&motorL, &motorR);
"120
[e ( _forward (2 , &U _motorL &U _motorR ]
[; ;newFILE.c: 121: fwdCount();
"121
[e ( _fwdCount ..  ]
[; ;newFILE.c: 122: counter++;
"122
[e ++ _counter -> -> 1 `i `ui ]
[; ;newFILE.c: 123: _delay((unsigned long)((400)*(8000000/4000.0)));
"123
[e ( __delay (1 -> * -> -> 400 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;newFILE.c: 124: stop(&motorL, &motorR);
"124
[e ( _stop (2 , &U _motorL &U _motorR ]
"125
}
[; ;newFILE.c: 125: } else {
[e $U 330  ]
[e :U 329 ]
{
[; ;newFILE.c: 127: forward(&motorL, &motorR);
"127
[e ( _forward (2 , &U _motorL &U _motorR ]
[; ;newFILE.c: 128: fwdCount();
"128
[e ( _fwdCount ..  ]
[; ;newFILE.c: 129: counter++;
"129
[e ++ _counter -> -> 1 `i `ui ]
[; ;newFILE.c: 130: _delay((unsigned long)((400)*(8000000/4000.0)));
"130
[e ( __delay (1 -> * -> -> 400 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;newFILE.c: 131: stop(&motorL, &motorR);
"131
[e ( _stop (2 , &U _motorL &U _motorR ]
"132
}
[e :U 330 ]
"133
}
[; ;newFILE.c: 132: }
[; ;newFILE.c: 133: }
[e $U 331  ]
"134
[e :U 328 ]
[; ;newFILE.c: 134: else if(RightIR<100 && LeftIR<100) {
[e $ ! && < _RightIR -> 100 `i < _LeftIR -> 100 `i 332  ]
{
[; ;newFILE.c: 136: if(counter==0){
"136
[e $ ! == _counter -> -> 0 `i `ui 333  ]
{
[; ;newFILE.c: 137: turnLeft(&motorL, &motorR);
"137
[e ( _turnLeft (2 , &U _motorL &U _motorR ]
[; ;newFILE.c: 138: leftCount();
"138
[e ( _leftCount ..  ]
[; ;newFILE.c: 139: counter++;
"139
[e ++ _counter -> -> 1 `i `ui ]
[; ;newFILE.c: 140: _delay((unsigned long)((400)*(8000000/4000.0)));
"140
[e ( __delay (1 -> * -> -> 400 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;newFILE.c: 141: stop(&motorL, &motorR);
"141
[e ( _stop (2 , &U _motorL &U _motorR ]
"142
}
[; ;newFILE.c: 142: } else {
[e $U 334  ]
[e :U 333 ]
{
[; ;newFILE.c: 144: turnLeft(&motorL, &motorR);
"144
[e ( _turnLeft (2 , &U _motorL &U _motorR ]
[; ;newFILE.c: 145: leftCount();
"145
[e ( _leftCount ..  ]
[; ;newFILE.c: 146: counter++;
"146
[e ++ _counter -> -> 1 `i `ui ]
[; ;newFILE.c: 147: _delay((unsigned long)((400)*(8000000/4000.0)));
"147
[e ( __delay (1 -> * -> -> 400 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;newFILE.c: 148: stop(&motorL, &motorR);
"148
[e ( _stop (2 , &U _motorL &U _motorR ]
"149
}
[e :U 334 ]
"150
}
[e :U 332 ]
"153
[e :U 331 ]
}
[e :U 327 ]
[e :U 323 ]
[; ;newFILE.c: 149: }
[; ;newFILE.c: 150: }
[; ;newFILE.c: 153: }
[; ;newFILE.c: 156: stop(&motorL, &motorR);
"156
[e ( _stop (2 , &U _motorL &U _motorR ]
[; ;newFILE.c: 157: }
"157
[e :UE 319 ]
}
"161
[v _Init `(v ~T0 @X0 1 ef ]
{
[; ;newFILE.c: 161: void Init(void) {
[e :U _Init ]
[f ]
[; ;newFILE.c: 162: LATC = 0;
"162
[e = _LATC -> -> 0 `i `uc ]
[; ;newFILE.c: 163: TRISCbits.RC7 = 1;
"163
[e = . . _TRISCbits 1 7 -> -> 1 `i `uc ]
[; ;newFILE.c: 164: OSCCON = 0b11110010;
"164
[e = _OSCCON -> -> 242 `i `uc ]
[; ;newFILE.c: 165: while (!OSCCONbits.IOFS);
"165
[e $U 336  ]
[e :U 337 ]
[e :U 336 ]
[e $ ! != -> . . _OSCCONbits 0 1 `i -> -> -> 0 `i `Vuc `i 337  ]
[e :U 338 ]
[; ;newFILE.c: 166: SPBRG = 205;
"166
[e = _SPBRG -> -> 205 `i `uc ]
[; ;newFILE.c: 167: SPBRGH = 0;
"167
[e = _SPBRGH -> -> 0 `i `uc ]
[; ;newFILE.c: 168: BAUDCONbits.BRG16 = 1;
"168
[e = . . _BAUDCONbits 0 3 -> -> 1 `i `uc ]
[; ;newFILE.c: 169: TXSTAbits.BRGH = 1;
"169
[e = . . _TXSTAbits 0 2 -> -> 1 `i `uc ]
[; ;newFILE.c: 170: RCSTAbits.CREN = 1;
"170
[e = . . _RCSTAbits 0 4 -> -> 1 `i `uc ]
[; ;newFILE.c: 171: RCSTAbits.SPEN = 1;
"171
[e = . . _RCSTAbits 0 7 -> -> 1 `i `uc ]
[; ;newFILE.c: 172: TXSTAbits.TXEN = 1;
"172
[e = . . _TXSTAbits 0 5 -> -> 1 `i `uc ]
[; ;newFILE.c: 174: }
"174
[e :UE 335 ]
}
"175
[v _getCharSerial `(uc ~T0 @X0 1 ef ]
{
[; ;newFILE.c: 175: unsigned char getCharSerial(void) {
[e :U _getCharSerial ]
[f ]
[; ;newFILE.c: 176: while (!PIR1bits.RCIF);
"176
[e $U 340  ]
[e :U 341 ]
[e :U 340 ]
[e $ ! != -> . . _PIR1bits 0 5 `i -> -> -> 0 `i `Vuc `i 341  ]
[e :U 342 ]
[; ;newFILE.c: 177: return RCREG;
"177
[e ) _RCREG ]
[e $UE 339  ]
[; ;newFILE.c: 179: }
"179
[e :UE 339 ]
}
"180
[v _read `uc ~T0 @X0 1 e ]
[i _read
-> -> 0 `i `uc
]
[; ;newFILE.c: 180: char read=0;
[v $root$_InterruptHandlerHigh `(v ~T0 @X0 0 e ]
[v F2780 `(v ~T0 @X0 1 tf ]
"181
[v _InterruptHandlerHigh `IF2780 ~T0 @X0 1 e ]
"182
{
[; ;newFILE.c: 181: void interrupt InterruptHandlerHigh (void)
[; ;newFILE.c: 182: {
[e :U _InterruptHandlerHigh ]
[f ]
[; ;newFILE.c: 183: if(PIR1bits.RCIF==1)
"183
[e $ ! == -> . . _PIR1bits 0 5 `i -> 1 `i 344  ]
[; ;newFILE.c: 184: {
"184
{
"186
[v _readIn `uc ~T0 @X0 1 a ]
[; ;newFILE.c: 186: unsigned char readIn=0;
[e = _readIn -> -> 0 `i `uc ]
"187
[v _read_counter `i ~T0 @X0 1 a ]
[; ;newFILE.c: 187: int read_counter=0;
[e = _read_counter -> 0 `i ]
[; ;newFILE.c: 188: readIn = getCharSerial();
"188
[e = _readIn ( _getCharSerial ..  ]
[; ;newFILE.c: 190: if (readIn == 0x02) {
"190
[e $ ! == -> _readIn `i -> 2 `i 345  ]
{
[; ;newFILE.c: 193: while (readIn != 0x03) {
"193
[e $U 346  ]
[e :U 347 ]
{
[; ;newFILE.c: 194: readIn = getCharSerial();
"194
[e = _readIn ( _getCharSerial ..  ]
[; ;newFILE.c: 195: if (read_counter <12){
"195
[e $ ! < _read_counter -> 12 `i 349  ]
{
[; ;newFILE.c: 196: SendLCD(readIn, 1);
"196
[e ( _SendLCD (2 , _readIn -> -> 1 `i `uc ]
[; ;newFILE.c: 197: read_counter++;
"197
[e ++ _read_counter -> 1 `i ]
"198
}
[e :U 349 ]
"199
}
[e :U 346 ]
"193
[e $ != -> _readIn `i -> 3 `i 347  ]
[e :U 348 ]
"200
}
[e :U 345 ]
[; ;newFILE.c: 198: }
[; ;newFILE.c: 199: }
[; ;newFILE.c: 200: }
[; ;newFILE.c: 201: stop(&motorL, &motorR);
"201
[e ( _stop (2 , &U _motorL &U _motorR ]
[; ;newFILE.c: 202: read=1;
"202
[e = _read -> -> 1 `i `uc ]
"203
}
[e :U 344 ]
[; ;newFILE.c: 203: }
[; ;newFILE.c: 204: }
"204
[e :UE 343 ]
}
"205
[v _InterruptINIT `(v ~T0 @X0 1 ef ]
"206
{
[; ;newFILE.c: 205: void InterruptINIT()
[; ;newFILE.c: 206: {
[e :U _InterruptINIT ]
[f ]
[; ;newFILE.c: 207: RCONbits.IPEN=1;
"207
[e = . . _RCONbits 5 6 -> -> 1 `i `uc ]
[; ;newFILE.c: 208: INTCONbits.GIEH = 1;
"208
[e = . . _INTCONbits 2 2 -> -> 1 `i `uc ]
[; ;newFILE.c: 209: INTCONbits.GIEL = 1;
"209
[e = . . _INTCONbits 2 1 -> -> 1 `i `uc ]
[; ;newFILE.c: 210: PIE1bits.RCIE = 1;
"210
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
[; ;newFILE.c: 211: }
"211
[e :UE 350 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"212
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;newFILE.c: 212: void main(void) {
[e :U _main ]
[f ]
[; ;newFILE.c: 213: ANSEL0=0;
"213
[e = _ANSEL0 -> -> 0 `i `uc ]
[; ;newFILE.c: 214: ANSEL1=0;
"214
[e = _ANSEL1 -> -> 0 `i `uc ]
[; ;newFILE.c: 215: OSCCON = 0x72;
"215
[e = _OSCCON -> -> 114 `i `uc ]
[; ;newFILE.c: 216: while(!OSCCONbits.IOFS);
"216
[e $U 352  ]
[e :U 353 ]
[e :U 352 ]
[e $ ! != -> . . _OSCCONbits 0 1 `i -> -> -> 0 `i `Vuc `i 353  ]
[e :U 354 ]
"218
[v _RightIR `ui ~T0 @X0 1 a ]
"219
[v _LeftIR `ui ~T0 @X0 1 a ]
"220
[v _buf `uc ~T0 @X0 -> 16 `i a ]
[; ;newFILE.c: 218: unsigned int RightIR;
[; ;newFILE.c: 219: unsigned int LeftIR;
[; ;newFILE.c: 220: unsigned char buf[16];
[; ;newFILE.c: 223: LCD_Init();
"223
[e ( _LCD_Init ..  ]
[; ;newFILE.c: 224: InterruptINIT();
"224
[e ( _InterruptINIT ..  ]
[; ;newFILE.c: 225: IR_Init();
"225
[e ( _IR_Init ..  ]
[; ;newFILE.c: 226: Motor_Init();
"226
[e ( _Motor_Init ..  ]
[; ;newFILE.c: 227: Init();
"227
[e ( _Init ..  ]
[; ;newFILE.c: 228: stop(&motorL, &motorR);
"228
[e ( _stop (2 , &U _motorL &U _motorR ]
[; ;newFILE.c: 229: TRISCbits.RC3 = 1;
"229
[e = . . _TRISCbits 1 3 -> -> 1 `i `uc ]
"230
[v _i `uc ~T0 @X0 1 a ]
[; ;newFILE.c: 230: char i;
[; ;newFILE.c: 231: sprintf(buf,"Push Button");
"231
[e ( _sprintf (1 , &U _buf :s 3C ]
[; ;newFILE.c: 232: LCD_String(buf);
"232
[e ( _LCD_String (1 &U _buf ]
[; ;newFILE.c: 233: SetLine(2);
"233
[e ( _SetLine (1 -> -> 2 `i `uc ]
[; ;newFILE.c: 234: sprintf(buf,"can we leave now?!");;
"234
[e ( _sprintf (1 , &U _buf :s 4C ]
[; ;newFILE.c: 235: LCD_String(buf);
"235
[e ( _LCD_String (1 &U _buf ]
[; ;newFILE.c: 236: while(PORTCbits.RC3==0);
"236
[e $U 355  ]
[e :U 356 ]
[e :U 355 ]
[e $ == -> . . _PORTCbits 0 3 `i -> 0 `i 356  ]
[e :U 357 ]
[; ;newFILE.c: 238: _delay((unsigned long)((100)*(8000000/4000.0)));
"238
[e ( __delay (1 -> * -> -> 100 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;newFILE.c: 239: SendLCD(0b00000001,0);
"239
[e ( _SendLCD (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;newFILE.c: 240: read=0;
"240
[e = _read -> -> 0 `i `uc ]
"241
[v _fin `uc ~T0 @X0 1 a ]
[; ;newFILE.c: 241: char fin=0;
[e = _fin -> -> 0 `i `uc ]
[; ;newFILE.c: 242: while (1){
"242
[e :U 359 ]
{
[; ;newFILE.c: 243: if(read ==0){
"243
[e $ ! == -> _read `i -> 0 `i 361  ]
{
[; ;newFILE.c: 244: FindIR(&LeftIR, &RightIR);
"244
[e ( _FindIR (2 , &U _LeftIR &U _RightIR ]
[; ;newFILE.c: 245: RightIR = RightIR/100;
"245
[e = _RightIR / _RightIR -> -> 100 `i `ui ]
[; ;newFILE.c: 246: LeftIR = LeftIR/100;
"246
[e = _LeftIR / _LeftIR -> -> 100 `i `ui ]
[; ;newFILE.c: 248: TrackIR(LeftIR, RightIR);
"248
[e ( _TrackIR (2 , -> _LeftIR `i -> _RightIR `i ]
"250
}
[e :U 361 ]
[; ;newFILE.c: 250: }
[; ;newFILE.c: 252: if (read==1 && fin==0)
"252
[e $ ! && == -> _read `i -> 1 `i == -> _fin `i -> 0 `i 362  ]
[; ;newFILE.c: 253: {
"253
{
[; ;newFILE.c: 254: for (i=0; i<counter; i++)
"254
{
[e = _i -> -> 0 `i `uc ]
[e $U 366  ]
"255
[e :U 363 ]
[; ;newFILE.c: 255: {
{
[; ;newFILE.c: 256: if(arrayCount[counter-i]==0)
"256
[e $ ! == *U + &U _arrayCount * -> - _counter -> _i `ui `ux -> -> # *U &U _arrayCount `ui `ux -> -> 0 `i `ui 367  ]
[; ;newFILE.c: 257: {
"257
{
[; ;newFILE.c: 258: back(&motorL, &motorR);
"258
[e ( _back (2 , &U _motorL &U _motorR ]
"259
}
[; ;newFILE.c: 259: } else if(arrayCount[counter-i]==1)
[e $U 368  ]
[e :U 367 ]
[e $ ! == *U + &U _arrayCount * -> - _counter -> _i `ui `ux -> -> # *U &U _arrayCount `ui `ux -> -> 1 `i `ui 369  ]
[; ;newFILE.c: 260: {
"260
{
[; ;newFILE.c: 261: turnRight(&motorL, &motorR);
"261
[e ( _turnRight (2 , &U _motorL &U _motorR ]
"262
}
[; ;newFILE.c: 262: } else if(arrayCount[counter-i]==2)
[e $U 370  ]
[e :U 369 ]
[e $ ! == *U + &U _arrayCount * -> - _counter -> _i `ui `ux -> -> # *U &U _arrayCount `ui `ux -> -> 2 `i `ui 371  ]
[; ;newFILE.c: 263: {
"263
{
[; ;newFILE.c: 264: turnLeft(&motorL, &motorR);
"264
[e ( _turnLeft (2 , &U _motorL &U _motorR ]
"265
}
[e :U 371 ]
"266
[e :U 370 ]
[e :U 368 ]
[; ;newFILE.c: 265: }
[; ;newFILE.c: 266: _delay((unsigned long)((400)*(8000000/4000.0)));
[e ( __delay (1 -> * -> -> 400 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;newFILE.c: 267: stop(&motorL, &motorR);
"267
[e ( _stop (2 , &U _motorL &U _motorR ]
"268
}
"254
[e ++ _i -> -> 1 `i `uc ]
[e :U 366 ]
[e $ < -> _i `ui _counter 363  ]
[e :U 364 ]
"268
}
[; ;newFILE.c: 268: }
[; ;newFILE.c: 269: fin=1;
"269
[e = _fin -> -> 1 `i `uc ]
"271
}
[e :U 362 ]
"272
}
[e :U 358 ]
"242
[e $U 359  ]
[e :U 360 ]
[; ;newFILE.c: 271: }
[; ;newFILE.c: 272: }
[; ;newFILE.c: 273: }
"273
[e :UE 351 ]
}
[p f _sprintf 9438720 ]
[a 2C 82 58 32 37 117 0 ]
[a 1C 76 58 32 37 117 0 ]
[a 3C 80 117 115 104 32 66 117 116 116 111 110 0 ]
[a 4C 99 97 110 32 119 101 32 108 101 97 118 101 32 110 111 119 63 33 0 ]
