#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000092cfe0 .scope module, "alu" "alu" 2 137;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "s"
    .port_info 1 /INPUT 1 "r"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 8 "b"
    .port_info 4 /OUTPUT 8 "out"
P_00000000009404f0 .param/l "n" 0 2 137, +C4<00000000000000000000000000001000>;
o000000000094ea88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000000000094b930_0 .net "a", 7 0, o000000000094ea88;  0 drivers
o000000000094eab8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000000000094d730_0 .net "b", 7 0, o000000000094eab8;  0 drivers
v000000000094ca10_0 .var "out", 7 0;
o000000000094eb18 .functor BUFZ 1, C4<z>; HiZ drive
v000000000094c010_0 .net "r", 0 0, o000000000094eb18;  0 drivers
o000000000094eb48 .functor BUFZ 1, C4<z>; HiZ drive
v000000000094cdd0_0 .net "s", 0 0, o000000000094eb48;  0 drivers
E_0000000000940930 .event edge, v000000000094cdd0_0, v000000000094c010_0, v000000000094b930_0, v000000000094d730_0;
S_000000000092d160 .scope module, "test" "test" 3 21;
 .timescale -9 -12;
v00000000009aac80_0 .var "clk", 0 0;
v00000000009ab220_0 .var "reset", 0 0;
v00000000009aae60_0 .var "xs", 0 0;
S_0000000000922c30 .scope module, "uut" "SD" 3 27, 2 125 0, S_000000000092d160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "xs"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
P_000000000093fef0 .param/l "n" 0 2 125, +C4<00000000000000000000000000001000>;
o000000000094fa18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009aad20_0 .net "R", 0 0, o000000000094fa18;  0 drivers
o000000000094f268 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009ab040_0 .net "Ra", 0 0, o000000000094f268;  0 drivers
o000000000094f418 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009aadc0_0 .net "Rac", 0 0, o000000000094f418;  0 drivers
o000000000094f5f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009abb80_0 .net "Rb", 0 0, o000000000094f5f8;  0 drivers
o000000000094f778 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009abc20_0 .net "Rc", 0 0, o000000000094f778;  0 drivers
o000000000094fa48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009aa500_0 .net "S", 0 0, o000000000094fa48;  0 drivers
o000000000094f298 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009aa140_0 .net "Wa", 0 0, o000000000094f298;  0 drivers
o000000000094f448 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009aaa00_0 .net "Wac", 0 0, o000000000094f448;  0 drivers
o000000000094f628 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009ab540_0 .net "Wb", 0 0, o000000000094f628;  0 drivers
o000000000094f7a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009aaaa0_0 .net "Wc", 0 0, o000000000094f7a8;  0 drivers
o000000000094fa78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009ab5e0_0 .net "Wt", 0 0, o000000000094fa78;  0 drivers
v00000000009abcc0_0 .net "clk", 0 0, v00000000009aac80_0;  1 drivers
v00000000009aabe0_0 .net "reset", 0 0, v00000000009ab220_0;  1 drivers
v00000000009aa780_0 .net "xs", 0 0, v00000000009aae60_0;  1 drivers
S_0000000000922db0 .scope module, "unidadControl" "UnidadControl" 2 131, 2 157 0, S_0000000000922c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "xs"
    .port_info 3 /OUTPUT 1 "fin"
    .port_info 4 /OUTPUT 1 "Wa"
    .port_info 5 /OUTPUT 1 "Wb"
    .port_info 6 /OUTPUT 1 "Wc"
    .port_info 7 /OUTPUT 1 "Wt"
    .port_info 8 /OUTPUT 1 "Wac"
    .port_info 9 /OUTPUT 1 "Ra"
    .port_info 10 /OUTPUT 1 "Rb"
    .port_info 11 /OUTPUT 1 "Rc"
    .port_info 12 /OUTPUT 1 "Rac"
    .port_info 13 /OUTPUT 1 "S"
    .port_info 14 /OUTPUT 1 "R"
P_000000000091c750 .param/l "S0" 0 2 162, C4<0000>;
P_000000000091c788 .param/l "S1" 0 2 163, C4<0001>;
P_000000000091c7c0 .param/l "S10" 0 2 172, C4<1010>;
P_000000000091c7f8 .param/l "S11" 0 2 173, C4<1011>;
P_000000000091c830 .param/l "S2" 0 2 164, C4<0010>;
P_000000000091c868 .param/l "S3" 0 2 165, C4<0011>;
P_000000000091c8a0 .param/l "S4" 0 2 166, C4<0100>;
P_000000000091c8d8 .param/l "S5" 0 2 167, C4<0101>;
P_000000000091c910 .param/l "S6" 0 2 168, C4<0110>;
P_000000000091c948 .param/l "S7" 0 2 169, C4<0111>;
P_000000000091c980 .param/l "S8" 0 2 170, C4<1000>;
P_000000000091c9b8 .param/l "S9" 0 2 171, C4<1001>;
v000000000094cd30_0 .var "R", 0 0;
v000000000094bbb0_0 .var "Ra", 0 0;
v000000000094d410_0 .var "Rac", 0 0;
v000000000094d4b0_0 .var "Rb", 0 0;
v000000000094c5b0_0 .var "Rc", 0 0;
v000000000094d190_0 .var "S", 0 0;
v000000000094c650_0 .var "Wa", 0 0;
v000000000094c470_0 .var "Wac", 0 0;
v000000000094c6f0_0 .var "Wb", 0 0;
v000000000094d550_0 .var "Wc", 0 0;
v000000000094d0f0_0 .var "Wt", 0 0;
v000000000094c790_0 .net "clk", 0 0, v00000000009aac80_0;  alias, 1 drivers
v000000000094c830_0 .var "current_state", 2 0;
v000000000094cab0_0 .var "fin", 0 0;
v000000000094bc50_0 .var "next_state", 2 0;
v000000000094cfb0_0 .net "reset", 0 0, v00000000009ab220_0;  alias, 1 drivers
v000000000094ce70_0 .net "xs", 0 0, v00000000009aae60_0;  alias, 1 drivers
E_00000000009409b0 .event edge, v000000000094c830_0, v000000000094ce70_0;
E_0000000000941970 .event posedge, v000000000094cfb0_0, v000000000094c790_0;
S_00000000008e2720 .scope module, "unidadDatos" "UnidadDatos" 2 132, 2 21 0, S_0000000000922c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Ra"
    .port_info 2 /INPUT 1 "Rb"
    .port_info 3 /INPUT 1 "Rc"
    .port_info 4 /INPUT 1 "Rac"
    .port_info 5 /INPUT 1 "Wa"
    .port_info 6 /INPUT 1 "Wb"
    .port_info 7 /INPUT 1 "Wc"
    .port_info 8 /INPUT 1 "Wac"
    .port_info 9 /INPUT 1 "Wt"
    .port_info 10 /INPUT 1 "S"
    .port_info 11 /INPUT 1 "R"
P_0000000000941cf0 .param/l "n" 0 2 21, +C4<00000000000000000000000000001000>;
v0000000000931df0_0 .net "R", 0 0, o000000000094fa18;  alias, 0 drivers
v0000000000931990_0 .net "Ra", 0 0, o000000000094f268;  alias, 0 drivers
v0000000000932110_0 .net "Rac", 0 0, o000000000094f418;  alias, 0 drivers
v00000000009aa460_0 .net "Rb", 0 0, o000000000094f5f8;  alias, 0 drivers
v00000000009ab900_0 .net "Rc", 0 0, o000000000094f778;  alias, 0 drivers
v00000000009aa320_0 .net "S", 0 0, o000000000094fa48;  alias, 0 drivers
v00000000009ab180_0 .net "Wa", 0 0, o000000000094f298;  alias, 0 drivers
v00000000009aa960_0 .net "Wac", 0 0, o000000000094f448;  alias, 0 drivers
v00000000009aa6e0_0 .net "Wb", 0 0, o000000000094f628;  alias, 0 drivers
v00000000009ab400_0 .net "Wc", 0 0, o000000000094f7a8;  alias, 0 drivers
v00000000009aa0a0_0 .net "Wt", 0 0, o000000000094fa78;  alias, 0 drivers
RS_000000000094f2f8 .resolv tri, L_00000000009aaf00, L_00000000009ab0e0, L_00000000009ab2c0, L_00000000009ab360;
v00000000009abd60_0 .net8 "bus1", 7 0, RS_000000000094f2f8;  4 drivers
v00000000009aab40_0 .net "bus2", 7 0, L_0000000000926aa0;  1 drivers
o000000000094f4a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000009ab860_0 .net "bus3", 7 0, o000000000094f4a8;  0 drivers
v00000000009aafa0_0 .net "clk", 0 0, v00000000009aac80_0;  alias, 1 drivers
S_00000000008e28a0 .scope module, "A" "registro1" 2 25, 2 36 0, S_00000000008e2720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "W"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INOUT 8 "bus"
P_0000000000928730 .param/l "n" 0 2 36, +C4<00000000000000000000000000001000>;
P_0000000000928768 .param/l "valor" 0 2 36, +C4<00000000000000000000000000001010>;
v000000000094bcf0_0 .net "R", 0 0, o000000000094f268;  alias, 0 drivers
v000000000094d5f0_0 .net "W", 0 0, o000000000094f298;  alias, 0 drivers
o000000000094f2c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000000000094d690_0 name=_s0
v000000000094cf10_0 .net8 "bus", 7 0, RS_000000000094f2f8;  alias, 4 drivers
v000000000094c8d0_0 .net "clk", 0 0, v00000000009aac80_0;  alias, 1 drivers
v000000000094c970_0 .var "q", 7 0;
E_0000000000941db0 .event posedge, v000000000094c790_0;
L_00000000009aaf00 .functor MUXZ 8, o000000000094f2c8, v000000000094c970_0, o000000000094f268, C4<>;
S_0000000000920db0 .scope module, "AC" "registroAC" 2 28, 2 67 0, S_00000000008e2720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "W"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 8 "busin"
    .port_info 4 /OUTPUT 8 "busout"
P_00000000009287b0 .param/l "n" 0 2 67, +C4<00000000000000000000000000001000>;
P_00000000009287e8 .param/l "valor" 0 2 67, +C4<00000000000000000000000000001010>;
v000000000094c150_0 .net "R", 0 0, o000000000094f418;  alias, 0 drivers
v000000000094c0b0_0 .net "W", 0 0, o000000000094f448;  alias, 0 drivers
o000000000094f478 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000000000094cb50_0 name=_s0
v000000000094d230_0 .net "busin", 7 0, o000000000094f4a8;  alias, 0 drivers
v000000000094cbf0_0 .net8 "busout", 7 0, RS_000000000094f2f8;  alias, 4 drivers
v000000000094d2d0_0 .net "clk", 0 0, v00000000009aac80_0;  alias, 1 drivers
v000000000094b890_0 .var "q", 7 0;
L_00000000009ab360 .functor MUXZ 8, o000000000094f478, v000000000094b890_0, o000000000094f418, C4<>;
S_0000000000920f30 .scope module, "B" "registro1" 2 26, 2 36 0, S_00000000008e2720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "W"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INOUT 8 "bus"
P_0000000000928830 .param/l "n" 0 2 36, +C4<00000000000000000000000000001000>;
P_0000000000928868 .param/l "valor" 0 2 36, +C4<00000000000000000000000000001010>;
v000000000094c330_0 .net "R", 0 0, o000000000094f5f8;  alias, 0 drivers
v000000000094cc90_0 .net "W", 0 0, o000000000094f628;  alias, 0 drivers
o000000000094f658 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000000000094c290_0 name=_s0
v000000000094d050_0 .net8 "bus", 7 0, RS_000000000094f2f8;  alias, 4 drivers
v000000000094b9d0_0 .net "clk", 0 0, v00000000009aac80_0;  alias, 1 drivers
v000000000094bd90_0 .var "q", 7 0;
L_00000000009ab0e0 .functor MUXZ 8, o000000000094f658, v000000000094bd90_0, o000000000094f5f8, C4<>;
S_000000000091abd0 .scope module, "C" "registro1" 2 27, 2 36 0, S_00000000008e2720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "W"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INOUT 8 "bus"
P_0000000000928930 .param/l "n" 0 2 36, +C4<00000000000000000000000000001000>;
P_0000000000928968 .param/l "valor" 0 2 36, +C4<00000000000000000000000000001010>;
v000000000094c3d0_0 .net "R", 0 0, o000000000094f778;  alias, 0 drivers
v000000000094ba70_0 .net "W", 0 0, o000000000094f7a8;  alias, 0 drivers
o000000000094f7d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000000000094bb10_0 name=_s0
v000000000094c510_0 .net8 "bus", 7 0, RS_000000000094f2f8;  alias, 4 drivers
v000000000094be30_0 .net "clk", 0 0, v00000000009aac80_0;  alias, 1 drivers
v000000000094bf70_0 .var "q", 7 0;
L_00000000009ab2c0 .functor MUXZ 8, o000000000094f7d8, v000000000094bf70_0, o000000000094f778, C4<>;
S_000000000091ad50 .scope module, "T" "registroT" 2 29, 2 96 0, S_00000000008e2720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "W"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 8 "busin"
    .port_info 3 /OUTPUT 8 "busout"
P_00000000009a9c10 .param/l "n" 0 2 96, +C4<00000000000000000000000000001000>;
P_00000000009a9c48 .param/l "valor" 0 2 96, +C4<00000000000000000000000000001010>;
L_0000000000926aa0 .functor BUFZ 8, v00000000009313f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000000000094bed0_0 .net "W", 0 0, o000000000094f448;  alias, 0 drivers
v000000000094c1f0_0 .net8 "busin", 7 0, RS_000000000094f2f8;  alias, 4 drivers
v00000000009317b0_0 .net "busout", 7 0, L_0000000000926aa0;  alias, 1 drivers
v0000000000932070_0 .net "clk", 0 0, v00000000009aac80_0;  alias, 1 drivers
v00000000009313f0_0 .var "q", 7 0;
    .scope S_000000000092cfe0;
T_0 ;
    %wait E_0000000000940930;
    %load/vec4 v000000000094cdd0_0;
    %load/vec4 v000000000094c010_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000094ca10_0, 0, 8;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v000000000094b930_0;
    %load/vec4 v000000000094d730_0;
    %add;
    %store/vec4 v000000000094ca10_0, 0, 8;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000000000094b930_0;
    %load/vec4 v000000000094d730_0;
    %sub;
    %store/vec4 v000000000094ca10_0, 0, 8;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000922db0;
T_1 ;
    %wait E_0000000000941970;
    %load/vec4 v000000000094cfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000094c830_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000094bc50_0;
    %assign/vec4 v000000000094c830_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000922db0;
T_2 ;
    %wait E_00000000009409b0;
    %pushi/vec4 0, 0, 12;
    %split/vec4 1;
    %store/vec4 v000000000094cd30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094d190_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094d410_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094c5b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094d4b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094bbb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094c470_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094d0f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094d550_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094c6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094c650_0, 0, 1;
    %store/vec4 v000000000094cab0_0, 0, 1;
    %load/vec4 v000000000094c830_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v000000000094ce70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
T_2.14 ;
    %jmp T_2.12;
T_2.1 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v000000000094d0f0_0, 0, 1;
    %store/vec4 v000000000094bbb0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %store/vec4 v000000000094c470_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094d190_0, 0, 1;
    %store/vec4 v000000000094bbb0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v000000000094d410_0, 0, 1;
    %store/vec4 v000000000094d550_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v000000000094d0f0_0, 0, 1;
    %store/vec4 v000000000094d4b0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %store/vec4 v000000000094d190_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094d4b0_0, 0, 1;
    %store/vec4 v000000000094c470_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v000000000094c650_0, 0, 1;
    %store/vec4 v000000000094d410_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v000000000094c5b0_0, 0, 1;
    %store/vec4 v000000000094d0f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v000000000094c5b0_0, 0, 1;
    %store/vec4 v000000000094d0f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %store/vec4 v000000000094d190_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000094bbb0_0, 0, 1;
    %store/vec4 v000000000094c470_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v000000000094d550_0, 0, 1;
    %store/vec4 v000000000094d410_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000094cab0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000094bc50_0, 0, 3;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000008e28a0;
T_3 ;
    %wait E_0000000000941db0;
    %load/vec4 v000000000094d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000000000094cf10_0;
    %assign/vec4 v000000000094c970_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008e28a0;
T_4 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v000000000094c970_0, 0;
    %end;
    .thread T_4;
    .scope S_0000000000920f30;
T_5 ;
    %wait E_0000000000941db0;
    %load/vec4 v000000000094cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000000000094d050_0;
    %assign/vec4 v000000000094bd90_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000920f30;
T_6 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v000000000094bd90_0, 0;
    %end;
    .thread T_6;
    .scope S_000000000091abd0;
T_7 ;
    %wait E_0000000000941db0;
    %load/vec4 v000000000094ba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000000000094c510_0;
    %assign/vec4 v000000000094bf70_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000091abd0;
T_8 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v000000000094bf70_0, 0;
    %end;
    .thread T_8;
    .scope S_0000000000920db0;
T_9 ;
    %wait E_0000000000941db0;
    %load/vec4 v000000000094c0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000000000094d230_0;
    %assign/vec4 v000000000094b890_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000920db0;
T_10 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v000000000094b890_0, 0;
    %end;
    .thread T_10;
    .scope S_000000000091ad50;
T_11 ;
    %wait E_0000000000941db0;
    %load/vec4 v000000000094bed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000000000094c1f0_0;
    %assign/vec4 v00000000009313f0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000091ad50;
T_12 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v00000000009313f0_0, 0;
    %end;
    .thread T_12;
    .scope S_000000000092d160;
T_13 ;
    %delay 50000, 0;
    %load/vec4 v00000000009aac80_0;
    %inv;
    %store/vec4 v00000000009aac80_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000092d160;
T_14 ;
    %vpi_call 3 36 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000092d160 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v00000000009aac80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000009aae60_0, 0, 1;
    %store/vec4 v00000000009ab220_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009ab220_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009ab220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009aae60_0, 0, 1;
    %wait E_0000000000941db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009aae60_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000000941db0;
    %vpi_call 3 49 "$finish" {0 0 0};
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SistemaDigital.v";
    "test.v";
