INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sources_1/new/digilent_jstk2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'digilent_jstk2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.ip_user_files/bd/Project_1/ip/Project_1_clk_wiz_0/Project_1_clk_wiz_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_1_clk_wiz_0_Project_1_clk_wiz_0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'Project_1_clk_wiz_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.ip_user_files/bd/Project_1/ip/Project_1_digilent_jstk2_0_0/sim/Project_1_digilent_jstk2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_1_digilent_jstk2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.ip_user_files/bd/Project_1/ipshared/ead8/hdl/axis_lw_spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_lw_spi_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.ip_user_files/bd/Project_1/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lw_spi_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.ip_user_files/bd/Project_1/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipi_axis_lw_spi_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.ip_user_files/bd/Project_1/ip/Project_1_axi4stream_spi_master_0_0/sim/Project_1_axi4stream_spi_master_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_1_axi4stream_spi_master_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.ip_user_files/bd/Project_1/sim/Project_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.gen/sources_1/bd/Project_1/hdl/Project_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_1_wrapper_tb'
