module StepCounter (
	input clk,    // Clock
	input reset_n,
	input clear, // Done
	output reg [1:0] counter
);

always @(posedge clk or posedge reset_n) begin

	if(reset_n == 1 || clear == 1) begin
		counter <= 2'b0;
	end else begin
		counter <= counter + 1;
	end
end

endmodule 