

================================================================
== Vitis HLS Report for 'recv_data_burst'
================================================================
* Date:           Sun Nov 20 16:50:15 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gemv-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8203|     8203|  82.030 us|  82.030 us|  8203|  8203|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87  |recv_data_burst_Pipeline_VITIS_LOOP_40_1  |     8195|     8195|  81.950 us|  81.950 us|  8195|  8195|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     202|    1452|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     195|    -|
|Register         |        -|     -|      71|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     273|    1647|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87  |recv_data_burst_Pipeline_VITIS_LOOP_40_1  |        0|   0|  202|  1452|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |Total                                               |                                          |        0|   0|  202|  1452|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  54|         10|    1|         10|
    |data_blk_n_AR        |   9|          2|    1|          2|
    |m_axi_data_ARADDR    |  14|          3|   64|        192|
    |m_axi_data_ARBURST   |   9|          2|    2|          4|
    |m_axi_data_ARCACHE   |   9|          2|    4|          8|
    |m_axi_data_ARID      |   9|          2|    1|          2|
    |m_axi_data_ARLEN     |  14|          3|   32|         96|
    |m_axi_data_ARLOCK    |   9|          2|    2|          4|
    |m_axi_data_ARPROT    |   9|          2|    3|          6|
    |m_axi_data_ARQOS     |   9|          2|    4|          8|
    |m_axi_data_ARREGION  |   9|          2|    4|          8|
    |m_axi_data_ARSIZE    |   9|          2|    3|          6|
    |m_axi_data_ARUSER    |   9|          2|    1|          2|
    |m_axi_data_ARVALID   |  14|          3|    1|          3|
    |m_axi_data_RREADY    |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 195|         41|  124|        353|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   9|   0|    9|          0|
    |grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_147                                                 |  61|   0|   61|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  71|   0|   71|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  recv_data_burst|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  recv_data_burst|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  recv_data_burst|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  recv_data_burst|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  recv_data_burst|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  recv_data_burst|  return value|
|m_axi_data_AWVALID     |  out|    1|       m_axi|             data|       pointer|
|m_axi_data_AWREADY     |   in|    1|       m_axi|             data|       pointer|
|m_axi_data_AWADDR      |  out|   64|       m_axi|             data|       pointer|
|m_axi_data_AWID        |  out|    1|       m_axi|             data|       pointer|
|m_axi_data_AWLEN       |  out|   32|       m_axi|             data|       pointer|
|m_axi_data_AWSIZE      |  out|    3|       m_axi|             data|       pointer|
|m_axi_data_AWBURST     |  out|    2|       m_axi|             data|       pointer|
|m_axi_data_AWLOCK      |  out|    2|       m_axi|             data|       pointer|
|m_axi_data_AWCACHE     |  out|    4|       m_axi|             data|       pointer|
|m_axi_data_AWPROT      |  out|    3|       m_axi|             data|       pointer|
|m_axi_data_AWQOS       |  out|    4|       m_axi|             data|       pointer|
|m_axi_data_AWREGION    |  out|    4|       m_axi|             data|       pointer|
|m_axi_data_AWUSER      |  out|    1|       m_axi|             data|       pointer|
|m_axi_data_WVALID      |  out|    1|       m_axi|             data|       pointer|
|m_axi_data_WREADY      |   in|    1|       m_axi|             data|       pointer|
|m_axi_data_WDATA       |  out|   64|       m_axi|             data|       pointer|
|m_axi_data_WSTRB       |  out|    8|       m_axi|             data|       pointer|
|m_axi_data_WLAST       |  out|    1|       m_axi|             data|       pointer|
|m_axi_data_WID         |  out|    1|       m_axi|             data|       pointer|
|m_axi_data_WUSER       |  out|    1|       m_axi|             data|       pointer|
|m_axi_data_ARVALID     |  out|    1|       m_axi|             data|       pointer|
|m_axi_data_ARREADY     |   in|    1|       m_axi|             data|       pointer|
|m_axi_data_ARADDR      |  out|   64|       m_axi|             data|       pointer|
|m_axi_data_ARID        |  out|    1|       m_axi|             data|       pointer|
|m_axi_data_ARLEN       |  out|   32|       m_axi|             data|       pointer|
|m_axi_data_ARSIZE      |  out|    3|       m_axi|             data|       pointer|
|m_axi_data_ARBURST     |  out|    2|       m_axi|             data|       pointer|
|m_axi_data_ARLOCK      |  out|    2|       m_axi|             data|       pointer|
|m_axi_data_ARCACHE     |  out|    4|       m_axi|             data|       pointer|
|m_axi_data_ARPROT      |  out|    3|       m_axi|             data|       pointer|
|m_axi_data_ARQOS       |  out|    4|       m_axi|             data|       pointer|
|m_axi_data_ARREGION    |  out|    4|       m_axi|             data|       pointer|
|m_axi_data_ARUSER      |  out|    1|       m_axi|             data|       pointer|
|m_axi_data_RVALID      |   in|    1|       m_axi|             data|       pointer|
|m_axi_data_RREADY      |  out|    1|       m_axi|             data|       pointer|
|m_axi_data_RDATA       |   in|   64|       m_axi|             data|       pointer|
|m_axi_data_RLAST       |   in|    1|       m_axi|             data|       pointer|
|m_axi_data_RID         |   in|    1|       m_axi|             data|       pointer|
|m_axi_data_RFIFONUM    |   in|    9|       m_axi|             data|       pointer|
|m_axi_data_RUSER       |   in|    1|       m_axi|             data|       pointer|
|m_axi_data_RRESP       |   in|    2|       m_axi|             data|       pointer|
|m_axi_data_BVALID      |   in|    1|       m_axi|             data|       pointer|
|m_axi_data_BREADY      |  out|    1|       m_axi|             data|       pointer|
|m_axi_data_BRESP       |   in|    2|       m_axi|             data|       pointer|
|m_axi_data_BID         |   in|    1|       m_axi|             data|       pointer|
|m_axi_data_BUSER       |   in|    1|       m_axi|             data|       pointer|
|data_in                |   in|   64|     ap_none|          data_in|        scalar|
|reg_file_0_0_address0  |  out|   11|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_0_ce0       |  out|    1|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_0_we0       |  out|    1|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_0_d0        |  out|   16|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_0_address1  |  out|   11|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_0_ce1       |  out|    1|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_0_we1       |  out|    1|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_0_d1        |  out|   16|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_1_address0  |  out|   11|   ap_memory|     reg_file_0_1|         array|
|reg_file_0_1_ce0       |  out|    1|   ap_memory|     reg_file_0_1|         array|
|reg_file_0_1_we0       |  out|    1|   ap_memory|     reg_file_0_1|         array|
|reg_file_0_1_d0        |  out|   16|   ap_memory|     reg_file_0_1|         array|
|reg_file_0_1_address1  |  out|   11|   ap_memory|     reg_file_0_1|         array|
|reg_file_0_1_ce1       |  out|    1|   ap_memory|     reg_file_0_1|         array|
|reg_file_0_1_we1       |  out|    1|   ap_memory|     reg_file_0_1|         array|
|reg_file_0_1_d1        |  out|   16|   ap_memory|     reg_file_0_1|         array|
|reg_file_1_0_address0  |  out|   11|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_0_ce0       |  out|    1|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_0_we0       |  out|    1|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_0_d0        |  out|   16|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_0_address1  |  out|   11|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_0_ce1       |  out|    1|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_0_we1       |  out|    1|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_0_d1        |  out|   16|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_1_address0  |  out|   11|   ap_memory|     reg_file_1_1|         array|
|reg_file_1_1_ce0       |  out|    1|   ap_memory|     reg_file_1_1|         array|
|reg_file_1_1_we0       |  out|    1|   ap_memory|     reg_file_1_1|         array|
|reg_file_1_1_d0        |  out|   16|   ap_memory|     reg_file_1_1|         array|
|reg_file_1_1_address1  |  out|   11|   ap_memory|     reg_file_1_1|         array|
|reg_file_1_1_ce1       |  out|    1|   ap_memory|     reg_file_1_1|         array|
|reg_file_1_1_we1       |  out|    1|   ap_memory|     reg_file_1_1|         array|
|reg_file_1_1_d1        |  out|   16|   ap_memory|     reg_file_1_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_0_we0       |  out|    1|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_0_d0        |  out|   16|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_0_we1       |  out|    1|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_0_d1        |  out|   16|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|     reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|     reg_file_2_1|         array|
|reg_file_2_1_we0       |  out|    1|   ap_memory|     reg_file_2_1|         array|
|reg_file_2_1_d0        |  out|   16|   ap_memory|     reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|     reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|     reg_file_2_1|         array|
|reg_file_2_1_we1       |  out|    1|   ap_memory|     reg_file_2_1|         array|
|reg_file_2_1_d1        |  out|   16|   ap_memory|     reg_file_2_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_0_we0       |  out|    1|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_0_d0        |  out|   16|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_0_address1  |  out|   11|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_0_ce1       |  out|    1|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_0_we1       |  out|    1|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_0_d1        |  out|   16|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|     reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|     reg_file_3_1|         array|
|reg_file_3_1_we0       |  out|    1|   ap_memory|     reg_file_3_1|         array|
|reg_file_3_1_d0        |  out|   16|   ap_memory|     reg_file_3_1|         array|
|reg_file_3_1_address1  |  out|   11|   ap_memory|     reg_file_3_1|         array|
|reg_file_3_1_ce1       |  out|    1|   ap_memory|     reg_file_3_1|         array|
|reg_file_3_1_we1       |  out|    1|   ap_memory|     reg_file_3_1|         array|
|reg_file_3_1_d1        |  out|   16|   ap_memory|     reg_file_3_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_0_we1       |  out|    1|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_0_d1        |  out|   16|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|     reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|     reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|     reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|     reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|     reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|     reg_file_4_1|         array|
|reg_file_4_1_we1       |  out|    1|   ap_memory|     reg_file_4_1|         array|
|reg_file_4_1_d1        |  out|   16|   ap_memory|     reg_file_4_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_0_we1       |  out|    1|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_0_d1        |  out|   16|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|     reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|     reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|     reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|     reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|     reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|     reg_file_5_1|         array|
|reg_file_5_1_we1       |  out|    1|   ap_memory|     reg_file_5_1|         array|
|reg_file_5_1_d1        |  out|   16|   ap_memory|     reg_file_5_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_0_we0       |  out|    1|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_0_d0        |  out|   16|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_0_address1  |  out|   11|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_0_ce1       |  out|    1|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_0_we1       |  out|    1|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_0_d1        |  out|   16|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|     reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|     reg_file_6_1|         array|
|reg_file_6_1_we0       |  out|    1|   ap_memory|     reg_file_6_1|         array|
|reg_file_6_1_d0        |  out|   16|   ap_memory|     reg_file_6_1|         array|
|reg_file_6_1_address1  |  out|   11|   ap_memory|     reg_file_6_1|         array|
|reg_file_6_1_ce1       |  out|    1|   ap_memory|     reg_file_6_1|         array|
|reg_file_6_1_we1       |  out|    1|   ap_memory|     reg_file_6_1|         array|
|reg_file_6_1_d1        |  out|   16|   ap_memory|     reg_file_6_1|         array|
|reg_file_7_0_address0  |  out|   11|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_0_ce0       |  out|    1|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_0_we0       |  out|    1|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_0_d0        |  out|   16|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_0_address1  |  out|   11|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_0_ce1       |  out|    1|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_0_we1       |  out|    1|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_0_d1        |  out|   16|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_1_address0  |  out|   11|   ap_memory|     reg_file_7_1|         array|
|reg_file_7_1_ce0       |  out|    1|   ap_memory|     reg_file_7_1|         array|
|reg_file_7_1_we0       |  out|    1|   ap_memory|     reg_file_7_1|         array|
|reg_file_7_1_d0        |  out|   16|   ap_memory|     reg_file_7_1|         array|
|reg_file_7_1_address1  |  out|   11|   ap_memory|     reg_file_7_1|         array|
|reg_file_7_1_ce1       |  out|    1|   ap_memory|     reg_file_7_1|         array|
|reg_file_7_1_we1       |  out|    1|   ap_memory|     reg_file_7_1|         array|
|reg_file_7_1_d1        |  out|   16|   ap_memory|     reg_file_7_1|         array|
+-----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data_in" [gemv-max-sharing/src/correlation.cpp:29]   --->   Operation 10 'read' 'data_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %data_in_read, i32 3, i32 63" [gemv-max-sharing/src/correlation.cpp:40]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i61 %trunc_ln" [gemv-max-sharing/src/correlation.cpp:40]   --->   Operation 12 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i64 %data, i64 %sext_ln40" [gemv-max-sharing/src/correlation.cpp:40]   --->   Operation 13 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192" [gemv-max-sharing/src/correlation.cpp:40]   --->   Operation 14 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 15 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192" [gemv-max-sharing/src/correlation.cpp:40]   --->   Operation 15 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 16 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192" [gemv-max-sharing/src/correlation.cpp:40]   --->   Operation 16 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 17 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192" [gemv-max-sharing/src/correlation.cpp:40]   --->   Operation 17 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 18 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192" [gemv-max-sharing/src/correlation.cpp:40]   --->   Operation 18 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 19 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192" [gemv-max-sharing/src/correlation.cpp:40]   --->   Operation 19 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 20 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192" [gemv-max-sharing/src/correlation.cpp:40]   --->   Operation 20 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln40 = call void @recv_data_burst_Pipeline_VITIS_LOOP_40_1, i64 %data, i61 %trunc_ln, i16 %reg_file_0_1, i16 %reg_file_0_0, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0, i16 %reg_file_2_1, i16 %reg_file_2_0, i16 %reg_file_1_1, i16 %reg_file_1_0" [gemv-max-sharing/src/correlation.cpp:40]   --->   Operation 21 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln40 = call void @recv_data_burst_Pipeline_VITIS_LOOP_40_1, i64 %data, i61 %trunc_ln, i16 %reg_file_0_1, i16 %reg_file_0_0, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0, i16 %reg_file_2_1, i16 %reg_file_2_0, i16 %reg_file_1_1, i16 %reg_file_1_0" [gemv-max-sharing/src/correlation.cpp:40]   --->   Operation 39 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [gemv-max-sharing/src/correlation.cpp:72]   --->   Operation 40 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_file_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_in_read      (read         ) [ 0000000000]
trunc_ln          (partselect   ) [ 0011111111]
sext_ln40         (sext         ) [ 0000000000]
data_addr         (getelementptr) [ 0011111100]
empty             (readreq      ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
call_ln40         (call         ) [ 0000000000]
ret_ln72          (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_0_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_1_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_1_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reg_file_3_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="reg_file_3_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="reg_file_7_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="reg_file_7_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recv_data_burst_Pipeline_VITIS_LOOP_40_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="data_in_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_readreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="15" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="0"/>
<pin id="90" dir="0" index="2" bw="61" slack="7"/>
<pin id="91" dir="0" index="3" bw="16" slack="0"/>
<pin id="92" dir="0" index="4" bw="16" slack="0"/>
<pin id="93" dir="0" index="5" bw="16" slack="0"/>
<pin id="94" dir="0" index="6" bw="16" slack="0"/>
<pin id="95" dir="0" index="7" bw="16" slack="0"/>
<pin id="96" dir="0" index="8" bw="16" slack="0"/>
<pin id="97" dir="0" index="9" bw="16" slack="0"/>
<pin id="98" dir="0" index="10" bw="16" slack="0"/>
<pin id="99" dir="0" index="11" bw="16" slack="0"/>
<pin id="100" dir="0" index="12" bw="16" slack="0"/>
<pin id="101" dir="0" index="13" bw="16" slack="0"/>
<pin id="102" dir="0" index="14" bw="16" slack="0"/>
<pin id="103" dir="0" index="15" bw="16" slack="0"/>
<pin id="104" dir="0" index="16" bw="16" slack="0"/>
<pin id="105" dir="0" index="17" bw="16" slack="0"/>
<pin id="106" dir="0" index="18" bw="16" slack="0"/>
<pin id="107" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="61" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="0" index="3" bw="7" slack="0"/>
<pin id="131" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sext_ln40_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="61" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="data_addr_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1005" name="trunc_ln_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="61" slack="7"/>
<pin id="149" dir="1" index="1" bw="61" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="152" class="1005" name="data_addr_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="1"/>
<pin id="154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="87" pin=4"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="87" pin=5"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="87" pin=6"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="87" pin=7"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="87" pin=8"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="87" pin=9"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="87" pin=10"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="87" pin=11"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="87" pin=12"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="87" pin=13"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="87" pin=14"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="87" pin=15"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="87" pin=16"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="87" pin=17"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="87" pin=18"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="74" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="139"><net_src comp="126" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="150"><net_src comp="126" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="155"><net_src comp="140" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="80" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {}
	Port: reg_file_0_0 | {8 9 }
	Port: reg_file_0_1 | {8 9 }
	Port: reg_file_1_0 | {8 9 }
	Port: reg_file_1_1 | {8 9 }
	Port: reg_file_2_0 | {8 9 }
	Port: reg_file_2_1 | {8 9 }
	Port: reg_file_3_0 | {8 9 }
	Port: reg_file_3_1 | {8 9 }
	Port: reg_file_4_0 | {8 9 }
	Port: reg_file_4_1 | {8 9 }
	Port: reg_file_5_0 | {8 9 }
	Port: reg_file_5_1 | {8 9 }
	Port: reg_file_6_0 | {8 9 }
	Port: reg_file_6_1 | {8 9 }
	Port: reg_file_7_0 | {8 9 }
	Port: reg_file_7_1 | {8 9 }
 - Input state : 
	Port: recv_data_burst : data | {1 2 3 4 5 6 7 8 9 }
	Port: recv_data_burst : data_in | {1 }
  - Chain level:
	State 1
		sext_ln40 : 1
		data_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|
|   call   | grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87 |  27.328 |   261   |   1002  |
|----------|----------------------------------------------------|---------|---------|---------|
|   read   |               data_in_read_read_fu_74              |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|  readreq |                  grp_readreq_fu_80                 |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|partselect|                   trunc_ln_fu_126                  |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   sext   |                  sext_ln40_fu_136                  |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   Total  |                                                    |  27.328 |   261   |   1002  |
|----------|----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|data_addr_reg_152|   64   |
| trunc_ln_reg_147|   61   |
+-----------------+--------+
|      Total      |   125  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_80 |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   27   |   261  |  1002  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   125  |    -   |
+-----------+--------+--------+--------+
|   Total   |   27   |   386  |  1011  |
+-----------+--------+--------+--------+
