<!DOCTYPE html>
<html lang="en-uk">
    <head>
	<meta name="generator" content="Hugo 0.52" />
		<meta charset="UTF-8">
		<meta name="viewport" content="width=device-width, initial-scale=1.0">
	
		<title>
				correlation.zone &middot; correlation.zone
		</title>
	
		
  		<link rel="stylesheet" href="/blog/css/style.css">
		<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Libre+Baskerville:400,400i,700">
	
		
		<link rel="icon" type="image/png" sizes="32x32" href="/blog/images/favicon-32x32.png">
		<link rel="icon" type="image/png" sizes="16x16" href="/blog/images/favicon-16x16.png">
		<link rel="apple-touch-icon" sizes="180x180" href="/blog/images/apple-touch-icon.png">
	
		
		<link href="https://tparks.github.io/blog/index.xml" rel="alternate" type="application/rss+xml" title="correlation.zone" />
	</head>
	
    <body>
        		<nav class="nav">
			<div class="nav-container">
				<a href="/blog/">
					<h2 class="nav-title">correlation.zone</h2>
				</a>
				<ul>
    <li><a href="/blog/about">About</a></li>
    <li><a href="/blog/">Posts</a></li>
</ul>
			</div>
		</nav>

        

<main>
	


	<div class="catalogue">
		
			<a href="https://tparks.github.io/blog/posts/10g-network-router-in-haskell/" class="catalogue-item">
    <div>
        <time datetime="2019-01-14 08:07:40 -0700 MST" class="catalogue-time">January 14, 2019</time>
        <h1 class="catalogue-title">10G Network Router in Haskell</h1>
        <div class="catalogue-line"></div>

        <p>
            As part of Noa Z&rsquo;s course, we modified the NetFPGA SUME reference design to support cut-through low latency switching at 10G line rate.
As part of this project a new output port lookup module was written in CλaSH, a Haskell derived DSL compiling to Verilog. The pipelined design was exceptionally succinct when compared to the reference Verilog design.
The document is a literate haskell walk-through of the OPL module, for use as a building block for other pipelined systems.
        </p>
    </div>
</a>

		
			<a href="https://tparks.github.io/blog/posts/fpga-quantum-simulation/" class="catalogue-item">
    <div>
        <time datetime="2019-01-14 08:06:15 -0700 MST" class="catalogue-time">January 14, 2019</time>
        <h1 class="catalogue-title">FPGA Quantum Simulation</h1>
        <div class="catalogue-line"></div>

        <p>
            A high performance quantum circuit simulator in CλaSH Introduction For my master&rsquo;s project, I aimed to develop a FPGA based quantum simulator with the objective of running &gt;30 qubits at reasonable depth on a single Amazon F1 instance. Whilst the full-scale tests never happened, a tested general simulator was produced and was validated at 16 qubits on Zynq hardware. This series of blog posts will describe the simulation method and the use of CλaSH as a tool for rapid development of hardware networks.
        </p>
    </div>
</a>

		
	</div>
	
	<div class="pagination">
		
		
	
		<span>1</span>
	</div>
</main>


        		<footer>
			<span>
			&copy; <time datetime="2019-01-14 08:08:29.832834 -0700 MST m=&#43;0.053421275">2019</time> . Made with <a href='https://gohugo.io'>Hugo</a> using the <a href='https://github.com/EmielH/tale-hugo/'>Tale</a> theme.
			</span>
		</footer>

    </body>
</html>
