Real time: Nov/24/2014 13:31:20

Profiler Stats
--------------
Elapsed_time_in_seconds: 2805
Elapsed_time_in_minutes: 46.75
Elapsed_time_in_hours: 0.779167
Elapsed_time_in_days: 0.0324653

Virtual_time_in_seconds: 2799.34
Virtual_time_in_minutes: 46.6557
Virtual_time_in_hours:   0.777594
Virtual_time_in_days:    0.777594

Ruby_current_time: 95490373
Ruby_start_time: 1
Ruby_cycles: 95490372

mbytes_resident: 105.105
mbytes_total: 150.129
resident_ratio: 0.700101

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 9.54904e+07 [ 9.54904e+07 9.54904e+07 9.54904e+07 9.54904e+07 9.54904e+07 9.54904e+07 9.54904e+07 9.54904e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 2908
  L1D_cache_total_misses: 1943	(66.8157%)
  L1D_cache_total_demand_misses: 1943
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 1943
  L1D_cache_misses_per_instruction: 1943
  L1D_cache_instructions_per_misses: 0.000514668

  L1D_cache_request_type_LD:   1679	(57.7373)%
  L1D_cache_request_type_ST:   1229	(42.2627)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 2908 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 2908 ]

  L1D_cache_miss_type_LD:   739	(38.034)%
  L1D_cache_miss_type_ST:   1204	(61.966)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 6063423
  L1T_cache_total_misses: 4204954	(69.3495%)
  L1T_cache_total_demand_misses: 4204954
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 4.20495e+06
  L1T_cache_misses_per_instruction: 4.20495e+06
  L1T_cache_instructions_per_misses: 2.37815e-07

  L1T_cache_request_type_LD:   1405694	(23.1832)%
  L1T_cache_request_type_ST:   4657729	(76.8168)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 6063423 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 6063423 ]

  L1T_cache_miss_type_LD:   99437	(2.36476)%
  L1T_cache_miss_type_ST:   4105517	(97.6352)%

L2_cache cache stats: 
  L2_cache_total_requests: 3476
  L2_cache_total_misses: 1108	(31.8757%)
  L2_cache_total_demand_misses: 1108
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 1108
  L2_cache_misses_per_instruction: 1108
  L2_cache_instructions_per_misses: 0.000902527

  L2_cache_request_type_LD:   739	(21.2601)%
  L2_cache_request_type_ST:   2737	(78.7399)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 3476 average:     8 | standard deviation: 0 | 0 0 0 0 3476 ]

  L2_cache_miss_type_LD:   335	(30.2347)%
  L2_cache_miss_type_ST:   773	(69.7653)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 4757166
  L2T_cache_total_misses: 1533	(0.0322251%)
  L2T_cache_total_demand_misses: 1533
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 1533
  L2T_cache_misses_per_instruction: 1533
  L2T_cache_instructions_per_misses: 0.000652316

  L2T_cache_request_type_LD:   99437	(2.09026)%
  L2T_cache_request_type_ST:   4657729	(97.9097)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 4757166 average: 31.4983 | standard deviation: 3.4334 | 0 0 0 0 99437 0 4657729 ]

  L2T_cache_miss_type_LD:   1407	(91.7808)%
  L2T_cache_miss_type_ST:   126	(8.21918)%


TBE Queries: 4762702
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 63 count: 4762702 average: 0.907109 | standard deviation: 1.02634 | 3947754 812030 692 110 74 68 71 65 74 86 78 78 86 91 88 90 91 90 88 80 80 78 69 68 66 78 72 54 51 61 77 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 6066331 average: 1.96883 | standard deviation: 0.907082 | 1515177 4476520 70298 3065 117 31 28 27 26 40 29 28 27 34 40 48 49 47 42 42 45 44 48 54 52 47 42 39 35 44 61 73 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 16 max: 1695 count: 6066331 average: 26.1275 | standard deviation: 13.2713 | 1307222 0 4755624 0 5 0 91 373 1336 35 28 27 24 18 21 16 42 71 237 189 85 92 121 72 58 41 45 37 49 43 59 45 32 31 22 16 23 14 12 16 12 8 10 13 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 0 0 2 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 1218 count: 1407373 average: 6.2219 | standard deviation: 9.70135 | 1405688 1342 340 0 0 1 1 0 0 1 ]
miss_latency_ST: [binsize: 256 max: 1695 count: 4658958 average: 32.1406 | standard deviation: 6.71205 | 4657790 946 210 0 5 3 4 0 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 1218 count: 1656 average: 94.0399 | standard deviation: 120.111 | 920 0 0 0 0 0 0 0 2 0 0 0 0 91 2 47 243 0 1 0 0 2 1 0 1 2 0 1 1 0 0 1 0 24 19 2 160 3 124 2 2 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 16 max: 1695 count: 6064675 average: 26.109 | standard deviation: 13.0759 | 1306302 0 4755624 0 3 0 0 324 1093 34 26 26 21 17 20 15 18 50 74 63 83 91 120 72 58 41 45 37 49 43 59 45 32 31 22 16 23 14 12 16 12 7 10 13 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 0 0 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 64 count: 6066331 average: 1.96883 | standard deviation: 0.907082 | 1515177 4476520 70298 3065 117 31 28 27 26 40 29 28 27 34 40 48 49 47 42 42 45 44 48 54 52 47 42 39 35 44 61 73 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 5 count: 50 average:   2.8 | standard deviation: 1.2289 | 0 8 16 7 16 3 ]
Sequencer_1: [binsize: 2 max: 64 count: 2858 average: 17.1246 | standard deviation: 21.446 | 1321 288 35 32 28 31 28 27 26 40 29 28 27 34 40 48 49 47 42 42 45 44 48 54 52 47 42 39 35 44 61 73 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 8 count: 1436 average: 2.23677 | standard deviation: 0.680234 | 0 123 893 401 3 11 3 1 1 ]
SequencerACC_1: [binsize: 1 max: 9 count: 3555828 average: 1.98905 | standard deviation: 0.671221 | 0 820451 1953967 781372 15 6 3 4 9 1 ]
SequencerACC_2: [binsize: 1 max: 9 count: 437423 average: 2.07609 | standard deviation: 0.783201 | 0 63877 315911 30722 16731 8058 1854 237 31 2 ]
SequencerACC_3: [binsize: 1 max: 9 count: 2068736 average: 1.89025 | standard deviation: 0.739197 | 0 629397 1090238 302705 40840 4580 706 225 39 6 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 407 count: 12375 average: 37.3187 | standard deviation: 46.1298 | 1435 8473 688 472 255 178 117 108 87 101 84 70 45 56 38 48 32 17 9 7 8 5 9 12 20 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 407 count: 4604 average: 49.4926 | standard deviation: 67.1265 | 326 2998 333 152 77 76 57 58 41 69 63 60 40 53 37 48 31 17 9 6 7 5 8 12 20 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 8 max: 352 count: 7771 average: 30.1062 | standard deviation: 24.0758 | 0 1109 1718 3757 171 184 167 153 96 82 57 45 34 26 26 24 23 23 17 15 11 10 6 4 3 2 2 1 0 1 0 0 1 0 0 0 0 0 0 1 0 1 0 0 1 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 20 count: 1418 average: 16.7137 | standard deviation: 4.19211 | 0 0 0 0 0 0 0 0 0 318 0 8 0 0 0 0 0 0 0 1090 2 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 407 count: 3186 average: 64.0816 | standard deviation: 76.243 | 0 1906 333 152 77 76 57 58 41 69 63 60 40 53 37 48 31 17 9 6 7 5 8 12 20 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 2627
system_time: 172
page_reclaims: 27078
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 808

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 5540
L2_TO_L2T_MSG = 952
L2_DATA_GX = 3255
L2T_TO_L1T_DATA = 397748
L1_DATA_GX = 10
L2_TO_L2T_ACK = 956
L2T_TO_L1T_MSG = 4657729
L2_DATA_S = 6435
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 1414
L1_DATA_F = 15
L1_DATA_PX = 675
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 18630916
L2_MSG = 0
L2_COHMSG_INV = 4
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 7665
L1_DATA = 0
L1_COHMSG = 7771
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 99437
----------------------
total_flits_messages = 23820522
----------------------

DMA = 8280
DATA_GX_OW = 4816
DATA_PX_C = 540
DATA_PX_D = 135
DATA_GX_C = 1204
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:50 full:0 size:[binsize: 1 max: 3 count: 50 average:   1.7 | standard deviation: 0.714286 | 0 22 21 7 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:2858 full:0 size:[binsize: 2 max: 64 count: 2858 average: 7.99265 | standard deviation: 13.8092 | 1619 304 122 90 73 67 57 50 47 39 33 27 23 22 22 21 20 18 15 14 14 14 14 14 14 14 14 14 14 14 14 14 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=5699 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=14222664 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=1403018 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=3098972 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=4950030 [L2TCache]=0 [L2Cache]=3573 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=105391 [L2TCache]=0 [L2Cache]=944 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=56 [L2TCache]=0 [L2Cache]=29 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=2035 [L2Cache]=0 [L1Cache]=7083 [Directory]=560 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=483 [L2Cache]=0 [L1Cache]=3973 [Directory]=542 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=6 [L2Cache]=0 [L1Cache]=52 [Directory]=6 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=22 [L2Cache]=30 [L1Cache]=10 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=7027 [L2Cache]=3871 [L1Cache]=15 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1350 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1485 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1440 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1265 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00756864 flits/cycle
total_flits_on_link = 47700309
-------------
Total VC Load [0] = 4042 flits
Total VC Load [1] = 3950 flits
Total VC Load [2] = 3896 flits
Total VC Load [3] = 3824 flits
Total VC Load [4] = 2256 flits
Total VC Load [5] = 2208 flits
Total VC Load [6] = 2204 flits
Total VC Load [7] = 2160 flits
Total VC Load [8] = 946 flits
Total VC Load [9] = 965 flits
Total VC Load [10] = 969 flits
Total VC Load [11] = 954 flits
Total VC Load [12] = 22782 flits
Total VC Load [13] = 22512 flits
Total VC Load [14] = 21566 flits
Total VC Load [15] = 20984 flits
Total VC Load [16] = 3136 flits
Total VC Load [17] = 3114 flits
Total VC Load [18] = 3102 flits
Total VC Load [19] = 3079 flits
Total VC Load [20] = 9366211 flits
Total VC Load [21] = 9363773 flits
Total VC Load [22] = 9365470 flits
Total VC Load [23] = 9365252 flits
Total VC Load [24] = 2527549 flits
Total VC Load [25] = 2527647 flits
Total VC Load [26] = 2527104 flits
Total VC Load [27] = 2528654 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 4.23289e-05 flits/cycle 
Average VC Load [1] = 4.13654e-05 flits/cycle 
Average VC Load [2] = 4.07999e-05 flits/cycle 
Average VC Load [3] = 4.00459e-05 flits/cycle 
Average VC Load [4] = 2.36254e-05 flits/cycle 
Average VC Load [5] = 2.31228e-05 flits/cycle 
Average VC Load [6] = 2.30809e-05 flits/cycle 
Average VC Load [7] = 2.26201e-05 flits/cycle 
Average VC Load [8] = 9.90676e-06 flits/cycle 
Average VC Load [9] = 1.01057e-05 flits/cycle 
Average VC Load [10] = 1.01476e-05 flits/cycle 
Average VC Load [11] = 9.99054e-06 flits/cycle 
Average VC Load [12] = 0.000238579 flits/cycle 
Average VC Load [13] = 0.000235752 flits/cycle 
Average VC Load [14] = 0.000225845 flits/cycle 
Average VC Load [15] = 0.00021975 flits/cycle 
Average VC Load [16] = 3.2841e-05 flits/cycle 
Average VC Load [17] = 3.26106e-05 flits/cycle 
Average VC Load [18] = 3.2485e-05 flits/cycle 
Average VC Load [19] = 3.22441e-05 flits/cycle 
Average VC Load [20] = 0.0980854 flits/cycle 
Average VC Load [21] = 0.0980599 flits/cycle 
Average VC Load [22] = 0.0980776 flits/cycle 
Average VC Load [23] = 0.0980754 flits/cycle 
Average VC Load [24] = 0.0264692 flits/cycle 
Average VC Load [25] = 0.0264702 flits/cycle 
Average VC Load [26] = 0.0264645 flits/cycle 
Average VC Load [27] = 0.0264807 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.26113
-------------
Dynamic_Link_Power = 0.0553522
Static_Link_Power = 0.733365
Total_Link_Power = 0.788718
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00231878, Crossbar: 0.00445968, VC allocator: 0.000487863, SW allocator: 0.00133195, Clock: 0.153216, Total: 0.161814
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70072
Dynamic_Router_Power = 0.161814
Static_Router_Power = 1.53891
Total_Router_Power = 1.70072
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.217167
Total_Static_Power = 2.27227
Total_Power = 2.48944
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  1405694
L1_WThru  4657729
L1_Atomic  0
L1_Replacement  697
Data  0
Data_Done  99437
Ack  0
Ack_Done  4657729
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  99437
I  L1_WThru  4105517
I  L1_Atomic  0 <-- 
I  L1_Replacement  672

S  Load  1306257
S  L1_WThru  552212
S  L1_Atomic  0 <-- 
S  L1_Replacement  25

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  99437

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  4114466
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  543263

 --- L2TCache ---
 - Event Counts -
L1_GETS  99437
L1_Write  4105517
L1_Upgrade_T  548025
L1_Upgrade_NT  4187
L2_Atomic  0
L2_Expire  6
L2_Replacement  0
L2_Replacement_clean  0
Data  1
Data_all_Acks  1532
Ack  3
Ack_all  1
WB_Ack  952
Fwd_GETX  551
Fwd_GETS  401
Inv  0

 - Transitions -
NP  L1_GETS  1407
NP  L1_Write  126
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  98018
E  L1_Write  4105391
E  L1_Upgrade_NT  4187
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  548
E  Fwd_GETS  398
E  Inv  0 <-- 

S  L1_GETS  12
S  L1_Upgrade_T  548025
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  3
S  Fwd_GETS  3
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  1
IS  Data_all_Acks  1406
IS  Ack  3
IS  Ack_all  1

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  126
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  6
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  952
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  739
L1_GETX  2737
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  1108
WB_Data  3
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  3
Unblock_Cancel  0
Exclusive_Unblock  3472
PUTX_ACC  820
DATA_ACC  132

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  335
NP  L1_GETX  773
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  2
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  404
MT  L1_GETX  1962
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  335

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  773

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  2

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  3470
MT_MB  PUTX_ACC  419
MT_MB  DATA_ACC  132

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  3
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  401
MT_IIB  DATA_ACC  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  3

 --- L1Cache ---
 - Event Counts -
Load  1679
Ifetch  0
Store  1229
Inv  4
L1_Replacement  0
Fwd_GETX  1411
Fwd_GETS  3
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  1287
DataS_fromL1  3
Data_all_Acks  653
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  338
NP  Ifetch  0 <-- 
NP  Store  767
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  401
I  Ifetch  0 <-- 
I  Store  437
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  7
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  4
S  L1_Replacement  0 <-- 

E  Load  104
E  Ifetch  0 <-- 
E  Store  0 <-- 
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  707
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  829
M  Ifetch  0 <-- 
M  Store  25
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  704
M  Fwd_GETS  3
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  736
IS  DataS_fromL1  3
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  551
IM  Data_all_Acks  653
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  1108
Data  0

 - Transitions -
I  Fetch  1108
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:1430 full:0 size:[binsize: 1 max: 7 count: 1430 average:   1.1 | standard deviation: 0.378757 | 0 1304 120 1 2 1 1 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:3555807 full:0 size:[binsize: 1 max: 6 count: 3555807 average: 1.00088 | standard deviation: 0.0298297 | 0 3552691 3112 1 1 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:354083 full:0 size:[binsize: 1 max: 5 count: 354083 average: 1.01603 | standard deviation: 0.126051 | 0 348423 5647 11 1 1 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:845846 full:0 size:[binsize: 1 max: 3 count: 845846 average: 1.05547 | standard deviation: 0.232108 | 0 799550 45671 625 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:1430 full:0 size:[binsize: 1 max: 2 count: 1430 average: 1.0014 | standard deviation: 0.037411 | 0 1428 2 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:3555807 full:0 size:[binsize: 1 max: 2 count: 3555807 average:     1 | standard deviation: 0.000530311 | 0 3555806 1 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:354083 full:0 size:[binsize: 1 max: 2 count: 354083 average: 1.0004 | standard deviation: 0.0200259 | 0 353941 142 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:845846 full:0 size:[binsize: 1 max: 2 count: 845846 average: 1.00314 | standard deviation: 0.0559517 | 0 843190 2656 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:4730754 full:0 size:[binsize: 1 max: 4 count: 4730754 average: 1.19408 | standard deviation: 0.397722 | 0 3816782 909834 4113 25 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:26392 full:0 size:[binsize: 1 max: 4 count: 26392 average: 1.00462 | standard deviation: 0.0701849 | 0 26273 117 1 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:20 full:0 size:[binsize: 1 max: 3 count: 20 average:  1.35 | standard deviation: 0.688247 | 0 15 3 2 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:4730754 full:0 size:[binsize: 1 max: 2 count: 4730754 average: 1.00207 | standard deviation: 0.0454097 | 0 4720979 9775 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:26392 full:0 size:[binsize: 1 max: 2 count: 26392 average: 1.0022 | standard deviation: 0.0468798 | 0 26334 58 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:20 full:0 size:[binsize: 1 max: 2 count: 20 average:   1.1 | standard deviation: 0.324443 | 0 18 2 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:1829 full:0 size:[binsize: 1 max: 10 count: 1829 average: 1.65008 | standard deviation: 1.79791 | 0 1544 50 37 46 35 32 21 22 31 11 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:517 full:0 size:[binsize: 1 max: 9 count: 517 average: 1.5706 | standard deviation: 1.76694 | 0 439 29 15 1 1 1 8 8 15 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:7 full:0 size:[binsize: 1 max: 2 count: 7 average: 1.42857 | standard deviation: 0.57735 | 0 4 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:110 full:0 size:[binsize: 1 max: 15 count: 110 average:   5.2 | standard deviation: 3.89071 | 0 19 15 16 14 6 4 5 6 5 4 5 5 3 2 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:19 full:0 size:[binsize: 1 max: 4 count: 19 average: 1.73684 | standard deviation: 0.942809 | 0 10 5 3 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:3 full:0 size:[binsize: 1 max: 2 count: 3 average: 1.33333 | standard deviation: 0.707107 | 0 2 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:1194 full:0 size:[binsize: 1 max: 1 count: 1194 average:     1 | standard deviation: 0 | 0 1194 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:332 full:0 size:[binsize: 1 max: 2 count: 332 average: 1.00904 | standard deviation: 0.0952021 | 0 329 3 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:7 full:0 size:[binsize: 1 max: 2 count: 7 average: 1.28571 | standard deviation: 0.57735 | 0 5 2 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:745 full:0 size:[binsize: 1 max: 2 count: 745 average: 1.15705 | standard deviation: 0.36478 | 0 628 117 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:204 full:0 size:[binsize: 1 max: 2 count: 204 average: 1.04902 | standard deviation: 0.221948 | 0 194 10 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:1943 full:0 size:[binsize: 1 max: 2 count: 1943 average: 1.01338 | standard deviation: 0.115708 | 0 1917 26 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:536 full:0 size:[binsize: 1 max: 2 count: 536 average: 1.02239 | standard deviation: 0.149766 | 0 524 12 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:560 full:0 size:[binsize: 1 max: 4 count: 560 average: 1.43214 | standard deviation: 0.68722 | 0 375 134 45 6 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:542 full:0 size:[binsize: 1 max: 4 count: 542 average: 1.45018 | standard deviation: 0.621548 | 0 333 176 31 2 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:6 full:0 size:[binsize: 1 max: 2 count: 6 average: 1.16667 | standard deviation: 0.447214 | 0 5 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:1836 full:0 size:[binsize: 1 max: 21 count: 1836 average: 2.32898 | standard deviation: 3.79961 | 0 1481 112 33 11 17 20 8 6 13 18 11 9 14 10 12 9 20 11 12 8 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:522 full:0 size:[binsize: 1 max: 19 count: 522 average: 1.93103 | standard deviation: 3.02453 | 0 440 26 10 6 2 2 2 4 5 5 3 2 1 1 5 2 2 2 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.3 | standard deviation: 0.57735 | 0 7 3 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:2052 full:0 size:[binsize: 2 max: 94 count: 2052 average: 15.1399 | standard deviation: 24.1515 | 684 640 101 17 18 14 22 15 16 13 9 10 12 14 10 13 13 22 23 22 25 21 18 20 22 18 21 19 19 24 16 14 8 10 4 4 5 5 4 6 5 4 4 10 23 19 14 2 0 0 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:950 full:0 size:[binsize: 2 max: 62 count: 950 average: 6.86105 | standard deviation: 13.5462 | 412 349 25 6 8 7 11 8 7 11 10 4 3 2 4 3 4 4 2 5 5 3 3 6 10 11 6 7 3 3 6 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 3 count: 12 average:   1.5 | standard deviation: 0.6742 | 0 7 4 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:2395 full:0 size:[binsize: 1 max: 2 count: 2395 average: 1.04175 | standard deviation: 0.20025 | 0 2295 100 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:1064 full:0 size:[binsize: 1 max: 2 count: 1064 average: 1.04605 | standard deviation: 0.210272 | 0 1015 49 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 2 count: 16 average: 1.0625 | standard deviation: 0.258199 | 0 15 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:3031 full:0 size:[binsize: 1 max: 2 count: 3031 average: 1.10558 | standard deviation: 0.307765 | 0 2711 320 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:1249 full:0 size:[binsize: 1 max: 2 count: 1249 average: 1.10008 | standard deviation: 0.300907 | 0 1124 125 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 2 count: 16 average: 1.0625 | standard deviation: 0.258199 | 0 15 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:672 full:0 size:[binsize: 1 max: 2 count: 672 average: 1.04018 | standard deviation: 0.196845 | 0 645 27 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:562 full:0 size:[binsize: 1 max: 2 count: 562 average: 1.06406 | standard deviation: 0.246183 | 0 526 36 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.2 | standard deviation: 0.471405 | 0 8 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:1933 full:0 size:[binsize: 2 max: 60 count: 1933 average: 11.2938 | standard deviation: 14.7673 | 798 169 112 81 68 73 61 53 51 44 39 34 33 32 33 38 21 14 14 14 14 14 15 16 15 14 14 14 14 14 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.2 | standard deviation: 0.471405 | 0 8 2 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:1411 full:0 size:[binsize: 1 max: 3 count: 1411 average: 1.01276 | standard deviation: 0.135793 | 0 1397 10 4 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:1933 full:0 size:[binsize: 1 max: 9 count: 1933 average: 1.22607 | standard deviation: 0.794325 | 0 1663 214 23 4 4 9 11 2 3 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:1410 full:0 size:[binsize: 1 max: 2 count: 1410 average: 1.00567 | standard deviation: 0.0753511 | 0 1402 8 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:1933 full:0 size:[binsize: 1 max: 2 count: 1933 average: 1.04966 | standard deviation: 0.218218 | 0 1837 96 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:270 full:0 size:[binsize: 1 max: 2 count: 270 average: 1.01481 | standard deviation: 0.121942 | 0 266 4 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:297 full:0 size:[binsize: 1 max: 2 count: 297 average: 1.03367 | standard deviation: 0.183804 | 0 287 10 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:288 full:0 size:[binsize: 1 max: 2 count: 288 average: 1.01389 | standard deviation: 0.118056 | 0 284 4 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:253 full:0 size:[binsize: 1 max: 1 count: 253 average:     1 | standard deviation: 0 | 0 253 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:270 full:0 size:[binsize: 1 max: 18 count: 270 average: 4.32963 | standard deviation: 4.45882 | 0 124 26 13 13 11 11 11 12 8 7 6 6 5 5 4 4 3 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:297 full:0 size:[binsize: 1 max: 23 count: 297 average: 6.367 | standard deviation: 5.76071 | 0 103 21 13 12 15 12 10 11 10 10 10 10 13 13 11 6 4 4 4 2 1 1 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:288 full:0 size:[binsize: 1 max: 23 count: 288 average: 5.44097 | standard deviation: 5.18877 | 0 117 17 13 11 11 16 12 12 13 13 9 9 9 5 7 4 3 2 1 1 1 1 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:253 full:0 size:[binsize: 1 max: 16 count: 253 average: 3.6166 | standard deviation: 3.5389 | 0 127 20 11 14 16 12 11 8 10 9 6 3 3 1 1 1 ]
