# Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Clock_module.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:48:00 on May 14,2021
# vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Clock_module.v 
# -- Compiling module Clock_module
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Clock_module.v(14): (vlog-2283) Extra semicolon in $unit (global) scope.
# 
# Top level modules:
# 	Clock_module
# End time: 17:48:00 on May 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Clock_module.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:49:51 on May 14,2021
# vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Clock_module.v 
# -- Compiling module Clock_module
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Clock_module.v(14): (vlog-2283) Extra semicolon in $unit (global) scope.
# 
# Top level modules:
# 	Clock_module
# End time: 17:49:51 on May 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:22:21 on May 14,2021
# vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v 
# -- Compiling module Cpu
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(30): (vlog-2283) Extra semicolon in $unit (global) scope.
# 
# Top level modules:
# 	Cpu
# End time: 18:22:21 on May 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:05:57 on May 14,2021
# vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v 
# -- Compiling module Cpu
# ** Error (suppressible): C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(6): (vlog-2388) 'PC' already declared in this scope (Cpu).
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(31): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling module tb_cpu
# End time: 19:05:57 on May 14,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:06:31 on May 14,2021
# vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v 
# -- Compiling module Cpu
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(31): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling module tb_cpu
# 
# Top level modules:
# 	tb_cpu
# End time: 19:06:31 on May 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui work.tb_cpu
# vsim -gui work.tb_cpu 
# Start time: 19:06:48 on May 14,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(17): (vopt-2241) Connection width does not match width of port 'option_two'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(17): (vopt-2241) Connection width does not match width of port 'select'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
# ** Error (suppressible): (vopt-8884) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(40): Illegal output port connection for 'PC' (1st connection) to reg type. 
# Optimization failed
# Error loading design
# End time: 19:06:48 on May 14,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vsim -gui work.tb_cpu -novopt
# vsim -gui work.tb_cpu -novopt 
# Start time: 19:07:28 on May 14,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.tb_cpu
# Loading work.tb_cpu
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.Cpu
# Loading work.Cpu
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.Clock_module
# Loading work.Clock_module
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.Mux_module
# Loading work.Mux_module
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.Adder_module
# Loading work.Adder_module
# ** Error (suppressible): (vsim-3053) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(40): Illegal output or inout port connection for port 'PC'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1 File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(17): [PCDPC] - Port size (64) does not match connection size (32) for port 'option_two'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1/mux_after_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(17): [PCDPC] - Port size (1) does not match connection size (32) for port 'select'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1/mux_after_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v
# Error loading design
# End time: 19:07:29 on May 14,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:14:16 on May 14,2021
# vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v 
# -- Compiling module Cpu
# ** Error: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(3): Port mode is incompatible with declaration: inPC
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(29): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling module tb_cpu
# End time: 19:14:16 on May 14,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:15:04 on May 14,2021
# vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v 
# -- Compiling module Cpu
# ** Error: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(4): Initializer must be a constant value or constant expression.
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(29): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling module tb_cpu
# End time: 19:15:05 on May 14,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:15:52 on May 14,2021
# vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v 
# -- Compiling module Cpu
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(29): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling module tb_cpu
# 
# Top level modules:
# 	tb_cpu
# End time: 19:15:52 on May 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui -novopt work.tb_cpu
# vsim -gui -novopt work.tb_cpu 
# Start time: 19:16:04 on May 14,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.tb_cpu
# Loading work.tb_cpu
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.Cpu
# Loading work.Cpu
# Loading work.Clock_module
# Loading work.Mux_module
# Loading work.Adder_module
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(38): [PCDPC] - Port size (64) does not match connection size (32) for port 'inPC'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1 File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# ** Error (suppressible): (vsim-3053) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(38): Illegal output or inout port connection for port 'PC'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1 File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(15): [PCDPC] - Port size (64) does not match connection size (32) for port 'option_two'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1/mux_after_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(15): [PCDPC] - Port size (1) does not match connection size (32) for port 'select'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1/mux_after_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v
# ** Error (suppressible): (vsim-3053) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(23): Illegal output or inout port connection for port 'out'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1/default_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Adder_module.v
# Error loading design
# End time: 19:16:05 on May 14,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 4
vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:17:24 on May 14,2021
# vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v 
# -- Compiling module Cpu
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(28): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling module tb_cpu
# 
# Top level modules:
# 	tb_cpu
# End time: 19:17:24 on May 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:17:55 on May 14,2021
# vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v 
# -- Compiling module Cpu
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(28): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling module tb_cpu
# 
# Top level modules:
# 	tb_cpu
# End time: 19:17:55 on May 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui -novopt work.Cpu
# vsim -gui -novopt work.Cpu 
# Start time: 19:18:07 on May 14,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.Cpu
# Loading work.Cpu
# Loading work.Clock_module
# Loading work.Mux_module
# Loading work.Adder_module
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(15): [PCDPC] - Port size (64) does not match connection size (32) for port 'option_two'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /Cpu/mux_after_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(15): [PCDPC] - Port size (1) does not match connection size (32) for port 'select'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /Cpu/mux_after_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v
# ** Error (suppressible): (vsim-3053) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(22): Illegal output or inout port connection for port 'out'.
#    Time: 0 ns  Iteration: 0  Instance: /Cpu/default_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Adder_module.v
# Error loading design
# End time: 19:18:07 on May 14,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
vsim -gui -novopt work.tb_cpu
# vsim -gui -novopt work.tb_cpu 
# Start time: 19:18:18 on May 14,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.tb_cpu
# Loading work.tb_cpu
# Loading work.Cpu
# Loading work.Clock_module
# Loading work.Mux_module
# Loading work.Adder_module
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(37): [PCDPC] - Port size (64) does not match connection size (32) for port 'inPC'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1 File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# ** Error (suppressible): (vsim-3053) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(37): Illegal output or inout port connection for port 'PC'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1 File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(15): [PCDPC] - Port size (64) does not match connection size (32) for port 'option_two'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1/mux_after_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(15): [PCDPC] - Port size (1) does not match connection size (32) for port 'select'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1/mux_after_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v
# ** Error (suppressible): (vsim-3053) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(22): Illegal output or inout port connection for port 'out'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1/default_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Adder_module.v
# Error loading design
# End time: 19:18:19 on May 14,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 4
vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:21:16 on May 14,2021
# vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v 
# -- Compiling module Cpu
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(28): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling module tb_cpu
# 
# Top level modules:
# 	tb_cpu
# End time: 19:21:16 on May 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui -novopt work.tb_cpu
# vsim -gui -novopt work.tb_cpu 
# Start time: 19:21:25 on May 14,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.tb_cpu
# Loading work.tb_cpu
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.Cpu
# Loading work.Cpu
# Loading work.Clock_module
# Loading work.Mux_module
# Loading work.Adder_module
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(37): [PCDPC] - Port size (64) does not match connection size (32) for port 'inPC'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1 File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# ** Error (suppressible): (vsim-3053) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(37): Illegal output or inout port connection for port 'PC'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1 File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(15): [PCDPC] - Port size (64) does not match connection size (32) for port 'option_two'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1/mux_after_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(15): [PCDPC] - Port size (1) does not match connection size (32) for port 'select'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1/mux_after_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v
# Error loading design
# End time: 19:21:25 on May 14,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:22:05 on May 14,2021
# vlog -reportprogress 300 -work work C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v 
# -- Compiling module Cpu
# ** Warning: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(28): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling module tb_cpu
# 
# Top level modules:
# 	tb_cpu
# End time: 19:22:05 on May 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui -novopt work.tb_cpu
# vsim -gui -novopt work.tb_cpu 
# Start time: 19:22:12 on May 14,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.tb_cpu
# Loading work.tb_cpu
# Refreshing C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/work.Cpu
# Loading work.Cpu
# Loading work.Clock_module
# Loading work.Mux_module
# Loading work.Adder_module
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(37): [PCDPC] - Port size (64) does not match connection size (32) for port 'inPC'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1 File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(15): [PCDPC] - Port size (64) does not match connection size (32) for port 'option_two'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1/mux_after_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v
# ** Warning: (vsim-3015) C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Cpu.v(15): [PCDPC] - Port size (1) does not match connection size (32) for port 'select'. The port definition is at: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/cpu1/mux_after_adder File: C:/Users/Salir/Desktop/DigitalCircuitLab/Ex6/Mux_module.v
add wave -position end  sim:/tb_cpu/out
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 21:20:11 on May 14,2021, Elapsed time: 1:57:59
# Errors: 0, Warnings: 4
