<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SYLVA - System Level Architectural Synthesis Framework: code_generation/hsdf_to_vhdl.py Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen_extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link rel="stylesheet"
      href="prism.css">
<script src="prism.js"></script>
<script>
$(function() {
  $(".params").each(function(i,param_node) {
    $(param_node).find(".fragment").each(function(i,node) {
      var $node = $(node);
      var line_no = $node.find('.lineno').eq(0).text()
      if (line_no){ line_no = "'" + line_no.replace(/\s+/g, '') + "'"}
      else {line_no = "'0'"}
      $node.find('.line').each(function(i,line_node) {
        var $line_node = $(line_node);
        $line_node.find('.lineno').eq(0).html("")
        $line_node.html($line_node.text()+'\n');
      });
      $node.html("<pre data-start=" + line_no + ">" +
                 "<code class='language-python line-numbers'>" +
                 $node.text() + "</code></pre>");
      });
  });
});
</script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SYLVA - System Level Architectural Synthesis Framework
   &#160;<span id="projectnumber">2017.05.19.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hsdf__to__vhdl_8py_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hsdf_to_vhdl.py</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hsdf__to__vhdl_8py.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html">    1</a></span>&#160;</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div><div class="line"><a name="l00003"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#ae3bc1b6b45064dcd26934de897ca43ce">    3</a></span>&#160;__author__ = <span class="stringliteral">&#39;Shuo Li &lt;contact@shuol.li&gt;&#39;</span></div><div class="line"><a name="l00004"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a75916eaf9006c0cce223480e45896984">    4</a></span>&#160;__version__ = <span class="stringliteral">&#39;2014-06-12-11:47&#39;</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="stringliteral">&#39;&#39;&#39;Functions to generate VHDL files</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="stringliteral">&#39;&#39;&#39;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">import</span> os</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">import</span> copy</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">import</span> warnings</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">from</span> jinja2 <span class="keyword">import</span> Template</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">from</span> <a class="code" href="namespacesylva_1_1code__generation.html">sylva.code_generation</a> <span class="keyword">import</span> vhdl_templates, vhdl_generation, mit_license</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="keyword">import</span> os</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="keyword">import</span> sys</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">import</span> random</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">import</span> time</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">from</span> time <span class="keyword">import</span> localtime, strftime</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">from</span> sylva.ortools.constraint_solver <span class="keyword">import</span> pywrapcp</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">from</span> <a class="code" href="namespacesylva_1_1base.html">sylva.base</a> <span class="keyword">import</span> sdf, fimp, sdf_schedule</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">from</span> <a class="code" href="namespacesylva_1_1base_1_1cgra.html">sylva.base.cgra</a> <span class="keyword">import</span> cgra</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">from</span> sylva.base.sdf_to_hsdf <span class="keyword">import</span> sdf_to_hsdf</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#adfe6fda6b02f34c7fd4f2775ced8228f">   30</a></span>&#160;<span class="keyword">def </span><a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#adfe6fda6b02f34c7fd4f2775ced8228f">get_signal_name</a>(fimp, port):</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&#39;%s_%s_%s&#39;</span> % (fimp.base_actor.name, fimp.global_index, port.name)</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a3672bd3c4fb6d5c86df2d4cd1f64e875">   33</a></span>&#160;<span class="keyword">def </span><a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a3672bd3c4fb6d5c86df2d4cd1f64e875">create_components</a>(one_edge, components):</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="stringliteral">&#39;&#39;&#39;Create component declarations if necessary.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="stringliteral">      components</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="stringliteral">        dict of arrays</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="stringliteral">        keys are the function names (entity names)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="stringliteral">        values are the fimp instances used for the function</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="stringliteral">        e.g. {&#39;fft&#39; : [ fft_0, fft_1, fft_2 ]}</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="stringliteral">    &#39;&#39;&#39;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    src_entity_name = one_edge.src_actor.base_actor.name</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    dest_entity_name = one_edge.dest_actor.base_actor.name</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    src_fimp = one_edge.src_actor.fimp</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    dest_fimp = one_edge.dest_actor.fimp</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    src_fimp_exists = <span class="keyword">False</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    dest_fimp_exists = <span class="keyword">False</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">if</span> src_entity_name <span class="keywordflow">not</span> <span class="keywordflow">in</span> components.keys():</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        components[src_entity_name] = [src_fimp]</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordflow">else</span>:</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="keywordflow">if</span> src_fimp <span class="keywordflow">not</span> <span class="keywordflow">in</span> components[src_entity_name]:</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            components[src_entity_name].append(src_fimp)</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        <span class="keywordflow">else</span>:</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            src_fimp_exists = <span class="keyword">True</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">if</span> dest_entity_name <span class="keywordflow">not</span> <span class="keywordflow">in</span> components.keys():</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        components[dest_entity_name] = [dest_fimp]</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">else</span>:</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="keywordflow">if</span> dest_fimp <span class="keywordflow">not</span> <span class="keywordflow">in</span> components[dest_entity_name]:</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            components[dest_entity_name].append(dest_fimp)</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <span class="keywordflow">else</span>:</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;            dest_fimp_exists = <span class="keyword">True</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">return</span> src_fimp_exists, dest_fimp_exists</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a7b3765f9d22f02a29cb6ecfb267ae7f0">   70</a></span>&#160;<span class="keyword">def </span><a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a7b3765f9d22f02a29cb6ecfb267ae7f0">create_signals</a>(one_edge, src_fimp_exists, dest_fimp_exists, signals):</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="stringliteral">&#39;&#39;&#39;create signals</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="stringliteral">      signal name</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="stringliteral">        string</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="stringliteral">        &lt;function name&gt;_&lt;fimp index&gt;_&lt;port name&gt;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="stringliteral">    &#39;&#39;&#39;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    src_fimp = one_edge.src_actor.fimp</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    dest_fimp = one_edge.dest_actor.fimp</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">if</span> src_fimp_exists == <span class="keyword">False</span>:</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keywordflow">for</span> p <span class="keywordflow">in</span> src_fimp.base_actor.input_ports \</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                + src_fimp.base_actor.output_ports:</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            signal_name = <a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#adfe6fda6b02f34c7fd4f2775ced8228f">get_signal_name</a>(src_fimp, p)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            signals[signal_name] = p.type.name</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordflow">if</span> dest_fimp_exists == <span class="keyword">False</span>:</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="keywordflow">for</span> p <span class="keywordflow">in</span> dest_fimp.base_actor.input_ports \</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                + dest_fimp.base_actor.output_ports:</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            signal_name = <a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#adfe6fda6b02f34c7fd4f2775ced8228f">get_signal_name</a>(dest_fimp, p)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            signals[signal_name] = p.type.name</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a5381a4c2d460f5f0490d0361e37917e9">   93</a></span>&#160;<span class="keyword">def </span><a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a5381a4c2d460f5f0490d0361e37917e9">create_connection</a>(one_edge, connections):</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="stringliteral">&#39;&#39;&#39;Create signal connections for one edge</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="stringliteral">    &#39;&#39;&#39;</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment"># when size is different,</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="comment"># we need to split the source port or the destination port</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="comment"># if the source port is wider: N to 1</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keyword">def </span>n_to_one(src_port, dest_port, n, src_signal_name, dest_signal_name):</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <span class="comment"># destination is also std_logic_vector</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="keywordflow">if</span> dest_port.type.name.lower().startswith(<span class="stringliteral">&#39;std_logic_vector&#39;</span>):</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            <span class="keywordflow">return</span> [{<span class="stringliteral">&#39;dest&#39;</span>: dest_signal_name,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                     <span class="stringliteral">&#39;src&#39;</span>: src_signal_name +</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                     <span class="stringliteral">&#39;( {i} * {width} - 1 downto 0)&#39;</span>.<a class="code" href="namespacesylva_1_1examples_1_1hsdfg.html#ab3510a0b8457362330aa4d9fd2209590">format</a>(i=i, width=dest_port.type.size)}</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                    <span class="keywordflow">for</span> i <span class="keywordflow">in</span> range(n)]</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <span class="comment"># destination is std_logic</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <span class="keywordflow">else</span>:</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;            <span class="keywordflow">return</span> [{<span class="stringliteral">&#39;dest&#39;</span>: dest_signal_name,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                     <span class="stringliteral">&#39;src&#39;</span>: src_signal_name + <span class="stringliteral">&#39;({i})&#39;</span>.<a class="code" href="namespacesylva_1_1examples_1_1hsdfg.html#ab3510a0b8457362330aa4d9fd2209590">format</a>(i=i)}</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                    <span class="keywordflow">for</span> i <span class="keywordflow">in</span> range(n)]</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="comment"># if the destination port is wider: 1 to N</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keyword">def </span>one_to_n(src_port, dest_port, n, src_signal_name, dest_signal_name):</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="comment"># source is also std_logic_vector</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">if</span> src_port.type.name.lower().startswith(<span class="stringliteral">&#39;std_logic_vector&#39;</span>):</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            <span class="keywordflow">return</span> [{<span class="stringliteral">&#39;dest&#39;</span>: dest_signal_name +</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                     <span class="stringliteral">&#39;( {i} * {width} - 1 downto 0)&#39;</span>.<a class="code" href="namespacesylva_1_1examples_1_1hsdfg.html#ab3510a0b8457362330aa4d9fd2209590">format</a>(i=i, width=src_port.type.size),</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                     <span class="stringliteral">&#39;src&#39;</span>: src_signal_name}</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                    <span class="keywordflow">for</span> i <span class="keywordflow">in</span> range(n)]</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="comment"># source is std_logic</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="keywordflow">else</span>:</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            <span class="keywordflow">return</span> [{<span class="stringliteral">&#39;dest&#39;</span>: dest_signal_name + <span class="stringliteral">&#39;({i})&#39;</span>.<a class="code" href="namespacesylva_1_1examples_1_1hsdfg.html#ab3510a0b8457362330aa4d9fd2209590">format</a>(i=i),</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                     <span class="stringliteral">&#39;src&#39;</span>: src_signal_name}</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                    <span class="keywordflow">for</span> i <span class="keywordflow">in</span> range(n)]</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    src_fimp = one_edge.src_actor.fimp</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    dest_fimp = one_edge.dest_actor.fimp</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    src_port = one_edge.src_port</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    dest_port = one_edge.dest_port</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    src_signal_name = <a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#adfe6fda6b02f34c7fd4f2775ced8228f">get_signal_name</a>(src_fimp, src_port)</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    dest_signal_name = <a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#adfe6fda6b02f34c7fd4f2775ced8228f">get_signal_name</a>(dest_fimp, dest_port)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">if</span> src_port.type.size == dest_port.type.size:</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        connections.append({<span class="stringliteral">&#39;dest&#39;</span>: dest_signal_name, <span class="stringliteral">&#39;src&#39;</span>: src_signal_name})</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">elif</span> src_port.type.size &gt; dest_port.type.size:</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        connections += n_to_one(src_port, dest_port, int(src_port.type.size / dest_port.type.size), src_signal_name, dest_signal_name)</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">else</span>:</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        connections += one_to_n(src_port, dest_port, int(dest_port.type.size / src_port.type.size), src_signal_name, dest_signal_name)</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a5976ee6a55f22e1fc1e9fc87bac3ea62">  146</a></span>&#160;<span class="keyword">def </span><a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a5976ee6a55f22e1fc1e9fc87bac3ea62">connect_one_edge</a>(one_edge, components, signals, connections):</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="stringliteral">&#39;&#39;&#39;Generate necessary parts for connecting one sdf edge</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="stringliteral">      one_edge</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="stringliteral">        sdf.edge</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="stringliteral">      current_components</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="stringliteral">        current used components</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="stringliteral">        dict of arrays</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="stringliteral">        outer keys are the entity names</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="stringliteral">        inner keys are fimp instances</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="stringliteral">        e.g. { &#39;fft_64&#39; : [ fft_0, fft_1 ] }</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="stringliteral">      signals</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="stringliteral">        current used components</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="stringliteral">        dict of strings</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="stringliteral">        keys are signal names</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="stringliteral">        values are signal types</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="stringliteral">        e.g. { &#39;counter_output&#39; : &#39;integer range 0 to 3&#39; }</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="stringliteral">      connections</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="stringliteral">        array of dicts, keys = [ &#39;src&#39;, &#39;dest&#39; ], all strings (signal names)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="stringliteral">        e.g. [ { &#39;src&#39;: &#39;counter&#39;, &#39;dest&#39; : &#39;fsm_state_input&#39; } ]</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="stringliteral">    &#39;&#39;&#39;</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    src_fimp_exists, dest_fimp_exists = <a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a3672bd3c4fb6d5c86df2d4cd1f64e875">create_components</a>(</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        one_edge, components)</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a7b3765f9d22f02a29cb6ecfb267ae7f0">create_signals</a>(one_edge, src_fimp_exists, dest_fimp_exists, signals)</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a5381a4c2d460f5f0490d0361e37917e9">create_connection</a>(one_edge, connections)</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a4a40923ef153cf1f1a9da0c742b2e542">  178</a></span>&#160;<span class="keyword">def </span><a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a4a40923ef153cf1f1a9da0c742b2e542">connect_global_inputs</a>(nodes, global_inputs, exceptions={}):</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="stringliteral">&#39;&#39;&#39;Connect global input ports like clock or reset</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="stringliteral">      nodes</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="stringliteral">        array of sdf nodes</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="stringliteral">      global_inputs</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="stringliteral">        dict of strings</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="stringliteral">        {port name : port type}</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="stringliteral">      exceptions</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="stringliteral">        { fimp_index : [ port names ] }</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="stringliteral">    &#39;&#39;&#39;</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">for</span> n <span class="keywordflow">in</span> nodes:</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="keywordflow">for</span> p <span class="keywordflow">in</span> n.input_ports:</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            connect = <span class="keyword">False</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            <span class="keywordflow">if</span> n.fimp.index <span class="keywordflow">not</span> <span class="keywordflow">in</span> exceptions.keys():</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                connect = <span class="keyword">True</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;            <span class="keywordflow">else</span>:</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                <span class="keywordflow">if</span> p.name <span class="keywordflow">not</span> <span class="keywordflow">in</span> exceptions[n.fimp.index]:</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                    connect = <span class="keyword">True</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            <span class="keywordflow">if</span> (connect == <span class="keyword">True</span>) <span class="keywordflow">and</span> (p.name <span class="keywordflow">in</span> global_inputs):</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                signal_name = <a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#adfe6fda6b02f34c7fd4f2775ced8228f">get_signal_name</a>(n.fimp, p)</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                connections.append({<span class="stringliteral">&#39;dest&#39;</span>: signal_name, <span class="stringliteral">&#39;src&#39;</span>: p.name})</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keyword">def </span><a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a32b4f40eadeb985a68674b401be7a1dc">create_port_connections</a>(port_connections, connections,</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a32b4f40eadeb985a68674b401be7a1dc">  207</a></span>&#160;                            direction=&#39;input&#39;):</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="stringliteral">&#39;&#39;&#39;Create port to signal connections</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="stringliteral">      port_connections</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="stringliteral">        { &#39;data_in_re&#39; : [ {&#39;fimp&#39; : fft_0, &#39;port&#39; : data_in_re} ] }</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="stringliteral">      connections</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="stringliteral">        current established connections</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="stringliteral">      direction</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="stringliteral">        &#39;input&#39; or &#39;output&#39;</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="stringliteral">    &#39;&#39;&#39;</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">for</span> top_port_name, fimp_ports <span class="keywordflow">in</span> port_connections:</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="keywordflow">if</span> direction == <span class="stringliteral">&#39;input&#39;</span>:</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            <span class="keywordflow">for</span> fimp_port <span class="keywordflow">in</span> fimp_ports:</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                fimp = fimp_port[<span class="stringliteral">&#39;fimp&#39;</span>]</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                port = fimp_port[<span class="stringliteral">&#39;port&#39;</span>]</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                dest_signal_name = <span class="stringliteral">&#39;%s_%s_%s&#39;</span> \</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                    % (fimp.name, fimp.index, port.name)</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                connections.append({<span class="stringliteral">&#39;dest&#39;</span>: dest_signal_name, <span class="stringliteral">&#39;src&#39;</span>: top_port_name})</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <span class="keywordflow">elif</span> direction == <span class="stringliteral">&#39;output&#39;</span>:</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            <span class="keywordflow">for</span> fimp_port <span class="keywordflow">in</span> fimp_ports:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                fimp = fimp_port[<span class="stringliteral">&#39;fimp&#39;</span>]</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                port = fimp_port[<span class="stringliteral">&#39;port&#39;</span>]</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                src_signal_name = <span class="stringliteral">&#39;%s_%s_%s&#39;</span> \</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                    % (fimp.name, fimp.index, port.name)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                connections.append({<span class="stringliteral">&#39;dest&#39;</span>: top_port_name, <span class="stringliteral">&#39;src&#39;</span>: src_signal_name})</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a09020e1a1ea5a2d3e4b8cdd35f51a185">  239</a></span>&#160;<span class="keyword">def </span><a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a09020e1a1ea5a2d3e4b8cdd35f51a185">create_top_connections</a>(input_actor_and_ports, output_actor_and_ports, connections):</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="stringliteral">&#39;&#39;&#39;Create top level connections (e.g. clk or nrst) for the entire HSDF graph</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="stringliteral">      input_actor_and_ports</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="stringliteral">        e.g. [ ActorAndPort object ]</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="stringliteral">      output_actor_and_ports</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="stringliteral">        e.g. [ ActorAndPort object ]</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="stringliteral">      connections</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="stringliteral">        current established connections</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="stringliteral">    &#39;&#39;&#39;</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">for</span> iap <span class="keywordflow">in</span> input_actor_and_ports:</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="comment"># port name format: &lt;function name&gt;_&lt;fimp index&gt;_&lt;port name&gt;</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        func_name = iap.actor.base_actor.name</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        fimp_index = 0</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        port_name = iap.port.name</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        signal_name = <span class="stringliteral">&#39;%s_%s_%s&#39;</span> % (func_name, fimp_index, port_name)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        connections.append({<span class="stringliteral">&#39;dest&#39;</span>: signal_name, <span class="stringliteral">&#39;src&#39;</span>: port_name})</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordflow">for</span> oap <span class="keywordflow">in</span> output_actor_and_ports:</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        <span class="comment"># port name format: &lt;function name&gt;_&lt;fimp index&gt;_&lt;port name&gt;</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        func_name = oap.actor.base_actor.name</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        fimp_index = 0</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        port_name = oap.port.name</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        signal_name = <span class="stringliteral">&#39;%s_%s_%s&#39;</span> % (func_name, fimp_index, port_name)</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        connections.append({<span class="stringliteral">&#39;src&#39;</span>: signal_name, <span class="stringliteral">&#39;dest&#39;</span>: port_name})</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="keyword">def </span><a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a0725288caa57a5c518a1b9c2683291fa">hsdf_to_vhdl</a>(sdf_actors, sdf_edges, fimp_lib,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                 output_file=&#39;result_vhdl.vhdl&#39;,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                 entity_name=&#39;top&#39;,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                 global_generics={},</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                 local_generics={},</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                 input_actor_and_ports=[],</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                 output_actor_and_ports=[],</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a0725288caa57a5c518a1b9c2683291fa">  274</a></span>&#160;                 default_input_ports={&#39;clk&#39;: <span class="stringliteral">&#39;std_logic&#39;</span>, <span class="stringliteral">&#39;nrst&#39;</span>: <span class="stringliteral">&#39;std_logic&#39;</span>},</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                 input_connections={},</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                 output_ports={},</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                 output_connections={},</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                 global_input_connections=[],</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                 global_output_connections=[],</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                 used_libraries={},</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                 custom_header=<span class="stringliteral">&#39;&#39;</span>,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                 license_header=mit_license.vhdl()):</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="stringliteral">&#39;&#39;&#39; Generate vhdl design unit based on an HSDF graph.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="stringliteral">      input_connections/output_connections</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="stringliteral">        { &#39;data_in&#39; : [(fft_0, &#39;data_in_re&#39;), (fir_0, &#39;data_in_re&#39;)]}</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="stringliteral"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="stringliteral">      global_input_connections/global_output_connections</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="stringliteral">        [&#39;clk&#39;, &#39;nrst&#39;]</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="stringliteral">    &#39;&#39;&#39;</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    interface = vhdl_generation.interface(entity_name=entity_name,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                          input_ports=[ap.port <span class="keywordflow">for</span> ap <span class="keywordflow">in</span> input_actor_and_ports],</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                          output_ports=[ap.port <span class="keywordflow">for</span> ap <span class="keywordflow">in</span> output_actor_and_ports],</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                          libraries=used_libraries,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                                          generics=global_generics,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                          header=custom_header,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                                          license_header=license_header,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                          default_input_ports=default_input_ports)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    components = {}</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    signals = {}</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    connections = []</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">for</span> edge <span class="keywordflow">in</span> sdf_edges:</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a5976ee6a55f22e1fc1e9fc87bac3ea62">connect_one_edge</a>(edge, components, signals, connections)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a09020e1a1ea5a2d3e4b8cdd35f51a185">create_top_connections</a>(input_actor_and_ports, output_actor_and_ports, connections)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a32b4f40eadeb985a68674b401be7a1dc">create_port_connections</a>(input_connections, connections, <span class="stringliteral">&#39;input&#39;</span>)</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a32b4f40eadeb985a68674b401be7a1dc">create_port_connections</a>(output_connections, connections, <span class="stringliteral">&#39;output&#39;</span>)</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    fimps = []</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    fimps.append(vhdl_generation.architecture(</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        architecture_name=<span class="stringliteral">&#39;fimp_0&#39;</span>,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        entity_name=entity_name,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        components=components,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        fimp_lib=fimp_lib,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        signals=signals,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        connections=connections))</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordflow">return</span> vhdl_generation.vhdl_file(interface, fimps, output_file=output_file)</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="keyword">def </span><a class="code" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a34788575516a0c7731b0e5abd4d42231">create_empty_vhdl</a>(sdf_actor, output_file=None, libraries={}, fimp_count=1,</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a34788575516a0c7731b0e5abd4d42231">  325</a></span>&#160;                      additional_input_ports=[]):</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">if</span> output_file == <span class="keywordtype">None</span>:</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        output_file = sdf_actor.name + <span class="stringliteral">&#39;.vhdl&#39;</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    interface = vhdl_generation.interface(entity_name=sdf_actor.name,</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                          libraries=libraries,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                                          input_ports=dict([(p.name, p.type.name) <span class="keywordflow">for</span> p <span class="keywordflow">in</span> (sdf_actor.input_ports + additional_input_ports)]),</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                                          output_ports=dict([(p.name, p.type.name) <span class="keywordflow">for</span> p <span class="keywordflow">in</span> sdf_actor.output_ports]))</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    architectures = [vhdl_generation.architecture(entity_name=sdf_actor.name,</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                                  architecture_name=<span class="stringliteral">&#39;fimp_{0}&#39;</span>.<a class="code" href="namespacesylva_1_1examples_1_1hsdfg.html#ab3510a0b8457362330aa4d9fd2209590">format</a>(i))</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                     <span class="keywordflow">for</span> i <span class="keywordflow">in</span> xrange(fimp_count)]</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">return</span> vhdl_generation.vhdl_file(interface, architectures, output_file)</div><div class="ttc" id="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_html_a32b4f40eadeb985a68674b401be7a1dc"><div class="ttname"><a href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a32b4f40eadeb985a68674b401be7a1dc">sylva.code_generation.hsdf_to_vhdl.create_port_connections</a></div><div class="ttdeci">def create_port_connections(port_connections, connections, direction='input')</div><div class="ttdef"><b>Definition:</b> <a href="hsdf__to__vhdl_8py_source.html#l00207">hsdf_to_vhdl.py:207</a></div></div>
<div class="ttc" id="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_html_a5976ee6a55f22e1fc1e9fc87bac3ea62"><div class="ttname"><a href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a5976ee6a55f22e1fc1e9fc87bac3ea62">sylva.code_generation.hsdf_to_vhdl.connect_one_edge</a></div><div class="ttdeci">def connect_one_edge(one_edge, components, signals, connections)</div><div class="ttdef"><b>Definition:</b> <a href="hsdf__to__vhdl_8py_source.html#l00146">hsdf_to_vhdl.py:146</a></div></div>
<div class="ttc" id="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_html_a7b3765f9d22f02a29cb6ecfb267ae7f0"><div class="ttname"><a href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a7b3765f9d22f02a29cb6ecfb267ae7f0">sylva.code_generation.hsdf_to_vhdl.create_signals</a></div><div class="ttdeci">def create_signals(one_edge, src_fimp_exists, dest_fimp_exists, signals)</div><div class="ttdef"><b>Definition:</b> <a href="hsdf__to__vhdl_8py_source.html#l00070">hsdf_to_vhdl.py:70</a></div></div>
<div class="ttc" id="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_html_a3672bd3c4fb6d5c86df2d4cd1f64e875"><div class="ttname"><a href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a3672bd3c4fb6d5c86df2d4cd1f64e875">sylva.code_generation.hsdf_to_vhdl.create_components</a></div><div class="ttdeci">def create_components(one_edge, components)</div><div class="ttdef"><b>Definition:</b> <a href="hsdf__to__vhdl_8py_source.html#l00033">hsdf_to_vhdl.py:33</a></div></div>
<div class="ttc" id="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_html_a34788575516a0c7731b0e5abd4d42231"><div class="ttname"><a href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a34788575516a0c7731b0e5abd4d42231">sylva.code_generation.hsdf_to_vhdl.create_empty_vhdl</a></div><div class="ttdeci">def create_empty_vhdl(sdf_actor, output_file=None, libraries={}, fimp_count=1, additional_input_ports=[])</div><div class="ttdef"><b>Definition:</b> <a href="hsdf__to__vhdl_8py_source.html#l00325">hsdf_to_vhdl.py:325</a></div></div>
<div class="ttc" id="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_html_a09020e1a1ea5a2d3e4b8cdd35f51a185"><div class="ttname"><a href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a09020e1a1ea5a2d3e4b8cdd35f51a185">sylva.code_generation.hsdf_to_vhdl.create_top_connections</a></div><div class="ttdeci">def create_top_connections(input_actor_and_ports, output_actor_and_ports, connections)</div><div class="ttdef"><b>Definition:</b> <a href="hsdf__to__vhdl_8py_source.html#l00239">hsdf_to_vhdl.py:239</a></div></div>
<div class="ttc" id="namespacesylva_1_1base_1_1cgra_html"><div class="ttname"><a href="namespacesylva_1_1base_1_1cgra.html">sylva.base.cgra</a></div><div class="ttdoc">Simple CGRA class definition. </div></div>
<div class="ttc" id="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_html_adfe6fda6b02f34c7fd4f2775ced8228f"><div class="ttname"><a href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#adfe6fda6b02f34c7fd4f2775ced8228f">sylva.code_generation.hsdf_to_vhdl.get_signal_name</a></div><div class="ttdeci">def get_signal_name(fimp, port)</div><div class="ttdef"><b>Definition:</b> <a href="hsdf__to__vhdl_8py_source.html#l00030">hsdf_to_vhdl.py:30</a></div></div>
<div class="ttc" id="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_html_a0725288caa57a5c518a1b9c2683291fa"><div class="ttname"><a href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a0725288caa57a5c518a1b9c2683291fa">sylva.code_generation.hsdf_to_vhdl.hsdf_to_vhdl</a></div><div class="ttdeci">def hsdf_to_vhdl</div><div class="ttdef"><b>Definition:</b> <a href="hsdf__to__vhdl_8py_source.html#l00274">hsdf_to_vhdl.py:274</a></div></div>
<div class="ttc" id="namespacesylva_1_1base_html"><div class="ttname"><a href="namespacesylva_1_1base.html">sylva.base</a></div><div class="ttdoc">All basic things in SYLVA project. </div><div class="ttdef"><b>Definition:</b> <a href="base_2____init_____8py_source.html#l00001">__init__.py:1</a></div></div>
<div class="ttc" id="namespacesylva_1_1code__generation_html"><div class="ttname"><a href="namespacesylva_1_1code__generation.html">sylva.code_generation</a></div><div class="ttdef"><b>Definition:</b> <a href="code__generation_2____init_____8py_source.html#l00001">__init__.py:1</a></div></div>
<div class="ttc" id="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_html_a4a40923ef153cf1f1a9da0c742b2e542"><div class="ttname"><a href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a4a40923ef153cf1f1a9da0c742b2e542">sylva.code_generation.hsdf_to_vhdl.connect_global_inputs</a></div><div class="ttdeci">def connect_global_inputs(nodes, global_inputs, exceptions={})</div><div class="ttdef"><b>Definition:</b> <a href="hsdf__to__vhdl_8py_source.html#l00178">hsdf_to_vhdl.py:178</a></div></div>
<div class="ttc" id="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_html_a5381a4c2d460f5f0490d0361e37917e9"><div class="ttname"><a href="namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a5381a4c2d460f5f0490d0361e37917e9">sylva.code_generation.hsdf_to_vhdl.create_connection</a></div><div class="ttdeci">def create_connection(one_edge, connections)</div><div class="ttdef"><b>Definition:</b> <a href="hsdf__to__vhdl_8py_source.html#l00093">hsdf_to_vhdl.py:93</a></div></div>
<div class="ttc" id="namespacesylva_1_1examples_1_1hsdfg_html_ab3510a0b8457362330aa4d9fd2209590"><div class="ttname"><a href="namespacesylva_1_1examples_1_1hsdfg.html#ab3510a0b8457362330aa4d9fd2209590">sylva.examples.hsdfg.format</a></div><div class="ttdeci">format</div><div class="ttdef"><b>Definition:</b> <a href="hsdfg_8py_source.html#l00025">hsdfg.py:25</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4867865e8d75a96f3e605a353cf6a2d7.html">code_generation</a></li><li class="navelem"><a class="el" href="hsdf__to__vhdl_8py.html">hsdf_to_vhdl.py</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
