INFO:sim:172 - Generating IP...
Resolving generics for 'requests_fifo'...
Applying external generics to 'requests_fifo'...
Delivering associated files for 'requests_fifo'...
Delivering EJava files for 'requests_fifo'...
Generating implementation netlist for 'requests_fifo'...
INFO:sim - Pre-processing HDL files for 'requests_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'requests_fifo'
Running ngcbuild...
Writing VHO instantiation template for 'requests_fifo'...
Writing VHDL behavioral simulation model for 'requests_fifo'...
WARNING:sim - Overwriting existing file
   /home/suman/My/SEM4/Sem4/CS226Lab/controller/ipcore_dir/tmp/_cg/requests_fifo
   /doc/fifo_generator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
/home/suman/My/SEM4/Sem4/CS226Lab/controller/ipcore_dir/tmp/_cg/requests_fifo
Delivered 1 file into directory
/home/suman/My/SEM4/Sem4/CS226Lab/controller/ipcore_dir/tmp/_cg/requests_fifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'requests_fifo'...
Generating metadata file...
Generating ISE project file for 'requests_fifo'...
Generating ISE project...
XCO file found: requests_fifo.xco
XMDF file found: requests_fifo_xmdf.tcl
Adding
/home/suman/My/SEM4/Sem4/CS226Lab/controller/ipcore_dir/tmp/_cg/requests_fifo.as
y -view all -origin_type imported
Adding
/home/suman/My/SEM4/Sem4/CS226Lab/controller/ipcore_dir/tmp/_cg/requests_fifo.ng
c -view all -origin_type created
Checking file
"/home/suman/My/SEM4/Sem4/CS226Lab/controller/ipcore_dir/tmp/_cg/requests_fifo.n
gc" for project device match ...
File
"/home/suman/My/SEM4/Sem4/CS226Lab/controller/ipcore_dir/tmp/_cg/requests_fifo.n
gc" device information matches project device.
Adding
/home/suman/My/SEM4/Sem4/CS226Lab/controller/ipcore_dir/tmp/_cg/requests_fifo.sy
m -view all -origin_type imported
Adding
/home/suman/My/SEM4/Sem4/CS226Lab/controller/ipcore_dir/tmp/_cg/requests_fifo.vh
d -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/suman/My/SEM4/Sem4/CS226Lab/controller/ipcore_dir/tmp/_cg/requests_fif
   o.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/suman/My/SEM4/Sem4/CS226Lab/controller/ipcore_dir/tmp/_cg/requests_fifo.vh
o -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/requests_fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'requests_fifo'.
