Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 22 16:59:26 2025
| Host         : Suriya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     255         
LUTAR-1    Warning           LUT drives async reset alert    88          
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               49          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (389)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (562)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (389)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: btn0 (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: btn1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: clk_div_u3/clkout_r_reg/Q (HIGH)

 There are 164 register/latch pins with no clock driven by root clock pin: clk_div_u4/clkout_r_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_div_u5/clkout_r_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach0_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: drv_uart_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hl_sel_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (562)
--------------------------------------------------
 There are 562 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.907        0.000                      0                   37        0.210        0.000                      0                   37       41.160        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.907        0.000                      0                   37        0.210        0.000                      0                   37       41.160        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.907ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.090ns (24.533%)  route 3.353ns (75.467%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 88.132 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X45Y28         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.973     6.489    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.299     6.788 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.641     7.429    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.127    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.165     9.416    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X46Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.540 r  clk_div_u5/cnter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.540    clk_div_u5/cnter[15]
    SLICE_X46Y30         FDCE                                         r  clk_div_u5/cnter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.437    88.132    clk_div_u5/CLK
    SLICE_X46Y30         FDCE                                         r  clk_div_u5/cnter_reg[15]/C
                         clock pessimism              0.273    88.405    
                         clock uncertainty           -0.035    88.370    
    SLICE_X46Y30         FDCE (Setup_fdce_C_D)        0.077    88.447    clk_div_u5/cnter_reg[15]
  -------------------------------------------------------------------
                         required time                         88.447    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                 78.907    

Slack (MET) :             78.926ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.112ns (24.905%)  route 3.353ns (75.095%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 88.132 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X45Y28         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.973     6.489    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.299     6.788 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.641     7.429    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.127    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.165     9.416    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X46Y30         LUT2 (Prop_lut2_I0_O)        0.146     9.562 r  clk_div_u5/cnter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.562    clk_div_u5/cnter[16]
    SLICE_X46Y30         FDCE                                         r  clk_div_u5/cnter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.437    88.132    clk_div_u5/CLK
    SLICE_X46Y30         FDCE                                         r  clk_div_u5/cnter_reg[16]/C
                         clock pessimism              0.273    88.405    
                         clock uncertainty           -0.035    88.370    
    SLICE_X46Y30         FDCE (Setup_fdce_C_D)        0.118    88.488    clk_div_u5/cnter_reg[16]
  -------------------------------------------------------------------
                         required time                         88.488    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                 78.926    

Slack (MET) :             78.997ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.090ns (25.320%)  route 3.215ns (74.680%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 88.132 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X45Y28         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.973     6.489    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.299     6.788 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.641     7.429    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.127    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.027     9.278    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  clk_div_u5/cnter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.402    clk_div_u5/cnter[10]
    SLICE_X45Y30         FDCE                                         r  clk_div_u5/cnter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.437    88.132    clk_div_u5/CLK
    SLICE_X45Y30         FDCE                                         r  clk_div_u5/cnter_reg[10]/C
                         clock pessimism              0.273    88.405    
                         clock uncertainty           -0.035    88.370    
    SLICE_X45Y30         FDCE (Setup_fdce_C_D)        0.029    88.399    clk_div_u5/cnter_reg[10]
  -------------------------------------------------------------------
                         required time                         88.399    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                 78.997    

Slack (MET) :             79.000ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.090ns (25.326%)  route 3.214ns (74.674%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 88.132 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X45Y28         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.973     6.489    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.299     6.788 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.641     7.429    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.127    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.026     9.277    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.401 r  clk_div_u5/cnter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.401    clk_div_u5/cnter[14]
    SLICE_X45Y30         FDCE                                         r  clk_div_u5/cnter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.437    88.132    clk_div_u5/CLK
    SLICE_X45Y30         FDCE                                         r  clk_div_u5/cnter_reg[14]/C
                         clock pessimism              0.273    88.405    
                         clock uncertainty           -0.035    88.370    
    SLICE_X45Y30         FDCE (Setup_fdce_C_D)        0.031    88.401    clk_div_u5/cnter_reg[14]
  -------------------------------------------------------------------
                         required time                         88.401    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                 79.000    

Slack (MET) :             79.015ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.118ns (25.803%)  route 3.215ns (74.197%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 88.132 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X45Y28         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.973     6.489    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.299     6.788 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.641     7.429    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.127    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.027     9.278    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y30         LUT2 (Prop_lut2_I0_O)        0.152     9.430 r  clk_div_u5/cnter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.430    clk_div_u5/cnter[13]
    SLICE_X45Y30         FDCE                                         r  clk_div_u5/cnter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.437    88.132    clk_div_u5/CLK
    SLICE_X45Y30         FDCE                                         r  clk_div_u5/cnter_reg[13]/C
                         clock pessimism              0.273    88.405    
                         clock uncertainty           -0.035    88.370    
    SLICE_X45Y30         FDCE (Setup_fdce_C_D)        0.075    88.445    clk_div_u5/cnter_reg[13]
  -------------------------------------------------------------------
                         required time                         88.445    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 79.015    

Slack (MET) :             79.016ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.118ns (25.809%)  route 3.214ns (74.191%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 88.132 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X45Y28         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.973     6.489    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.299     6.788 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.641     7.429    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.127    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.026     9.277    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y30         LUT2 (Prop_lut2_I0_O)        0.152     9.429 r  clk_div_u5/cnter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.429    clk_div_u5/cnter[17]
    SLICE_X45Y30         FDCE                                         r  clk_div_u5/cnter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.437    88.132    clk_div_u5/CLK
    SLICE_X45Y30         FDCE                                         r  clk_div_u5/cnter_reg[17]/C
                         clock pessimism              0.273    88.405    
                         clock uncertainty           -0.035    88.370    
    SLICE_X45Y30         FDCE (Setup_fdce_C_D)        0.075    88.445    clk_div_u5/cnter_reg[17]
  -------------------------------------------------------------------
                         required time                         88.445    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                 79.016    

Slack (MET) :             79.073ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.090ns (25.768%)  route 3.140ns (74.232%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X45Y28         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.973     6.489    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.299     6.788 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.641     7.429    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.127    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          0.952     9.203    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.327 r  clk_div_u5/cnter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.327    clk_div_u5/cnter[18]
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    88.133    clk_div_u5/CLK
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[18]/C
                         clock pessimism              0.273    88.406    
                         clock uncertainty           -0.035    88.371    
    SLICE_X45Y31         FDCE (Setup_fdce_C_D)        0.029    88.400    clk_div_u5/cnter_reg[18]
  -------------------------------------------------------------------
                         required time                         88.400    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                 79.073    

Slack (MET) :             79.077ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.090ns (25.781%)  route 3.138ns (74.219%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X45Y28         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.973     6.489    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.299     6.788 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.641     7.429    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.127    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          0.950     9.201    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.325 r  clk_div_u5/cnter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.325    clk_div_u5/cnter[19]
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    88.133    clk_div_u5/CLK
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[19]/C
                         clock pessimism              0.273    88.406    
                         clock uncertainty           -0.035    88.371    
    SLICE_X45Y31         FDCE (Setup_fdce_C_D)        0.031    88.402    clk_div_u5/cnter_reg[19]
  -------------------------------------------------------------------
                         required time                         88.402    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                 79.077    

Slack (MET) :             79.093ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.116ns (26.222%)  route 3.140ns (73.778%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X45Y28         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.973     6.489    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.299     6.788 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.641     7.429    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.127    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          0.952     9.203    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.150     9.353 r  clk_div_u5/cnter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.353    clk_div_u5/cnter[21]
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    88.133    clk_div_u5/CLK
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[21]/C
                         clock pessimism              0.273    88.406    
                         clock uncertainty           -0.035    88.371    
    SLICE_X45Y31         FDCE (Setup_fdce_C_D)        0.075    88.446    clk_div_u5/cnter_reg[21]
  -------------------------------------------------------------------
                         required time                         88.446    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                 79.093    

Slack (MET) :             79.095ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.116ns (26.234%)  route 3.138ns (73.766%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X45Y28         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.973     6.489    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.299     6.788 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.641     7.429    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.127    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          0.950     9.201    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.150     9.351 r  clk_div_u5/cnter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.351    clk_div_u5/cnter[20]
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    88.133    clk_div_u5/CLK
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[20]/C
                         clock pessimism              0.273    88.406    
                         clock uncertainty           -0.035    88.371    
    SLICE_X45Y31         FDCE (Setup_fdce_C_D)        0.075    88.446    clk_div_u5/cnter_reg[20]
  -------------------------------------------------------------------
                         required time                         88.446    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 79.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.467    clk_div_u3/CLK
    SLICE_X36Y45         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.075     1.670    clk_div_u3/cnter[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.099     1.769 r  clk_div_u3/cnter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.769    clk_div_u3/cnter[0]_i_1__1_n_0
    SLICE_X36Y45         FDCE                                         r  clk_div_u3/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.981    clk_div_u3/CLK
    SLICE_X36Y45         FDCE                                         r  clk_div_u3/cnter_reg[0]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.092     1.559    clk_div_u3/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.437%)  route 0.091ns (28.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.468    clk_div_u4/CLK
    SLICE_X32Y49         FDCE                                         r  clk_div_u4/cnter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  clk_div_u4/cnter_reg[6]/Q
                         net (fo=4, routed)           0.091     1.686    clk_div_u4/cnter_reg_n_0_[6]
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.099     1.785 r  clk_div_u4/cnter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.785    clk_div_u4/cnter[7]
    SLICE_X32Y49         FDCE                                         r  clk_div_u4/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y49         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X32Y49         FDCE (Hold_fdce_C_D)         0.092     1.560    clk_div_u4/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.468    clk_div_u4/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div_u4/cnter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  clk_div_u4/cnter_reg[3]/Q
                         net (fo=5, routed)           0.098     1.693    clk_div_u4/cnter_reg_n_0_[3]
    SLICE_X33Y49         LUT6 (Prop_lut6_I5_O)        0.099     1.792 r  clk_div_u4/cnter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.792    clk_div_u4/cnter[4]
    SLICE_X33Y49         FDCE                                         r  clk_div_u4/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.092     1.560    clk_div_u4/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.939%)  route 0.182ns (49.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.468    clk_div_u4/CLK
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u4/cnter_reg[0]/Q
                         net (fo=7, routed)           0.182     1.791    clk_div_u4/cnter_reg_n_0_[0]
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.048     1.839 r  clk_div_u4/cnter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    clk_div_u4/cnter[3]
    SLICE_X33Y49         FDCE                                         r  clk_div_u4/cnter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div_u4/cnter_reg[3]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.107     1.591    clk_div_u4/cnter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.539%)  route 0.182ns (49.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.468    clk_div_u4/CLK
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u4/cnter_reg[0]/Q
                         net (fo=7, routed)           0.182     1.791    clk_div_u4/cnter_reg_n_0_[0]
    SLICE_X33Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.836 r  clk_div_u4/cnter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    clk_div_u4/cnter[2]
    SLICE_X33Y49         FDCE                                         r  clk_div_u4/cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div_u4/cnter_reg[2]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.091     1.575    clk_div_u4/cnter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_u4/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.467    clk_div_u4/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_u4/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  clk_div_u4/clkout_r_reg/Q
                         net (fo=2, routed)           0.175     1.806    clk_div_u4/CLK_UART
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.851 r  clk_div_u4/clkout_r_i_1__0/O
                         net (fo=1, routed)           0.000     1.851    clk_div_u4/clkout_r_i_1__0_n_0
    SLICE_X34Y47         FDCE                                         r  clk_div_u4/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.981    clk_div_u4/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_u4/clkout_r_reg/C
                         clock pessimism             -0.514     1.467    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.120     1.587    clk_div_u4/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.458%)  route 0.175ns (48.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.468    clk_div_u4/CLK
    SLICE_X32Y49         FDCE                                         r  clk_div_u4/cnter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u4/cnter_reg[9]/Q
                         net (fo=3, routed)           0.175     1.784    clk_div_u4/cnter_reg_n_0_[9]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  clk_div_u4/cnter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.829    clk_div_u4/cnter[9]
    SLICE_X32Y49         FDCE                                         r  clk_div_u4/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y49         FDCE                                         r  clk_div_u4/cnter_reg[9]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X32Y49         FDCE (Hold_fdce_C_D)         0.092     1.560    clk_div_u4/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.445%)  route 0.168ns (42.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.468    clk_div_u4/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div_u4/cnter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  clk_div_u4/cnter_reg[3]/Q
                         net (fo=5, routed)           0.168     1.764    clk_div_u4/cnter_reg_n_0_[3]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.099     1.863 r  clk_div_u4/cnter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    clk_div_u4/cnter[0]
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.091     1.575    clk_div_u4/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.467    clk_div_u3/CLK
    SLICE_X36Y45         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=3, routed)           0.199     1.807    clk_div_u3/CLK_ADC
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.852 r  clk_div_u3/clkout_r_i_1/O
                         net (fo=1, routed)           0.000     1.852    clk_div_u3/clkout_r_i_1_n_0
    SLICE_X36Y45         FDCE                                         r  clk_div_u3/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.981    clk_div_u3/CLK
    SLICE_X36Y45         FDCE                                         r  clk_div_u3/clkout_r_reg/C
                         clock pessimism             -0.514     1.467    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.091     1.558    clk_div_u3/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.230ns (56.819%)  route 0.175ns (43.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.467    clk_div_u3/CLK
    SLICE_X36Y45         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.175     1.769    clk_div_u3/cnter[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.102     1.871 r  clk_div_u3/cnter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    clk_div_u3/cnter[1]_i_1_n_0
    SLICE_X36Y45         FDCE                                         r  clk_div_u3/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.981    clk_div_u3/CLK
    SLICE_X36Y45         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.107     1.574    clk_div_u3/cnter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X36Y45   clk_div_u3/clkout_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X36Y45   clk_div_u3/cnter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X36Y45   clk_div_u3/cnter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X34Y47   clk_div_u4/clkout_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X32Y48   clk_div_u4/cnter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X33Y49   clk_div_u4/cnter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X33Y49   clk_div_u4/cnter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X33Y49   clk_div_u4/cnter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X33Y49   clk_div_u4/cnter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X36Y45   clk_div_u3/clkout_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X36Y45   clk_div_u3/clkout_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X36Y45   clk_div_u3/cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X36Y45   clk_div_u3/cnter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X36Y45   clk_div_u3/cnter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X36Y45   clk_div_u3/cnter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X34Y47   clk_div_u4/clkout_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X34Y47   clk_div_u4/clkout_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X32Y48   clk_div_u4/cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X32Y48   clk_div_u4/cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X36Y45   clk_div_u3/clkout_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X36Y45   clk_div_u3/clkout_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X36Y45   clk_div_u3/cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X36Y45   clk_div_u3/cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X36Y45   clk_div_u3/cnter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X36Y45   clk_div_u3/cnter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X34Y47   clk_div_u4/clkout_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X34Y47   clk_div_u4/clkout_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X32Y48   clk_div_u4/cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X32Y48   clk_div_u4/cnter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           566 Endpoints
Min Delay           566 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chua_rng_data/v1_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            chua_rng_data/v1_reg[10]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.171ns  (logic 12.842ns (42.564%)  route 17.329ns (57.436%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 FDCE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE                         0.000     0.000 r  chua_rng_data/v1_reg[8]_C/C
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  chua_rng_data/v1_reg[8]_C/Q
                         net (fo=23, routed)          1.723     2.179    chua_rng_data/v1_reg[8]_C_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.303 r  chua_rng_data/rnd[8]_i_1/O
                         net (fo=7, routed)           2.078     4.381    chua_rng_data/rnd[8]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.907 r  chua_rng_data/v18_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.907    chua_rng_data/v18_carry__1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  chua_rng_data/v18_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.021    chua_rng_data/v18_carry__2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.243 r  chua_rng_data/v18_carry__3/O[0]
                         net (fo=5, routed)           1.476     6.719    chua_rng_data/v18_carry__3_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.299     7.018 r  chua_rng_data/v17_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.018    chua_rng_data/v17_carry__3_i_4_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.550 r  chua_rng_data/v17_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.550    chua_rng_data/v17_carry__3_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.884 r  chua_rng_data/v17_carry__4/O[1]
                         net (fo=1, routed)           0.817     8.701    chua_rng_data/v17_carry__4_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.303     9.004 r  chua_rng_data/v17__79_carry__4_i_3/O
                         net (fo=1, routed)           0.000     9.004    chua_rng_data/v17__79_carry__4_i_3_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.644 r  chua_rng_data/v17__79_carry__4/O[3]
                         net (fo=3, routed)           1.852    11.496    chua_rng_data/v17__79_carry__4_n_4
    SLICE_X52Y21         LUT5 (Prop_lut5_I0_O)        0.306    11.802 r  chua_rng_data/v15_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.802    chua_rng_data/v15_carry__1_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.178 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.178    chua_rng_data/v15_carry__1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.501 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.921    14.422    chua_rng_data/v15[13]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.306    14.728 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.728    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  chua_rng_data/v14__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.261    chua_rng_data/v14__33_carry__2_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.490 f  chua_rng_data/v14__33_carry__3/CO[2]
                         net (fo=20, routed)          1.153    16.642    chua_rng_data/v14__33_carry__3_n_1
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.310    16.952 r  chua_rng_data/v14__175_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.952    chua_rng_data/v14__175_carry__4_i_7_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.532 r  chua_rng_data/v14__175_carry__4/O[2]
                         net (fo=3, routed)           1.121    18.654    chua_rng_data/v14__175_carry__4_n_5
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.302    18.956 r  chua_rng_data/v14__248_carry__3_i_10/O
                         net (fo=2, routed)           0.856    19.812    chua_rng_data/v14__248_carry__3_i_10_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I1_O)        0.153    19.965 r  chua_rng_data/v14__248_carry__3_i_2/O
                         net (fo=2, routed)           0.833    20.798    chua_rng_data/v14__248_carry__3_i_2_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.331    21.129 r  chua_rng_data/v14__248_carry__3_i_6/O
                         net (fo=1, routed)           0.000    21.129    chua_rng_data/v14__248_carry__3_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.509 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.509    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.867    22.691    chua_rng_data/v130
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[15]_P[16])
                                                      3.839    26.530 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.460    27.990    chua_rng_data/v12_n_89
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.124    28.114 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    28.114    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.646 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.646    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.760 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.760    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.999 r  chua_rng_data/v10_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           1.172    30.171    chua_rng_data/v10_inferred__1/i__carry__1_n_5
    SLICE_X46Y25         FDPE                                         r  chua_rng_data/v1_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            chua_rng_data/v1_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.072ns  (logic 12.823ns (42.642%)  route 17.249ns (57.358%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 FDCE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE                         0.000     0.000 r  chua_rng_data/v1_reg[8]_C/C
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  chua_rng_data/v1_reg[8]_C/Q
                         net (fo=23, routed)          1.723     2.179    chua_rng_data/v1_reg[8]_C_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.303 r  chua_rng_data/rnd[8]_i_1/O
                         net (fo=7, routed)           2.078     4.381    chua_rng_data/rnd[8]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.907 r  chua_rng_data/v18_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.907    chua_rng_data/v18_carry__1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  chua_rng_data/v18_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.021    chua_rng_data/v18_carry__2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.243 r  chua_rng_data/v18_carry__3/O[0]
                         net (fo=5, routed)           1.476     6.719    chua_rng_data/v18_carry__3_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.299     7.018 r  chua_rng_data/v17_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.018    chua_rng_data/v17_carry__3_i_4_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.550 r  chua_rng_data/v17_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.550    chua_rng_data/v17_carry__3_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.884 r  chua_rng_data/v17_carry__4/O[1]
                         net (fo=1, routed)           0.817     8.701    chua_rng_data/v17_carry__4_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.303     9.004 r  chua_rng_data/v17__79_carry__4_i_3/O
                         net (fo=1, routed)           0.000     9.004    chua_rng_data/v17__79_carry__4_i_3_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.644 r  chua_rng_data/v17__79_carry__4/O[3]
                         net (fo=3, routed)           1.852    11.496    chua_rng_data/v17__79_carry__4_n_4
    SLICE_X52Y21         LUT5 (Prop_lut5_I0_O)        0.306    11.802 r  chua_rng_data/v15_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.802    chua_rng_data/v15_carry__1_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.178 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.178    chua_rng_data/v15_carry__1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.501 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.921    14.422    chua_rng_data/v15[13]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.306    14.728 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.728    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  chua_rng_data/v14__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.261    chua_rng_data/v14__33_carry__2_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.490 f  chua_rng_data/v14__33_carry__3/CO[2]
                         net (fo=20, routed)          1.153    16.642    chua_rng_data/v14__33_carry__3_n_1
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.310    16.952 r  chua_rng_data/v14__175_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.952    chua_rng_data/v14__175_carry__4_i_7_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.532 r  chua_rng_data/v14__175_carry__4/O[2]
                         net (fo=3, routed)           1.121    18.654    chua_rng_data/v14__175_carry__4_n_5
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.302    18.956 r  chua_rng_data/v14__248_carry__3_i_10/O
                         net (fo=2, routed)           0.856    19.812    chua_rng_data/v14__248_carry__3_i_10_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I1_O)        0.153    19.965 r  chua_rng_data/v14__248_carry__3_i_2/O
                         net (fo=2, routed)           0.833    20.798    chua_rng_data/v14__248_carry__3_i_2_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.331    21.129 r  chua_rng_data/v14__248_carry__3_i_6/O
                         net (fo=1, routed)           0.000    21.129    chua_rng_data/v14__248_carry__3_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.509 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.509    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.867    22.691    chua_rng_data/v130
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[15]_P[16])
                                                      3.839    26.530 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.460    27.990    chua_rng_data/v12_n_89
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.124    28.114 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    28.114    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.646 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.646    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.980 r  chua_rng_data/v10_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           1.092    30.072    chua_rng_data/v10_inferred__1/i__carry__0_n_6
    SLICE_X41Y26         FDCE                                         r  chua_rng_data/v1_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            chua_rng_data/v1_reg[11]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.037ns  (logic 12.916ns (43.001%)  route 17.121ns (56.999%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 FDCE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE                         0.000     0.000 r  chua_rng_data/v1_reg[8]_C/C
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  chua_rng_data/v1_reg[8]_C/Q
                         net (fo=23, routed)          1.723     2.179    chua_rng_data/v1_reg[8]_C_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.303 r  chua_rng_data/rnd[8]_i_1/O
                         net (fo=7, routed)           2.078     4.381    chua_rng_data/rnd[8]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.907 r  chua_rng_data/v18_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.907    chua_rng_data/v18_carry__1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  chua_rng_data/v18_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.021    chua_rng_data/v18_carry__2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.243 r  chua_rng_data/v18_carry__3/O[0]
                         net (fo=5, routed)           1.476     6.719    chua_rng_data/v18_carry__3_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.299     7.018 r  chua_rng_data/v17_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.018    chua_rng_data/v17_carry__3_i_4_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.550 r  chua_rng_data/v17_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.550    chua_rng_data/v17_carry__3_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.884 r  chua_rng_data/v17_carry__4/O[1]
                         net (fo=1, routed)           0.817     8.701    chua_rng_data/v17_carry__4_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.303     9.004 r  chua_rng_data/v17__79_carry__4_i_3/O
                         net (fo=1, routed)           0.000     9.004    chua_rng_data/v17__79_carry__4_i_3_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.644 r  chua_rng_data/v17__79_carry__4/O[3]
                         net (fo=3, routed)           1.852    11.496    chua_rng_data/v17__79_carry__4_n_4
    SLICE_X52Y21         LUT5 (Prop_lut5_I0_O)        0.306    11.802 r  chua_rng_data/v15_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.802    chua_rng_data/v15_carry__1_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.178 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.178    chua_rng_data/v15_carry__1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.501 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.921    14.422    chua_rng_data/v15[13]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.306    14.728 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.728    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  chua_rng_data/v14__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.261    chua_rng_data/v14__33_carry__2_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.490 f  chua_rng_data/v14__33_carry__3/CO[2]
                         net (fo=20, routed)          1.153    16.642    chua_rng_data/v14__33_carry__3_n_1
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.310    16.952 r  chua_rng_data/v14__175_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.952    chua_rng_data/v14__175_carry__4_i_7_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.532 r  chua_rng_data/v14__175_carry__4/O[2]
                         net (fo=3, routed)           1.121    18.654    chua_rng_data/v14__175_carry__4_n_5
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.302    18.956 r  chua_rng_data/v14__248_carry__3_i_10/O
                         net (fo=2, routed)           0.856    19.812    chua_rng_data/v14__248_carry__3_i_10_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I1_O)        0.153    19.965 r  chua_rng_data/v14__248_carry__3_i_2/O
                         net (fo=2, routed)           0.833    20.798    chua_rng_data/v14__248_carry__3_i_2_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.331    21.129 r  chua_rng_data/v14__248_carry__3_i_6/O
                         net (fo=1, routed)           0.000    21.129    chua_rng_data/v14__248_carry__3_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.509 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.509    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.867    22.691    chua_rng_data/v130
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[15]_P[16])
                                                      3.839    26.530 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.460    27.990    chua_rng_data/v12_n_89
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.124    28.114 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    28.114    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.646 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.646    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.760 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.760    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.073 r  chua_rng_data/v10_inferred__1/i__carry__1/O[3]
                         net (fo=2, routed)           0.964    30.037    chua_rng_data/v10_inferred__1/i__carry__1_n_4
    SLICE_X48Y24         FDPE                                         r  chua_rng_data/v1_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            chua_rng_data/v1_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.948ns  (logic 12.937ns (43.198%)  route 17.011ns (56.802%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 FDCE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE                         0.000     0.000 r  chua_rng_data/v1_reg[8]_C/C
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  chua_rng_data/v1_reg[8]_C/Q
                         net (fo=23, routed)          1.723     2.179    chua_rng_data/v1_reg[8]_C_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.303 r  chua_rng_data/rnd[8]_i_1/O
                         net (fo=7, routed)           2.078     4.381    chua_rng_data/rnd[8]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.907 r  chua_rng_data/v18_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.907    chua_rng_data/v18_carry__1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  chua_rng_data/v18_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.021    chua_rng_data/v18_carry__2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.243 r  chua_rng_data/v18_carry__3/O[0]
                         net (fo=5, routed)           1.476     6.719    chua_rng_data/v18_carry__3_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.299     7.018 r  chua_rng_data/v17_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.018    chua_rng_data/v17_carry__3_i_4_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.550 r  chua_rng_data/v17_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.550    chua_rng_data/v17_carry__3_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.884 r  chua_rng_data/v17_carry__4/O[1]
                         net (fo=1, routed)           0.817     8.701    chua_rng_data/v17_carry__4_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.303     9.004 r  chua_rng_data/v17__79_carry__4_i_3/O
                         net (fo=1, routed)           0.000     9.004    chua_rng_data/v17__79_carry__4_i_3_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.644 r  chua_rng_data/v17__79_carry__4/O[3]
                         net (fo=3, routed)           1.852    11.496    chua_rng_data/v17__79_carry__4_n_4
    SLICE_X52Y21         LUT5 (Prop_lut5_I0_O)        0.306    11.802 r  chua_rng_data/v15_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.802    chua_rng_data/v15_carry__1_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.178 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.178    chua_rng_data/v15_carry__1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.501 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.921    14.422    chua_rng_data/v15[13]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.306    14.728 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.728    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  chua_rng_data/v14__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.261    chua_rng_data/v14__33_carry__2_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.490 f  chua_rng_data/v14__33_carry__3/CO[2]
                         net (fo=20, routed)          1.153    16.642    chua_rng_data/v14__33_carry__3_n_1
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.310    16.952 r  chua_rng_data/v14__175_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.952    chua_rng_data/v14__175_carry__4_i_7_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.532 r  chua_rng_data/v14__175_carry__4/O[2]
                         net (fo=3, routed)           1.121    18.654    chua_rng_data/v14__175_carry__4_n_5
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.302    18.956 r  chua_rng_data/v14__248_carry__3_i_10/O
                         net (fo=2, routed)           0.856    19.812    chua_rng_data/v14__248_carry__3_i_10_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I1_O)        0.153    19.965 r  chua_rng_data/v14__248_carry__3_i_2/O
                         net (fo=2, routed)           0.833    20.798    chua_rng_data/v14__248_carry__3_i_2_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.331    21.129 r  chua_rng_data/v14__248_carry__3_i_6/O
                         net (fo=1, routed)           0.000    21.129    chua_rng_data/v14__248_carry__3_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.509 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.509    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.867    22.691    chua_rng_data/v130
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[15]_P[16])
                                                      3.839    26.530 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.460    27.990    chua_rng_data/v12_n_89
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.124    28.114 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    28.114    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.646 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.646    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.760 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.760    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.094 r  chua_rng_data/v10_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.854    29.948    chua_rng_data/v10_inferred__1/i__carry__1_n_6
    SLICE_X44Y24         FDCE                                         r  chua_rng_data/v1_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            chua_rng_data/v1_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.910ns  (logic 12.802ns (42.802%)  route 17.108ns (57.198%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 FDCE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE                         0.000     0.000 r  chua_rng_data/v1_reg[8]_C/C
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  chua_rng_data/v1_reg[8]_C/Q
                         net (fo=23, routed)          1.723     2.179    chua_rng_data/v1_reg[8]_C_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.303 r  chua_rng_data/rnd[8]_i_1/O
                         net (fo=7, routed)           2.078     4.381    chua_rng_data/rnd[8]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.907 r  chua_rng_data/v18_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.907    chua_rng_data/v18_carry__1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  chua_rng_data/v18_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.021    chua_rng_data/v18_carry__2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.243 r  chua_rng_data/v18_carry__3/O[0]
                         net (fo=5, routed)           1.476     6.719    chua_rng_data/v18_carry__3_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.299     7.018 r  chua_rng_data/v17_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.018    chua_rng_data/v17_carry__3_i_4_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.550 r  chua_rng_data/v17_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.550    chua_rng_data/v17_carry__3_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.884 r  chua_rng_data/v17_carry__4/O[1]
                         net (fo=1, routed)           0.817     8.701    chua_rng_data/v17_carry__4_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.303     9.004 r  chua_rng_data/v17__79_carry__4_i_3/O
                         net (fo=1, routed)           0.000     9.004    chua_rng_data/v17__79_carry__4_i_3_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.644 r  chua_rng_data/v17__79_carry__4/O[3]
                         net (fo=3, routed)           1.852    11.496    chua_rng_data/v17__79_carry__4_n_4
    SLICE_X52Y21         LUT5 (Prop_lut5_I0_O)        0.306    11.802 r  chua_rng_data/v15_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.802    chua_rng_data/v15_carry__1_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.178 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.178    chua_rng_data/v15_carry__1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.501 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.921    14.422    chua_rng_data/v15[13]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.306    14.728 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.728    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  chua_rng_data/v14__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.261    chua_rng_data/v14__33_carry__2_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.490 f  chua_rng_data/v14__33_carry__3/CO[2]
                         net (fo=20, routed)          1.153    16.642    chua_rng_data/v14__33_carry__3_n_1
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.310    16.952 r  chua_rng_data/v14__175_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.952    chua_rng_data/v14__175_carry__4_i_7_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.532 r  chua_rng_data/v14__175_carry__4/O[2]
                         net (fo=3, routed)           1.121    18.654    chua_rng_data/v14__175_carry__4_n_5
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.302    18.956 r  chua_rng_data/v14__248_carry__3_i_10/O
                         net (fo=2, routed)           0.856    19.812    chua_rng_data/v14__248_carry__3_i_10_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I1_O)        0.153    19.965 r  chua_rng_data/v14__248_carry__3_i_2/O
                         net (fo=2, routed)           0.833    20.798    chua_rng_data/v14__248_carry__3_i_2_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.331    21.129 r  chua_rng_data/v14__248_carry__3_i_6/O
                         net (fo=1, routed)           0.000    21.129    chua_rng_data/v14__248_carry__3_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.509 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.509    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.867    22.691    chua_rng_data/v130
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[15]_P[16])
                                                      3.839    26.530 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.460    27.990    chua_rng_data/v12_n_89
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.124    28.114 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    28.114    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.646 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.646    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.959 r  chua_rng_data/v10_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.951    29.910    chua_rng_data/v10_inferred__1/i__carry__0_n_4
    SLICE_X40Y24         FDCE                                         r  chua_rng_data/v1_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            chua_rng_data/v1_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.888ns  (logic 12.823ns (42.903%)  route 17.065ns (57.097%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 FDCE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE                         0.000     0.000 r  chua_rng_data/v1_reg[8]_C/C
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  chua_rng_data/v1_reg[8]_C/Q
                         net (fo=23, routed)          1.723     2.179    chua_rng_data/v1_reg[8]_C_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.303 r  chua_rng_data/rnd[8]_i_1/O
                         net (fo=7, routed)           2.078     4.381    chua_rng_data/rnd[8]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.907 r  chua_rng_data/v18_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.907    chua_rng_data/v18_carry__1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  chua_rng_data/v18_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.021    chua_rng_data/v18_carry__2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.243 r  chua_rng_data/v18_carry__3/O[0]
                         net (fo=5, routed)           1.476     6.719    chua_rng_data/v18_carry__3_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.299     7.018 r  chua_rng_data/v17_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.018    chua_rng_data/v17_carry__3_i_4_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.550 r  chua_rng_data/v17_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.550    chua_rng_data/v17_carry__3_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.884 r  chua_rng_data/v17_carry__4/O[1]
                         net (fo=1, routed)           0.817     8.701    chua_rng_data/v17_carry__4_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.303     9.004 r  chua_rng_data/v17__79_carry__4_i_3/O
                         net (fo=1, routed)           0.000     9.004    chua_rng_data/v17__79_carry__4_i_3_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.644 r  chua_rng_data/v17__79_carry__4/O[3]
                         net (fo=3, routed)           1.852    11.496    chua_rng_data/v17__79_carry__4_n_4
    SLICE_X52Y21         LUT5 (Prop_lut5_I0_O)        0.306    11.802 r  chua_rng_data/v15_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.802    chua_rng_data/v15_carry__1_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.178 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.178    chua_rng_data/v15_carry__1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.501 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.921    14.422    chua_rng_data/v15[13]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.306    14.728 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.728    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  chua_rng_data/v14__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.261    chua_rng_data/v14__33_carry__2_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.490 f  chua_rng_data/v14__33_carry__3/CO[2]
                         net (fo=20, routed)          1.153    16.642    chua_rng_data/v14__33_carry__3_n_1
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.310    16.952 r  chua_rng_data/v14__175_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.952    chua_rng_data/v14__175_carry__4_i_7_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.532 r  chua_rng_data/v14__175_carry__4/O[2]
                         net (fo=3, routed)           1.121    18.654    chua_rng_data/v14__175_carry__4_n_5
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.302    18.956 r  chua_rng_data/v14__248_carry__3_i_10/O
                         net (fo=2, routed)           0.856    19.812    chua_rng_data/v14__248_carry__3_i_10_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I1_O)        0.153    19.965 r  chua_rng_data/v14__248_carry__3_i_2/O
                         net (fo=2, routed)           0.833    20.798    chua_rng_data/v14__248_carry__3_i_2_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.331    21.129 r  chua_rng_data/v14__248_carry__3_i_6/O
                         net (fo=1, routed)           0.000    21.129    chua_rng_data/v14__248_carry__3_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.509 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.509    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.867    22.691    chua_rng_data/v130
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[15]_P[16])
                                                      3.839    26.530 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.460    27.990    chua_rng_data/v12_n_89
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.124    28.114 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    28.114    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.646 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.646    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.980 r  chua_rng_data/v10_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.908    29.888    chua_rng_data/v10_inferred__1/i__carry__0_n_6
    SLICE_X40Y26         FDPE                                         r  chua_rng_data/v1_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            chua_rng_data/v1_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.829ns  (logic 12.728ns (42.670%)  route 17.101ns (57.330%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 FDCE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE                         0.000     0.000 r  chua_rng_data/v1_reg[8]_C/C
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  chua_rng_data/v1_reg[8]_C/Q
                         net (fo=23, routed)          1.723     2.179    chua_rng_data/v1_reg[8]_C_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.303 r  chua_rng_data/rnd[8]_i_1/O
                         net (fo=7, routed)           2.078     4.381    chua_rng_data/rnd[8]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.907 r  chua_rng_data/v18_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.907    chua_rng_data/v18_carry__1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  chua_rng_data/v18_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.021    chua_rng_data/v18_carry__2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.243 r  chua_rng_data/v18_carry__3/O[0]
                         net (fo=5, routed)           1.476     6.719    chua_rng_data/v18_carry__3_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.299     7.018 r  chua_rng_data/v17_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.018    chua_rng_data/v17_carry__3_i_4_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.550 r  chua_rng_data/v17_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.550    chua_rng_data/v17_carry__3_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.884 r  chua_rng_data/v17_carry__4/O[1]
                         net (fo=1, routed)           0.817     8.701    chua_rng_data/v17_carry__4_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.303     9.004 r  chua_rng_data/v17__79_carry__4_i_3/O
                         net (fo=1, routed)           0.000     9.004    chua_rng_data/v17__79_carry__4_i_3_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.644 r  chua_rng_data/v17__79_carry__4/O[3]
                         net (fo=3, routed)           1.852    11.496    chua_rng_data/v17__79_carry__4_n_4
    SLICE_X52Y21         LUT5 (Prop_lut5_I0_O)        0.306    11.802 r  chua_rng_data/v15_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.802    chua_rng_data/v15_carry__1_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.178 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.178    chua_rng_data/v15_carry__1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.501 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.921    14.422    chua_rng_data/v15[13]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.306    14.728 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.728    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  chua_rng_data/v14__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.261    chua_rng_data/v14__33_carry__2_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.490 f  chua_rng_data/v14__33_carry__3/CO[2]
                         net (fo=20, routed)          1.153    16.642    chua_rng_data/v14__33_carry__3_n_1
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.310    16.952 r  chua_rng_data/v14__175_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.952    chua_rng_data/v14__175_carry__4_i_7_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.532 r  chua_rng_data/v14__175_carry__4/O[2]
                         net (fo=3, routed)           1.121    18.654    chua_rng_data/v14__175_carry__4_n_5
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.302    18.956 r  chua_rng_data/v14__248_carry__3_i_10/O
                         net (fo=2, routed)           0.856    19.812    chua_rng_data/v14__248_carry__3_i_10_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I1_O)        0.153    19.965 r  chua_rng_data/v14__248_carry__3_i_2/O
                         net (fo=2, routed)           0.833    20.798    chua_rng_data/v14__248_carry__3_i_2_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.331    21.129 r  chua_rng_data/v14__248_carry__3_i_6/O
                         net (fo=1, routed)           0.000    21.129    chua_rng_data/v14__248_carry__3_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.509 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.509    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.867    22.691    chua_rng_data/v130
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[15]_P[16])
                                                      3.839    26.530 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.460    27.990    chua_rng_data/v12_n_89
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.124    28.114 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    28.114    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.646 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.646    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.885 r  chua_rng_data/v10_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.944    29.829    chua_rng_data/v10_inferred__1/i__carry__0_n_5
    SLICE_X39Y16         FDPE                                         r  chua_rng_data/v1_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            chua_rng_data/v1_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.748ns  (logic 12.802ns (43.035%)  route 16.946ns (56.965%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 FDCE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE                         0.000     0.000 r  chua_rng_data/v1_reg[8]_C/C
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  chua_rng_data/v1_reg[8]_C/Q
                         net (fo=23, routed)          1.723     2.179    chua_rng_data/v1_reg[8]_C_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.303 r  chua_rng_data/rnd[8]_i_1/O
                         net (fo=7, routed)           2.078     4.381    chua_rng_data/rnd[8]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.907 r  chua_rng_data/v18_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.907    chua_rng_data/v18_carry__1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  chua_rng_data/v18_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.021    chua_rng_data/v18_carry__2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.243 r  chua_rng_data/v18_carry__3/O[0]
                         net (fo=5, routed)           1.476     6.719    chua_rng_data/v18_carry__3_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.299     7.018 r  chua_rng_data/v17_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.018    chua_rng_data/v17_carry__3_i_4_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.550 r  chua_rng_data/v17_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.550    chua_rng_data/v17_carry__3_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.884 r  chua_rng_data/v17_carry__4/O[1]
                         net (fo=1, routed)           0.817     8.701    chua_rng_data/v17_carry__4_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.303     9.004 r  chua_rng_data/v17__79_carry__4_i_3/O
                         net (fo=1, routed)           0.000     9.004    chua_rng_data/v17__79_carry__4_i_3_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.644 r  chua_rng_data/v17__79_carry__4/O[3]
                         net (fo=3, routed)           1.852    11.496    chua_rng_data/v17__79_carry__4_n_4
    SLICE_X52Y21         LUT5 (Prop_lut5_I0_O)        0.306    11.802 r  chua_rng_data/v15_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.802    chua_rng_data/v15_carry__1_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.178 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.178    chua_rng_data/v15_carry__1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.501 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.921    14.422    chua_rng_data/v15[13]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.306    14.728 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.728    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  chua_rng_data/v14__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.261    chua_rng_data/v14__33_carry__2_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.490 f  chua_rng_data/v14__33_carry__3/CO[2]
                         net (fo=20, routed)          1.153    16.642    chua_rng_data/v14__33_carry__3_n_1
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.310    16.952 r  chua_rng_data/v14__175_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.952    chua_rng_data/v14__175_carry__4_i_7_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.532 r  chua_rng_data/v14__175_carry__4/O[2]
                         net (fo=3, routed)           1.121    18.654    chua_rng_data/v14__175_carry__4_n_5
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.302    18.956 r  chua_rng_data/v14__248_carry__3_i_10/O
                         net (fo=2, routed)           0.856    19.812    chua_rng_data/v14__248_carry__3_i_10_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I1_O)        0.153    19.965 r  chua_rng_data/v14__248_carry__3_i_2/O
                         net (fo=2, routed)           0.833    20.798    chua_rng_data/v14__248_carry__3_i_2_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.331    21.129 r  chua_rng_data/v14__248_carry__3_i_6/O
                         net (fo=1, routed)           0.000    21.129    chua_rng_data/v14__248_carry__3_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.509 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.509    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.867    22.691    chua_rng_data/v130
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[15]_P[16])
                                                      3.839    26.530 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.460    27.990    chua_rng_data/v12_n_89
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.124    28.114 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    28.114    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.646 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.646    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.959 r  chua_rng_data/v10_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.789    29.748    chua_rng_data/v10_inferred__1/i__carry__0_n_4
    SLICE_X40Y25         FDPE                                         r  chua_rng_data/v1_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            chua_rng_data/v1_reg[10]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.715ns  (logic 12.842ns (43.217%)  route 16.873ns (56.783%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 FDCE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE                         0.000     0.000 r  chua_rng_data/v1_reg[8]_C/C
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  chua_rng_data/v1_reg[8]_C/Q
                         net (fo=23, routed)          1.723     2.179    chua_rng_data/v1_reg[8]_C_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.303 r  chua_rng_data/rnd[8]_i_1/O
                         net (fo=7, routed)           2.078     4.381    chua_rng_data/rnd[8]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.907 r  chua_rng_data/v18_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.907    chua_rng_data/v18_carry__1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  chua_rng_data/v18_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.021    chua_rng_data/v18_carry__2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.243 r  chua_rng_data/v18_carry__3/O[0]
                         net (fo=5, routed)           1.476     6.719    chua_rng_data/v18_carry__3_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.299     7.018 r  chua_rng_data/v17_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.018    chua_rng_data/v17_carry__3_i_4_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.550 r  chua_rng_data/v17_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.550    chua_rng_data/v17_carry__3_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.884 r  chua_rng_data/v17_carry__4/O[1]
                         net (fo=1, routed)           0.817     8.701    chua_rng_data/v17_carry__4_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.303     9.004 r  chua_rng_data/v17__79_carry__4_i_3/O
                         net (fo=1, routed)           0.000     9.004    chua_rng_data/v17__79_carry__4_i_3_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.644 r  chua_rng_data/v17__79_carry__4/O[3]
                         net (fo=3, routed)           1.852    11.496    chua_rng_data/v17__79_carry__4_n_4
    SLICE_X52Y21         LUT5 (Prop_lut5_I0_O)        0.306    11.802 r  chua_rng_data/v15_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.802    chua_rng_data/v15_carry__1_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.178 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.178    chua_rng_data/v15_carry__1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.501 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.921    14.422    chua_rng_data/v15[13]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.306    14.728 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.728    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  chua_rng_data/v14__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.261    chua_rng_data/v14__33_carry__2_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.490 f  chua_rng_data/v14__33_carry__3/CO[2]
                         net (fo=20, routed)          1.153    16.642    chua_rng_data/v14__33_carry__3_n_1
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.310    16.952 r  chua_rng_data/v14__175_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.952    chua_rng_data/v14__175_carry__4_i_7_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.532 r  chua_rng_data/v14__175_carry__4/O[2]
                         net (fo=3, routed)           1.121    18.654    chua_rng_data/v14__175_carry__4_n_5
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.302    18.956 r  chua_rng_data/v14__248_carry__3_i_10/O
                         net (fo=2, routed)           0.856    19.812    chua_rng_data/v14__248_carry__3_i_10_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I1_O)        0.153    19.965 r  chua_rng_data/v14__248_carry__3_i_2/O
                         net (fo=2, routed)           0.833    20.798    chua_rng_data/v14__248_carry__3_i_2_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.331    21.129 r  chua_rng_data/v14__248_carry__3_i_6/O
                         net (fo=1, routed)           0.000    21.129    chua_rng_data/v14__248_carry__3_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.509 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.509    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.867    22.691    chua_rng_data/v130
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[15]_P[16])
                                                      3.839    26.530 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.460    27.990    chua_rng_data/v12_n_89
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.124    28.114 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    28.114    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.646 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.646    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.760 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.760    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.999 r  chua_rng_data/v10_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           0.716    29.715    chua_rng_data/v10_inferred__1/i__carry__1_n_5
    SLICE_X45Y25         FDCE                                         r  chua_rng_data/v1_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            chua_rng_data/v1_reg[11]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.713ns  (logic 12.916ns (43.468%)  route 16.797ns (56.532%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 FDCE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE                         0.000     0.000 r  chua_rng_data/v1_reg[8]_C/C
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  chua_rng_data/v1_reg[8]_C/Q
                         net (fo=23, routed)          1.723     2.179    chua_rng_data/v1_reg[8]_C_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.303 r  chua_rng_data/rnd[8]_i_1/O
                         net (fo=7, routed)           2.078     4.381    chua_rng_data/rnd[8]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.907 r  chua_rng_data/v18_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.907    chua_rng_data/v18_carry__1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  chua_rng_data/v18_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.021    chua_rng_data/v18_carry__2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.243 r  chua_rng_data/v18_carry__3/O[0]
                         net (fo=5, routed)           1.476     6.719    chua_rng_data/v18_carry__3_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.299     7.018 r  chua_rng_data/v17_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.018    chua_rng_data/v17_carry__3_i_4_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.550 r  chua_rng_data/v17_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.550    chua_rng_data/v17_carry__3_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.884 r  chua_rng_data/v17_carry__4/O[1]
                         net (fo=1, routed)           0.817     8.701    chua_rng_data/v17_carry__4_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.303     9.004 r  chua_rng_data/v17__79_carry__4_i_3/O
                         net (fo=1, routed)           0.000     9.004    chua_rng_data/v17__79_carry__4_i_3_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.644 r  chua_rng_data/v17__79_carry__4/O[3]
                         net (fo=3, routed)           1.852    11.496    chua_rng_data/v17__79_carry__4_n_4
    SLICE_X52Y21         LUT5 (Prop_lut5_I0_O)        0.306    11.802 r  chua_rng_data/v15_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.802    chua_rng_data/v15_carry__1_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.178 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.178    chua_rng_data/v15_carry__1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.501 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.921    14.422    chua_rng_data/v15[13]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.306    14.728 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.728    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.261 r  chua_rng_data/v14__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.261    chua_rng_data/v14__33_carry__2_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.490 f  chua_rng_data/v14__33_carry__3/CO[2]
                         net (fo=20, routed)          1.153    16.642    chua_rng_data/v14__33_carry__3_n_1
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.310    16.952 r  chua_rng_data/v14__175_carry__4_i_7/O
                         net (fo=1, routed)           0.000    16.952    chua_rng_data/v14__175_carry__4_i_7_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.532 r  chua_rng_data/v14__175_carry__4/O[2]
                         net (fo=3, routed)           1.121    18.654    chua_rng_data/v14__175_carry__4_n_5
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.302    18.956 r  chua_rng_data/v14__248_carry__3_i_10/O
                         net (fo=2, routed)           0.856    19.812    chua_rng_data/v14__248_carry__3_i_10_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I1_O)        0.153    19.965 r  chua_rng_data/v14__248_carry__3_i_2/O
                         net (fo=2, routed)           0.833    20.798    chua_rng_data/v14__248_carry__3_i_2_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.331    21.129 r  chua_rng_data/v14__248_carry__3_i_6/O
                         net (fo=1, routed)           0.000    21.129    chua_rng_data/v14__248_carry__3_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.509 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.509    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.867    22.691    chua_rng_data/v130
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[15]_P[16])
                                                      3.839    26.530 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.460    27.990    chua_rng_data/v12_n_89
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.124    28.114 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    28.114    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.646 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.646    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.760 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.760    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.073 r  chua_rng_data/v10_inferred__1/i__carry__1/O[3]
                         net (fo=2, routed)           0.641    29.713    chua_rng_data/v10_inferred__1/i__carry__1_n_4
    SLICE_X48Y23         FDCE                                         r  chua_rng_data/v1_reg[11]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Save_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDCE                         0.000     0.000 r  chua_rng_data/rnd_reg[11]/C
    SLICE_X43Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  chua_rng_data/rnd_reg[11]/Q
                         net (fo=1, routed)           0.110     0.251    Send_data[11]
    SLICE_X43Y10         FDCE                                         r  Save_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Save_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDPE                         0.000     0.000 r  chua_rng_data/rnd_reg[5]/C
    SLICE_X37Y12         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  chua_rng_data/rnd_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    Send_data[5]
    SLICE_X37Y11         FDPE                                         r  Save_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Save_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE                         0.000     0.000 r  chua_rng_data/rnd_reg[2]/C
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  chua_rng_data/rnd_reg[2]/Q
                         net (fo=1, routed)           0.115     0.256    Send_data[2]
    SLICE_X44Y10         FDCE                                         r  Save_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Save_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE                         0.000     0.000 r  chua_rng_data/rnd_reg[10]/C
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  chua_rng_data/rnd_reg[10]/Q
                         net (fo=1, routed)           0.119     0.260    Send_data[10]
    SLICE_X44Y10         FDCE                                         r  Save_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_data_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.191ns (68.679%)  route 0.087ns (31.321%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDPE                         0.000     0.000 r  uart_data_reg[1]_P/C
    SLICE_X43Y6          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  uart_data_reg[1]_P/Q
                         net (fo=1, routed)           0.087     0.233    drv_uart_u0/uart_data_reg[1]_C
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.045     0.278 r  drv_uart_u0/uart_data[1]_C_i_1/O
                         net (fo=4, routed)           0.000     0.278    uart_data[1]
    SLICE_X42Y6          FDCE                                         r  uart_data_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_data_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.191ns (68.679%)  route 0.087ns (31.321%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDPE                         0.000     0.000 r  uart_data_reg[6]_P/C
    SLICE_X39Y5          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  uart_data_reg[6]_P/Q
                         net (fo=1, routed)           0.087     0.233    drv_uart_u0/uart_data_reg[6]_C
    SLICE_X38Y5          LUT3 (Prop_lut3_I0_O)        0.045     0.278 r  drv_uart_u0/uart_data[6]_C_i_1/O
                         net (fo=4, routed)           0.000     0.278    uart_data[6]
    SLICE_X38Y5          FDCE                                         r  uart_data_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Save_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDCE                         0.000     0.000 r  chua_rng_data/rnd_reg[14]/C
    SLICE_X38Y11         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  chua_rng_data/rnd_reg[14]/Q
                         net (fo=1, routed)           0.116     0.280    Send_data[14]
    SLICE_X38Y9          FDCE                                         r  Save_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_data_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.191ns (66.350%)  route 0.097ns (33.650%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDPE                         0.000     0.000 r  uart_data_reg[0]_P/C
    SLICE_X45Y6          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  uart_data_reg[0]_P/Q
                         net (fo=1, routed)           0.097     0.243    drv_uart_u0/uart_data_reg[0]_C
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.045     0.288 r  drv_uart_u0/uart_data[0]_C_i_1/O
                         net (fo=4, routed)           0.000     0.288    uart_data[0]
    SLICE_X44Y6          FDCE                                         r  uart_data_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Segment_data_reg[11]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         LDCE                         0.000     0.000 r  Segment_data_reg[11]_LDC/G
    SLICE_X48Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Segment_data_reg[11]_LDC/Q
                         net (fo=1, routed)           0.086     0.244    Segment_data_reg[11]_LDC_n_0
    SLICE_X49Y27         LUT3 (Prop_lut3_I1_O)        0.045     0.289 r  datach0[11]_i_1/O
                         net (fo=3, routed)           0.000     0.289    datach0[11]_i_1_n_0
    SLICE_X49Y27         FDPE                                         r  Segment_data_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Segment_data_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.203ns (69.975%)  route 0.087ns (30.025%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         LDCE                         0.000     0.000 r  Segment_data_reg[3]_LDC/G
    SLICE_X35Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Segment_data_reg[3]_LDC/Q
                         net (fo=1, routed)           0.087     0.245    Segment_data_reg[3]_LDC_n_0
    SLICE_X34Y24         LUT3 (Prop_lut3_I1_O)        0.045     0.290 r  datach0[3]_i_1/O
                         net (fo=4, routed)           0.000     0.290    datach0[3]_i_1_n_0
    SLICE_X34Y24         FDCE                                         r  Segment_data_reg[3]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.563ns  (logic 4.104ns (54.263%)  route 3.459ns (45.737%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.565     5.109    clk_div_u3/CLK
    SLICE_X36Y45         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.565 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=3, routed)           0.879     6.444    clk_div_u3/CLK_ADC
    SLICE_X36Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.580     9.148    adc_clk_OBUF
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.672 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    12.672    adc_clk
    J19                                                               r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.411ns (55.135%)  route 1.148ns (44.865%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.467    clk_div_u3/CLK
    SLICE_X36Y45         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=3, routed)           0.336     1.943    clk_div_u3/CLK_ADC
    SLICE_X36Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.988 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.812     2.801    adc_clk_OBUF
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.026 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.026    adc_clk
    J19                                                               r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.699ns  (logic 1.463ns (21.838%)  route 5.236ns (78.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         5.236     6.699    clk_div_u5/btn0_IBUF
    SLICE_X45Y30         FDCE                                         f  clk_div_u5/cnter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.437     4.802    clk_div_u5/CLK
    SLICE_X45Y30         FDCE                                         r  clk_div_u5/cnter_reg[10]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.699ns  (logic 1.463ns (21.838%)  route 5.236ns (78.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         5.236     6.699    clk_div_u5/btn0_IBUF
    SLICE_X45Y30         FDCE                                         f  clk_div_u5/cnter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.437     4.802    clk_div_u5/CLK
    SLICE_X45Y30         FDCE                                         r  clk_div_u5/cnter_reg[13]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.699ns  (logic 1.463ns (21.838%)  route 5.236ns (78.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         5.236     6.699    clk_div_u5/btn0_IBUF
    SLICE_X45Y30         FDCE                                         f  clk_div_u5/cnter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.437     4.802    clk_div_u5/CLK
    SLICE_X45Y30         FDCE                                         r  clk_div_u5/cnter_reg[14]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.699ns  (logic 1.463ns (21.838%)  route 5.236ns (78.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         5.236     6.699    clk_div_u5/btn0_IBUF
    SLICE_X45Y30         FDCE                                         f  clk_div_u5/cnter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.437     4.802    clk_div_u5/CLK
    SLICE_X45Y30         FDCE                                         r  clk_div_u5/cnter_reg[17]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.463ns (22.058%)  route 5.169ns (77.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         5.169     6.632    clk_div_u5/btn0_IBUF
    SLICE_X45Y31         FDCE                                         f  clk_div_u5/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438     4.803    clk_div_u5/CLK
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.463ns (22.058%)  route 5.169ns (77.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         5.169     6.632    clk_div_u5/btn0_IBUF
    SLICE_X45Y31         FDCE                                         f  clk_div_u5/cnter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438     4.803    clk_div_u5/CLK
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[18]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.463ns (22.058%)  route 5.169ns (77.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         5.169     6.632    clk_div_u5/btn0_IBUF
    SLICE_X45Y31         FDCE                                         f  clk_div_u5/cnter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438     4.803    clk_div_u5/CLK
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[19]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.463ns (22.058%)  route 5.169ns (77.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         5.169     6.632    clk_div_u5/btn0_IBUF
    SLICE_X45Y31         FDCE                                         f  clk_div_u5/cnter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438     4.803    clk_div_u5/CLK
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[20]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.463ns (22.058%)  route 5.169ns (77.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         5.169     6.632    clk_div_u5/btn0_IBUF
    SLICE_X45Y31         FDCE                                         f  clk_div_u5/cnter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438     4.803    clk_div_u5/CLK
    SLICE_X45Y31         FDCE                                         r  clk_div_u5/cnter_reg[21]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/clkout_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.559ns  (logic 1.463ns (22.306%)  route 5.096ns (77.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         5.096     6.559    clk_div_u5/btn0_IBUF
    SLICE_X45Y28         FDCE                                         f  clk_div_u5/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436     4.801    clk_div_u5/CLK
    SLICE_X45Y28         FDCE                                         r  clk_div_u5/clkout_r_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.231ns (12.587%)  route 1.604ns (87.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         1.604     1.835    clk_div_u4/btn0_IBUF
    SLICE_X32Y48         FDCE                                         f  clk_div_u4/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/clkout_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.886ns  (logic 0.231ns (12.250%)  route 1.655ns (87.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         1.655     1.886    clk_div_u4/btn0_IBUF
    SLICE_X34Y47         FDCE                                         f  clk_div_u4/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.981    clk_div_u4/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_u4/clkout_r_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.231ns (12.211%)  route 1.661ns (87.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         1.661     1.892    clk_div_u4/btn0_IBUF
    SLICE_X33Y49         FDCE                                         f  clk_div_u4/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div_u4/cnter_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.231ns (12.211%)  route 1.661ns (87.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         1.661     1.892    clk_div_u4/btn0_IBUF
    SLICE_X33Y49         FDCE                                         f  clk_div_u4/cnter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div_u4/cnter_reg[2]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.231ns (12.211%)  route 1.661ns (87.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         1.661     1.892    clk_div_u4/btn0_IBUF
    SLICE_X33Y49         FDCE                                         f  clk_div_u4/cnter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div_u4/cnter_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.231ns (12.211%)  route 1.661ns (87.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         1.661     1.892    clk_div_u4/btn0_IBUF
    SLICE_X33Y49         FDCE                                         f  clk_div_u4/cnter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div_u4/cnter_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.231ns (12.183%)  route 1.665ns (87.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         1.665     1.896    clk_div_u4/btn0_IBUF
    SLICE_X32Y49         FDCE                                         f  clk_div_u4/cnter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y49         FDCE                                         r  clk_div_u4/cnter_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.231ns (12.183%)  route 1.665ns (87.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         1.665     1.896    clk_div_u4/btn0_IBUF
    SLICE_X32Y49         FDCE                                         f  clk_div_u4/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y49         FDCE                                         r  clk_div_u4/cnter_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.231ns (12.183%)  route 1.665ns (87.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         1.665     1.896    clk_div_u4/btn0_IBUF
    SLICE_X32Y49         FDCE                                         f  clk_div_u4/cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y49         FDCE                                         r  clk_div_u4/cnter_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.231ns (12.183%)  route 1.665ns (87.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=133, routed)         1.665     1.896    clk_div_u4/btn0_IBUF
    SLICE_X32Y49         FDCE                                         f  clk_div_u4/cnter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y49         FDCE                                         r  clk_div_u4/cnter_reg[8]/C





