#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun May 22 04:20:34 2022
# Process ID: 12636
# Log file: D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/planAhead_run_1/planAhead.log
# Journal file: D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/pa.fromHdl.tcl
# create_project -name Ora_Food_Cat -dir "D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/main.ucf" [current_fileset -constrset]
Adding file 'D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {T_FLIPFLOP.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DIV20M_160K.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_0_7.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_0_15.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {UART_Receiver.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top UART_Receiver $srcset
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {UART_Receiver.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/T_FLIPFLOP.vhd" into library work
Parsing VHDL file "D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/DIV20M_160K.vhd" into library work
Parsing VHDL file "D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/Counter_0_7.vhd" into library work
Parsing VHDL file "D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/Counter_0_15.vhd" into library work
Parsing VHDL file "D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/UART_Receiver.vhd" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/main.ucf]
Finished Parsing UCF File [D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/main.ucf]
Parsing UCF File [D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/UART_Receiver.ucf]
Finished Parsing UCF File [D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/UART_Receiver.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 6954f5d5
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 538.492 ; gain = 95.184
update_compile_order -fileset sim_1
startgroup
set_property package_pin P82 [get_ports {LOG[0]}]
endgroup
startgroup
set_property package_pin P81 [get_ports {LOG[1]}]
endgroup
startgroup
set_property package_pin P80 [get_ports {LOG[2]}]
endgroup
startgroup
set_property package_pin P79 [get_ports {LOG[3]}]
endgroup
startgroup
set_property package_pin P78 [get_ports {LOG[4]}]
endgroup
startgroup
set_property package_pin P75 [get_ports {LOG[5]}]
endgroup
startgroup
set_property package_pin P74 [get_ports {LOG[6]}]
endgroup
startgroup
set_property package_pin P67 [get_ports {LOG[7]}]
endgroup
set_property package_pin "" [get_ports [list  {UOUT[1]}]]
startgroup
set_property package_pin P123 [get_ports CLK]
endgroup
startgroup
set_property package_pin P5 [get_ports RX]
endgroup
set_property package_pin "" [get_ports [list  TRIGGER]]
save_constraints
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat\planAhead_pid12636.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun May 22 06:02:15 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
