{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "28a87d3f-7b86-4d74-8220-c6e64ed7fbbd",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%writefile Makefile\n",
    "# Verilator example makefile\n",
    "# Norbertas Kremeris 2021\n",
    "MODULE=alu\n",
    "\n",
    ".PHONY:sim\n",
    "sim: waveform.vcd\n",
    "\n",
    ".PHONY:verilate\n",
    "verilate: .stamp.verilate\n",
    "\n",
    ".PHONY:build\n",
    "build: obj_dir/Valu\n",
    "\n",
    ".PHONY:waves\n",
    "waves: waveform.vcd\n",
    "\t@echo\n",
    "\t@echo \"### WAVES ###\"\n",
    "\tgtkwave waveform.vcd -a gtkwave_setup.gtkw\n",
    "\n",
    "waveform.vcd: ./obj_dir/V$(MODULE)\n",
    "\t@echo\n",
    "\t@echo \"### SIMULATING ###\"\n",
    "\t./obj_dir/V$(MODULE) +verilator+rand+reset+2 \n",
    "\n",
    "./obj_dir/V$(MODULE): .stamp.verilate\n",
    "\t@echo\n",
    "\t@echo \"### BUILDING SIM ###\"\n",
    "\tmake -C obj_dir -f V$(MODULE).mk V$(MODULE)\n",
    "\n",
    ".stamp.verilate: $(MODULE).sv tb_$(MODULE).cpp\n",
    "\t@echo\n",
    "\t@echo \"### VERILATING ###\"\n",
    "\tverilator -Wall --trace --x-assign unique --x-initial unique -cc $(MODULE).sv --exe tb_$(MODULE).cpp\n",
    "\t@touch .stamp.verilate\n",
    "\n",
    ".PHONY:lint\n",
    "lint: $(MODULE).sv\n",
    "\tverilator --lint-only $(MODULE).sv\n",
    "\n",
    ".PHONY: clean\n",
    "clean:\n",
    "\trm -rf .stamp.*;\n",
    "\trm -rf ./obj_dir\n",
    "\trm -rf waveform.vcd"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "570e321a-8720-4111-8be7-da885bc007fa",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%writefile alu.sv \n",
    "typedef enum logic [1:0] {\n",
    "     add     = 2'h1,\n",
    "     sub     = 2'h2,\n",
    "     nop     = 2'h0\n",
    "} operation_t /*verilator public*/;\n",
    "\n",
    "module alu #(\n",
    "        parameter WIDTH = 6\n",
    ") (\n",
    "        input clk,\n",
    "        input rst,\n",
    "\n",
    "        input  operation_t  op_in,\n",
    "        input  [WIDTH-1:0]  a_in,\n",
    "        input  [WIDTH-1:0]  b_in,\n",
    "        input               in_valid,\n",
    "\n",
    "        output logic [WIDTH-1:0]  out,\n",
    "        output logic              out_valid\n",
    ");\n",
    "\n",
    "        operation_t  op_in_r;\n",
    "        logic  [WIDTH-1:0]  a_in_r;\n",
    "        logic  [WIDTH-1:0]  b_in_r;\n",
    "        logic               in_valid_r;\n",
    "        logic  [WIDTH-1:0]  result;\n",
    "\n",
    "        // Register all inputs\n",
    "        always_ff @ (posedge clk, posedge rst) begin\n",
    "                if (rst) begin\n",
    "                        op_in_r     <= '0;\n",
    "                        a_in_r      <= '0;\n",
    "                        b_in_r      <= '0;\n",
    "                        in_valid_r  <= '0;\n",
    "                end else begin\n",
    "                        op_in_r    <= op_in;\n",
    "                        a_in_r     <= a_in;\n",
    "                        b_in_r     <= b_in;\n",
    "                        in_valid_r <= in_valid;\n",
    "                end\n",
    "        end\n",
    "\n",
    "        // Compute the result\n",
    "        always_comb begin\n",
    "                result = '0;\n",
    "                if (in_valid_r) begin\n",
    "                        case (op_in_r)\n",
    "                                add: result = a_in_r + b_in_r;\n",
    "                                sub: result = a_in_r + (~b_in_r+1'b1);\n",
    "                                default: result = '0;\n",
    "                        endcase\n",
    "                end\n",
    "        end\n",
    "\n",
    "        // Register outputs\n",
    "        always_ff @ (posedge clk, posedge rst) begin\n",
    "                if (rst) begin\n",
    "                        out       <= '0;\n",
    "                        out_valid <= '0;\n",
    "                end else begin\n",
    "                        out       <= result;\n",
    "                        out_valid <= in_valid_r;\n",
    "                end\n",
    "        end\n",
    "endmodule;"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d19c1cc1-c6ec-4a36-9496-5b0895b1c9ca",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%writefile tb_alu.cpp\n",
    "#include <stdlib.h>\n",
    "#include <iostream>\n",
    "#include <cstdlib>\n",
    "#include <verilated.h>\n",
    "#include <verilated_vcd_c.h>\n",
    "#include \"Valu.h\"\n",
    "#include \"Valu___024unit.h\"\n",
    "\n",
    "#define MAX_SIM_TIME 300\n",
    "#define VERIF_START_TIME 7\n",
    "vluint64_t sim_time = 0;\n",
    "vluint64_t posedge_cnt = 0;\n",
    "\n",
    "void dut_reset (Valu *dut, vluint64_t &sim_time){\n",
    "    dut->rst = 0;\n",
    "    if(sim_time >= 3 && sim_time < 6){\n",
    "        dut->rst = 1;\n",
    "        dut->a_in = 0;\n",
    "        dut->b_in = 0;\n",
    "        dut->op_in = 0;\n",
    "        dut->in_valid = 0;\n",
    "    }\n",
    "}\n",
    "\n",
    "void check_out_valid(Valu *dut, vluint64_t &sim_time){\n",
    "    static unsigned char in_valid = 0; //in valid from current cycle\n",
    "    static unsigned char in_valid_d = 0; //delayed in_valid\n",
    "    static unsigned char out_valid_exp = 0; //expected out_valid value\n",
    "\n",
    "    if (sim_time >= VERIF_START_TIME) {\n",
    "        out_valid_exp = in_valid_d;\n",
    "        in_valid_d = in_valid;\n",
    "        in_valid = dut->in_valid;\n",
    "        if (out_valid_exp != dut->out_valid) {\n",
    "            std::cout << \"ERROR: out_valid mismatch, \"\n",
    "                << \"exp: \" << (int)(out_valid_exp)\n",
    "                << \" recv: \" << (int)(dut->out_valid)\n",
    "                << \" simtime: \" << sim_time << std::endl;\n",
    "        }\n",
    "    }\n",
    "}\n",
    "\n",
    "void set_rnd_out_valid(Valu *dut, vluint64_t &sim_time){\n",
    "    if (sim_time >= VERIF_START_TIME) {\n",
    "        dut->in_valid = rand() % 2;\n",
    "    }\n",
    "}\n",
    "\n",
    "int main(int argc, char** argv, char** env) {\n",
    "    srand (time(NULL));\n",
    "    Verilated::commandArgs(argc, argv);\n",
    "    Valu *dut = new Valu;\n",
    "\n",
    "    Verilated::traceEverOn(true);\n",
    "    VerilatedVcdC *m_trace = new VerilatedVcdC;\n",
    "    dut->trace(m_trace, 5);\n",
    "    m_trace->open(\"waveform.vcd\");\n",
    "\n",
    "    while (sim_time < MAX_SIM_TIME) {\n",
    "        dut_reset(dut, sim_time);\n",
    "\n",
    "        dut->clk ^= 1;\n",
    "        dut->eval();\n",
    "\n",
    "        if (dut->clk == 1){\n",
    "            dut->in_valid = 0;\n",
    "            posedge_cnt++;\n",
    "            set_rnd_out_valid(dut, sim_time);\n",
    "            check_out_valid(dut, sim_time);\n",
    "        }\n",
    "\n",
    "        m_trace->dump(sim_time);\n",
    "        sim_time++;\n",
    "    }\n",
    "\n",
    "    m_trace->close();\n",
    "    delete dut;\n",
    "    exit(EXIT_SUCCESS);\n",
    "}\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "fd04b7f8-7d48-4223-b602-afbd22fb697d",
   "metadata": {},
   "outputs": [],
   "source": [
    "!make clean verilate build waves\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "14383fa2-4a76-4513-85f9-e42a8048dc3d",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
